
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.038395                       # Number of seconds simulated
sim_ticks                                 38394774000                       # Number of ticks simulated
final_tick                                38394774000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  29973                       # Simulator instruction rate (inst/s)
host_op_rate                                    45348                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               64758556                       # Simulator tick rate (ticks/s)
host_mem_usage                                8735064                       # Number of bytes of host memory used
host_seconds                                   592.89                       # Real time elapsed on the host
sim_insts                                    17770509                       # Number of instructions simulated
sim_ops                                      26886402                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  38394774000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          239488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        91696320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           91935808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       239488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        239488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7480128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7480128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             3742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1432755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1436497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        116877                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             116877                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            6237516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         2388250026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2394487541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       6237516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6237516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       194821514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194821514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       194821514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           6237516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        2388250026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2589309055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1436498                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     120158                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1670706                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   120158                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              101994176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4931008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2835456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                91935872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7690112                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  77047                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 75836                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             99150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            108032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             99469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             99046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             98787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             99340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             99226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             99377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             99239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             99085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            99158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            98617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            98741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            98716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            98911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            98765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2745                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   38394768500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                 66912                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                 66915                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                133855                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1403024                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               120158                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  525751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  492012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  289481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  247939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   34657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       204138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    513.516151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   349.284298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   376.862852                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        24463     11.98%     11.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        43139     21.13%     33.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13087      6.41%     39.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        20760     10.17%     49.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        34724     17.01%     66.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2009      0.98%     67.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1624      0.80%     68.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3423      1.68%     70.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        60909     29.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       204138                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2726                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     584.612619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     80.337721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    822.074434                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1786     65.52%     65.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.04%     65.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.07%     65.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.11%     65.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           23      0.84%     66.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           31      1.14%     67.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           35      1.28%     69.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          101      3.71%     72.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           85      3.12%     75.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           90      3.30%     79.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          122      4.48%     83.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           96      3.52%     87.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           84      3.08%     90.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           93      3.41%     93.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           53      1.94%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           50      1.83%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431           29      1.06%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           28      1.03%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            5      0.18%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            7      0.26%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2726                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2726                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.252384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.687065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2388     87.60%     87.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               16      0.59%     88.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              300     11.01%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      0.66%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2726                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  25326971750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             55208078000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 7968295000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15892.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34642.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2656.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        73.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2394.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    200.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1394935                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38879                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.72                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      24664.90                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                759196200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                403507170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              5729321640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              119031660                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3025258080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           7433496540                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             83667360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      9070802160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       353103840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        330977085                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            27308649675                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            711.259531                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          21873619250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     58356750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1280578000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1063013250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    919106750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   15182220000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  19891499250                       # Time in different power states
system.mem_ctrls_1.actEnergy                698427660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                371196540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              5649396480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              112235220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3056604720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           7415541540                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             81674880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      9160627320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       401438400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        273604170                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            27221040930                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            708.977743                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          21917720750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     62607000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1293952000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    784705000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1045010000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   15120445000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  20088055000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  38394774000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  601360                       # Number of BP lookups
system.cpu.branchPred.condPredicted            601360                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             20745                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               597788                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2710                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                511                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          597788                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             563981                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            33807                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2967                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  38394774000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  38394774000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  38394774000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   41                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     38394774000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         76789549                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2342639                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       18387732                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      601360                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             566691                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      74239912                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   41785                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         11                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  118                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           921                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          427                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   2220110                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  7320                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           76604932                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.363344                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.504067                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 71416081     93.23%     93.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   366439      0.48%     93.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   374480      0.49%     94.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1213134      1.58%     95.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   276553      0.36%     96.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   294748      0.38%     96.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   251170      0.33%     96.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   306449      0.40%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2105878      2.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             76604932                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.007831                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.239456                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1194139                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              71968411                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    320384                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3101106                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  20892                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               27236803                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  20892                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1943358                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                58025481                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6620                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2300606                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              14307975                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               27131462                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2240                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                9158668                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    180                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4617236                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            29783713                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              69185412                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19775361                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          38123393                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              29482710                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   301003                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 65                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             65                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  18307636                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3270272                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2247296                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1784                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            67158                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   27047511                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 271                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  27062444                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               673                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          161380                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       244060                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            206                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      76604932                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.353273                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.956870                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            62207659     81.21%     81.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             8195581     10.70%     91.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3453492      4.51%     96.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1188657      1.55%     97.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              459484      0.60%     98.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              276995      0.36%     98.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              621214      0.81%     99.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              171087      0.22%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               30763      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        76604932                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2823     17.93%     17.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     17.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     17.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  8591     54.55%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     72.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    330      2.10%     74.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   141      0.90%     75.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              3719     23.62%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              144      0.91%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1067      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              10943482     40.44%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  224      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   221      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            10535840     38.93%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  56      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               102446      0.38%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               30947      0.11%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         3234817     11.95%     91.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2213344      8.18%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               27062444                       # Type of FU issued
system.cpu.iq.rate                           0.352424                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       15748                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000582                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           90377013                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7022543                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6868914                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            40369228                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           20186679                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     20089274                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6886304                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                20190821                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             3382                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        29715                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6535                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         79282                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  20892                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                46672948                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               4448928                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            27047782                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             21028                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3270272                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2247296                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                137                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 713848                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               2991468                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             68                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          17687                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         4029                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                21716                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              27042548                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3328112                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             19896                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5571734                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   582100                       # Number of branches executed
system.cpu.iew.exec_stores                    2243622                       # Number of stores executed
system.cpu.iew.exec_rate                     0.352164                       # Inst execution rate
system.cpu.iew.wb_sent                       26959718                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      26958188                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  19227082                       # num instructions producing a value
system.cpu.iew.wb_consumers                  39054653                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.351066                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.492312                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          161641                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              65                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             20838                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     76572028                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.351126                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.365443                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     68363571     89.28%     89.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3889470      5.08%     94.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1061483      1.39%     95.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       214149      0.28%     96.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       536449      0.70%     96.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       356054      0.46%     97.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       261379      0.34%     97.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       378605      0.49%     98.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1510868      1.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     76572028                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             17770509                       # Number of instructions committed
system.cpu.commit.committedOps               26886402                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5481318                       # Number of memory references committed
system.cpu.commit.loads                       3240557                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                     578581                       # Number of branches committed
system.cpu.commit.fp_insts                   20088361                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  12156582                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1725                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          436      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         10869163     40.43%     40.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             181      0.00%     40.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              212      0.00%     40.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       10535060     39.18%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           94793      0.35%     79.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          27563      0.10%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      3145764     11.70%     91.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2213198      8.23%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          26886402                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1510868                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    102109203                       # The number of ROB reads
system.cpu.rob.rob_writes                    54129205                       # The number of ROB writes
system.cpu.timesIdled                            1939                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          184617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    17770509                       # Number of Instructions Simulated
system.cpu.committedOps                      26886402                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.321179                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.321179                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.231418                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.231418                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 19717056                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6257086                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  37964041                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 18924559                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3472000                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4404769                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7788718                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      8                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38394774000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            274959                       # number of replacements
system.cpu.dcache.tags.tagsinuse           392.758161                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2629155                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            275853                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.531000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   392.758161                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.383553                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.383553                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          894                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          369                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          280                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          39581601                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         39581601                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  38394774000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       503008                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          503008                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2123900                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2123900                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2626908                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2626908                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2626908                       # number of overall hits
system.cpu.dcache.overall_hits::total         2626908                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1697257                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1697257                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       117026                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       117026                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1814283                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1814283                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1814283                       # number of overall misses
system.cpu.dcache.overall_misses::total       1814283                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 170915272500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 170915272500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   5154252485                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5154252485                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 176069524985                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 176069524985                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 176069524985                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 176069524985                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2200265                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2200265                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      2240926                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2240926                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      4441191                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4441191                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      4441191                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4441191                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.771388                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.771388                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.052222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052222                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.408513                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.408513                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.408513                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.408513                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 100700.879419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 100700.879419                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44043.652564                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44043.652564                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 97046.340061                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 97046.340061                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 97046.340061                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 97046.340061                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4536641                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             59063                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    76.810203                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       116877                       # number of writebacks
system.cpu.dcache.writebacks::total            116877                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1166722                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1166722                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           31                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1166753                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1166753                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1166753                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1166753                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       530535                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       530535                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       116995                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       116995                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       647530                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       647530                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       647530                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       647530                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 149503234500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 149503234500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   5036860485                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5036860485                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 154540094985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 154540094985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 154540094985                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 154540094985                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.241123                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.241123                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.052208                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.052208                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.145801                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.145801                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.145801                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.145801                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 281797.118946                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 281797.118946                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 43051.929441                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43051.929441                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 238660.903719                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 238660.903719                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 238660.903719                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 238660.903719                       # average overall mshr miss latency
system.cpu.dcache.MJL_overallRowMisses        1165707                       # number of overall misses with row preference
system.cpu.dcache.MJL_overallColumnMisses       648576                       # number of overall misses with column preference
system.cpu.dcache.MJL_overallRowHits          2221881                       # number of overall hits with row preference
system.cpu.dcache.MJL_overallColumnHits        405027                       # number of overall hits with column preference
system.cpu.dcache.MJL_overallRowAccesses      3387588                       # number of overall accesses with row preference
system.cpu.dcache.MJL_overallColumnAccesses      1053603                       # number of overall accesses with column preference
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  38394774000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  38394774000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  38394774000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1149                       # number of replacements
system.cpu.icache.tags.tagsinuse           439.412847                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2215934                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1606                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1379.784558                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   439.412847                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.858228                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.858228                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4510779                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4510779                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  38394774000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      2215934                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2215934                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       2215934                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2215934                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      2215934                       # number of overall hits
system.cpu.icache.overall_hits::total         2215934                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         4176                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4176                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         4176                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4176                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         4176                       # number of overall misses
system.cpu.icache.overall_misses::total          4176                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    268379996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    268379996                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    268379996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    268379996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    268379996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    268379996                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      2220110                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2220110                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      2220110                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2220110                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      2220110                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2220110                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001881                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001881                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001881                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001881                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001881                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001881                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 64267.240421                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64267.240421                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 64267.240421                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64267.240421                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 64267.240421                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64267.240421                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2115                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                49                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.163265                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         3286                       # number of writebacks
system.cpu.icache.writebacks::total              3286                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          749                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          749                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          749                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          749                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          749                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          749                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3427                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3427                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         3427                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3427                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         3427                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3427                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    241029998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    241029998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    241029998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    241029998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    241029998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    241029998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001544                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001544                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001544                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001544                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001544                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001544                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 70332.651882                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70332.651882                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 70332.651882                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70332.651882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 70332.651882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70332.651882                       # average overall mshr miss latency
system.cpu.icache.MJL_overallRowMisses           4176                       # number of overall misses with row preference
system.cpu.icache.MJL_overallRowHits          2215934                       # number of overall hits with row preference
system.cpu.icache.MJL_overallRowAccesses      2220110                       # number of overall accesses with row preference
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  38394774000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  38394774000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests       2871666                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1435168                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  38394774000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1319455                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       116877                       # Transaction distribution
system.membus.trans_dist::WritebackClean         3286                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1314998                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq            117043                       # Transaction distribution
system.membus.trans_dist::ReadExResp           117043                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3744                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1315712                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        10772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        10772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      4297391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      4297391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4308163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       449792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       449792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     99176448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     99176448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                99626240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1436505                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000008                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002890                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1436493    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      12      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1436505                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3427962500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19569711                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         7508585674                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             19.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
