/* Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(10M02SCM153) Path("T:/FPGA/DPLL/output_files/") File("DPLL.pof") MfrSpec(OpMask(3) Child_OpMask(2 3 3));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
