 
****************************************
check_design summary:
Version:     U-2022.12
Date:        Fri Nov  7 08:54:28 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    312
    Unconnected ports (LINT-28)                                    25
    Shorted outputs (LINT-31)                                     143
    Constant outputs (LINT-52)                                    144

Cells                                                              13
    Connected to power or ground (LINT-32)                          9
    Nets connected to multiple pins on same cell (LINT-33)          4

Nets                                                                2
    Unloaded nets (LINT-2)                                          2
--------------------------------------------------------------------------------

Warning: In design 'mkViterbi', net 'adder/SYNOPSYS_UNCONNECTED_2' driven by pin 'adder/rcs2/calculate[8]' has no loads. (LINT-2)
Warning: In design 'mkViterbi', net 'adder/SYNOPSYS_UNCONNECTED_1' driven by pin 'adder/rcs1/calculate[8]' has no loads. (LINT-2)
Warning: In design 'mkViterbi', port 'EN_get_n_and_m_loaded' is not connected to any nets. (LINT-28)
Warning: In design 'mkViterbi', port 'send_transition_data_data[31]' is not connected to any nets. (LINT-28)
Warning: In design 'mkViterbi', port 'send_emission_data_data[31]' is not connected to any nets. (LINT-28)
Warning: In design 'mkFP32_Adder', port 'match_exponents_num1[31]' is not connected to any nets. (LINT-28)
Warning: In design 'mkFP32_Adder', port 'match_exponents_num2[31]' is not connected to any nets. (LINT-28)
Warning: In design 'mkFP32_Adder', port 'RDY_match_exponents' is not connected to any nets. (LINT-28)
Warning: In design 'mkFP32_Adder', port 'RDY_add_mantissa' is not connected to any nets. (LINT-28)
Warning: In design 'mkFP32_Adder', port 'RDY_normalise' is not connected to any nets. (LINT-28)
Warning: In design 'mkFP32_Adder', port 'RDY_get_res' is not connected to any nets. (LINT-28)
Warning: In design 'mkFP32_Adder', port 'RDY_state_1_done' is not connected to any nets. (LINT-28)
Warning: In design 'mkFP32_Adder', port 'RDY_state_2_done' is not connected to any nets. (LINT-28)
Warning: In design 'mkFP32_Adder', port 'RDY_state_3_done' is not connected to any nets. (LINT-28)
Warning: In design 'mkFP32_Adder', port 'RDY_clear_adder' is not connected to any nets. (LINT-28)
Warning: In design 'mkBrentKungAdder24', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'mkBrentKungAdder24', port 'RST_N' is not connected to any nets. (LINT-28)
Warning: In design 'mkBrentKungAdder24', port 'calculate_cin' is not connected to any nets. (LINT-28)
Warning: In design 'mkBrentKungAdder24', port 'RDY_calculate' is not connected to any nets. (LINT-28)
Warning: In design 'mkRippleCarrySubtractor_1', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'mkRippleCarrySubtractor_1', port 'RST_N' is not connected to any nets. (LINT-28)
Warning: In design 'mkRippleCarrySubtractor_1', port 'calculate[8]' is not connected to any nets. (LINT-28)
Warning: In design 'mkRippleCarrySubtractor_1', port 'RDY_calculate' is not connected to any nets. (LINT-28)
Warning: In design 'mkRippleCarrySubtractor_0', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'mkRippleCarrySubtractor_0', port 'RST_N' is not connected to any nets. (LINT-28)
Warning: In design 'mkRippleCarrySubtractor_0', port 'calculate[8]' is not connected to any nets. (LINT-28)
Warning: In design 'mkRippleCarrySubtractor_0', port 'RDY_calculate' is not connected to any nets. (LINT-28)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_probab'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_num_obs'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_63__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_63__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_62__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_62__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_61__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_61__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_60__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_60__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_59__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_59__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_58__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_58__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_57__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_57__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_56__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_56__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_55__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_55__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_54__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_54__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_53__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_53__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_52__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_52__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_51__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_51__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_50__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_50__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_49__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_49__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_48__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_48__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_47__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_47__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_46__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_46__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_45__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_45__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_44__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_44__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_43__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_43__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_42__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_42__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_41__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_41__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_40__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_40__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_39__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_39__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_38__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_38__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_37__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_37__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_36__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_36__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_35__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_35__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_34__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_34__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_33__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_33__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_32__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_32__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_31__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_31__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_30__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_30__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_29__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_29__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_28__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_28__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_27__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_27__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_26__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_26__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_25__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_25__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_24__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_24__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_23__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_23__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_22__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_22__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_21__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_21__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_20__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_20__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_19__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_19__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_18__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_18__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_17__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_17__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_16__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_16__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_15__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_15__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_14__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_14__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_13__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_13__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_12__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_12__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_11__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_11__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_10__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_10__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_9__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_9__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_8__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_8__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_7__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_7__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_6__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_6__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_5__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_5__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_4__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_4__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_3__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_3__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_2__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_2__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_1__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_1__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_0__read'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_path_0__write'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_print_state'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_reset_decoder'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_read_outcome'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_read_emission'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_set_read_transition'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_get_read_transition'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_send_outcome_data'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_send_emission_data'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_send_transition_data'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_read_outcome_idx'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_read_emission_idx'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_read_transition_idx'. (LINT-31)
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to output port 'RDY_n_and_m_load'. (LINT-31)
Warning: In design 'mkViterbi', a pin on submodule 'adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'match_exponents_num1[31]' is connected to logic 0. 
Warning: In design 'mkViterbi', a pin on submodule 'adder' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'match_exponents_num2[31]' is connected to logic 0. 
Warning: In design 'mkFP32_Adder', a pin on submodule 'rca' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CLK' is connected to logic 0. 
Warning: In design 'mkFP32_Adder', a pin on submodule 'rca' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'RST_N' is connected to logic 0. 
Warning: In design 'mkFP32_Adder', a pin on submodule 'rca' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'calculate_cin' is connected to logic 0. 
Warning: In design 'mkFP32_Adder', a pin on submodule 'rcs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CLK' is connected to logic 0. 
Warning: In design 'mkFP32_Adder', a pin on submodule 'rcs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'RST_N' is connected to logic 0. 
Warning: In design 'mkFP32_Adder', a pin on submodule 'rcs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CLK' is connected to logic 0. 
Warning: In design 'mkFP32_Adder', a pin on submodule 'rcs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'RST_N' is connected to logic 0. 
Warning: In design 'mkViterbi', the same net is connected to more than one pin on submodule 'adder'. (LINT-33)
   Net 'n6107' is connected to pins 'match_exponents_num1[31]', 'match_exponents_num2[31]''.
Warning: In design 'mkFP32_Adder', the same net is connected to more than one pin on submodule 'rca'. (LINT-33)
   Net 'n_Logic0_' is connected to pins 'CLK', 'RST_N'', 'calculate_cin'.
Warning: In design 'mkFP32_Adder', the same net is connected to more than one pin on submodule 'rcs1'. (LINT-33)
   Net 'n_Logic0_' is connected to pins 'CLK', 'RST_N''.
Warning: In design 'mkFP32_Adder', the same net is connected to more than one pin on submodule 'rcs2'. (LINT-33)
   Net 'n_Logic0_' is connected to pins 'CLK', 'RST_N''.
Warning: In design 'mkViterbi', output port 'RDY_get_n_and_m_loaded' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_n_and_m_load' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_read_transition_idx' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_read_emission_idx' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_read_outcome_idx' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_send_transition_data' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_send_emission_data' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_send_outcome_data' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_read_transition' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_set_read_transition' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_read_emission' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_read_outcome' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_reset_decoder' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_print_state' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_0__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_0__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_1__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_1__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_2__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_2__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_3__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_3__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_4__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_4__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_5__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_5__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_6__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_6__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_7__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_7__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_8__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_8__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_9__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_9__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_10__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_10__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_11__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_11__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_12__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_12__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_13__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_13__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_14__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_14__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_15__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_15__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_16__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_16__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_17__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_17__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_18__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_18__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_19__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_19__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_20__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_20__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_21__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_21__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_22__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_22__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_23__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_23__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_24__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_24__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_25__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_25__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_26__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_26__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_27__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_27__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_28__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_28__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_29__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_29__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_30__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_30__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_31__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_31__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_32__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_32__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_33__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_33__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_34__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_34__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_35__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_35__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_36__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_36__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_37__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_37__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_38__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_38__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_39__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_39__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_40__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_40__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_41__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_41__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_42__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_42__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_43__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_43__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_44__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_44__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_45__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_45__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_46__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_46__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_47__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_47__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_48__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_48__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_49__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_49__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_50__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_50__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_51__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_51__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_52__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_52__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_53__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_53__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_54__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_54__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_55__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_55__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_56__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_56__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_57__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_57__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_58__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_58__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_59__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_59__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_60__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_60__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_61__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_61__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_62__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_62__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_63__write' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_path_63__read' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_num_obs' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'mkViterbi', output port 'RDY_get_probab' is connected directly to 'logic 1'. (LINT-52)
1
