<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICD_TYPER</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">GICD_TYPER, Interrupt Controller Type Register</h1><p>The GICD_TYPER characteristics are:</p><h2>Purpose</h2>
          <p>Provides information about what features the GIC implementation supports. It indicates:</p>
        
          <ul>
            <li>
              Whether the GIC implementation supports two Security states.
            </li>
            <li>
              The maximum number of INTIDs that the GIC implementation supports.
            </li>
            <li>
              The number of PEs that can be used as interrupt targets.
            </li>
          </ul>
        <p>This 
        register
       is part of the GIC Distributor registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Security disabled</th><th>Secure</th><th>Non-secure</th></tr><tr><td>RO</td><td>RO</td><td>RO</td></tr></table><h2>Configuration</h2><p></p>
          <p>This register is available in all configurations of the GIC. When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0, this register is Common.</p>
        <h2>Attributes</h2>
          <p>GICD_TYPER is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The GICD_TYPER bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#No1N">No1N</a></td><td class="lr" colspan="1"><a href="#A3V">A3V</a></td><td class="lr" colspan="5"><a href="#IDbits">IDbits</a></td><td class="lr" colspan="1"><a href="#DVIS">DVIS</a></td><td class="lr" colspan="1"><a href="#LPIS">LPIS</a></td><td class="lr" colspan="1"><a href="#MBIS">MBIS</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#SecurityExtn">SecurityExtn</a></td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3"><a href="#CPUNumber">CPUNumber</a></td><td class="lr" colspan="5"><a href="#ITLinesNumber">ITLinesNumber</a></td></tr></tbody></table><h4 id="0">
                Bits [31:26]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="No1N">No1N, bit [25]
              </h4>
              <p>Indicates whether 1 of N SPI interrupts are supported.</p>
            <table class="valuetable"><tr><th>No1N</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>1 of N SPI interrupts are supported.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>1 of N SPI interrupts are not supported.</p>
                </td></tr></table><h4 id="A3V">A3V, bit [24]
              </h4>
              <p>Affinity 3 valid. Indicates whether the Distributor supports nonzero values of Affinity level 3. Possible values are:</p>
            <table class="valuetable"><tr><th>A3V</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The Distributor only supports zero values of Affinity level 3.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The Distributor supports nonzero values of Affinity level 3.</p>
                </td></tr></table><h4 id="IDbits">IDbits, bits [23:19]
                  </h4>
              <p>The number of interrupt identifier bits supported, minus one.</p>
            <h4 id="DVIS">DVIS, bit [18]
              </h4>
              <p>Indicates whether the implementation supports Direct Virtual LPI injection.</p>
            <table class="valuetable"><tr><th>DVIS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The implementation does not support Direct Virtual LPI injection.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The implementation supports Direct Virtual LPI injection.</p>
                </td></tr></table>
              <p>For GICv3, this field is <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="LPIS">LPIS, bit [17]
              </h4>
              <p>Indicates whether the implementation supports LPIs.</p>
            <table class="valuetable"><tr><th>LPIS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The implementation does not support LPIs.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The implementation supports LPIs.</p>
                </td></tr></table><h4 id="MBIS">MBIS, bit [16]
              </h4>
              <p>Indicates whether the implementation supports message-based interrupts by writing to Distributor registers.</p>
            <table class="valuetable"><tr><th>MBIS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The implementation does not support message-based interrupts by writing to Distributor registers.</p>
                
                  <p>The <a href="ext-gicd_clrspi_nsr.html">GICD_CLRSPI_NSR</a>, <a href="ext-gicd_setspi_nsr.html">GICD_SETSPI_NSR</a>, <a href="ext-gicd_clrspi_sr.html">GICD_CLRSPI_SR</a>, and <a href="ext-gicd_setspi_sr.html">GICD_SETSPI_SR</a> registers are reserved.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The implementation supports message-based interrupts by writing to the <a href="ext-gicd_clrspi_nsr.html">GICD_CLRSPI_NSR</a>, <a href="ext-gicd_setspi_nsr.html">GICD_SETSPI_NSR</a>, <a href="ext-gicd_clrspi_sr.html">GICD_CLRSPI_SR</a>, or <a href="ext-gicd_setspi_sr.html">GICD_SETSPI_SR</a> registers.</p>
                </td></tr></table><h4 id="0">
                Bits [15:11]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="SecurityExtn">SecurityExtn, bit [10]
              </h4>
              <p>Indicates whether the GIC implementation supports two Security states:</p>
            
              <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS == 1, this field is RAZ.</p>
            <table class="valuetable"><tr><th>SecurityExtn</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The GIC implementation supports only a single Security state.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The GIC implementation supports two Security states.</p>
                </td></tr></table><h4 id="0">
                Bits [9:8]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="CPUNumber">CPUNumber, bits [7:5]
                  </h4>
              <p>Reports the number of PEs that can be used when affinity routing is not enabled, minus 1.</p>
            
              <p>These PEs must be numbered contiguously from zero, but the relationship between this number and the affinity hierarchy from <span class="xref">MPIDR</span> is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>. If the implementation does not support ARE being zero, this field is 000.</p>
            <h4 id="ITLinesNumber">ITLinesNumber, bits [4:0]
                  </h4>
              <p>Indicates the maximum SPI INTID that the GIC implementation supports. If the value of this field is N, the maximum SPI INTID is 32(N+1)-1. For example, 00011 specifies that the maximum SPI INTID is 127.</p>
            
              <p>The maximum SPI INTID an implementation might support is 1019 (field value 11111). Regardless of the range of INTIDs defined by this field, interrupt IDs 1020-1023 are reserved for special purposes.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>The value derived from this field specifies the maximum number of SPIs that the GIC implementation might support. An implementation might not implement all SPIs up to this maximum.</p>
              </div>
            <div class="text_after_fields">
            <p>The ITLinesNumber field only indicates the maximum number of SPIs that the GIC implementation might support. This value determines the number of instances of the following interrupt registers:</p>
            <ul>
              <li>
                <a href="ext-gicd_igrouprn.html">GICD_IGROUPR&lt;n&gt;</a>.
              </li>
              <li>
                <a href="ext-gicd_isenablern.html">GICD_ISENABLER&lt;n&gt;</a>.
              </li>
              <li>
                <a href="ext-gicd_icenablern.html">GICD_ICENABLER&lt;n&gt;</a>.
              </li>
              <li>
                <a href="ext-gicd_ispendrn.html">GICD_ISPENDR&lt;n&gt;</a>.
              </li>
              <li>
                <a href="ext-gicd_icpendrn.html">GICD_ICPENDR&lt;n&gt;</a>.
              </li>
              <li>
                <a href="ext-gicd_isactivern.html">GICD_ISACTIVER&lt;n&gt;</a>.
              </li>
              <li>
                <a href="ext-gicd_icactivern.html">GICD_ICACTIVER&lt;n&gt;</a>.
              </li>
              <li>
                <a href="ext-gicd_ipriorityrn.html">GICD_IPRIORITYR&lt;n&gt;</a>.
              </li>
              <li>
                <a href="ext-gicd_itargetsrn.html">GICD_ITARGETSR&lt;n&gt;</a>.
              </li>
              <li>
                <a href="ext-gicd_icfgrn.html">GICD_ICFGR&lt;n&gt;</a>.
              </li>
            </ul>
            <p>The GIC architecture does not require a GIC implementation to support a continuous range of SPI interrupt IDs. Software must check which SPI INTIDs are supported, up to the maximum value indicated by GICD_TYPER.ITLinesNumber.</p>
          </div><h2>Accessing the GICD_TYPER</h2><p>GICD_TYPER can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>GIC Distributor</td><td>
          <span class="hexnumber">0x0004</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
