# 2to1_demux
Write a Verilog module to implement a 1-to-2 demultiplexer by using gate level structural description. The module will take as arguments the following:
1-bit data input “in”,
1-bit select line “sel”
2-bit output “out”
