
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1

# Written on Tue Jan  7 15:11:26 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start            Requested     Requested     Clock        Clock                     Clock
Level     Clock            Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------
0 -       System           174.1 MHz     5.745         system       system_clkgroup           118  
                                                                                                   
0 -       uart_top|clk     100.0 MHz     10.000        inferred     Autoconstr_clkgroup_0     0    
===================================================================================================


Clock Load Summary
******************

                 Clock     Source        Clock Pin               Non-clock Pin     Non-clock Pin
Clock            Load      Pin           Seq Example             Seq Example       Comb Example 
------------------------------------------------------------------------------------------------
System           118       -             receive_data[7:0].C     -                 -            
                                                                                                
uart_top|clk     0         clk(port)     -                       -                 -            
================================================================================================
