{
  "meta": { "version": 2 },

  "//": "Basic design info",
  "DESIGN_NAME": "counter",
  "VERILOG_FILES": [
    "dir::../../verilog/rtl/counter/counter.v"
  ],
  "MAGIC_EXT_USE_GDS": true,

  "PNR_SDC_FILE": "dir::signoff.sdc",

  "//": "Hardening strategy variables (1-Macro-First Hardening)",
  "SYNTH_ELABORATE_ONLY": true,
  "RUN_POST_GPL_DESIGN_REPAIR": false,
  "RUN_POST_CTS_RESIZER_TIMING": false,
  "DESIGN_REPAIR_BUFFER_INPUT_PORTS": false,
  "FP_PDN_ENABLE_RAILS": false,
  "RUN_ANTENNA_REPAIR": false,
  "RUN_FILL_INSERTION": false,
  "RUN_TAP_ENDCAP_INSERTION": false,
  "RUN_CTS": false,
  "RUN_IRDROP_REPORT": false,
  "ERROR_ON_SYNTH_CHECKS": false,
  "FP_PDN_CFG": "dir::pdn_override_2.tcl",

  "ERROR_ON_PDN_VIOLATIONS": true,

  "//": "Clock configuration",
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 10.0,

  "//": "Power/ground nets (Sky130 standard)",
  "VDD_NETS": ["vccd1"],
  "GND_NETS": ["vssd1"],
  "VERILOG_POWER_DEFINE": "USE_POWER_PINS",

  "//": "Floorplan",
  "FP_CORE_UTIL": 40,
  "FP_ASPECT_RATIO": 1.0,
  "DIE_AREA": [0, 0, 400, 400],

  "//": "Synthesis & timing",
  "SYNTH_STRATEGY": "AREA 0",
  "MAX_TRANSITION_CONSTRAINT": 1.5,

  "//": "CTS and routing",
  "CTS_CLK_BUFFER_LIST": ["sky130_fd_sc_hd__clkbuf_2"],
  "FP_PDN_ENABLE_RAILS": true,

  "//": "Magic/DRC/LVS settings",
  "MAGIC_EXT_USE_GDS": true,
  "MAGIC_DRC_USE_GDS": true,
  "MAGIC_CAPTURE_ERRORS": false,
  "ERROR_ON_MAGIC_DRC": false,

  "//": "Disable unused heavy steps for small design",
  "RUN_FILL_INSERTION": true,
  "RUN_TAP_ENDCAP_INSERTION": true,
  "RUN_IRDROP_REPORT": false
}

