INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/thirtytwobit_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity thirtytwobit_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/britt.ahlgrim/Desktop/marquette/years/2016-2017/semester 2/Computer Hardware/gitRepo/SingleCoreProcessor/SingleCoreProcessor.srcs/sources_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEST_THIRTYTWOBIT_ADDER
