
<!DOCTYPE html>

<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta charset="utf-8" />
    <title>tx_vreg_ssf__ &#8212; degem  documentation</title>
    <link rel="stylesheet" href="_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
    <script type="text/javascript" id="documentation_options" data-url_root="./" src="_static/documentation_options.js"></script>
    <script type="text/javascript" src="_static/jquery.js"></script>
    <script type="text/javascript" src="_static/underscore.js"></script>
    <script type="text/javascript" src="_static/doctools.js"></script>
    <script type="text/javascript" src="_static/language_data.js"></script>
    <script async="async" type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/latest.js?config=TeX-AMS-MML_HTMLorMML"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="bias_amp" href="circuits:CDS:opamp:bias_amp.html" />
    <link rel="prev" title="TOP" href="circuits:Orora:orora_amp_with_power_down:TOP.html" />
   
  <link rel="stylesheet" href="_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <div class="section" id="tx-vreg-ssf">
<h1><a href="#id1"><span class="problematic" id="id2">tx_vreg_ssf__</span></a><a class="headerlink" href="#tx-vreg-ssf" title="Permalink to this headline">¶</a></h1>
<div class="section" id="before-topological-analysis-tue-mar-19-16-10-33-edt-2019">
<h2>Before Topological Analysis Tue Mar 19 16:10:33 EDT 2019<a class="headerlink" href="#before-topological-analysis-tue-mar-19-16-10-33-edt-2019" title="Permalink to this headline">¶</a></h2>
<table class="docutils align-center">
<colgroup>
<col style="width: 2%" />
<col style="width: 14%" />
<col style="width: 12%" />
<col style="width: 9%" />
<col style="width: 9%" />
<col style="width: 5%" />
<col style="width: 5%" />
<col style="width: 26%" />
<col style="width: 7%" />
<col style="width: 7%" />
<col style="width: 4%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>###</p></th>
<th class="head"><p>cell</p></th>
<th class="head"><p>topology</p></th>
<th class="head"><p>inputs</p></th>
<th class="head"><p>outputs</p></th>
<th class="head"><p>#inst</p></th>
<th class="head"><p>#pins</p></th>
<th class="head"><p>sub-cells</p></th>
<th class="head"><p>#analog</p></th>
<th class="head"><p>#digital</p></th>
<th class="head"><p>%</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>1</p></td>
<td><p><a href="#id1"><span class="problematic" id="id3">tx_vreg_ssf__</span></a></p></td>
<td></td>
<td><p>atb_vre</p></td>
<td><p>atb_s_m</p></td>
<td><p>267</p></td>
<td><p>11</p></td>
<td><p>c vreg_ssf_amp tx_atb_passgate</p></td>
<td><p>168</p></td>
<td><p>8</p></td>
<td><p>95.4</p></td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>vreg_ssf_fastloop</p></td>
<td></td>
<td><p>pwron_v</p></td>
<td><p>vgate v</p></td>
<td><p>107</p></td>
<td><p>11</p></td>
<td><p>eglvtpfet r lvtpfet sctg_inv1x</p></td>
<td><p>75</p></td>
<td><p>2</p></td>
<td><p>97.4</p></td>
</tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>vreg_ssf_amp</p></td>
<td></td>
<td><p><a href="#id6"><span class="problematic" id="id7">hislew_</span></a></p></td>
<td><p>vout vsrc</p></td>
<td><p>64</p></td>
<td><p>9</p></td>
<td><p>eglvtpfet sctg_inv1x eglvtnfet</p></td>
<td><p>63</p></td>
<td><p>2</p></td>
<td><p>96.9</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>vreg_ssf_filter</p></td>
<td><p>General analog</p></td>
<td><p><a href="#id8"><span class="problematic" id="id9">hislew_</span></a></p></td>
<td><p>vout vp</p></td>
<td><p>9</p></td>
<td><p>5</p></td>
<td><p>eglvtnfet eglvtpfet</p></td>
<td><p>9</p></td>
<td><p>0</p></td>
<td><p>100</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>sctg_nand1x</p></td>
<td><p>General analog</p></td>
<td><p>a0 a1</p></td>
<td><p>z</p></td>
<td><p>5</p></td>
<td><p>5</p></td>
<td><p>eglvtnfet eglvtpfet</p></td>
<td><p>5</p></td>
<td><p>0</p></td>
<td><p>100</p></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>tx_atb_passgate</p></td>
<td><p>General analog</p></td>
<td><p>enable_h</p></td>
<td><p>atb_s_m</p></td>
<td><p>3</p></td>
<td><p>5</p></td>
<td><p>eglvtnfet r</p></td>
<td><p>2</p></td>
<td><p>0</p></td>
<td><p>100</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>sctg_inv1x</p></td>
<td><p>inverter</p></td>
<td><p>a</p></td>
<td><p>z</p></td>
<td><p>2</p></td>
<td><p>4</p></td>
<td><p>eglvtnfet eglvtpfet</p></td>
<td><p>0</p></td>
<td><p>2</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>8</p></td>
<td><p>lstb_3</p></td>
<td><p>resistor</p></td>
<td><p>i o</p></td>
<td></td>
<td><p>0</p></td>
<td><p>2</p></td>
<td></td>
<td><p>0</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="after-topological-analysis-tue-mar-19-16-10-35-edt-2019">
<h2>After Topological Analysis Tue Mar 19 16:10:35 EDT 2019<a class="headerlink" href="#after-topological-analysis-tue-mar-19-16-10-35-edt-2019" title="Permalink to this headline">¶</a></h2>
<table class="docutils align-center">
<colgroup>
<col style="width: 2%" />
<col style="width: 15%" />
<col style="width: 12%" />
<col style="width: 9%" />
<col style="width: 9%" />
<col style="width: 5%" />
<col style="width: 5%" />
<col style="width: 26%" />
<col style="width: 7%" />
<col style="width: 7%" />
<col style="width: 4%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>###</p></th>
<th class="head"><p>cell</p></th>
<th class="head"><p>topology</p></th>
<th class="head"><p>inputs</p></th>
<th class="head"><p>outputs</p></th>
<th class="head"><p>#inst</p></th>
<th class="head"><p>#pins</p></th>
<th class="head"><p>sub-cells</p></th>
<th class="head"><p>#analog</p></th>
<th class="head"><p>#digital</p></th>
<th class="head"><p>%</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>1</p></td>
<td><p><a href="#id1"><span class="problematic" id="id4">tx_vreg_ssf__</span></a></p></td>
<td></td>
<td><p>atb_vre</p></td>
<td><p>atb_s_m</p></td>
<td><p>267</p></td>
<td><p>11</p></td>
<td><p>c vreg_ssf_amp tx_atb_passgate</p></td>
<td><p>168</p></td>
<td><p>8</p></td>
<td><p>95.4</p></td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>vreg_ssf_fastloop</p></td>
<td></td>
<td><p>pwron_v</p></td>
<td><p>vgate v</p></td>
<td><p>107</p></td>
<td><p>11</p></td>
<td><p>eglvtpfet r lvtpfet sctg_inv1x</p></td>
<td><p>75</p></td>
<td><p>2</p></td>
<td><p>97.4</p></td>
</tr>
<tr class="row-even"><td><p>3</p></td>
<td><p><a href="#id1"><span class="problematic" id="id5">flat_tx_vreg_ssf__</span></a></p></td>
<td></td>
<td><p>atb_vre</p></td>
<td><p>atb_s_m</p></td>
<td><p>22</p></td>
<td><p>11</p></td>
<td><p>eglvtpfet eglvtnfet r _super_c</p></td>
<td><p>63</p></td>
<td><p>14</p></td>
<td><p>81.8</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>vreg_ssf_amp</p></td>
<td></td>
<td><p><a href="#id10"><span class="problematic" id="id11">hislew_</span></a></p></td>
<td><p>vout vsrc</p></td>
<td><p>64</p></td>
<td><p>9</p></td>
<td><p>eglvtpfet sctg_inv1x eglvtnfet</p></td>
<td><p>63</p></td>
<td><p>2</p></td>
<td><p>96.9</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>_ccb80</p></td>
<td><p>General analog</p></td>
<td><p>nrc1 pw</p></td>
<td><p>vgate v</p></td>
<td><p>46</p></td>
<td><p>22</p></td>
<td><p>stran_pmos stran_nmos eglvtnfe</p></td>
<td><p>42</p></td>
<td><p>0</p></td>
<td><p>100</p></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>_ccb81</p></td>
<td><p>bias</p></td>
<td><p>pwron_v</p></td>
<td><p>vnb vre</p></td>
<td><p>9</p></td>
<td><p>7</p></td>
<td><p>eglvtnfet stran_nmos eglvtpfet</p></td>
<td><p>7</p></td>
<td><p>0</p></td>
<td><p>100</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>vreg_ssf_filter</p></td>
<td><p>General analog</p></td>
<td><p><a href="#id12"><span class="problematic" id="id13">hislew_</span></a></p></td>
<td><p>vout vp</p></td>
<td><p>9</p></td>
<td><p>5</p></td>
<td><p>eglvtnfet eglvtpfet</p></td>
<td><p>9</p></td>
<td><p>0</p></td>
<td><p>100</p></td>
</tr>
<tr class="row-odd"><td><p>8</p></td>
<td><p>sctg_nand1x</p></td>
<td><p>General analog</p></td>
<td><p>a0 a1</p></td>
<td><p>z</p></td>
<td><p>5</p></td>
<td><p>5</p></td>
<td><p>eglvtnfet eglvtpfet</p></td>
<td><p>5</p></td>
<td><p>0</p></td>
<td><p>100</p></td>
</tr>
<tr class="row-even"><td><p>9</p></td>
<td><p>_ccb43</p></td>
<td><p>nand</p></td>
<td><p>pwron_v</p></td>
<td><p>hislew_hn</p></td>
<td><p>4</p></td>
<td><p>5</p></td>
<td><p>eglvtpfet eglvtnfet</p></td>
<td><p>0</p></td>
<td><p>4</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>10</p></td>
<td><p>tx_atb_passgate</p></td>
<td><p>General analog</p></td>
<td><p>enable_h</p></td>
<td><p>atb_s_m</p></td>
<td><p>3</p></td>
<td><p>5</p></td>
<td><p>eglvtnfet r</p></td>
<td><p>2</p></td>
<td><p>0</p></td>
<td><p>100</p></td>
</tr>
<tr class="row-even"><td><p>11</p></td>
<td><p>_switch1</p></td>
<td><p>switch</p></td>
<td><p>pwron_v</p></td>
<td><p>vreg_am</p></td>
<td><p>2</p></td>
<td><p>6</p></td>
<td><p>eglvtnfet eglvtpfet</p></td>
<td><p>0</p></td>
<td><p>2</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>12</p></td>
<td><p>_switch2</p></td>
<td><p>switch</p></td>
<td><p>pwron_h</p></td>
<td><p>vreg_tx</p></td>
<td><p>2</p></td>
<td><p>4</p></td>
<td><p>eglvtnfet eglvtpfet</p></td>
<td><p>2</p></td>
<td><p>0</p></td>
<td><p>100</p></td>
</tr>
<tr class="row-even"><td><p>13</p></td>
<td><p>_switch3</p></td>
<td><p>switch</p></td>
<td><p>hislew_h</p></td>
<td><p>pwron_h</p></td>
<td><p>2</p></td>
<td><p>5</p></td>
<td><p>stran_pmos eglvtnfet</p></td>
<td><p>2</p></td>
<td><p>0</p></td>
<td><p>100</p></td>
</tr>
<tr class="row-odd"><td><p>14</p></td>
<td><p>_ccb25</p></td>
<td><p>inverter</p></td>
<td><p>pwron_v</p></td>
<td><p>vreg_fl</p></td>
<td><p>2</p></td>
<td><p>4</p></td>
<td><p>eglvtnfet eglvtpfet</p></td>
<td><p>0</p></td>
<td><p>2</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>15</p></td>
<td><p>_ccb4</p></td>
<td><p>inverter</p></td>
<td><p>pwron_v</p></td>
<td><p>vreg_am</p></td>
<td><p>2</p></td>
<td><p>4</p></td>
<td><p>eglvtnfet eglvtpfet</p></td>
<td><p>0</p></td>
<td><p>2</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>16</p></td>
<td><p>_ccb46</p></td>
<td><p>inverter</p></td>
<td><p>pwron_v</p></td>
<td><p>pwron_hn</p></td>
<td><p>2</p></td>
<td><p>4</p></td>
<td><p>eglvtnfet eglvtpfet</p></td>
<td><p>0</p></td>
<td><p>2</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>17</p></td>
<td><p>_ccb48</p></td>
<td><p>inverter</p></td>
<td><p>hislew_hn</p></td>
<td><p>hislew_h</p></td>
<td><p>2</p></td>
<td><p>4</p></td>
<td><p>eglvtnfet eglvtpfet</p></td>
<td><p>0</p></td>
<td><p>2</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>18</p></td>
<td><p>sctg_inv1x</p></td>
<td><p>inverter</p></td>
<td><p>a</p></td>
<td><p>z</p></td>
<td><p>2</p></td>
<td><p>4</p></td>
<td><p>eglvtnfet eglvtpfet</p></td>
<td><p>0</p></td>
<td><p>2</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>19</p></td>
<td><p>lstb_3</p></td>
<td><p>resistor</p></td>
<td><p>i o</p></td>
<td></td>
<td><p>0</p></td>
<td><p>2</p></td>
<td></td>
<td><p>0</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="net-inter-dependences-tue-mar-19-16-10-35-edt-2019">
<h2>Net inter-dependences Tue Mar 19 16:10:35 EDT 2019<a class="headerlink" href="#net-inter-dependences-tue-mar-19-16-10-35-edt-2019" title="Permalink to this headline">¶</a></h2>
<table class="docutils align-center">
<colgroup>
<col style="width: 3%" />
<col style="width: 19%" />
<col style="width: 12%" />
<col style="width: 28%" />
<col style="width: 39%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>###</p></th>
<th class="head"><p>net</p></th>
<th class="head"><p>type</p></th>
<th class="head"><p>depends on</p></th>
<th class="head"><p>how?</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>1</p></td>
<td><p>atb_s_p_int</p></td>
<td><p>chan digital</p></td>
<td><p>atb_s_p_int atb_vreg_tx_h</p></td>
<td><p>nmos gate_nmos</p></td>
</tr>
<tr class="row-odd"><td><p>2</p></td>
<td><p>atb_vreg_tx_h</p></td>
<td><p>INPUT</p></td>
<td><p>INPUT</p></td>
<td><p>INPUT</p></td>
</tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>fast_start_vreg_h</p></td>
<td><p>INPUT</p></td>
<td><p>INPUT</p></td>
<td><p>INPUT</p></td>
</tr>
<tr class="row-odd"><td><p>4</p></td>
<td><p>hislew_h</p></td>
<td><p>digital</p></td>
<td><p>pwron_vreg_h fast_start_vreg_h</p></td>
<td><p>fast_start_vreg_h*pwron_vreg_h</p></td>
</tr>
<tr class="row-even"><td><p>5</p></td>
<td><p>hislew_hn</p></td>
<td><p>digital</p></td>
<td><p>pwron_vreg_h fast_start_vreg_h</p></td>
<td><p>!fast_start_vreg_h+!pwron_vreg_h</p></td>
</tr>
<tr class="row-odd"><td><p>6</p></td>
<td><p>pwron_hn</p></td>
<td><p>digital</p></td>
<td><p>pwron_vreg_h</p></td>
<td><p>!pwron_vreg_h*pwron_hn</p></td>
</tr>
<tr class="row-even"><td><p>7</p></td>
<td><p>pwron_vreg</p></td>
<td><p>INPUT</p></td>
<td><p>INPUT</p></td>
<td><p>INPUT</p></td>
</tr>
<tr class="row-odd"><td><p>8</p></td>
<td><p>pwron_vreg_h</p></td>
<td><p>INPUT</p></td>
<td><p>INPUT</p></td>
<td><p>INPUT</p></td>
</tr>
<tr class="row-even"><td><p>9</p></td>
<td><p>vnb</p></td>
<td><p>digital</p></td>
<td><p>pwron_vreg_h</p></td>
<td><p>(!vnb+!vncasc)*(0)</p></td>
</tr>
<tr class="row-odd"><td><p>10</p></td>
<td><p>vnbias</p></td>
<td><p>digital</p></td>
<td><p>pwron_vreg_h</p></td>
<td><p>vnbias</p></td>
</tr>
<tr class="row-even"><td><p>11</p></td>
<td><p>vncasc</p></td>
<td><p>digital</p></td>
<td><p>pwron_vreg_h</p></td>
<td><p>(!vncasc+!vreg_floop__nr1__4)*(pwron_vreg_h)</p></td>
</tr>
<tr class="row-odd"><td><p>12</p></td>
<td><p>vreg_amp__pwron_hn</p></td>
<td><p>digital</p></td>
<td><p>pwron_vreg_h</p></td>
<td><p>!pwron_vreg_h</p></td>
</tr>
<tr class="row-even"><td><p>13</p></td>
<td><p>vreg_decap_en_n</p></td>
<td><p>INPUT</p></td>
<td><p>INPUT</p></td>
<td><p>INPUT</p></td>
</tr>
<tr class="row-odd"><td><p>14</p></td>
<td><p>vreg_floop__nr1__4</p></td>
<td><p>chan digital</p></td>
<td><p>vreg_floop__nr1__4 pwron_vreg_h</p></td>
<td><p>nmos inverter</p></td>
</tr>
<tr class="row-even"><td><p>15</p></td>
<td><p>vreg_floop__nrx</p></td>
<td><p>digital</p></td>
<td><p>pwron_vreg_h</p></td>
<td><p>vncasc*vreg_floop__nr1__4</p></td>
</tr>
<tr class="row-odd"><td><p>16</p></td>
<td><p>vreg_floop__pwron_hn</p></td>
<td><p>digital</p></td>
<td><p>pwron_vreg_h</p></td>
<td><p>!pwron_vreg_h</p></td>
</tr>
<tr class="row-even"><td><p>17</p></td>
<td><p>vreg_floop__vpbias</p></td>
<td><p>digital</p></td>
<td><p>pwron_vreg_h</p></td>
<td><p>!0*!pwron_vreg_h</p></td>
</tr>
<tr class="row-odd"><td><p>18</p></td>
<td><p>vreg_tx</p></td>
<td><p>digital</p></td>
<td><p>atb_vreg_tx_h</p></td>
<td><p>(!0)*(!pwron_hn)*(!vgate+0)</p></td>
</tr>
</tbody>
</table>
</div>
</div>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="index.html">degem</a></h1>








<h3>Navigation</h3>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="whats_degem.html">What is DEGEM?</a></li>
<li class="toctree-l1"><a class="reference internal" href="manual.html">Manual</a></li>
<li class="toctree-l1"><a class="reference internal" href="API.html">API</a></li>
<li class="toctree-l1"><a class="reference internal" href="library.html">Topology library</a></li>
<li class="toctree-l1"><a class="reference internal" href="internal_flow.html">Flow</a></li>
<li class="toctree-l1"><a class="reference internal" href="algorithms.html">Algorithms</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="test_regression.html">Test Bench</a><ul class="current">
<li class="toctree-l2 current"><a class="reference internal" href="test_regression.html#glossary">Glossary</a></li>
</ul>
</li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="index.html">Documentation overview</a><ul>
  <li><a href="test_regression.html">Test Bench</a><ul>
      <li>Previous: <a href="circuits:Orora:orora_amp_with_power_down:TOP.html" title="previous chapter">TOP</a></li>
      <li>Next: <a href="circuits:CDS:opamp:bias_amp.html" title="next chapter">bias_amp</a></li>
  </ul></li>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3>Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2019, Yishai Statter.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 2.0.0+</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="_sources/circuits:SG:vreg_topo:tx_vreg_ssf__.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>