<stg><name>CCLabel</name>


<trans_list>

<trans id="9" from="1" to="2">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call fastcc void @CCLabel_preProcess([262144 x i32]* %Image_r, [262144 x i32]* %lbImage) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="4" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([262144 x i32]* %Image_r) nounwind, !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([262144 x i32]* %lbImage) nounwind, !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call fastcc void @CCLabel_preProcess([262144 x i32]* %Image_r, [262144 x i32]* %lbImage) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0">
<![CDATA[
:4  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="10" name="Image_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="Image_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="11" name="lbImage" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="lbImage"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="13" from="CCLabel_preProcess" to="stg_3" fromId="12" toId="3">
</dataflow>
<dataflow id="14" from="Image_r" to="stg_3" fromId="10" toId="3">
</dataflow>
<dataflow id="15" from="lbImage" to="stg_3" fromId="11" toId="3">
</dataflow>
<dataflow id="17" from="_ssdm_op_SpecBitsMap" to="stg_4" fromId="16" toId="4">
</dataflow>
<dataflow id="18" from="Image_r" to="stg_4" fromId="10" toId="4">
</dataflow>
<dataflow id="19" from="_ssdm_op_SpecBitsMap" to="stg_5" fromId="16" toId="5">
</dataflow>
<dataflow id="20" from="lbImage" to="stg_5" fromId="11" toId="5">
</dataflow>
<dataflow id="22" from="_ssdm_op_SpecTopModule" to="stg_6" fromId="21" toId="6">
</dataflow>
<dataflow id="24" from="str" to="stg_6" fromId="23" toId="6">
</dataflow>
<dataflow id="25" from="CCLabel_preProcess" to="stg_7" fromId="12" toId="7">
</dataflow>
<dataflow id="26" from="Image_r" to="stg_7" fromId="10" toId="7">
</dataflow>
<dataflow id="27" from="lbImage" to="stg_7" fromId="11" toId="7">
</dataflow>
</dataflows>


</stg>
