Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA381.
The -d option is LFE5U-12F.
Using package CABGA381.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-12F

### Package : CABGA381

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
The -top option is not used.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/workspace/ulx3s/examples/passthru/DiamondVerilog (searchpath added)
-p C:/lscc/diamond/3.10_x64/ispfpga/sa5p00/data (searchpath added)
-p C:/workspace/ulx3s/examples/passthru/DiamondVerilog/implementation (searchpath added)
-p C:/workspace/ulx3s/examples/passthru/DiamondVerilog (searchpath added)
Verilog design file = C:/workspace/ulx3s/examples/passthru/DiamondVerilog/passthru.v
NGD file = passthru_implementation.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
ERROR - synthesis: c:/workspace/ulx3s/examples/passthru/diamondverilog/passthru.v(71): syntax error near S_prog_out. VERI-1137
