{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II " "Info: Running Quartus II Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 14:07:29 2009 " "Info: Processing started: Mon Aug 31 14:07:29 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uartfifo -c uartfifo --analysis_and_elaboration " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uartfifo -c uartfifo --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_speed_select.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_speed_select " "Info: Found entity 1: uart_speed_select" {  } { { "uart_speed_select.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/uart_speed_select.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Info: Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/uart_tx.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_ctrl " "Info: Found entity 1: uart_ctrl" {  } { { "uart_ctrl.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/uart_ctrl.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datagene.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file datagene.v" { { "Info" "ISGN_ENTITY_NAME" "1 datagene " "Info: Found entity 1: datagene" {  } { { "datagene.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/datagene.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartfifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uartfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartfifo " "Info: Found entity 1: uartfifo" {  } { { "uartfifo.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/uartfifo.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo232.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fifo232.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo232 " "Info: Found entity 1: fifo232" {  } { { "fifo232.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/fifo232.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "uartfifo " "Info: Elaborating entity \"uartfifo\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datagene datagene:uut_datagene " "Info: Elaborating entity \"datagene\" for hierarchy \"datagene:uut_datagene\"" {  } { { "uartfifo.v" "uut_datagene" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/uartfifo.v" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo232 fifo232:fifo232_inst " "Info: Elaborating entity \"fifo232\" for hierarchy \"fifo232:fifo232_inst\"" {  } { { "uartfifo.v" "fifo232_inst" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/uartfifo.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo232:fifo232_inst\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"fifo232:fifo232_inst\|scfifo:scfifo_component\"" {  } { { "fifo232.v" "scfifo_component" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/fifo232.v" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo232:fifo232_inst\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"fifo232:fifo232_inst\|scfifo:scfifo_component\"" {  } { { "fifo232.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/fifo232.v" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo232:fifo232_inst\|scfifo:scfifo_component " "Info: Instantiated megafunction \"fifo232:fifo232_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Info: Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Info: Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fifo232.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/fifo232.v" 75 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ih61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_ih61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ih61 " "Info: Found entity 1: scfifo_ih61" {  } { { "db/scfifo_ih61.tdf" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/db/scfifo_ih61.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ih61 fifo232:fifo232_inst\|scfifo:scfifo_component\|scfifo_ih61:auto_generated " "Info: Elaborating entity \"scfifo_ih61\" for hierarchy \"fifo232:fifo232_inst\|scfifo:scfifo_component\|scfifo_ih61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_pn61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_pn61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_pn61 " "Info: Found entity 1: a_dpfifo_pn61" {  } { { "db/a_dpfifo_pn61.tdf" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/db/a_dpfifo_pn61.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_pn61 fifo232:fifo232_inst\|scfifo:scfifo_component\|scfifo_ih61:auto_generated\|a_dpfifo_pn61:dpfifo " "Info: Elaborating entity \"a_dpfifo_pn61\" for hierarchy \"fifo232:fifo232_inst\|scfifo:scfifo_component\|scfifo_ih61:auto_generated\|a_dpfifo_pn61:dpfifo\"" {  } { { "db/scfifo_ih61.tdf" "dpfifo" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/db/scfifo_ih61.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_18e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_18e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_18e " "Info: Found entity 1: a_fefifo_18e" {  } { { "db/a_fefifo_18e.tdf" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/db/a_fefifo_18e.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_18e fifo232:fifo232_inst\|scfifo:scfifo_component\|scfifo_ih61:auto_generated\|a_dpfifo_pn61:dpfifo\|a_fefifo_18e:fifo_state " "Info: Elaborating entity \"a_fefifo_18e\" for hierarchy \"fifo232:fifo232_inst\|scfifo:scfifo_component\|scfifo_ih61:auto_generated\|a_dpfifo_pn61:dpfifo\|a_fefifo_18e:fifo_state\"" {  } { { "db/a_dpfifo_pn61.tdf" "fifo_state" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/db/a_dpfifo_pn61.tdf" 39 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bc7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_bc7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bc7 " "Info: Found entity 1: cntr_bc7" {  } { { "db/cntr_bc7.tdf" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/db/cntr_bc7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bc7 fifo232:fifo232_inst\|scfifo:scfifo_component\|scfifo_ih61:auto_generated\|a_dpfifo_pn61:dpfifo\|a_fefifo_18e:fifo_state\|cntr_bc7:count_usedw " "Info: Elaborating entity \"cntr_bc7\" for hierarchy \"fifo232:fifo232_inst\|scfifo:scfifo_component\|scfifo_ih61:auto_generated\|a_dpfifo_pn61:dpfifo\|a_fefifo_18e:fifo_state\|cntr_bc7:count_usedw\"" {  } { { "db/a_fefifo_18e.tdf" "count_usedw" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/db/a_fefifo_18e.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_4351.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_4351.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_4351 " "Info: Found entity 1: dpram_4351" {  } { { "db/dpram_4351.tdf" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/db/dpram_4351.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_4351 fifo232:fifo232_inst\|scfifo:scfifo_component\|scfifo_ih61:auto_generated\|a_dpfifo_pn61:dpfifo\|dpram_4351:FIFOram " "Info: Elaborating entity \"dpram_4351\" for hierarchy \"fifo232:fifo232_inst\|scfifo:scfifo_component\|scfifo_ih61:auto_generated\|a_dpfifo_pn61:dpfifo\|dpram_4351:FIFOram\"" {  } { { "db/a_dpfifo_pn61.tdf" "FIFOram" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/db/a_dpfifo_pn61.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_egl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_egl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_egl1 " "Info: Found entity 1: altsyncram_egl1" {  } { { "db/altsyncram_egl1.tdf" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/db/altsyncram_egl1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_egl1 fifo232:fifo232_inst\|scfifo:scfifo_component\|scfifo_ih61:auto_generated\|a_dpfifo_pn61:dpfifo\|dpram_4351:FIFOram\|altsyncram_egl1:altsyncram1 " "Info: Elaborating entity \"altsyncram_egl1\" for hierarchy \"fifo232:fifo232_inst\|scfifo:scfifo_component\|scfifo_ih61:auto_generated\|a_dpfifo_pn61:dpfifo\|dpram_4351:FIFOram\|altsyncram_egl1:altsyncram1\"" {  } { { "db/dpram_4351.tdf" "altsyncram1" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/db/dpram_4351.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vbb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_vbb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vbb " "Info: Found entity 1: cntr_vbb" {  } { { "db/cntr_vbb.tdf" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/db/cntr_vbb.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vbb fifo232:fifo232_inst\|scfifo:scfifo_component\|scfifo_ih61:auto_generated\|a_dpfifo_pn61:dpfifo\|cntr_vbb:rd_ptr_count " "Info: Elaborating entity \"cntr_vbb\" for hierarchy \"fifo232:fifo232_inst\|scfifo:scfifo_component\|scfifo_ih61:auto_generated\|a_dpfifo_pn61:dpfifo\|cntr_vbb:rd_ptr_count\"" {  } { { "db/a_dpfifo_pn61.tdf" "rd_ptr_count" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/db/a_dpfifo_pn61.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_ctrl uart_ctrl:uut_uartfifo " "Info: Elaborating entity \"uart_ctrl\" for hierarchy \"uart_ctrl:uut_uartfifo\"" {  } { { "uartfifo.v" "uut_uartfifo" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/uartfifo.v" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_ctrl:uut_uartfifo\|uart_tx:uut_tx " "Info: Elaborating entity \"uart_tx\" for hierarchy \"uart_ctrl:uut_uartfifo\|uart_tx:uut_tx\"" {  } { { "uart_ctrl.v" "uut_tx" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/uart_ctrl.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_speed_select uart_ctrl:uut_uartfifo\|uart_speed_select:uut_ss " "Info: Elaborating entity \"uart_speed_select\" for hierarchy \"uart_ctrl:uut_uartfifo\|uart_speed_select:uut_ss\"" {  } { { "uart_ctrl.v" "uut_ss" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex3_4_rs232/uartfifo/uart_ctrl.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 0 s Quartus II " "Info: Quartus II Analysis & Elaboration was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 14:07:31 2009 " "Info: Processing ended: Mon Aug 31 14:07:31 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II " "Info: Running Quartus II Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 14:07:34 2009 " "Info: Processing started: Mon Aug 31 14:07:34 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp uartfifo -c uartfifo --netlist_type=sgate " "Info: Command: quartus_rpp uartfifo -c uartfifo --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II " "Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "117 " "Info: Peak virtual memory: 117 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 14:07:35 2009 " "Info: Processing ended: Mon Aug 31 14:07:35 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
