{"vcs1":{"timestamp_begin":1770846591.257534407, "rt":2.08, "ut":0.33, "st":0.21}}
{"vcselab":{"timestamp_begin":1770846593.513505978, "rt":0.90, "ut":0.57, "st":0.24}}
{"link":{"timestamp_begin":1770846594.549780300, "rt":0.53, "ut":0.21, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1770846590.611367641}
{"VCS_COMP_START_TIME": 1770846590.611367641}
{"VCS_COMP_END_TIME": 1770846595.251006582}
{"VCS_USER_OPTIONS": "-sverilog Lab2.sv library.sv"}
{"vcs1": {"peak_mem": 193111}}
{"stitch_vcselab": {"peak_mem": 193170}}
