{"vcs1":{"timestamp_begin":1747552546.088375078, "rt":9.41, "ut":9.47, "st":0.66}}
{"vcselab":{"timestamp_begin":1747552555.580185420, "rt":0.44, "ut":0.26, "st":0.16}}
{"link":{"timestamp_begin":1747552556.083243562, "rt":0.46, "ut":0.19, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747552545.443903851}
{"VCS_COMP_START_TIME": 1747552545.443903851}
{"VCS_COMP_END_TIME": 1747552556.695561978}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 489960}}
{"vcselab": {"peak_mem": 183888}}
