CADENCE IHNL01070
$model
16nm/6T_DEMUX_/schematic 16nm/6T_DEMUX_/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 _sub108
16nm/or_1x/schematic 16nm/or_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 or_1x
16nm/6T/schematic 16nm/6T/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 _sub98
16nm/6T_32x4/schematic 16nm/6T_32x4/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 _sub102
16nm/Demux_2e1of4/schematic 16nm/Demux_2e1of4/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 Demux_2e1of4
16nm/6T_32x/schematic 16nm/6T_32x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 _sub100
16nm/6T_SetRead/schematic 16nm/6T_SetRead/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 _sub103
16nm/6T_BANK/schematic 16nm/6T_BANK/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 _sub109
16nm/6T_4x/schematic 16nm/6T_4x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 _sub99
16nm/and_1x/schematic 16nm/and_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 and_1x
16nm/6T_DATAb/schematic 16nm/6T_DATAb/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 _sub106
16nm/nand_1x/schematic 16nm/nand_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 nand_1x
16nm/Demux_3e1of4/schematic 16nm/Demux_3e1of4/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 Demux_3e1of4
16nm/TH44~/schematic 16nm/TH44~/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 _sub105
16nm/WCHB_Write/schematic 16nm/WCHB_Write/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 WCHB_Write
16nm/PCHB_Write/schematic 16nm/PCHB_Write/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 PCHB_Write
16nm/TH44/schematic 16nm/TH44/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 TH44
16nm/nor_1x/schematic 16nm/nor_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 nor_1x
16nm/6T_CONTROL/schematic 16nm/6T_CONTROL/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 _sub107
16nm/PCHBd/schematic 16nm/PCHBd/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 PCHBd
16nm/TH22/schematic 16nm/TH22/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 TH22
16nm/inv_1x/schematic 16nm/inv_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 inv_1x
16nm/inv_weak_1x/schematic 16nm/inv_weak_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 inv_weak_1x
16nm/WCHB_Read/schematic 16nm/WCHB_Read/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 WCHB_Read
16nm/or4_1x/schematic 16nm/or4_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 or4_1x
16nm/6T_32x_CTRL/schematic 16nm/6T_32x_CTRL/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 _sub101
16nm/6T_CHUNK/schematic 16nm/6T_CHUNK/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 _sub104
16nm/nor3_1x/schematic 16nm/nor3_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 nor3_1x
16nm/inv_1xt/schematic 16nm/inv_1xt/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 inv_1xt
16nm/nand4_1x/schematic 16nm/nand4_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 nand4_1x
16nm/THaC/schematic 16nm/THaC/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 THaC
16nm_Tests/6T_BANK_Test/schematic 16nm_Tests/6T_BANK_Test/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/1 _sub110
16nm/and4_1x/schematic 16nm/and4_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 and4_1x
16nm/nor4_1x/schematic 16nm/nor4_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 nor4_1x
16nm/or16_1x/schematic 16nm/or16_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_6T_BANK_Test_config/0 or16_1x
$endmodel
$net
vdd! vdd!
gnd! 0
vcc! vcc!
$endnet
$param
vdd vdd
vcc vcc
$endparam
