

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_POLY_MUL_LOOP23'
================================================================
* Date:           Tue Mar  4 14:33:29 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.655 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4113|     4113|  32.904 us|  32.904 us|  4113|  4113|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                      |           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_MUL_MOD_1_fu_238  |MUL_MOD_1  |       12|       12|  96.000 ns|  96.000 ns|    1|    1|      yes|
        +----------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- POLY_MUL_LOOP  |     4111|     4111|        20|          4|          1|  1024|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     52|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|    1401|   1016|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    432|    -|
|Register         |        -|    -|    1655|    544|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   12|    3056|   2044|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       2|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+----------------+---------+----+------+-----+-----+
    |       Instance       |     Module     | BRAM_18K| DSP|  FF  | LUT | URAM|
    +----------------------+----------------+---------+----+------+-----+-----+
    |grp_MUL_MOD_1_fu_238  |MUL_MOD_1       |        0|  12|  1401|  936|    0|
    |mux_4_2_32_1_1_U195   |mux_4_2_32_1_1  |        0|   0|     0|   20|    0|
    |mux_4_2_32_1_1_U196   |mux_4_2_32_1_1  |        0|   0|     0|   20|    0|
    |mux_4_2_32_1_1_U197   |mux_4_2_32_1_1  |        0|   0|     0|   20|    0|
    |mux_4_2_32_1_1_U198   |mux_4_2_32_1_1  |        0|   0|     0|   20|    0|
    +----------------------+----------------+---------+----+------+-----+-----+
    |Total                 |                |        0|  12|  1401| 1016|    0|
    +----------------------+----------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln150_fu_352_p2   |         +|   0|  0|  14|          13|           3|
    |or_ln150_3_fu_363_p2  |        or|   0|  0|  12|          12|           2|
    |or_ln150_4_fu_376_p2  |        or|   0|  0|  12|          12|           2|
    |or_ln150_fu_338_p2    |        or|   0|  0|  12|          12|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  52|          50|          10|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |DataRAM_10_address0              |  25|          5|   12|         60|
    |DataRAM_10_address1              |  25|          5|   12|         60|
    |DataRAM_10_d0                    |  14|          3|   32|         96|
    |DataRAM_10_d1                    |  14|          3|   32|         96|
    |DataRAM_1_address0               |  25|          5|   12|         60|
    |DataRAM_1_address1               |  25|          5|   12|         60|
    |DataRAM_1_d0                     |  14|          3|   32|         96|
    |DataRAM_1_d1                     |  14|          3|   32|         96|
    |DataRAM_4_address0               |  25|          5|   12|         60|
    |DataRAM_4_address1               |  25|          5|   12|         60|
    |DataRAM_4_d0                     |  14|          3|   32|         96|
    |DataRAM_4_d1                     |  14|          3|   32|         96|
    |DataRAM_7_address0               |  25|          5|   12|         60|
    |DataRAM_7_address1               |  25|          5|   12|         60|
    |DataRAM_7_d0                     |  14|          3|   32|         96|
    |DataRAM_7_d1                     |  14|          3|   32|         96|
    |ap_NS_fsm                        |  25|          5|    1|          5|
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_j               |   9|          2|   13|         26|
    |grp_MUL_MOD_1_fu_238_input1_val  |  25|          5|   32|        160|
    |grp_MUL_MOD_1_fu_238_input2_val  |  25|          5|   32|        160|
    |j_13_fu_58                       |   9|          2|   13|         26|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 432|         89|  446|       1631|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |DataRAM_10_addr_4_reg_453         |  11|   0|   12|          1|
    |DataRAM_10_addr_5_reg_483         |  11|   0|   12|          1|
    |DataRAM_10_addr_6_reg_503         |  10|   0|   12|          2|
    |DataRAM_10_addr_reg_433           |  12|   0|   12|          0|
    |DataRAM_1_addr_4_reg_438          |  11|   0|   12|          1|
    |DataRAM_1_addr_5_reg_468          |  11|   0|   12|          1|
    |DataRAM_1_addr_6_reg_488          |  10|   0|   12|          2|
    |DataRAM_1_addr_reg_418            |  12|   0|   12|          0|
    |DataRAM_4_addr_4_reg_443          |  11|   0|   12|          1|
    |DataRAM_4_addr_5_reg_473          |  11|   0|   12|          1|
    |DataRAM_4_addr_6_reg_493          |  10|   0|   12|          2|
    |DataRAM_4_addr_reg_423            |  12|   0|   12|          0|
    |DataRAM_7_addr_4_reg_448          |  11|   0|   12|          1|
    |DataRAM_7_addr_5_reg_478          |  11|   0|   12|          1|
    |DataRAM_7_addr_6_reg_498          |  10|   0|   12|          2|
    |DataRAM_7_addr_reg_428            |  12|   0|   12|          0|
    |MulInput1_4_reg_508               |  32|   0|   32|          0|
    |MulInput1_5_reg_518               |  32|   0|   32|          0|
    |MulInput1_6_reg_528               |  32|   0|   32|          0|
    |MulInput1_reg_458                 |  32|   0|   32|          0|
    |MulInput2_4_reg_513               |  32|   0|   32|          0|
    |MulInput2_5_reg_523               |  32|   0|   32|          0|
    |MulInput2_6_reg_533               |  32|   0|   32|          0|
    |MulInput2_reg_463                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |call_ret5_reg_538                 |  32|   0|   32|          0|
    |call_ret6_reg_546                 |  32|   0|   32|          0|
    |empty_reg_412                     |  12|   0|   12|          0|
    |j_13_fu_58                        |  13|   0|   13|          0|
    |reg_298                           |  32|   0|   32|          0|
    |tmp_reg_408                       |   1|   0|    1|          0|
    |DataRAM_10_addr_4_reg_453         |  64|  32|   12|          1|
    |DataRAM_10_addr_5_reg_483         |  64|  32|   12|          1|
    |DataRAM_10_addr_6_reg_503         |  64|  32|   12|          2|
    |DataRAM_10_addr_reg_433           |  64|  32|   12|          0|
    |DataRAM_1_addr_4_reg_438          |  64|  32|   12|          1|
    |DataRAM_1_addr_5_reg_468          |  64|  32|   12|          1|
    |DataRAM_1_addr_6_reg_488          |  64|  32|   12|          2|
    |DataRAM_1_addr_reg_418            |  64|  32|   12|          0|
    |DataRAM_4_addr_4_reg_443          |  64|  32|   12|          1|
    |DataRAM_4_addr_5_reg_473          |  64|  32|   12|          1|
    |DataRAM_4_addr_6_reg_493          |  64|  32|   12|          2|
    |DataRAM_4_addr_reg_423            |  64|  32|   12|          0|
    |DataRAM_7_addr_4_reg_448          |  64|  32|   12|          1|
    |DataRAM_7_addr_5_reg_478          |  64|  32|   12|          1|
    |DataRAM_7_addr_6_reg_498          |  64|  32|   12|          2|
    |DataRAM_7_addr_reg_428            |  64|  32|   12|          0|
    |tmp_reg_408                       |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1655| 544|  776|         32|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_MUL_LOOP23|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_MUL_LOOP23|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_MUL_LOOP23|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_MUL_LOOP23|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_MUL_LOOP23|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_POLY_MUL_LOOP23|  return value|
|DataRAM_1_address0   |  out|   12|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_ce0        |  out|    1|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_we0        |  out|    1|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_d0         |  out|   32|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_q0         |   in|   32|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_address1   |  out|   12|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_ce1        |  out|    1|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_we1        |  out|    1|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_d1         |  out|   32|   ap_memory|                        DataRAM_1|         array|
|DataRAM_1_q1         |   in|   32|   ap_memory|                        DataRAM_1|         array|
|DataRAM_4_address0   |  out|   12|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_ce0        |  out|    1|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_we0        |  out|    1|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_d0         |  out|   32|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_q0         |   in|   32|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_address1   |  out|   12|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_ce1        |  out|    1|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_we1        |  out|    1|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_d1         |  out|   32|   ap_memory|                        DataRAM_4|         array|
|DataRAM_4_q1         |   in|   32|   ap_memory|                        DataRAM_4|         array|
|DataRAM_7_address0   |  out|   12|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_ce0        |  out|    1|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_we0        |  out|    1|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_d0         |  out|   32|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_q0         |   in|   32|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_address1   |  out|   12|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_ce1        |  out|    1|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_we1        |  out|    1|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_d1         |  out|   32|   ap_memory|                        DataRAM_7|         array|
|DataRAM_7_q1         |   in|   32|   ap_memory|                        DataRAM_7|         array|
|DataRAM_10_address0  |  out|   12|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_ce0       |  out|    1|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_we0       |  out|    1|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_d0        |  out|   32|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_q0        |   in|   32|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_address1  |  out|   12|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_ce1       |  out|    1|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_we1       |  out|    1|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_d1        |  out|   32|   ap_memory|                       DataRAM_10|         array|
|DataRAM_10_q1        |   in|   32|   ap_memory|                       DataRAM_10|         array|
|RAMSel_cast          |   in|    2|     ap_none|                      RAMSel_cast|        scalar|
|RAMSel1_cast         |   in|    2|     ap_none|                     RAMSel1_cast|        scalar|
+---------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 4, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_13 = alloca i32 1"   --->   Operation 23 'alloca' 'j_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%RAMSel1_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel1_cast"   --->   Operation 24 'read' 'RAMSel1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%RAMSel_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel_cast"   --->   Operation 25 'read' 'RAMSel_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %j_13"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc287.1"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j = load i13 %j_13"   --->   Operation 28 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %j, i32 12" [Crypto.cpp:150]   --->   Operation 30 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %tmp, void %for.inc287.1.split, void %for.inc287.2.preheader.exitStub" [Crypto.cpp:150]   --->   Operation 31 'br' 'br_ln150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j_13_cast81 = zext i13 %j"   --->   Operation 32 'zext' 'j_13_cast81' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty = trunc i13 %j"   --->   Operation 33 'trunc' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%DataRAM_1_addr = getelementptr i32 %DataRAM_1, i64 0, i64 %j_13_cast81" [Crypto.cpp:153]   --->   Operation 34 'getelementptr' 'DataRAM_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%DataRAM_4_addr = getelementptr i32 %DataRAM_4, i64 0, i64 %j_13_cast81" [Crypto.cpp:153]   --->   Operation 35 'getelementptr' 'DataRAM_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%DataRAM_7_addr = getelementptr i32 %DataRAM_7, i64 0, i64 %j_13_cast81" [Crypto.cpp:153]   --->   Operation 36 'getelementptr' 'DataRAM_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%DataRAM_10_addr = getelementptr i32 %DataRAM_10, i64 0, i64 %j_13_cast81" [Crypto.cpp:153]   --->   Operation 37 'getelementptr' 'DataRAM_10_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%DataRAM_1_load = load i12 %DataRAM_1_addr" [Crypto.cpp:153]   --->   Operation 38 'load' 'DataRAM_1_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%DataRAM_4_load = load i12 %DataRAM_4_addr" [Crypto.cpp:153]   --->   Operation 39 'load' 'DataRAM_4_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%DataRAM_7_load = load i12 %DataRAM_7_addr" [Crypto.cpp:153]   --->   Operation 40 'load' 'DataRAM_7_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%DataRAM_10_load = load i12 %DataRAM_10_addr" [Crypto.cpp:153]   --->   Operation 41 'load' 'DataRAM_10_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln150 = or i12 %empty, i12 1" [Crypto.cpp:150]   --->   Operation 42 'or' 'or_ln150' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i12 %or_ln150" [Crypto.cpp:153]   --->   Operation 43 'zext' 'zext_ln153' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%DataRAM_1_addr_4 = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln153" [Crypto.cpp:153]   --->   Operation 44 'getelementptr' 'DataRAM_1_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%DataRAM_4_addr_4 = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln153" [Crypto.cpp:153]   --->   Operation 45 'getelementptr' 'DataRAM_4_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%DataRAM_7_addr_4 = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln153" [Crypto.cpp:153]   --->   Operation 46 'getelementptr' 'DataRAM_7_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%DataRAM_10_addr_4 = getelementptr i32 %DataRAM_10, i64 0, i64 %zext_ln153" [Crypto.cpp:153]   --->   Operation 47 'getelementptr' 'DataRAM_10_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%DataRAM_1_load_4 = load i12 %DataRAM_1_addr_4" [Crypto.cpp:153]   --->   Operation 48 'load' 'DataRAM_1_load_4' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%DataRAM_4_load_4 = load i12 %DataRAM_4_addr_4" [Crypto.cpp:153]   --->   Operation 49 'load' 'DataRAM_4_load_4' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 50 [2/2] (3.25ns)   --->   "%DataRAM_7_load_4 = load i12 %DataRAM_7_addr_4" [Crypto.cpp:153]   --->   Operation 50 'load' 'DataRAM_7_load_4' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 51 [2/2] (3.25ns)   --->   "%DataRAM_10_load_4 = load i12 %DataRAM_10_addr_4" [Crypto.cpp:153]   --->   Operation 51 'load' 'DataRAM_10_load_4' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 52 [1/1] (1.86ns)   --->   "%switch_ln156 = switch i2 %RAMSel_cast_read, void %arrayidx26237.1.3.case.3, i2 0, void %arrayidx26237.1.3.case.0, i2 1, void %arrayidx26237.1.3.case.1, i2 2, void %arrayidx26237.1.3.case.2" [Crypto.cpp:156]   --->   Operation 52 'switch' 'switch_ln156' <Predicate = (!tmp)> <Delay = 1.86>
ST_1 : Operation 53 [1/1] (1.67ns)   --->   "%add_ln150 = add i13 %j, i13 4" [Crypto.cpp:150]   --->   Operation 53 'add' 'add_ln150' <Predicate = (!tmp)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln150 = store i13 %add_ln150, i13 %j_13" [Crypto.cpp:150]   --->   Operation 54 'store' 'store_ln150' <Predicate = (!tmp)> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln150 = br void %for.inc287.1" [Crypto.cpp:150]   --->   Operation 55 'br' 'br_ln150' <Predicate = (!tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 56 [1/2] (3.25ns)   --->   "%DataRAM_1_load = load i12 %DataRAM_1_addr" [Crypto.cpp:153]   --->   Operation 56 'load' 'DataRAM_1_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 57 [1/2] (3.25ns)   --->   "%DataRAM_4_load = load i12 %DataRAM_4_addr" [Crypto.cpp:153]   --->   Operation 57 'load' 'DataRAM_4_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 58 [1/2] (3.25ns)   --->   "%DataRAM_7_load = load i12 %DataRAM_7_addr" [Crypto.cpp:153]   --->   Operation 58 'load' 'DataRAM_7_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 59 [1/2] (3.25ns)   --->   "%DataRAM_10_load = load i12 %DataRAM_10_addr" [Crypto.cpp:153]   --->   Operation 59 'load' 'DataRAM_10_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 60 [1/1] (1.82ns)   --->   "%MulInput1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_1_load, i32 %DataRAM_4_load, i32 %DataRAM_7_load, i32 %DataRAM_10_load, i2 %RAMSel_cast_read" [Crypto.cpp:153]   --->   Operation 60 'mux' 'MulInput1' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.82ns)   --->   "%MulInput2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_1_load, i32 %DataRAM_4_load, i32 %DataRAM_7_load, i32 %DataRAM_10_load, i2 %RAMSel1_cast_read" [Crypto.cpp:154]   --->   Operation 61 'mux' 'MulInput2' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln150_3 = or i12 %empty, i12 2" [Crypto.cpp:150]   --->   Operation 62 'or' 'or_ln150_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln153_3 = zext i12 %or_ln150_3" [Crypto.cpp:153]   --->   Operation 63 'zext' 'zext_ln153_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%DataRAM_1_addr_5 = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln153_3" [Crypto.cpp:153]   --->   Operation 64 'getelementptr' 'DataRAM_1_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%DataRAM_4_addr_5 = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln153_3" [Crypto.cpp:153]   --->   Operation 65 'getelementptr' 'DataRAM_4_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%DataRAM_7_addr_5 = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln153_3" [Crypto.cpp:153]   --->   Operation 66 'getelementptr' 'DataRAM_7_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%DataRAM_10_addr_5 = getelementptr i32 %DataRAM_10, i64 0, i64 %zext_ln153_3" [Crypto.cpp:153]   --->   Operation 67 'getelementptr' 'DataRAM_10_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln150_4 = or i12 %empty, i12 3" [Crypto.cpp:150]   --->   Operation 68 'or' 'or_ln150_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln153_4 = zext i12 %or_ln150_4" [Crypto.cpp:153]   --->   Operation 69 'zext' 'zext_ln153_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%DataRAM_1_addr_6 = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln153_4" [Crypto.cpp:153]   --->   Operation 70 'getelementptr' 'DataRAM_1_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%DataRAM_4_addr_6 = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln153_4" [Crypto.cpp:153]   --->   Operation 71 'getelementptr' 'DataRAM_4_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%DataRAM_7_addr_6 = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln153_4" [Crypto.cpp:153]   --->   Operation 72 'getelementptr' 'DataRAM_7_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%DataRAM_10_addr_6 = getelementptr i32 %DataRAM_10, i64 0, i64 %zext_ln153_4" [Crypto.cpp:153]   --->   Operation 73 'getelementptr' 'DataRAM_10_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 74 [1/2] (3.25ns)   --->   "%DataRAM_1_load_4 = load i12 %DataRAM_1_addr_4" [Crypto.cpp:153]   --->   Operation 74 'load' 'DataRAM_1_load_4' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 75 [1/2] (3.25ns)   --->   "%DataRAM_4_load_4 = load i12 %DataRAM_4_addr_4" [Crypto.cpp:153]   --->   Operation 75 'load' 'DataRAM_4_load_4' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 76 [1/2] (3.25ns)   --->   "%DataRAM_7_load_4 = load i12 %DataRAM_7_addr_4" [Crypto.cpp:153]   --->   Operation 76 'load' 'DataRAM_7_load_4' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 77 [1/2] (3.25ns)   --->   "%DataRAM_10_load_4 = load i12 %DataRAM_10_addr_4" [Crypto.cpp:153]   --->   Operation 77 'load' 'DataRAM_10_load_4' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 78 [1/1] (1.82ns)   --->   "%MulInput1_4 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_1_load_4, i32 %DataRAM_4_load_4, i32 %DataRAM_7_load_4, i32 %DataRAM_10_load_4, i2 %RAMSel_cast_read" [Crypto.cpp:153]   --->   Operation 78 'mux' 'MulInput1_4' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.82ns)   --->   "%MulInput2_4 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_1_load_4, i32 %DataRAM_4_load_4, i32 %DataRAM_7_load_4, i32 %DataRAM_10_load_4, i2 %RAMSel1_cast_read" [Crypto.cpp:154]   --->   Operation 79 'mux' 'MulInput2_4' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [2/2] (3.25ns)   --->   "%DataRAM_1_load_5 = load i12 %DataRAM_1_addr_5" [Crypto.cpp:153]   --->   Operation 80 'load' 'DataRAM_1_load_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 81 [2/2] (3.25ns)   --->   "%DataRAM_4_load_5 = load i12 %DataRAM_4_addr_5" [Crypto.cpp:153]   --->   Operation 81 'load' 'DataRAM_4_load_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 82 [2/2] (3.25ns)   --->   "%DataRAM_7_load_5 = load i12 %DataRAM_7_addr_5" [Crypto.cpp:153]   --->   Operation 82 'load' 'DataRAM_7_load_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 83 [2/2] (3.25ns)   --->   "%DataRAM_10_load_5 = load i12 %DataRAM_10_addr_5" [Crypto.cpp:153]   --->   Operation 83 'load' 'DataRAM_10_load_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 84 [2/2] (3.25ns)   --->   "%DataRAM_1_load_6 = load i12 %DataRAM_1_addr_6" [Crypto.cpp:153]   --->   Operation 84 'load' 'DataRAM_1_load_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 85 [2/2] (3.25ns)   --->   "%DataRAM_4_load_6 = load i12 %DataRAM_4_addr_6" [Crypto.cpp:153]   --->   Operation 85 'load' 'DataRAM_4_load_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 86 [2/2] (3.25ns)   --->   "%DataRAM_7_load_6 = load i12 %DataRAM_7_addr_6" [Crypto.cpp:153]   --->   Operation 86 'load' 'DataRAM_7_load_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 87 [2/2] (3.25ns)   --->   "%DataRAM_10_load_6 = load i12 %DataRAM_10_addr_6" [Crypto.cpp:153]   --->   Operation 87 'load' 'DataRAM_10_load_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 5.08>
ST_3 : Operation 88 [14/14] (1.05ns)   --->   "%call_ret4 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 1" [Crypto.cpp:155]   --->   Operation 88 'call' 'call_ret4' <Predicate = (!tmp)> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 89 [1/2] (3.25ns)   --->   "%DataRAM_1_load_5 = load i12 %DataRAM_1_addr_5" [Crypto.cpp:153]   --->   Operation 89 'load' 'DataRAM_1_load_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 90 [1/2] (3.25ns)   --->   "%DataRAM_4_load_5 = load i12 %DataRAM_4_addr_5" [Crypto.cpp:153]   --->   Operation 90 'load' 'DataRAM_4_load_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 91 [1/2] (3.25ns)   --->   "%DataRAM_7_load_5 = load i12 %DataRAM_7_addr_5" [Crypto.cpp:153]   --->   Operation 91 'load' 'DataRAM_7_load_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 92 [1/2] (3.25ns)   --->   "%DataRAM_10_load_5 = load i12 %DataRAM_10_addr_5" [Crypto.cpp:153]   --->   Operation 92 'load' 'DataRAM_10_load_5' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 93 [1/1] (1.82ns)   --->   "%MulInput1_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_1_load_5, i32 %DataRAM_4_load_5, i32 %DataRAM_7_load_5, i32 %DataRAM_10_load_5, i2 %RAMSel_cast_read" [Crypto.cpp:153]   --->   Operation 93 'mux' 'MulInput1_5' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.82ns)   --->   "%MulInput2_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_1_load_5, i32 %DataRAM_4_load_5, i32 %DataRAM_7_load_5, i32 %DataRAM_10_load_5, i2 %RAMSel1_cast_read" [Crypto.cpp:154]   --->   Operation 94 'mux' 'MulInput2_5' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/2] (3.25ns)   --->   "%DataRAM_1_load_6 = load i12 %DataRAM_1_addr_6" [Crypto.cpp:153]   --->   Operation 95 'load' 'DataRAM_1_load_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 96 [1/2] (3.25ns)   --->   "%DataRAM_4_load_6 = load i12 %DataRAM_4_addr_6" [Crypto.cpp:153]   --->   Operation 96 'load' 'DataRAM_4_load_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 97 [1/2] (3.25ns)   --->   "%DataRAM_7_load_6 = load i12 %DataRAM_7_addr_6" [Crypto.cpp:153]   --->   Operation 97 'load' 'DataRAM_7_load_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 98 [1/2] (3.25ns)   --->   "%DataRAM_10_load_6 = load i12 %DataRAM_10_addr_6" [Crypto.cpp:153]   --->   Operation 98 'load' 'DataRAM_10_load_6' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 99 [1/1] (1.82ns)   --->   "%MulInput1_6 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_1_load_6, i32 %DataRAM_4_load_6, i32 %DataRAM_7_load_6, i32 %DataRAM_10_load_6, i2 %RAMSel_cast_read" [Crypto.cpp:153]   --->   Operation 99 'mux' 'MulInput1_6' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (1.82ns)   --->   "%MulInput2_6 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_1_load_6, i32 %DataRAM_4_load_6, i32 %DataRAM_7_load_6, i32 %DataRAM_10_load_6, i2 %RAMSel1_cast_read" [Crypto.cpp:154]   --->   Operation 100 'mux' 'MulInput2_6' <Predicate = (!tmp)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.65>
ST_4 : Operation 101 [13/14] (5.65ns)   --->   "%call_ret4 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 1" [Crypto.cpp:155]   --->   Operation 101 'call' 'call_ret4' <Predicate = (!tmp)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 102 [14/14] (1.05ns)   --->   "%call_ret5 = call i32 @MUL_MOD.1, i32 %MulInput1_4, i32 %MulInput2_4, i2 1" [Crypto.cpp:155]   --->   Operation 102 'call' 'call_ret5' <Predicate = (!tmp)> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.65>
ST_5 : Operation 103 [12/14] (5.65ns)   --->   "%call_ret4 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 1" [Crypto.cpp:155]   --->   Operation 103 'call' 'call_ret4' <Predicate = (!tmp)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 104 [13/14] (5.65ns)   --->   "%call_ret5 = call i32 @MUL_MOD.1, i32 %MulInput1_4, i32 %MulInput2_4, i2 1" [Crypto.cpp:155]   --->   Operation 104 'call' 'call_ret5' <Predicate = (!tmp)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 105 [14/14] (1.05ns)   --->   "%call_ret6 = call i32 @MUL_MOD.1, i32 %MulInput1_5, i32 %MulInput2_5, i2 1" [Crypto.cpp:155]   --->   Operation 105 'call' 'call_ret6' <Predicate = (!tmp)> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.65>
ST_6 : Operation 106 [11/14] (5.65ns)   --->   "%call_ret4 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 1" [Crypto.cpp:155]   --->   Operation 106 'call' 'call_ret4' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 107 [12/14] (5.65ns)   --->   "%call_ret5 = call i32 @MUL_MOD.1, i32 %MulInput1_4, i32 %MulInput2_4, i2 1" [Crypto.cpp:155]   --->   Operation 107 'call' 'call_ret5' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 108 [13/14] (5.65ns)   --->   "%call_ret6 = call i32 @MUL_MOD.1, i32 %MulInput1_5, i32 %MulInput2_5, i2 1" [Crypto.cpp:155]   --->   Operation 108 'call' 'call_ret6' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 109 [14/14] (1.05ns)   --->   "%MulRes_1 = call i32 @MUL_MOD.1, i32 %MulInput1_6, i32 %MulInput2_6, i2 1" [Crypto.cpp:155]   --->   Operation 109 'call' 'MulRes_1' <Predicate = true> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.65>
ST_7 : Operation 110 [10/14] (5.65ns)   --->   "%call_ret4 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 1" [Crypto.cpp:155]   --->   Operation 110 'call' 'call_ret4' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 111 [11/14] (5.65ns)   --->   "%call_ret5 = call i32 @MUL_MOD.1, i32 %MulInput1_4, i32 %MulInput2_4, i2 1" [Crypto.cpp:155]   --->   Operation 111 'call' 'call_ret5' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 112 [12/14] (5.65ns)   --->   "%call_ret6 = call i32 @MUL_MOD.1, i32 %MulInput1_5, i32 %MulInput2_5, i2 1" [Crypto.cpp:155]   --->   Operation 112 'call' 'call_ret6' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 113 [13/14] (5.65ns)   --->   "%MulRes_1 = call i32 @MUL_MOD.1, i32 %MulInput1_6, i32 %MulInput2_6, i2 1" [Crypto.cpp:155]   --->   Operation 113 'call' 'MulRes_1' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 5.65>
ST_8 : Operation 114 [9/14] (5.65ns)   --->   "%call_ret4 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 1" [Crypto.cpp:155]   --->   Operation 114 'call' 'call_ret4' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 115 [10/14] (5.65ns)   --->   "%call_ret5 = call i32 @MUL_MOD.1, i32 %MulInput1_4, i32 %MulInput2_4, i2 1" [Crypto.cpp:155]   --->   Operation 115 'call' 'call_ret5' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 116 [11/14] (5.65ns)   --->   "%call_ret6 = call i32 @MUL_MOD.1, i32 %MulInput1_5, i32 %MulInput2_5, i2 1" [Crypto.cpp:155]   --->   Operation 116 'call' 'call_ret6' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 117 [12/14] (5.65ns)   --->   "%MulRes_1 = call i32 @MUL_MOD.1, i32 %MulInput1_6, i32 %MulInput2_6, i2 1" [Crypto.cpp:155]   --->   Operation 117 'call' 'MulRes_1' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.65>
ST_9 : Operation 118 [8/14] (5.65ns)   --->   "%call_ret4 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 1" [Crypto.cpp:155]   --->   Operation 118 'call' 'call_ret4' <Predicate = (!tmp)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 119 [9/14] (5.65ns)   --->   "%call_ret5 = call i32 @MUL_MOD.1, i32 %MulInput1_4, i32 %MulInput2_4, i2 1" [Crypto.cpp:155]   --->   Operation 119 'call' 'call_ret5' <Predicate = (!tmp)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 120 [10/14] (5.65ns)   --->   "%call_ret6 = call i32 @MUL_MOD.1, i32 %MulInput1_5, i32 %MulInput2_5, i2 1" [Crypto.cpp:155]   --->   Operation 120 'call' 'call_ret6' <Predicate = (!tmp)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 121 [11/14] (5.65ns)   --->   "%MulRes_1 = call i32 @MUL_MOD.1, i32 %MulInput1_6, i32 %MulInput2_6, i2 1" [Crypto.cpp:155]   --->   Operation 121 'call' 'MulRes_1' <Predicate = (!tmp)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.65>
ST_10 : Operation 122 [7/14] (5.65ns)   --->   "%call_ret4 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 1" [Crypto.cpp:155]   --->   Operation 122 'call' 'call_ret4' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 123 [8/14] (5.65ns)   --->   "%call_ret5 = call i32 @MUL_MOD.1, i32 %MulInput1_4, i32 %MulInput2_4, i2 1" [Crypto.cpp:155]   --->   Operation 123 'call' 'call_ret5' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 124 [9/14] (5.65ns)   --->   "%call_ret6 = call i32 @MUL_MOD.1, i32 %MulInput1_5, i32 %MulInput2_5, i2 1" [Crypto.cpp:155]   --->   Operation 124 'call' 'call_ret6' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 125 [10/14] (5.65ns)   --->   "%MulRes_1 = call i32 @MUL_MOD.1, i32 %MulInput1_6, i32 %MulInput2_6, i2 1" [Crypto.cpp:155]   --->   Operation 125 'call' 'MulRes_1' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.65>
ST_11 : Operation 126 [6/14] (5.65ns)   --->   "%call_ret4 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 1" [Crypto.cpp:155]   --->   Operation 126 'call' 'call_ret4' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 127 [7/14] (5.65ns)   --->   "%call_ret5 = call i32 @MUL_MOD.1, i32 %MulInput1_4, i32 %MulInput2_4, i2 1" [Crypto.cpp:155]   --->   Operation 127 'call' 'call_ret5' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 128 [8/14] (5.65ns)   --->   "%call_ret6 = call i32 @MUL_MOD.1, i32 %MulInput1_5, i32 %MulInput2_5, i2 1" [Crypto.cpp:155]   --->   Operation 128 'call' 'call_ret6' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 129 [9/14] (5.65ns)   --->   "%MulRes_1 = call i32 @MUL_MOD.1, i32 %MulInput1_6, i32 %MulInput2_6, i2 1" [Crypto.cpp:155]   --->   Operation 129 'call' 'MulRes_1' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 5.65>
ST_12 : Operation 130 [5/14] (5.65ns)   --->   "%call_ret4 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 1" [Crypto.cpp:155]   --->   Operation 130 'call' 'call_ret4' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 131 [6/14] (5.65ns)   --->   "%call_ret5 = call i32 @MUL_MOD.1, i32 %MulInput1_4, i32 %MulInput2_4, i2 1" [Crypto.cpp:155]   --->   Operation 131 'call' 'call_ret5' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 132 [7/14] (5.65ns)   --->   "%call_ret6 = call i32 @MUL_MOD.1, i32 %MulInput1_5, i32 %MulInput2_5, i2 1" [Crypto.cpp:155]   --->   Operation 132 'call' 'call_ret6' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 133 [8/14] (5.65ns)   --->   "%MulRes_1 = call i32 @MUL_MOD.1, i32 %MulInput1_6, i32 %MulInput2_6, i2 1" [Crypto.cpp:155]   --->   Operation 133 'call' 'MulRes_1' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 5.65>
ST_13 : Operation 134 [4/14] (5.65ns)   --->   "%call_ret4 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 1" [Crypto.cpp:155]   --->   Operation 134 'call' 'call_ret4' <Predicate = (!tmp)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 135 [5/14] (5.65ns)   --->   "%call_ret5 = call i32 @MUL_MOD.1, i32 %MulInput1_4, i32 %MulInput2_4, i2 1" [Crypto.cpp:155]   --->   Operation 135 'call' 'call_ret5' <Predicate = (!tmp)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 136 [6/14] (5.65ns)   --->   "%call_ret6 = call i32 @MUL_MOD.1, i32 %MulInput1_5, i32 %MulInput2_5, i2 1" [Crypto.cpp:155]   --->   Operation 136 'call' 'call_ret6' <Predicate = (!tmp)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 137 [7/14] (5.65ns)   --->   "%MulRes_1 = call i32 @MUL_MOD.1, i32 %MulInput1_6, i32 %MulInput2_6, i2 1" [Crypto.cpp:155]   --->   Operation 137 'call' 'MulRes_1' <Predicate = (!tmp)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.65>
ST_14 : Operation 138 [3/14] (5.65ns)   --->   "%call_ret4 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 1" [Crypto.cpp:155]   --->   Operation 138 'call' 'call_ret4' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 139 [4/14] (5.65ns)   --->   "%call_ret5 = call i32 @MUL_MOD.1, i32 %MulInput1_4, i32 %MulInput2_4, i2 1" [Crypto.cpp:155]   --->   Operation 139 'call' 'call_ret5' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 140 [5/14] (5.65ns)   --->   "%call_ret6 = call i32 @MUL_MOD.1, i32 %MulInput1_5, i32 %MulInput2_5, i2 1" [Crypto.cpp:155]   --->   Operation 140 'call' 'call_ret6' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 141 [6/14] (5.65ns)   --->   "%MulRes_1 = call i32 @MUL_MOD.1, i32 %MulInput1_6, i32 %MulInput2_6, i2 1" [Crypto.cpp:155]   --->   Operation 141 'call' 'MulRes_1' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 5.65>
ST_15 : Operation 142 [2/14] (5.65ns)   --->   "%call_ret4 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 1" [Crypto.cpp:155]   --->   Operation 142 'call' 'call_ret4' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 143 [3/14] (5.65ns)   --->   "%call_ret5 = call i32 @MUL_MOD.1, i32 %MulInput1_4, i32 %MulInput2_4, i2 1" [Crypto.cpp:155]   --->   Operation 143 'call' 'call_ret5' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 144 [4/14] (5.65ns)   --->   "%call_ret6 = call i32 @MUL_MOD.1, i32 %MulInput1_5, i32 %MulInput2_5, i2 1" [Crypto.cpp:155]   --->   Operation 144 'call' 'call_ret6' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 145 [5/14] (5.65ns)   --->   "%MulRes_1 = call i32 @MUL_MOD.1, i32 %MulInput1_6, i32 %MulInput2_6, i2 1" [Crypto.cpp:155]   --->   Operation 145 'call' 'MulRes_1' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 5.65>
ST_16 : Operation 146 [1/14] (4.21ns)   --->   "%call_ret4 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 1" [Crypto.cpp:155]   --->   Operation 146 'call' 'call_ret4' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 147 [2/14] (5.65ns)   --->   "%call_ret5 = call i32 @MUL_MOD.1, i32 %MulInput1_4, i32 %MulInput2_4, i2 1" [Crypto.cpp:155]   --->   Operation 147 'call' 'call_ret5' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 148 [3/14] (5.65ns)   --->   "%call_ret6 = call i32 @MUL_MOD.1, i32 %MulInput1_5, i32 %MulInput2_5, i2 1" [Crypto.cpp:155]   --->   Operation 148 'call' 'call_ret6' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 149 [4/14] (5.65ns)   --->   "%MulRes_1 = call i32 @MUL_MOD.1, i32 %MulInput1_6, i32 %MulInput2_6, i2 1" [Crypto.cpp:155]   --->   Operation 149 'call' 'MulRes_1' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 178 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 5.65>
ST_17 : Operation 150 [1/14] (4.21ns)   --->   "%call_ret5 = call i32 @MUL_MOD.1, i32 %MulInput1_4, i32 %MulInput2_4, i2 1" [Crypto.cpp:155]   --->   Operation 150 'call' 'call_ret5' <Predicate = (!tmp)> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 151 [2/14] (5.65ns)   --->   "%call_ret6 = call i32 @MUL_MOD.1, i32 %MulInput1_5, i32 %MulInput2_5, i2 1" [Crypto.cpp:155]   --->   Operation 151 'call' 'call_ret6' <Predicate = (!tmp)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 152 [3/14] (5.65ns)   --->   "%MulRes_1 = call i32 @MUL_MOD.1, i32 %MulInput1_6, i32 %MulInput2_6, i2 1" [Crypto.cpp:155]   --->   Operation 152 'call' 'MulRes_1' <Predicate = (!tmp)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 5.65>
ST_18 : Operation 153 [1/14] (4.21ns)   --->   "%call_ret6 = call i32 @MUL_MOD.1, i32 %MulInput1_5, i32 %MulInput2_5, i2 1" [Crypto.cpp:155]   --->   Operation 153 'call' 'call_ret6' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 154 [2/14] (5.65ns)   --->   "%MulRes_1 = call i32 @MUL_MOD.1, i32 %MulInput1_6, i32 %MulInput2_6, i2 1" [Crypto.cpp:155]   --->   Operation 154 'call' 'MulRes_1' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 4.21>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%speclooptripcount_ln150 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [Crypto.cpp:150]   --->   Operation 155 'speclooptripcount' 'speclooptripcount_ln150' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln150 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [Crypto.cpp:150]   --->   Operation 156 'specloopname' 'specloopname_ln150' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/14] (4.21ns)   --->   "%MulRes_1 = call i32 @MUL_MOD.1, i32 %MulInput1_6, i32 %MulInput2_6, i2 1" [Crypto.cpp:155]   --->   Operation 157 'call' 'MulRes_1' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 158 [1/1] (3.25ns)   --->   "%store_ln156 = store i32 %call_ret4, i12 %DataRAM_7_addr" [Crypto.cpp:156]   --->   Operation 158 'store' 'store_ln156' <Predicate = (RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 159 [1/1] (3.25ns)   --->   "%store_ln156 = store i32 %call_ret5, i12 %DataRAM_7_addr_4" [Crypto.cpp:156]   --->   Operation 159 'store' 'store_ln156' <Predicate = (RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln156 = store i32 %call_ret4, i12 %DataRAM_4_addr" [Crypto.cpp:156]   --->   Operation 160 'store' 'store_ln156' <Predicate = (RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 161 [1/1] (3.25ns)   --->   "%store_ln156 = store i32 %call_ret5, i12 %DataRAM_4_addr_4" [Crypto.cpp:156]   --->   Operation 161 'store' 'store_ln156' <Predicate = (RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 162 [1/1] (3.25ns)   --->   "%store_ln156 = store i32 %call_ret4, i12 %DataRAM_1_addr" [Crypto.cpp:156]   --->   Operation 162 'store' 'store_ln156' <Predicate = (RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln156 = store i32 %call_ret5, i12 %DataRAM_1_addr_4" [Crypto.cpp:156]   --->   Operation 163 'store' 'store_ln156' <Predicate = (RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 164 [1/1] (3.25ns)   --->   "%store_ln156 = store i32 %call_ret4, i12 %DataRAM_10_addr" [Crypto.cpp:156]   --->   Operation 164 'store' 'store_ln156' <Predicate = (RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln156 = store i32 %call_ret5, i12 %DataRAM_10_addr_4" [Crypto.cpp:156]   --->   Operation 165 'store' 'store_ln156' <Predicate = (RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 166 [1/1] (3.25ns)   --->   "%store_ln156 = store i32 %call_ret6, i12 %DataRAM_7_addr_5" [Crypto.cpp:156]   --->   Operation 166 'store' 'store_ln156' <Predicate = (RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 167 [1/1] (3.25ns)   --->   "%store_ln156 = store i32 %MulRes_1, i12 %DataRAM_7_addr_6" [Crypto.cpp:156]   --->   Operation 167 'store' 'store_ln156' <Predicate = (RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx26237.1.3.exit" [Crypto.cpp:156]   --->   Operation 168 'br' 'br_ln156' <Predicate = (RAMSel_cast_read == 2)> <Delay = 0.00>
ST_20 : Operation 169 [1/1] (3.25ns)   --->   "%store_ln156 = store i32 %call_ret6, i12 %DataRAM_4_addr_5" [Crypto.cpp:156]   --->   Operation 169 'store' 'store_ln156' <Predicate = (RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 170 [1/1] (3.25ns)   --->   "%store_ln156 = store i32 %MulRes_1, i12 %DataRAM_4_addr_6" [Crypto.cpp:156]   --->   Operation 170 'store' 'store_ln156' <Predicate = (RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx26237.1.3.exit" [Crypto.cpp:156]   --->   Operation 171 'br' 'br_ln156' <Predicate = (RAMSel_cast_read == 1)> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (3.25ns)   --->   "%store_ln156 = store i32 %call_ret6, i12 %DataRAM_1_addr_5" [Crypto.cpp:156]   --->   Operation 172 'store' 'store_ln156' <Predicate = (RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 173 [1/1] (3.25ns)   --->   "%store_ln156 = store i32 %MulRes_1, i12 %DataRAM_1_addr_6" [Crypto.cpp:156]   --->   Operation 173 'store' 'store_ln156' <Predicate = (RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx26237.1.3.exit" [Crypto.cpp:156]   --->   Operation 174 'br' 'br_ln156' <Predicate = (RAMSel_cast_read == 0)> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (3.25ns)   --->   "%store_ln156 = store i32 %call_ret6, i12 %DataRAM_10_addr_5" [Crypto.cpp:156]   --->   Operation 175 'store' 'store_ln156' <Predicate = (RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 176 [1/1] (3.25ns)   --->   "%store_ln156 = store i32 %MulRes_1, i12 %DataRAM_10_addr_6" [Crypto.cpp:156]   --->   Operation 176 'store' 'store_ln156' <Predicate = (RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx26237.1.3.exit" [Crypto.cpp:156]   --->   Operation 177 'br' 'br_ln156' <Predicate = (RAMSel_cast_read == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ DataRAM_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ DataRAM_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ DataRAM_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ DataRAM_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ RAMSel_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RAMSel1_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_13                    (alloca           ) [ 010000000000000000000]
RAMSel1_cast_read       (read             ) [ 001100000000000000000]
RAMSel_cast_read        (read             ) [ 011111111111111111111]
store_ln0               (store            ) [ 000000000000000000000]
br_ln0                  (br               ) [ 000000000000000000000]
j                       (load             ) [ 000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000000000]
tmp                     (bitselect        ) [ 011111111111111111000]
br_ln150                (br               ) [ 000000000000000000000]
j_13_cast81             (zext             ) [ 000000000000000000000]
empty                   (trunc            ) [ 001000000000000000000]
DataRAM_1_addr          (getelementptr    ) [ 011111111111111111110]
DataRAM_4_addr          (getelementptr    ) [ 011111111111111111110]
DataRAM_7_addr          (getelementptr    ) [ 011111111111111111110]
DataRAM_10_addr         (getelementptr    ) [ 011111111111111111110]
or_ln150                (or               ) [ 000000000000000000000]
zext_ln153              (zext             ) [ 000000000000000000000]
DataRAM_1_addr_4        (getelementptr    ) [ 011111111111111111110]
DataRAM_4_addr_4        (getelementptr    ) [ 011111111111111111110]
DataRAM_7_addr_4        (getelementptr    ) [ 011111111111111111110]
DataRAM_10_addr_4       (getelementptr    ) [ 011111111111111111110]
switch_ln156            (switch           ) [ 000000000000000000000]
add_ln150               (add              ) [ 000000000000000000000]
store_ln150             (store            ) [ 000000000000000000000]
br_ln150                (br               ) [ 000000000000000000000]
DataRAM_1_load          (load             ) [ 000000000000000000000]
DataRAM_4_load          (load             ) [ 000000000000000000000]
DataRAM_7_load          (load             ) [ 000000000000000000000]
DataRAM_10_load         (load             ) [ 000000000000000000000]
MulInput1               (mux              ) [ 011111111111111110000]
MulInput2               (mux              ) [ 011111111111111110000]
or_ln150_3              (or               ) [ 000000000000000000000]
zext_ln153_3            (zext             ) [ 000000000000000000000]
DataRAM_1_addr_5        (getelementptr    ) [ 011111111111111111111]
DataRAM_4_addr_5        (getelementptr    ) [ 011111111111111111111]
DataRAM_7_addr_5        (getelementptr    ) [ 011111111111111111111]
DataRAM_10_addr_5       (getelementptr    ) [ 011111111111111111111]
or_ln150_4              (or               ) [ 000000000000000000000]
zext_ln153_4            (zext             ) [ 000000000000000000000]
DataRAM_1_addr_6        (getelementptr    ) [ 011111111111111111111]
DataRAM_4_addr_6        (getelementptr    ) [ 011111111111111111111]
DataRAM_7_addr_6        (getelementptr    ) [ 011111111111111111111]
DataRAM_10_addr_6       (getelementptr    ) [ 011111111111111111111]
DataRAM_1_load_4        (load             ) [ 000000000000000000000]
DataRAM_4_load_4        (load             ) [ 000000000000000000000]
DataRAM_7_load_4        (load             ) [ 000000000000000000000]
DataRAM_10_load_4       (load             ) [ 000000000000000000000]
MulInput1_4             (mux              ) [ 011111111111111111000]
MulInput2_4             (mux              ) [ 011111111111111111000]
DataRAM_1_load_5        (load             ) [ 000000000000000000000]
DataRAM_4_load_5        (load             ) [ 000000000000000000000]
DataRAM_7_load_5        (load             ) [ 000000000000000000000]
DataRAM_10_load_5       (load             ) [ 000000000000000000000]
MulInput1_5             (mux              ) [ 011111111111111111100]
MulInput2_5             (mux              ) [ 011111111111111111100]
DataRAM_1_load_6        (load             ) [ 000000000000000000000]
DataRAM_4_load_6        (load             ) [ 000000000000000000000]
DataRAM_7_load_6        (load             ) [ 000000000000000000000]
DataRAM_10_load_6       (load             ) [ 000000000000000000000]
MulInput1_6             (mux              ) [ 011111111111111111110]
MulInput2_6             (mux              ) [ 011111111111111111110]
call_ret4               (call             ) [ 011100000000000001110]
call_ret5               (call             ) [ 001100000000000000110]
call_ret6               (call             ) [ 000110000000000000011]
speclooptripcount_ln150 (speclooptripcount) [ 000000000000000000000]
specloopname_ln150      (specloopname     ) [ 000000000000000000000]
MulRes_1                (call             ) [ 000010000000000000001]
store_ln156             (store            ) [ 000000000000000000000]
store_ln156             (store            ) [ 000000000000000000000]
store_ln156             (store            ) [ 000000000000000000000]
store_ln156             (store            ) [ 000000000000000000000]
store_ln156             (store            ) [ 000000000000000000000]
store_ln156             (store            ) [ 000000000000000000000]
store_ln156             (store            ) [ 000000000000000000000]
store_ln156             (store            ) [ 000000000000000000000]
store_ln156             (store            ) [ 000000000000000000000]
store_ln156             (store            ) [ 000000000000000000000]
br_ln156                (br               ) [ 000000000000000000000]
store_ln156             (store            ) [ 000000000000000000000]
store_ln156             (store            ) [ 000000000000000000000]
br_ln156                (br               ) [ 000000000000000000000]
store_ln156             (store            ) [ 000000000000000000000]
store_ln156             (store            ) [ 000000000000000000000]
br_ln156                (br               ) [ 000000000000000000000]
store_ln156             (store            ) [ 000000000000000000000]
store_ln156             (store            ) [ 000000000000000000000]
br_ln156                (br               ) [ 000000000000000000000]
ret_ln0                 (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DataRAM_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DataRAM_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_4"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DataRAM_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_7"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DataRAM_10">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_10"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="RAMSel_cast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAMSel_cast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="RAMSel1_cast">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAMSel1_cast"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MUL_MOD.1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="j_13_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_13/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="RAMSel1_cast_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="2" slack="0"/>
<pin id="64" dir="0" index="1" bw="2" slack="0"/>
<pin id="65" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RAMSel1_cast_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="RAMSel_cast_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="2" slack="0"/>
<pin id="70" dir="0" index="1" bw="2" slack="0"/>
<pin id="71" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RAMSel_cast_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="DataRAM_1_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="13" slack="0"/>
<pin id="78" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_1_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="DataRAM_4_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="13" slack="0"/>
<pin id="85" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_4_addr/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="DataRAM_7_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="13" slack="0"/>
<pin id="92" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_7_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="DataRAM_10_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="13" slack="0"/>
<pin id="99" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_10_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="12" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="1"/>
<pin id="105" dir="0" index="2" bw="0" slack="0"/>
<pin id="107" dir="0" index="4" bw="12" slack="2"/>
<pin id="108" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
<pin id="110" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_1_load/1 DataRAM_1_load_4/1 DataRAM_1_load_5/2 DataRAM_1_load_6/2 store_ln156/19 store_ln156/19 store_ln156/20 store_ln156/20 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="12" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="1"/>
<pin id="115" dir="0" index="2" bw="0" slack="0"/>
<pin id="117" dir="0" index="4" bw="12" slack="2"/>
<pin id="118" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="0"/>
<pin id="120" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_4_load/1 DataRAM_4_load_4/1 DataRAM_4_load_5/2 DataRAM_4_load_6/2 store_ln156/19 store_ln156/19 store_ln156/20 store_ln156/20 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="12" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="1"/>
<pin id="125" dir="0" index="2" bw="0" slack="0"/>
<pin id="127" dir="0" index="4" bw="12" slack="2"/>
<pin id="128" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="0"/>
<pin id="130" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_7_load/1 DataRAM_7_load_4/1 DataRAM_7_load_5/2 DataRAM_7_load_6/2 store_ln156/19 store_ln156/19 store_ln156/20 store_ln156/20 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="1"/>
<pin id="135" dir="0" index="2" bw="0" slack="0"/>
<pin id="137" dir="0" index="4" bw="12" slack="2"/>
<pin id="138" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="0"/>
<pin id="140" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_10_load/1 DataRAM_10_load_4/1 DataRAM_10_load_5/2 DataRAM_10_load_6/2 store_ln156/19 store_ln156/19 store_ln156/20 store_ln156/20 "/>
</bind>
</comp>

<comp id="142" class="1004" name="DataRAM_1_addr_4_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="12" slack="0"/>
<pin id="146" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_1_addr_4/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="DataRAM_4_addr_4_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="12" slack="0"/>
<pin id="153" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_4_addr_4/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="DataRAM_7_addr_4_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="12" slack="0"/>
<pin id="160" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_7_addr_4/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="DataRAM_10_addr_4_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="12" slack="0"/>
<pin id="167" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_10_addr_4/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="DataRAM_1_addr_5_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="12" slack="0"/>
<pin id="178" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_1_addr_5/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="DataRAM_4_addr_5_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="12" slack="0"/>
<pin id="185" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_4_addr_5/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="DataRAM_7_addr_5_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="12" slack="0"/>
<pin id="192" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_7_addr_5/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="DataRAM_10_addr_5_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="12" slack="0"/>
<pin id="199" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_10_addr_5/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="DataRAM_1_addr_6_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="12" slack="0"/>
<pin id="206" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_1_addr_6/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="DataRAM_4_addr_6_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="12" slack="0"/>
<pin id="213" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_4_addr_6/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="DataRAM_7_addr_6_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="12" slack="0"/>
<pin id="220" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_7_addr_6/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="DataRAM_10_addr_6_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="12" slack="0"/>
<pin id="227" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_10_addr_6/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_MUL_MOD_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="1"/>
<pin id="241" dir="0" index="2" bw="32" slack="1"/>
<pin id="242" dir="0" index="3" bw="1" slack="0"/>
<pin id="243" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4/3 call_ret5/4 call_ret6/5 MulRes_1/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="32" slack="0"/>
<pin id="250" dir="0" index="3" bw="32" slack="0"/>
<pin id="251" dir="0" index="4" bw="32" slack="0"/>
<pin id="252" dir="0" index="5" bw="2" slack="1"/>
<pin id="253" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="MulInput1/2 MulInput1_5/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="0" index="3" bw="32" slack="0"/>
<pin id="264" dir="0" index="4" bw="32" slack="0"/>
<pin id="265" dir="0" index="5" bw="2" slack="1"/>
<pin id="266" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="MulInput2/2 MulInput2_5/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="0" index="3" bw="32" slack="0"/>
<pin id="277" dir="0" index="4" bw="32" slack="0"/>
<pin id="278" dir="0" index="5" bw="2" slack="1"/>
<pin id="279" dir="1" index="6" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="MulInput1_4/2 MulInput1_6/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="32" slack="0"/>
<pin id="289" dir="0" index="3" bw="32" slack="0"/>
<pin id="290" dir="0" index="4" bw="32" slack="0"/>
<pin id="291" dir="0" index="5" bw="2" slack="1"/>
<pin id="292" dir="1" index="6" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="MulInput2_4/2 MulInput2_6/3 "/>
</bind>
</comp>

<comp id="298" class="1005" name="reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="call_ret4 MulRes_1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln0_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="13" slack="0"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="j_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="13" slack="0"/>
<pin id="317" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="13" slack="0"/>
<pin id="321" dir="0" index="2" bw="5" slack="0"/>
<pin id="322" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="j_13_cast81_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="13" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_13_cast81/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="empty_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="13" slack="0"/>
<pin id="336" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="or_ln150_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="12" slack="0"/>
<pin id="340" dir="0" index="1" bw="12" slack="0"/>
<pin id="341" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln150/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln153_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="12" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln150_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="13" slack="0"/>
<pin id="354" dir="0" index="1" bw="4" slack="0"/>
<pin id="355" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln150/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln150_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="13" slack="0"/>
<pin id="360" dir="0" index="1" bw="13" slack="0"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="or_ln150_3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="12" slack="1"/>
<pin id="365" dir="0" index="1" bw="12" slack="0"/>
<pin id="366" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln150_3/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln153_3_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="12" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153_3/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="or_ln150_4_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="12" slack="1"/>
<pin id="378" dir="0" index="1" bw="12" slack="0"/>
<pin id="379" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln150_4/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln153_4_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="12" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153_4/2 "/>
</bind>
</comp>

<comp id="389" class="1005" name="j_13_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="13" slack="0"/>
<pin id="391" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="j_13 "/>
</bind>
</comp>

<comp id="396" class="1005" name="RAMSel1_cast_read_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="1"/>
<pin id="398" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="RAMSel1_cast_read "/>
</bind>
</comp>

<comp id="402" class="1005" name="RAMSel_cast_read_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="1"/>
<pin id="404" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="RAMSel_cast_read "/>
</bind>
</comp>

<comp id="408" class="1005" name="tmp_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="412" class="1005" name="empty_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="12" slack="1"/>
<pin id="414" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="418" class="1005" name="DataRAM_1_addr_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="12" slack="1"/>
<pin id="420" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_1_addr "/>
</bind>
</comp>

<comp id="423" class="1005" name="DataRAM_4_addr_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="12" slack="1"/>
<pin id="425" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_4_addr "/>
</bind>
</comp>

<comp id="428" class="1005" name="DataRAM_7_addr_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="1"/>
<pin id="430" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_7_addr "/>
</bind>
</comp>

<comp id="433" class="1005" name="DataRAM_10_addr_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="12" slack="1"/>
<pin id="435" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_10_addr "/>
</bind>
</comp>

<comp id="438" class="1005" name="DataRAM_1_addr_4_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="12" slack="1"/>
<pin id="440" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_1_addr_4 "/>
</bind>
</comp>

<comp id="443" class="1005" name="DataRAM_4_addr_4_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="12" slack="1"/>
<pin id="445" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_4_addr_4 "/>
</bind>
</comp>

<comp id="448" class="1005" name="DataRAM_7_addr_4_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="12" slack="1"/>
<pin id="450" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_7_addr_4 "/>
</bind>
</comp>

<comp id="453" class="1005" name="DataRAM_10_addr_4_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="12" slack="1"/>
<pin id="455" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_10_addr_4 "/>
</bind>
</comp>

<comp id="458" class="1005" name="MulInput1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="MulInput1 "/>
</bind>
</comp>

<comp id="463" class="1005" name="MulInput2_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="MulInput2 "/>
</bind>
</comp>

<comp id="468" class="1005" name="DataRAM_1_addr_5_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="12" slack="1"/>
<pin id="470" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_1_addr_5 "/>
</bind>
</comp>

<comp id="473" class="1005" name="DataRAM_4_addr_5_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="12" slack="1"/>
<pin id="475" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_4_addr_5 "/>
</bind>
</comp>

<comp id="478" class="1005" name="DataRAM_7_addr_5_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="12" slack="1"/>
<pin id="480" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_7_addr_5 "/>
</bind>
</comp>

<comp id="483" class="1005" name="DataRAM_10_addr_5_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="12" slack="1"/>
<pin id="485" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_10_addr_5 "/>
</bind>
</comp>

<comp id="488" class="1005" name="DataRAM_1_addr_6_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="12" slack="1"/>
<pin id="490" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_1_addr_6 "/>
</bind>
</comp>

<comp id="493" class="1005" name="DataRAM_4_addr_6_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="12" slack="1"/>
<pin id="495" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_4_addr_6 "/>
</bind>
</comp>

<comp id="498" class="1005" name="DataRAM_7_addr_6_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="12" slack="1"/>
<pin id="500" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_7_addr_6 "/>
</bind>
</comp>

<comp id="503" class="1005" name="DataRAM_10_addr_6_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="12" slack="1"/>
<pin id="505" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_10_addr_6 "/>
</bind>
</comp>

<comp id="508" class="1005" name="MulInput1_4_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="2"/>
<pin id="510" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="MulInput1_4 "/>
</bind>
</comp>

<comp id="513" class="1005" name="MulInput2_4_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="2"/>
<pin id="515" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="MulInput2_4 "/>
</bind>
</comp>

<comp id="518" class="1005" name="MulInput1_5_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="2"/>
<pin id="520" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="MulInput1_5 "/>
</bind>
</comp>

<comp id="523" class="1005" name="MulInput2_5_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="2"/>
<pin id="525" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="MulInput2_5 "/>
</bind>
</comp>

<comp id="528" class="1005" name="MulInput1_6_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="3"/>
<pin id="530" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="MulInput1_6 "/>
</bind>
</comp>

<comp id="533" class="1005" name="MulInput2_6_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="3"/>
<pin id="535" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="MulInput2_6 "/>
</bind>
</comp>

<comp id="538" class="1005" name="call_ret5_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="2"/>
<pin id="540" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="call_ret5 "/>
</bind>
</comp>

<comp id="546" class="1005" name="call_ret6_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="2"/>
<pin id="548" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="call_ret6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="30" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="30" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="111"><net_src comp="74" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="121"><net_src comp="81" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="131"><net_src comp="88" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="141"><net_src comp="95" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="142" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="171"><net_src comp="149" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="172"><net_src comp="156" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="173"><net_src comp="163" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="2" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="6" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="30" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="2" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="4" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="30" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="6" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="174" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="231"><net_src comp="181" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="232"><net_src comp="188" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="233"><net_src comp="195" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="234"><net_src comp="202" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="235"><net_src comp="209" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="236"><net_src comp="216" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="237"><net_src comp="223" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="102" pin="7"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="112" pin="7"/><net_sink comp="246" pin=2"/></net>

<net id="257"><net_src comp="122" pin="7"/><net_sink comp="246" pin=3"/></net>

<net id="258"><net_src comp="132" pin="7"/><net_sink comp="246" pin=4"/></net>

<net id="267"><net_src comp="42" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="102" pin="7"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="112" pin="7"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="122" pin="7"/><net_sink comp="259" pin=3"/></net>

<net id="271"><net_src comp="132" pin="7"/><net_sink comp="259" pin=4"/></net>

<net id="280"><net_src comp="42" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="102" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="112" pin="3"/><net_sink comp="272" pin=2"/></net>

<net id="283"><net_src comp="122" pin="3"/><net_sink comp="272" pin=3"/></net>

<net id="284"><net_src comp="132" pin="3"/><net_sink comp="272" pin=4"/></net>

<net id="293"><net_src comp="42" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="102" pin="3"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="112" pin="3"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="122" pin="3"/><net_sink comp="285" pin=3"/></net>

<net id="297"><net_src comp="132" pin="3"/><net_sink comp="285" pin=4"/></net>

<net id="301"><net_src comp="238" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="122" pin=4"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="112" pin=4"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="305"><net_src comp="298" pin="1"/><net_sink comp="132" pin=4"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="307"><net_src comp="298" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="309"><net_src comp="298" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="314"><net_src comp="16" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="323"><net_src comp="26" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="315" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="315" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="332"><net_src comp="326" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="333"><net_src comp="326" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="337"><net_src comp="315" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="32" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="351"><net_src comp="344" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="356"><net_src comp="315" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="40" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="44" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="363" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="374"><net_src comp="368" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="375"><net_src comp="368" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="380"><net_src comp="46" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="376" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="387"><net_src comp="381" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="388"><net_src comp="381" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="392"><net_src comp="58" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="395"><net_src comp="389" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="399"><net_src comp="62" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="259" pin=5"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="285" pin=5"/></net>

<net id="405"><net_src comp="68" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="246" pin=5"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="272" pin=5"/></net>

<net id="411"><net_src comp="318" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="334" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="421"><net_src comp="74" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="426"><net_src comp="81" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="431"><net_src comp="88" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="436"><net_src comp="95" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="441"><net_src comp="142" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="446"><net_src comp="149" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="451"><net_src comp="156" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="456"><net_src comp="163" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="461"><net_src comp="246" pin="6"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="466"><net_src comp="259" pin="6"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="471"><net_src comp="174" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="476"><net_src comp="181" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="481"><net_src comp="188" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="486"><net_src comp="195" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="491"><net_src comp="202" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="496"><net_src comp="209" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="501"><net_src comp="216" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="506"><net_src comp="223" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="511"><net_src comp="272" pin="6"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="516"><net_src comp="285" pin="6"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="521"><net_src comp="246" pin="6"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="526"><net_src comp="259" pin="6"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="531"><net_src comp="272" pin="6"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="536"><net_src comp="285" pin="6"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="541"><net_src comp="238" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="544"><net_src comp="538" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="545"><net_src comp="538" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="549"><net_src comp="238" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="122" pin=4"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="112" pin=4"/></net>

<net id="552"><net_src comp="546" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="553"><net_src comp="546" pin="1"/><net_sink comp="132" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DataRAM_1 | {19 20 }
	Port: DataRAM_4 | {19 20 }
	Port: DataRAM_7 | {19 20 }
	Port: DataRAM_10 | {19 20 }
 - Input state : 
	Port: Crypto_Pipeline_POLY_MUL_LOOP23 : DataRAM_1 | {1 2 3 }
	Port: Crypto_Pipeline_POLY_MUL_LOOP23 : DataRAM_4 | {1 2 3 }
	Port: Crypto_Pipeline_POLY_MUL_LOOP23 : DataRAM_7 | {1 2 3 }
	Port: Crypto_Pipeline_POLY_MUL_LOOP23 : DataRAM_10 | {1 2 3 }
	Port: Crypto_Pipeline_POLY_MUL_LOOP23 : RAMSel_cast | {1 }
	Port: Crypto_Pipeline_POLY_MUL_LOOP23 : RAMSel1_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j : 1
		tmp : 2
		br_ln150 : 3
		j_13_cast81 : 2
		empty : 2
		DataRAM_1_addr : 3
		DataRAM_4_addr : 3
		DataRAM_7_addr : 3
		DataRAM_10_addr : 3
		DataRAM_1_load : 4
		DataRAM_4_load : 4
		DataRAM_7_load : 4
		DataRAM_10_load : 4
		or_ln150 : 3
		zext_ln153 : 3
		DataRAM_1_addr_4 : 4
		DataRAM_4_addr_4 : 4
		DataRAM_7_addr_4 : 4
		DataRAM_10_addr_4 : 4
		DataRAM_1_load_4 : 5
		DataRAM_4_load_4 : 5
		DataRAM_7_load_4 : 5
		DataRAM_10_load_4 : 5
		add_ln150 : 2
		store_ln150 : 3
	State 2
		MulInput1 : 1
		MulInput2 : 1
		DataRAM_1_addr_5 : 1
		DataRAM_4_addr_5 : 1
		DataRAM_7_addr_5 : 1
		DataRAM_10_addr_5 : 1
		DataRAM_1_addr_6 : 1
		DataRAM_4_addr_6 : 1
		DataRAM_7_addr_6 : 1
		DataRAM_10_addr_6 : 1
		MulInput1_4 : 1
		MulInput2_4 : 1
		DataRAM_1_load_5 : 2
		DataRAM_4_load_5 : 2
		DataRAM_7_load_5 : 2
		DataRAM_10_load_5 : 2
		DataRAM_1_load_6 : 2
		DataRAM_4_load_6 : 2
		DataRAM_7_load_6 : 2
		DataRAM_10_load_6 : 2
	State 3
		MulInput1_5 : 1
		MulInput2_5 : 1
		MulInput1_6 : 1
		MulInput2_6 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|
|   call   |     grp_MUL_MOD_1_fu_238     |    12   |  6.5906 |   919   |   743   |
|----------|------------------------------|---------|---------|---------|---------|
|          |          grp_fu_246          |    0    |    0    |    0    |    20   |
|    mux   |          grp_fu_259          |    0    |    0    |    0    |    20   |
|          |          grp_fu_272          |    0    |    0    |    0    |    20   |
|          |          grp_fu_285          |    0    |    0    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|---------|
|    add   |       add_ln150_fu_352       |    0    |    0    |    0    |    14   |
|----------|------------------------------|---------|---------|---------|---------|
|   read   | RAMSel1_cast_read_read_fu_62 |    0    |    0    |    0    |    0    |
|          |  RAMSel_cast_read_read_fu_68 |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
| bitselect|          tmp_fu_318          |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |      j_13_cast81_fu_326      |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln153_fu_344      |    0    |    0    |    0    |    0    |
|          |      zext_ln153_3_fu_368     |    0    |    0    |    0    |    0    |
|          |      zext_ln153_4_fu_381     |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   trunc  |         empty_fu_334         |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |        or_ln150_fu_338       |    0    |    0    |    0    |    0    |
|    or    |       or_ln150_3_fu_363      |    0    |    0    |    0    |    0    |
|          |       or_ln150_4_fu_376      |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   Total  |                              |    12   |  6.5906 |   919   |   837   |
|----------|------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|DataRAM_10_addr_4_reg_453|   12   |
|DataRAM_10_addr_5_reg_483|   12   |
|DataRAM_10_addr_6_reg_503|   12   |
| DataRAM_10_addr_reg_433 |   12   |
| DataRAM_1_addr_4_reg_438|   12   |
| DataRAM_1_addr_5_reg_468|   12   |
| DataRAM_1_addr_6_reg_488|   12   |
|  DataRAM_1_addr_reg_418 |   12   |
| DataRAM_4_addr_4_reg_443|   12   |
| DataRAM_4_addr_5_reg_473|   12   |
| DataRAM_4_addr_6_reg_493|   12   |
|  DataRAM_4_addr_reg_423 |   12   |
| DataRAM_7_addr_4_reg_448|   12   |
| DataRAM_7_addr_5_reg_478|   12   |
| DataRAM_7_addr_6_reg_498|   12   |
|  DataRAM_7_addr_reg_428 |   12   |
|   MulInput1_4_reg_508   |   32   |
|   MulInput1_5_reg_518   |   32   |
|   MulInput1_6_reg_528   |   32   |
|    MulInput1_reg_458    |   32   |
|   MulInput2_4_reg_513   |   32   |
|   MulInput2_5_reg_523   |   32   |
|   MulInput2_6_reg_533   |   32   |
|    MulInput2_reg_463    |   32   |
|RAMSel1_cast_read_reg_396|    2   |
| RAMSel_cast_read_reg_402|    2   |
|    call_ret5_reg_538    |   32   |
|    call_ret6_reg_546    |   32   |
|      empty_reg_412      |   12   |
|       j_13_reg_389      |   13   |
|         reg_298         |   32   |
|       tmp_reg_408       |    1   |
+-------------------------+--------+
|          Total          |   574  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_102  |  p0  |   4  |  12  |   48   ||    20   |
|   grp_access_fu_102  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_102  |  p2  |   4  |   0  |    0   ||    20   |
|   grp_access_fu_102  |  p4  |   2  |  12  |   24   ||    9    |
|   grp_access_fu_112  |  p0  |   4  |  12  |   48   ||    20   |
|   grp_access_fu_112  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_112  |  p2  |   4  |   0  |    0   ||    20   |
|   grp_access_fu_112  |  p4  |   2  |  12  |   24   ||    9    |
|   grp_access_fu_122  |  p0  |   4  |  12  |   48   ||    20   |
|   grp_access_fu_122  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_122  |  p2  |   4  |   0  |    0   ||    20   |
|   grp_access_fu_122  |  p4  |   2  |  12  |   24   ||    9    |
|   grp_access_fu_132  |  p0  |   4  |  12  |   48   ||    20   |
|   grp_access_fu_132  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_132  |  p2  |   4  |   0  |    0   ||    20   |
|   grp_access_fu_132  |  p4  |   2  |  12  |   24   ||    9    |
| grp_MUL_MOD_1_fu_238 |  p1  |   4  |  32  |   128  ||    20   |
| grp_MUL_MOD_1_fu_238 |  p2  |   4  |  32  |   128  ||    20   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   800  ||  30.97  ||   272   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    6   |   919  |   837  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   30   |    -   |   272  |
|  Register |    -   |    -   |   574  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   37   |  1493  |  1109  |
+-----------+--------+--------+--------+--------+
