{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558027579893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558027579899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 12:26:19 2019 " "Processing started: Thu May 16 12:26:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558027579899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558027579899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ASCP -c ASCP " "Command: quartus_map --read_settings_files=on --write_settings_files=off ASCP -c ASCP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558027579899 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558027580728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558027580728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ascp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ASCP " "Found entity 1: ASCP" {  } { { "ASCP.bdf" "" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/ASCP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558027590198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regsrcbmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regsrcbmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegSRCBmux-behavioral " "Found design unit 1: RegSRCBmux-behavioral" {  } { { "RegSRCBmux.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/RegSRCBmux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590618 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegSRCBmux " "Found entity 1: RegSRCBmux" {  } { { "RegSRCBmux.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/RegSRCBmux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558027590618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behavioral " "Found design unit 1: regfile-behavioral" {  } { { "regfile.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/regfile.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590618 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/regfile.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558027590618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg4-behavioral " "Found design unit 1: Reg4-behavioral" {  } { { "Reg4.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Reg4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590628 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg4 " "Found entity 1: Reg4" {  } { { "Reg4.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Reg4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558027590628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-dataflow " "Found design unit 1: PC-dataflow" {  } { { "PC.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590628 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/PC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558027590628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file irom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 irom-dataflow " "Found design unit 1: irom-dataflow" {  } { { "irom.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/irom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590638 ""} { "Info" "ISGN_ENTITY_NAME" "1 irom " "Found entity 1: irom" {  } { { "irom.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/irom.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558027590638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fetch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Fetch.bdf" "" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Fetch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558027590638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extender-dataflow " "Found design unit 1: Extender-dataflow" {  } { { "Extender.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Extender.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590638 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Extender.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558027590638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-behavioral " "Found design unit 1: dmem-behavioral" {  } { { "dmem.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/dmem.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590648 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/dmem.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558027590648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode.bdf" "" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Decode.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558027590648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-dataflow " "Found design unit 1: Controller-dataflow" {  } { { "Controller.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590658 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558027590658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constant8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Constant8-dataflow " "Found design unit 1: Constant8-dataflow" {  } { { "Constant8.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Constant8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590658 ""} { "Info" "ISGN_ENTITY_NAME" "1 Constant8 " "Found entity 1: Constant8" {  } { { "Constant8.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Constant8.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558027590658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constant4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Constant4-dataflow " "Found design unit 1: Constant4-dataflow" {  } { { "Constant4.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Constant4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590668 ""} { "Info" "ISGN_ENTITY_NAME" "1 Constant4 " "Found entity 1: Constant4" {  } { { "Constant4.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Constant4.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558027590668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file busmux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busMux2-dataflow " "Found design unit 1: busMux2-dataflow" {  } { { "busMux2.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/busMux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590668 ""} { "Info" "ISGN_ENTITY_NAME" "1 busMux2 " "Found entity 1: busMux2" {  } { { "busMux2.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/busMux2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558027590668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelshifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file barrelshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelShifter-dataflow " "Found design unit 1: barrelShifter-dataflow" {  } { { "barrelShifter.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/barrelShifter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590678 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelShifter " "Found entity 1: barrelShifter" {  } { { "barrelShifter.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/barrelShifter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558027590678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-dataflow " "Found design unit 1: ALU-dataflow" {  } { { "ALU.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590678 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558027590678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-dataflow " "Found design unit 1: Adder-dataflow" {  } { { "Adder.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590688 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558027590688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.bdf 1 1 " "Found 1 design units, including 1 entities, in source file execute.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "Execute.bdf" "" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Execute.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558027590688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constant14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Constant14-dataflow " "Found design unit 1: Constant14-dataflow" {  } { { "Constant14.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Constant14.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590698 ""} { "Info" "ISGN_ENTITY_NAME" "1 Constant14 " "Found entity 1: Constant14" {  } { { "Constant14.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Constant14.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027590698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558027590698 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ASCP " "Elaborating entity \"ASCP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558027590778 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LRToPC " "Pin \"LRToPC\" is missing source" {  } { { "ASCP.bdf" "" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/ASCP.bdf" { { 832 1032 1208 848 "LRToPC" "" } { 824 888 1032 841 "LRToPC" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1558027590788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:inst16 " "Elaborating entity \"Controller\" for hierarchy \"Controller:inst16\"" {  } { { "ASCP.bdf" "inst16" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/ASCP.bdf" { { 464 584 800 736 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558027590798 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "U Controller.vhd(28) " "Verilog HDL or VHDL warning at Controller.vhd(28): object \"U\" assigned a value but never read" {  } { { "Controller.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Controller.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558027590798 "|ASCP|Controller:inst16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "W Controller.vhd(30) " "Verilog HDL or VHDL warning at Controller.vhd(30): object \"W\" assigned a value but never read" {  } { { "Controller.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Controller.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558027590798 "|ASCP|Controller:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Execute:inst8 " "Elaborating entity \"Execute\" for hierarchy \"Execute:inst8\"" {  } { { "ASCP.bdf" "inst8" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/ASCP.bdf" { { 240 920 1104 432 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558027590798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg4 Execute:inst8\|Reg4:inst1 " "Elaborating entity \"Reg4\" for hierarchy \"Execute:inst8\|Reg4:inst1\"" {  } { { "Execute.bdf" "inst1" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Execute.bdf" { { 160 760 896 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558027590808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Execute:inst8\|ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"Execute:inst8\|ALU:inst\"" {  } { { "Execute.bdf" "inst" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Execute.bdf" { { 144 520 696 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558027590808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busMux2 Execute:inst8\|busMux2:inst2 " "Elaborating entity \"busMux2\" for hierarchy \"Execute:inst8\|busMux2:inst2\"" {  } { { "Execute.bdf" "inst2" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Execute.bdf" { { 192 256 424 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558027590808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:inst15 " "Elaborating entity \"Decode\" for hierarchy \"Decode:inst15\"" {  } { { "ASCP.bdf" "inst15" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/ASCP.bdf" { { 224 624 848 448 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558027590818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Decode:inst15\|Adder:inst3 " "Elaborating entity \"Adder\" for hierarchy \"Decode:inst15\|Adder:inst3\"" {  } { { "Decode.bdf" "inst3" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Decode.bdf" { { 80 520 680 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558027590818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrelShifter Decode:inst15\|barrelShifter:inst2 " "Elaborating entity \"barrelShifter\" for hierarchy \"Decode:inst15\|barrelShifter:inst2\"" {  } { { "Decode.bdf" "inst2" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Decode.bdf" { { 568 512 752 648 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558027590818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Decode:inst15\|Extender:inst1 " "Elaborating entity \"Extender\" for hierarchy \"Decode:inst15\|Extender:inst1\"" {  } { { "Decode.bdf" "inst1" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Decode.bdf" { { 568 232 424 648 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558027590828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile Decode:inst15\|regfile:inst23 " "Elaborating entity \"regfile\" for hierarchy \"Decode:inst15\|regfile:inst23\"" {  } { { "Decode.bdf" "inst23" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Decode.bdf" { { 256 752 944 432 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558027590828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegSRCBmux Decode:inst15\|RegSRCBmux:inst5 " "Elaborating entity \"RegSRCBmux\" for hierarchy \"Decode:inst15\|RegSRCBmux:inst5\"" {  } { { "Decode.bdf" "inst5" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Decode.bdf" { { 176 232 392 288 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558027590838 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 RegSRCBmux.vhd(20) " "VHDL Process Statement warning at RegSRCBmux.vhd(20): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegSRCBmux.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/RegSRCBmux.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558027590838 "|ASCP|Decode:inst13|RegSRCBmux:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D0 RegSRCBmux.vhd(22) " "VHDL Process Statement warning at RegSRCBmux.vhd(22): signal \"D0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegSRCBmux.vhd" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/RegSRCBmux.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558027590838 "|ASCP|Decode:inst13|RegSRCBmux:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Constant14 Decode:inst15\|Constant14:inst4 " "Elaborating entity \"Constant14\" for hierarchy \"Decode:inst15\|Constant14:inst4\"" {  } { { "Decode.bdf" "inst4" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Decode.bdf" { { 512 -104 24 592 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558027590838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:inst " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:inst\"" {  } { { "ASCP.bdf" "inst" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/ASCP.bdf" { { 208 256 464 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558027590838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irom Fetch:inst\|irom:inst3 " "Elaborating entity \"irom\" for hierarchy \"Fetch:inst\|irom:inst3\"" {  } { { "Fetch.bdf" "inst3" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Fetch.bdf" { { 440 360 528 520 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558027590848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Fetch:inst\|PC:inst2 " "Elaborating entity \"PC\" for hierarchy \"Fetch:inst\|PC:inst2\"" {  } { { "Fetch.bdf" "inst2" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Fetch.bdf" { { 440 96 256 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558027590848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Constant4 Fetch:inst\|Constant4:inst " "Elaborating entity \"Constant4\" for hierarchy \"Fetch:inst\|Constant4:inst\"" {  } { { "Fetch.bdf" "inst" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Fetch.bdf" { { 240 96 232 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558027590848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Constant8 Fetch:inst\|Constant8:inst1 " "Elaborating entity \"Constant8\" for hierarchy \"Fetch:inst\|Constant8:inst1\"" {  } { { "Fetch.bdf" "inst1" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Fetch.bdf" { { 352 96 232 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558027590858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:inst5 " "Elaborating entity \"dmem\" for hierarchy \"dmem:inst5\"" {  } { { "ASCP.bdf" "inst5" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/ASCP.bdf" { { 240 1208 1392 384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558027590858 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:inst5\|MEMARRAY " "RAM logic \"dmem:inst5\|MEMARRAY\" is uninferred due to asynchronous read logic" {  } { { "dmem.vhd" "MEMARRAY" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/dmem.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1558027591608 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1558027591608 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Execute:inst8\|ALU:inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Execute:inst8\|ALU:inst\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558027593498 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1558027593498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Execute:inst8\|ALU:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Execute:inst8\|ALU:inst\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558027593578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Execute:inst8\|ALU:inst\|lpm_mult:Mult0 " "Instantiated megafunction \"Execute:inst8\|ALU:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558027593578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558027593578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558027593578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558027593578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558027593578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558027593578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558027593578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558027593578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558027593578 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558027593578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/db/mult_tns.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558027593648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558027593648 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Execute:inst8\|ALU:inst\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_mult7 " "Synthesized away node \"Execute:inst8\|ALU:inst\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_mult7\"" {  } { { "db/mult_tns.tdf" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/db/mult_tns.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } } { "Execute.bdf" "" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Execute.bdf" { { 144 520 696 288 "inst" "" } } } } { "ASCP.bdf" "" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/ASCP.bdf" { { 240 920 1104 432 "inst8" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558027593688 "|ASCP|Execute:inst8|ALU:inst|lpm_mult:Mult0|mult_tns:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Execute:inst8\|ALU:inst\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_out8 " "Synthesized away node \"Execute:inst8\|ALU:inst\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_out8\"" {  } { { "db/mult_tns.tdf" "" { Text "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/db/mult_tns.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } } { "Execute.bdf" "" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/Execute.bdf" { { 144 520 696 288 "inst" "" } } } } { "ASCP.bdf" "" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/ASCP.bdf" { { 240 920 1104 432 "inst8" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558027593688 "|ASCP|Execute:inst8|ALU:inst|lpm_mult:Mult0|mult_tns:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1558027593688 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1558027593688 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1558027594868 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1558027594868 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ALUS\[3\] GND " "Pin \"ALUS\[3\]\" is stuck at GND" {  } { { "ASCP.bdf" "" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/ASCP.bdf" { { 560 976 1152 576 "ALUS\[3..0\]" "" } { 320 864 921 337 "ALUS\[3..0\]" "" } { 552 920 976 569 "ALUS\[3..0\]" "" } { 608 800 857 625 "ALUS\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558027597518 "|ASCP|ALUS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCWR VCC " "Pin \"PCWR\" is stuck at VCC" {  } { { "ASCP.bdf" "" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/ASCP.bdf" { { 480 976 1152 496 "PCWR" "" } { 240 224 256 257 "PCWR" "" } { 496 800 839 513 "PCWR" "" } { 472 936 976 489 "PCWR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558027597518 "|ASCP|PCWR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROTATE\[3\] GND " "Pin \"ROTATE\[3\]\" is stuck at GND" {  } { { "ASCP.bdf" "" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/ASCP.bdf" { { 624 976 1152 640 "ROTATE\[3..0\]" "" } { 336 560 631 353 "ROTATE\[3..0\]" "" } { 616 907 976 633 "ROTATE\[3..0\]" "" } { 672 800 871 689 "ROTATE\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558027597518 "|ASCP|ROTATE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROTATE\[2\] GND " "Pin \"ROTATE\[2\]\" is stuck at GND" {  } { { "ASCP.bdf" "" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/ASCP.bdf" { { 624 976 1152 640 "ROTATE\[3..0\]" "" } { 336 560 631 353 "ROTATE\[3..0\]" "" } { 616 907 976 633 "ROTATE\[3..0\]" "" } { 672 800 871 689 "ROTATE\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558027597518 "|ASCP|ROTATE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROTATE\[1\] GND " "Pin \"ROTATE\[1\]\" is stuck at GND" {  } { { "ASCP.bdf" "" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/ASCP.bdf" { { 624 976 1152 640 "ROTATE\[3..0\]" "" } { 336 560 631 353 "ROTATE\[3..0\]" "" } { 616 907 976 633 "ROTATE\[3..0\]" "" } { 672 800 871 689 "ROTATE\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558027597518 "|ASCP|ROTATE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROTATE\[0\] GND " "Pin \"ROTATE\[0\]\" is stuck at GND" {  } { { "ASCP.bdf" "" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/ASCP.bdf" { { 624 976 1152 640 "ROTATE\[3..0\]" "" } { 336 560 631 353 "ROTATE\[3..0\]" "" } { 616 907 976 633 "ROTATE\[3..0\]" "" } { 672 800 871 689 "ROTATE\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558027597518 "|ASCP|ROTATE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LRToPC GND " "Pin \"LRToPC\" is stuck at GND" {  } { { "ASCP.bdf" "" { Schematic "C:/School/CE1921/Lab 9 - Advanced Single Cycle ARMv4/ASCP.bdf" { { 832 1032 1208 848 "LRToPC" "" } { 824 888 1032 841 "LRToPC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558027597518 "|ASCP|LRToPC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558027597518 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558027597648 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558027599607 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558027599607 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3824 " "Implemented 3824 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558027599817 ""} { "Info" "ICUT_CUT_TM_OPINS" "244 " "Implemented 244 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558027599817 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3572 " "Implemented 3572 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558027599817 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1558027599817 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558027599817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558027599837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 12:26:39 2019 " "Processing ended: Thu May 16 12:26:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558027599837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558027599837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558027599837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558027599837 ""}
