mvn r0, r1 
lsr r2, r0, r2 
bic r3, r2, #8 
and r3, r3, #5 
add r2, r3, r0, lsl #14 
