/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [25:0] _00_;
  reg [6:0] _01_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [22:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [27:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_28z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire [7:0] celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire [8:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [17:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [30:0] celloutsig_1_12z;
  wire [18:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [29:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [15:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[50] ? in_data[67] : in_data[4];
  assign celloutsig_1_19z = celloutsig_1_4z ? celloutsig_1_18z : celloutsig_1_5z;
  assign celloutsig_0_31z = celloutsig_0_15z ? celloutsig_0_16z[0] : celloutsig_0_11z;
  assign celloutsig_1_0z = !(in_data[97] ? in_data[167] : in_data[187]);
  assign celloutsig_0_20z = !(celloutsig_0_6z[2] ? celloutsig_0_12z[4] : celloutsig_0_14z[0]);
  assign celloutsig_0_15z = ~(celloutsig_0_10z[5] | celloutsig_0_11z);
  assign celloutsig_0_45z = ~celloutsig_0_15z;
  assign celloutsig_0_8z = ~in_data[67];
  assign celloutsig_0_11z = ~celloutsig_0_7z[5];
  assign celloutsig_1_4z = celloutsig_1_2z ^ in_data[103];
  assign celloutsig_1_6z = in_data[100] ^ celloutsig_1_2z;
  assign celloutsig_0_13z = celloutsig_0_3z[0] ^ celloutsig_0_1z;
  assign celloutsig_0_3z = { in_data[50:46], celloutsig_0_0z } + in_data[76:71];
  assign celloutsig_1_1z = { in_data[184:181], celloutsig_1_0z } + { in_data[121:119], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_3z[19:6], celloutsig_1_5z, celloutsig_1_2z } + { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_12z = { in_data[136:124], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_7z } + { celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_1_13z = in_data[145:127] + { celloutsig_1_3z[24:7], celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_6z[0], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z } + in_data[79:62];
  assign celloutsig_0_28z = in_data[68:65] + { celloutsig_0_17z[16:14], celloutsig_0_19z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 26'h0000000;
    else _00_ <= { celloutsig_0_17z[17:3], celloutsig_0_10z, celloutsig_0_31z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 7'h00;
    else _01_ <= in_data[84:78];
  reg [2:0] _23_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _23_ <= 3'h0;
    else _23_ <= { celloutsig_0_54z[4:3], celloutsig_0_13z };
  assign out_data[2:0] = _23_;
  assign celloutsig_0_5z = { celloutsig_0_3z[3:2], celloutsig_0_2z } / { 1'h1, _01_[3:2], celloutsig_0_3z };
  assign celloutsig_0_12z = celloutsig_0_9z[8:3] / { 1'h1, celloutsig_0_7z[5:1] };
  assign celloutsig_0_17z = { celloutsig_0_12z[3], celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_15z, _01_, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z } / { 1'h1, celloutsig_0_16z[1], celloutsig_0_15z, _01_, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_1z = { in_data[27:20], celloutsig_0_0z } >= in_data[12:4];
  assign celloutsig_0_35z = celloutsig_0_17z[13:2] > { celloutsig_0_12z[5:1], celloutsig_0_12z, celloutsig_0_30z };
  assign celloutsig_0_19z = { celloutsig_0_14z[21:4], celloutsig_0_15z } <= { celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_56z = celloutsig_0_7z[12:6] || { _00_[10:9], celloutsig_0_31z, celloutsig_0_28z };
  assign celloutsig_0_10z = in_data[73:64] % { 1'h1, celloutsig_0_5z[7:3], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_16z = celloutsig_0_12z[5:2] % { 1'h1, celloutsig_0_10z[5:3] };
  assign celloutsig_0_9z = { in_data[66:60], celloutsig_0_0z, celloutsig_0_8z } * celloutsig_0_7z[15:7];
  assign celloutsig_0_2z = { in_data[91:88], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } * { in_data[59:54], celloutsig_0_1z };
  assign celloutsig_1_18z = celloutsig_1_13z[10:7] != celloutsig_1_12z[4:1];
  assign celloutsig_0_30z = { celloutsig_0_5z[7:0], celloutsig_0_20z } != in_data[72:64];
  assign celloutsig_1_2z = | in_data[176:172];
  assign celloutsig_1_5z = | { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_8z = | celloutsig_1_7z[8:5];
  assign celloutsig_1_10z = | { celloutsig_1_3z[26:4], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_54z = celloutsig_0_10z[7:0] >>> { in_data[71:67], celloutsig_0_45z, celloutsig_0_35z, celloutsig_0_35z };
  assign celloutsig_1_3z = in_data[187:158] >>> { in_data[115:105], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_6z = in_data[91:87] >>> { celloutsig_0_5z[5:2], celloutsig_0_1z };
  assign celloutsig_0_14z = { in_data[63:43], celloutsig_0_8z, celloutsig_0_11z } >>> { celloutsig_0_10z[9:5], celloutsig_0_7z };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z };
endmodule
