<profile>
    <ReportVersion>
        <Version>2020.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu37p-fsvh2892-2L-e</Part>
        <TopModelName>encode_rs</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>none</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.625</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>11211</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>16626</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.112 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.166 ms</Worst-caseRealTimeLatency>
            <Interval-min>11212</Interval-min>
            <Interval-max>16627</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_60_1>
                <TripCount>8</TripCount>
                <Latency>16</Latency>
                <AbsoluteTimeLatency>160</AbsoluteTimeLatency>
                <PipelineII>2</PipelineII>
                <PipelineDepth>2</PipelineDepth>
            </VITIS_LOOP_60_1>
            <VITIS_LOOP_70_2>
                <TripCount>246</TripCount>
                <Latency>492</Latency>
                <AbsoluteTimeLatency>4920</AbsoluteTimeLatency>
                <PipelineII>2</PipelineII>
                <PipelineDepth>2</PipelineDepth>
            </VITIS_LOOP_70_2>
            <VITIS_LOOP_79_3>
                <TripCount>255</TripCount>
                <Latency>255</Latency>
                <AbsoluteTimeLatency>2550</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>2</PipelineDepth>
            </VITIS_LOOP_79_3>
            <VITIS_LOOP_90_1>
                <TripCount>19</TripCount>
                <Latency>
                    <range>
                        <min>665</min>
                        <max>6080</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>6650</min>
                        <max>60800</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>35</min>
                        <max>320</max>
                    </range>
                </IterationLatency>
                <VITIS_LOOP_93_2>
                    <TripCount>
                        <range>
                            <min>1</min>
                            <max>20</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>16</min>
                            <max>301</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>160</min>
                            <max>3010</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <PipelineII>15</PipelineII>
                    <PipelineDepth>17</PipelineDepth>
                </VITIS_LOOP_93_2>
            </VITIS_LOOP_90_1>
            <VITIS_LOOP_105_3>
                <TripCount>21</TripCount>
                <Latency>22</Latency>
                <AbsoluteTimeLatency>220</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </VITIS_LOOP_105_3>
            <VITIS_LOOP_107_4>
                <TripCount>21</TripCount>
                <Latency>21</Latency>
                <AbsoluteTimeLatency>210</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>2</PipelineDepth>
            </VITIS_LOOP_107_4>
            <VITIS_LOOP_20_1>
                <TripCount>235</TripCount>
                <Latency>235</Latency>
                <AbsoluteTimeLatency>2350</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>1</PipelineDepth>
            </VITIS_LOOP_20_1>
            <VITIS_LOOP_22_2>
                <TripCount>20</TripCount>
                <Latency>20</Latency>
                <AbsoluteTimeLatency>200</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>1</PipelineDepth>
            </VITIS_LOOP_22_2>
            <VITIS_LOOP_23_3>
                <TripCount>235</TripCount>
                <Latency>9174</Latency>
                <AbsoluteTimeLatency>91740</AbsoluteTimeLatency>
                <PipelineII>39</PipelineII>
                <PipelineDepth>49</PipelineDepth>
            </VITIS_LOOP_23_3>
            <VITIS_LOOP_44_6>
                <TripCount>20</TripCount>
                <Latency>20</Latency>
                <AbsoluteTimeLatency>200</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>2</PipelineDepth>
            </VITIS_LOOP_44_6>
            <VITIS_LOOP_47_7>
                <TripCount>20</TripCount>
                <Latency>21</Latency>
                <AbsoluteTimeLatency>210</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </VITIS_LOOP_47_7>
            <VITIS_LOOP_49_8>
                <TripCount>235</TripCount>
                <Latency>236</Latency>
                <AbsoluteTimeLatency>2360</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </VITIS_LOOP_49_8>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>2</BRAM_18K>
            <FF>49310</FF>
            <LUT>39523</LUT>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>encode_rs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>encode_rs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>encode_rs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>encode_rs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>encode_rs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>encode_rs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_TDATA</name>
            <Object>data_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_TVALID</name>
            <Object>data_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_TREADY</name>
            <Object>data_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bb_out_address0</name>
            <Object>bb_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bb_out_ce0</name>
            <Object>bb_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bb_out_we0</name>
            <Object>bb_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>bb_out_d0</name>
            <Object>bb_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>recd_out_TDATA</name>
            <Object>recd_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>recd_out_TVALID</name>
            <Object>recd_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>recd_out_TREADY</name>
            <Object>recd_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alpha_to_out_address0</name>
            <Object>alpha_to_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alpha_to_out_ce0</name>
            <Object>alpha_to_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alpha_to_out_we0</name>
            <Object>alpha_to_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alpha_to_out_d0</name>
            <Object>alpha_to_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>index_of_out_address0</name>
            <Object>index_of_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>index_of_out_ce0</name>
            <Object>index_of_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>index_of_out_we0</name>
            <Object>index_of_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>index_of_out_d0</name>
            <Object>index_of_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gg_out_address0</name>
            <Object>gg_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gg_out_ce0</name>
            <Object>gg_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gg_out_we0</name>
            <Object>gg_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>gg_out_d0</name>
            <Object>gg_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule>
            <ModuleName>encode_rs</ModuleName>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>encode_rs</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.625</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11211</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>16626</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.166 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11212 ~ 16627</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_60_1>
                        <Name>VITIS_LOOP_60_1</Name>
                        <TripCount>8</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </VITIS_LOOP_60_1>
                    <VITIS_LOOP_70_2>
                        <Name>VITIS_LOOP_70_2</Name>
                        <TripCount>246</TripCount>
                        <Latency>492</Latency>
                        <AbsoluteTimeLatency>4.920 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </VITIS_LOOP_70_2>
                    <VITIS_LOOP_79_3>
                        <Name>VITIS_LOOP_79_3</Name>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </VITIS_LOOP_79_3>
                    <VITIS_LOOP_90_1>
                        <Name>VITIS_LOOP_90_1</Name>
                        <TripCount>19</TripCount>
                        <Latency>665 ~ 6080</Latency>
                        <AbsoluteTimeLatency>6.650 us ~ 60.800 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>35</min>
                                <max>320</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>35 ~ 320</PipelineDepth>
                        <VITIS_LOOP_93_2>
                            <Name>VITIS_LOOP_93_2</Name>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>20</max>
                                </range>
                            </TripCount>
                            <Latency>16 ~ 301</Latency>
                            <AbsoluteTimeLatency>0.160 us ~ 3.010 us</AbsoluteTimeLatency>
                            <PipelineII>15</PipelineII>
                            <PipelineDepth>17</PipelineDepth>
                        </VITIS_LOOP_93_2>
                    </VITIS_LOOP_90_1>
                    <VITIS_LOOP_105_3>
                        <Name>VITIS_LOOP_105_3</Name>
                        <TripCount>21</TripCount>
                        <Latency>22</Latency>
                        <AbsoluteTimeLatency>0.220 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </VITIS_LOOP_105_3>
                    <VITIS_LOOP_107_4>
                        <Name>VITIS_LOOP_107_4</Name>
                        <TripCount>21</TripCount>
                        <Latency>21</Latency>
                        <AbsoluteTimeLatency>0.210 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </VITIS_LOOP_107_4>
                    <VITIS_LOOP_20_1>
                        <Name>VITIS_LOOP_20_1</Name>
                        <TripCount>235</TripCount>
                        <Latency>235</Latency>
                        <AbsoluteTimeLatency>2.350 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                    </VITIS_LOOP_20_1>
                    <VITIS_LOOP_22_2>
                        <Name>VITIS_LOOP_22_2</Name>
                        <TripCount>20</TripCount>
                        <Latency>20</Latency>
                        <AbsoluteTimeLatency>0.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                    </VITIS_LOOP_22_2>
                    <VITIS_LOOP_23_3>
                        <Name>VITIS_LOOP_23_3</Name>
                        <TripCount>235</TripCount>
                        <Latency>9174</Latency>
                        <AbsoluteTimeLatency>91.740 us</AbsoluteTimeLatency>
                        <PipelineII>39</PipelineII>
                        <PipelineDepth>49</PipelineDepth>
                    </VITIS_LOOP_23_3>
                    <VITIS_LOOP_44_6>
                        <Name>VITIS_LOOP_44_6</Name>
                        <TripCount>20</TripCount>
                        <Latency>20</Latency>
                        <AbsoluteTimeLatency>0.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                    </VITIS_LOOP_44_6>
                    <VITIS_LOOP_47_7>
                        <Name>VITIS_LOOP_47_7</Name>
                        <TripCount>20</TripCount>
                        <Latency>21</Latency>
                        <AbsoluteTimeLatency>0.210 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </VITIS_LOOP_47_7>
                    <VITIS_LOOP_49_8>
                        <Name>VITIS_LOOP_49_8</Name>
                        <TripCount>235</TripCount>
                        <Latency>236</Latency>
                        <AbsoluteTimeLatency>2.360 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </VITIS_LOOP_49_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>49310</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>39523</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>encode_rs</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst_n</name>
                    <Object>encode_rs</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>encode_rs</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>encode_rs</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>encode_rs</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>encode_rs</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>data_in_TDATA</name>
                    <Object>data_in</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>data_in_TVALID</name>
                    <Object>data_in</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>data_in_TREADY</name>
                    <Object>data_in</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>bb_out_address0</name>
                    <Object>bb_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>5</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>bb_out_ce0</name>
                    <Object>bb_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>bb_out_we0</name>
                    <Object>bb_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>bb_out_d0</name>
                    <Object>bb_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>recd_out_TDATA</name>
                    <Object>recd_out</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>recd_out_TVALID</name>
                    <Object>recd_out</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>recd_out_TREADY</name>
                    <Object>recd_out</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>alpha_to_out_address0</name>
                    <Object>alpha_to_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>8</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>alpha_to_out_ce0</name>
                    <Object>alpha_to_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>alpha_to_out_we0</name>
                    <Object>alpha_to_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>alpha_to_out_d0</name>
                    <Object>alpha_to_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>index_of_out_address0</name>
                    <Object>index_of_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>8</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>index_of_out_ce0</name>
                    <Object>index_of_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>index_of_out_we0</name>
                    <Object>index_of_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>index_of_out_d0</name>
                    <Object>index_of_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>gg_out_address0</name>
                    <Object>gg_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>5</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>gg_out_ce0</name>
                    <Object>gg_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>gg_out_we0</name>
                    <Object>gg_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>gg_out_d0</name>
                    <Object>gg_out</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <Args>
        <Arg ArgName="data_in" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="data_in" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bb_out" index="1" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="bb_out_address0" name="bb_out_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="bb_out_ce0" name="bb_out_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="bb_out_we0" name="bb_out_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="bb_out_d0" name="bb_out_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="recd_out" index="2" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="recd_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="alpha_to_out" index="3" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="alpha_to_out_address0" name="alpha_to_out_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="alpha_to_out_ce0" name="alpha_to_out_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="alpha_to_out_we0" name="alpha_to_out_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="alpha_to_out_d0" name="alpha_to_out_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="index_of_out" index="4" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="index_of_out_address0" name="index_of_out_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="index_of_out_ce0" name="index_of_out_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="index_of_out_we0" name="index_of_out_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="index_of_out_d0" name="index_of_out_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gg_out" index="5" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="gg_out_address0" name="gg_out_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="gg_out_ce0" name="gg_out_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="gg_out_we0" name="gg_out_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="gg_out_d0" name="gg_out_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="alpha_to_out_address0" type="data" busTypeName="data" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="alpha_to_out_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>alpha_to_out_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="alpha_to_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="alpha_to_out_d0" type="data" busTypeName="data" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="alpha_to_out_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>alpha_to_out_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="alpha_to_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">data_in:recd_out</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="bb_out_address0" type="data" busTypeName="data" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="bb_out_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bb_out_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bb_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="bb_out_d0" type="data" busTypeName="data" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="bb_out_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>bb_out_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="bb_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_in" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="data_in_">
            <ports>
                <port>data_in_TDATA</port>
                <port>data_in_TREADY</port>
                <port>data_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="data_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="gg_out_address0" type="data" busTypeName="data" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="gg_out_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>gg_out_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="gg_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="gg_out_d0" type="data" busTypeName="data" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="gg_out_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>gg_out_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="gg_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="index_of_out_address0" type="data" busTypeName="data" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="index_of_out_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>index_of_out_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="index_of_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="index_of_out_d0" type="data" busTypeName="data" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="index_of_out_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>index_of_out_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="index_of_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="recd_out" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="recd_out_">
            <ports>
                <port>recd_out_TDATA</port>
                <port>recd_out_TREADY</port>
                <port>recd_out_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="recd_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="data_in">both, 32, 1, 1</column>
                    <column name="recd_out">both, 32, 1, 1</column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table>
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="alpha_to_out_address0">8</column>
                    <column name="alpha_to_out_d0">32</column>
                    <column name="bb_out_address0">5</column>
                    <column name="bb_out_d0">32</column>
                    <column name="gg_out_address0">5</column>
                    <column name="gg_out_d0">32</column>
                    <column name="index_of_out_address0">8</column>
                    <column name="index_of_out_d0">32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="data_in">in, int*</column>
                    <column name="bb_out">out, int*</column>
                    <column name="recd_out">out, int*</column>
                    <column name="alpha_to_out">out, int*</column>
                    <column name="index_of_out">out, int*</column>
                    <column name="gg_out">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Name, HW Type, HW Usage</keys>
                    <column name="data_in">data_in, interface, </column>
                    <column name="bb_out">bb_out_address0, port, offset</column>
                    <column name="bb_out">bb_out_ce0, port, </column>
                    <column name="bb_out">bb_out_we0, port, </column>
                    <column name="bb_out">bb_out_d0, port, </column>
                    <column name="recd_out">recd_out, interface, </column>
                    <column name="alpha_to_out">alpha_to_out_address0, port, offset</column>
                    <column name="alpha_to_out">alpha_to_out_ce0, port, </column>
                    <column name="alpha_to_out">alpha_to_out_we0, port, </column>
                    <column name="alpha_to_out">alpha_to_out_d0, port, </column>
                    <column name="index_of_out">index_of_out_address0, port, offset</column>
                    <column name="index_of_out">index_of_out_ce0, port, </column>
                    <column name="index_of_out">index_of_out_we0, port, </column>
                    <column name="index_of_out">index_of_out_d0, port, </column>
                    <column name="gg_out">gg_out_address0, port, offset</column>
                    <column name="gg_out">gg_out_ce0, port, </column>
                    <column name="gg_out">gg_out_we0, port, </column>
                    <column name="gg_out">gg_out_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

