// Seed: 901518781
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    output wand id_2,
    output wire id_3,
    output uwire id_4
);
  bit id_6;
  assign id_3 = (-1 & -1) - 1;
  assign id_2 = -1 == 1;
  assign module_1.id_13 = 0;
  always @(posedge 1 or posedge -1) begin : LABEL_0
    id_6 <= id_6;
  end
endmodule
module module_0 (
    input wor id_0,
    input wor id_1,
    input uwire module_1,
    input supply1 id_3,
    output wor id_4,
    output supply1 id_5,
    output tri0 id_6,
    output wand id_7,
    input supply1 id_8,
    input tri1 id_9,
    input wor id_10,
    input tri0 id_11,
    input uwire id_12,
    output tri id_13,
    output wor id_14
);
  assign id_14 = id_11;
  logic [7:0]
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36;
  assign id_27 = id_24[1];
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_7
  );
  wor id_37 = id_22[1] <= id_2;
endmodule
