
---------- Begin Simulation Statistics ----------
final_tick                                21573601000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60294                       # Simulator instruction rate (inst/s)
host_mem_usage                                 951392                       # Number of bytes of host memory used
host_op_rate                                   120434                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   497.56                       # Real time elapsed on the host
host_tick_rate                               43358630                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000002                       # Number of instructions simulated
sim_ops                                      59923262                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021574                       # Number of seconds simulated
sim_ticks                                 21573601000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  31147798                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 18532970                       # number of cc regfile writes
system.cpu.committedInsts                    30000002                       # Number of Instructions Simulated
system.cpu.committedOps                      59923262                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.438240                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.438240                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1768660                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   863109                       # number of floating regfile writes
system.cpu.idleCycles                         2342865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               382527                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6774278                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.562700                       # Inst execution rate
system.cpu.iew.exec_refs                     14202442                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    5287495                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1932550                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               9362056                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1177                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             20668                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5661740                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            71186196                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8914947                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            562250                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              67426133                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  17788                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1042408                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 337754                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1065284                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           5267                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       292601                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          89926                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  76152830                       # num instructions consuming a value
system.cpu.iew.wb_count                      67063903                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621346                       # average fanout of values written-back
system.cpu.iew.wb_producers                  47317225                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.554305                       # insts written-back per cycle
system.cpu.iew.wb_sent                       67240206                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                102444737                       # number of integer regfile reads
system.cpu.int_regfile_writes                53665837                       # number of integer regfile writes
system.cpu.ipc                               0.695294                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.695294                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1020750      1.50%      1.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              51782953     76.16%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               119632      0.18%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 77160      0.11%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               52247      0.08%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                20620      0.03%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               251922      0.37%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                99795      0.15%     78.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              171650      0.25%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              11309      0.02%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             107      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             53      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8712937     12.82%     91.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4758780      7.00%     98.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          318870      0.47%     99.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         589421      0.87%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               67988383                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1640670                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3198990                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1503796                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2218329                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1110103                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016328                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  932875     84.03%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      7      0.00%     84.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     84.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  20315      1.83%     85.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    464      0.04%     85.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   905      0.08%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  279      0.03%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  52034      4.69%     90.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 36527      3.29%     93.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             30320      2.73%     96.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            36377      3.28%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               66437066                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          174774361                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     65560107                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          80235836                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   71174411                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  67988383                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               11785                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        11262911                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             82144                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           8608                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     12967321                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      40804338                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.666205                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.277692                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            22495166     55.13%     55.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2923268      7.16%     62.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3165754      7.76%     70.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3055183      7.49%     77.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2796149      6.85%     84.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2236691      5.48%     89.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2315472      5.67%     95.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1226065      3.00%     98.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              590590      1.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        40804338                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.575731                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            302757                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           506939                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              9362056                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5661740                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                28365451                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         43147203                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          323316                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87435                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        183063                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2996                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       975743                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1480                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1952600                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1482                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 7991673                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5675890                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            407358                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3256511                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3069244                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.249459                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  699923                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               5508                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          357505                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             218154                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           139351                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        58798                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        10943550                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            3177                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            323695                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     39208913                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.528307                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.505102                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        23718282     60.49%     60.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         3525289      8.99%     69.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2363686      6.03%     75.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3488012      8.90%     84.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1024856      2.61%     87.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          670632      1.71%     88.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          604690      1.54%     90.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          381887      0.97%     91.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         3431579      8.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     39208913                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               59923262                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12596804                       # Number of memory references committed
system.cpu.commit.loads                       7867876                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1584                       # Number of memory barriers committed
system.cpu.commit.branches                    6210706                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    1192933                       # Number of committed floating point instructions.
system.cpu.commit.integer                    58730374                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                572664                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       718544      1.20%      1.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     45877833     76.56%     77.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       116091      0.19%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        73694      0.12%     78.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42397      0.07%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        17886      0.03%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       221136      0.37%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        89042      0.15%     78.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       163779      0.27%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         5737      0.01%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7682438     12.82%     91.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4295092      7.17%     98.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       185438      0.31%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       433836      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     59923262                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       3431579                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     12263263                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12263263                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12287967                       # number of overall hits
system.cpu.dcache.overall_hits::total        12287967                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       395926                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         395926                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       397260                       # number of overall misses
system.cpu.dcache.overall_misses::total        397260                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  14952904492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14952904492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  14952904492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14952904492                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     12659189                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12659189                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     12685227                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12685227                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031276                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031276                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031317                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031317                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37766.917283                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37766.917283                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37640.095887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37640.095887                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       152119                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          859                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3587                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.408419                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    78.090909                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       135454                       # number of writebacks
system.cpu.dcache.writebacks::total            135454                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       171471                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       171471                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       171471                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       171471                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       224455                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       224455                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       225171                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       225171                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7859740992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7859740992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7880679992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7880679992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017731                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017731                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017751                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017751                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35017.001145                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35017.001145                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34998.645438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34998.645438                       # average overall mshr miss latency
system.cpu.dcache.replacements                 224603                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7606008                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7606008                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       320070                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        320070                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10737292000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10737292000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7926078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7926078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.040382                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040382                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33546.699160                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33546.699160                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       170954                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       170954                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       149116                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       149116                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3735837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3735837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018813                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018813                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25053.227018                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25053.227018                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4657255                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4657255                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        75856                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        75856                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4215612492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4215612492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4733111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016027                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016027                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55573.883305                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55573.883305                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          517                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          517                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        75339                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        75339                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4123903992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4123903992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015917                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015917                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54737.970931                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54737.970931                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        24704                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         24704                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1334                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1334                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        26038                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        26038                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.051233                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.051233                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          716                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          716                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     20939000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     20939000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.027498                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.027498                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 29244.413408                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 29244.413408                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  21573601000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.210948                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12513152                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            225115                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.585598                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.210948                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          25595569                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         25595569                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21573601000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 19932088                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               9165672                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  10748224                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                620600                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 337754                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3055263                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 86292                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               74133880                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                456470                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     8917381                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5291920                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         64945                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         15360                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21573601000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  21573601000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21573601000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           21030673                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       38599223                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     7991673                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3987321                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      19333465                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  846008                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         67                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 2119                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         14469                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           28                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          513                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   5773187                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                215244                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           40804338                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.882797                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.151503                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 28664084     70.25%     70.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   634888      1.56%     71.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   703544      1.72%     73.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   619162      1.52%     75.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   860772      2.11%     77.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   865169      2.12%     79.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   850416      2.08%     81.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   795045      1.95%     83.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  6811258     16.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             40804338                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.185219                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.894594                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      4982968                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4982968                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4982968                       # number of overall hits
system.cpu.icache.overall_hits::total         4982968                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       790214                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         790214                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       790214                       # number of overall misses
system.cpu.icache.overall_misses::total        790214                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  11408517489                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11408517489                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  11408517489                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11408517489                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5773182                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5773182                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5773182                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5773182                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.136877                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.136877                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.136877                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.136877                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14437.250528                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14437.250528                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14437.250528                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14437.250528                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         7589                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           37                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               254                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    29.877953                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    18.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       751127                       # number of writebacks
system.cpu.icache.writebacks::total            751127                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        38515                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        38515                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        38515                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        38515                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       751699                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       751699                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       751699                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       751699                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  10164181492                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10164181492                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  10164181492                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10164181492                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.130205                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.130205                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.130205                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.130205                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13521.611033                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13521.611033                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13521.611033                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13521.611033                       # average overall mshr miss latency
system.cpu.icache.replacements                 751127                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4982968                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4982968                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       790214                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        790214                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  11408517489                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11408517489                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5773182                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5773182                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.136877                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.136877                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14437.250528                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14437.250528                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        38515                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        38515                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       751699                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       751699                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  10164181492                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10164181492                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.130205                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.130205                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13521.611033                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13521.611033                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  21573601000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.669869                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5734667                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            751699                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.628941                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.669869                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997402                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997402                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          259                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12298063                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12298063                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21573601000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     5775604                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         71338                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21573601000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  21573601000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21573601000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      948873                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1494179                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 4537                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                5267                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 932812                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                12281                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2709                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  21573601000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 337754                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 20320253                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3736795                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3750                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  10938331                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5467455                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               73104309                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 45366                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 405067                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  96189                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4848469                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            79856817                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   180872038                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                112657634                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2075793                       # Number of floating rename lookups
system.cpu.rename.committedMaps              65521355                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 14335419                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     109                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  69                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2580799                       # count of insts added to the skid buffer
system.cpu.rob.reads                        106516291                       # The number of ROB reads
system.cpu.rob.writes                       143341455                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   59923262                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               735692                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               145364                       # number of demand (read+write) hits
system.l2.demand_hits::total                   881056                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              735692                       # number of overall hits
system.l2.overall_hits::.cpu.data              145364                       # number of overall hits
system.l2.overall_hits::total                  881056                       # number of overall hits
system.l2.demand_misses::.cpu.inst              15891                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              79751                       # number of demand (read+write) misses
system.l2.demand_misses::total                  95642                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             15891                       # number of overall misses
system.l2.overall_misses::.cpu.data             79751                       # number of overall misses
system.l2.overall_misses::total                 95642                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   1238271500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5988141000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7226412500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   1238271500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5988141000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7226412500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           751583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           225115                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               976698                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          751583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          225115                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              976698                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.021143                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.354268                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.097924                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.021143                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.354268                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.097924                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77922.817947                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75085.466013                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75556.894461                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77922.817947                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75085.466013                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75556.894461                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               53606                       # number of writebacks
system.l2.writebacks::total                     53606                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         15879                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         79751                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             95630                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        15879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        79751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            95630                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   1075201250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5174930750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6250132000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   1075201250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5174930750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6250132000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.021127                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.354268                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.097912                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.021127                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.354268                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.097912                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67712.151269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64888.600143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65357.440134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67712.151269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64888.600143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65357.440134                       # average overall mshr miss latency
system.l2.replacements                          88825                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       135454                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           135454                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       135454                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       135454                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       750422                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           750422                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       750422                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       750422                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           69                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            69                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               55                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   55                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data           56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.017857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.017857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.017857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.017857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             23905                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 23905                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           51504                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               51504                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3751903000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3751903000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         75409                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             75409                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.682995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.682995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72846.827431                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72846.827431                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        51504                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          51504                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3226274000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3226274000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.682995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.682995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62641.231749                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62641.231749                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         735692                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             735692                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        15891                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            15891                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   1238271500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1238271500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       751583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         751583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.021143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.021143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77922.817947                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77922.817947                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        15879                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        15879                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   1075201250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1075201250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.021127                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.021127                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67712.151269                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67712.151269                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        121459                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            121459                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        28247                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           28247                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2236238000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2236238000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       149706                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        149706                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.188683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.188683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79167.274401                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79167.274401                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        28247                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        28247                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1948656750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1948656750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.188683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.188683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68986.325982                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68986.325982                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  21573601000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8121.132131                       # Cycle average of tags in use
system.l2.tags.total_refs                     1950981                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     97017                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.109682                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     214.643510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2336.290716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5570.197905                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.285192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.679956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991349                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          976                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          962                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15705521                       # Number of tag accesses
system.l2.tags.data_accesses                 15705521                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  21573601000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     53605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     15879.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     79705.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000409648500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3220                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3220                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              244197                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              50420                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       95630                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      53606                       # Number of write requests accepted
system.mem_ctrls.readBursts                     95630                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    53606                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     46                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 95630                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                53606                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   73783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.680745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.704620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    134.629433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3218     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3220                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.639752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.610868                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.003274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2230     69.25%     69.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               51      1.58%     70.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              836     25.96%     96.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               85      2.64%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.43%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3220                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6120320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3430784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    283.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    159.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   21572049500                       # Total gap between requests
system.mem_ctrls.avgGap                     144549.90                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      1016256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      5101120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      3429120                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 47106461.271810851991                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 236451948.842476487160                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 158949820.199233293533                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        15879                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        79751                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        53606                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    551160250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2543538750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 509243420000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34710.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31893.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9499746.67                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      1016256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      5104064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6120320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      1016256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      1016256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3430784                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3430784                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        15879                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        79751                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          95630                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        53606                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         53606                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     47106461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    236588412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        283694873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     47106461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     47106461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    159026952                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       159026952                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    159026952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     47106461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    236588412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       442721825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                95584                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               53580                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6075                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5738                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6269                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5989                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5863                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6075                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5974                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5490                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5879                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6012                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3285                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3217                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3590                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3586                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3522                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3351                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2903                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3053                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3504                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1302499000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             477920000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3094699000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13626.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32376.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               66141                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              31725                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.20                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.21                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        51295                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   186.105936                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   122.542051                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   225.100529                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        26002     50.69%     50.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14428     28.13%     78.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4590      8.95%     87.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1887      3.68%     91.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          985      1.92%     93.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          625      1.22%     94.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          424      0.83%     95.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          289      0.56%     95.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2065      4.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        51295                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6117376                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3429120                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              283.558410                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              158.949820                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  21573601000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       188603100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       100241130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      348724740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     141649920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1702552800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   7643651550                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1847503680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   11972926920                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   554.980456                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4725867500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    720200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16127533500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       177664620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        94423395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      333745020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     138037680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1702552800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   7494285900                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1973285280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   11913994695                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   552.248774                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5050897000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    720200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  15802504000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  21573601000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              44126                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        53606                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33826                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51504                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51504                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         44126                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       278693                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       278693                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 278693                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9551104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9551104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9551104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             95631                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   95631    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               95631                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  21573601000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            99371750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          119537500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            901405                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       189060                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       751127                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          124368                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              56                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             56                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            75409                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           75409                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        751699                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       149706                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2254409                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       674945                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2929354                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     96173440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     23076416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              119249856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           88941                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3438208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1065695                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004210                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.064780                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1061210     99.58%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4483      0.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1065695                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  21573601000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1862881000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1127760076                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         337904591                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
