<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: AlphaISA Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="namespaces.html"><span>Namespace&nbsp;List</span></a></li>
      <li><a href="namespacemembers.html"><span>Namespace&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<h1>AlphaISA Namespace Reference</h1>  </div>
</div>
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">namespace &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA_1_1Kernel.html">Kernel</a></td></tr>
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1Decoder.html">Decoder</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1AlphaFault.html">AlphaFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1MachineCheckFault.html">MachineCheckFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1AlignmentFault.html">AlignmentFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ResetFault.html">ResetFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ArithmeticFault.html">ArithmeticFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1InterruptFault.html">InterruptFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1DtbFault.html">DtbFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1NDtbMissFault.html">NDtbMissFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1PDtbMissFault.html">PDtbMissFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1DtbPageFault.html">DtbPageFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1DtbAcvFault.html">DtbAcvFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1DtbAlignmentFault.html">DtbAlignmentFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ItbFault.html">ItbFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ItbPageFault.html">ItbPageFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ItbAcvFault.html">ItbAcvFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1UnimplementedOpcodeFault.html">UnimplementedOpcodeFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1FloatEnableFault.html">FloatEnableFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1PalFault.html">PalFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1IntegerOverflowFault.html">IntegerOverflowFault</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1Interrupts.html">Interrupts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ISA.html">ISA</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1AlphaLinuxProcess.html">AlphaLinuxProcess</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A process with emulated Alpha/Linux syscalls.  <a href="classAlphaISA_1_1AlphaLinuxProcess.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAlphaISA_1_1VAddr.html">VAddr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAlphaISA_1_1PageTableEntry.html">PageTableEntry</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionAlphaISA_1_1AnyReg.html">AnyReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1RemoteGDB.html">RemoteGDB</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1ProcessInfo.html">ProcessInfo</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1StackTrace.html">StackTrace</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1TLB.html">TLB</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classAlphaISA_1_1AlphaTru64Process.html">AlphaTru64Process</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A process with emulated Alpha <a class="el" href="classTru64.html" title="This class encapsulates the types, structures, constants, functions, and syscall-number mappings spec...">Tru64</a> syscalls.  <a href="classAlphaISA_1_1AlphaTru64Process.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ad1d4147e2690e445480b953cbed6cce3">FaultVect</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ae185f053b1d897b270bee4cb348c742f">IntReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9dc38d5e1803de53d6bf5d15e22bad7f">FloatReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a320a4070bf0f71a598dac381b6afe14e">FloatRegBits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">MiscReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">MachInst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="classGenericISA_1_1SimplePCState.html">GenericISA::SimplePCState</a><br class="typebreak"/>
&lt; <a class="el" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">MachInst</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac6e86c233531ffe8842ecd21b55852fc">LargestRead</a></td></tr>
<tr><td colspan="2"><h2><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093f">md_ipr_names</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa0f553cf6723234aec19a6f635216f00b">RAW_IPR_ISR</a> =  0x100, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa3fcb93f93ff8429fad08a005e73287aa">RAW_IPR_ITB_TAG</a> =  0x101, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa1e28ff9bd1853b8b820c8f53135b4373">RAW_IPR_ITB_PTE</a> =  0x102, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fad4444cb903570da21316f572f6ceac18">RAW_IPR_ITB_ASN</a> =  0x103, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fabd0d28e52febeef7c967167ff9a3922f">RAW_IPR_ITB_PTE_TEMP</a> =  0x104, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa926a22859f61011bf05f0a951da06fbd">RAW_IPR_ITB_IA</a> =  0x105, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa53467cd417449e387d2c027afd6fcec5">RAW_IPR_ITB_IAP</a> =  0x106, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa9bfeb2067346225426b1fc046b3c9285">RAW_IPR_ITB_IS</a> =  0x107, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fac9568d9985665f838841661959de8713">RAW_IPR_SIRR</a> =  0x108, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa9ca7817d02f7a77696f33949140b0e01">RAW_IPR_ASTRR</a> =  0x109, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa2855b7964985c859625f958dc60570f1">RAW_IPR_ASTER</a> =  0x10a, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa82fab385a2bd4b11e99cf527a8e9400a">RAW_IPR_EXC_ADDR</a> =  0x10b, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa794707ed2e55f4435d008b5ab6c44e9f">RAW_IPR_EXC_SUM</a> =  0x10c, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fac8252f142616dc24ffd4087a80410c5b">RAW_IPR_EXC_MASK</a> =  0x10d, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa359e0ef48d0dc74c6667947ffd144c5a">RAW_IPR_PAL_BASE</a> =  0x10e, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa71eea481c93e619d096ce71c679352b7">RAW_IPR_ICM</a> =  0x10f, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa5ee215afc59067dae844ec93fa7ef1c7">RAW_IPR_IPLR</a> =  0x110, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fabb6778b92c8b2e4463f9fdcbdaf54aaa">RAW_IPR_INTID</a> =  0x111, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faf2cef16c88ddc6c438ca968fed5a5d1d">RAW_IPR_IFAULT_VA_FORM</a> =  0x112, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa0fe682b92a87376b0aa9a19b9020c062">RAW_IPR_IVPTBR</a> =  0x113, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fabd12d77e5d1b5e2f277183ed988afe6a">RAW_IPR_HWINT_CLR</a> =  0x115, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa4293854e8a0bffd4382f11d5ac6932e3">RAW_IPR_SL_XMIT</a> =  0x116, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fad6f2dc7f971d6769ac3ebdea1e39e7c0">RAW_IPR_SL_RCV</a> =  0x117, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa0260aea2bd648f8fdbfdcf785cc2b73b">RAW_IPR_ICSR</a> =  0x118, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fab9697271c0ca13d65155460f1ebc7a5d">RAW_IPR_IC_FLUSH</a> =  0x119, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fac7effa8564104e20e26e8206b3f037a6">RAW_IPR_IC_PERR_STAT</a> =  0x11a, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fac7791d2c2173f990397107a6ce03bae3">RAW_IPR_PMCTR</a> =  0x11c, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa2a1f85f9999ebd98e5a32cec09cd51d9">RAW_IPR_PALtemp0</a> =  0x140, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fad3d71b998916577e51b5f7e0f9bcfefc">RAW_IPR_PALtemp1</a> =  0x141, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faa40f5910ce486538d7b4c8988944d219">RAW_IPR_PALtemp2</a> =  0x142, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa15114871b8073b2891d84a6b4e2fe596">RAW_IPR_PALtemp3</a> =  0x143, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa95c4bf5a11f1dc04776ea24f4417346c">RAW_IPR_PALtemp4</a> =  0x144, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa57acdb3b8a30ace2ee0c2f84983440b9">RAW_IPR_PALtemp5</a> =  0x145, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa0919780f4818d82d1b349c953e1d1e76">RAW_IPR_PALtemp6</a> =  0x146, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa0e6df17cc57287700be386110cfb8ac8">RAW_IPR_PALtemp7</a> =  0x147, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faef9af849e1e2365690974b4aa7d68ecc">RAW_IPR_PALtemp8</a> =  0x148, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa6dbeb152d5038c3e516e77de5a079608">RAW_IPR_PALtemp9</a> =  0x149, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa93cbefb9642e90f71ab0ef1bf7b142b6">RAW_IPR_PALtemp10</a> =  0x14a, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fabfe187c723467fdaa56c5bdc242e18b8">RAW_IPR_PALtemp11</a> =  0x14b, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa66fc765089b62c0e876cc0be87bf926c">RAW_IPR_PALtemp12</a> =  0x14c, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faaf2c7f4029ba9c792537d65b377f2efe">RAW_IPR_PALtemp13</a> =  0x14d, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fae6c28fe73fa8fdf88636543736cc0616">RAW_IPR_PALtemp14</a> =  0x14e, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faefb3e93fb3ddd3296c8c6fa4517514da">RAW_IPR_PALtemp15</a> =  0x14f, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa3fed17a9518635ce3a00168d9930676f">RAW_IPR_PALtemp16</a> =  0x150, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa8761b97351b81e03d7add7c851113dff">RAW_IPR_PALtemp17</a> =  0x151, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa3e0d3f3d2c722339fa82e7b576f2be02">RAW_IPR_PALtemp18</a> =  0x152, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa6dbbbbfbe9bf87fd6fa2b95ef3a89847">RAW_IPR_PALtemp19</a> =  0x153, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa95ce4aee2b6b154ce2e1cae76e92329a">RAW_IPR_PALtemp20</a> =  0x154, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa9e18b019b766f3976c626ad8d2ec3616">RAW_IPR_PALtemp21</a> =  0x155, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa4cda35422a8961e769a97b3e3b976d69">RAW_IPR_PALtemp22</a> =  0x156, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa8392374df20eefb63d3bb20ca1c41848">RAW_IPR_PALtemp23</a> =  0x157, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa9e401c51bd512b16d9c580ae9ef1f48f">RAW_IPR_DTB_ASN</a> =  0x200, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa590f85b177d104741248e561a0a14ac8">RAW_IPR_DTB_CM</a> =  0x201, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faad0f672c776a5ba96a9f6c72bb5bb4a6">RAW_IPR_DTB_TAG</a> =  0x202, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faceb89bb48e1ab63a032278264056864a">RAW_IPR_DTB_PTE</a> =  0x203, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faa63187671639d21c5d10a814e2c8a3d1">RAW_IPR_DTB_PTE_TEMP</a> =  0x204, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faf91efafd5e635e82df4f5d88f5c34603">RAW_IPR_MM_STAT</a> =  0x205, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa16a83deee2c430d42ee4e904df213928">RAW_IPR_VA</a> =  0x206, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fae9b3b9d0bc1816348497f82eb39c9dfb">RAW_IPR_VA_FORM</a> =  0x207, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faf6f3a754302ef2ca3f4c79b3f3d171dc">RAW_IPR_MVPTBR</a> =  0x208, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa677b78e05bbab6b4d92b40c2cdffb039">RAW_IPR_DTB_IAP</a> =  0x209, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fae3473cc2095376356f3e7e2e65bef3f0">RAW_IPR_DTB_IA</a> =  0x20a, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa2729a471ee13cd41ba5abf6ea6690776">RAW_IPR_DTB_IS</a> =  0x20b, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faaefde26f0a099183f53605ae531c9936">RAW_IPR_ALT_MODE</a> =  0x20c, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa1cff4d8d32bd5d81b1fb91023c8f5f1e">RAW_IPR_CC</a> =  0x20d, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fad1ed6b0ab3e10c1f6a97e19bf2ae1d46">RAW_IPR_CC_CTL</a> =  0x20e, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa6331e743da6ceaa681a3e8520bf6452a">RAW_IPR_MCSR</a> =  0x20f, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa6600bf90613804d29376ec14a421fc50">RAW_IPR_DC_FLUSH</a> =  0x210, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fac3b94f08b1dc415c541d86d14c5d44c7">RAW_IPR_DC_PERR_STAT</a> =  0x212, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa1b90a4d0e6fdb544ec103b22910fe87b">RAW_IPR_DC_TEST_CTL</a> =  0x213, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fab704e0018a62feb7d0e6ec66d41789dd">RAW_IPR_DC_TEST_TAG</a> =  0x214, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fabeb851d244f1993eb8cfa3d955eae673">RAW_IPR_DC_TEST_TAG_TEMP</a> =  0x215, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093faa47a813d7895d40312873f650545c830">RAW_IPR_DC_MODE</a> =  0x216, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fa71d1bd1b6419f59bdc63bdb0a7b31292">RAW_IPR_MAF_MODE</a> =  0x217, 
<a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093fad5842e4b40e57807bd0ac53c1f6c4b78">MaxInternalProcRegs</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9a">MiscRegIpr</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa45358ac3b3d5c1fe9558766a822955ac">MinWriteOnlyIpr</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac1bc0fdd3085fcfd943c951b6d69af79">IPR_HWINT_CLR</a> =  MinWriteOnlyIpr, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa42c191b4f743276dc871473def45e478">IPR_SL_XMIT</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aab224411024413238a0679bf45008150a">IPR_DC_FLUSH</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9848e25870893c9f40475d5bc651e6b9">IPR_IC_FLUSH</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaadf0616046bcdcd500e90ce446e480c3">IPR_ALT_MODE</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaa16523ed98b9b15b5ad8d2f6db52d39d">IPR_DTB_IA</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa89f512a23c3a96e076c23ca981d883f6">IPR_DTB_IAP</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa75e5280f450d0916440bfe6816609f90">IPR_ITB_IA</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aad811e82968e1c9fea74bc5e05ea7abc5">MaxWriteOnlyIpr</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa17a5bbed436feaaba56db2313f33db33">IPR_ITB_IAP</a> =  MaxWriteOnlyIpr, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa6ebfa81fdb01b842c728ab42ed1505c0">MinReadOnlyIpr</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaa21fd3ce2d0c0591da4fc2f47857effa">IPR_INTID</a> =  MinReadOnlyIpr, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa177d1b32038ba1c7a9db7d2bb3861122">IPR_SL_RCV</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa023b3861d4bd8f0c2d1e5d818b626b76">IPR_MM_STAT</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aafd4af7e62383b011221f6e0a5a1c600b">IPR_ITB_PTE_TEMP</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa1ce9a5ced3b33d6d4914152a324141fd">MaxReadOnlyIpr</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aad1c9d7d0aee9b082f5d44ccb9066f91f">IPR_DTB_PTE_TEMP</a> =  MaxReadOnlyIpr, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa81aa03c03b1135394b84049b81ae05d5">IPR_ISR</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaa04a5b05624298fa64f77235b45daf5e">IPR_ITB_TAG</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aae79cf3fa1789b612bdff348a78cf9a75">IPR_ITB_PTE</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9a1d91d83f6c89763dd96c1ea2fb36d1">IPR_ITB_ASN</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa05ce8df2fa2fcbf0cce6369af8ca7a4d">IPR_ITB_IS</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf32b8026c33949ae4ae73bd65de31fea">IPR_SIRR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa56f130b52180ffe03b7bb0ebee53b7eb">IPR_ASTRR</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa519e0df50e4cf6fe9a4a1d834425c88c">IPR_ASTER</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa181636d9fceb00536ad3e36c02f9b56f">IPR_EXC_ADDR</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9da49cd499db8c9e60434628822fa994">IPR_EXC_SUM</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aab2f6091728a6cde230897ed227409ef9">IPR_EXC_MASK</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac46d3554a89e411a04a0ad3c44112678">IPR_PAL_BASE</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3f0f9286af321d1fd6dce767672f1ff7">IPR_ICM</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa46c09433d94ae19e8931c36ad4078ced">IPR_IPLR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa05762c0c0b77c6c7952b30b53deae0a4">IPR_IFAULT_VA_FORM</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aacaaed91096a8391741f15bd108160668">IPR_IVPTBR</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa5d1a2d3151db102e43274972e66ded0e">IPR_ICSR</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aad05b415efd47790a58bc46a307bcad72">IPR_IC_PERR_STAT</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3ccff7e473165c43f951102b2eb4a39c">IPR_PMCTR</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa5044bb4013421f5a22ffc6c05964af08">IPR_PALtemp0</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa8a0484550cc49132d604d81d662f070d">IPR_PALtemp1</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa0d7e76894fc4ada20e0a1c6eaacf211f">IPR_PALtemp2</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aafd30c4b0420a15a9a3eaf269045ff498">IPR_PALtemp3</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaaa36b9843e1c78c360c5583327c4af02">IPR_PALtemp4</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa88be036c78560fb3e6a56f860c3e0ffc">IPR_PALtemp5</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa4e047fa20037851eb8bb962ba2e2c85e">IPR_PALtemp6</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa1c3ac507bd8c2628f80920eaec8df946">IPR_PALtemp7</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa27962de0e503c12e12e2b1565df05031">IPR_PALtemp8</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa8ddddb3ec5b92e425096cb98b688ef7f">IPR_PALtemp9</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa88573615d2636cae11d7954086f41846">IPR_PALtemp10</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aada637ce9af64b3b63a1295b9dbe7e8e2">IPR_PALtemp11</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa622529d09a78452e6f9212700f0c829a">IPR_PALtemp12</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aac28e31884c54d16a2e0f9586a13b84fa">IPR_PALtemp13</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa061e57a5f0b34d63e584aedc08c3c738">IPR_PALtemp14</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aabf3390cb11db0016e8858bdb5d9212f6">IPR_PALtemp15</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf1e40539604d17a8488412e389e9bef0">IPR_PALtemp16</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa12bf444d975dacff9915715a91fca7a2">IPR_PALtemp17</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3c5762814b22855a2c29634efd5c7cb0">IPR_PALtemp18</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa995672e06f2c54c63b2a4fa61b99acab">IPR_PALtemp19</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa552b13a36168fae6626f92435268193a">IPR_PALtemp20</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa5073d15dfa0de0f573170dfdd1a94128">IPR_PALtemp21</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa2b6837d20ccbd4f90bd4904815f91e15">IPR_PALtemp22</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaedcc2618b69afb7ff8cefdb3d36f9270">IPR_PALtemp23</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa36f55b919ec114e11ff7e9726fa15814">IPR_DTB_ASN</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaecb409b7719548624c2f50274cc3e8ee">IPR_DTB_CM</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaf9ff268420eb2d0363b158ba9461a252">IPR_DTB_TAG</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa4f10f078ce1031f8a41031330b8f77b1">IPR_DTB_PTE</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa15b24e0ea2aede211b755c9542857387">IPR_VA</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aacfbf1eeef3aae1e41ee3a05be2fa09d0">IPR_VA_FORM</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aad35a951c84286962369d09cccf315ff6">IPR_MVPTBR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaae524e7a52a922387a88e31407ae3ac0">IPR_DTB_IS</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa4274e2fbde1b91fe80b567c0e97d7a2d">IPR_CC</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa56bda8c19143f6586f9b993f825b24e0">IPR_CC_CTL</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aabe01439d3e4b124759def3c87939c585">IPR_MCSR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa1340edf2b07d1d4636f94e748d2fc72d">IPR_DC_PERR_STAT</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aabd80c9438ade29b9843059593f0e66a9">IPR_DC_TEST_CTL</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa9fc91b37a0f5afddf7feb0a8a411ffdd">IPR_DC_TEST_TAG</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa727472c42d4bf945b7b7df3cdf2bf374">IPR_DC_TEST_TAG_TEMP</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa84ba4d8c0696e39bdb0d35c37f05ebe8">IPR_DC_MODE</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa7a6bd08778815c23072df906e6a82d59">IPR_MAF_MODE</a>, 
<a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa28050954180d5b486752df49f77007b3">NumInternalProcRegs</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4">InterruptLevels</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4af93f6ab910a77a59cd98c9b3164bd7f3">INTLEVEL_SOFTWARE_MIN</a> =  4, 
<a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a7827fd3b9c3f548d31a63766725256cf">INTLEVEL_SOFTWARE_MAX</a> =  19, 
<a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4aa1ef04e96e61c5c283e483084f0e5afa">INTLEVEL_EXTERNAL_MIN</a> =  20, 
<a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4ae99c5e725134dc89001797033048e96d">INTLEVEL_EXTERNAL_MAX</a> =  34, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a9c70b65b7f4d0804f370b26197cd0039">INTLEVEL_IRQ0</a> =  20, 
<a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a001cf6143228b8acc73e6e916f331ab9">INTLEVEL_IRQ1</a> =  21, 
<a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a7ce42de976ccbdee3822941ce9790f27">INTINDEX_ETHERNET</a> =  0, 
<a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4ae827a0fa07fa1cbe6240331d685930f7">INTINDEX_SCSI</a> =  1, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a3c997b40343923cf95d8c09dfc1b8af0">INTLEVEL_IRQ2</a> =  22, 
<a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a849db60bc9732b60cbcfd986f48c3686">INTLEVEL_IRQ3</a> =  23, 
<a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4af6e6910eb8371c3d38fd01e094b8c6d3">INTLEVEL_SERIAL</a> =  33, 
<a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a2993ad956eca2131b913e727dc3aa389">NumInterruptLevels</a> =  INTLEVEL_EXTERNAL_MAX
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1">mode_type</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1a4c66c242dca9c82e55c62fb2a7dd6ba3">mode_kernel</a> =  0, 
<a class="el" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1a35f7aca74479d8c34404f89ce0df0fe6">mode_executive</a> =  1, 
<a class="el" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1a76d9bd274671bb28ab05a386065ef28c">mode_supervisor</a> =  2, 
<a class="el" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1a54343c3dd0b7385f5772cbe12bc9bc41">mode_user</a> =  3, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1aecf9acf08e60f5c3ef3158f8315215c6">mode_number</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom">{ <br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a446f4491585786873ebc4863f814b54ea8a6dbaeda653fbf46e96b827908e7954">LogVMPageSize</a> =  13, 
<a class="el" href="namespaceAlphaISA.html#a446f4491585786873ebc4863f814b54ea146e832965500bde80b96d1e6998babd">VMPageSize</a> =  (1 &lt;&lt; LogVMPageSize), 
<a class="el" href="namespaceAlphaISA.html#a446f4491585786873ebc4863f814b54ea4a5511cdcf423fdebe2cde8546f3bcdd">BranchPredAddrShiftAmt</a> =  2, 
<a class="el" href="namespaceAlphaISA.html#a446f4491585786873ebc4863f814b54eab0284e854e3cc1b51732a4a68fa47749">MachineBytes</a> =  8, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#a446f4491585786873ebc4863f814b54eaade569905c4ac9b9d106d36ed5660977">WordBytes</a> =  4, 
<a class="el" href="namespaceAlphaISA.html#a446f4491585786873ebc4863f814b54eada308ea7326ba8e71543de40f48de553">HalfwordBytes</a> =  2, 
<a class="el" href="namespaceAlphaISA.html#a446f4491585786873ebc4863f814b54ea117a470969826f88a42d9bd946cf00a9">ByteBytes</a> =  1
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12">MiscRegIndex</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a5a65f564d02ab04f88a6ace6cee20a6c">MISCREG_FPCR</a> =  NumInternalProcRegs, 
<a class="el" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12ab373435f9f79fd1fde5f5800309b7ae5">MISCREG_UNIQ</a>, 
<a class="el" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a940bae0a50c859bc5c9d21c3ed7f5b93">MISCREG_LOCKFLAG</a>, 
<a class="el" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a7d6d2a08266b96bbc1030599727687a0">MISCREG_LOCKADDR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a2979a5af97e5c0c19250d3250df4efb8">MISCREG_INTR</a>, 
<a class="el" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1">NUM_MISCREGS</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01c">DependenceTags</a> { <a class="el" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01ca675319a87996ecc87e14daadaafe7424">FP_Base_DepTag</a> =  40, 
<a class="el" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01ca34e953853d6e63b34f9febd0e691da0c">Ctrl_Base_DepTag</a> =  72, 
<a class="el" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01ca266df06119e9ee11219140b3cd68aeea">Max_DepTag</a> =  Ctrl_Base_DepTag + NumMiscRegs + NumInternalProcRegs
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a1a7233b868b325306d3ba68001a9d960">annotes</a> { <a class="el" href="namespaceAlphaISA.html#a1a7233b868b325306d3ba68001a9d960ac81f2300ebd339a9ab66e2f22cd1de65">ANNOTE_NONE</a> =  0, 
<a class="el" href="namespaceAlphaISA.html#a1a7233b868b325306d3ba68001a9d960a79126a467f706664c2b31bdbfd11695a">ITOUCH_ANNOTE</a> =  0xffffffff
 }</td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a06411429ba06d7939a3aedc9099788eb">initCPU</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, int cpuId)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class CPU &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">void&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac1e586c013057b642701d473139aa444">zeroRegisters</a> (CPU *cpu)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#adad5b267894a6709b10c84584c0a4c4c">initIPRs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, int cpuId)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#af1f068ab16590c4aa8a0ca1d587a4cac">copyIprs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *src, <a class="el" href="classThreadContext.html">ThreadContext</a> *dest)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a06a35d8f74d0d30584c5962c5b15e4bd">VAddrImpl</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a6ffa81e21e2eb5e447ece4abf6a70d78">VAddrVPN</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a8ef9303074541727ee9a1fdb7fa29c69">VAddrOffset</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac33810d23de17bbfa808c6b9e4e35887">VAddrSpaceEV5</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9959ff43372ace452f37b2e12552484d">VAddrSpaceEV6</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a85201164b9da471550f01069be9d1e7d">PAddrIprSpace</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a1305e32166e725ed6b030319f1ce8681">Phys2K0Seg</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">DTB_ASN_ASN</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a0f147507d2a1a5437426ab7231e4a3d5">DTB_PTE_PPN</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a76be4c8ee9a4f1e3f22b6d2b7ac4bfa8">DTB_PTE_XRE</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a310e34dbbc9219cdeb9c877e6d0bd1f7">DTB_PTE_XWE</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a4cba73d4105288236ba519f745492c0b">DTB_PTE_FONR</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a32962f01b9ce7d53ebea64779cb769ba">DTB_PTE_FONW</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a4d5fad955e0b9ccad5b4e7d7820fa01c">DTB_PTE_GH</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a81680a8f0a79643e10fc7337821f5f37">DTB_PTE_ASMA</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aad79c10d320bef0ef127913e19eb2c5d">ITB_ASN_ASN</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a6c2a97078ce2e44d3f04ee016e712c48">ITB_PTE_PPN</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ad24b14426f25156fcab0dfea1992ebff">ITB_PTE_XRE</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a6fd8f27f8a622d14744aaa0fc16ef7d2">ITB_PTE_FONR</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aa80ea9dd70abdb33c458d4f99d4b3491">ITB_PTE_FONW</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9640ea9e1d42b4e0f47250c7efe687f9">ITB_PTE_GH</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a198dd6b2a31db4d72de90c9e4d02d9fc">ITB_PTE_ASMA</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a1d43dec6cc4c104201ca82a0b2a28d56">MCSR_SP</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a77a0dc059f8e677358c55c3c206ea78b">ICSR_SDE</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a1296f5f4491f6eafcd4cac6c96b2ceb4">ICSR_SPE</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ad98e58e7430195419d36c46d7bfb1af2">ICSR_FPE</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aea45c43f418ab3870323f1826f2a5038">ALT_MODE_AM</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ad60009a95542d624d42cf5134774bda8">DTB_CM_CM</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a95f34da1a383722d1e64b076a35cdcd9">ICM_CM</a> (uint64_t reg)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9a4cdce6243495f64ef6cc1c6912da10">Opcode</a> (<a class="el" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">MachInst</a> inst)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a5fb6bfaf48ec71f9e3354545d3aa85ff">Ra</a> (<a class="el" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">MachInst</a> inst)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ab1a2b6460dff5af1c61705fefbc74869">initializeIprTable</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aa3cf21b4a9cdea68799e13e18f44d3d4">IprIsWritable</a> (int index)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a7d31db1cc7ca61db4f288b9e525922e1">IprIsReadable</a> (int index)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aef30743e4d38e3498eb69d368026c8f8">decodeInst</a> (<a class="el" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a>)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">void&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aae6ad66df5dfd5de14b36293aaf2e7f1">handleLockedSnoop</a> (XC *xc, <a class="el" href="classPacket.html">PacketPtr</a> pkt, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> cacheBlockMask)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">void&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a00333a272d42606a01cc33c81999a58b">handleLockedRead</a> (XC *xc, <a class="el" href="classRequest.html">Request</a> *req)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#afe89448e9773892287b1caf80a0df12b">handleLockedWrite</a> (XC *xc, <a class="el" href="classRequest.html">Request</a> *req)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#af38328bf4f81800355569f564ad9a2ae">handleIprRead</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *xc, <a class="el" href="classPacket.html">Packet</a> *pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ab5b2018349c01ed3a5a1506d2dffadbe">handleIprWrite</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *xc, <a class="el" href="classPacket.html">Packet</a> *pkt)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class TC &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">unsigned&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9f62368d1287f246b4026dfb6206bc4d">getVirtProcNum</a> (TC *tc)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class TC &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">unsigned&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a7956606c6fe17700d24242789ae5002c">getTargetThread</a> (TC *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a987c52c68a58330cf13bb0142bf8bd97">getArgument</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, int &amp;number, uint16_t size, bool fp)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aebb071b21eccebc7bccfcc645c4cb165">copyRegs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *src, <a class="el" href="classThreadContext.html">ThreadContext</a> *dest)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a0ccd89b4d19742738076f05993116ec5">copyMiscRegs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *src, <a class="el" href="classThreadContext.html">ThreadContext</a> *dest)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a5332f270f0e4bfa4ae479c48c4c31a56">skipFunction</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classGenericISA_1_1SimplePCState.html">PCState</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a7480844aa2eaec6bd5e60412bf6c4a38">buildRetPC</a> (const <a class="el" href="classGenericISA_1_1SimplePCState.html">PCState</a> &amp;curPC, const <a class="el" href="classGenericISA_1_1SimplePCState.html">PCState</a> &amp;callPC)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a166daa198f05f80c18b5249f18a0675e">inUserMode</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class TC &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">void&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ae69d09a8a385eb3239db7d28788f9f3f">zeroRegisters</a> (TC *tc)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Function to insure <a class="el" href="classAlphaISA_1_1ISA.html">ISA</a> semantics about 0 registers.  <a href="#ae69d09a8a385eb3239db7d28788f9f3f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a890ffda2717ffc0e2cd0e9f80b90fad2">PcPAL</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a65b7ec798c399b980dc23332b8684a0b">startupCPU</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, int cpuId)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a7011d6b73edace006e7c43b09d9ae703">PteAddr</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a2451f4cdda3759a112904a5bf9adc948">IsUSeg</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ae30e2a62fc7b8017254375687db343ee">IsK0Seg</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a3429ac3cc50f87a6522ce09b611ea974">K0Seg2Phys</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ab93fa394a0732944836267b5ca194e99">IsK1Seg</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aa30de8739aa107005b5f69984513fc8f">TruncPage</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a31ed8a5ee9eabb285172c3e8b40e0427">RoundPage</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#add1b209af0281827d9ac0a67747a3bf7">advancePC</a> (<a class="el" href="classGenericISA_1_1SimplePCState.html">PCState</a> &amp;pc, const <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> inst)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#abb48fd2963e6ebf6b013e5546f1f7d87">getExecutingAsid</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structAlphaISA_1_1PageTableEntry.html">PageTableEntry</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#abc69618d54387c9a11fd925d652029be">kernel_pte_lookup</a> (<a class="el" href="classPortProxy.html">PortProxy</a> &amp;mem, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ptbr, <a class="el" href="structAlphaISA_1_1VAddr.html">VAddr</a> vaddr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a97aaf5bc76cca900eb38eadd7e8b0db5">vtophys</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a185bad43d010a8667616844f8476a57f">vtophys</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr)</td></tr>
<tr><td colspan="2"><h2><a name="var-members"></a>
Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#af62b3270f399ada398e553b8930faf09">break_ipl</a> = -1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a237e65d4166ea627176530ae9131aa37">AsnMask</a> = ULL(0xff)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a0ded11ecc579271f7f65a3d3b2e86240">VAddrImplBits</a> = 43</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a5eef7a313a30482b167ca965936dcdc9">VAddrImplMask</a> = (ULL(1) &lt;&lt; <a class="el" href="namespaceAlphaISA.html#a0ded11ecc579271f7f65a3d3b2e86240">VAddrImplBits</a>) - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a7a95bcdfe357674a47fa2cf12c4561f9">VAddrUnImplMask</a> = ~<a class="el" href="namespaceAlphaISA.html#a5eef7a313a30482b167ca965936dcdc9">VAddrImplMask</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a24a3c8e0c9a4e0a66a07c9bac12aa58d">PAddrImplBits</a> = 44</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a0e63917c76a6af4ae3dd9406cbd932cd">PAddrImplMask</a> = (ULL(1) &lt;&lt; <a class="el" href="namespaceAlphaISA.html#a24a3c8e0c9a4e0a66a07c9bac12aa58d">PAddrImplBits</a>) - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ab38d681b0e076ec9d3a6b09b7a1c1e23">PAddrUncachedBit39</a> = ULL(0x8000000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aa73b96876a3763092c1fa0468ff11865">PAddrUncachedBit40</a> = ULL(0x10000000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a21a17282d43cac83233abf653d5b0e5d">PAddrUncachedBit43</a> = ULL(0x80000000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#adce110f1a1d77375625082f8d4908af6">PAddrUncachedMask</a> = ULL(0x807ffffffff)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#afb31624300bd8d07da7ccc44e30634f0">MM_STAT_BAD_VA_MASK</a> = ULL(0x0020)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#abaadac30f6873421d28cfa2aa40d6c21">MM_STAT_DTB_MISS_MASK</a> = ULL(0x0010)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#acd0e06fc5e6986a43cef96abde0dc2c1">MM_STAT_FONW_MASK</a> = ULL(0x0008)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ab9143dea1a7a6348b0890128aa6afe91">MM_STAT_FONR_MASK</a> = ULL(0x0004)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a7c92f23e27c9573c116333f73873abe7">MM_STAT_ACV_MASK</a> = ULL(0x0002)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ab2120199668c580d105618dbae21cf6b">MM_STAT_WR_MASK</a> = ULL(0x0001)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aa643f676145338cd2de85b7ff78cc4fd">PalBase</a> = 0x4000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a40332e0f0627b51565b8595d48b929e0">PalMax</a> = 0x10000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093f">md_ipr_names</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ae81c75c652a16ffa33a787ce6dc3114f">MiscRegIndexToIpr</a> [NumInternalProcRegs]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a5400504f79ff4501ded06ac88b000cb0">IprToMiscRegIndex</a> [MaxInternalProcRegs]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">PageShift</a> = 13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a2f65ff44478e6995ad84581ed1d194ac">PageBytes</a> = ULL(1) &lt;&lt; <a class="el" href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">PageShift</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#aa943df22d40bb25db657e45fd4a87db9">PageMask</a> = ~(<a class="el" href="namespaceAlphaISA.html#a2f65ff44478e6995ad84581ed1d194ac">PageBytes</a> - 1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a4807a51b93d6bed51f762ea497dcd672">PageOffset</a> = <a class="el" href="namespaceAlphaISA.html#a2f65ff44478e6995ad84581ed1d194ac">PageBytes</a> - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a83a2b3c6bcd85eb9862cfd166351c8e3">PteShift</a> = 3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a1a6eaf9d84bab393a44d60736ecf7318">NPtePageShift</a> = <a class="el" href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">PageShift</a> - <a class="el" href="namespaceAlphaISA.html#a83a2b3c6bcd85eb9862cfd166351c8e3">PteShift</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac262efd119004136783ffedb3f9b395d">NPtePage</a> = ULL(1) &lt;&lt; <a class="el" href="namespaceAlphaISA.html#a1a6eaf9d84bab393a44d60736ecf7318">NPtePageShift</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a65007394efd82b463a3730e06eaba38b">PteMask</a> = <a class="el" href="namespaceAlphaISA.html#ac262efd119004136783ffedb3f9b395d">NPtePage</a> - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a2b9ebaad562b8e5b52f3449ec30bfbf2">USegBase</a> = ULL(0x0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a8e802bc567c13f965eb04f8b2cc067ed">USegEnd</a> = ULL(0x000003ffffffffff)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ada2e3f0762964606829618f7d3766ed6">K0SegBase</a> = ULL(0xfffffc0000000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac985fca2d64fffc8f22b37448a188ac6">K0SegEnd</a> = ULL(0xfffffdffffffffff)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a4b9d79355b5a2baeebb70e02e5fa6aa4">K1SegBase</a> = ULL(0xfffffe0000000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac2b3119ddde461989439ffb94643d012">K1SegEnd</a> = ULL(0xffffffffffffffff)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a454a96a8d00578159d863b972aa892d5">NoopMachInst</a> = 0x2ffe0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a63ca5e3be345f0a0617b307b42902b45">HasUnalignedMemAcc</a> = false</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a931e103bf7d96c187393b21386f60642">CurThreadInfoImplemented</a> = true</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a9764d61c0025180da06a8edb72ddb48d">CurThreadInfoReg</a> = AlphaISA::IPR_PALtemp23</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac21e8c9cdd177b23218b8beaf6cf62e3">MaxMiscDestRegs</a> = AlphaISAInst::MaxMiscDestRegs + 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a7f37f910d53f6a7535037c4d47366260">ZeroReg</a> = 31</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ab95f1cbe7234a4f6726f4b82e42fe30e">StackPointerReg</a> = 30</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ae40b1f9aedcfdf23e7003f220ce71fd2">GlobalPointerReg</a> = 29</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a80e1dfe8e32e4bd1c58fd0d3c53a2130">ProcedureValueReg</a> = 27</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ab824a95cd5bb12d08b73a52bde8c1dfc">ReturnAddressReg</a> = 26</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a039a7bb656e61ddc5e0f365d2c1bb1ea">ReturnValueReg</a> = 0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a8c7767b5b88c4099221c5ab33a1c67ca">FramePointerReg</a> = 15</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a156c65cd1ba29fbc2d956ce53080c169">SyscallNumReg</a> = 0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#afe6bacf01d5755634b73a86f5d664c3a">FirstArgumentReg</a> = 16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a33ae9a7e89413d54a13de69536adb1c2">SyscallPseudoReturnReg</a> = 20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a6e790db60db390eefe09c69ef31246fc">SyscallSuccessReg</a> = 19</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a42171e938f795c2342186e8b4c5b63d0">NumIntArchRegs</a> = 32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a6ad660587b0e484ae359c27a24bf859e">NumPALShadowRegs</a> = 8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#add86e9b1857eed4cab61d250579187d0">NumFloatArchRegs</a> = 32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ab4261aca6566547f02fcf0b39128bda7">NumMiscArchRegs</a> = NUM_MISCREGS</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">NumIntRegs</a> = <a class="el" href="namespaceAlphaISA.html#a42171e938f795c2342186e8b4c5b63d0">NumIntArchRegs</a> + <a class="el" href="namespaceAlphaISA.html#a6ad660587b0e484ae359c27a24bf859e">NumPALShadowRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">NumFloatRegs</a> = <a class="el" href="namespaceAlphaISA.html#add86e9b1857eed4cab61d250579187d0">NumFloatArchRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a826c425aa7b8fab6fad9f6807c8ee6e9">NumMiscRegs</a> = <a class="el" href="namespaceAlphaISA.html#ab4261aca6566547f02fcf0b39128bda7">NumMiscArchRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#abfbbcdeae5a044388b55468e0f706450">TotalNumRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a037d6905d731148a0580a62c5f928ac5">TotalDataRegs</a> = <a class="el" href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">NumIntRegs</a> + <a class="el" href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">NumFloatRegs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceAlphaISA.html#a931db61bcb0f4ff7718b4cf8868d1c53">reg_redir</a> [<a class="el" href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">NumIntRegs</a>]</td></tr>
</table>
<hr/><h2>Typedef Documentation</h2>
<a class="anchor" id="a513ba22c5f3400527dbe0370286b20ce"></a><!-- doxytag: member="AlphaISA::ExtMachInst" ref="a513ba22c5f3400527dbe0370286b20ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint64_t <a class="el" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">AlphaISA::ExtMachInst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2types_8hh_source.html#l00041">41</a> of file <a class="el" href="arch_2alpha_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ad1d4147e2690e445480b953cbed6cce3"></a><!-- doxytag: member="AlphaISA::FaultVect" ref="ad1d4147e2690e445480b953cbed6cce3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#ad1d4147e2690e445480b953cbed6cce3">AlphaISA::FaultVect</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2faults_8hh_source.html#l00043">43</a> of file <a class="el" href="arch_2alpha_2faults_8hh_source.html">faults.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a9dc38d5e1803de53d6bf5d15e22bad7f"></a><!-- doxytag: member="AlphaISA::FloatReg" ref="a9dc38d5e1803de53d6bf5d15e22bad7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef double <a class="el" href="namespaceAlphaISA.html#a9dc38d5e1803de53d6bf5d15e22bad7f">AlphaISA::FloatReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00050">50</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a320a4070bf0f71a598dac381b6afe14e"></a><!-- doxytag: member="AlphaISA::FloatRegBits" ref="a320a4070bf0f71a598dac381b6afe14e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint64_t <a class="el" href="namespaceAlphaISA.html#a320a4070bf0f71a598dac381b6afe14e">AlphaISA::FloatRegBits</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00051">51</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ae185f053b1d897b270bee4cb348c742f"></a><!-- doxytag: member="AlphaISA::IntReg" ref="ae185f053b1d897b270bee4cb348c742f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint64_t <a class="el" href="namespaceAlphaISA.html#ae185f053b1d897b270bee4cb348c742f">AlphaISA::IntReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00047">47</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac6e86c233531ffe8842ecd21b55852fc"></a><!-- doxytag: member="AlphaISA::LargestRead" ref="ac6e86c233531ffe8842ecd21b55852fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint64_t <a class="el" href="namespaceAlphaISA.html#ac6e86c233531ffe8842ecd21b55852fc">AlphaISA::LargestRead</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2types_8hh_source.html#l00045">45</a> of file <a class="el" href="arch_2alpha_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a63693d656cc2bf4bdd0de3e493eabe66"></a><!-- doxytag: member="AlphaISA::MachInst" ref="a63693d656cc2bf4bdd0de3e493eabe66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="el" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">AlphaISA::MachInst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2types_8hh_source.html#l00040">40</a> of file <a class="el" href="arch_2alpha_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a77bad56584821a5741ae1512cc6f524b"></a><!-- doxytag: member="AlphaISA::MiscReg" ref="a77bad56584821a5741ae1512cc6f524b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint64_t <a class="el" href="namespaceAlphaISA.html#a77bad56584821a5741ae1512cc6f524b">AlphaISA::MiscReg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00054">54</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a233e755911c9143f96bef37eedb1e009"></a><!-- doxytag: member="AlphaISA::PCState" ref="a233e755911c9143f96bef37eedb1e009" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classGenericISA_1_1SimplePCState.html">GenericISA::SimplePCState</a>&lt;<a class="el" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">MachInst</a>&gt; <a class="el" href="classGenericISA_1_1SimplePCState.html">AlphaISA::PCState</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2alpha_2types_8hh_source.html#l00043">43</a> of file <a class="el" href="arch_2alpha_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a4d6d3e0a061a9ba98ec23b90e198abaa"></a><!-- doxytag: member="AlphaISA::RegIndex" ref="a4d6d3e0a061a9ba98ec23b90e198abaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">AlphaISA::RegIndex</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00046">46</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<hr/><h2>Enumeration Type Documentation</h2>
<a class="anchor" id="a446f4491585786873ebc4863f814b54e"></a><!-- doxytag: member="AlphaISA::@0" ref="a446f4491585786873ebc4863f814b54e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a446f4491585786873ebc4863f814b54ea8a6dbaeda653fbf46e96b827908e7954"></a><!-- doxytag: member="LogVMPageSize" ref="a446f4491585786873ebc4863f814b54ea8a6dbaeda653fbf46e96b827908e7954" args="" -->LogVMPageSize</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a446f4491585786873ebc4863f814b54ea146e832965500bde80b96d1e6998babd"></a><!-- doxytag: member="VMPageSize" ref="a446f4491585786873ebc4863f814b54ea146e832965500bde80b96d1e6998babd" args="" -->VMPageSize</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a446f4491585786873ebc4863f814b54ea4a5511cdcf423fdebe2cde8546f3bcdd"></a><!-- doxytag: member="BranchPredAddrShiftAmt" ref="a446f4491585786873ebc4863f814b54ea4a5511cdcf423fdebe2cde8546f3bcdd" args="" -->BranchPredAddrShiftAmt</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a446f4491585786873ebc4863f814b54eab0284e854e3cc1b51732a4a68fa47749"></a><!-- doxytag: member="MachineBytes" ref="a446f4491585786873ebc4863f814b54eab0284e854e3cc1b51732a4a68fa47749" args="" -->MachineBytes</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a446f4491585786873ebc4863f814b54eaade569905c4ac9b9d106d36ed5660977"></a><!-- doxytag: member="WordBytes" ref="a446f4491585786873ebc4863f814b54eaade569905c4ac9b9d106d36ed5660977" args="" -->WordBytes</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a446f4491585786873ebc4863f814b54eada308ea7326ba8e71543de40f48de553"></a><!-- doxytag: member="HalfwordBytes" ref="a446f4491585786873ebc4863f814b54eada308ea7326ba8e71543de40f48de553" args="" -->HalfwordBytes</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a446f4491585786873ebc4863f814b54ea117a470969826f88a42d9bd946cf00a9"></a><!-- doxytag: member="ByteBytes" ref="a446f4491585786873ebc4863f814b54ea117a470969826f88a42d9bd946cf00a9" args="" -->ByteBytes</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00114">114</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a1a7233b868b325306d3ba68001a9d960"></a><!-- doxytag: member="AlphaISA::annotes" ref="a1a7233b868b325306d3ba68001a9d960" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceAlphaISA.html#a1a7233b868b325306d3ba68001a9d960">AlphaISA::annotes</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a1a7233b868b325306d3ba68001a9d960ac81f2300ebd339a9ab66e2f22cd1de65"></a><!-- doxytag: member="ANNOTE_NONE" ref="a1a7233b868b325306d3ba68001a9d960ac81f2300ebd339a9ab66e2f22cd1de65" args="" -->ANNOTE_NONE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a1a7233b868b325306d3ba68001a9d960a79126a467f706664c2b31bdbfd11695a"></a><!-- doxytag: member="ITOUCH_ANNOTE" ref="a1a7233b868b325306d3ba68001a9d960a79126a467f706664c2b31bdbfd11695a" args="" -->ITOUCH_ANNOTE</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="arch_2alpha_2types_8hh_source.html#l00047">47</a> of file <a class="el" href="arch_2alpha_2types_8hh_source.html">types.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a942a03a0f7360391b1b6cf838c74b01c"></a><!-- doxytag: member="AlphaISA::DependenceTags" ref="a942a03a0f7360391b1b6cf838c74b01c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceAlphaISA.html#a942a03a0f7360391b1b6cf838c74b01c">AlphaISA::DependenceTags</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a942a03a0f7360391b1b6cf838c74b01ca675319a87996ecc87e14daadaafe7424"></a><!-- doxytag: member="FP_Base_DepTag" ref="a942a03a0f7360391b1b6cf838c74b01ca675319a87996ecc87e14daadaafe7424" args="" -->FP_Base_DepTag</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a942a03a0f7360391b1b6cf838c74b01ca34e953853d6e63b34f9febd0e691da0c"></a><!-- doxytag: member="Ctrl_Base_DepTag" ref="a942a03a0f7360391b1b6cf838c74b01ca34e953853d6e63b34f9febd0e691da0c" args="" -->Ctrl_Base_DepTag</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a942a03a0f7360391b1b6cf838c74b01ca266df06119e9ee11219140b3cd68aeea"></a><!-- doxytag: member="Max_DepTag" ref="a942a03a0f7360391b1b6cf838c74b01ca266df06119e9ee11219140b3cd68aeea" args="" -->Max_DepTag</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00103">103</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af56315969ec872a2ba6ee1cf42674de4"></a><!-- doxytag: member="AlphaISA::InterruptLevels" ref="af56315969ec872a2ba6ee1cf42674de4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4">AlphaISA::InterruptLevels</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="af56315969ec872a2ba6ee1cf42674de4af93f6ab910a77a59cd98c9b3164bd7f3"></a><!-- doxytag: member="INTLEVEL_SOFTWARE_MIN" ref="af56315969ec872a2ba6ee1cf42674de4af93f6ab910a77a59cd98c9b3164bd7f3" args="" -->INTLEVEL_SOFTWARE_MIN</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="af56315969ec872a2ba6ee1cf42674de4a7827fd3b9c3f548d31a63766725256cf"></a><!-- doxytag: member="INTLEVEL_SOFTWARE_MAX" ref="af56315969ec872a2ba6ee1cf42674de4a7827fd3b9c3f548d31a63766725256cf" args="" -->INTLEVEL_SOFTWARE_MAX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="af56315969ec872a2ba6ee1cf42674de4aa1ef04e96e61c5c283e483084f0e5afa"></a><!-- doxytag: member="INTLEVEL_EXTERNAL_MIN" ref="af56315969ec872a2ba6ee1cf42674de4aa1ef04e96e61c5c283e483084f0e5afa" args="" -->INTLEVEL_EXTERNAL_MIN</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="af56315969ec872a2ba6ee1cf42674de4ae99c5e725134dc89001797033048e96d"></a><!-- doxytag: member="INTLEVEL_EXTERNAL_MAX" ref="af56315969ec872a2ba6ee1cf42674de4ae99c5e725134dc89001797033048e96d" args="" -->INTLEVEL_EXTERNAL_MAX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="af56315969ec872a2ba6ee1cf42674de4a9c70b65b7f4d0804f370b26197cd0039"></a><!-- doxytag: member="INTLEVEL_IRQ0" ref="af56315969ec872a2ba6ee1cf42674de4a9c70b65b7f4d0804f370b26197cd0039" args="" -->INTLEVEL_IRQ0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="af56315969ec872a2ba6ee1cf42674de4a001cf6143228b8acc73e6e916f331ab9"></a><!-- doxytag: member="INTLEVEL_IRQ1" ref="af56315969ec872a2ba6ee1cf42674de4a001cf6143228b8acc73e6e916f331ab9" args="" -->INTLEVEL_IRQ1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="af56315969ec872a2ba6ee1cf42674de4a7ce42de976ccbdee3822941ce9790f27"></a><!-- doxytag: member="INTINDEX_ETHERNET" ref="af56315969ec872a2ba6ee1cf42674de4a7ce42de976ccbdee3822941ce9790f27" args="" -->INTINDEX_ETHERNET</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="af56315969ec872a2ba6ee1cf42674de4ae827a0fa07fa1cbe6240331d685930f7"></a><!-- doxytag: member="INTINDEX_SCSI" ref="af56315969ec872a2ba6ee1cf42674de4ae827a0fa07fa1cbe6240331d685930f7" args="" -->INTINDEX_SCSI</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="af56315969ec872a2ba6ee1cf42674de4a3c997b40343923cf95d8c09dfc1b8af0"></a><!-- doxytag: member="INTLEVEL_IRQ2" ref="af56315969ec872a2ba6ee1cf42674de4a3c997b40343923cf95d8c09dfc1b8af0" args="" -->INTLEVEL_IRQ2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="af56315969ec872a2ba6ee1cf42674de4a849db60bc9732b60cbcfd986f48c3686"></a><!-- doxytag: member="INTLEVEL_IRQ3" ref="af56315969ec872a2ba6ee1cf42674de4a849db60bc9732b60cbcfd986f48c3686" args="" -->INTLEVEL_IRQ3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="af56315969ec872a2ba6ee1cf42674de4af6e6910eb8371c3d38fd01e094b8c6d3"></a><!-- doxytag: member="INTLEVEL_SERIAL" ref="af56315969ec872a2ba6ee1cf42674de4af6e6910eb8371c3d38fd01e094b8c6d3" args="" -->INTLEVEL_SERIAL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="af56315969ec872a2ba6ee1cf42674de4a2993ad956eca2131b913e727dc3aa389"></a><!-- doxytag: member="NumInterruptLevels" ref="af56315969ec872a2ba6ee1cf42674de4a2993ad956eca2131b913e727dc3aa389" args="" -->NumInterruptLevels</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00082">82</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093f"></a><!-- doxytag: member="AlphaISA::md_ipr_names" ref="a22ad001dfcd9ff66fb3484ded573093f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093f">AlphaISA::md_ipr_names</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa0f553cf6723234aec19a6f635216f00b"></a><!-- doxytag: member="RAW_IPR_ISR" ref="a22ad001dfcd9ff66fb3484ded573093fa0f553cf6723234aec19a6f635216f00b" args="" -->RAW_IPR_ISR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa3fcb93f93ff8429fad08a005e73287aa"></a><!-- doxytag: member="RAW_IPR_ITB_TAG" ref="a22ad001dfcd9ff66fb3484ded573093fa3fcb93f93ff8429fad08a005e73287aa" args="" -->RAW_IPR_ITB_TAG</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa1e28ff9bd1853b8b820c8f53135b4373"></a><!-- doxytag: member="RAW_IPR_ITB_PTE" ref="a22ad001dfcd9ff66fb3484ded573093fa1e28ff9bd1853b8b820c8f53135b4373" args="" -->RAW_IPR_ITB_PTE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fad4444cb903570da21316f572f6ceac18"></a><!-- doxytag: member="RAW_IPR_ITB_ASN" ref="a22ad001dfcd9ff66fb3484ded573093fad4444cb903570da21316f572f6ceac18" args="" -->RAW_IPR_ITB_ASN</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fabd0d28e52febeef7c967167ff9a3922f"></a><!-- doxytag: member="RAW_IPR_ITB_PTE_TEMP" ref="a22ad001dfcd9ff66fb3484ded573093fabd0d28e52febeef7c967167ff9a3922f" args="" -->RAW_IPR_ITB_PTE_TEMP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa926a22859f61011bf05f0a951da06fbd"></a><!-- doxytag: member="RAW_IPR_ITB_IA" ref="a22ad001dfcd9ff66fb3484ded573093fa926a22859f61011bf05f0a951da06fbd" args="" -->RAW_IPR_ITB_IA</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa53467cd417449e387d2c027afd6fcec5"></a><!-- doxytag: member="RAW_IPR_ITB_IAP" ref="a22ad001dfcd9ff66fb3484ded573093fa53467cd417449e387d2c027afd6fcec5" args="" -->RAW_IPR_ITB_IAP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa9bfeb2067346225426b1fc046b3c9285"></a><!-- doxytag: member="RAW_IPR_ITB_IS" ref="a22ad001dfcd9ff66fb3484ded573093fa9bfeb2067346225426b1fc046b3c9285" args="" -->RAW_IPR_ITB_IS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fac9568d9985665f838841661959de8713"></a><!-- doxytag: member="RAW_IPR_SIRR" ref="a22ad001dfcd9ff66fb3484ded573093fac9568d9985665f838841661959de8713" args="" -->RAW_IPR_SIRR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa9ca7817d02f7a77696f33949140b0e01"></a><!-- doxytag: member="RAW_IPR_ASTRR" ref="a22ad001dfcd9ff66fb3484ded573093fa9ca7817d02f7a77696f33949140b0e01" args="" -->RAW_IPR_ASTRR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa2855b7964985c859625f958dc60570f1"></a><!-- doxytag: member="RAW_IPR_ASTER" ref="a22ad001dfcd9ff66fb3484ded573093fa2855b7964985c859625f958dc60570f1" args="" -->RAW_IPR_ASTER</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa82fab385a2bd4b11e99cf527a8e9400a"></a><!-- doxytag: member="RAW_IPR_EXC_ADDR" ref="a22ad001dfcd9ff66fb3484ded573093fa82fab385a2bd4b11e99cf527a8e9400a" args="" -->RAW_IPR_EXC_ADDR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa794707ed2e55f4435d008b5ab6c44e9f"></a><!-- doxytag: member="RAW_IPR_EXC_SUM" ref="a22ad001dfcd9ff66fb3484ded573093fa794707ed2e55f4435d008b5ab6c44e9f" args="" -->RAW_IPR_EXC_SUM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fac8252f142616dc24ffd4087a80410c5b"></a><!-- doxytag: member="RAW_IPR_EXC_MASK" ref="a22ad001dfcd9ff66fb3484ded573093fac8252f142616dc24ffd4087a80410c5b" args="" -->RAW_IPR_EXC_MASK</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa359e0ef48d0dc74c6667947ffd144c5a"></a><!-- doxytag: member="RAW_IPR_PAL_BASE" ref="a22ad001dfcd9ff66fb3484ded573093fa359e0ef48d0dc74c6667947ffd144c5a" args="" -->RAW_IPR_PAL_BASE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa71eea481c93e619d096ce71c679352b7"></a><!-- doxytag: member="RAW_IPR_ICM" ref="a22ad001dfcd9ff66fb3484ded573093fa71eea481c93e619d096ce71c679352b7" args="" -->RAW_IPR_ICM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa5ee215afc59067dae844ec93fa7ef1c7"></a><!-- doxytag: member="RAW_IPR_IPLR" ref="a22ad001dfcd9ff66fb3484ded573093fa5ee215afc59067dae844ec93fa7ef1c7" args="" -->RAW_IPR_IPLR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fabb6778b92c8b2e4463f9fdcbdaf54aaa"></a><!-- doxytag: member="RAW_IPR_INTID" ref="a22ad001dfcd9ff66fb3484ded573093fabb6778b92c8b2e4463f9fdcbdaf54aaa" args="" -->RAW_IPR_INTID</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093faf2cef16c88ddc6c438ca968fed5a5d1d"></a><!-- doxytag: member="RAW_IPR_IFAULT_VA_FORM" ref="a22ad001dfcd9ff66fb3484ded573093faf2cef16c88ddc6c438ca968fed5a5d1d" args="" -->RAW_IPR_IFAULT_VA_FORM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa0fe682b92a87376b0aa9a19b9020c062"></a><!-- doxytag: member="RAW_IPR_IVPTBR" ref="a22ad001dfcd9ff66fb3484ded573093fa0fe682b92a87376b0aa9a19b9020c062" args="" -->RAW_IPR_IVPTBR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fabd12d77e5d1b5e2f277183ed988afe6a"></a><!-- doxytag: member="RAW_IPR_HWINT_CLR" ref="a22ad001dfcd9ff66fb3484ded573093fabd12d77e5d1b5e2f277183ed988afe6a" args="" -->RAW_IPR_HWINT_CLR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa4293854e8a0bffd4382f11d5ac6932e3"></a><!-- doxytag: member="RAW_IPR_SL_XMIT" ref="a22ad001dfcd9ff66fb3484ded573093fa4293854e8a0bffd4382f11d5ac6932e3" args="" -->RAW_IPR_SL_XMIT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fad6f2dc7f971d6769ac3ebdea1e39e7c0"></a><!-- doxytag: member="RAW_IPR_SL_RCV" ref="a22ad001dfcd9ff66fb3484ded573093fad6f2dc7f971d6769ac3ebdea1e39e7c0" args="" -->RAW_IPR_SL_RCV</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa0260aea2bd648f8fdbfdcf785cc2b73b"></a><!-- doxytag: member="RAW_IPR_ICSR" ref="a22ad001dfcd9ff66fb3484ded573093fa0260aea2bd648f8fdbfdcf785cc2b73b" args="" -->RAW_IPR_ICSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fab9697271c0ca13d65155460f1ebc7a5d"></a><!-- doxytag: member="RAW_IPR_IC_FLUSH" ref="a22ad001dfcd9ff66fb3484ded573093fab9697271c0ca13d65155460f1ebc7a5d" args="" -->RAW_IPR_IC_FLUSH</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fac7effa8564104e20e26e8206b3f037a6"></a><!-- doxytag: member="RAW_IPR_IC_PERR_STAT" ref="a22ad001dfcd9ff66fb3484ded573093fac7effa8564104e20e26e8206b3f037a6" args="" -->RAW_IPR_IC_PERR_STAT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fac7791d2c2173f990397107a6ce03bae3"></a><!-- doxytag: member="RAW_IPR_PMCTR" ref="a22ad001dfcd9ff66fb3484ded573093fac7791d2c2173f990397107a6ce03bae3" args="" -->RAW_IPR_PMCTR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa2a1f85f9999ebd98e5a32cec09cd51d9"></a><!-- doxytag: member="RAW_IPR_PALtemp0" ref="a22ad001dfcd9ff66fb3484ded573093fa2a1f85f9999ebd98e5a32cec09cd51d9" args="" -->RAW_IPR_PALtemp0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fad3d71b998916577e51b5f7e0f9bcfefc"></a><!-- doxytag: member="RAW_IPR_PALtemp1" ref="a22ad001dfcd9ff66fb3484ded573093fad3d71b998916577e51b5f7e0f9bcfefc" args="" -->RAW_IPR_PALtemp1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093faa40f5910ce486538d7b4c8988944d219"></a><!-- doxytag: member="RAW_IPR_PALtemp2" ref="a22ad001dfcd9ff66fb3484ded573093faa40f5910ce486538d7b4c8988944d219" args="" -->RAW_IPR_PALtemp2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa15114871b8073b2891d84a6b4e2fe596"></a><!-- doxytag: member="RAW_IPR_PALtemp3" ref="a22ad001dfcd9ff66fb3484ded573093fa15114871b8073b2891d84a6b4e2fe596" args="" -->RAW_IPR_PALtemp3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa95c4bf5a11f1dc04776ea24f4417346c"></a><!-- doxytag: member="RAW_IPR_PALtemp4" ref="a22ad001dfcd9ff66fb3484ded573093fa95c4bf5a11f1dc04776ea24f4417346c" args="" -->RAW_IPR_PALtemp4</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa57acdb3b8a30ace2ee0c2f84983440b9"></a><!-- doxytag: member="RAW_IPR_PALtemp5" ref="a22ad001dfcd9ff66fb3484ded573093fa57acdb3b8a30ace2ee0c2f84983440b9" args="" -->RAW_IPR_PALtemp5</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa0919780f4818d82d1b349c953e1d1e76"></a><!-- doxytag: member="RAW_IPR_PALtemp6" ref="a22ad001dfcd9ff66fb3484ded573093fa0919780f4818d82d1b349c953e1d1e76" args="" -->RAW_IPR_PALtemp6</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa0e6df17cc57287700be386110cfb8ac8"></a><!-- doxytag: member="RAW_IPR_PALtemp7" ref="a22ad001dfcd9ff66fb3484ded573093fa0e6df17cc57287700be386110cfb8ac8" args="" -->RAW_IPR_PALtemp7</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093faef9af849e1e2365690974b4aa7d68ecc"></a><!-- doxytag: member="RAW_IPR_PALtemp8" ref="a22ad001dfcd9ff66fb3484ded573093faef9af849e1e2365690974b4aa7d68ecc" args="" -->RAW_IPR_PALtemp8</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa6dbeb152d5038c3e516e77de5a079608"></a><!-- doxytag: member="RAW_IPR_PALtemp9" ref="a22ad001dfcd9ff66fb3484ded573093fa6dbeb152d5038c3e516e77de5a079608" args="" -->RAW_IPR_PALtemp9</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa93cbefb9642e90f71ab0ef1bf7b142b6"></a><!-- doxytag: member="RAW_IPR_PALtemp10" ref="a22ad001dfcd9ff66fb3484ded573093fa93cbefb9642e90f71ab0ef1bf7b142b6" args="" -->RAW_IPR_PALtemp10</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fabfe187c723467fdaa56c5bdc242e18b8"></a><!-- doxytag: member="RAW_IPR_PALtemp11" ref="a22ad001dfcd9ff66fb3484ded573093fabfe187c723467fdaa56c5bdc242e18b8" args="" -->RAW_IPR_PALtemp11</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa66fc765089b62c0e876cc0be87bf926c"></a><!-- doxytag: member="RAW_IPR_PALtemp12" ref="a22ad001dfcd9ff66fb3484ded573093fa66fc765089b62c0e876cc0be87bf926c" args="" -->RAW_IPR_PALtemp12</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093faaf2c7f4029ba9c792537d65b377f2efe"></a><!-- doxytag: member="RAW_IPR_PALtemp13" ref="a22ad001dfcd9ff66fb3484ded573093faaf2c7f4029ba9c792537d65b377f2efe" args="" -->RAW_IPR_PALtemp13</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fae6c28fe73fa8fdf88636543736cc0616"></a><!-- doxytag: member="RAW_IPR_PALtemp14" ref="a22ad001dfcd9ff66fb3484ded573093fae6c28fe73fa8fdf88636543736cc0616" args="" -->RAW_IPR_PALtemp14</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093faefb3e93fb3ddd3296c8c6fa4517514da"></a><!-- doxytag: member="RAW_IPR_PALtemp15" ref="a22ad001dfcd9ff66fb3484ded573093faefb3e93fb3ddd3296c8c6fa4517514da" args="" -->RAW_IPR_PALtemp15</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa3fed17a9518635ce3a00168d9930676f"></a><!-- doxytag: member="RAW_IPR_PALtemp16" ref="a22ad001dfcd9ff66fb3484ded573093fa3fed17a9518635ce3a00168d9930676f" args="" -->RAW_IPR_PALtemp16</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa8761b97351b81e03d7add7c851113dff"></a><!-- doxytag: member="RAW_IPR_PALtemp17" ref="a22ad001dfcd9ff66fb3484ded573093fa8761b97351b81e03d7add7c851113dff" args="" -->RAW_IPR_PALtemp17</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa3e0d3f3d2c722339fa82e7b576f2be02"></a><!-- doxytag: member="RAW_IPR_PALtemp18" ref="a22ad001dfcd9ff66fb3484ded573093fa3e0d3f3d2c722339fa82e7b576f2be02" args="" -->RAW_IPR_PALtemp18</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa6dbbbbfbe9bf87fd6fa2b95ef3a89847"></a><!-- doxytag: member="RAW_IPR_PALtemp19" ref="a22ad001dfcd9ff66fb3484ded573093fa6dbbbbfbe9bf87fd6fa2b95ef3a89847" args="" -->RAW_IPR_PALtemp19</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa95ce4aee2b6b154ce2e1cae76e92329a"></a><!-- doxytag: member="RAW_IPR_PALtemp20" ref="a22ad001dfcd9ff66fb3484ded573093fa95ce4aee2b6b154ce2e1cae76e92329a" args="" -->RAW_IPR_PALtemp20</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa9e18b019b766f3976c626ad8d2ec3616"></a><!-- doxytag: member="RAW_IPR_PALtemp21" ref="a22ad001dfcd9ff66fb3484ded573093fa9e18b019b766f3976c626ad8d2ec3616" args="" -->RAW_IPR_PALtemp21</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa4cda35422a8961e769a97b3e3b976d69"></a><!-- doxytag: member="RAW_IPR_PALtemp22" ref="a22ad001dfcd9ff66fb3484ded573093fa4cda35422a8961e769a97b3e3b976d69" args="" -->RAW_IPR_PALtemp22</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa8392374df20eefb63d3bb20ca1c41848"></a><!-- doxytag: member="RAW_IPR_PALtemp23" ref="a22ad001dfcd9ff66fb3484ded573093fa8392374df20eefb63d3bb20ca1c41848" args="" -->RAW_IPR_PALtemp23</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa9e401c51bd512b16d9c580ae9ef1f48f"></a><!-- doxytag: member="RAW_IPR_DTB_ASN" ref="a22ad001dfcd9ff66fb3484ded573093fa9e401c51bd512b16d9c580ae9ef1f48f" args="" -->RAW_IPR_DTB_ASN</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa590f85b177d104741248e561a0a14ac8"></a><!-- doxytag: member="RAW_IPR_DTB_CM" ref="a22ad001dfcd9ff66fb3484ded573093fa590f85b177d104741248e561a0a14ac8" args="" -->RAW_IPR_DTB_CM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093faad0f672c776a5ba96a9f6c72bb5bb4a6"></a><!-- doxytag: member="RAW_IPR_DTB_TAG" ref="a22ad001dfcd9ff66fb3484ded573093faad0f672c776a5ba96a9f6c72bb5bb4a6" args="" -->RAW_IPR_DTB_TAG</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093faceb89bb48e1ab63a032278264056864a"></a><!-- doxytag: member="RAW_IPR_DTB_PTE" ref="a22ad001dfcd9ff66fb3484ded573093faceb89bb48e1ab63a032278264056864a" args="" -->RAW_IPR_DTB_PTE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093faa63187671639d21c5d10a814e2c8a3d1"></a><!-- doxytag: member="RAW_IPR_DTB_PTE_TEMP" ref="a22ad001dfcd9ff66fb3484ded573093faa63187671639d21c5d10a814e2c8a3d1" args="" -->RAW_IPR_DTB_PTE_TEMP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093faf91efafd5e635e82df4f5d88f5c34603"></a><!-- doxytag: member="RAW_IPR_MM_STAT" ref="a22ad001dfcd9ff66fb3484ded573093faf91efafd5e635e82df4f5d88f5c34603" args="" -->RAW_IPR_MM_STAT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa16a83deee2c430d42ee4e904df213928"></a><!-- doxytag: member="RAW_IPR_VA" ref="a22ad001dfcd9ff66fb3484ded573093fa16a83deee2c430d42ee4e904df213928" args="" -->RAW_IPR_VA</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fae9b3b9d0bc1816348497f82eb39c9dfb"></a><!-- doxytag: member="RAW_IPR_VA_FORM" ref="a22ad001dfcd9ff66fb3484ded573093fae9b3b9d0bc1816348497f82eb39c9dfb" args="" -->RAW_IPR_VA_FORM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093faf6f3a754302ef2ca3f4c79b3f3d171dc"></a><!-- doxytag: member="RAW_IPR_MVPTBR" ref="a22ad001dfcd9ff66fb3484ded573093faf6f3a754302ef2ca3f4c79b3f3d171dc" args="" -->RAW_IPR_MVPTBR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa677b78e05bbab6b4d92b40c2cdffb039"></a><!-- doxytag: member="RAW_IPR_DTB_IAP" ref="a22ad001dfcd9ff66fb3484ded573093fa677b78e05bbab6b4d92b40c2cdffb039" args="" -->RAW_IPR_DTB_IAP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fae3473cc2095376356f3e7e2e65bef3f0"></a><!-- doxytag: member="RAW_IPR_DTB_IA" ref="a22ad001dfcd9ff66fb3484ded573093fae3473cc2095376356f3e7e2e65bef3f0" args="" -->RAW_IPR_DTB_IA</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa2729a471ee13cd41ba5abf6ea6690776"></a><!-- doxytag: member="RAW_IPR_DTB_IS" ref="a22ad001dfcd9ff66fb3484ded573093fa2729a471ee13cd41ba5abf6ea6690776" args="" -->RAW_IPR_DTB_IS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093faaefde26f0a099183f53605ae531c9936"></a><!-- doxytag: member="RAW_IPR_ALT_MODE" ref="a22ad001dfcd9ff66fb3484ded573093faaefde26f0a099183f53605ae531c9936" args="" -->RAW_IPR_ALT_MODE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa1cff4d8d32bd5d81b1fb91023c8f5f1e"></a><!-- doxytag: member="RAW_IPR_CC" ref="a22ad001dfcd9ff66fb3484ded573093fa1cff4d8d32bd5d81b1fb91023c8f5f1e" args="" -->RAW_IPR_CC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fad1ed6b0ab3e10c1f6a97e19bf2ae1d46"></a><!-- doxytag: member="RAW_IPR_CC_CTL" ref="a22ad001dfcd9ff66fb3484ded573093fad1ed6b0ab3e10c1f6a97e19bf2ae1d46" args="" -->RAW_IPR_CC_CTL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa6331e743da6ceaa681a3e8520bf6452a"></a><!-- doxytag: member="RAW_IPR_MCSR" ref="a22ad001dfcd9ff66fb3484ded573093fa6331e743da6ceaa681a3e8520bf6452a" args="" -->RAW_IPR_MCSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa6600bf90613804d29376ec14a421fc50"></a><!-- doxytag: member="RAW_IPR_DC_FLUSH" ref="a22ad001dfcd9ff66fb3484ded573093fa6600bf90613804d29376ec14a421fc50" args="" -->RAW_IPR_DC_FLUSH</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fac3b94f08b1dc415c541d86d14c5d44c7"></a><!-- doxytag: member="RAW_IPR_DC_PERR_STAT" ref="a22ad001dfcd9ff66fb3484ded573093fac3b94f08b1dc415c541d86d14c5d44c7" args="" -->RAW_IPR_DC_PERR_STAT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa1b90a4d0e6fdb544ec103b22910fe87b"></a><!-- doxytag: member="RAW_IPR_DC_TEST_CTL" ref="a22ad001dfcd9ff66fb3484ded573093fa1b90a4d0e6fdb544ec103b22910fe87b" args="" -->RAW_IPR_DC_TEST_CTL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fab704e0018a62feb7d0e6ec66d41789dd"></a><!-- doxytag: member="RAW_IPR_DC_TEST_TAG" ref="a22ad001dfcd9ff66fb3484ded573093fab704e0018a62feb7d0e6ec66d41789dd" args="" -->RAW_IPR_DC_TEST_TAG</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fabeb851d244f1993eb8cfa3d955eae673"></a><!-- doxytag: member="RAW_IPR_DC_TEST_TAG_TEMP" ref="a22ad001dfcd9ff66fb3484ded573093fabeb851d244f1993eb8cfa3d955eae673" args="" -->RAW_IPR_DC_TEST_TAG_TEMP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093faa47a813d7895d40312873f650545c830"></a><!-- doxytag: member="RAW_IPR_DC_MODE" ref="a22ad001dfcd9ff66fb3484ded573093faa47a813d7895d40312873f650545c830" args="" -->RAW_IPR_DC_MODE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fa71d1bd1b6419f59bdc63bdb0a7b31292"></a><!-- doxytag: member="RAW_IPR_MAF_MODE" ref="a22ad001dfcd9ff66fb3484ded573093fa71d1bd1b6419f59bdc63bdb0a7b31292" args="" -->RAW_IPR_MAF_MODE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a22ad001dfcd9ff66fb3484ded573093fad5842e4b40e57807bd0ac53c1f6c4b78"></a><!-- doxytag: member="MaxInternalProcRegs" ref="a22ad001dfcd9ff66fb3484ded573093fad5842e4b40e57807bd0ac53c1f6c4b78" args="" -->MaxInternalProcRegs</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="ipr_8hh_source.html#l00041">41</a> of file <a class="el" href="ipr_8hh_source.html">ipr.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ad058b0990dcb8ed4d0b373396689fa12"></a><!-- doxytag: member="AlphaISA::MiscRegIndex" ref="ad058b0990dcb8ed4d0b373396689fa12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12">AlphaISA::MiscRegIndex</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ad058b0990dcb8ed4d0b373396689fa12a5a65f564d02ab04f88a6ace6cee20a6c"></a><!-- doxytag: member="MISCREG_FPCR" ref="ad058b0990dcb8ed4d0b373396689fa12a5a65f564d02ab04f88a6ace6cee20a6c" args="" -->MISCREG_FPCR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad058b0990dcb8ed4d0b373396689fa12ab373435f9f79fd1fde5f5800309b7ae5"></a><!-- doxytag: member="MISCREG_UNIQ" ref="ad058b0990dcb8ed4d0b373396689fa12ab373435f9f79fd1fde5f5800309b7ae5" args="" -->MISCREG_UNIQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad058b0990dcb8ed4d0b373396689fa12a940bae0a50c859bc5c9d21c3ed7f5b93"></a><!-- doxytag: member="MISCREG_LOCKFLAG" ref="ad058b0990dcb8ed4d0b373396689fa12a940bae0a50c859bc5c9d21c3ed7f5b93" args="" -->MISCREG_LOCKFLAG</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad058b0990dcb8ed4d0b373396689fa12a7d6d2a08266b96bbc1030599727687a0"></a><!-- doxytag: member="MISCREG_LOCKADDR" ref="ad058b0990dcb8ed4d0b373396689fa12a7d6d2a08266b96bbc1030599727687a0" args="" -->MISCREG_LOCKADDR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad058b0990dcb8ed4d0b373396689fa12a2979a5af97e5c0c19250d3250df4efb8"></a><!-- doxytag: member="MISCREG_INTR" ref="ad058b0990dcb8ed4d0b373396689fa12a2979a5af97e5c0c19250d3250df4efb8" args="" -->MISCREG_INTR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1"></a><!-- doxytag: member="NUM_MISCREGS" ref="ad058b0990dcb8ed4d0b373396689fa12a56f58a4905762082ed2d10aa24f681c1" args="" -->NUM_MISCREGS</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00063">63</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9a"></a><!-- doxytag: member="AlphaISA::MiscRegIpr" ref="a238bbb397f48622c2b00b5727f1f0c9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9a">AlphaISA::MiscRegIpr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa45358ac3b3d5c1fe9558766a822955ac"></a><!-- doxytag: member="MinWriteOnlyIpr" ref="a238bbb397f48622c2b00b5727f1f0c9aa45358ac3b3d5c1fe9558766a822955ac" args="" -->MinWriteOnlyIpr</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aac1bc0fdd3085fcfd943c951b6d69af79"></a><!-- doxytag: member="IPR_HWINT_CLR" ref="a238bbb397f48622c2b00b5727f1f0c9aac1bc0fdd3085fcfd943c951b6d69af79" args="" -->IPR_HWINT_CLR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa42c191b4f743276dc871473def45e478"></a><!-- doxytag: member="IPR_SL_XMIT" ref="a238bbb397f48622c2b00b5727f1f0c9aa42c191b4f743276dc871473def45e478" args="" -->IPR_SL_XMIT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aab224411024413238a0679bf45008150a"></a><!-- doxytag: member="IPR_DC_FLUSH" ref="a238bbb397f48622c2b00b5727f1f0c9aab224411024413238a0679bf45008150a" args="" -->IPR_DC_FLUSH</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa9848e25870893c9f40475d5bc651e6b9"></a><!-- doxytag: member="IPR_IC_FLUSH" ref="a238bbb397f48622c2b00b5727f1f0c9aa9848e25870893c9f40475d5bc651e6b9" args="" -->IPR_IC_FLUSH</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aaadf0616046bcdcd500e90ce446e480c3"></a><!-- doxytag: member="IPR_ALT_MODE" ref="a238bbb397f48622c2b00b5727f1f0c9aaadf0616046bcdcd500e90ce446e480c3" args="" -->IPR_ALT_MODE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aaa16523ed98b9b15b5ad8d2f6db52d39d"></a><!-- doxytag: member="IPR_DTB_IA" ref="a238bbb397f48622c2b00b5727f1f0c9aaa16523ed98b9b15b5ad8d2f6db52d39d" args="" -->IPR_DTB_IA</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa89f512a23c3a96e076c23ca981d883f6"></a><!-- doxytag: member="IPR_DTB_IAP" ref="a238bbb397f48622c2b00b5727f1f0c9aa89f512a23c3a96e076c23ca981d883f6" args="" -->IPR_DTB_IAP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa75e5280f450d0916440bfe6816609f90"></a><!-- doxytag: member="IPR_ITB_IA" ref="a238bbb397f48622c2b00b5727f1f0c9aa75e5280f450d0916440bfe6816609f90" args="" -->IPR_ITB_IA</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aad811e82968e1c9fea74bc5e05ea7abc5"></a><!-- doxytag: member="MaxWriteOnlyIpr" ref="a238bbb397f48622c2b00b5727f1f0c9aad811e82968e1c9fea74bc5e05ea7abc5" args="" -->MaxWriteOnlyIpr</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa17a5bbed436feaaba56db2313f33db33"></a><!-- doxytag: member="IPR_ITB_IAP" ref="a238bbb397f48622c2b00b5727f1f0c9aa17a5bbed436feaaba56db2313f33db33" args="" -->IPR_ITB_IAP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa6ebfa81fdb01b842c728ab42ed1505c0"></a><!-- doxytag: member="MinReadOnlyIpr" ref="a238bbb397f48622c2b00b5727f1f0c9aa6ebfa81fdb01b842c728ab42ed1505c0" args="" -->MinReadOnlyIpr</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aaa21fd3ce2d0c0591da4fc2f47857effa"></a><!-- doxytag: member="IPR_INTID" ref="a238bbb397f48622c2b00b5727f1f0c9aaa21fd3ce2d0c0591da4fc2f47857effa" args="" -->IPR_INTID</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa177d1b32038ba1c7a9db7d2bb3861122"></a><!-- doxytag: member="IPR_SL_RCV" ref="a238bbb397f48622c2b00b5727f1f0c9aa177d1b32038ba1c7a9db7d2bb3861122" args="" -->IPR_SL_RCV</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa023b3861d4bd8f0c2d1e5d818b626b76"></a><!-- doxytag: member="IPR_MM_STAT" ref="a238bbb397f48622c2b00b5727f1f0c9aa023b3861d4bd8f0c2d1e5d818b626b76" args="" -->IPR_MM_STAT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aafd4af7e62383b011221f6e0a5a1c600b"></a><!-- doxytag: member="IPR_ITB_PTE_TEMP" ref="a238bbb397f48622c2b00b5727f1f0c9aafd4af7e62383b011221f6e0a5a1c600b" args="" -->IPR_ITB_PTE_TEMP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa1ce9a5ced3b33d6d4914152a324141fd"></a><!-- doxytag: member="MaxReadOnlyIpr" ref="a238bbb397f48622c2b00b5727f1f0c9aa1ce9a5ced3b33d6d4914152a324141fd" args="" -->MaxReadOnlyIpr</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aad1c9d7d0aee9b082f5d44ccb9066f91f"></a><!-- doxytag: member="IPR_DTB_PTE_TEMP" ref="a238bbb397f48622c2b00b5727f1f0c9aad1c9d7d0aee9b082f5d44ccb9066f91f" args="" -->IPR_DTB_PTE_TEMP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa81aa03c03b1135394b84049b81ae05d5"></a><!-- doxytag: member="IPR_ISR" ref="a238bbb397f48622c2b00b5727f1f0c9aa81aa03c03b1135394b84049b81ae05d5" args="" -->IPR_ISR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aaa04a5b05624298fa64f77235b45daf5e"></a><!-- doxytag: member="IPR_ITB_TAG" ref="a238bbb397f48622c2b00b5727f1f0c9aaa04a5b05624298fa64f77235b45daf5e" args="" -->IPR_ITB_TAG</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aae79cf3fa1789b612bdff348a78cf9a75"></a><!-- doxytag: member="IPR_ITB_PTE" ref="a238bbb397f48622c2b00b5727f1f0c9aae79cf3fa1789b612bdff348a78cf9a75" args="" -->IPR_ITB_PTE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa9a1d91d83f6c89763dd96c1ea2fb36d1"></a><!-- doxytag: member="IPR_ITB_ASN" ref="a238bbb397f48622c2b00b5727f1f0c9aa9a1d91d83f6c89763dd96c1ea2fb36d1" args="" -->IPR_ITB_ASN</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa05ce8df2fa2fcbf0cce6369af8ca7a4d"></a><!-- doxytag: member="IPR_ITB_IS" ref="a238bbb397f48622c2b00b5727f1f0c9aa05ce8df2fa2fcbf0cce6369af8ca7a4d" args="" -->IPR_ITB_IS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aaf32b8026c33949ae4ae73bd65de31fea"></a><!-- doxytag: member="IPR_SIRR" ref="a238bbb397f48622c2b00b5727f1f0c9aaf32b8026c33949ae4ae73bd65de31fea" args="" -->IPR_SIRR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa56f130b52180ffe03b7bb0ebee53b7eb"></a><!-- doxytag: member="IPR_ASTRR" ref="a238bbb397f48622c2b00b5727f1f0c9aa56f130b52180ffe03b7bb0ebee53b7eb" args="" -->IPR_ASTRR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa519e0df50e4cf6fe9a4a1d834425c88c"></a><!-- doxytag: member="IPR_ASTER" ref="a238bbb397f48622c2b00b5727f1f0c9aa519e0df50e4cf6fe9a4a1d834425c88c" args="" -->IPR_ASTER</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa181636d9fceb00536ad3e36c02f9b56f"></a><!-- doxytag: member="IPR_EXC_ADDR" ref="a238bbb397f48622c2b00b5727f1f0c9aa181636d9fceb00536ad3e36c02f9b56f" args="" -->IPR_EXC_ADDR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa9da49cd499db8c9e60434628822fa994"></a><!-- doxytag: member="IPR_EXC_SUM" ref="a238bbb397f48622c2b00b5727f1f0c9aa9da49cd499db8c9e60434628822fa994" args="" -->IPR_EXC_SUM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aab2f6091728a6cde230897ed227409ef9"></a><!-- doxytag: member="IPR_EXC_MASK" ref="a238bbb397f48622c2b00b5727f1f0c9aab2f6091728a6cde230897ed227409ef9" args="" -->IPR_EXC_MASK</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aac46d3554a89e411a04a0ad3c44112678"></a><!-- doxytag: member="IPR_PAL_BASE" ref="a238bbb397f48622c2b00b5727f1f0c9aac46d3554a89e411a04a0ad3c44112678" args="" -->IPR_PAL_BASE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa3f0f9286af321d1fd6dce767672f1ff7"></a><!-- doxytag: member="IPR_ICM" ref="a238bbb397f48622c2b00b5727f1f0c9aa3f0f9286af321d1fd6dce767672f1ff7" args="" -->IPR_ICM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa46c09433d94ae19e8931c36ad4078ced"></a><!-- doxytag: member="IPR_IPLR" ref="a238bbb397f48622c2b00b5727f1f0c9aa46c09433d94ae19e8931c36ad4078ced" args="" -->IPR_IPLR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa05762c0c0b77c6c7952b30b53deae0a4"></a><!-- doxytag: member="IPR_IFAULT_VA_FORM" ref="a238bbb397f48622c2b00b5727f1f0c9aa05762c0c0b77c6c7952b30b53deae0a4" args="" -->IPR_IFAULT_VA_FORM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aacaaed91096a8391741f15bd108160668"></a><!-- doxytag: member="IPR_IVPTBR" ref="a238bbb397f48622c2b00b5727f1f0c9aacaaed91096a8391741f15bd108160668" args="" -->IPR_IVPTBR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa5d1a2d3151db102e43274972e66ded0e"></a><!-- doxytag: member="IPR_ICSR" ref="a238bbb397f48622c2b00b5727f1f0c9aa5d1a2d3151db102e43274972e66ded0e" args="" -->IPR_ICSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aad05b415efd47790a58bc46a307bcad72"></a><!-- doxytag: member="IPR_IC_PERR_STAT" ref="a238bbb397f48622c2b00b5727f1f0c9aad05b415efd47790a58bc46a307bcad72" args="" -->IPR_IC_PERR_STAT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa3ccff7e473165c43f951102b2eb4a39c"></a><!-- doxytag: member="IPR_PMCTR" ref="a238bbb397f48622c2b00b5727f1f0c9aa3ccff7e473165c43f951102b2eb4a39c" args="" -->IPR_PMCTR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa5044bb4013421f5a22ffc6c05964af08"></a><!-- doxytag: member="IPR_PALtemp0" ref="a238bbb397f48622c2b00b5727f1f0c9aa5044bb4013421f5a22ffc6c05964af08" args="" -->IPR_PALtemp0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa8a0484550cc49132d604d81d662f070d"></a><!-- doxytag: member="IPR_PALtemp1" ref="a238bbb397f48622c2b00b5727f1f0c9aa8a0484550cc49132d604d81d662f070d" args="" -->IPR_PALtemp1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa0d7e76894fc4ada20e0a1c6eaacf211f"></a><!-- doxytag: member="IPR_PALtemp2" ref="a238bbb397f48622c2b00b5727f1f0c9aa0d7e76894fc4ada20e0a1c6eaacf211f" args="" -->IPR_PALtemp2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aafd30c4b0420a15a9a3eaf269045ff498"></a><!-- doxytag: member="IPR_PALtemp3" ref="a238bbb397f48622c2b00b5727f1f0c9aafd30c4b0420a15a9a3eaf269045ff498" args="" -->IPR_PALtemp3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aaaa36b9843e1c78c360c5583327c4af02"></a><!-- doxytag: member="IPR_PALtemp4" ref="a238bbb397f48622c2b00b5727f1f0c9aaaa36b9843e1c78c360c5583327c4af02" args="" -->IPR_PALtemp4</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa88be036c78560fb3e6a56f860c3e0ffc"></a><!-- doxytag: member="IPR_PALtemp5" ref="a238bbb397f48622c2b00b5727f1f0c9aa88be036c78560fb3e6a56f860c3e0ffc" args="" -->IPR_PALtemp5</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa4e047fa20037851eb8bb962ba2e2c85e"></a><!-- doxytag: member="IPR_PALtemp6" ref="a238bbb397f48622c2b00b5727f1f0c9aa4e047fa20037851eb8bb962ba2e2c85e" args="" -->IPR_PALtemp6</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa1c3ac507bd8c2628f80920eaec8df946"></a><!-- doxytag: member="IPR_PALtemp7" ref="a238bbb397f48622c2b00b5727f1f0c9aa1c3ac507bd8c2628f80920eaec8df946" args="" -->IPR_PALtemp7</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa27962de0e503c12e12e2b1565df05031"></a><!-- doxytag: member="IPR_PALtemp8" ref="a238bbb397f48622c2b00b5727f1f0c9aa27962de0e503c12e12e2b1565df05031" args="" -->IPR_PALtemp8</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa8ddddb3ec5b92e425096cb98b688ef7f"></a><!-- doxytag: member="IPR_PALtemp9" ref="a238bbb397f48622c2b00b5727f1f0c9aa8ddddb3ec5b92e425096cb98b688ef7f" args="" -->IPR_PALtemp9</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa88573615d2636cae11d7954086f41846"></a><!-- doxytag: member="IPR_PALtemp10" ref="a238bbb397f48622c2b00b5727f1f0c9aa88573615d2636cae11d7954086f41846" args="" -->IPR_PALtemp10</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aada637ce9af64b3b63a1295b9dbe7e8e2"></a><!-- doxytag: member="IPR_PALtemp11" ref="a238bbb397f48622c2b00b5727f1f0c9aada637ce9af64b3b63a1295b9dbe7e8e2" args="" -->IPR_PALtemp11</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa622529d09a78452e6f9212700f0c829a"></a><!-- doxytag: member="IPR_PALtemp12" ref="a238bbb397f48622c2b00b5727f1f0c9aa622529d09a78452e6f9212700f0c829a" args="" -->IPR_PALtemp12</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aac28e31884c54d16a2e0f9586a13b84fa"></a><!-- doxytag: member="IPR_PALtemp13" ref="a238bbb397f48622c2b00b5727f1f0c9aac28e31884c54d16a2e0f9586a13b84fa" args="" -->IPR_PALtemp13</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa061e57a5f0b34d63e584aedc08c3c738"></a><!-- doxytag: member="IPR_PALtemp14" ref="a238bbb397f48622c2b00b5727f1f0c9aa061e57a5f0b34d63e584aedc08c3c738" args="" -->IPR_PALtemp14</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aabf3390cb11db0016e8858bdb5d9212f6"></a><!-- doxytag: member="IPR_PALtemp15" ref="a238bbb397f48622c2b00b5727f1f0c9aabf3390cb11db0016e8858bdb5d9212f6" args="" -->IPR_PALtemp15</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aaf1e40539604d17a8488412e389e9bef0"></a><!-- doxytag: member="IPR_PALtemp16" ref="a238bbb397f48622c2b00b5727f1f0c9aaf1e40539604d17a8488412e389e9bef0" args="" -->IPR_PALtemp16</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa12bf444d975dacff9915715a91fca7a2"></a><!-- doxytag: member="IPR_PALtemp17" ref="a238bbb397f48622c2b00b5727f1f0c9aa12bf444d975dacff9915715a91fca7a2" args="" -->IPR_PALtemp17</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa3c5762814b22855a2c29634efd5c7cb0"></a><!-- doxytag: member="IPR_PALtemp18" ref="a238bbb397f48622c2b00b5727f1f0c9aa3c5762814b22855a2c29634efd5c7cb0" args="" -->IPR_PALtemp18</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa995672e06f2c54c63b2a4fa61b99acab"></a><!-- doxytag: member="IPR_PALtemp19" ref="a238bbb397f48622c2b00b5727f1f0c9aa995672e06f2c54c63b2a4fa61b99acab" args="" -->IPR_PALtemp19</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa552b13a36168fae6626f92435268193a"></a><!-- doxytag: member="IPR_PALtemp20" ref="a238bbb397f48622c2b00b5727f1f0c9aa552b13a36168fae6626f92435268193a" args="" -->IPR_PALtemp20</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa5073d15dfa0de0f573170dfdd1a94128"></a><!-- doxytag: member="IPR_PALtemp21" ref="a238bbb397f48622c2b00b5727f1f0c9aa5073d15dfa0de0f573170dfdd1a94128" args="" -->IPR_PALtemp21</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa2b6837d20ccbd4f90bd4904815f91e15"></a><!-- doxytag: member="IPR_PALtemp22" ref="a238bbb397f48622c2b00b5727f1f0c9aa2b6837d20ccbd4f90bd4904815f91e15" args="" -->IPR_PALtemp22</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aaedcc2618b69afb7ff8cefdb3d36f9270"></a><!-- doxytag: member="IPR_PALtemp23" ref="a238bbb397f48622c2b00b5727f1f0c9aaedcc2618b69afb7ff8cefdb3d36f9270" args="" -->IPR_PALtemp23</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa36f55b919ec114e11ff7e9726fa15814"></a><!-- doxytag: member="IPR_DTB_ASN" ref="a238bbb397f48622c2b00b5727f1f0c9aa36f55b919ec114e11ff7e9726fa15814" args="" -->IPR_DTB_ASN</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aaecb409b7719548624c2f50274cc3e8ee"></a><!-- doxytag: member="IPR_DTB_CM" ref="a238bbb397f48622c2b00b5727f1f0c9aaecb409b7719548624c2f50274cc3e8ee" args="" -->IPR_DTB_CM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aaf9ff268420eb2d0363b158ba9461a252"></a><!-- doxytag: member="IPR_DTB_TAG" ref="a238bbb397f48622c2b00b5727f1f0c9aaf9ff268420eb2d0363b158ba9461a252" args="" -->IPR_DTB_TAG</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa4f10f078ce1031f8a41031330b8f77b1"></a><!-- doxytag: member="IPR_DTB_PTE" ref="a238bbb397f48622c2b00b5727f1f0c9aa4f10f078ce1031f8a41031330b8f77b1" args="" -->IPR_DTB_PTE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa15b24e0ea2aede211b755c9542857387"></a><!-- doxytag: member="IPR_VA" ref="a238bbb397f48622c2b00b5727f1f0c9aa15b24e0ea2aede211b755c9542857387" args="" -->IPR_VA</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aacfbf1eeef3aae1e41ee3a05be2fa09d0"></a><!-- doxytag: member="IPR_VA_FORM" ref="a238bbb397f48622c2b00b5727f1f0c9aacfbf1eeef3aae1e41ee3a05be2fa09d0" args="" -->IPR_VA_FORM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aad35a951c84286962369d09cccf315ff6"></a><!-- doxytag: member="IPR_MVPTBR" ref="a238bbb397f48622c2b00b5727f1f0c9aad35a951c84286962369d09cccf315ff6" args="" -->IPR_MVPTBR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aaae524e7a52a922387a88e31407ae3ac0"></a><!-- doxytag: member="IPR_DTB_IS" ref="a238bbb397f48622c2b00b5727f1f0c9aaae524e7a52a922387a88e31407ae3ac0" args="" -->IPR_DTB_IS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa4274e2fbde1b91fe80b567c0e97d7a2d"></a><!-- doxytag: member="IPR_CC" ref="a238bbb397f48622c2b00b5727f1f0c9aa4274e2fbde1b91fe80b567c0e97d7a2d" args="" -->IPR_CC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa56bda8c19143f6586f9b993f825b24e0"></a><!-- doxytag: member="IPR_CC_CTL" ref="a238bbb397f48622c2b00b5727f1f0c9aa56bda8c19143f6586f9b993f825b24e0" args="" -->IPR_CC_CTL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aabe01439d3e4b124759def3c87939c585"></a><!-- doxytag: member="IPR_MCSR" ref="a238bbb397f48622c2b00b5727f1f0c9aabe01439d3e4b124759def3c87939c585" args="" -->IPR_MCSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa1340edf2b07d1d4636f94e748d2fc72d"></a><!-- doxytag: member="IPR_DC_PERR_STAT" ref="a238bbb397f48622c2b00b5727f1f0c9aa1340edf2b07d1d4636f94e748d2fc72d" args="" -->IPR_DC_PERR_STAT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aabd80c9438ade29b9843059593f0e66a9"></a><!-- doxytag: member="IPR_DC_TEST_CTL" ref="a238bbb397f48622c2b00b5727f1f0c9aabd80c9438ade29b9843059593f0e66a9" args="" -->IPR_DC_TEST_CTL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa9fc91b37a0f5afddf7feb0a8a411ffdd"></a><!-- doxytag: member="IPR_DC_TEST_TAG" ref="a238bbb397f48622c2b00b5727f1f0c9aa9fc91b37a0f5afddf7feb0a8a411ffdd" args="" -->IPR_DC_TEST_TAG</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa727472c42d4bf945b7b7df3cdf2bf374"></a><!-- doxytag: member="IPR_DC_TEST_TAG_TEMP" ref="a238bbb397f48622c2b00b5727f1f0c9aa727472c42d4bf945b7b7df3cdf2bf374" args="" -->IPR_DC_TEST_TAG_TEMP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa84ba4d8c0696e39bdb0d35c37f05ebe8"></a><!-- doxytag: member="IPR_DC_MODE" ref="a238bbb397f48622c2b00b5727f1f0c9aa84ba4d8c0696e39bdb0d35c37f05ebe8" args="" -->IPR_DC_MODE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa7a6bd08778815c23072df906e6a82d59"></a><!-- doxytag: member="IPR_MAF_MODE" ref="a238bbb397f48622c2b00b5727f1f0c9aa7a6bd08778815c23072df906e6a82d59" args="" -->IPR_MAF_MODE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a238bbb397f48622c2b00b5727f1f0c9aa28050954180d5b486752df49f77007b3"></a><!-- doxytag: member="NumInternalProcRegs" ref="a238bbb397f48622c2b00b5727f1f0c9aa28050954180d5b486752df49f77007b3" args="" -->NumInternalProcRegs</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="ipr_8hh_source.html#l00126">126</a> of file <a class="el" href="ipr_8hh_source.html">ipr.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aa0c469672bd9e060411fe9582c1a06e1"></a><!-- doxytag: member="AlphaISA::mode_type" ref="aa0c469672bd9e060411fe9582c1a06e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1">AlphaISA::mode_type</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="aa0c469672bd9e060411fe9582c1a06e1a4c66c242dca9c82e55c62fb2a7dd6ba3"></a><!-- doxytag: member="mode_kernel" ref="aa0c469672bd9e060411fe9582c1a06e1a4c66c242dca9c82e55c62fb2a7dd6ba3" args="" -->mode_kernel</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa0c469672bd9e060411fe9582c1a06e1a35f7aca74479d8c34404f89ce0df0fe6"></a><!-- doxytag: member="mode_executive" ref="aa0c469672bd9e060411fe9582c1a06e1a35f7aca74479d8c34404f89ce0df0fe6" args="" -->mode_executive</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa0c469672bd9e060411fe9582c1a06e1a76d9bd274671bb28ab05a386065ef28c"></a><!-- doxytag: member="mode_supervisor" ref="aa0c469672bd9e060411fe9582c1a06e1a76d9bd274671bb28ab05a386065ef28c" args="" -->mode_supervisor</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa0c469672bd9e060411fe9582c1a06e1a54343c3dd0b7385f5772cbe12bc9bc41"></a><!-- doxytag: member="mode_user" ref="aa0c469672bd9e060411fe9582c1a06e1a54343c3dd0b7385f5772cbe12bc9bc41" args="" -->mode_user</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa0c469672bd9e060411fe9582c1a06e1aecf9acf08e60f5c3ef3158f8315215c6"></a><!-- doxytag: member="mode_number" ref="aa0c469672bd9e060411fe9582c1a06e1aecf9acf08e60f5c3ef3158f8315215c6" args="" -->mode_number</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00103">103</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="add1b209af0281827d9ac0a67747a3bf7"></a><!-- doxytag: member="AlphaISA::advancePC" ref="add1b209af0281827d9ac0a67747a3bf7" args="(PCState &amp;pc, const StaticInstPtr inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::advancePC </td>
          <td>(</td>
          <td class="paramtype">PCState &amp;&nbsp;</td>
          <td class="paramname"> <em>pc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00108">108</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="arch_2generic_2types_8hh_source.html#l00162">GenericISA::SimplePCState&lt; MachInst &gt;::advance()</a>.</p>

<p>Referenced by <a class="el" href="commit__impl_8hh_source.html#l00949">DefaultCommit&lt; Impl &gt;::commitInsts()</a>, <a class="el" href="execution__unit_8cc_source.html#l00088">ExecutionUnit::execute()</a>, <a class="el" href="branch__predictor_8cc_source.html#l00067">BranchPredictor::execute()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01442">InOrderCPU::instDone()</a>, <a class="el" href="fetch__impl_8hh_source.html#l00523">DefaultFetch&lt; Impl &gt;::lookupAndUpdateNextPC()</a>, <a class="el" href="inorder__dyn__inst_8hh_source.html#l00578">InOrderDynInst::mispredicted()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00501">BaseDynInst&lt; OzoneImpl &gt;::mispredicted()</a>, <a class="el" href="bpred__unit__impl_8hh_source.html#l00131">BPredUnit::predict()</a>, <a class="el" href="inorder__dyn__inst_8cc_source.html#l00325">InOrderDynInst::setSquashInfo()</a>, <a class="el" href="fetch__seq__unit_8cc_source.html#l00162">FetchSeqUnit::squash()</a>, <a class="el" href="iew__impl_8hh_source.html#l00455">DefaultIEW&lt; Impl &gt;::squashDueToBranch()</a>, and <a class="el" href="fetch__seq__unit_8cc_source.html#l00316">FetchSeqUnit::updateAfterContextSwitch()</a>.</p>

</div>
</div>
<a class="anchor" id="aea45c43f418ab3870323f1826f2a5038"></a><!-- doxytag: member="AlphaISA::ALT_MODE_AM" ref="aea45c43f418ab3870323f1826f2a5038" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t AlphaISA::ALT_MODE_AM </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00095">95</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">AlphaISA::TLB::translateData()</a>.</p>

</div>
</div>
<a class="anchor" id="a7480844aa2eaec6bd5e60412bf6c4a38"></a><!-- doxytag: member="AlphaISA::buildRetPC" ref="a7480844aa2eaec6bd5e60412bf6c4a38" args="(const PCState &amp;curPC, const PCState &amp;callPC)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classGenericISA_1_1SimplePCState.html">PCState</a> AlphaISA::buildRetPC </td>
          <td>(</td>
          <td class="paramtype">const PCState &amp;&nbsp;</td>
          <td class="paramname"> <em>curPC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const PCState &amp;&nbsp;</td>
          <td class="paramname"> <em>callPC</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00046">46</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="arch_2generic_2types_8hh_source.html#l00162">GenericISA::SimplePCState&lt; MachInst &gt;::advance()</a>.</p>

<p>Referenced by <a class="el" href="bpred__unit__impl_8hh_source.html#l00131">BPredUnit::predict()</a>, and <a class="el" href="bpred__unit__impl_8hh_source.html#l00246">BPredUnit::predictInOrder()</a>.</p>

</div>
</div>
<a class="anchor" id="af1f068ab16590c4aa8a0ca1d587a4cac"></a><!-- doxytag: member="AlphaISA::copyIprs" ref="af1f068ab16590c4aa8a0ca1d587a4cac" args="(ThreadContext *src, ThreadContext *dest)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::copyIprs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>dest</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0ccd89b4d19742738076f05993116ec5"></a><!-- doxytag: member="AlphaISA::copyMiscRegs" ref="a0ccd89b4d19742738076f05993116ec5" args="(ThreadContext *src, ThreadContext *dest)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::copyMiscRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>dest</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="syscall__emul_8cc_source.html#l00773">cloneFunc()</a>, and <a class="el" href="ozone_2cpu__impl_8hh_source.html#l00710">OzoneCPU&lt; Impl &gt;::OzoneTC::copyArchRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="aebb071b21eccebc7bccfcc645c4cb165"></a><!-- doxytag: member="AlphaISA::copyRegs" ref="aebb071b21eccebc7bccfcc645c4cb165" args="(ThreadContext *src, ThreadContext *dest)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::copyRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>dest</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="syscall__emul_8cc_source.html#l00773">cloneFunc()</a>, <a class="el" href="simple__thread_8cc_source.html#l00211">SimpleThread::copyArchRegs()</a>, <a class="el" href="thread__context__impl_8hh_source.html#l00169">O3ThreadContext&lt; Impl &gt;::copyArchRegs()</a>, and <a class="el" href="inorder_2thread__context_8cc_source.html#l00156">InOrderThreadContext::copyArchRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="aef30743e4d38e3498eb69d368026c8f8"></a><!-- doxytag: member="AlphaISA::decodeInst" ref="aef30743e4d38e3498eb69d368026c8f8" args="(ExtMachInst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> AlphaISA::decodeInst </td>
          <td>(</td>
          <td class="paramtype">ExtMachInst&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a36b44188d4a889f9397dca5549e44a54"></a><!-- doxytag: member="AlphaISA::DTB_ASN_ASN" ref="a36b44188d4a889f9397dca5549e44a54" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::DTB_ASN_ASN </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00070">70</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>References <a class="el" href="ev5_8hh_source.html#l00042">AsnMask</a>.</p>

<p>Referenced by <a class="el" href="alpha_2utility_8hh_source.html#l00114">getExecutingAsid()</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">AlphaISA::TLB::translateData()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00371">AlphaISA::TLB::translateInst()</a>.</p>

</div>
</div>
<a class="anchor" id="ad60009a95542d624d42cf5134774bda8"></a><!-- doxytag: member="AlphaISA::DTB_CM_CM" ref="ad60009a95542d624d42cf5134774bda8" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t AlphaISA::DTB_CM_CM </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00096">96</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">AlphaISA::TLB::translateData()</a>.</p>

</div>
</div>
<a class="anchor" id="a81680a8f0a79643e10fc7337821f5f37"></a><!-- doxytag: member="AlphaISA::DTB_PTE_ASMA" ref="a81680a8f0a79643e10fc7337821f5f37" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::DTB_PTE_ASMA </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00078">78</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a4cba73d4105288236ba519f745492c0b"></a><!-- doxytag: member="AlphaISA::DTB_PTE_FONR" ref="a4cba73d4105288236ba519f745492c0b" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::DTB_PTE_FONR </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00075">75</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a32962f01b9ce7d53ebea64779cb769ba"></a><!-- doxytag: member="AlphaISA::DTB_PTE_FONW" ref="a32962f01b9ce7d53ebea64779cb769ba" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::DTB_PTE_FONW </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00076">76</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a4d5fad955e0b9ccad5b4e7d7820fa01c"></a><!-- doxytag: member="AlphaISA::DTB_PTE_GH" ref="a4d5fad955e0b9ccad5b4e7d7820fa01c" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::DTB_PTE_GH </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00077">77</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a0f147507d2a1a5437426ab7231e4a3d5"></a><!-- doxytag: member="AlphaISA::DTB_PTE_PPN" ref="a0f147507d2a1a5437426ab7231e4a3d5" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::DTB_PTE_PPN </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00071">71</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>References <a class="el" href="ev5_8hh_source.html#l00053">PAddrImplBits</a>, <a class="el" href="alpha_2isa__traits_8hh_source.html#l00051">PageShift</a>, and <a class="el" href="base_2types_8hh_source.html#l00046">ULL</a>.</p>

</div>
</div>
<a class="anchor" id="a76be4c8ee9a4f1e3f22b6d2b7ac4bfa8"></a><!-- doxytag: member="AlphaISA::DTB_PTE_XRE" ref="a76be4c8ee9a4f1e3f22b6d2b7ac4bfa8" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::DTB_PTE_XRE </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00073">73</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a310e34dbbc9219cdeb9c877e6d0bd1f7"></a><!-- doxytag: member="AlphaISA::DTB_PTE_XWE" ref="a310e34dbbc9219cdeb9c877e6d0bd1f7" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::DTB_PTE_XWE </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00074">74</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a987c52c68a58330cf13bb0142bf8bd97"></a><!-- doxytag: member="AlphaISA::getArgument" ref="a987c52c68a58330cf13bb0142bf8bd97" args="(ThreadContext *tc, int &amp;number, uint16_t size, bool fp)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t AlphaISA::getArgument </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&nbsp;</td>
          <td class="paramname"> <em>number</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&nbsp;</td>
          <td class="paramname"> <em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>fp</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="arguments_8cc_source.html#l00053">Arguments::getArg()</a>, and <a class="el" href="events_8cc_source.html#l00071">Linux::UDelayEvent::process()</a>.</p>

</div>
</div>
<a class="anchor" id="abb48fd2963e6ebf6b013e5546f1f7d87"></a><!-- doxytag: member="AlphaISA::getExecutingAsid" ref="abb48fd2963e6ebf6b013e5546f1f7d87" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t AlphaISA::getExecutingAsid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00114">114</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="ev5_8hh_source.html#l00070">DTB_ASN_ASN()</a>, <a class="el" href="ipr_8hh_source.html#l00197">IPR_DTB_ASN</a>, and <a class="el" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">ThreadContext::readMiscRegNoEffect()</a>.</p>

<p>Referenced by <a class="el" href="exetrace_8cc_source.html#l00059">Trace::ExeTracerRecord::traceInst()</a>.</p>

</div>
</div>
<a class="anchor" id="a7956606c6fe17700d24242789ae5002c"></a><!-- doxytag: member="AlphaISA::getTargetThread" ref="a7956606c6fe17700d24242789ae5002c" args="(TC *tc)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class TC &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">unsigned AlphaISA::getTargetThread </td>
          <td>(</td>
          <td class="paramtype">TC *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2mt_8hh_source.html#l00062">62</a> of file <a class="el" href="alpha_2mt_8hh_source.html">mt.hh</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00084">fatal</a>.</p>

<p>Referenced by <a class="el" href="inorder__dyn__inst_8cc_source.html#l00470">InOrderDynInst::readRegOtherThread()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01340">InOrderCPU::readRegOtherThread()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01360">InOrderCPU::setRegOtherThread()</a>.</p>

</div>
</div>
<a class="anchor" id="a9f62368d1287f246b4026dfb6206bc4d"></a><!-- doxytag: member="AlphaISA::getVirtProcNum" ref="a9f62368d1287f246b4026dfb6206bc4d" args="(TC *tc)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class TC &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">unsigned AlphaISA::getVirtProcNum </td>
          <td>(</td>
          <td class="paramtype">TC *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2mt_8hh_source.html#l00053">53</a> of file <a class="el" href="alpha_2mt_8hh_source.html">mt.hh</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00084">fatal</a>.</p>

</div>
</div>
<a class="anchor" id="af38328bf4f81800355569f564ad9a2ae"></a><!-- doxytag: member="AlphaISA::handleIprRead" ref="af38328bf4f81800355569f564ad9a2ae" args="(ThreadContext *xc, Packet *pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCycles.html">Cycles</a> AlphaISA::handleIprRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classPacket.html">Packet</a> *&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2mmapped__ipr_8hh_source.html#l00048">48</a> of file <a class="el" href="alpha_2mmapped__ipr_8hh_source.html">mmapped_ipr.hh</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00239">TimingSimpleCPU::handleReadPacket()</a>, <a class="el" href="o3_2lsq__unit_8hh_source.html#l00567">LSQUnit&lt; Impl &gt;::read()</a>, and <a class="el" href="atomic_8cc_source.html#l00265">AtomicSimpleCPU::readMem()</a>.</p>

</div>
</div>
<a class="anchor" id="ab5b2018349c01ed3a5a1506d2dffadbe"></a><!-- doxytag: member="AlphaISA::handleIprWrite" ref="ab5b2018349c01ed3a5a1506d2dffadbe" args="(ThreadContext *xc, Packet *pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCycles.html">Cycles</a> AlphaISA::handleIprWrite </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classPacket.html">Packet</a> *&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2mmapped__ipr_8hh_source.html#l00055">55</a> of file <a class="el" href="alpha_2mmapped__ipr_8hh_source.html">mmapped_ipr.hh</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00448">TimingSimpleCPU::handleWritePacket()</a>, <a class="el" href="o3_2lsq__unit__impl_8hh_source.html#l00738">LSQUnit&lt; Impl &gt;::writebackStores()</a>, and <a class="el" href="atomic_8cc_source.html#l00353">AtomicSimpleCPU::writeMem()</a>.</p>

</div>
</div>
<a class="anchor" id="a00333a272d42606a01cc33c81999a58b"></a><!-- doxytag: member="AlphaISA::handleLockedRead" ref="a00333a272d42606a01cc33c81999a58b" args="(XC *xc, Request *req)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::handleLockedRead </td>
          <td>(</td>
          <td class="paramtype">XC *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRequest.html">Request</a> *&nbsp;</td>
          <td class="paramname"> <em>req</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2locked__mem_8hh_source.html#l00090">90</a> of file <a class="el" href="alpha_2locked__mem_8hh_source.html">locked_mem.hh</a>.</p>

<p>References <a class="el" href="request_8hh_source.html#l00365">Request::getPaddr()</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00068">MISCREG_LOCKADDR</a>, and <a class="el" href="alpha_2registers_8hh_source.html#l00067">MISCREG_LOCKFLAG</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00743">TimingSimpleCPU::completeDataAccess()</a>, <a class="el" href="cache__unit_8cc_source.html#l00979">CacheUnit::processCacheCompletion()</a>, <a class="el" href="o3_2lsq__unit_8hh_source.html#l00567">LSQUnit&lt; Impl &gt;::read()</a>, and <a class="el" href="atomic_8cc_source.html#l00265">AtomicSimpleCPU::readMem()</a>.</p>

</div>
</div>
<a class="anchor" id="aae6ad66df5dfd5de14b36293aaf2e7f1"></a><!-- doxytag: member="AlphaISA::handleLockedSnoop" ref="aae6ad66df5dfd5de14b36293aaf2e7f1" args="(XC *xc, PacketPtr pkt, Addr cacheBlockMask)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::handleLockedSnoop </td>
          <td>(</td>
          <td class="paramtype">XC *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>cacheBlockMask</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2locked__mem_8hh_source.html#l00069">69</a> of file <a class="el" href="alpha_2locked__mem_8hh_source.html">locked_mem.hh</a>.</p>

<p>References <a class="el" href="packet_8hh_source.html#l00552">Packet::getAddr()</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00068">MISCREG_LOCKADDR</a>, and <a class="el" href="alpha_2registers_8hh_source.html#l00067">MISCREG_LOCKFLAG</a>.</p>

<p>Referenced by <a class="el" href="o3_2lsq__unit__impl_8hh_source.html#l00418">LSQUnit&lt; Impl &gt;::checkSnoop()</a>.</p>

</div>
</div>
<a class="anchor" id="afe89448e9773892287b1caf80a0df12b"></a><!-- doxytag: member="AlphaISA::handleLockedWrite" ref="afe89448e9773892287b1caf80a0df12b" args="(XC *xc, Request *req)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::handleLockedWrite </td>
          <td>(</td>
          <td class="paramtype">XC *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRequest.html">Request</a> *&nbsp;</td>
          <td class="paramname"> <em>req</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2locked__mem_8hh_source.html#l00099">99</a> of file <a class="el" href="alpha_2locked__mem_8hh_source.html">locked_mem.hh</a>.</p>

<p>References <a class="el" href="request_8hh_source.html#l00365">Request::getPaddr()</a>, <a class="el" href="request_8hh_source.html#l00520">Request::isUncacheable()</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00068">MISCREG_LOCKADDR</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00067">MISCREG_LOCKFLAG</a>, <a class="el" href="request_8hh_source.html#l00476">Request::setExtraData()</a>, and <a class="el" href="base_2misc_8hh_source.html#l00136">warn</a>.</p>

<p>Referenced by <a class="el" href="cache__unit_8cc_source.html#l00827">CacheUnit::doCacheAccess()</a>, <a class="el" href="timing_8cc_source.html#l00259">TimingSimpleCPU::sendData()</a>, <a class="el" href="o3_2lsq__unit__impl_8hh_source.html#l00738">LSQUnit&lt; Impl &gt;::writebackStores()</a>, and <a class="el" href="atomic_8cc_source.html#l00353">AtomicSimpleCPU::writeMem()</a>.</p>

</div>
</div>
<a class="anchor" id="a95f34da1a383722d1e64b076a35cdcd9"></a><!-- doxytag: member="AlphaISA::ICM_CM" ref="a95f34da1a383722d1e64b076a35cdcd9" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t AlphaISA::ICM_CM </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00097">97</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00371">AlphaISA::TLB::translateInst()</a>.</p>

</div>
</div>
<a class="anchor" id="ad98e58e7430195419d36c46d7bfb1af2"></a><!-- doxytag: member="AlphaISA::ICSR_FPE" ref="ad98e58e7430195419d36c46d7bfb1af2" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::ICSR_FPE </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00093">93</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a77a0dc059f8e677358c55c3c206ea78b"></a><!-- doxytag: member="AlphaISA::ICSR_SDE" ref="a77a0dc059f8e677358c55c3c206ea78b" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::ICSR_SDE </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00091">91</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a1296f5f4491f6eafcd4cac6c96b2ceb4"></a><!-- doxytag: member="AlphaISA::ICSR_SPE" ref="a1296f5f4491f6eafcd4cac6c96b2ceb4" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::ICSR_SPE </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00092">92</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a06411429ba06d7939a3aedc9099788eb"></a><!-- doxytag: member="AlphaISA::initCPU" ref="a06411429ba06d7939a3aedc9099788eb" args="(ThreadContext *tc, int cpuId)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::initCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>cpuId</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00065">TimingSimpleCPU::init()</a>, <a class="el" href="atomic_8cc_source.html#l00083">AtomicSimpleCPU::init()</a>, <a class="el" href="ozone_2cpu__impl_8hh_source.html#l00373">OzoneCPU&lt; Impl &gt;::init()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00645">FullO3CPU&lt; Impl &gt;::init()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00785">InOrderCPU::init()</a>.</p>

</div>
</div>
<a class="anchor" id="ab1a2b6460dff5af1c61705fefbc74869"></a><!-- doxytag: member="AlphaISA::initializeIprTable" ref="ab1a2b6460dff5af1c61705fefbc74869" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::initializeIprTable </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="alpha_2isa_8cc_source.html#l00044">AlphaISA::ISA::params()</a>.</p>

</div>
</div>
<a class="anchor" id="adad5b267894a6709b10c84584c0a4c4c"></a><!-- doxytag: member="AlphaISA::initIPRs" ref="adad5b267894a6709b10c84584c0a4c4c" args="(ThreadContext *tc, int cpuId)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::initIPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>cpuId</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a166daa198f05f80c18b5249f18a0675e"></a><!-- doxytag: member="AlphaISA::inUserMode" ref="a166daa198f05f80c18b5249f18a0675e" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::inUserMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00056">56</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="ipr_8hh_source.html#l00198">IPR_DTB_CM</a>, and <a class="el" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">ThreadContext::readMiscRegNoEffect()</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00427">BaseSimpleCPU::postExecute()</a>, and <a class="el" href="exetrace_8cc_source.html#l00059">Trace::ExeTracerRecord::traceInst()</a>.</p>

</div>
</div>
<a class="anchor" id="a7d31db1cc7ca61db4f288b9e525922e1"></a><!-- doxytag: member="AlphaISA::IprIsReadable" ref="a7d31db1cc7ca61db4f288b9e525922e1" args="(int index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::IprIsReadable </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>index</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ipr_8hh_source.html#l00227">227</a> of file <a class="el" href="ipr_8hh_source.html">ipr.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aa3cf21b4a9cdea68799e13e18f44d3d4"></a><!-- doxytag: member="AlphaISA::IprIsWritable" ref="aa3cf21b4a9cdea68799e13e18f44d3d4" args="(int index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::IprIsWritable </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>index</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ipr_8hh_source.html#l00221">221</a> of file <a class="el" href="ipr_8hh_source.html">ipr.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ae30e2a62fc7b8017254375687db343ee"></a><!-- doxytag: member="AlphaISA::IsK0Seg" ref="ae30e2a62fc7b8017254375687db343ee" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::IsK0Seg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00084">84</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="alpha_2isa__traits_8hh_source.html#l00071">K0SegBase</a>, and <a class="el" href="alpha_2isa__traits_8hh_source.html#l00072">K0SegEnd</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00157">AlphaISA::RemoteGDB::acc()</a>, and <a class="el" href="tru64__events_8cc_source.html#l00052">BadAddrEvent::process()</a>.</p>

</div>
</div>
<a class="anchor" id="ab93fa394a0732944836267b5ca194e99"></a><!-- doxytag: member="AlphaISA::IsK1Seg" ref="ab93fa394a0732944836267b5ca194e99" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::IsK1Seg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00088">88</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="alpha_2isa__traits_8hh_source.html#l00075">K1SegBase</a>, and <a class="el" href="alpha_2isa__traits_8hh_source.html#l00076">K1SegEnd</a>.</p>

</div>
</div>
<a class="anchor" id="a2451f4cdda3759a112904a5bf9adc948"></a><!-- doxytag: member="AlphaISA::IsUSeg" ref="a2451f4cdda3759a112904a5bf9adc948" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::IsUSeg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00081">81</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="alpha_2isa__traits_8hh_source.html#l00067">USegBase</a>, and <a class="el" href="alpha_2isa__traits_8hh_source.html#l00068">USegEnd</a>.</p>

</div>
</div>
<a class="anchor" id="aad79c10d320bef0ef127913e19eb2c5d"></a><!-- doxytag: member="AlphaISA::ITB_ASN_ASN" ref="aad79c10d320bef0ef127913e19eb2c5d" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::ITB_ASN_ASN </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00080">80</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>References <a class="el" href="ev5_8hh_source.html#l00042">AsnMask</a>.</p>

</div>
</div>
<a class="anchor" id="a198dd6b2a31db4d72de90c9e4d02d9fc"></a><!-- doxytag: member="AlphaISA::ITB_PTE_ASMA" ref="a198dd6b2a31db4d72de90c9e4d02d9fc" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::ITB_PTE_ASMA </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00087">87</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a6fd8f27f8a622d14744aaa0fc16ef7d2"></a><!-- doxytag: member="AlphaISA::ITB_PTE_FONR" ref="a6fd8f27f8a622d14744aaa0fc16ef7d2" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::ITB_PTE_FONR </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00084">84</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aa80ea9dd70abdb33c458d4f99d4b3491"></a><!-- doxytag: member="AlphaISA::ITB_PTE_FONW" ref="aa80ea9dd70abdb33c458d4f99d4b3491" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::ITB_PTE_FONW </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00085">85</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a9640ea9e1d42b4e0f47250c7efe687f9"></a><!-- doxytag: member="AlphaISA::ITB_PTE_GH" ref="a9640ea9e1d42b4e0f47250c7efe687f9" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::ITB_PTE_GH </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00086">86</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a6c2a97078ce2e44d3f04ee016e712c48"></a><!-- doxytag: member="AlphaISA::ITB_PTE_PPN" ref="a6c2a97078ce2e44d3f04ee016e712c48" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::ITB_PTE_PPN </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00081">81</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>References <a class="el" href="ev5_8hh_source.html#l00053">PAddrImplBits</a>, <a class="el" href="alpha_2isa__traits_8hh_source.html#l00051">PageShift</a>, and <a class="el" href="base_2types_8hh_source.html#l00046">ULL</a>.</p>

</div>
</div>
<a class="anchor" id="ad24b14426f25156fcab0dfea1992ebff"></a><!-- doxytag: member="AlphaISA::ITB_PTE_XRE" ref="ad24b14426f25156fcab0dfea1992ebff" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::ITB_PTE_XRE </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00083">83</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a3429ac3cc50f87a6522ce09b611ea974"></a><!-- doxytag: member="AlphaISA::K0Seg2Phys" ref="a3429ac3cc50f87a6522ce09b611ea974" args="(Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::K0Seg2Phys </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00085">85</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="alpha_2isa__traits_8hh_source.html#l00071">K0SegBase</a>.</p>

<p>Referenced by <a class="el" href="tru64__events_8cc_source.html#l00052">BadAddrEvent::process()</a>.</p>

</div>
</div>
<a class="anchor" id="abc69618d54387c9a11fd925d652029be"></a><!-- doxytag: member="AlphaISA::kernel_pte_lookup" ref="abc69618d54387c9a11fd925d652029be" args="(PortProxy &amp;mem, Addr ptbr, VAddr vaddr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structAlphaISA_1_1PageTableEntry.html">PageTableEntry</a> AlphaISA::kernel_pte_lookup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPortProxy.html">PortProxy</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>ptbr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">VAddr&nbsp;</td>
          <td class="paramname"> <em>vaddr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00157">AlphaISA::RemoteGDB::acc()</a>.</p>

</div>
</div>
<a class="anchor" id="a1d43dec6cc4c104201ca82a0b2a28d56"></a><!-- doxytag: member="AlphaISA::MCSR_SP" ref="a1d43dec6cc4c104201ca82a0b2a28d56" args="(uint64_t reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t AlphaISA::MCSR_SP </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00089">89</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a9a4cdce6243495f64ef6cc1c6912da10"></a><!-- doxytag: member="AlphaISA::Opcode" ref="a9a4cdce6243495f64ef6cc1c6912da10" args="(MachInst inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::Opcode </td>
          <td>(</td>
          <td class="paramtype">MachInst&nbsp;</td>
          <td class="paramname"> <em>inst</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00105">105</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2faults_8cc_source.html#l00142">AlphaISA::DtbFault::invoke()</a>.</p>

</div>
</div>
<a class="anchor" id="a85201164b9da471550f01069be9d1e7d"></a><!-- doxytag: member="AlphaISA::PAddrIprSpace" ref="a85201164b9da471550f01069be9d1e7d" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::PAddrIprSpace </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00052">52</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>References <a class="el" href="base_2types_8hh_source.html#l00046">ULL</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00205">AlphaISA::TLB::checkCacheability()</a>.</p>

</div>
</div>
<a class="anchor" id="a890ffda2717ffc0e2cd0e9f80b90fad2"></a><!-- doxytag: member="AlphaISA::PcPAL" ref="a890ffda2717ffc0e2cd0e9f80b90fad2" args="(Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool AlphaISA::PcPAL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00069">69</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00157">AlphaISA::RemoteGDB::acc()</a>, <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00210">AlphaISA::RemoteGDB::getregs()</a>, <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00239">AlphaISA::RemoteGDB::setregs()</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">AlphaISA::TLB::translateData()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00371">AlphaISA::TLB::translateInst()</a>.</p>

</div>
</div>
<a class="anchor" id="a1305e32166e725ed6b030319f1ce8681"></a><!-- doxytag: member="AlphaISA::Phys2K0Seg" ref="a1305e32166e725ed6b030319f1ce8681" args="(Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::Phys2K0Seg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00061">61</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>References <a class="el" href="alpha_2isa__traits_8hh_source.html#l00071">K0SegBase</a>, <a class="el" href="ev5_8hh_source.html#l00056">PAddrUncachedBit40</a>, <a class="el" href="ev5_8hh_source.html#l00057">PAddrUncachedBit43</a>, and <a class="el" href="ev5_8hh_source.html#l00058">PAddrUncachedMask</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2system_8cc_source.html#l00210">AlphaSystem::setAlphaAccess()</a>.</p>

</div>
</div>
<a class="anchor" id="a7011d6b73edace006e7c43b09d9ae703"></a><!-- doxytag: member="AlphaISA::PteAddr" ref="a7011d6b73edace006e7c43b09d9ae703" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::PteAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00078">78</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="alpha_2isa__traits_8hh_source.html#l00064">PteMask</a>, and <a class="el" href="alpha_2isa__traits_8hh_source.html#l00061">PteShift</a>.</p>

<p>Referenced by <a class="el" href="alpha_2pagetable_8hh_source.html#l00060">AlphaISA::VAddr::level1()</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00058">AlphaISA::VAddr::level2()</a>, and <a class="el" href="alpha_2pagetable_8hh_source.html#l00056">AlphaISA::VAddr::level3()</a>.</p>

</div>
</div>
<a class="anchor" id="a5fb6bfaf48ec71f9e3354545d3aa85ff"></a><!-- doxytag: member="AlphaISA::Ra" ref="a5fb6bfaf48ec71f9e3354545d3aa85ff" args="(MachInst inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int AlphaISA::Ra </td>
          <td>(</td>
          <td class="paramtype">MachInst&nbsp;</td>
          <td class="paramname"> <em>inst</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00106">106</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2faults_8cc_source.html#l00142">AlphaISA::DtbFault::invoke()</a>.</p>

</div>
</div>
<a class="anchor" id="a31ed8a5ee9eabb285172c3e8b40e0427"></a><!-- doxytag: member="AlphaISA::RoundPage" ref="a31ed8a5ee9eabb285172c3e8b40e0427" args="(Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::RoundPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00095">95</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="alpha_2isa__traits_8hh_source.html#l00052">PageBytes</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00157">AlphaISA::RemoteGDB::acc()</a>.</p>

</div>
</div>
<a class="anchor" id="a5332f270f0e4bfa4ae479c48c4c31a56"></a><!-- doxytag: member="AlphaISA::skipFunction" ref="a5332f270f0e4bfa4ae479c48c4c31a56" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::skipFunction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="system__events_8cc_source.html#l00043">SkipFuncEvent::process()</a>.</p>

</div>
</div>
<a class="anchor" id="a65b7ec798c399b980dc23332b8684a0b"></a><!-- doxytag: member="AlphaISA::startupCPU" ref="a65b7ec798c399b980dc23332b8684a0b" args="(ThreadContext *tc, int cpuId)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::startupCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>cpuId</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00070">70</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="classThreadContext.html#a33f0fb994d7ace7a98f25e61a6580f75">ThreadContext::activate()</a>.</p>

<p>Referenced by <a class="el" href="sim_2system_8cc_source.html#l00259">System::initState()</a>.</p>

</div>
</div>
<a class="anchor" id="aa30de8739aa107005b5f69984513fc8f"></a><!-- doxytag: member="AlphaISA::TruncPage" ref="aa30de8739aa107005b5f69984513fc8f" args="(Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::TruncPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2utility_8hh_source.html#l00091">91</a> of file <a class="el" href="alpha_2utility_8hh_source.html">utility.hh</a>.</p>

<p>References <a class="el" href="alpha_2isa__traits_8hh_source.html#l00052">PageBytes</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00157">AlphaISA::RemoteGDB::acc()</a>.</p>

</div>
</div>
<a class="anchor" id="a06a35d8f74d0d30584c5962c5b15e4bd"></a><!-- doxytag: member="AlphaISA::VAddrImpl" ref="a06a35d8f74d0d30584c5962c5b15e4bd" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::VAddrImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00046">46</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>References <a class="el" href="ev5_8hh_source.html#l00044">VAddrImplMask</a>.</p>

</div>
</div>
<a class="anchor" id="a8ef9303074541727ee9a1fdb7fa29c69"></a><!-- doxytag: member="AlphaISA::VAddrOffset" ref="a8ef9303074541727ee9a1fdb7fa29c69" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::VAddrOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00048">48</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>References <a class="el" href="alpha_2isa__traits_8hh_source.html#l00054">PageOffset</a>.</p>

</div>
</div>
<a class="anchor" id="ac33810d23de17bbfa808c6b9e4e35887"></a><!-- doxytag: member="AlphaISA::VAddrSpaceEV5" ref="ac33810d23de17bbfa808c6b9e4e35887" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::VAddrSpaceEV5 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00049">49</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a9959ff43372ace452f37b2e12552484d"></a><!-- doxytag: member="AlphaISA::VAddrSpaceEV6" ref="a9959ff43372ace452f37b2e12552484d" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::VAddrSpaceEV6 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00050">50</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">AlphaISA::TLB::translateData()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00371">AlphaISA::TLB::translateInst()</a>.</p>

</div>
</div>
<a class="anchor" id="a6ffa81e21e2eb5e447ece4abf6a70d78"></a><!-- doxytag: member="AlphaISA::VAddrVPN" ref="a6ffa81e21e2eb5e447ece4abf6a70d78" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::VAddrVPN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00047">47</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>References <a class="el" href="alpha_2isa__traits_8hh_source.html#l00051">PageShift</a>.</p>

</div>
</div>
<a class="anchor" id="a185bad43d010a8667616844f8476a57f"></a><!-- doxytag: member="AlphaISA::vtophys" ref="a185bad43d010a8667616844f8476a57f" args="(ThreadContext *tc, Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::vtophys </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2vtophys_8cc_source.html#l00066">66</a> of file <a class="el" href="arm_2vtophys_8cc_source.html">vtophys.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a97aaf5bc76cca900eb38eadd7e8b0db5"></a><!-- doxytag: member="AlphaISA::vtophys" ref="a97aaf5bc76cca900eb38eadd7e8b0db5" args="(Addr vaddr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> AlphaISA::vtophys </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arm_2vtophys_8cc_source.html#l00060">60</a> of file <a class="el" href="arm_2vtophys_8cc_source.html">vtophys.cc</a>.</p>

<p>Referenced by <a class="el" href="ozone_2cpu__impl_8hh_source.html#l00435">OzoneCPU&lt; Impl &gt;::dbg_vtophys()</a>, <a class="el" href="checker_2cpu_8cc_source.html#l00324">CheckerCPU::dbg_vtophys()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00309">BaseSimpleCPU::dbg_vtophys()</a>, <a class="el" href="fs__translating__port__proxy_8cc_source.html#l00105">FSTranslatingPortProxy::memsetBlob()</a>, <a class="el" href="fs__translating__port__proxy_8cc_source.html#l00071">FSTranslatingPortProxy::readBlob()</a>, <a class="el" href="sinic_8cc_source.html#l00305">Sinic::Device::write()</a>, and <a class="el" href="fs__translating__port__proxy_8cc_source.html#l00088">FSTranslatingPortProxy::writeBlob()</a>.</p>

</div>
</div>
<a class="anchor" id="ac1e586c013057b642701d473139aa444"></a><!-- doxytag: member="AlphaISA::zeroRegisters" ref="ac1e586c013057b642701d473139aa444" args="(CPU *cpu)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class CPU &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::zeroRegisters </td>
          <td>(</td>
          <td class="paramtype">CPU *&nbsp;</td>
          <td class="paramname"> <em>cpu</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8cc_source.html#l00066">66</a> of file <a class="el" href="ev5_8cc_source.html">ev5.cc</a>.</p>

<p>References <a class="el" href="alpha_2registers_8hh_source.html#l00074">ZeroReg</a>.</p>

</div>
</div>
<a class="anchor" id="ae69d09a8a385eb3239db7d28788f9f3f"></a><!-- doxytag: member="AlphaISA::zeroRegisters" ref="ae69d09a8a385eb3239db7d28788f9f3f" args="(TC *tc)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class TC &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void AlphaISA::zeroRegisters </td>
          <td>(</td>
          <td class="paramtype">TC *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Function to insure <a class="el" href="classAlphaISA_1_1ISA.html">ISA</a> semantics about 0 registers. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>tc</em>&nbsp;</td><td>The thread context. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<hr/><h2>Variable Documentation</h2>
<a class="anchor" id="a237e65d4166ea627176530ae9131aa37"></a><!-- doxytag: member="AlphaISA::AsnMask" ref="a237e65d4166ea627176530ae9131aa37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t <a class="el" href="namespaceAlphaISA.html#a237e65d4166ea627176530ae9131aa37">AlphaISA::AsnMask</a> = ULL(0xff)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00042">42</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>Referenced by <a class="el" href="ev5_8hh_source.html#l00070">DTB_ASN_ASN()</a>, and <a class="el" href="ev5_8hh_source.html#l00080">ITB_ASN_ASN()</a>.</p>

</div>
</div>
<a class="anchor" id="af62b3270f399ada398e553b8930faf09"></a><!-- doxytag: member="AlphaISA::break_ipl" ref="af62b3270f399ada398e553b8930faf09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="namespaceAlphaISA.html#af62b3270f399ada398e553b8930faf09">AlphaISA::break_ipl</a> = -1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8cc_source.html#l00199">199</a> of file <a class="el" href="ev5_8cc_source.html">ev5.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a931e103bf7d96c187393b21386f60642"></a><!-- doxytag: member="AlphaISA::CurThreadInfoImplemented" ref="a931e103bf7d96c187393b21386f60642" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool <a class="el" href="namespaceAlphaISA.html#a931e103bf7d96c187393b21386f60642">AlphaISA::CurThreadInfoImplemented</a> = true</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00133">133</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="threadinfo_8hh_source.html#l00078">Linux::ThreadInfo::curThreadInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="a9764d61c0025180da06a8edb72ddb48d"></a><!-- doxytag: member="AlphaISA::CurThreadInfoReg" ref="a9764d61c0025180da06a8edb72ddb48d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#a9764d61c0025180da06a8edb72ddb48d">AlphaISA::CurThreadInfoReg</a> = AlphaISA::IPR_PALtemp23</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00134">134</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="threadinfo_8hh_source.html#l00078">Linux::ThreadInfo::curThreadInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="afe6bacf01d5755634b73a86f5d664c3a"></a><!-- doxytag: member="AlphaISA::FirstArgumentReg" ref="afe6bacf01d5755634b73a86f5d664c3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a> <a class="el" href="namespaceAlphaISA.html#afe6bacf01d5755634b73a86f5d664c3a">AlphaISA::FirstArgumentReg</a> = 16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00084">84</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a8c7767b5b88c4099221c5ab33a1c67ca"></a><!-- doxytag: member="AlphaISA::FramePointerReg" ref="a8c7767b5b88c4099221c5ab33a1c67ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a> <a class="el" href="namespaceAlphaISA.html#a8c7767b5b88c4099221c5ab33a1c67ca">AlphaISA::FramePointerReg</a> = 15</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00081">81</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ae40b1f9aedcfdf23e7003f220ce71fd2"></a><!-- doxytag: member="AlphaISA::GlobalPointerReg" ref="ae40b1f9aedcfdf23e7003f220ce71fd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a> <a class="el" href="namespaceAlphaISA.html#ae40b1f9aedcfdf23e7003f220ce71fd2">AlphaISA::GlobalPointerReg</a> = 29</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00077">77</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2process_8cc_source.html#l00188">AlphaLiveProcess::initState()</a>.</p>

</div>
</div>
<a class="anchor" id="a63ca5e3be345f0a0617b307b42902b45"></a><!-- doxytag: member="AlphaISA::HasUnalignedMemAcc" ref="a63ca5e3be345f0a0617b307b42902b45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool <a class="el" href="namespaceAlphaISA.html#a63ca5e3be345f0a0617b307b42902b45">AlphaISA::HasUnalignedMemAcc</a> = false</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00131">131</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="o3_2lsq__unit__impl_8hh_source.html#l00090">LSQUnit&lt; Impl &gt;::completeDataAccess()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00992">BaseDynInst&lt; Impl &gt;::initiateTranslation()</a>, <a class="el" href="o3_2lsq__unit_8hh_source.html#l00567">LSQUnit&lt; Impl &gt;::read()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00870">BaseDynInst&lt; Impl &gt;::readMem()</a>, <a class="el" href="o3_2lsq__unit__impl_8hh_source.html#l01190">LSQUnit&lt; Impl &gt;::recvRetry()</a>, <a class="el" href="o3_2lsq__unit__impl_8hh_source.html#l00955">LSQUnit&lt; Impl &gt;::squash()</a>, <a class="el" href="o3_2lsq__unit_8hh_source.html#l00904">LSQUnit&lt; Impl &gt;::write()</a>, <a class="el" href="o3_2lsq__unit__impl_8hh_source.html#l00738">LSQUnit&lt; Impl &gt;::writebackStores()</a>, and <a class="el" href="base__dyn__inst_8hh_source.html#l00929">BaseDynInst&lt; Impl &gt;::writeMem()</a>.</p>

</div>
</div>
<a class="anchor" id="a5400504f79ff4501ded06ac88b000cb0"></a><!-- doxytag: member="AlphaISA::IprToMiscRegIndex" ref="a5400504f79ff4501ded06ac88b000cb0" args="[MaxInternalProcRegs]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="namespaceAlphaISA.html#a5400504f79ff4501ded06ac88b000cb0">AlphaISA::IprToMiscRegIndex</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ipr_8cc_source.html#l00126">126</a> of file <a class="el" href="ipr_8cc_source.html">ipr.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ada2e3f0762964606829618f7d3766ed6"></a><!-- doxytag: member="AlphaISA::K0SegBase" ref="ada2e3f0762964606829618f7d3766ed6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#ada2e3f0762964606829618f7d3766ed6">AlphaISA::K0SegBase</a> = ULL(0xfffffc0000000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00071">71</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00157">AlphaISA::RemoteGDB::acc()</a>, <a class="el" href="alpha_2utility_8hh_source.html#l00084">IsK0Seg()</a>, <a class="el" href="alpha_2utility_8hh_source.html#l00085">K0Seg2Phys()</a>, and <a class="el" href="ev5_8hh_source.html#l00061">Phys2K0Seg()</a>.</p>

</div>
</div>
<a class="anchor" id="ac985fca2d64fffc8f22b37448a188ac6"></a><!-- doxytag: member="AlphaISA::K0SegEnd" ref="ac985fca2d64fffc8f22b37448a188ac6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#ac985fca2d64fffc8f22b37448a188ac6">AlphaISA::K0SegEnd</a> = ULL(0xfffffdffffffffff)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00072">72</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="alpha_2utility_8hh_source.html#l00084">IsK0Seg()</a>.</p>

</div>
</div>
<a class="anchor" id="a4b9d79355b5a2baeebb70e02e5fa6aa4"></a><!-- doxytag: member="AlphaISA::K1SegBase" ref="a4b9d79355b5a2baeebb70e02e5fa6aa4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#a4b9d79355b5a2baeebb70e02e5fa6aa4">AlphaISA::K1SegBase</a> = ULL(0xfffffe0000000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00075">75</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="alpha_2utility_8hh_source.html#l00088">IsK1Seg()</a>.</p>

</div>
</div>
<a class="anchor" id="ac2b3119ddde461989439ffb94643d012"></a><!-- doxytag: member="AlphaISA::K1SegEnd" ref="ac2b3119ddde461989439ffb94643d012" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#ac2b3119ddde461989439ffb94643d012">AlphaISA::K1SegEnd</a> = ULL(0xffffffffffffffff)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00076">76</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="alpha_2utility_8hh_source.html#l00088">IsK1Seg()</a>.</p>

</div>
</div>
<a class="anchor" id="ac21e8c9cdd177b23218b8beaf6cf62e3"></a><!-- doxytag: member="AlphaISA::MaxMiscDestRegs" ref="ac21e8c9cdd177b23218b8beaf6cf62e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#ac21e8c9cdd177b23218b8beaf6cf62e3">AlphaISA::MaxMiscDestRegs</a> = AlphaISAInst::MaxMiscDestRegs + 1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00044">44</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="o3_2dyn__inst_8hh_source.html#l00149">BaseO3DynInst&lt; Impl &gt;::setMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ae81c75c652a16ffa33a787ce6dc3114f"></a><!-- doxytag: member="AlphaISA::MiscRegIndexToIpr" ref="ae81c75c652a16ffa33a787ce6dc3114f" args="[NumInternalProcRegs]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceAlphaISA.html#a22ad001dfcd9ff66fb3484ded573093f">md_ipr_names</a> <a class="el" href="namespaceAlphaISA.html#ae81c75c652a16ffa33a787ce6dc3114f">AlphaISA::MiscRegIndexToIpr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ipr_8cc_source.html#l00038">38</a> of file <a class="el" href="ipr_8cc_source.html">ipr.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a7c92f23e27c9573c116333f73873abe7"></a><!-- doxytag: member="AlphaISA::MM_STAT_ACV_MASK" ref="a7c92f23e27c9573c116333f73873abe7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t <a class="el" href="namespaceAlphaISA.html#a7c92f23e27c9573c116333f73873abe7">AlphaISA::MM_STAT_ACV_MASK</a> = ULL(0x0002)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00103">103</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">AlphaISA::TLB::translateData()</a>.</p>

</div>
</div>
<a class="anchor" id="afb31624300bd8d07da7ccc44e30634f0"></a><!-- doxytag: member="AlphaISA::MM_STAT_BAD_VA_MASK" ref="afb31624300bd8d07da7ccc44e30634f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t <a class="el" href="namespaceAlphaISA.html#afb31624300bd8d07da7ccc44e30634f0">AlphaISA::MM_STAT_BAD_VA_MASK</a> = ULL(0x0020)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00099">99</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">AlphaISA::TLB::translateData()</a>.</p>

</div>
</div>
<a class="anchor" id="abaadac30f6873421d28cfa2aa40d6c21"></a><!-- doxytag: member="AlphaISA::MM_STAT_DTB_MISS_MASK" ref="abaadac30f6873421d28cfa2aa40d6c21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t <a class="el" href="namespaceAlphaISA.html#abaadac30f6873421d28cfa2aa40d6c21">AlphaISA::MM_STAT_DTB_MISS_MASK</a> = ULL(0x0010)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00100">100</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">AlphaISA::TLB::translateData()</a>.</p>

</div>
</div>
<a class="anchor" id="ab9143dea1a7a6348b0890128aa6afe91"></a><!-- doxytag: member="AlphaISA::MM_STAT_FONR_MASK" ref="ab9143dea1a7a6348b0890128aa6afe91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t <a class="el" href="namespaceAlphaISA.html#ab9143dea1a7a6348b0890128aa6afe91">AlphaISA::MM_STAT_FONR_MASK</a> = ULL(0x0004)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00102">102</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">AlphaISA::TLB::translateData()</a>.</p>

</div>
</div>
<a class="anchor" id="acd0e06fc5e6986a43cef96abde0dc2c1"></a><!-- doxytag: member="AlphaISA::MM_STAT_FONW_MASK" ref="acd0e06fc5e6986a43cef96abde0dc2c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t <a class="el" href="namespaceAlphaISA.html#acd0e06fc5e6986a43cef96abde0dc2c1">AlphaISA::MM_STAT_FONW_MASK</a> = ULL(0x0008)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00101">101</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">AlphaISA::TLB::translateData()</a>.</p>

</div>
</div>
<a class="anchor" id="ab2120199668c580d105618dbae21cf6b"></a><!-- doxytag: member="AlphaISA::MM_STAT_WR_MASK" ref="ab2120199668c580d105618dbae21cf6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t <a class="el" href="namespaceAlphaISA.html#ab2120199668c580d105618dbae21cf6b">AlphaISA::MM_STAT_WR_MASK</a> = ULL(0x0001)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00104">104</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">AlphaISA::TLB::translateData()</a>.</p>

</div>
</div>
<a class="anchor" id="a454a96a8d00578159d863b972aa892d5"></a><!-- doxytag: member="AlphaISA::NoopMachInst" ref="a454a96a8d00578159d863b972aa892d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a> <a class="el" href="namespaceAlphaISA.html#a454a96a8d00578159d863b972aa892d5">AlphaISA::NoopMachInst</a> = 0x2ffe0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00128">128</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="fetch__impl_8hh_source.html#l00613">DefaultFetch&lt; Impl &gt;::finishTranslation()</a>, and <a class="el" href="front__end__impl_8hh_source.html#l00584">FrontEnd&lt; Impl &gt;::handleFault()</a>.</p>

</div>
</div>
<a class="anchor" id="ac262efd119004136783ffedb3f9b395d"></a><!-- doxytag: member="AlphaISA::NPtePage" ref="ac262efd119004136783ffedb3f9b395d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#ac262efd119004136783ffedb3f9b395d">AlphaISA::NPtePage</a> = ULL(1) &lt;&lt; <a class="el" href="namespaceAlphaISA.html#a1a6eaf9d84bab393a44d60736ecf7318">NPtePageShift</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00063">63</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a1a6eaf9d84bab393a44d60736ecf7318"></a><!-- doxytag: member="AlphaISA::NPtePageShift" ref="a1a6eaf9d84bab393a44d60736ecf7318" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#a1a6eaf9d84bab393a44d60736ecf7318">AlphaISA::NPtePageShift</a> = <a class="el" href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">PageShift</a> - <a class="el" href="namespaceAlphaISA.html#a83a2b3c6bcd85eb9862cfd166351c8e3">PteShift</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00062">62</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="alpha_2pagetable_8hh_source.html#l00060">AlphaISA::VAddr::level1()</a>, and <a class="el" href="alpha_2pagetable_8hh_source.html#l00058">AlphaISA::VAddr::level2()</a>.</p>

</div>
</div>
<a class="anchor" id="add86e9b1857eed4cab61d250579187d0"></a><!-- doxytag: member="AlphaISA::NumFloatArchRegs" ref="add86e9b1857eed4cab61d250579187d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#add86e9b1857eed4cab61d250579187d0">AlphaISA::NumFloatArchRegs</a> = 32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00090">90</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00210">AlphaISA::RemoteGDB::getregs()</a>, and <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00239">AlphaISA::RemoteGDB::setregs()</a>.</p>

</div>
</div>
<a class="anchor" id="ac9cefba32ac336e881cfff4410b5e289"></a><!-- doxytag: member="AlphaISA::NumFloatRegs" ref="ac9cefba32ac336e881cfff4410b5e289" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">AlphaISA::NumFloatRegs</a> = <a class="el" href="namespaceAlphaISA.html#add86e9b1857eed4cab61d250579187d0">NumFloatArchRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00094">94</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="o3_2cpu_8cc_source.html#l00942">FullO3CPU&lt; Impl &gt;::activateWhenReady()</a>, <a class="el" href="thread__context_8cc_source.html#l00053">ThreadContext::compare()</a>, <a class="el" href="ozone_2cpu__impl_8hh_source.html#l00710">OzoneCPU&lt; Impl &gt;::OzoneTC::copyArchRegs()</a>, <a class="el" href="legiontrace_8cc_source.html#l00144">Trace::LegionTraceRecord::dump()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00211">FullO3CPU&lt; Impl &gt;::FullO3CPU()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00838">FullO3CPU&lt; Impl &gt;::insertThread()</a>, <a class="el" href="simple__thread_8hh_source.html#l00243">SimpleThread::readFloatReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00253">SimpleThread::readFloatRegBits()</a>, <a class="el" href="reg__dep__map_8cc_source.html#l00044">RegDepMap::RegDepMap()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00882">FullO3CPU&lt; Impl &gt;::removeThread()</a>, <a class="el" href="rename__impl_8hh_source.html#l00998">DefaultRename&lt; Impl &gt;::renameDestRegs()</a>, <a class="el" href="rename__impl_8hh_source.html#l00939">DefaultRename&lt; Impl &gt;::renameSrcRegs()</a>, <a class="el" href="thread__context_8cc_source.html#l00098">serialize()</a>, <a class="el" href="simple__thread_8hh_source.html#l00272">SimpleThread::setFloatReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00281">SimpleThread::setFloatRegBits()</a>, and <a class="el" href="thread__context_8cc_source.html#l00120">unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a42171e938f795c2342186e8b4c5b63d0"></a><!-- doxytag: member="AlphaISA::NumIntArchRegs" ref="a42171e938f795c2342186e8b4c5b63d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#a42171e938f795c2342186e8b4c5b63d0">AlphaISA::NumIntArchRegs</a> = 32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00088">88</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="syscall__emul_8cc_source.html#l00773">cloneFunc()</a>, <a class="el" href="legiontrace_8cc_source.html#l00144">Trace::LegionTraceRecord::dump()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00472">Sparc64LiveProcess::flushWindows()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00437">Sparc32LiveProcess::flushWindows()</a>, <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00210">AlphaISA::RemoteGDB::getregs()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00112">SparcLiveProcess::initState()</a>, <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00239">AlphaISA::RemoteGDB::setregs()</a>, and <a class="el" href="arch_2sparc_2process_8cc_source.html#l00535">SparcLiveProcess::setSyscallReturn()</a>.</p>

</div>
</div>
<a class="anchor" id="ac3bdf5556028b6834f1ac52fec27c888"></a><!-- doxytag: member="AlphaISA::NumIntRegs" ref="ac3bdf5556028b6834f1ac52fec27c888" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">AlphaISA::NumIntRegs</a> = <a class="el" href="namespaceAlphaISA.html#a42171e938f795c2342186e8b4c5b63d0">NumIntArchRegs</a> + <a class="el" href="namespaceAlphaISA.html#a6ad660587b0e484ae359c27a24bf859e">NumPALShadowRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00093">93</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="o3_2cpu_8cc_source.html#l00942">FullO3CPU&lt; Impl &gt;::activateWhenReady()</a>, <a class="el" href="thread__context_8cc_source.html#l00053">ThreadContext::compare()</a>, <a class="el" href="ozone_2cpu__impl_8hh_source.html#l00710">OzoneCPU&lt; Impl &gt;::OzoneTC::copyArchRegs()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00211">FullO3CPU&lt; Impl &gt;::FullO3CPU()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00838">FullO3CPU&lt; Impl &gt;::insertThread()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l01417">FullO3CPU&lt; Impl &gt;::readArchFloatReg()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l01428">FullO3CPU&lt; Impl &gt;::readArchFloatRegInt()</a>, <a class="el" href="simple__thread_8hh_source.html#l00233">SimpleThread::readIntReg()</a>, <a class="el" href="reg__dep__map_8cc_source.html#l00044">RegDepMap::RegDepMap()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00882">FullO3CPU&lt; Impl &gt;::removeThread()</a>, <a class="el" href="rename__impl_8hh_source.html#l00998">DefaultRename&lt; Impl &gt;::renameDestRegs()</a>, <a class="el" href="rename__impl_8hh_source.html#l00939">DefaultRename&lt; Impl &gt;::renameSrcRegs()</a>, <a class="el" href="thread__context_8cc_source.html#l00098">serialize()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l01449">FullO3CPU&lt; Impl &gt;::setArchFloatReg()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l01460">FullO3CPU&lt; Impl &gt;::setArchFloatRegInt()</a>, <a class="el" href="simple__thread_8hh_source.html#l00263">SimpleThread::setIntReg()</a>, and <a class="el" href="thread__context_8cc_source.html#l00120">unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="ab4261aca6566547f02fcf0b39128bda7"></a><!-- doxytag: member="AlphaISA::NumMiscArchRegs" ref="ab4261aca6566547f02fcf0b39128bda7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#ab4261aca6566547f02fcf0b39128bda7">AlphaISA::NumMiscArchRegs</a> = NUM_MISCREGS</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00091">91</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a826c425aa7b8fab6fad9f6807c8ee6e9"></a><!-- doxytag: member="AlphaISA::NumMiscRegs" ref="a826c425aa7b8fab6fad9f6807c8ee6e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#a826c425aa7b8fab6fad9f6807c8ee6e9">AlphaISA::NumMiscRegs</a> = <a class="el" href="namespaceAlphaISA.html#ab4261aca6566547f02fcf0b39128bda7">NumMiscArchRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00095">95</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="thread__context_8cc_source.html#l00053">ThreadContext::compare()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00211">FullO3CPU&lt; Impl &gt;::FullO3CPU()</a>, and <a class="el" href="reg__dep__map_8cc_source.html#l00044">RegDepMap::RegDepMap()</a>.</p>

</div>
</div>
<a class="anchor" id="a6ad660587b0e484ae359c27a24bf859e"></a><!-- doxytag: member="AlphaISA::NumPALShadowRegs" ref="a6ad660587b0e484ae359c27a24bf859e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#a6ad660587b0e484ae359c27a24bf859e">AlphaISA::NumPALShadowRegs</a> = 8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00089">89</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a24a3c8e0c9a4e0a66a07c9bac12aa58d"></a><!-- doxytag: member="AlphaISA::PAddrImplBits" ref="a24a3c8e0c9a4e0a66a07c9bac12aa58d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#a24a3c8e0c9a4e0a66a07c9bac12aa58d">AlphaISA::PAddrImplBits</a> = 44</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00053">53</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>Referenced by <a class="el" href="ev5_8hh_source.html#l00071">DTB_PTE_PPN()</a>, and <a class="el" href="ev5_8hh_source.html#l00081">ITB_PTE_PPN()</a>.</p>

</div>
</div>
<a class="anchor" id="a0e63917c76a6af4ae3dd9406cbd932cd"></a><!-- doxytag: member="AlphaISA::PAddrImplMask" ref="a0e63917c76a6af4ae3dd9406cbd932cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#a0e63917c76a6af4ae3dd9406cbd932cd">AlphaISA::PAddrImplMask</a> = (ULL(1) &lt;&lt; <a class="el" href="namespaceAlphaISA.html#a24a3c8e0c9a4e0a66a07c9bac12aa58d">PAddrImplBits</a>) - 1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00054">54</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>Referenced by <a class="el" href="tru64__events_8cc_source.html#l00052">BadAddrEvent::process()</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">AlphaISA::TLB::translateData()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00371">AlphaISA::TLB::translateInst()</a>.</p>

</div>
</div>
<a class="anchor" id="ab38d681b0e076ec9d3a6b09b7a1c1e23"></a><!-- doxytag: member="AlphaISA::PAddrUncachedBit39" ref="ab38d681b0e076ec9d3a6b09b7a1c1e23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#ab38d681b0e076ec9d3a6b09b7a1c1e23">AlphaISA::PAddrUncachedBit39</a> = ULL(0x8000000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00055">55</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aa73b96876a3763092c1fa0468ff11865"></a><!-- doxytag: member="AlphaISA::PAddrUncachedBit40" ref="aa73b96876a3763092c1fa0468ff11865" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#aa73b96876a3763092c1fa0468ff11865">AlphaISA::PAddrUncachedBit40</a> = ULL(0x10000000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00056">56</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>Referenced by <a class="el" href="ev5_8hh_source.html#l00061">Phys2K0Seg()</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">AlphaISA::TLB::translateData()</a>, and <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00371">AlphaISA::TLB::translateInst()</a>.</p>

</div>
</div>
<a class="anchor" id="a21a17282d43cac83233abf653d5b0e5d"></a><!-- doxytag: member="AlphaISA::PAddrUncachedBit43" ref="a21a17282d43cac83233abf653d5b0e5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#a21a17282d43cac83233abf653d5b0e5d">AlphaISA::PAddrUncachedBit43</a> = ULL(0x80000000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00057">57</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00205">AlphaISA::TLB::checkCacheability()</a>, and <a class="el" href="ev5_8hh_source.html#l00061">Phys2K0Seg()</a>.</p>

</div>
</div>
<a class="anchor" id="adce110f1a1d77375625082f8d4908af6"></a><!-- doxytag: member="AlphaISA::PAddrUncachedMask" ref="adce110f1a1d77375625082f8d4908af6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#adce110f1a1d77375625082f8d4908af6">AlphaISA::PAddrUncachedMask</a> = ULL(0x807ffffffff)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00058">58</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00205">AlphaISA::TLB::checkCacheability()</a>, and <a class="el" href="ev5_8hh_source.html#l00061">Phys2K0Seg()</a>.</p>

</div>
</div>
<a class="anchor" id="a2f65ff44478e6995ad84581ed1d194ac"></a><!-- doxytag: member="AlphaISA::PageBytes" ref="a2f65ff44478e6995ad84581ed1d194ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#a2f65ff44478e6995ad84581ed1d194ac">AlphaISA::PageBytes</a> = ULL(1) &lt;&lt; <a class="el" href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">PageShift</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00052">52</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="abstract__mem_8cc_source.html#l00055">AbstractMemory::AbstractMemory()</a>, <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00157">AlphaISA::RemoteGDB::acc()</a>, <a class="el" href="fs__translating__port__proxy_8cc_source.html#l00153">CopyStringIn()</a>, <a class="el" href="ide__disk_8cc_source.html#l00397">IdeDisk::doDmaRead()</a>, <a class="el" href="ide__disk_8cc_source.html#l00476">IdeDisk::doDmaWrite()</a>, <a class="el" href="sim_2process_8cc_source.html#l00336">Process::fixupStackFault()</a>, <a class="el" href="cpu_2decode__cache_8hh_source.html#l00081">DecodeCache::AddrMap&lt; StaticInstPtr &gt;::getPage()</a>, <a class="el" href="arch_2arm_2linux_2process_8cc_source.html#l00503">ArmLinuxProcess::initState()</a>, <a class="el" href="cpu_2decode__cache_8hh_source.html#l00120">DecodeCache::AddrMap&lt; StaticInstPtr &gt;::lookup()</a>, <a class="el" href="fs__translating__port__proxy_8cc_source.html#l00105">FSTranslatingPortProxy::memsetBlob()</a>, <a class="el" href="fs__translating__port__proxy_8cc_source.html#l00071">FSTranslatingPortProxy::readBlob()</a>, <a class="el" href="alpha_2utility_8hh_source.html#l00095">RoundPage()</a>, <a class="el" href="alpha_2utility_8hh_source.html#l00091">TruncPage()</a>, and <a class="el" href="fs__translating__port__proxy_8cc_source.html#l00088">FSTranslatingPortProxy::writeBlob()</a>.</p>

</div>
</div>
<a class="anchor" id="aa943df22d40bb25db657e45fd4a87db9"></a><!-- doxytag: member="AlphaISA::PageMask" ref="aa943df22d40bb25db657e45fd4a87db9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#aa943df22d40bb25db657e45fd4a87db9">AlphaISA::PageMask</a> = ~(<a class="el" href="namespaceAlphaISA.html#a2f65ff44478e6995ad84581ed1d194ac">PageBytes</a> - 1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00053">53</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="alpha_2pagetable_8hh_source.html#l00053">AlphaISA::VAddr::page()</a>.</p>

</div>
</div>
<a class="anchor" id="a4807a51b93d6bed51f762ea497dcd672"></a><!-- doxytag: member="AlphaISA::PageOffset" ref="a4807a51b93d6bed51f762ea497dcd672" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#a4807a51b93d6bed51f762ea497dcd672">AlphaISA::PageOffset</a> = <a class="el" href="namespaceAlphaISA.html#a2f65ff44478e6995ad84581ed1d194ac">PageBytes</a> - 1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00054">54</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="alpha_2pagetable_8hh_source.html#l00054">AlphaISA::VAddr::offset()</a>, and <a class="el" href="ev5_8hh_source.html#l00048">VAddrOffset()</a>.</p>

</div>
</div>
<a class="anchor" id="a28d7f028b7f093f8dd6eff780b280172"></a><!-- doxytag: member="AlphaISA::PageShift" ref="a28d7f028b7f093f8dd6eff780b280172" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">AlphaISA::PageShift</a> = 13</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00051">51</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="ev5_8hh_source.html#l00071">DTB_PTE_PPN()</a>, <a class="el" href="ev5_8hh_source.html#l00081">ITB_PTE_PPN()</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00060">AlphaISA::VAddr::level1()</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00058">AlphaISA::VAddr::level2()</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00056">AlphaISA::VAddr::level3()</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00089">AlphaISA::PageTableEntry::paddr()</a>, <a class="el" href="alpha_2pagetable_8hh_source.html#l00133">AlphaISA::TlbEntry::pageStart()</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00448">AlphaISA::TLB::translateData()</a>, <a class="el" href="arch_2alpha_2tlb_8cc_source.html#l00371">AlphaISA::TLB::translateInst()</a>, <a class="el" href="ev5_8hh_source.html#l00047">VAddrVPN()</a>, and <a class="el" href="alpha_2pagetable_8hh_source.html#l00052">AlphaISA::VAddr::vpn()</a>.</p>

</div>
</div>
<a class="anchor" id="aa643f676145338cd2de85b7ff78cc4fd"></a><!-- doxytag: member="AlphaISA::PalBase" ref="aa643f676145338cd2de85b7ff78cc4fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#aa643f676145338cd2de85b7ff78cc4fd">AlphaISA::PalBase</a> = 0x4000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00108">108</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a40332e0f0627b51565b8595d48b929e0"></a><!-- doxytag: member="AlphaISA::PalMax" ref="a40332e0f0627b51565b8595d48b929e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#a40332e0f0627b51565b8595d48b929e0">AlphaISA::PalMax</a> = 0x10000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00109">109</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a80e1dfe8e32e4bd1c58fd0d3c53a2130"></a><!-- doxytag: member="AlphaISA::ProcedureValueReg" ref="a80e1dfe8e32e4bd1c58fd0d3c53a2130" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a> <a class="el" href="namespaceAlphaISA.html#a80e1dfe8e32e4bd1c58fd0d3c53a2130">AlphaISA::ProcedureValueReg</a> = 27</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00078">78</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a65007394efd82b463a3730e06eaba38b"></a><!-- doxytag: member="AlphaISA::PteMask" ref="a65007394efd82b463a3730e06eaba38b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#a65007394efd82b463a3730e06eaba38b">AlphaISA::PteMask</a> = <a class="el" href="namespaceAlphaISA.html#ac262efd119004136783ffedb3f9b395d">NPtePage</a> - 1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00064">64</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="alpha_2utility_8hh_source.html#l00078">PteAddr()</a>.</p>

</div>
</div>
<a class="anchor" id="a83a2b3c6bcd85eb9862cfd166351c8e3"></a><!-- doxytag: member="AlphaISA::PteShift" ref="a83a2b3c6bcd85eb9862cfd166351c8e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#a83a2b3c6bcd85eb9862cfd166351c8e3">AlphaISA::PteShift</a> = 3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00061">61</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="alpha_2utility_8hh_source.html#l00078">PteAddr()</a>.</p>

</div>
</div>
<a class="anchor" id="a931db61bcb0f4ff7718b4cf8868d1c53"></a><!-- doxytag: member="AlphaISA::reg_redir" ref="a931db61bcb0f4ff7718b4cf8868d1c53" args="[NumIntRegs]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#a931db61bcb0f4ff7718b4cf8868d1c53">AlphaISA::reg_redir</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment"> {
     0, 1, 2, 3, 4, 5, 6, 7,
     32, 33, 34, 35, 36, 37, 38, 15,
     16, 17, 18, 19, 20, 21, 22, 23,
     24, 39, 26, 27, 28, 29, 30, 31 }
</pre></div>
<p>Definition at line <a class="el" href="regredir_8cc_source.html#l00036">36</a> of file <a class="el" href="regredir_8cc_source.html">regredir.cc</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00210">AlphaISA::RemoteGDB::getregs()</a>, and <a class="el" href="arch_2alpha_2remote__gdb_8cc_source.html#l00239">AlphaISA::RemoteGDB::setregs()</a>.</p>

</div>
</div>
<a class="anchor" id="ab824a95cd5bb12d08b73a52bde8c1dfc"></a><!-- doxytag: member="AlphaISA::ReturnAddressReg" ref="ab824a95cd5bb12d08b73a52bde8c1dfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a> <a class="el" href="namespaceAlphaISA.html#ab824a95cd5bb12d08b73a52bde8c1dfc">AlphaISA::ReturnAddressReg</a> = 26</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00079">79</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="alpha_2stacktrace_8cc_source.html#l00306">AlphaISA::StackTrace::decodePrologue()</a>.</p>

</div>
</div>
<a class="anchor" id="a039a7bb656e61ddc5e0f365d2c1bb1ea"></a><!-- doxytag: member="AlphaISA::ReturnValueReg" ref="a039a7bb656e61ddc5e0f365d2c1bb1ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a> <a class="el" href="namespaceAlphaISA.html#a039a7bb656e61ddc5e0f365d2c1bb1ea">AlphaISA::ReturnValueReg</a> = 0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00080">80</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="syscall__emul_8cc_source.html#l00773">cloneFunc()</a>, <a class="el" href="tru64__events_8cc_source.html#l00052">BadAddrEvent::process()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00535">SparcLiveProcess::setSyscallReturn()</a>, <a class="el" href="arch_2power_2process_8cc_source.html#l00280">PowerLiveProcess::setSyscallReturn()</a>, <a class="el" href="arch_2mips_2process_8cc_source.html#l00200">MipsLiveProcess::setSyscallReturn()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00388">ArmLiveProcess::setSyscallReturn()</a>, and <a class="el" href="arch_2alpha_2process_8cc_source.html#l00223">AlphaLiveProcess::setSyscallReturn()</a>.</p>

</div>
</div>
<a class="anchor" id="ab95f1cbe7234a4f6726f4b82e42fe30e"></a><!-- doxytag: member="AlphaISA::StackPointerReg" ref="ab95f1cbe7234a4f6726f4b82e42fe30e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a> <a class="el" href="namespaceAlphaISA.html#ab95f1cbe7234a4f6726f4b82e42fe30e">AlphaISA::StackPointerReg</a> = 30</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00076">76</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2sparc_2process_8cc_source.html#l00188">SparcLiveProcess::argsInit()</a>, <a class="el" href="arch_2power_2process_8cc_source.html#l00074">PowerLiveProcess::argsInit()</a>, <a class="el" href="arch_2mips_2process_8cc_source.html#l00077">MipsLiveProcess::argsInit()</a>, <a class="el" href="arch_2arm_2process_8cc_source.html#l00097">ArmLiveProcess::argsInit()</a>, <a class="el" href="arch_2alpha_2process_8cc_source.html#l00068">AlphaLiveProcess::argsInit()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00773">cloneFunc()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00472">Sparc64LiveProcess::flushWindows()</a>, <a class="el" href="arch_2sparc_2process_8cc_source.html#l00437">Sparc32LiveProcess::flushWindows()</a>, <a class="el" href="kern_2tru64_2tru64_8hh_source.html#l00692">Tru64::init_thread_context()</a>, and <a class="el" href="alpha_2stacktrace_8cc_source.html#l00136">AlphaISA::StackTrace::trace()</a>.</p>

</div>
</div>
<a class="anchor" id="a156c65cd1ba29fbc2d956ce53080c169"></a><!-- doxytag: member="AlphaISA::SyscallNumReg" ref="a156c65cd1ba29fbc2d956ce53080c169" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a> <a class="el" href="namespaceAlphaISA.html#a156c65cd1ba29fbc2d956ce53080c169">AlphaISA::SyscallNumReg</a> = 0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00083">83</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a33ae9a7e89413d54a13de69536adb1c2"></a><!-- doxytag: member="AlphaISA::SyscallPseudoReturnReg" ref="a33ae9a7e89413d54a13de69536adb1c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a> <a class="el" href="namespaceAlphaISA.html#a33ae9a7e89413d54a13de69536adb1c2">AlphaISA::SyscallPseudoReturnReg</a> = 20</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00085">85</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="syscall__emul_8cc_source.html#l00773">cloneFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00705">getgidPseudoFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00725">getpidFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00679">getpidPseudoFunc()</a>, <a class="el" href="syscall__emul_8cc_source.html#l00692">getuidPseudoFunc()</a>, and <a class="el" href="syscall__emul_8cc_source.html#l00656">pipePseudoFunc()</a>.</p>

</div>
</div>
<a class="anchor" id="a6e790db60db390eefe09c69ef31246fc"></a><!-- doxytag: member="AlphaISA::SyscallSuccessReg" ref="a6e790db60db390eefe09c69ef31246fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a> <a class="el" href="namespaceAlphaISA.html#a6e790db60db390eefe09c69ef31246fc">AlphaISA::SyscallSuccessReg</a> = 19</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00086">86</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="syscall__emul_8cc_source.html#l00773">cloneFunc()</a>, <a class="el" href="arch_2mips_2process_8cc_source.html#l00200">MipsLiveProcess::setSyscallReturn()</a>, and <a class="el" href="arch_2alpha_2process_8cc_source.html#l00223">AlphaLiveProcess::setSyscallReturn()</a>.</p>

</div>
</div>
<a class="anchor" id="a037d6905d731148a0580a62c5f928ac5"></a><!-- doxytag: member="AlphaISA::TotalDataRegs" ref="a037d6905d731148a0580a62c5f928ac5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#a037d6905d731148a0580a62c5f928ac5">AlphaISA::TotalDataRegs</a> = <a class="el" href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">NumIntRegs</a> + <a class="el" href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">NumFloatRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00100">100</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

</div>
</div>
<a class="anchor" id="abfbbcdeae5a044388b55468e0f706450"></a><!-- doxytag: member="AlphaISA::TotalNumRegs" ref="abfbbcdeae5a044388b55468e0f706450" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#abfbbcdeae5a044388b55468e0f706450">AlphaISA::TotalNumRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment">
    <a class="code" href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">NumIntRegs</a> + <a class="code" href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">NumFloatRegs</a> + <a class="code" href="namespaceAlphaISA.html#a826c425aa7b8fab6fad9f6807c8ee6e9">NumMiscRegs</a>
</pre></div>
<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00097">97</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="rename__table__impl_8hh_source.html#l00049">RenameTable&lt; Impl &gt;::copyFrom()</a>, <a class="el" href="ozone_2cpu__impl_8hh_source.html#l00082">OzoneCPU&lt; Impl &gt;::OzoneCPU()</a>, <a class="el" href="rename__table__impl_8hh_source.html#l00037">RenameTable&lt; Impl &gt;::RenameTable()</a>, <a class="el" href="ozone_2cpu__impl_8hh_source.html#l00203">OzoneCPU&lt; Impl &gt;::signalSwitched()</a>, and <a class="el" href="ozone_2cpu__impl_8hh_source.html#l00234">OzoneCPU&lt; Impl &gt;::takeOverFrom()</a>.</p>

</div>
</div>
<a class="anchor" id="a2b9ebaad562b8e5b52f3449ec30bfbf2"></a><!-- doxytag: member="AlphaISA::USegBase" ref="a2b9ebaad562b8e5b52f3449ec30bfbf2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#a2b9ebaad562b8e5b52f3449ec30bfbf2">AlphaISA::USegBase</a> = ULL(0x0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00067">67</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="alpha_2utility_8hh_source.html#l00081">IsUSeg()</a>.</p>

</div>
</div>
<a class="anchor" id="a8e802bc567c13f965eb04f8b2cc067ed"></a><!-- doxytag: member="AlphaISA::USegEnd" ref="a8e802bc567c13f965eb04f8b2cc067ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#a8e802bc567c13f965eb04f8b2cc067ed">AlphaISA::USegEnd</a> = ULL(0x000003ffffffffff)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2isa__traits_8hh_source.html#l00068">68</a> of file <a class="el" href="alpha_2isa__traits_8hh_source.html">isa_traits.hh</a>.</p>

<p>Referenced by <a class="el" href="alpha_2utility_8hh_source.html#l00081">IsUSeg()</a>.</p>

</div>
</div>
<a class="anchor" id="a0ded11ecc579271f7f65a3d3b2e86240"></a><!-- doxytag: member="AlphaISA::VAddrImplBits" ref="a0ded11ecc579271f7f65a3d3b2e86240" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="namespaceAlphaISA.html#a0ded11ecc579271f7f65a3d3b2e86240">AlphaISA::VAddrImplBits</a> = 43</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00043">43</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a5eef7a313a30482b167ca965936dcdc9"></a><!-- doxytag: member="AlphaISA::VAddrImplMask" ref="a5eef7a313a30482b167ca965936dcdc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#a5eef7a313a30482b167ca965936dcdc9">AlphaISA::VAddrImplMask</a> = (ULL(1) &lt;&lt; <a class="el" href="namespaceAlphaISA.html#a0ded11ecc579271f7f65a3d3b2e86240">VAddrImplBits</a>) - 1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00044">44</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>Referenced by <a class="el" href="ev5_8hh_source.html#l00046">VAddrImpl()</a>.</p>

</div>
</div>
<a class="anchor" id="a7a95bcdfe357674a47fa2cf12c4561f9"></a><!-- doxytag: member="AlphaISA::VAddrUnImplMask" ref="a7a95bcdfe357674a47fa2cf12c4561f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceAlphaISA.html#a7a95bcdfe357674a47fa2cf12c4561f9">AlphaISA::VAddrUnImplMask</a> = ~<a class="el" href="namespaceAlphaISA.html#a5eef7a313a30482b167ca965936dcdc9">VAddrImplMask</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ev5_8hh_source.html#l00045">45</a> of file <a class="el" href="ev5_8hh_source.html">ev5.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2alpha_2tlb_8hh_source.html#l00110">AlphaISA::TLB::validVirtualAddress()</a>.</p>

</div>
</div>
<a class="anchor" id="a7f37f910d53f6a7535037c4d47366260"></a><!-- doxytag: member="AlphaISA::ZeroReg" ref="a7f37f910d53f6a7535037c4d47366260" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceAlphaISA.html#a4d6d3e0a061a9ba98ec23b90e198abaa">RegIndex</a> <a class="el" href="namespaceAlphaISA.html#a7f37f910d53f6a7535037c4d47366260">AlphaISA::ZeroReg</a> = 31</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="alpha_2registers_8hh_source.html#l00074">74</a> of file <a class="el" href="alpha_2registers_8hh_source.html">registers.hh</a>.</p>

<p>Referenced by <a class="el" href="free__list_8hh_source.html#l00163">SimpleFreeList::addReg()</a>, <a class="el" href="use__def_8cc_source.html#l00154">UseDefUnit::execute()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00211">FullO3CPU&lt; Impl &gt;::FullO3CPU()</a>, <a class="el" href="reg__dep__map_8cc_source.html#l00085">RegDepMap::insert()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00355">BaseSimpleCPU::preExecute()</a>, <a class="el" href="reg__dep__map_8cc_source.html#l00132">RegDepMap::remove()</a>, <a class="el" href="regfile_8hh_source.html#l00142">PhysRegFile&lt; Impl &gt;::setFloatReg()</a>, <a class="el" href="regfile_8hh_source.html#l00130">PhysRegFile&lt; Impl &gt;::setIntReg()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01301">InOrderCPU::setIntReg()</a>, <a class="el" href="ozone_2cpu__impl_8hh_source.html#l00455">OzoneCPU&lt; Impl &gt;::tick()</a>, <a class="el" href="checker_2cpu__impl_8hh_source.html#l00122">Checker&lt; Impl &gt;::verify()</a>, and <a class="el" href="ev5_8cc_source.html#l00066">zeroRegisters()</a>.</p>

</div>
</div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:19:00 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
