module Mux2X1(input in2, in1, select, output out);

assign out = select ? in1 : in2;

endmodule

module DFlipFlop (input clk, input rst, input D, output Q);

reg Q;
always @ (posedge clk or posedge rst)
if (rst) begin
Q <= 1'b0;
end else begin
Q <= D;
end
endmodule
