Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 17 18:10:38 2018
| Host         : DESKTOP-65OAGH3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file controller_fpga_control_sets_placed.rpt
| Design       : controller_fpga
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            2 |
|     12 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              56 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              44 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------+--------------------+------------------+----------------+
|        Clock Signal       | Enable Signal |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+---------------------------+---------------+--------------------+------------------+----------------+
|  Clk                      |               |                    |                1 |              2 |
|  Clk                      |               | SSEG_AN[7]_i_1_n_0 |                1 |              8 |
|  Clk                      |               | sel0[2]            |                1 |              8 |
|  controller_uut/NextState |               |                    |                2 |             12 |
|  Clk_reg_n_0              | p_0_in        | Rst_IBUF           |                2 |             16 |
|  Clk_reg_n_0              |               | Rst_IBUF           |                2 |             28 |
|  SysClk_IBUF_BUFG         |               |                    |                6 |             42 |
+---------------------------+---------------+--------------------+------------------+----------------+


