// GENERATED BY ISLE. DO NOT EDIT!
//
// Generated automatically from the instruction-selection DSL code in:
// - src\prelude.isle
// - src\prelude_lower.isle
// - src\isa\riscv64\inst.isle
// - src\isa\riscv64\inst_vector.isle
// - src\isa\riscv64\lower.isle
// - <OUT_DIR>\numerics.isle
// - <OUT_DIR>\clif_lower.isle

use super::*;  // Pulls in all external types.
use std::marker::PhantomData;

/// Context during lowering: an implementation of this trait
/// must be provided with all external constructors and extractors.
/// A mutable borrow is passed along through all lowering logic.
pub trait Context {
    fn unit(&mut self, ) -> Unit;
    fn def_inst(&mut self, arg0: Value) -> Option<Inst>;
    fn value_type(&mut self, arg0: Value) -> Type;
    fn u32_nonnegative(&mut self, arg0: u32) -> Option<u32>;
    fn offset32(&mut self, arg0: Offset32) -> i32;
    fn checked_add_with_type(&mut self, arg0: Type, arg1: u64, arg2: u64) -> Option<u64>;
    fn add_overflows_with_type(&mut self, arg0: Type, arg1: u64, arg2: u64) -> bool;
    fn imm64_sdiv(&mut self, arg0: Type, arg1: Imm64, arg2: Imm64) -> Option<Imm64>;
    fn imm64_srem(&mut self, arg0: Type, arg1: Imm64, arg2: Imm64) -> Option<Imm64>;
    fn imm64_shl(&mut self, arg0: Type, arg1: Imm64, arg2: Imm64) -> Imm64;
    fn imm64_ushr(&mut self, arg0: Type, arg1: Imm64, arg2: Imm64) -> Imm64;
    fn imm64_sshr(&mut self, arg0: Type, arg1: Imm64, arg2: Imm64) -> Imm64;
    fn i64_sextend_u64(&mut self, arg0: Type, arg1: u64) -> i64;
    fn i64_sextend_imm64(&mut self, arg0: Type, arg1: Imm64) -> i64;
    fn u64_uextend_imm64(&mut self, arg0: Type, arg1: Imm64) -> u64;
    fn imm64_icmp(&mut self, arg0: Type, arg1: &IntCC, arg2: Imm64, arg3: Imm64) -> Imm64;
    fn imm64_clz(&mut self, arg0: Type, arg1: Imm64) -> Imm64;
    fn imm64_ctz(&mut self, arg0: Type, arg1: Imm64) -> Imm64;
    fn u128_replicated_u64(&mut self, arg0: u128) -> Option<u64>;
    fn u64_replicated_u32(&mut self, arg0: u64) -> Option<u64>;
    fn u32_replicated_u16(&mut self, arg0: u64) -> Option<u64>;
    fn u16_replicated_u8(&mut self, arg0: u64) -> Option<u8>;
    fn u128_low_bits(&mut self, arg0: u128) -> u64;
    fn u128_high_bits(&mut self, arg0: u128) -> u64;
    fn f16_min(&mut self, arg0: Ieee16, arg1: Ieee16) -> Option<Ieee16>;
    fn f16_max(&mut self, arg0: Ieee16, arg1: Ieee16) -> Option<Ieee16>;
    fn f16_neg(&mut self, arg0: Ieee16) -> Ieee16;
    fn f16_abs(&mut self, arg0: Ieee16) -> Ieee16;
    fn f16_copysign(&mut self, arg0: Ieee16, arg1: Ieee16) -> Ieee16;
    fn f32_add(&mut self, arg0: Ieee32, arg1: Ieee32) -> Option<Ieee32>;
    fn f32_sub(&mut self, arg0: Ieee32, arg1: Ieee32) -> Option<Ieee32>;
    fn f32_mul(&mut self, arg0: Ieee32, arg1: Ieee32) -> Option<Ieee32>;
    fn f32_div(&mut self, arg0: Ieee32, arg1: Ieee32) -> Option<Ieee32>;
    fn f32_sqrt(&mut self, arg0: Ieee32) -> Option<Ieee32>;
    fn f32_ceil(&mut self, arg0: Ieee32) -> Option<Ieee32>;
    fn f32_floor(&mut self, arg0: Ieee32) -> Option<Ieee32>;
    fn f32_trunc(&mut self, arg0: Ieee32) -> Option<Ieee32>;
    fn f32_nearest(&mut self, arg0: Ieee32) -> Option<Ieee32>;
    fn f32_min(&mut self, arg0: Ieee32, arg1: Ieee32) -> Option<Ieee32>;
    fn f32_max(&mut self, arg0: Ieee32, arg1: Ieee32) -> Option<Ieee32>;
    fn f32_neg(&mut self, arg0: Ieee32) -> Ieee32;
    fn f32_abs(&mut self, arg0: Ieee32) -> Ieee32;
    fn f32_copysign(&mut self, arg0: Ieee32, arg1: Ieee32) -> Ieee32;
    fn f64_add(&mut self, arg0: Ieee64, arg1: Ieee64) -> Option<Ieee64>;
    fn f64_sub(&mut self, arg0: Ieee64, arg1: Ieee64) -> Option<Ieee64>;
    fn f64_mul(&mut self, arg0: Ieee64, arg1: Ieee64) -> Option<Ieee64>;
    fn f64_div(&mut self, arg0: Ieee64, arg1: Ieee64) -> Option<Ieee64>;
    fn f64_sqrt(&mut self, arg0: Ieee64) -> Option<Ieee64>;
    fn f64_ceil(&mut self, arg0: Ieee64) -> Option<Ieee64>;
    fn f64_floor(&mut self, arg0: Ieee64) -> Option<Ieee64>;
    fn f64_trunc(&mut self, arg0: Ieee64) -> Option<Ieee64>;
    fn f64_nearest(&mut self, arg0: Ieee64) -> Option<Ieee64>;
    fn f64_min(&mut self, arg0: Ieee64, arg1: Ieee64) -> Option<Ieee64>;
    fn f64_max(&mut self, arg0: Ieee64, arg1: Ieee64) -> Option<Ieee64>;
    fn f64_neg(&mut self, arg0: Ieee64) -> Ieee64;
    fn f64_abs(&mut self, arg0: Ieee64) -> Ieee64;
    fn f64_copysign(&mut self, arg0: Ieee64, arg1: Ieee64) -> Ieee64;
    fn f128_min(&mut self, arg0: Ieee128, arg1: Ieee128) -> Option<Ieee128>;
    fn f128_max(&mut self, arg0: Ieee128, arg1: Ieee128) -> Option<Ieee128>;
    fn f128_neg(&mut self, arg0: Ieee128) -> Ieee128;
    fn f128_abs(&mut self, arg0: Ieee128) -> Ieee128;
    fn f128_copysign(&mut self, arg0: Ieee128, arg1: Ieee128) -> Ieee128;
    fn ty_umin(&mut self, arg0: Type) -> u64;
    fn ty_umax(&mut self, arg0: Type) -> u64;
    fn ty_smin(&mut self, arg0: Type) -> u64;
    fn ty_smax(&mut self, arg0: Type) -> u64;
    fn ty_bits(&mut self, arg0: Type) -> u8;
    fn ty_bits_u16(&mut self, arg0: Type) -> u16;
    fn ty_bits_u64(&mut self, arg0: Type) -> u64;
    fn ty_mask(&mut self, arg0: Type) -> u64;
    fn ty_lane_mask(&mut self, arg0: Type) -> u64;
    fn ty_lane_count(&mut self, arg0: Type) -> u64;
    fn ty_bytes(&mut self, arg0: Type) -> u16;
    fn lane_type(&mut self, arg0: Type) -> Type;
    fn ty_half_lanes(&mut self, arg0: Type) -> Option<Type>;
    fn ty_half_width(&mut self, arg0: Type) -> Option<Type>;
    fn ty_equal(&mut self, arg0: Type, arg1: Type) -> bool;
    fn mem_flags_trusted(&mut self, ) -> MemFlags;
    fn little_or_native_endian(&mut self, arg0: MemFlags) -> Option<MemFlags>;
    fn intcc_swap_args(&mut self, arg0: &IntCC) -> IntCC;
    fn intcc_complement(&mut self, arg0: &IntCC) -> IntCC;
    fn intcc_without_eq(&mut self, arg0: &IntCC) -> IntCC;
    fn floatcc_swap_args(&mut self, arg0: &FloatCC) -> FloatCC;
    fn floatcc_complement(&mut self, arg0: &FloatCC) -> FloatCC;
    fn floatcc_unordered(&mut self, arg0: &FloatCC) -> bool;
    fn fits_in_16(&mut self, arg0: Type) -> Option<Type>;
    fn fits_in_32(&mut self, arg0: Type) -> Option<Type>;
    fn lane_fits_in_32(&mut self, arg0: Type) -> Option<Type>;
    fn fits_in_64(&mut self, arg0: Type) -> Option<Type>;
    fn ty_16(&mut self, arg0: Type) -> Option<Type>;
    fn ty_32(&mut self, arg0: Type) -> Option<Type>;
    fn ty_64(&mut self, arg0: Type) -> Option<Type>;
    fn ty_128(&mut self, arg0: Type) -> Option<Type>;
    fn ty_int_ref_scalar_64_extract(&mut self, arg0: Type) -> Option<Type>;
    fn ty_int_ref_scalar_64(&mut self, arg0: Type) -> Option<Type>;
    fn ty_32_or_64(&mut self, arg0: Type) -> Option<Type>;
    fn ty_8_or_16(&mut self, arg0: Type) -> Option<Type>;
    fn ty_16_or_32(&mut self, arg0: Type) -> Option<Type>;
    fn int_fits_in_32(&mut self, arg0: Type) -> Option<Type>;
    fn ty_int_ref_64(&mut self, arg0: Type) -> Option<Type>;
    fn ty_int_ref_16_to_64(&mut self, arg0: Type) -> Option<Type>;
    fn ty_int(&mut self, arg0: Type) -> Option<Type>;
    fn ty_scalar(&mut self, arg0: Type) -> Option<Type>;
    fn ty_scalar_float(&mut self, arg0: Type) -> Option<Type>;
    fn ty_float_or_vec(&mut self, arg0: Type) -> Option<Type>;
    fn ty_vector_float(&mut self, arg0: Type) -> Option<Type>;
    fn ty_vector_not_float(&mut self, arg0: Type) -> Option<Type>;
    fn ty_vec64(&mut self, arg0: Type) -> Option<Type>;
    fn ty_vec64_ctor(&mut self, arg0: Type) -> Option<Type>;
    fn ty_vec128(&mut self, arg0: Type) -> Option<Type>;
    fn ty_dyn_vec64(&mut self, arg0: Type) -> Option<Type>;
    fn ty_dyn_vec128(&mut self, arg0: Type) -> Option<Type>;
    fn ty_vec64_int(&mut self, arg0: Type) -> Option<Type>;
    fn ty_vec128_int(&mut self, arg0: Type) -> Option<Type>;
    fn ty_addr64(&mut self, arg0: Type) -> Option<Type>;
    fn not_vec32x2(&mut self, arg0: Type) -> Option<Type>;
    fn not_i64x2(&mut self, arg0: Type) -> Option<()>;
    fn u8_from_uimm8(&mut self, arg0: Uimm8) -> u8;
    fn u64_from_bool(&mut self, arg0: bool) -> u64;
    fn u64_from_imm64(&mut self, arg0: Imm64) -> u64;
    fn nonzero_u64_from_imm64(&mut self, arg0: Imm64) -> Option<u64>;
    fn imm64_power_of_two(&mut self, arg0: Imm64) -> Option<u64>;
    fn imm64(&mut self, arg0: u64) -> Imm64;
    fn imm64_masked(&mut self, arg0: Type, arg1: u64) -> Imm64;
    fn u16_from_ieee16(&mut self, arg0: Ieee16) -> u16;
    fn u32_from_ieee32(&mut self, arg0: Ieee32) -> u32;
    fn u64_from_ieee64(&mut self, arg0: Ieee64) -> u64;
    fn multi_lane(&mut self, arg0: Type) -> Option<(u32, u32)>;
    fn dynamic_lane(&mut self, arg0: Type) -> Option<(u32, u32)>;
    fn ty_dyn64_int(&mut self, arg0: Type) -> Option<Type>;
    fn ty_dyn128_int(&mut self, arg0: Type) -> Option<Type>;
    fn offset32_to_i32(&mut self, arg0: Offset32) -> i32;
    fn i32_to_offset32(&mut self, arg0: i32) -> Offset32;
    fn intcc_unsigned(&mut self, arg0: &IntCC) -> IntCC;
    fn signed_cond_code(&mut self, arg0: &IntCC) -> Option<IntCC>;
    fn trap_code_division_by_zero(&mut self, ) -> TrapCode;
    fn trap_code_integer_overflow(&mut self, ) -> TrapCode;
    fn trap_code_bad_conversion_to_integer(&mut self, ) -> TrapCode;
    fn value_reg(&mut self, arg0: Reg) -> ValueRegs;
    fn writable_value_reg(&mut self, arg0: WritableReg) -> WritableValueRegs;
    fn value_regs(&mut self, arg0: Reg, arg1: Reg) -> ValueRegs;
    fn writable_value_regs(&mut self, arg0: WritableReg, arg1: WritableReg) -> WritableValueRegs;
    fn value_regs_invalid(&mut self, ) -> ValueRegs;
    fn output_none(&mut self, ) -> InstOutput;
    fn output(&mut self, arg0: ValueRegs) -> InstOutput;
    fn output_pair(&mut self, arg0: ValueRegs, arg1: ValueRegs) -> InstOutput;
    fn output_vec(&mut self, arg0: &ValueRegsVec) -> InstOutput;
    fn temp_writable_reg(&mut self, arg0: Type) -> WritableReg;
    fn is_valid_reg(&mut self, arg0: Reg) -> bool;
    fn invalid_reg(&mut self, ) -> Reg;
    fn mark_value_used(&mut self, arg0: Value) -> Unit;
    fn put_in_reg(&mut self, arg0: Value) -> Reg;
    fn put_in_regs(&mut self, arg0: Value) -> ValueRegs;
    fn put_in_regs_vec(&mut self, arg0: ValueSlice) -> ValueRegsVec;
    fn ensure_in_vreg(&mut self, arg0: Reg, arg1: Type) -> Reg;
    fn value_regs_get(&mut self, arg0: ValueRegs, arg1: usize) -> Reg;
    fn value_regs_len(&mut self, arg0: ValueRegs) -> usize;
    fn preg_to_reg(&mut self, arg0: PReg) -> Reg;
    fn add_range_fact(&mut self, arg0: Reg, arg1: u16, arg2: u64, arg3: u64) -> Reg;
    fn single_target(&mut self, arg0: &MachLabelSlice) -> Option<MachLabel>;
    fn two_targets(&mut self, arg0: &MachLabelSlice) -> Option<(MachLabel, MachLabel)>;
    fn jump_table_targets(&mut self, arg0: &MachLabelSlice) -> Option<(MachLabel, BoxVecMachLabel)>;
    fn jump_table_size(&mut self, arg0: &BoxVecMachLabel) -> u32;
    fn value_list_slice(&mut self, arg0: ValueList) -> ValueSlice;
    fn value_slice_empty(&mut self, arg0: ValueSlice) -> Option<()>;
    fn value_slice_unwrap(&mut self, arg0: ValueSlice) -> Option<(Value, ValueSlice)>;
    fn value_slice_len(&mut self, arg0: ValueSlice) -> usize;
    fn value_slice_get(&mut self, arg0: ValueSlice, arg1: usize) -> Value;
    fn writable_reg_to_reg(&mut self, arg0: WritableReg) -> Reg;
    fn inst_results(&mut self, arg0: Inst) -> ValueSlice;
    fn value_is_unused(&mut self, arg0: Value) -> bool;
    fn first_result(&mut self, arg0: Inst) -> Option<Value>;
    fn inst_data_value(&mut self, arg0: Inst) -> InstructionData;
    fn i64_from_iconst(&mut self, arg0: Value) -> Option<i64>;
    fn zero_value(&mut self, arg0: Value) -> Option<Value>;
    fn is_sinkable_inst(&mut self, arg0: Value) -> Option<Inst>;
    fn maybe_uextend(&mut self, arg0: Value) -> Option<Value>;
    fn uimm8(&mut self, arg0: Imm64) -> Option<u8>;
    fn block_exn_successor_label(&mut self, arg0: &Block, arg1: u64) -> MachLabel;
    fn emit(&mut self, arg0: &MInst) -> Unit;
    fn sink_inst(&mut self, arg0: Inst) -> Unit;
    fn emit_u64_le_const(&mut self, arg0: u64) -> VCodeConstant;
    fn emit_u64_be_const(&mut self, arg0: u64) -> VCodeConstant;
    fn emit_u128_le_const(&mut self, arg0: u128) -> VCodeConstant;
    fn emit_u128_be_const(&mut self, arg0: u128) -> VCodeConstant;
    fn const_to_vconst(&mut self, arg0: Constant) -> VCodeConstant;
    fn tls_model(&mut self, arg0: Type) -> TlsModel;
    fn tls_model_is_elf_gd(&mut self, ) -> Option<Unit>;
    fn tls_model_is_macho(&mut self, ) -> Option<Unit>;
    fn tls_model_is_coff(&mut self, ) -> Option<Unit>;
    fn preserve_frame_pointers(&mut self, ) -> Option<Unit>;
    fn stack_switch_model(&mut self, ) -> Option<StackSwitchModel>;
    fn box_external_name(&mut self, arg0: ExternalName) -> BoxExternalName;
    fn func_ref_data(&mut self, arg0: FuncRef) -> (SigRef, ExternalName, RelocDistance);
    fn exception_sig(&mut self, arg0: ExceptionTable) -> SigRef;
    fn symbol_value_data(&mut self, arg0: GlobalValue) -> Option<(ExternalName, RelocDistance, i64)>;
    fn vec_mask_from_immediate(&mut self, arg0: Immediate) -> Option<VecMask>;
    fn u128_from_immediate(&mut self, arg0: Immediate) -> Option<u128>;
    fn vconst_from_immediate(&mut self, arg0: Immediate) -> Option<VCodeConstant>;
    fn u128_from_constant(&mut self, arg0: Constant) -> Option<u128>;
    fn u64_from_constant(&mut self, arg0: Constant) -> Option<u64>;
    fn shuffle64_from_imm(&mut self, arg0: Immediate) -> Option<(u8, u8)>;
    fn shuffle32_from_imm(&mut self, arg0: Immediate) -> Option<(u8, u8, u8, u8)>;
    fn shuffle16_from_imm(&mut self, arg0: Immediate) -> Option<(u8, u8, u8, u8, u8, u8, u8, u8)>;
    fn only_writable_reg(&mut self, arg0: WritableValueRegs) -> Option<WritableReg>;
    fn writable_regs_get(&mut self, arg0: WritableValueRegs, arg1: usize) -> WritableReg;
    fn abi_sig(&mut self, arg0: SigRef) -> Sig;
    fn abi_num_args(&mut self, arg0: Sig) -> usize;
    fn abi_get_arg(&mut self, arg0: Sig, arg1: usize) -> ABIArg;
    fn abi_num_rets(&mut self, arg0: Sig) -> usize;
    fn abi_get_ret(&mut self, arg0: Sig, arg1: usize) -> ABIArg;
    fn abi_ret_arg(&mut self, arg0: Sig) -> Option<ABIArg>;
    fn abi_no_ret_arg(&mut self, arg0: Sig) -> Option<()>;
    fn abi_unwrap_ret_area_ptr(&mut self, ) -> Reg;
    fn abi_stackslot_addr(&mut self, arg0: WritableReg, arg1: StackSlot, arg2: Offset32) -> MInst;
    fn abi_stackslot_offset_into_slot_region(&mut self, arg0: StackSlot, arg1: Offset32, arg2: Offset32) -> i32;
    fn abi_dynamic_stackslot_addr(&mut self, arg0: WritableReg, arg1: DynamicStackSlot) -> MInst;
    fn abi_arg_only_slot(&mut self, arg0: &ABIArg) -> Option<ABIArgSlot>;
    fn abi_arg_implicit_pointer(&mut self, arg0: &ABIArg) -> Option<(ABIArgSlot, i64, Type)>;
    fn real_reg_to_reg(&mut self, arg0: RealReg) -> Reg;
    fn real_reg_to_writable_reg(&mut self, arg0: RealReg) -> WritableReg;
    fn gen_move(&mut self, arg0: Type, arg1: WritableReg, arg2: Reg) -> MInst;
    fn gen_return(&mut self, arg0: &ValueRegsVec) -> Unit;
    fn gen_call_output(&mut self, arg0: SigRef) -> ValueRegsVec;
    fn gen_call_args(&mut self, arg0: Sig, arg1: &ValueRegsVec) -> CallArgList;
    fn gen_return_call_args(&mut self, arg0: Sig, arg1: &ValueRegsVec) -> CallArgList;
    fn gen_call_rets(&mut self, arg0: Sig, arg1: &ValueRegsVec) -> CallRetList;
    fn gen_try_call_rets(&mut self, arg0: Sig) -> CallRetList;
    fn gen_patchable_call_rets(&mut self, ) -> CallRetList;
    fn try_call_info(&mut self, arg0: ExceptionTable, arg1: &MachLabelSlice) -> OptionTryCallInfo;
    fn try_call_none(&mut self, ) -> OptionTryCallInfo;
    fn safe_divisor_from_imm64(&mut self, arg0: Type, arg1: Imm64) -> Option<u64>;
    fn fpu_op_width_from_ty(&mut self, arg0: Type) -> FpuOPWidth;
    fn frm_bits(&mut self, arg0: &FRM) -> UImm5;
    fn xreg_new(&mut self, arg0: Reg) -> XReg;
    fn writable_xreg_new(&mut self, arg0: WritableReg) -> WritableXReg;
    fn writable_xreg_to_xreg(&mut self, arg0: WritableXReg) -> XReg;
    fn writable_xreg_to_writable_reg(&mut self, arg0: WritableXReg) -> WritableReg;
    fn xreg_to_reg(&mut self, arg0: XReg) -> Reg;
    fn freg_new(&mut self, arg0: Reg) -> FReg;
    fn writable_freg_new(&mut self, arg0: WritableReg) -> WritableFReg;
    fn writable_freg_to_freg(&mut self, arg0: WritableFReg) -> FReg;
    fn writable_freg_to_writable_reg(&mut self, arg0: WritableFReg) -> WritableReg;
    fn freg_to_reg(&mut self, arg0: FReg) -> Reg;
    fn vreg_new(&mut self, arg0: Reg) -> VReg;
    fn writable_vreg_new(&mut self, arg0: WritableReg) -> WritableVReg;
    fn writable_vreg_to_vreg(&mut self, arg0: WritableVReg) -> VReg;
    fn writable_vreg_to_writable_reg(&mut self, arg0: WritableVReg) -> WritableReg;
    fn vreg_to_reg(&mut self, arg0: VReg) -> Reg;
    fn has_m(&mut self, ) -> bool;
    fn has_v(&mut self, ) -> bool;
    fn has_zfa(&mut self, ) -> bool;
    fn has_zfhmin(&mut self, ) -> bool;
    fn has_zfh(&mut self, ) -> bool;
    fn has_zvfh(&mut self, ) -> bool;
    fn has_zbkb(&mut self, ) -> bool;
    fn has_zba(&mut self, ) -> bool;
    fn has_zbb(&mut self, ) -> bool;
    fn has_zbc(&mut self, ) -> bool;
    fn has_zbs(&mut self, ) -> bool;
    fn has_zicond(&mut self, ) -> bool;
    fn ty_supported(&mut self, arg0: Type) -> Option<Type>;
    fn ty_supported_float_size(&mut self, arg0: Type) -> Option<Type>;
    fn ty_supported_float_min(&mut self, arg0: Type) -> Option<Type>;
    fn ty_supported_float_full(&mut self, arg0: Type) -> Option<Type>;
    fn ty_supported_vec(&mut self, arg0: Type) -> Option<Type>;
    fn ty_reg_pair(&mut self, arg0: Type) -> Option<Type>;
    fn fli_constant_from_u64(&mut self, arg0: Type, arg1: u64) -> Option<FliConstant>;
    fn fli_constant_from_negated_u64(&mut self, arg0: Type, arg1: u64) -> Option<FliConstant>;
    fn i64_generate_imm(&mut self, arg0: i64) -> Option<(Imm20, Imm12)>;
    fn i64_shift_for_lui(&mut self, arg0: i64) -> Option<(u64, Imm12)>;
    fn i64_shift(&mut self, arg0: i64) -> Option<(i64, Imm12)>;
    fn imm12_const(&mut self, arg0: i32) -> Imm12;
    fn imm_from_bits(&mut self, arg0: u64) -> Imm12;
    fn imm_from_neg_bits(&mut self, arg0: i64) -> Imm12;
    fn imm12_const_add(&mut self, arg0: i32, arg1: i32) -> Imm12;
    fn imm12_add(&mut self, arg0: Imm12, arg1: i32) -> Option<Imm12>;
    fn imm12_and(&mut self, arg0: Imm12, arg1: u64) -> Imm12;
    fn imm12_from_u64(&mut self, arg0: u64) -> Option<Imm12>;
    fn imm12_from_i64(&mut self, arg0: i64) -> Option<Imm12>;
    fn imm12_is_zero(&mut self, arg0: Imm12) -> Option<()>;
    fn imm20_is_zero(&mut self, arg0: Imm20) -> Option<()>;
    fn imm20_from_u64(&mut self, arg0: u64) -> Option<Imm20>;
    fn imm20_from_i64(&mut self, arg0: i64) -> Option<Imm20>;
    fn imm5_from_u64(&mut self, arg0: u64) -> Option<Imm5>;
    fn imm5_from_i64(&mut self, arg0: i64) -> Option<Imm5>;
    fn i8_to_imm5(&mut self, arg0: i8) -> Option<Imm5>;
    fn uimm5_from_u8(&mut self, arg0: u8) -> Option<UImm5>;
    fn uimm5_from_u64(&mut self, arg0: u64) -> Option<UImm5>;
    fn uimm5_bitcast_to_imm5(&mut self, arg0: UImm5) -> Imm5;
    fn gen_shamt(&mut self, arg0: Type, arg1: XReg) -> ValueRegs;
    fn gen_reg_offset_amode(&mut self, arg0: Reg, arg1: i64) -> AMode;
    fn gen_sp_offset_amode(&mut self, arg0: i64) -> AMode;
    fn gen_fp_offset_amode(&mut self, arg0: i64) -> AMode;
    fn gen_stack_slot_amode(&mut self, arg0: StackSlot, arg1: i64) -> AMode;
    fn gen_const_amode(&mut self, arg0: VCodeConstant) -> AMode;
    fn sinkable_inst(&mut self, arg0: Value) -> Option<Inst>;
    fn valid_atomic_transaction(&mut self, arg0: Type) -> Option<Type>;
    fn atomic_amo(&mut self, ) -> AMO;
    fn gen_stack_addr(&mut self, arg0: StackSlot, arg1: Offset32) -> Reg;
    fn load_op(&mut self, arg0: Type) -> LoadOP;
    fn store_op(&mut self, arg0: Type) -> StoreOP;
    fn is_pic(&mut self, ) -> bool;
    fn int_compare(&mut self, arg0: &IntCC, arg1: XReg, arg2: XReg) -> IntegerCompare;
    fn int_compare_decompose(&mut self, arg0: IntegerCompare) -> (IntCC, XReg, XReg);
    fn label_to_br_target(&mut self, arg0: MachLabel) -> CondBrTarget;
    fn lower_br_table(&mut self, arg0: Reg, arg1: &MachLabelSlice) -> Unit;
    fn load_ra(&mut self, ) -> Reg;
    fn gen_call_info(&mut self, arg0: Sig, arg1: ExternalName, arg2: CallArgList, arg3: CallRetList, arg4: OptionTryCallInfo) -> BoxCallInfo;
    fn gen_call_ind_info(&mut self, arg0: Sig, arg1: Reg, arg2: CallArgList, arg3: CallRetList, arg4: OptionTryCallInfo) -> BoxCallIndInfo;
    fn gen_return_call_info(&mut self, arg0: Sig, arg1: ExternalName, arg2: CallArgList) -> BoxReturnCallInfo;
    fn gen_return_call_ind_info(&mut self, arg0: Sig, arg1: Reg, arg2: CallArgList) -> BoxReturnCallIndInfo;
    fn fp_reg(&mut self, ) -> PReg;
    fn sp_reg(&mut self, ) -> PReg;
    fn is_non_zero_reg(&mut self, arg0: XReg) -> Option<()>;
    fn is_zero_reg(&mut self, arg0: XReg) -> Option<()>;
    fn zero_reg(&mut self, ) -> XReg;
    fn writable_zero_reg(&mut self, ) -> WritableReg;
    fn vec_alu_rr_dst_type(&mut self, arg0: &VecAluOpRR) -> Type;
    fn vstate_from_type(&mut self, arg0: Type) -> VState;
    fn vstate_mf2(&mut self, arg0: VState) -> VState;
    fn min_vec_reg_size(&mut self, ) -> u64;
    fn ty_vec_fits_in_register(&mut self, arg0: Type) -> Option<Type>;
    fn bclr_imm(&mut self, arg0: Type, arg1: u64) -> Option<Imm12>;
    fn bseti_imm(&mut self, arg0: u64) -> Option<Imm12>;
    fn binvi_imm(&mut self, arg0: u64) -> Option<Imm12>;
    fn is_atomic_rmw_max_etc(&mut self, arg0: &AtomicRmwOp) -> Option<(AtomicRmwOp, bool)>;
    fn fcvt_smax_bound(&mut self, arg0: Type, arg1: Type, arg2: bool) -> u64;
    fn fcvt_smin_bound(&mut self, arg0: Type, arg1: Type, arg2: bool) -> u64;
    fn fcvt_umax_bound(&mut self, arg0: Type, arg1: Type, arg2: bool) -> u64;
    fn fcvt_umin_bound(&mut self, arg0: Type, arg1: bool) -> u64;
    fn i8_eq(&mut self, arg0: i8, arg1: i8) -> bool;
    fn i8_ne(&mut self, arg0: i8, arg1: i8) -> bool;
    fn i8_lt(&mut self, arg0: i8, arg1: i8) -> bool;
    fn i8_lt_eq(&mut self, arg0: i8, arg1: i8) -> bool;
    fn i8_gt(&mut self, arg0: i8, arg1: i8) -> bool;
    fn i8_gt_eq(&mut self, arg0: i8, arg1: i8) -> bool;
    fn i8_checked_add(&mut self, arg0: i8, arg1: i8) -> Option<i8>;
    fn i8_wrapping_add(&mut self, arg0: i8, arg1: i8) -> i8;
    fn i8_add(&mut self, arg0: i8, arg1: i8) -> i8;
    fn i8_checked_sub(&mut self, arg0: i8, arg1: i8) -> Option<i8>;
    fn i8_wrapping_sub(&mut self, arg0: i8, arg1: i8) -> i8;
    fn i8_sub(&mut self, arg0: i8, arg1: i8) -> i8;
    fn i8_checked_mul(&mut self, arg0: i8, arg1: i8) -> Option<i8>;
    fn i8_wrapping_mul(&mut self, arg0: i8, arg1: i8) -> i8;
    fn i8_mul(&mut self, arg0: i8, arg1: i8) -> i8;
    fn i8_checked_div(&mut self, arg0: i8, arg1: i8) -> Option<i8>;
    fn i8_wrapping_div(&mut self, arg0: i8, arg1: i8) -> i8;
    fn i8_div(&mut self, arg0: i8, arg1: i8) -> i8;
    fn i8_checked_rem(&mut self, arg0: i8, arg1: i8) -> Option<i8>;
    fn i8_rem(&mut self, arg0: i8, arg1: i8) -> i8;
    fn i8_and(&mut self, arg0: i8, arg1: i8) -> i8;
    fn i8_or(&mut self, arg0: i8, arg1: i8) -> i8;
    fn i8_xor(&mut self, arg0: i8, arg1: i8) -> i8;
    fn i8_not(&mut self, arg0: i8) -> i8;
    fn i8_checked_shl(&mut self, arg0: i8, arg1: u32) -> Option<i8>;
    fn i8_wrapping_shl(&mut self, arg0: i8, arg1: u32) -> i8;
    fn i8_shl(&mut self, arg0: i8, arg1: u32) -> i8;
    fn i8_checked_shr(&mut self, arg0: i8, arg1: u32) -> Option<i8>;
    fn i8_wrapping_shr(&mut self, arg0: i8, arg1: u32) -> i8;
    fn i8_shr(&mut self, arg0: i8, arg1: u32) -> i8;
    fn i8_is_zero(&mut self, arg0: i8) -> bool;
    fn i8_matches_zero(&mut self, arg0: i8) -> Option<bool>;
    fn i8_is_non_zero(&mut self, arg0: i8) -> bool;
    fn i8_matches_non_zero(&mut self, arg0: i8) -> Option<bool>;
    fn i8_is_odd(&mut self, arg0: i8) -> bool;
    fn i8_matches_odd(&mut self, arg0: i8) -> Option<bool>;
    fn i8_is_even(&mut self, arg0: i8) -> bool;
    fn i8_matches_even(&mut self, arg0: i8) -> Option<bool>;
    fn i8_checked_ilog2(&mut self, arg0: i8) -> Option<u32>;
    fn i8_ilog2(&mut self, arg0: i8) -> u32;
    fn i8_trailing_zeros(&mut self, arg0: i8) -> u32;
    fn i8_trailing_ones(&mut self, arg0: i8) -> u32;
    fn i8_leading_zeros(&mut self, arg0: i8) -> u32;
    fn i8_leading_ones(&mut self, arg0: i8) -> u32;
    fn i8_checked_neg(&mut self, arg0: i8) -> Option<i8>;
    fn i8_wrapping_neg(&mut self, arg0: i8) -> i8;
    fn i8_neg(&mut self, arg0: i8) -> i8;
    fn u8_eq(&mut self, arg0: u8, arg1: u8) -> bool;
    fn u8_ne(&mut self, arg0: u8, arg1: u8) -> bool;
    fn u8_lt(&mut self, arg0: u8, arg1: u8) -> bool;
    fn u8_lt_eq(&mut self, arg0: u8, arg1: u8) -> bool;
    fn u8_gt(&mut self, arg0: u8, arg1: u8) -> bool;
    fn u8_gt_eq(&mut self, arg0: u8, arg1: u8) -> bool;
    fn u8_checked_add(&mut self, arg0: u8, arg1: u8) -> Option<u8>;
    fn u8_wrapping_add(&mut self, arg0: u8, arg1: u8) -> u8;
    fn u8_add(&mut self, arg0: u8, arg1: u8) -> u8;
    fn u8_checked_sub(&mut self, arg0: u8, arg1: u8) -> Option<u8>;
    fn u8_wrapping_sub(&mut self, arg0: u8, arg1: u8) -> u8;
    fn u8_sub(&mut self, arg0: u8, arg1: u8) -> u8;
    fn u8_checked_mul(&mut self, arg0: u8, arg1: u8) -> Option<u8>;
    fn u8_wrapping_mul(&mut self, arg0: u8, arg1: u8) -> u8;
    fn u8_mul(&mut self, arg0: u8, arg1: u8) -> u8;
    fn u8_checked_div(&mut self, arg0: u8, arg1: u8) -> Option<u8>;
    fn u8_wrapping_div(&mut self, arg0: u8, arg1: u8) -> u8;
    fn u8_div(&mut self, arg0: u8, arg1: u8) -> u8;
    fn u8_checked_rem(&mut self, arg0: u8, arg1: u8) -> Option<u8>;
    fn u8_rem(&mut self, arg0: u8, arg1: u8) -> u8;
    fn u8_and(&mut self, arg0: u8, arg1: u8) -> u8;
    fn u8_or(&mut self, arg0: u8, arg1: u8) -> u8;
    fn u8_xor(&mut self, arg0: u8, arg1: u8) -> u8;
    fn u8_not(&mut self, arg0: u8) -> u8;
    fn u8_checked_shl(&mut self, arg0: u8, arg1: u32) -> Option<u8>;
    fn u8_wrapping_shl(&mut self, arg0: u8, arg1: u32) -> u8;
    fn u8_shl(&mut self, arg0: u8, arg1: u32) -> u8;
    fn u8_checked_shr(&mut self, arg0: u8, arg1: u32) -> Option<u8>;
    fn u8_wrapping_shr(&mut self, arg0: u8, arg1: u32) -> u8;
    fn u8_shr(&mut self, arg0: u8, arg1: u32) -> u8;
    fn u8_is_zero(&mut self, arg0: u8) -> bool;
    fn u8_matches_zero(&mut self, arg0: u8) -> Option<bool>;
    fn u8_is_non_zero(&mut self, arg0: u8) -> bool;
    fn u8_matches_non_zero(&mut self, arg0: u8) -> Option<bool>;
    fn u8_is_odd(&mut self, arg0: u8) -> bool;
    fn u8_matches_odd(&mut self, arg0: u8) -> Option<bool>;
    fn u8_is_even(&mut self, arg0: u8) -> bool;
    fn u8_matches_even(&mut self, arg0: u8) -> Option<bool>;
    fn u8_checked_ilog2(&mut self, arg0: u8) -> Option<u32>;
    fn u8_ilog2(&mut self, arg0: u8) -> u32;
    fn u8_trailing_zeros(&mut self, arg0: u8) -> u32;
    fn u8_trailing_ones(&mut self, arg0: u8) -> u32;
    fn u8_leading_zeros(&mut self, arg0: u8) -> u32;
    fn u8_leading_ones(&mut self, arg0: u8) -> u32;
    fn u8_is_power_of_two(&mut self, arg0: u8) -> bool;
    fn u8_matches_power_of_two(&mut self, arg0: u8) -> Option<bool>;
    fn i16_eq(&mut self, arg0: i16, arg1: i16) -> bool;
    fn i16_ne(&mut self, arg0: i16, arg1: i16) -> bool;
    fn i16_lt(&mut self, arg0: i16, arg1: i16) -> bool;
    fn i16_lt_eq(&mut self, arg0: i16, arg1: i16) -> bool;
    fn i16_gt(&mut self, arg0: i16, arg1: i16) -> bool;
    fn i16_gt_eq(&mut self, arg0: i16, arg1: i16) -> bool;
    fn i16_checked_add(&mut self, arg0: i16, arg1: i16) -> Option<i16>;
    fn i16_wrapping_add(&mut self, arg0: i16, arg1: i16) -> i16;
    fn i16_add(&mut self, arg0: i16, arg1: i16) -> i16;
    fn i16_checked_sub(&mut self, arg0: i16, arg1: i16) -> Option<i16>;
    fn i16_wrapping_sub(&mut self, arg0: i16, arg1: i16) -> i16;
    fn i16_sub(&mut self, arg0: i16, arg1: i16) -> i16;
    fn i16_checked_mul(&mut self, arg0: i16, arg1: i16) -> Option<i16>;
    fn i16_wrapping_mul(&mut self, arg0: i16, arg1: i16) -> i16;
    fn i16_mul(&mut self, arg0: i16, arg1: i16) -> i16;
    fn i16_checked_div(&mut self, arg0: i16, arg1: i16) -> Option<i16>;
    fn i16_wrapping_div(&mut self, arg0: i16, arg1: i16) -> i16;
    fn i16_div(&mut self, arg0: i16, arg1: i16) -> i16;
    fn i16_checked_rem(&mut self, arg0: i16, arg1: i16) -> Option<i16>;
    fn i16_rem(&mut self, arg0: i16, arg1: i16) -> i16;
    fn i16_and(&mut self, arg0: i16, arg1: i16) -> i16;
    fn i16_or(&mut self, arg0: i16, arg1: i16) -> i16;
    fn i16_xor(&mut self, arg0: i16, arg1: i16) -> i16;
    fn i16_not(&mut self, arg0: i16) -> i16;
    fn i16_checked_shl(&mut self, arg0: i16, arg1: u32) -> Option<i16>;
    fn i16_wrapping_shl(&mut self, arg0: i16, arg1: u32) -> i16;
    fn i16_shl(&mut self, arg0: i16, arg1: u32) -> i16;
    fn i16_checked_shr(&mut self, arg0: i16, arg1: u32) -> Option<i16>;
    fn i16_wrapping_shr(&mut self, arg0: i16, arg1: u32) -> i16;
    fn i16_shr(&mut self, arg0: i16, arg1: u32) -> i16;
    fn i16_is_zero(&mut self, arg0: i16) -> bool;
    fn i16_matches_zero(&mut self, arg0: i16) -> Option<bool>;
    fn i16_is_non_zero(&mut self, arg0: i16) -> bool;
    fn i16_matches_non_zero(&mut self, arg0: i16) -> Option<bool>;
    fn i16_is_odd(&mut self, arg0: i16) -> bool;
    fn i16_matches_odd(&mut self, arg0: i16) -> Option<bool>;
    fn i16_is_even(&mut self, arg0: i16) -> bool;
    fn i16_matches_even(&mut self, arg0: i16) -> Option<bool>;
    fn i16_checked_ilog2(&mut self, arg0: i16) -> Option<u32>;
    fn i16_ilog2(&mut self, arg0: i16) -> u32;
    fn i16_trailing_zeros(&mut self, arg0: i16) -> u32;
    fn i16_trailing_ones(&mut self, arg0: i16) -> u32;
    fn i16_leading_zeros(&mut self, arg0: i16) -> u32;
    fn i16_leading_ones(&mut self, arg0: i16) -> u32;
    fn i16_checked_neg(&mut self, arg0: i16) -> Option<i16>;
    fn i16_wrapping_neg(&mut self, arg0: i16) -> i16;
    fn i16_neg(&mut self, arg0: i16) -> i16;
    fn u16_eq(&mut self, arg0: u16, arg1: u16) -> bool;
    fn u16_ne(&mut self, arg0: u16, arg1: u16) -> bool;
    fn u16_lt(&mut self, arg0: u16, arg1: u16) -> bool;
    fn u16_lt_eq(&mut self, arg0: u16, arg1: u16) -> bool;
    fn u16_gt(&mut self, arg0: u16, arg1: u16) -> bool;
    fn u16_gt_eq(&mut self, arg0: u16, arg1: u16) -> bool;
    fn u16_checked_add(&mut self, arg0: u16, arg1: u16) -> Option<u16>;
    fn u16_wrapping_add(&mut self, arg0: u16, arg1: u16) -> u16;
    fn u16_add(&mut self, arg0: u16, arg1: u16) -> u16;
    fn u16_checked_sub(&mut self, arg0: u16, arg1: u16) -> Option<u16>;
    fn u16_wrapping_sub(&mut self, arg0: u16, arg1: u16) -> u16;
    fn u16_sub(&mut self, arg0: u16, arg1: u16) -> u16;
    fn u16_checked_mul(&mut self, arg0: u16, arg1: u16) -> Option<u16>;
    fn u16_wrapping_mul(&mut self, arg0: u16, arg1: u16) -> u16;
    fn u16_mul(&mut self, arg0: u16, arg1: u16) -> u16;
    fn u16_checked_div(&mut self, arg0: u16, arg1: u16) -> Option<u16>;
    fn u16_wrapping_div(&mut self, arg0: u16, arg1: u16) -> u16;
    fn u16_div(&mut self, arg0: u16, arg1: u16) -> u16;
    fn u16_checked_rem(&mut self, arg0: u16, arg1: u16) -> Option<u16>;
    fn u16_rem(&mut self, arg0: u16, arg1: u16) -> u16;
    fn u16_and(&mut self, arg0: u16, arg1: u16) -> u16;
    fn u16_or(&mut self, arg0: u16, arg1: u16) -> u16;
    fn u16_xor(&mut self, arg0: u16, arg1: u16) -> u16;
    fn u16_not(&mut self, arg0: u16) -> u16;
    fn u16_checked_shl(&mut self, arg0: u16, arg1: u32) -> Option<u16>;
    fn u16_wrapping_shl(&mut self, arg0: u16, arg1: u32) -> u16;
    fn u16_shl(&mut self, arg0: u16, arg1: u32) -> u16;
    fn u16_checked_shr(&mut self, arg0: u16, arg1: u32) -> Option<u16>;
    fn u16_wrapping_shr(&mut self, arg0: u16, arg1: u32) -> u16;
    fn u16_shr(&mut self, arg0: u16, arg1: u32) -> u16;
    fn u16_is_zero(&mut self, arg0: u16) -> bool;
    fn u16_matches_zero(&mut self, arg0: u16) -> Option<bool>;
    fn u16_is_non_zero(&mut self, arg0: u16) -> bool;
    fn u16_matches_non_zero(&mut self, arg0: u16) -> Option<bool>;
    fn u16_is_odd(&mut self, arg0: u16) -> bool;
    fn u16_matches_odd(&mut self, arg0: u16) -> Option<bool>;
    fn u16_is_even(&mut self, arg0: u16) -> bool;
    fn u16_matches_even(&mut self, arg0: u16) -> Option<bool>;
    fn u16_checked_ilog2(&mut self, arg0: u16) -> Option<u32>;
    fn u16_ilog2(&mut self, arg0: u16) -> u32;
    fn u16_trailing_zeros(&mut self, arg0: u16) -> u32;
    fn u16_trailing_ones(&mut self, arg0: u16) -> u32;
    fn u16_leading_zeros(&mut self, arg0: u16) -> u32;
    fn u16_leading_ones(&mut self, arg0: u16) -> u32;
    fn u16_is_power_of_two(&mut self, arg0: u16) -> bool;
    fn u16_matches_power_of_two(&mut self, arg0: u16) -> Option<bool>;
    fn i32_eq(&mut self, arg0: i32, arg1: i32) -> bool;
    fn i32_ne(&mut self, arg0: i32, arg1: i32) -> bool;
    fn i32_lt(&mut self, arg0: i32, arg1: i32) -> bool;
    fn i32_lt_eq(&mut self, arg0: i32, arg1: i32) -> bool;
    fn i32_gt(&mut self, arg0: i32, arg1: i32) -> bool;
    fn i32_gt_eq(&mut self, arg0: i32, arg1: i32) -> bool;
    fn i32_checked_add(&mut self, arg0: i32, arg1: i32) -> Option<i32>;
    fn i32_wrapping_add(&mut self, arg0: i32, arg1: i32) -> i32;
    fn i32_add(&mut self, arg0: i32, arg1: i32) -> i32;
    fn i32_checked_sub(&mut self, arg0: i32, arg1: i32) -> Option<i32>;
    fn i32_wrapping_sub(&mut self, arg0: i32, arg1: i32) -> i32;
    fn i32_sub(&mut self, arg0: i32, arg1: i32) -> i32;
    fn i32_checked_mul(&mut self, arg0: i32, arg1: i32) -> Option<i32>;
    fn i32_wrapping_mul(&mut self, arg0: i32, arg1: i32) -> i32;
    fn i32_mul(&mut self, arg0: i32, arg1: i32) -> i32;
    fn i32_checked_div(&mut self, arg0: i32, arg1: i32) -> Option<i32>;
    fn i32_wrapping_div(&mut self, arg0: i32, arg1: i32) -> i32;
    fn i32_div(&mut self, arg0: i32, arg1: i32) -> i32;
    fn i32_checked_rem(&mut self, arg0: i32, arg1: i32) -> Option<i32>;
    fn i32_rem(&mut self, arg0: i32, arg1: i32) -> i32;
    fn i32_and(&mut self, arg0: i32, arg1: i32) -> i32;
    fn i32_or(&mut self, arg0: i32, arg1: i32) -> i32;
    fn i32_xor(&mut self, arg0: i32, arg1: i32) -> i32;
    fn i32_not(&mut self, arg0: i32) -> i32;
    fn i32_checked_shl(&mut self, arg0: i32, arg1: u32) -> Option<i32>;
    fn i32_wrapping_shl(&mut self, arg0: i32, arg1: u32) -> i32;
    fn i32_shl(&mut self, arg0: i32, arg1: u32) -> i32;
    fn i32_checked_shr(&mut self, arg0: i32, arg1: u32) -> Option<i32>;
    fn i32_wrapping_shr(&mut self, arg0: i32, arg1: u32) -> i32;
    fn i32_shr(&mut self, arg0: i32, arg1: u32) -> i32;
    fn i32_is_zero(&mut self, arg0: i32) -> bool;
    fn i32_matches_zero(&mut self, arg0: i32) -> Option<bool>;
    fn i32_is_non_zero(&mut self, arg0: i32) -> bool;
    fn i32_matches_non_zero(&mut self, arg0: i32) -> Option<bool>;
    fn i32_is_odd(&mut self, arg0: i32) -> bool;
    fn i32_matches_odd(&mut self, arg0: i32) -> Option<bool>;
    fn i32_is_even(&mut self, arg0: i32) -> bool;
    fn i32_matches_even(&mut self, arg0: i32) -> Option<bool>;
    fn i32_checked_ilog2(&mut self, arg0: i32) -> Option<u32>;
    fn i32_ilog2(&mut self, arg0: i32) -> u32;
    fn i32_trailing_zeros(&mut self, arg0: i32) -> u32;
    fn i32_trailing_ones(&mut self, arg0: i32) -> u32;
    fn i32_leading_zeros(&mut self, arg0: i32) -> u32;
    fn i32_leading_ones(&mut self, arg0: i32) -> u32;
    fn i32_checked_neg(&mut self, arg0: i32) -> Option<i32>;
    fn i32_wrapping_neg(&mut self, arg0: i32) -> i32;
    fn i32_neg(&mut self, arg0: i32) -> i32;
    fn u32_eq(&mut self, arg0: u32, arg1: u32) -> bool;
    fn u32_ne(&mut self, arg0: u32, arg1: u32) -> bool;
    fn u32_lt(&mut self, arg0: u32, arg1: u32) -> bool;
    fn u32_lt_eq(&mut self, arg0: u32, arg1: u32) -> bool;
    fn u32_gt(&mut self, arg0: u32, arg1: u32) -> bool;
    fn u32_gt_eq(&mut self, arg0: u32, arg1: u32) -> bool;
    fn u32_checked_add(&mut self, arg0: u32, arg1: u32) -> Option<u32>;
    fn u32_wrapping_add(&mut self, arg0: u32, arg1: u32) -> u32;
    fn u32_add(&mut self, arg0: u32, arg1: u32) -> u32;
    fn u32_checked_sub(&mut self, arg0: u32, arg1: u32) -> Option<u32>;
    fn u32_wrapping_sub(&mut self, arg0: u32, arg1: u32) -> u32;
    fn u32_sub(&mut self, arg0: u32, arg1: u32) -> u32;
    fn u32_checked_mul(&mut self, arg0: u32, arg1: u32) -> Option<u32>;
    fn u32_wrapping_mul(&mut self, arg0: u32, arg1: u32) -> u32;
    fn u32_mul(&mut self, arg0: u32, arg1: u32) -> u32;
    fn u32_checked_div(&mut self, arg0: u32, arg1: u32) -> Option<u32>;
    fn u32_wrapping_div(&mut self, arg0: u32, arg1: u32) -> u32;
    fn u32_div(&mut self, arg0: u32, arg1: u32) -> u32;
    fn u32_checked_rem(&mut self, arg0: u32, arg1: u32) -> Option<u32>;
    fn u32_rem(&mut self, arg0: u32, arg1: u32) -> u32;
    fn u32_and(&mut self, arg0: u32, arg1: u32) -> u32;
    fn u32_or(&mut self, arg0: u32, arg1: u32) -> u32;
    fn u32_xor(&mut self, arg0: u32, arg1: u32) -> u32;
    fn u32_not(&mut self, arg0: u32) -> u32;
    fn u32_checked_shl(&mut self, arg0: u32, arg1: u32) -> Option<u32>;
    fn u32_wrapping_shl(&mut self, arg0: u32, arg1: u32) -> u32;
    fn u32_shl(&mut self, arg0: u32, arg1: u32) -> u32;
    fn u32_checked_shr(&mut self, arg0: u32, arg1: u32) -> Option<u32>;
    fn u32_wrapping_shr(&mut self, arg0: u32, arg1: u32) -> u32;
    fn u32_shr(&mut self, arg0: u32, arg1: u32) -> u32;
    fn u32_is_zero(&mut self, arg0: u32) -> bool;
    fn u32_matches_zero(&mut self, arg0: u32) -> Option<bool>;
    fn u32_is_non_zero(&mut self, arg0: u32) -> bool;
    fn u32_matches_non_zero(&mut self, arg0: u32) -> Option<bool>;
    fn u32_is_odd(&mut self, arg0: u32) -> bool;
    fn u32_matches_odd(&mut self, arg0: u32) -> Option<bool>;
    fn u32_is_even(&mut self, arg0: u32) -> bool;
    fn u32_matches_even(&mut self, arg0: u32) -> Option<bool>;
    fn u32_checked_ilog2(&mut self, arg0: u32) -> Option<u32>;
    fn u32_ilog2(&mut self, arg0: u32) -> u32;
    fn u32_trailing_zeros(&mut self, arg0: u32) -> u32;
    fn u32_trailing_ones(&mut self, arg0: u32) -> u32;
    fn u32_leading_zeros(&mut self, arg0: u32) -> u32;
    fn u32_leading_ones(&mut self, arg0: u32) -> u32;
    fn u32_is_power_of_two(&mut self, arg0: u32) -> bool;
    fn u32_matches_power_of_two(&mut self, arg0: u32) -> Option<bool>;
    fn i64_eq(&mut self, arg0: i64, arg1: i64) -> bool;
    fn i64_ne(&mut self, arg0: i64, arg1: i64) -> bool;
    fn i64_lt(&mut self, arg0: i64, arg1: i64) -> bool;
    fn i64_lt_eq(&mut self, arg0: i64, arg1: i64) -> bool;
    fn i64_gt(&mut self, arg0: i64, arg1: i64) -> bool;
    fn i64_gt_eq(&mut self, arg0: i64, arg1: i64) -> bool;
    fn i64_checked_add(&mut self, arg0: i64, arg1: i64) -> Option<i64>;
    fn i64_wrapping_add(&mut self, arg0: i64, arg1: i64) -> i64;
    fn i64_add(&mut self, arg0: i64, arg1: i64) -> i64;
    fn i64_checked_sub(&mut self, arg0: i64, arg1: i64) -> Option<i64>;
    fn i64_wrapping_sub(&mut self, arg0: i64, arg1: i64) -> i64;
    fn i64_sub(&mut self, arg0: i64, arg1: i64) -> i64;
    fn i64_checked_mul(&mut self, arg0: i64, arg1: i64) -> Option<i64>;
    fn i64_wrapping_mul(&mut self, arg0: i64, arg1: i64) -> i64;
    fn i64_mul(&mut self, arg0: i64, arg1: i64) -> i64;
    fn i64_checked_div(&mut self, arg0: i64, arg1: i64) -> Option<i64>;
    fn i64_wrapping_div(&mut self, arg0: i64, arg1: i64) -> i64;
    fn i64_div(&mut self, arg0: i64, arg1: i64) -> i64;
    fn i64_checked_rem(&mut self, arg0: i64, arg1: i64) -> Option<i64>;
    fn i64_rem(&mut self, arg0: i64, arg1: i64) -> i64;
    fn i64_and(&mut self, arg0: i64, arg1: i64) -> i64;
    fn i64_or(&mut self, arg0: i64, arg1: i64) -> i64;
    fn i64_xor(&mut self, arg0: i64, arg1: i64) -> i64;
    fn i64_not(&mut self, arg0: i64) -> i64;
    fn i64_checked_shl(&mut self, arg0: i64, arg1: u32) -> Option<i64>;
    fn i64_wrapping_shl(&mut self, arg0: i64, arg1: u32) -> i64;
    fn i64_shl(&mut self, arg0: i64, arg1: u32) -> i64;
    fn i64_checked_shr(&mut self, arg0: i64, arg1: u32) -> Option<i64>;
    fn i64_wrapping_shr(&mut self, arg0: i64, arg1: u32) -> i64;
    fn i64_shr(&mut self, arg0: i64, arg1: u32) -> i64;
    fn i64_is_zero(&mut self, arg0: i64) -> bool;
    fn i64_matches_zero(&mut self, arg0: i64) -> Option<bool>;
    fn i64_is_non_zero(&mut self, arg0: i64) -> bool;
    fn i64_matches_non_zero(&mut self, arg0: i64) -> Option<bool>;
    fn i64_is_odd(&mut self, arg0: i64) -> bool;
    fn i64_matches_odd(&mut self, arg0: i64) -> Option<bool>;
    fn i64_is_even(&mut self, arg0: i64) -> bool;
    fn i64_matches_even(&mut self, arg0: i64) -> Option<bool>;
    fn i64_checked_ilog2(&mut self, arg0: i64) -> Option<u32>;
    fn i64_ilog2(&mut self, arg0: i64) -> u32;
    fn i64_trailing_zeros(&mut self, arg0: i64) -> u32;
    fn i64_trailing_ones(&mut self, arg0: i64) -> u32;
    fn i64_leading_zeros(&mut self, arg0: i64) -> u32;
    fn i64_leading_ones(&mut self, arg0: i64) -> u32;
    fn i64_checked_neg(&mut self, arg0: i64) -> Option<i64>;
    fn i64_wrapping_neg(&mut self, arg0: i64) -> i64;
    fn i64_neg(&mut self, arg0: i64) -> i64;
    fn u64_eq(&mut self, arg0: u64, arg1: u64) -> bool;
    fn u64_ne(&mut self, arg0: u64, arg1: u64) -> bool;
    fn u64_lt(&mut self, arg0: u64, arg1: u64) -> bool;
    fn u64_lt_eq(&mut self, arg0: u64, arg1: u64) -> bool;
    fn u64_gt(&mut self, arg0: u64, arg1: u64) -> bool;
    fn u64_gt_eq(&mut self, arg0: u64, arg1: u64) -> bool;
    fn u64_checked_add(&mut self, arg0: u64, arg1: u64) -> Option<u64>;
    fn u64_wrapping_add(&mut self, arg0: u64, arg1: u64) -> u64;
    fn u64_add(&mut self, arg0: u64, arg1: u64) -> u64;
    fn u64_checked_sub(&mut self, arg0: u64, arg1: u64) -> Option<u64>;
    fn u64_wrapping_sub(&mut self, arg0: u64, arg1: u64) -> u64;
    fn u64_sub(&mut self, arg0: u64, arg1: u64) -> u64;
    fn u64_checked_mul(&mut self, arg0: u64, arg1: u64) -> Option<u64>;
    fn u64_wrapping_mul(&mut self, arg0: u64, arg1: u64) -> u64;
    fn u64_mul(&mut self, arg0: u64, arg1: u64) -> u64;
    fn u64_checked_div(&mut self, arg0: u64, arg1: u64) -> Option<u64>;
    fn u64_wrapping_div(&mut self, arg0: u64, arg1: u64) -> u64;
    fn u64_div(&mut self, arg0: u64, arg1: u64) -> u64;
    fn u64_checked_rem(&mut self, arg0: u64, arg1: u64) -> Option<u64>;
    fn u64_rem(&mut self, arg0: u64, arg1: u64) -> u64;
    fn u64_and(&mut self, arg0: u64, arg1: u64) -> u64;
    fn u64_or(&mut self, arg0: u64, arg1: u64) -> u64;
    fn u64_xor(&mut self, arg0: u64, arg1: u64) -> u64;
    fn u64_not(&mut self, arg0: u64) -> u64;
    fn u64_checked_shl(&mut self, arg0: u64, arg1: u32) -> Option<u64>;
    fn u64_wrapping_shl(&mut self, arg0: u64, arg1: u32) -> u64;
    fn u64_shl(&mut self, arg0: u64, arg1: u32) -> u64;
    fn u64_checked_shr(&mut self, arg0: u64, arg1: u32) -> Option<u64>;
    fn u64_wrapping_shr(&mut self, arg0: u64, arg1: u32) -> u64;
    fn u64_shr(&mut self, arg0: u64, arg1: u32) -> u64;
    fn u64_is_zero(&mut self, arg0: u64) -> bool;
    fn u64_matches_zero(&mut self, arg0: u64) -> Option<bool>;
    fn u64_is_non_zero(&mut self, arg0: u64) -> bool;
    fn u64_matches_non_zero(&mut self, arg0: u64) -> Option<bool>;
    fn u64_is_odd(&mut self, arg0: u64) -> bool;
    fn u64_matches_odd(&mut self, arg0: u64) -> Option<bool>;
    fn u64_is_even(&mut self, arg0: u64) -> bool;
    fn u64_matches_even(&mut self, arg0: u64) -> Option<bool>;
    fn u64_checked_ilog2(&mut self, arg0: u64) -> Option<u32>;
    fn u64_ilog2(&mut self, arg0: u64) -> u32;
    fn u64_trailing_zeros(&mut self, arg0: u64) -> u32;
    fn u64_trailing_ones(&mut self, arg0: u64) -> u32;
    fn u64_leading_zeros(&mut self, arg0: u64) -> u32;
    fn u64_leading_ones(&mut self, arg0: u64) -> u32;
    fn u64_is_power_of_two(&mut self, arg0: u64) -> bool;
    fn u64_matches_power_of_two(&mut self, arg0: u64) -> Option<bool>;
    fn i128_eq(&mut self, arg0: i128, arg1: i128) -> bool;
    fn i128_ne(&mut self, arg0: i128, arg1: i128) -> bool;
    fn i128_lt(&mut self, arg0: i128, arg1: i128) -> bool;
    fn i128_lt_eq(&mut self, arg0: i128, arg1: i128) -> bool;
    fn i128_gt(&mut self, arg0: i128, arg1: i128) -> bool;
    fn i128_gt_eq(&mut self, arg0: i128, arg1: i128) -> bool;
    fn i128_checked_add(&mut self, arg0: i128, arg1: i128) -> Option<i128>;
    fn i128_wrapping_add(&mut self, arg0: i128, arg1: i128) -> i128;
    fn i128_add(&mut self, arg0: i128, arg1: i128) -> i128;
    fn i128_checked_sub(&mut self, arg0: i128, arg1: i128) -> Option<i128>;
    fn i128_wrapping_sub(&mut self, arg0: i128, arg1: i128) -> i128;
    fn i128_sub(&mut self, arg0: i128, arg1: i128) -> i128;
    fn i128_checked_mul(&mut self, arg0: i128, arg1: i128) -> Option<i128>;
    fn i128_wrapping_mul(&mut self, arg0: i128, arg1: i128) -> i128;
    fn i128_mul(&mut self, arg0: i128, arg1: i128) -> i128;
    fn i128_checked_div(&mut self, arg0: i128, arg1: i128) -> Option<i128>;
    fn i128_wrapping_div(&mut self, arg0: i128, arg1: i128) -> i128;
    fn i128_div(&mut self, arg0: i128, arg1: i128) -> i128;
    fn i128_checked_rem(&mut self, arg0: i128, arg1: i128) -> Option<i128>;
    fn i128_rem(&mut self, arg0: i128, arg1: i128) -> i128;
    fn i128_and(&mut self, arg0: i128, arg1: i128) -> i128;
    fn i128_or(&mut self, arg0: i128, arg1: i128) -> i128;
    fn i128_xor(&mut self, arg0: i128, arg1: i128) -> i128;
    fn i128_not(&mut self, arg0: i128) -> i128;
    fn i128_checked_shl(&mut self, arg0: i128, arg1: u32) -> Option<i128>;
    fn i128_wrapping_shl(&mut self, arg0: i128, arg1: u32) -> i128;
    fn i128_shl(&mut self, arg0: i128, arg1: u32) -> i128;
    fn i128_checked_shr(&mut self, arg0: i128, arg1: u32) -> Option<i128>;
    fn i128_wrapping_shr(&mut self, arg0: i128, arg1: u32) -> i128;
    fn i128_shr(&mut self, arg0: i128, arg1: u32) -> i128;
    fn i128_is_zero(&mut self, arg0: i128) -> bool;
    fn i128_matches_zero(&mut self, arg0: i128) -> Option<bool>;
    fn i128_is_non_zero(&mut self, arg0: i128) -> bool;
    fn i128_matches_non_zero(&mut self, arg0: i128) -> Option<bool>;
    fn i128_is_odd(&mut self, arg0: i128) -> bool;
    fn i128_matches_odd(&mut self, arg0: i128) -> Option<bool>;
    fn i128_is_even(&mut self, arg0: i128) -> bool;
    fn i128_matches_even(&mut self, arg0: i128) -> Option<bool>;
    fn i128_checked_ilog2(&mut self, arg0: i128) -> Option<u32>;
    fn i128_ilog2(&mut self, arg0: i128) -> u32;
    fn i128_trailing_zeros(&mut self, arg0: i128) -> u32;
    fn i128_trailing_ones(&mut self, arg0: i128) -> u32;
    fn i128_leading_zeros(&mut self, arg0: i128) -> u32;
    fn i128_leading_ones(&mut self, arg0: i128) -> u32;
    fn i128_checked_neg(&mut self, arg0: i128) -> Option<i128>;
    fn i128_wrapping_neg(&mut self, arg0: i128) -> i128;
    fn i128_neg(&mut self, arg0: i128) -> i128;
    fn u128_eq(&mut self, arg0: u128, arg1: u128) -> bool;
    fn u128_ne(&mut self, arg0: u128, arg1: u128) -> bool;
    fn u128_lt(&mut self, arg0: u128, arg1: u128) -> bool;
    fn u128_lt_eq(&mut self, arg0: u128, arg1: u128) -> bool;
    fn u128_gt(&mut self, arg0: u128, arg1: u128) -> bool;
    fn u128_gt_eq(&mut self, arg0: u128, arg1: u128) -> bool;
    fn u128_checked_add(&mut self, arg0: u128, arg1: u128) -> Option<u128>;
    fn u128_wrapping_add(&mut self, arg0: u128, arg1: u128) -> u128;
    fn u128_add(&mut self, arg0: u128, arg1: u128) -> u128;
    fn u128_checked_sub(&mut self, arg0: u128, arg1: u128) -> Option<u128>;
    fn u128_wrapping_sub(&mut self, arg0: u128, arg1: u128) -> u128;
    fn u128_sub(&mut self, arg0: u128, arg1: u128) -> u128;
    fn u128_checked_mul(&mut self, arg0: u128, arg1: u128) -> Option<u128>;
    fn u128_wrapping_mul(&mut self, arg0: u128, arg1: u128) -> u128;
    fn u128_mul(&mut self, arg0: u128, arg1: u128) -> u128;
    fn u128_checked_div(&mut self, arg0: u128, arg1: u128) -> Option<u128>;
    fn u128_wrapping_div(&mut self, arg0: u128, arg1: u128) -> u128;
    fn u128_div(&mut self, arg0: u128, arg1: u128) -> u128;
    fn u128_checked_rem(&mut self, arg0: u128, arg1: u128) -> Option<u128>;
    fn u128_rem(&mut self, arg0: u128, arg1: u128) -> u128;
    fn u128_and(&mut self, arg0: u128, arg1: u128) -> u128;
    fn u128_or(&mut self, arg0: u128, arg1: u128) -> u128;
    fn u128_xor(&mut self, arg0: u128, arg1: u128) -> u128;
    fn u128_not(&mut self, arg0: u128) -> u128;
    fn u128_checked_shl(&mut self, arg0: u128, arg1: u32) -> Option<u128>;
    fn u128_wrapping_shl(&mut self, arg0: u128, arg1: u32) -> u128;
    fn u128_shl(&mut self, arg0: u128, arg1: u32) -> u128;
    fn u128_checked_shr(&mut self, arg0: u128, arg1: u32) -> Option<u128>;
    fn u128_wrapping_shr(&mut self, arg0: u128, arg1: u32) -> u128;
    fn u128_shr(&mut self, arg0: u128, arg1: u32) -> u128;
    fn u128_is_zero(&mut self, arg0: u128) -> bool;
    fn u128_matches_zero(&mut self, arg0: u128) -> Option<bool>;
    fn u128_is_non_zero(&mut self, arg0: u128) -> bool;
    fn u128_matches_non_zero(&mut self, arg0: u128) -> Option<bool>;
    fn u128_is_odd(&mut self, arg0: u128) -> bool;
    fn u128_matches_odd(&mut self, arg0: u128) -> Option<bool>;
    fn u128_is_even(&mut self, arg0: u128) -> bool;
    fn u128_matches_even(&mut self, arg0: u128) -> Option<bool>;
    fn u128_checked_ilog2(&mut self, arg0: u128) -> Option<u32>;
    fn u128_ilog2(&mut self, arg0: u128) -> u32;
    fn u128_trailing_zeros(&mut self, arg0: u128) -> u32;
    fn u128_trailing_ones(&mut self, arg0: u128) -> u32;
    fn u128_leading_zeros(&mut self, arg0: u128) -> u32;
    fn u128_leading_ones(&mut self, arg0: u128) -> u32;
    fn u128_is_power_of_two(&mut self, arg0: u128) -> bool;
    fn u128_matches_power_of_two(&mut self, arg0: u128) -> Option<bool>;
    fn i8_try_into_u8(&mut self, arg0: i8) -> Option<u8>;
    fn i8_unwrap_into_u8(&mut self, arg0: i8) -> u8;
    fn i8_cast_unsigned(&mut self, arg0: i8) -> u8;
    fn i8_from_u8(&mut self, arg0: i8) -> Option<u8>;
    fn i8_into_i16(&mut self, arg0: i8) -> i16;
    fn i8_from_i16(&mut self, arg0: i8) -> Option<i16>;
    fn i8_try_into_u16(&mut self, arg0: i8) -> Option<u16>;
    fn i8_unwrap_into_u16(&mut self, arg0: i8) -> u16;
    fn i8_from_u16(&mut self, arg0: i8) -> Option<u16>;
    fn i8_into_i32(&mut self, arg0: i8) -> i32;
    fn i8_from_i32(&mut self, arg0: i8) -> Option<i32>;
    fn i8_try_into_u32(&mut self, arg0: i8) -> Option<u32>;
    fn i8_unwrap_into_u32(&mut self, arg0: i8) -> u32;
    fn i8_from_u32(&mut self, arg0: i8) -> Option<u32>;
    fn i8_into_i64(&mut self, arg0: i8) -> i64;
    fn i8_from_i64(&mut self, arg0: i8) -> Option<i64>;
    fn i8_try_into_u64(&mut self, arg0: i8) -> Option<u64>;
    fn i8_unwrap_into_u64(&mut self, arg0: i8) -> u64;
    fn i8_from_u64(&mut self, arg0: i8) -> Option<u64>;
    fn i8_into_i128(&mut self, arg0: i8) -> i128;
    fn i8_from_i128(&mut self, arg0: i8) -> Option<i128>;
    fn i8_try_into_u128(&mut self, arg0: i8) -> Option<u128>;
    fn i8_unwrap_into_u128(&mut self, arg0: i8) -> u128;
    fn i8_from_u128(&mut self, arg0: i8) -> Option<u128>;
    fn u8_try_into_i8(&mut self, arg0: u8) -> Option<i8>;
    fn u8_unwrap_into_i8(&mut self, arg0: u8) -> i8;
    fn u8_cast_signed(&mut self, arg0: u8) -> i8;
    fn u8_from_i8(&mut self, arg0: u8) -> Option<i8>;
    fn u8_into_i16(&mut self, arg0: u8) -> i16;
    fn u8_from_i16(&mut self, arg0: u8) -> Option<i16>;
    fn u8_into_u16(&mut self, arg0: u8) -> u16;
    fn u8_from_u16(&mut self, arg0: u8) -> Option<u16>;
    fn u8_into_i32(&mut self, arg0: u8) -> i32;
    fn u8_from_i32(&mut self, arg0: u8) -> Option<i32>;
    fn u8_into_u32(&mut self, arg0: u8) -> u32;
    fn u8_from_u32(&mut self, arg0: u8) -> Option<u32>;
    fn u8_into_i64(&mut self, arg0: u8) -> i64;
    fn u8_from_i64(&mut self, arg0: u8) -> Option<i64>;
    fn u8_into_u64(&mut self, arg0: u8) -> u64;
    fn u8_from_u64(&mut self, arg0: u8) -> Option<u64>;
    fn u8_into_i128(&mut self, arg0: u8) -> i128;
    fn u8_from_i128(&mut self, arg0: u8) -> Option<i128>;
    fn u8_into_u128(&mut self, arg0: u8) -> u128;
    fn u8_from_u128(&mut self, arg0: u8) -> Option<u128>;
    fn i16_try_into_i8(&mut self, arg0: i16) -> Option<i8>;
    fn i16_unwrap_into_i8(&mut self, arg0: i16) -> i8;
    fn i16_truncate_into_i8(&mut self, arg0: i16) -> i8;
    fn i16_from_i8(&mut self, arg0: i16) -> Option<i8>;
    fn i16_try_into_u8(&mut self, arg0: i16) -> Option<u8>;
    fn i16_unwrap_into_u8(&mut self, arg0: i16) -> u8;
    fn i16_from_u8(&mut self, arg0: i16) -> Option<u8>;
    fn i16_try_into_u16(&mut self, arg0: i16) -> Option<u16>;
    fn i16_unwrap_into_u16(&mut self, arg0: i16) -> u16;
    fn i16_cast_unsigned(&mut self, arg0: i16) -> u16;
    fn i16_from_u16(&mut self, arg0: i16) -> Option<u16>;
    fn i16_into_i32(&mut self, arg0: i16) -> i32;
    fn i16_from_i32(&mut self, arg0: i16) -> Option<i32>;
    fn i16_try_into_u32(&mut self, arg0: i16) -> Option<u32>;
    fn i16_unwrap_into_u32(&mut self, arg0: i16) -> u32;
    fn i16_from_u32(&mut self, arg0: i16) -> Option<u32>;
    fn i16_into_i64(&mut self, arg0: i16) -> i64;
    fn i16_from_i64(&mut self, arg0: i16) -> Option<i64>;
    fn i16_try_into_u64(&mut self, arg0: i16) -> Option<u64>;
    fn i16_unwrap_into_u64(&mut self, arg0: i16) -> u64;
    fn i16_from_u64(&mut self, arg0: i16) -> Option<u64>;
    fn i16_into_i128(&mut self, arg0: i16) -> i128;
    fn i16_from_i128(&mut self, arg0: i16) -> Option<i128>;
    fn i16_try_into_u128(&mut self, arg0: i16) -> Option<u128>;
    fn i16_unwrap_into_u128(&mut self, arg0: i16) -> u128;
    fn i16_from_u128(&mut self, arg0: i16) -> Option<u128>;
    fn u16_try_into_i8(&mut self, arg0: u16) -> Option<i8>;
    fn u16_unwrap_into_i8(&mut self, arg0: u16) -> i8;
    fn u16_from_i8(&mut self, arg0: u16) -> Option<i8>;
    fn u16_try_into_u8(&mut self, arg0: u16) -> Option<u8>;
    fn u16_unwrap_into_u8(&mut self, arg0: u16) -> u8;
    fn u16_truncate_into_u8(&mut self, arg0: u16) -> u8;
    fn u16_from_u8(&mut self, arg0: u16) -> Option<u8>;
    fn u16_try_into_i16(&mut self, arg0: u16) -> Option<i16>;
    fn u16_unwrap_into_i16(&mut self, arg0: u16) -> i16;
    fn u16_cast_signed(&mut self, arg0: u16) -> i16;
    fn u16_from_i16(&mut self, arg0: u16) -> Option<i16>;
    fn u16_into_i32(&mut self, arg0: u16) -> i32;
    fn u16_from_i32(&mut self, arg0: u16) -> Option<i32>;
    fn u16_into_u32(&mut self, arg0: u16) -> u32;
    fn u16_from_u32(&mut self, arg0: u16) -> Option<u32>;
    fn u16_into_i64(&mut self, arg0: u16) -> i64;
    fn u16_from_i64(&mut self, arg0: u16) -> Option<i64>;
    fn u16_into_u64(&mut self, arg0: u16) -> u64;
    fn u16_from_u64(&mut self, arg0: u16) -> Option<u64>;
    fn u16_into_i128(&mut self, arg0: u16) -> i128;
    fn u16_from_i128(&mut self, arg0: u16) -> Option<i128>;
    fn u16_into_u128(&mut self, arg0: u16) -> u128;
    fn u16_from_u128(&mut self, arg0: u16) -> Option<u128>;
    fn i32_try_into_i8(&mut self, arg0: i32) -> Option<i8>;
    fn i32_unwrap_into_i8(&mut self, arg0: i32) -> i8;
    fn i32_truncate_into_i8(&mut self, arg0: i32) -> i8;
    fn i32_from_i8(&mut self, arg0: i32) -> Option<i8>;
    fn i32_try_into_u8(&mut self, arg0: i32) -> Option<u8>;
    fn i32_unwrap_into_u8(&mut self, arg0: i32) -> u8;
    fn i32_from_u8(&mut self, arg0: i32) -> Option<u8>;
    fn i32_try_into_i16(&mut self, arg0: i32) -> Option<i16>;
    fn i32_unwrap_into_i16(&mut self, arg0: i32) -> i16;
    fn i32_truncate_into_i16(&mut self, arg0: i32) -> i16;
    fn i32_from_i16(&mut self, arg0: i32) -> Option<i16>;
    fn i32_try_into_u16(&mut self, arg0: i32) -> Option<u16>;
    fn i32_unwrap_into_u16(&mut self, arg0: i32) -> u16;
    fn i32_from_u16(&mut self, arg0: i32) -> Option<u16>;
    fn i32_try_into_u32(&mut self, arg0: i32) -> Option<u32>;
    fn i32_unwrap_into_u32(&mut self, arg0: i32) -> u32;
    fn i32_cast_unsigned(&mut self, arg0: i32) -> u32;
    fn i32_from_u32(&mut self, arg0: i32) -> Option<u32>;
    fn i32_into_i64(&mut self, arg0: i32) -> i64;
    fn i32_from_i64(&mut self, arg0: i32) -> Option<i64>;
    fn i32_try_into_u64(&mut self, arg0: i32) -> Option<u64>;
    fn i32_unwrap_into_u64(&mut self, arg0: i32) -> u64;
    fn i32_from_u64(&mut self, arg0: i32) -> Option<u64>;
    fn i32_into_i128(&mut self, arg0: i32) -> i128;
    fn i32_from_i128(&mut self, arg0: i32) -> Option<i128>;
    fn i32_try_into_u128(&mut self, arg0: i32) -> Option<u128>;
    fn i32_unwrap_into_u128(&mut self, arg0: i32) -> u128;
    fn i32_from_u128(&mut self, arg0: i32) -> Option<u128>;
    fn u32_try_into_i8(&mut self, arg0: u32) -> Option<i8>;
    fn u32_unwrap_into_i8(&mut self, arg0: u32) -> i8;
    fn u32_from_i8(&mut self, arg0: u32) -> Option<i8>;
    fn u32_try_into_u8(&mut self, arg0: u32) -> Option<u8>;
    fn u32_unwrap_into_u8(&mut self, arg0: u32) -> u8;
    fn u32_truncate_into_u8(&mut self, arg0: u32) -> u8;
    fn u32_from_u8(&mut self, arg0: u32) -> Option<u8>;
    fn u32_try_into_i16(&mut self, arg0: u32) -> Option<i16>;
    fn u32_unwrap_into_i16(&mut self, arg0: u32) -> i16;
    fn u32_from_i16(&mut self, arg0: u32) -> Option<i16>;
    fn u32_try_into_u16(&mut self, arg0: u32) -> Option<u16>;
    fn u32_unwrap_into_u16(&mut self, arg0: u32) -> u16;
    fn u32_truncate_into_u16(&mut self, arg0: u32) -> u16;
    fn u32_from_u16(&mut self, arg0: u32) -> Option<u16>;
    fn u32_try_into_i32(&mut self, arg0: u32) -> Option<i32>;
    fn u32_unwrap_into_i32(&mut self, arg0: u32) -> i32;
    fn u32_cast_signed(&mut self, arg0: u32) -> i32;
    fn u32_from_i32(&mut self, arg0: u32) -> Option<i32>;
    fn u32_into_i64(&mut self, arg0: u32) -> i64;
    fn u32_from_i64(&mut self, arg0: u32) -> Option<i64>;
    fn u32_into_u64(&mut self, arg0: u32) -> u64;
    fn u32_from_u64(&mut self, arg0: u32) -> Option<u64>;
    fn u32_into_i128(&mut self, arg0: u32) -> i128;
    fn u32_from_i128(&mut self, arg0: u32) -> Option<i128>;
    fn u32_into_u128(&mut self, arg0: u32) -> u128;
    fn u32_from_u128(&mut self, arg0: u32) -> Option<u128>;
    fn i64_try_into_i8(&mut self, arg0: i64) -> Option<i8>;
    fn i64_unwrap_into_i8(&mut self, arg0: i64) -> i8;
    fn i64_truncate_into_i8(&mut self, arg0: i64) -> i8;
    fn i64_from_i8(&mut self, arg0: i64) -> Option<i8>;
    fn i64_try_into_u8(&mut self, arg0: i64) -> Option<u8>;
    fn i64_unwrap_into_u8(&mut self, arg0: i64) -> u8;
    fn i64_from_u8(&mut self, arg0: i64) -> Option<u8>;
    fn i64_try_into_i16(&mut self, arg0: i64) -> Option<i16>;
    fn i64_unwrap_into_i16(&mut self, arg0: i64) -> i16;
    fn i64_truncate_into_i16(&mut self, arg0: i64) -> i16;
    fn i64_from_i16(&mut self, arg0: i64) -> Option<i16>;
    fn i64_try_into_u16(&mut self, arg0: i64) -> Option<u16>;
    fn i64_unwrap_into_u16(&mut self, arg0: i64) -> u16;
    fn i64_from_u16(&mut self, arg0: i64) -> Option<u16>;
    fn i64_try_into_i32(&mut self, arg0: i64) -> Option<i32>;
    fn i64_unwrap_into_i32(&mut self, arg0: i64) -> i32;
    fn i64_truncate_into_i32(&mut self, arg0: i64) -> i32;
    fn i64_from_i32(&mut self, arg0: i64) -> Option<i32>;
    fn i64_try_into_u32(&mut self, arg0: i64) -> Option<u32>;
    fn i64_unwrap_into_u32(&mut self, arg0: i64) -> u32;
    fn i64_from_u32(&mut self, arg0: i64) -> Option<u32>;
    fn i64_try_into_u64(&mut self, arg0: i64) -> Option<u64>;
    fn i64_unwrap_into_u64(&mut self, arg0: i64) -> u64;
    fn i64_cast_unsigned(&mut self, arg0: i64) -> u64;
    fn i64_from_u64(&mut self, arg0: i64) -> Option<u64>;
    fn i64_into_i128(&mut self, arg0: i64) -> i128;
    fn i64_from_i128(&mut self, arg0: i64) -> Option<i128>;
    fn i64_try_into_u128(&mut self, arg0: i64) -> Option<u128>;
    fn i64_unwrap_into_u128(&mut self, arg0: i64) -> u128;
    fn i64_from_u128(&mut self, arg0: i64) -> Option<u128>;
    fn u64_try_into_i8(&mut self, arg0: u64) -> Option<i8>;
    fn u64_unwrap_into_i8(&mut self, arg0: u64) -> i8;
    fn u64_from_i8(&mut self, arg0: u64) -> Option<i8>;
    fn u64_try_into_u8(&mut self, arg0: u64) -> Option<u8>;
    fn u64_unwrap_into_u8(&mut self, arg0: u64) -> u8;
    fn u64_truncate_into_u8(&mut self, arg0: u64) -> u8;
    fn u64_from_u8(&mut self, arg0: u64) -> Option<u8>;
    fn u64_try_into_i16(&mut self, arg0: u64) -> Option<i16>;
    fn u64_unwrap_into_i16(&mut self, arg0: u64) -> i16;
    fn u64_from_i16(&mut self, arg0: u64) -> Option<i16>;
    fn u64_try_into_u16(&mut self, arg0: u64) -> Option<u16>;
    fn u64_unwrap_into_u16(&mut self, arg0: u64) -> u16;
    fn u64_truncate_into_u16(&mut self, arg0: u64) -> u16;
    fn u64_from_u16(&mut self, arg0: u64) -> Option<u16>;
    fn u64_try_into_i32(&mut self, arg0: u64) -> Option<i32>;
    fn u64_unwrap_into_i32(&mut self, arg0: u64) -> i32;
    fn u64_from_i32(&mut self, arg0: u64) -> Option<i32>;
    fn u64_try_into_u32(&mut self, arg0: u64) -> Option<u32>;
    fn u64_unwrap_into_u32(&mut self, arg0: u64) -> u32;
    fn u64_truncate_into_u32(&mut self, arg0: u64) -> u32;
    fn u64_from_u32(&mut self, arg0: u64) -> Option<u32>;
    fn u64_try_into_i64(&mut self, arg0: u64) -> Option<i64>;
    fn u64_unwrap_into_i64(&mut self, arg0: u64) -> i64;
    fn u64_cast_signed(&mut self, arg0: u64) -> i64;
    fn u64_from_i64(&mut self, arg0: u64) -> Option<i64>;
    fn u64_into_i128(&mut self, arg0: u64) -> i128;
    fn u64_from_i128(&mut self, arg0: u64) -> Option<i128>;
    fn u64_into_u128(&mut self, arg0: u64) -> u128;
    fn u64_from_u128(&mut self, arg0: u64) -> Option<u128>;
    fn i128_try_into_i8(&mut self, arg0: i128) -> Option<i8>;
    fn i128_unwrap_into_i8(&mut self, arg0: i128) -> i8;
    fn i128_truncate_into_i8(&mut self, arg0: i128) -> i8;
    fn i128_from_i8(&mut self, arg0: i128) -> Option<i8>;
    fn i128_try_into_u8(&mut self, arg0: i128) -> Option<u8>;
    fn i128_unwrap_into_u8(&mut self, arg0: i128) -> u8;
    fn i128_from_u8(&mut self, arg0: i128) -> Option<u8>;
    fn i128_try_into_i16(&mut self, arg0: i128) -> Option<i16>;
    fn i128_unwrap_into_i16(&mut self, arg0: i128) -> i16;
    fn i128_truncate_into_i16(&mut self, arg0: i128) -> i16;
    fn i128_from_i16(&mut self, arg0: i128) -> Option<i16>;
    fn i128_try_into_u16(&mut self, arg0: i128) -> Option<u16>;
    fn i128_unwrap_into_u16(&mut self, arg0: i128) -> u16;
    fn i128_from_u16(&mut self, arg0: i128) -> Option<u16>;
    fn i128_try_into_i32(&mut self, arg0: i128) -> Option<i32>;
    fn i128_unwrap_into_i32(&mut self, arg0: i128) -> i32;
    fn i128_truncate_into_i32(&mut self, arg0: i128) -> i32;
    fn i128_from_i32(&mut self, arg0: i128) -> Option<i32>;
    fn i128_try_into_u32(&mut self, arg0: i128) -> Option<u32>;
    fn i128_unwrap_into_u32(&mut self, arg0: i128) -> u32;
    fn i128_from_u32(&mut self, arg0: i128) -> Option<u32>;
    fn i128_try_into_i64(&mut self, arg0: i128) -> Option<i64>;
    fn i128_unwrap_into_i64(&mut self, arg0: i128) -> i64;
    fn i128_truncate_into_i64(&mut self, arg0: i128) -> i64;
    fn i128_from_i64(&mut self, arg0: i128) -> Option<i64>;
    fn i128_try_into_u64(&mut self, arg0: i128) -> Option<u64>;
    fn i128_unwrap_into_u64(&mut self, arg0: i128) -> u64;
    fn i128_from_u64(&mut self, arg0: i128) -> Option<u64>;
    fn i128_try_into_u128(&mut self, arg0: i128) -> Option<u128>;
    fn i128_unwrap_into_u128(&mut self, arg0: i128) -> u128;
    fn i128_cast_unsigned(&mut self, arg0: i128) -> u128;
    fn i128_from_u128(&mut self, arg0: i128) -> Option<u128>;
    fn u128_try_into_i8(&mut self, arg0: u128) -> Option<i8>;
    fn u128_unwrap_into_i8(&mut self, arg0: u128) -> i8;
    fn u128_from_i8(&mut self, arg0: u128) -> Option<i8>;
    fn u128_try_into_u8(&mut self, arg0: u128) -> Option<u8>;
    fn u128_unwrap_into_u8(&mut self, arg0: u128) -> u8;
    fn u128_truncate_into_u8(&mut self, arg0: u128) -> u8;
    fn u128_from_u8(&mut self, arg0: u128) -> Option<u8>;
    fn u128_try_into_i16(&mut self, arg0: u128) -> Option<i16>;
    fn u128_unwrap_into_i16(&mut self, arg0: u128) -> i16;
    fn u128_from_i16(&mut self, arg0: u128) -> Option<i16>;
    fn u128_try_into_u16(&mut self, arg0: u128) -> Option<u16>;
    fn u128_unwrap_into_u16(&mut self, arg0: u128) -> u16;
    fn u128_truncate_into_u16(&mut self, arg0: u128) -> u16;
    fn u128_from_u16(&mut self, arg0: u128) -> Option<u16>;
    fn u128_try_into_i32(&mut self, arg0: u128) -> Option<i32>;
    fn u128_unwrap_into_i32(&mut self, arg0: u128) -> i32;
    fn u128_from_i32(&mut self, arg0: u128) -> Option<i32>;
    fn u128_try_into_u32(&mut self, arg0: u128) -> Option<u32>;
    fn u128_unwrap_into_u32(&mut self, arg0: u128) -> u32;
    fn u128_truncate_into_u32(&mut self, arg0: u128) -> u32;
    fn u128_from_u32(&mut self, arg0: u128) -> Option<u32>;
    fn u128_try_into_i64(&mut self, arg0: u128) -> Option<i64>;
    fn u128_unwrap_into_i64(&mut self, arg0: u128) -> i64;
    fn u128_from_i64(&mut self, arg0: u128) -> Option<i64>;
    fn u128_try_into_u64(&mut self, arg0: u128) -> Option<u64>;
    fn u128_unwrap_into_u64(&mut self, arg0: u128) -> u64;
    fn u128_truncate_into_u64(&mut self, arg0: u128) -> u64;
    fn u128_from_u64(&mut self, arg0: u128) -> Option<u64>;
    fn u128_try_into_i128(&mut self, arg0: u128) -> Option<i128>;
    fn u128_unwrap_into_i128(&mut self, arg0: u128) -> i128;
    fn u128_cast_signed(&mut self, arg0: u128) -> i128;
    fn u128_from_i128(&mut self, arg0: u128) -> Option<i128>;
    fn unpack_value_array_2(&mut self, arg0: &ValueArray2) -> (Value, Value);
    fn pack_value_array_2(&mut self, arg0: Value, arg1: Value) -> ValueArray2;
    fn unpack_value_array_3(&mut self, arg0: &ValueArray3) -> (Value, Value, Value);
    fn pack_value_array_3(&mut self, arg0: Value, arg1: Value, arg2: Value) -> ValueArray3;
    fn unpack_block_array_2(&mut self, arg0: &BlockArray2) -> (BlockCall, BlockCall);
    fn pack_block_array_2(&mut self, arg0: BlockCall, arg1: BlockCall) -> BlockArray2;
}

pub trait ContextIter {
    type Context;
    type Output;
    fn next(&mut self, ctx: &mut Self::Context) -> Option<Self::Output>;
    fn size_hint(&self) -> (usize, Option<usize>) { (0, None) }
}

pub trait IntoContextIter {
    type Context;
    type Output;
    type IntoIter: ContextIter<Context = Self::Context, Output = Self::Output>;
    fn into_context_iter(self) -> Self::IntoIter;
}

pub trait Length {
    fn len(&self) -> usize;
}

impl<T> Length for std::vec::Vec<T> {
    fn len(&self) -> usize {
        std::vec::Vec::len(self)
    }
}

pub struct ContextIterWrapper<I, C> {
    iter: I,
    _ctx: std::marker::PhantomData<C>,
}
impl<I: Default, C> Default for ContextIterWrapper<I, C> {
    fn default() -> Self {
        ContextIterWrapper {
            iter: I::default(),
            _ctx: std::marker::PhantomData
        }
    }
}
impl<I, C> std::ops::Deref for ContextIterWrapper<I, C> {
    type Target = I;
    fn deref(&self) -> &I {
        &self.iter
    }
}
impl<I, C> std::ops::DerefMut for ContextIterWrapper<I, C> {
    fn deref_mut(&mut self) -> &mut I {
        &mut self.iter
    }
}
impl<I: Iterator, C: Context> From<I> for ContextIterWrapper<I, C> {
    fn from(iter: I) -> Self {
        Self { iter, _ctx: std::marker::PhantomData }
    }
}
impl<I: Iterator, C: Context> ContextIter for ContextIterWrapper<I, C> {
    type Context = C;
    type Output = I::Item;
    fn next(&mut self, _ctx: &mut Self::Context) -> Option<Self::Output> {
        self.iter.next()
    }
    fn size_hint(&self) -> (usize, Option<usize>) {
        self.iter.size_hint()
    }
}
impl<I: IntoIterator, C: Context> IntoContextIter for ContextIterWrapper<I, C> {
    type Context = C;
    type Output = I::Item;
    type IntoIter = ContextIterWrapper<I::IntoIter, C>;
    fn into_context_iter(self) -> Self::IntoIter {
        ContextIterWrapper {
            iter: self.iter.into_iter(),
            _ctx: std::marker::PhantomData
        }
    }
}
impl<T, E: Extend<T>, C> Extend<T> for ContextIterWrapper<E, C> {
    fn extend<I: IntoIterator<Item = T>>(&mut self, iter: I) {
        self.iter.extend(iter);
    }
}
impl<L: Length, C> Length for ContextIterWrapper<L, C> {
    fn len(&self) -> usize {
        self.iter.len()
    }
}
           

/// Internal type MultiReg: defined at src\prelude_lower.isle line 16.
#[derive(Clone, Debug)]
pub enum MultiReg {
    Empty,
    One {
        a: Reg,
    },
    Two {
        a: Reg,
        b: Reg,
    },
    Three {
        a: Reg,
        b: Reg,
        c: Reg,
    },
    Four {
        a: Reg,
        b: Reg,
        c: Reg,
        d: Reg,
    },
}

/// Internal type SideEffectNoResult: defined at src\prelude_lower.isle line 439.
#[derive(Clone, Debug)]
pub enum SideEffectNoResult {
    Inst {
        inst: MInst,
    },
    Inst2 {
        inst1: MInst,
        inst2: MInst,
    },
    Inst3 {
        inst1: MInst,
        inst2: MInst,
        inst3: MInst,
    },
}

/// Internal type ProducesFlags: defined at src\prelude_lower.isle line 492.
#[derive(Clone, Debug)]
pub enum ProducesFlags {
    AlreadyExistingFlags,
    ProducesFlagsSideEffect {
        inst: MInst,
    },
    ProducesFlagsTwiceSideEffect {
        inst1: MInst,
        inst2: MInst,
    },
    ProducesFlagsReturnsReg {
        inst: MInst,
        result: Reg,
    },
    ProducesFlagsReturnsResultWithConsumer {
        inst: MInst,
        result: Reg,
    },
}

/// Internal type ConsumesAndProducesFlags: defined at src\prelude_lower.isle line 511.
#[derive(Clone, Debug)]
pub enum ConsumesAndProducesFlags {
    SideEffect {
        inst: MInst,
    },
    ReturnsReg {
        inst: MInst,
        result: Reg,
    },
}

/// Internal type ConsumesFlags: defined at src\prelude_lower.isle line 519.
#[derive(Clone, Debug)]
pub enum ConsumesFlags {
    ConsumesFlagsSideEffect {
        inst: MInst,
    },
    ConsumesFlagsSideEffect2 {
        inst1: MInst,
        inst2: MInst,
    },
    ConsumesFlagsReturnsResultWithProducer {
        inst: MInst,
        result: Reg,
    },
    ConsumesFlagsReturnsReg {
        inst: MInst,
        result: Reg,
    },
    ConsumesFlagsTwiceReturnsValueRegs {
        inst1: MInst,
        inst2: MInst,
        result: ValueRegs,
    },
    ConsumesFlagsFourTimesReturnsValueRegs {
        inst1: MInst,
        inst2: MInst,
        inst3: MInst,
        inst4: MInst,
        result: ValueRegs,
    },
}

/// Internal type MInst: defined at src\isa\riscv64\inst.isle line 1.
#[derive(Clone, Debug)]
pub enum MInst {
    Nop0,
    Nop4,
    Lui {
        rd: WritableReg,
        imm: Imm20,
    },
    LoadInlineConst {
        rd: WritableReg,
        ty: Type,
        imm: u64,
    },
    Auipc {
        rd: WritableReg,
        imm: Imm20,
    },
    Fli {
        width: FpuOPWidth,
        imm: FliConstant,
        rd: WritableReg,
    },
    FpuRR {
        alu_op: FpuOPRR,
        width: FpuOPWidth,
        frm: FRM,
        rd: WritableReg,
        rs: Reg,
    },
    AluRRR {
        alu_op: AluOPRRR,
        rd: WritableReg,
        rs1: Reg,
        rs2: Reg,
    },
    FpuRRR {
        alu_op: FpuOPRRR,
        width: FpuOPWidth,
        frm: FRM,
        rd: WritableReg,
        rs1: Reg,
        rs2: Reg,
    },
    FpuRRRR {
        alu_op: FpuOPRRRR,
        width: FpuOPWidth,
        frm: FRM,
        rd: WritableReg,
        rs1: Reg,
        rs2: Reg,
        rs3: Reg,
    },
    AluRRImm12 {
        alu_op: AluOPRRI,
        rd: WritableReg,
        rs: Reg,
        imm12: Imm12,
    },
    CsrReg {
        op: CsrRegOP,
        rd: WritableReg,
        rs: Reg,
        csr: CSR,
    },
    CsrImm {
        op: CsrImmOP,
        rd: WritableReg,
        imm: UImm5,
        csr: CSR,
    },
    Load {
        rd: WritableReg,
        op: LoadOP,
        flags: MemFlags,
        from: AMode,
    },
    Store {
        to: AMode,
        op: StoreOP,
        flags: MemFlags,
        src: Reg,
    },
    Args {
        args: VecArgPair,
    },
    Rets {
        rets: VecRetPair,
    },
    Ret,
    Extend {
        rd: WritableReg,
        rn: Reg,
        signed: bool,
        from_bits: u8,
        to_bits: u8,
    },
    Call {
        info: BoxCallInfo,
    },
    CallInd {
        info: BoxCallIndInfo,
    },
    PatchableCall {
        info: BoxCallInfo,
    },
    ReturnCall {
        info: BoxReturnCallInfo,
    },
    ReturnCallInd {
        info: BoxReturnCallIndInfo,
    },
    TrapIf {
        rs1: Reg,
        rs2: Reg,
        cc: IntCC,
        trap_code: TrapCode,
    },
    Jal {
        label: MachLabel,
    },
    CondBr {
        taken: CondBrTarget,
        not_taken: CondBrTarget,
        kind: IntegerCompare,
    },
    LoadExtNameGot {
        rd: WritableReg,
        name: BoxExternalName,
    },
    LoadExtNameNear {
        rd: WritableReg,
        name: BoxExternalName,
        offset: i64,
    },
    LoadExtNameFar {
        rd: WritableReg,
        name: BoxExternalName,
        offset: i64,
    },
    ElfTlsGetAddr {
        rd: WritableReg,
        name: BoxExternalName,
    },
    LoadAddr {
        rd: WritableReg,
        mem: AMode,
    },
    Mov {
        rd: WritableReg,
        rm: Reg,
        ty: Type,
    },
    MovFromPReg {
        rd: WritableReg,
        rm: PReg,
    },
    Fence {
        pred: u8,
        succ: u8,
    },
    EBreak,
    Udf {
        trap_code: TrapCode,
    },
    Jalr {
        rd: WritableReg,
        base: Reg,
        offset: Imm12,
    },
    Atomic {
        op: AtomicOP,
        rd: WritableReg,
        addr: Reg,
        src: Reg,
        amo: AMO,
    },
    AtomicStore {
        src: Reg,
        ty: Type,
        p: Reg,
    },
    AtomicLoad {
        rd: WritableReg,
        ty: Type,
        p: Reg,
    },
    AtomicRmwLoop {
        offset: Reg,
        op: AtomicRmwOp,
        dst: WritableReg,
        ty: Type,
        p: Reg,
        x: Reg,
        t0: WritableReg,
    },
    Select {
        dst: WritableValueRegs,
        condition: IntegerCompare,
        x: ValueRegs,
        y: ValueRegs,
    },
    BrTable {
        index: Reg,
        tmp1: WritableReg,
        tmp2: WritableReg,
        targets: VecMachLabel,
    },
    AtomicCas {
        offset: Reg,
        t0: WritableReg,
        dst: WritableReg,
        e: Reg,
        addr: Reg,
        v: Reg,
        ty: Type,
    },
    RawData {
        data: VecU8,
    },
    Unwind {
        inst: UnwindInst,
    },
    DummyUse {
        reg: Reg,
    },
    LabelAddress {
        dst: WritableReg,
        label: MachLabel,
    },
    Popcnt {
        sum: WritableReg,
        step: WritableReg,
        tmp: WritableReg,
        rs: Reg,
        ty: Type,
    },
    Cltz {
        leading: bool,
        sum: WritableReg,
        step: WritableReg,
        tmp: WritableReg,
        rs: Reg,
        ty: Type,
    },
    Brev8 {
        rs: Reg,
        ty: Type,
        step: WritableReg,
        tmp: WritableReg,
        tmp2: WritableReg,
        rd: WritableReg,
    },
    StackProbeLoop {
        guard_size: u32,
        probe_count: u32,
        tmp: WritableReg,
    },
    VecAluRRRR {
        op: VecAluOpRRRR,
        vd: WritableReg,
        vd_src: Reg,
        vs2: Reg,
        vs1: Reg,
        mask: VecOpMasking,
        vstate: VState,
    },
    VecAluRRRImm5 {
        op: VecAluOpRRRImm5,
        vd: WritableReg,
        vd_src: Reg,
        vs2: Reg,
        imm: Imm5,
        mask: VecOpMasking,
        vstate: VState,
    },
    VecAluRRR {
        op: VecAluOpRRR,
        vd: WritableReg,
        vs2: Reg,
        vs1: Reg,
        mask: VecOpMasking,
        vstate: VState,
    },
    VecAluRRImm5 {
        op: VecAluOpRRImm5,
        vd: WritableReg,
        vs2: Reg,
        imm: Imm5,
        mask: VecOpMasking,
        vstate: VState,
    },
    VecAluRR {
        op: VecAluOpRR,
        vd: WritableReg,
        vs: Reg,
        mask: VecOpMasking,
        vstate: VState,
    },
    VecAluRImm5 {
        op: VecAluOpRImm5,
        vd: WritableReg,
        imm: Imm5,
        mask: VecOpMasking,
        vstate: VState,
    },
    VecSetState {
        rd: WritableReg,
        vstate: VState,
    },
    VecLoad {
        eew: VecElementWidth,
        to: WritableReg,
        from: VecAMode,
        flags: MemFlags,
        mask: VecOpMasking,
        vstate: VState,
    },
    VecStore {
        eew: VecElementWidth,
        to: VecAMode,
        from: Reg,
        flags: MemFlags,
        mask: VecOpMasking,
        vstate: VState,
    },
    EmitIsland {
        needed_space: u32,
    },
    SequencePoint,
}

/// Internal type AtomicOP: defined at src\isa\riscv64\inst.isle line 371.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum AtomicOP {
    LrW,
    ScW,
    AmoswapW,
    AmoaddW,
    AmoxorW,
    AmoandW,
    AmoorW,
    AmominW,
    AmomaxW,
    AmominuW,
    AmomaxuW,
    LrD,
    ScD,
    AmoswapD,
    AmoaddD,
    AmoxorD,
    AmoandD,
    AmoorD,
    AmominD,
    AmomaxD,
    AmominuD,
    AmomaxuD,
}

/// Internal type FpuOPRRRR: defined at src\isa\riscv64\inst.isle line 396.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum FpuOPRRRR {
    Fmadd,
    Fmsub,
    Fnmsub,
    Fnmadd,
}

/// Internal type FClassResult: defined at src\isa\riscv64\inst.isle line 403.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum FClassResult {
    NegInfinite,
    NegNormal,
    NegSubNormal,
    NegZero,
    PosZero,
    PosSubNormal,
    PosNormal,
    PosInfinite,
    SNaN,
    QNaN,
}

/// Internal type FpuOPWidth: defined at src\isa\riscv64\inst.isle line 428.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum FpuOPWidth {
    S,
    D,
    H,
    Q,
}

/// Internal type FpuOPRR: defined at src\isa\riscv64\inst.isle line 439.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum FpuOPRR {
    Fsqrt,
    Fclass,
    FcvtWFmt,
    FcvtWuFmt,
    FcvtLFmt,
    FcvtLuFmt,
    FcvtFmtW,
    FcvtFmtWu,
    FcvtFmtL,
    FcvtFmtLu,
    FmvXFmt,
    FmvFmtX,
    FcvtSD,
    FcvtDS,
    Fround,
}

/// Internal type LoadOP: defined at src\isa\riscv64\inst.isle line 459.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum LoadOP {
    Lb,
    Lh,
    Lw,
    Lbu,
    Lhu,
    Lwu,
    Ld,
    Flh,
    Flw,
    Fld,
}

/// Internal type StoreOP: defined at src\isa\riscv64\inst.isle line 472.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum StoreOP {
    Sb,
    Sh,
    Sw,
    Sd,
    Fsh,
    Fsw,
    Fsd,
}

/// Internal type AluOPRRR: defined at src\isa\riscv64\inst.isle line 482.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum AluOPRRR {
    Add,
    Sub,
    Sll,
    Slt,
    SltU,
    Sgt,
    Sgtu,
    Xor,
    Srl,
    Sra,
    Or,
    And,
    Addw,
    Subw,
    Sllw,
    Srlw,
    Sraw,
    Mul,
    Mulh,
    Mulhsu,
    Mulhu,
    Div,
    DivU,
    Rem,
    RemU,
    Mulw,
    Divw,
    Divuw,
    Remw,
    Remuw,
    Adduw,
    Sh1add,
    Sh1adduw,
    Sh2add,
    Sh2adduw,
    Sh3add,
    Sh3adduw,
    Andn,
    Orn,
    Xnor,
    Max,
    Maxu,
    Min,
    Minu,
    Rol,
    Rolw,
    Ror,
    Rorw,
    Bclr,
    Bext,
    Binv,
    Bset,
    Clmul,
    Clmulh,
    Clmulr,
    Pack,
    Packw,
    Packh,
    CzeroEqz,
    CzeroNez,
}

/// Internal type FpuOPRRR: defined at src\isa\riscv64\inst.isle line 566.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum FpuOPRRR {
    Fadd,
    Fsub,
    Fmul,
    Fdiv,
    Fsgnj,
    Fsgnjn,
    Fsgnjx,
    Fmin,
    Fmax,
    Feq,
    Flt,
    Fle,
    Fminm,
    Fmaxm,
}

/// Internal type AluOPRRI: defined at src\isa\riscv64\inst.isle line 587.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum AluOPRRI {
    Addi,
    Slti,
    SltiU,
    Xori,
    Ori,
    Andi,
    Slli,
    Srli,
    Srai,
    Addiw,
    Slliw,
    SrliW,
    Sraiw,
    SlliUw,
    Clz,
    Clzw,
    Ctz,
    Ctzw,
    Cpop,
    Cpopw,
    Sextb,
    Sexth,
    Zexth,
    Rori,
    Roriw,
    Rev8,
    Brev8,
    Orcb,
    Bclri,
    Bexti,
    Binvi,
    Bseti,
}

/// Internal type COpcodeSpace: defined at src\isa\riscv64\inst.isle line 629.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum COpcodeSpace {
    C0,
    C1,
    C2,
}

/// Internal type CrOp: defined at src\isa\riscv64\inst.isle line 636.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum CrOp {
    CMv,
    CAdd,
    CJr,
    CJalr,
    CEbreak,
}

/// Internal type CaOp: defined at src\isa\riscv64\inst.isle line 647.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum CaOp {
    CAnd,
    COr,
    CXor,
    CSub,
    CAddw,
    CSubw,
    CMul,
}

/// Internal type CjOp: defined at src\isa\riscv64\inst.isle line 658.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum CjOp {
    CJ,
}

/// Internal type CiOp: defined at src\isa\riscv64\inst.isle line 663.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum CiOp {
    CAddi,
    CAddiw,
    CAddi16sp,
    CSlli,
    CLi,
    CLui,
    CLwsp,
    CLdsp,
    CFldsp,
}

/// Internal type CiwOp: defined at src\isa\riscv64\inst.isle line 676.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum CiwOp {
    CAddi4spn,
}

/// Internal type CbOp: defined at src\isa\riscv64\inst.isle line 681.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum CbOp {
    CSrli,
    CSrai,
    CAndi,
}

/// Internal type CssOp: defined at src\isa\riscv64\inst.isle line 688.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum CssOp {
    CSwsp,
    CSdsp,
    CFsdsp,
}

/// Internal type CsOp: defined at src\isa\riscv64\inst.isle line 695.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum CsOp {
    CSw,
    CSd,
    CFsd,
}

/// Internal type ClOp: defined at src\isa\riscv64\inst.isle line 702.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum ClOp {
    CLw,
    CLd,
    CFld,
}

/// Internal type CsznOp: defined at src\isa\riscv64\inst.isle line 709.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum CsznOp {
    CNot,
    CZextb,
    CZexth,
    CZextw,
    CSextb,
    CSexth,
}

/// Internal type ZcbMemOp: defined at src\isa\riscv64\inst.isle line 722.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum ZcbMemOp {
    CLbu,
    CLhu,
    CLh,
    CSb,
    CSh,
}

/// Internal type CsrRegOP: defined at src\isa\riscv64\inst.isle line 731.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum CsrRegOP {
    CsrRW,
    CsrRS,
    CsrRC,
}

/// Internal type CsrImmOP: defined at src\isa\riscv64\inst.isle line 740.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum CsrImmOP {
    CsrRWI,
    CsrRSI,
    CsrRCI,
}

/// Internal type CSR: defined at src\isa\riscv64\inst.isle line 750.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum CSR {
    Frm,
}

/// Internal type FRM: defined at src\isa\riscv64\inst.isle line 756.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum FRM {
    RNE,
    RTZ,
    RDN,
    RUP,
    RMM,
    Fcsr,
}

/// Internal type FFlagsException: defined at src\isa\riscv64\inst.isle line 776.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum FFlagsException {
    NV,
    DZ,
    OF,
    UF,
    NX,
}

/// Internal type ExtendOp: defined at src\isa\riscv64\inst.isle line 2330.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum ExtendOp {
    Zero,
    Signed,
}

/// Internal type ZeroCond: defined at src\isa\riscv64\inst.isle line 3079.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum ZeroCond {
    Zero,
    NonZero,
}

/// Internal type FloatCompare: defined at src\isa\riscv64\inst.isle line 3207.
#[derive(Clone, Debug)]
pub enum FloatCompare {
    One {
        r: XReg,
    },
    Zero {
        r: XReg,
    },
}

/// Internal type VecElementWidth: defined at src\isa\riscv64\inst_vector.isle line 1.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum VecElementWidth {
    E8,
    E16,
    E32,
    E64,
}

/// Internal type VecLmul: defined at src\isa\riscv64\inst_vector.isle line 14.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum VecLmul {
    LmulF8,
    LmulF4,
    LmulF2,
    Lmul1,
    Lmul2,
    Lmul4,
    Lmul8,
}

/// Internal type VecTailMode: defined at src\isa\riscv64\inst_vector.isle line 27.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum VecTailMode {
    Agnostic,
    Undisturbed,
}

/// Internal type VecMaskMode: defined at src\isa\riscv64\inst_vector.isle line 37.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum VecMaskMode {
    Agnostic,
    Undisturbed,
}

/// Internal type VecAvl: defined at src\isa\riscv64\inst_vector.isle line 49.
#[derive(Clone, Debug)]
pub enum VecAvl {
    Static {
        size: UImm5,
    },
}

/// Internal type VecOpCategory: defined at src\isa\riscv64\inst_vector.isle line 63.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum VecOpCategory {
    OPIVV,
    OPFVV,
    OPMVV,
    OPIVI,
    OPIVX,
    OPFVF,
    OPMVX,
    OPCFG,
}

/// Internal type VecOpMasking: defined at src\isa\riscv64\inst_vector.isle line 78.
#[derive(Clone, Debug)]
pub enum VecOpMasking {
    Enabled {
        reg: Reg,
    },
    Disabled,
}

/// Internal type VecAluOpRRR: defined at src\isa\riscv64\inst_vector.isle line 90.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum VecAluOpRRR {
    VaddVV,
    VsaddVV,
    VsadduVV,
    VwaddVV,
    VwaddWV,
    VwadduVV,
    VwadduWV,
    VsubVV,
    VwsubVV,
    VwsubWV,
    VwsubuVV,
    VwsubuWV,
    VssubVV,
    VssubuVV,
    VmulVV,
    VmulhVV,
    VmulhuVV,
    VsmulVV,
    VsllVV,
    VsrlVV,
    VsraVV,
    VandVV,
    VorVV,
    VxorVV,
    VmaxVV,
    VmaxuVV,
    VminVV,
    VminuVV,
    VfaddVV,
    VfsubVV,
    VfmulVV,
    VfdivVV,
    VfminVV,
    VfmaxVV,
    VfsgnjVV,
    VfsgnjnVV,
    VfsgnjxVV,
    VmergeVVM,
    VredmaxuVS,
    VredminuVS,
    VrgatherVV,
    VcompressVM,
    VmseqVV,
    VmsneVV,
    VmsltuVV,
    VmsltVV,
    VmsleuVV,
    VmsleVV,
    VmfeqVV,
    VmfneVV,
    VmfltVV,
    VmfleVV,
    VmandMM,
    VmorMM,
    VmnandMM,
    VmnorMM,
    VaddVX,
    VsaddVX,
    VsadduVX,
    VwaddVX,
    VwaddWX,
    VwadduVX,
    VwadduWX,
    VsubVX,
    VrsubVX,
    VwsubVX,
    VwsubWX,
    VwsubuVX,
    VwsubuWX,
    VssubVX,
    VssubuVX,
    VmulVX,
    VmulhVX,
    VmulhuVX,
    VsmulVX,
    VsllVX,
    VsrlVX,
    VsraVX,
    VandVX,
    VorVX,
    VxorVX,
    VmaxVX,
    VmaxuVX,
    VminVX,
    VminuVX,
    VslidedownVX,
    VfaddVF,
    VfsubVF,
    VfrsubVF,
    VfmulVF,
    VfdivVF,
    VfsgnjVF,
    VfrdivVF,
    VmergeVXM,
    VfmergeVFM,
    VrgatherVX,
    VmseqVX,
    VmsneVX,
    VmsltuVX,
    VmsltVX,
    VmsleuVX,
    VmsleVX,
    VmsgtuVX,
    VmsgtVX,
    VmfeqVF,
    VmfneVF,
    VmfltVF,
    VmfleVF,
    VmfgtVF,
    VmfgeVF,
}

/// Internal type VecAluOpRRRImm5: defined at src\isa\riscv64\inst_vector.isle line 210.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum VecAluOpRRRImm5 {
    VslideupVI,
}

/// Internal type VecAluOpRRRR: defined at src\isa\riscv64\inst_vector.isle line 215.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum VecAluOpRRRR {
    VmaccVV,
    VnmsacVV,
    VfmaccVV,
    VfnmaccVV,
    VfmsacVV,
    VfnmsacVV,
    VmaccVX,
    VnmsacVX,
    VfmaccVF,
    VfnmaccVF,
    VfmsacVF,
    VfnmsacVF,
    Vslide1upVX,
}

/// Internal type VecAluOpRRImm5: defined at src\isa\riscv64\inst_vector.isle line 235.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum VecAluOpRRImm5 {
    VaddVI,
    VsaddVI,
    VsadduVI,
    VrsubVI,
    VsllVI,
    VsrlVI,
    VsraVI,
    VandVI,
    VorVI,
    VxorVI,
    VssrlVI,
    VslidedownVI,
    VmergeVIM,
    VrgatherVI,
    VmvrV,
    VnclipWI,
    VnclipuWI,
    VmseqVI,
    VmsneVI,
    VmsleuVI,
    VmsleVI,
    VmsgtuVI,
    VmsgtVI,
}

/// Internal type VecAluOpRImm5: defined at src\isa\riscv64\inst_vector.isle line 265.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum VecAluOpRImm5 {
    VmvVI,
}

/// Internal type VecAluOpRR: defined at src\isa\riscv64\inst_vector.isle line 272.
#[derive(Copy, Clone, PartialEq, Eq, Debug)]
pub enum VecAluOpRR {
    VmvSX,
    VmvXS,
    VfmvSF,
    VfmvFS,
    VmvVV,
    VmvVX,
    VfmvVF,
    VfsqrtV,
    VsextVF2,
    VsextVF4,
    VsextVF8,
    VzextVF2,
    VzextVF4,
    VzextVF8,
    VfcvtxufV,
    VfcvtxfV,
    VfcvtrtzxufV,
    VfcvtrtzxfV,
    VfcvtfxuV,
    VfcvtfxV,
    VfwcvtffV,
    VfncvtffW,
}

/// Internal type VecAMode: defined at src\isa\riscv64\inst_vector.isle line 304.
#[derive(Clone, Debug)]
pub enum VecAMode {
    UnitStride {
        base: AMode,
    },
}

/// Internal type IsFneg: defined at src\isa\riscv64\lower.isle line 1621.
#[derive(Clone, Debug)]
pub enum IsFneg {
    Result {
        negate: u64,
        value: Value,
    },
}

// Generated as internal constructor for term ty_shift_mask.
pub fn constructor_ty_shift_mask<C: Context>(
    ctx: &mut C,
    arg0: Type,
) -> u64 {
    let v1 = C::lane_type(ctx, arg0);
    let v2 = C::ty_bits(ctx, v1);
    let v3 = C::u8_into_u64(ctx, v2);
    let v5 = C::u64_sub(ctx, v3, 0x1_u64);
    // Rule at src\prelude.isle line 293.
    return v5;
}

// Generated as internal constructor for term output_reg.
pub fn constructor_output_reg<C: Context>(
    ctx: &mut C,
    arg0: Reg,
) -> InstOutput {
    let v1 = C::value_reg(ctx, arg0);
    let v2 = C::output(ctx, v1);
    // Rule at src\prelude_lower.isle line 81.
    return v2;
}

// Generated as internal constructor for term output_value.
pub fn constructor_output_value<C: Context>(
    ctx: &mut C,
    arg0: Value,
) -> InstOutput {
    let v1 = C::put_in_regs(ctx, arg0);
    let v2 = C::output(ctx, v1);
    // Rule at src\prelude_lower.isle line 85.
    return v2;
}

// Generated as internal constructor for term temp_reg.
pub fn constructor_temp_reg<C: Context>(
    ctx: &mut C,
    arg0: Type,
) -> Reg {
    let v1 = C::temp_writable_reg(ctx, arg0);
    let v2 = C::writable_reg_to_reg(ctx, v1);
    // Rule at src\prelude_lower.isle line 97.
    return v2;
}

// Generated as internal constructor for term lo_reg.
pub fn constructor_lo_reg<C: Context>(
    ctx: &mut C,
    arg0: Value,
) -> Reg {
    let v1 = C::put_in_regs(ctx, arg0);
    let v3 = C::value_regs_get(ctx, v1, 0x0_usize);
    // Rule at src\prelude_lower.isle line 162.
    return v3;
}

// Generated as internal constructor for term multi_reg_to_pair_and_single.
pub fn constructor_multi_reg_to_pair_and_single<C: Context>(
    ctx: &mut C,
    arg0: &MultiReg,
) -> InstOutput {
    if let &MultiReg::Three {
        a: v1,
        b: v2,
        c: v3,
    } = arg0 {
        let v4 = C::value_regs(ctx, v1, v2);
        let v5 = C::value_reg(ctx, v3);
        let v6 = C::output_pair(ctx, v4, v5);
        // Rule at src\prelude_lower.isle line 173.
        return v6;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "multi_reg_to_pair_and_single", "src\\prelude_lower.isle line 172")
}

// Generated as internal constructor for term multi_reg_to_pair.
pub fn constructor_multi_reg_to_pair<C: Context>(
    ctx: &mut C,
    arg0: &MultiReg,
) -> InstOutput {
    if let &MultiReg::Two {
        a: v1,
        b: v2,
    } = arg0 {
        let v3 = C::value_regs(ctx, v1, v2);
        let v4 = C::output(ctx, v3);
        // Rule at src\prelude_lower.isle line 178.
        return v4;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "multi_reg_to_pair", "src\\prelude_lower.isle line 177")
}

// Generated as internal constructor for term multi_reg_to_single.
pub fn constructor_multi_reg_to_single<C: Context>(
    ctx: &mut C,
    arg0: &MultiReg,
) -> InstOutput {
    if let &MultiReg::One {
        a: v1,
    } = arg0 {
        let v2 = C::value_reg(ctx, v1);
        let v3 = C::output(ctx, v2);
        // Rule at src\prelude_lower.isle line 183.
        return v3;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "multi_reg_to_single", "src\\prelude_lower.isle line 182")
}

// Generated as internal constructor for term emit_side_effect.
pub fn constructor_emit_side_effect<C: Context>(
    ctx: &mut C,
    arg0: &SideEffectNoResult,
) -> Unit {
    match arg0 {
        &SideEffectNoResult::Inst {
            inst: ref v1,
        } => {
            let v2 = C::emit(ctx, v1);
            // Rule at src\prelude_lower.isle line 451.
            return v2;
        }
        &SideEffectNoResult::Inst2 {
            inst1: ref v3,
            inst2: ref v4,
        } => {
            let v5 = C::emit(ctx, v3);
            let v6 = C::emit(ctx, v4);
            // Rule at src\prelude_lower.isle line 453.
            return v6;
        }
        &SideEffectNoResult::Inst3 {
            inst1: ref v7,
            inst2: ref v8,
            inst3: ref v9,
        } => {
            let v10 = C::emit(ctx, v7);
            let v11 = C::emit(ctx, v8);
            let v12 = C::emit(ctx, v9);
            // Rule at src\prelude_lower.isle line 456.
            return v12;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "emit_side_effect", "src\\prelude_lower.isle line 450")
}

// Generated as internal constructor for term side_effect.
pub fn constructor_side_effect<C: Context>(
    ctx: &mut C,
    arg0: &SideEffectNoResult,
) -> InstOutput {
    let v1 = constructor_emit_side_effect(ctx, arg0);
    let v2 = C::output_none(ctx);
    // Rule at src\prelude_lower.isle line 466.
    return v2;
}

// Generated as internal constructor for term side_effect_concat.
pub fn constructor_side_effect_concat<C: Context>(
    ctx: &mut C,
    arg0: &SideEffectNoResult,
    arg1: &SideEffectNoResult,
) -> SideEffectNoResult {
    match arg0 {
        &SideEffectNoResult::Inst {
            inst: ref v1,
        } => {
            match arg1 {
                &SideEffectNoResult::Inst {
                    inst: ref v3,
                } => {
                    let v4 = SideEffectNoResult::Inst2 {
                        inst1: v1.clone(),
                        inst2: v3.clone(),
                    };
                    // Rule at src\prelude_lower.isle line 471.
                    return v4;
                }
                &SideEffectNoResult::Inst2 {
                    inst1: ref v5,
                    inst2: ref v6,
                } => {
                    let v7 = SideEffectNoResult::Inst3 {
                        inst1: v1.clone(),
                        inst2: v5.clone(),
                        inst3: v6.clone(),
                    };
                    // Rule at src\prelude_lower.isle line 473.
                    return v7;
                }
                _ => {}
            }
        }
        &SideEffectNoResult::Inst2 {
            inst1: ref v8,
            inst2: ref v9,
        } => {
            if let &SideEffectNoResult::Inst {
                inst: ref v3,
            } = arg1 {
                let v10 = SideEffectNoResult::Inst3 {
                    inst1: v8.clone(),
                    inst2: v9.clone(),
                    inst3: v3.clone(),
                };
                // Rule at src\prelude_lower.isle line 475.
                return v10;
            }
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "side_effect_concat", "src\\prelude_lower.isle line 470")
}

// Generated as internal constructor for term side_effect_as_invalid.
pub fn constructor_side_effect_as_invalid<C: Context>(
    ctx: &mut C,
    arg0: &SideEffectNoResult,
) -> InstOutput {
    let v1 = constructor_side_effect(ctx, arg0);
    let v2 = C::invalid_reg(ctx);
    let v3 = constructor_output_reg(ctx, v2);
    // Rule at src\prelude_lower.isle line 481.
    return v3;
}

// Generated as internal constructor for term produces_flags_concat.
pub fn constructor_produces_flags_concat<C: Context>(
    ctx: &mut C,
    arg0: &ProducesFlags,
    arg1: &ProducesFlags,
) -> ProducesFlags {
    if let &ProducesFlags::ProducesFlagsSideEffect {
        inst: ref v1,
    } = arg0 {
        if let &ProducesFlags::ProducesFlagsSideEffect {
            inst: ref v3,
        } = arg1 {
            let v4 = ProducesFlags::ProducesFlagsTwiceSideEffect {
                inst1: v1.clone(),
                inst2: v3.clone(),
            };
            // Rule at src\prelude_lower.isle line 507.
            return v4;
        }
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "produces_flags_concat", "src\\prelude_lower.isle line 506")
}

// Generated as internal constructor for term produces_flags_get_reg.
pub fn constructor_produces_flags_get_reg<C: Context>(
    ctx: &mut C,
    arg0: &ProducesFlags,
) -> Reg {
    match arg0 {
        &ProducesFlags::ProducesFlagsReturnsReg {
            inst: ref v1,
            result: v2,
        } => {
            // Rule at src\prelude_lower.isle line 537.
            return v2;
        }
        &ProducesFlags::ProducesFlagsReturnsResultWithConsumer {
            inst: ref v3,
            result: v4,
        } => {
            // Rule at src\prelude_lower.isle line 538.
            return v4;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "produces_flags_get_reg", "src\\prelude_lower.isle line 536")
}

// Generated as internal constructor for term produces_flags_ignore.
pub fn constructor_produces_flags_ignore<C: Context>(
    ctx: &mut C,
    arg0: &ProducesFlags,
) -> ProducesFlags {
    match arg0 {
        &ProducesFlags::ProducesFlagsReturnsReg {
            inst: ref v1,
            result: v2,
        } => {
            let v3 = ProducesFlags::ProducesFlagsSideEffect {
                inst: v1.clone(),
            };
            // Rule at src\prelude_lower.isle line 543.
            return v3;
        }
        &ProducesFlags::ProducesFlagsReturnsResultWithConsumer {
            inst: ref v4,
            result: v5,
        } => {
            let v6 = ProducesFlags::ProducesFlagsSideEffect {
                inst: v4.clone(),
            };
            // Rule at src\prelude_lower.isle line 545.
            return v6;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "produces_flags_ignore", "src\\prelude_lower.isle line 542")
}

// Generated as internal constructor for term consumes_flags_concat.
pub fn constructor_consumes_flags_concat<C: Context>(
    ctx: &mut C,
    arg0: &ConsumesFlags,
    arg1: &ConsumesFlags,
) -> ConsumesFlags {
    match arg0 {
        &ConsumesFlags::ConsumesFlagsSideEffect {
            inst: ref v8,
        } => {
            if let &ConsumesFlags::ConsumesFlagsSideEffect {
                inst: ref v9,
            } = arg1 {
                let v10 = ConsumesFlags::ConsumesFlagsSideEffect2 {
                    inst1: v8.clone(),
                    inst2: v9.clone(),
                };
                // Rule at src\prelude_lower.isle line 558.
                return v10;
            }
        }
        &ConsumesFlags::ConsumesFlagsReturnsReg {
            inst: ref v1,
            result: v2,
        } => {
            if let &ConsumesFlags::ConsumesFlagsReturnsReg {
                inst: ref v4,
                result: v5,
            } = arg1 {
                let v6 = C::value_regs(ctx, v2, v5);
                let v7 = ConsumesFlags::ConsumesFlagsTwiceReturnsValueRegs {
                    inst1: v1.clone(),
                    inst2: v4.clone(),
                    result: v6,
                };
                // Rule at src\prelude_lower.isle line 552.
                return v7;
            }
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "consumes_flags_concat", "src\\prelude_lower.isle line 551")
}

// Generated as internal constructor for term consumes_flags_get_reg.
pub fn constructor_consumes_flags_get_reg<C: Context>(
    ctx: &mut C,
    arg0: &ConsumesFlags,
) -> Reg {
    if let &ConsumesFlags::ConsumesFlagsReturnsReg {
        inst: ref v1,
        result: v2,
    } = arg0 {
        // Rule at src\prelude_lower.isle line 565.
        return v2;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "consumes_flags_get_reg", "src\\prelude_lower.isle line 564")
}

// Generated as internal constructor for term consumes_flags_get_regs.
pub fn constructor_consumes_flags_get_regs<C: Context>(
    ctx: &mut C,
    arg0: &ConsumesFlags,
) -> ValueRegs {
    if let &ConsumesFlags::ConsumesFlagsTwiceReturnsValueRegs {
        inst1: ref v1,
        inst2: ref v2,
        result: v3,
    } = arg0 {
        // Rule at src\prelude_lower.isle line 567.
        return v3;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "consumes_flags_get_regs", "src\\prelude_lower.isle line 566")
}

// Generated as internal constructor for term with_flags.
pub fn constructor_with_flags<C: Context>(
    ctx: &mut C,
    arg0: &ProducesFlags,
    arg1: &ConsumesFlags,
) -> ValueRegs {
    match arg0 {
        &ProducesFlags::ProducesFlagsSideEffect {
            inst: ref v12,
        } => {
            match arg1 {
                &ConsumesFlags::ConsumesFlagsReturnsReg {
                    inst: ref v13,
                    result: v14,
                } => {
                    let v15 = C::emit(ctx, v12);
                    let v16 = C::emit(ctx, v13);
                    let v17 = C::value_reg(ctx, v14);
                    // Rule at src\prelude_lower.isle line 595.
                    return v17;
                }
                &ConsumesFlags::ConsumesFlagsTwiceReturnsValueRegs {
                    inst1: ref v18,
                    inst2: ref v19,
                    result: v20,
                } => {
                    let v15 = C::emit(ctx, v12);
                    let v21 = C::emit(ctx, v18);
                    let v22 = C::emit(ctx, v19);
                    // Rule at src\prelude_lower.isle line 601.
                    return v20;
                }
                &ConsumesFlags::ConsumesFlagsFourTimesReturnsValueRegs {
                    inst1: ref v23,
                    inst2: ref v24,
                    inst3: ref v25,
                    inst4: ref v26,
                    result: v27,
                } => {
                    let v15 = C::emit(ctx, v12);
                    let v28 = C::emit(ctx, v23);
                    let v29 = C::emit(ctx, v24);
                    let v30 = C::emit(ctx, v25);
                    let v31 = C::emit(ctx, v26);
                    // Rule at src\prelude_lower.isle line 613.
                    return v27;
                }
                _ => {}
            }
        }
        &ProducesFlags::ProducesFlagsTwiceSideEffect {
            inst1: ref v32,
            inst2: ref v33,
        } => {
            match arg1 {
                &ConsumesFlags::ConsumesFlagsReturnsReg {
                    inst: ref v13,
                    result: v14,
                } => {
                    let v34 = C::emit(ctx, v32);
                    let v35 = C::emit(ctx, v33);
                    let v36 = C::emit(ctx, v13);
                    let v37 = C::value_reg(ctx, v14);
                    // Rule at src\prelude_lower.isle line 629.
                    return v37;
                }
                &ConsumesFlags::ConsumesFlagsTwiceReturnsValueRegs {
                    inst1: ref v18,
                    inst2: ref v19,
                    result: v20,
                } => {
                    let v34 = C::emit(ctx, v32);
                    let v35 = C::emit(ctx, v33);
                    let v38 = C::emit(ctx, v18);
                    let v39 = C::emit(ctx, v19);
                    // Rule at src\prelude_lower.isle line 636.
                    return v20;
                }
                &ConsumesFlags::ConsumesFlagsFourTimesReturnsValueRegs {
                    inst1: ref v23,
                    inst2: ref v24,
                    inst3: ref v25,
                    inst4: ref v26,
                    result: v27,
                } => {
                    let v34 = C::emit(ctx, v32);
                    let v35 = C::emit(ctx, v33);
                    let v40 = C::emit(ctx, v23);
                    let v41 = C::emit(ctx, v24);
                    let v42 = C::emit(ctx, v25);
                    let v43 = C::emit(ctx, v26);
                    // Rule at src\prelude_lower.isle line 649.
                    return v27;
                }
                _ => {}
            }
        }
        &ProducesFlags::ProducesFlagsReturnsResultWithConsumer {
            inst: ref v1,
            result: v2,
        } => {
            match arg1 {
                &ConsumesFlags::ConsumesFlagsSideEffect {
                    inst: ref v9,
                } => {
                    let v6 = C::emit(ctx, v1);
                    let v10 = C::emit(ctx, v9);
                    let v11 = C::value_reg(ctx, v2);
                    // Rule at src\prelude_lower.isle line 589.
                    return v11;
                }
                &ConsumesFlags::ConsumesFlagsReturnsResultWithProducer {
                    inst: ref v4,
                    result: v5,
                } => {
                    let v6 = C::emit(ctx, v1);
                    let v7 = C::emit(ctx, v4);
                    let v8 = C::value_regs(ctx, v2, v5);
                    // Rule at src\prelude_lower.isle line 581.
                    return v8;
                }
                _ => {}
            }
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "with_flags", "src\\prelude_lower.isle line 579")
}

// Generated as internal constructor for term with_flags_reg.
pub fn constructor_with_flags_reg<C: Context>(
    ctx: &mut C,
    arg0: &ProducesFlags,
    arg1: &ConsumesFlags,
) -> Reg {
    let v2 = constructor_with_flags(ctx, arg0, arg1);
    let v4 = C::value_regs_get(ctx, v2, 0x0_usize);
    // Rule at src\prelude_lower.isle line 667.
    return v4;
}

// Generated as internal constructor for term flags_to_producesflags.
pub fn constructor_flags_to_producesflags<C: Context>(
    ctx: &mut C,
    arg0: Value,
) -> ProducesFlags {
    let v1 = C::mark_value_used(ctx, arg0);
    // Rule at src\prelude_lower.isle line 674.
    return ProducesFlags::AlreadyExistingFlags;
}

// Generated as internal constructor for term with_flags_side_effect.
pub fn constructor_with_flags_side_effect<C: Context>(
    ctx: &mut C,
    arg0: &ProducesFlags,
    arg1: &ConsumesFlags,
) -> SideEffectNoResult {
    match arg0 {
        &ProducesFlags::AlreadyExistingFlags => {
            match arg1 {
                &ConsumesFlags::ConsumesFlagsSideEffect {
                    inst: ref v2,
                } => {
                    let v3 = SideEffectNoResult::Inst {
                        inst: v2.clone(),
                    };
                    // Rule at src\prelude_lower.isle line 685.
                    return v3;
                }
                &ConsumesFlags::ConsumesFlagsSideEffect2 {
                    inst1: ref v4,
                    inst2: ref v5,
                } => {
                    let v6 = SideEffectNoResult::Inst2 {
                        inst1: v4.clone(),
                        inst2: v5.clone(),
                    };
                    // Rule at src\prelude_lower.isle line 690.
                    return v6;
                }
                _ => {}
            }
        }
        &ProducesFlags::ProducesFlagsSideEffect {
            inst: ref v7,
        } => {
            match arg1 {
                &ConsumesFlags::ConsumesFlagsSideEffect {
                    inst: ref v2,
                } => {
                    let v8 = SideEffectNoResult::Inst2 {
                        inst1: v7.clone(),
                        inst2: v2.clone(),
                    };
                    // Rule at src\prelude_lower.isle line 695.
                    return v8;
                }
                &ConsumesFlags::ConsumesFlagsSideEffect2 {
                    inst1: ref v4,
                    inst2: ref v5,
                } => {
                    let v9 = SideEffectNoResult::Inst3 {
                        inst1: v7.clone(),
                        inst2: v4.clone(),
                        inst3: v5.clone(),
                    };
                    // Rule at src\prelude_lower.isle line 700.
                    return v9;
                }
                _ => {}
            }
        }
        &ProducesFlags::ProducesFlagsTwiceSideEffect {
            inst1: ref v10,
            inst2: ref v11,
        } => {
            if let &ConsumesFlags::ConsumesFlagsSideEffect {
                inst: ref v2,
            } = arg1 {
                let v12 = SideEffectNoResult::Inst3 {
                    inst1: v10.clone(),
                    inst2: v11.clone(),
                    inst3: v2.clone(),
                };
                // Rule at src\prelude_lower.isle line 705.
                return v12;
            }
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "with_flags_side_effect", "src\\prelude_lower.isle line 683")
}

// Generated as internal constructor for term with_flags_chained.
pub fn constructor_with_flags_chained<C: Context>(
    ctx: &mut C,
    arg0: &ProducesFlags,
    arg1: &ConsumesAndProducesFlags,
    arg2: &ConsumesFlags,
) -> MultiReg {
    match arg0 {
        &ProducesFlags::ProducesFlagsSideEffect {
            inst: ref v1,
        } => {
            match arg1 {
                &ConsumesAndProducesFlags::SideEffect {
                    inst: ref v3,
                } => {
                    match arg2 {
                        &ConsumesFlags::ConsumesFlagsSideEffect {
                            inst: ref v5,
                        } => {
                            let v6 = C::emit(ctx, v1);
                            let v7 = C::emit(ctx, v3);
                            let v8 = C::emit(ctx, v5);
                            // Rule at src\prelude_lower.isle line 714.
                            return MultiReg::Empty;
                        }
                        &ConsumesFlags::ConsumesFlagsSideEffect2 {
                            inst1: ref v10,
                            inst2: ref v11,
                        } => {
                            let v6 = C::emit(ctx, v1);
                            let v7 = C::emit(ctx, v3);
                            let v12 = C::emit(ctx, v10);
                            let v13 = C::emit(ctx, v11);
                            // Rule at src\prelude_lower.isle line 722.
                            return MultiReg::Empty;
                        }
                        &ConsumesFlags::ConsumesFlagsReturnsReg {
                            inst: ref v14,
                            result: v15,
                        } => {
                            let v6 = C::emit(ctx, v1);
                            let v7 = C::emit(ctx, v3);
                            let v16 = C::emit(ctx, v14);
                            let v17 = MultiReg::One {
                                a: v15,
                            };
                            // Rule at src\prelude_lower.isle line 731.
                            return v17;
                        }
                        &ConsumesFlags::ConsumesFlagsTwiceReturnsValueRegs {
                            inst1: ref v18,
                            inst2: ref v19,
                            result: v20,
                        } => {
                            let v6 = C::emit(ctx, v1);
                            let v7 = C::emit(ctx, v3);
                            let v21 = C::emit(ctx, v18);
                            let v22 = C::emit(ctx, v19);
                            let v24 = C::value_regs_get(ctx, v20, 0x0_usize);
                            let v26 = C::value_regs_get(ctx, v20, 0x1_usize);
                            let v27 = MultiReg::Two {
                                a: v24,
                                b: v26,
                            };
                            // Rule at src\prelude_lower.isle line 739.
                            return v27;
                        }
                        &ConsumesFlags::ConsumesFlagsFourTimesReturnsValueRegs {
                            inst1: ref v28,
                            inst2: ref v29,
                            inst3: ref v30,
                            inst4: ref v31,
                            result: v32,
                        } => {
                            let v6 = C::emit(ctx, v1);
                            let v7 = C::emit(ctx, v3);
                            let v33 = C::emit(ctx, v28);
                            let v34 = C::emit(ctx, v29);
                            let v35 = C::emit(ctx, v30);
                            let v36 = C::emit(ctx, v31);
                            let v37 = C::value_regs_get(ctx, v32, 0x0_usize);
                            let v38 = C::value_regs_get(ctx, v32, 0x1_usize);
                            let v39 = MultiReg::Two {
                                a: v37,
                                b: v38,
                            };
                            // Rule at src\prelude_lower.isle line 748.
                            return v39;
                        }
                        _ => {}
                    }
                }
                &ConsumesAndProducesFlags::ReturnsReg {
                    inst: ref v47,
                    result: v48,
                } => {
                    match arg2 {
                        &ConsumesFlags::ConsumesFlagsSideEffect {
                            inst: ref v5,
                        } => {
                            let v6 = C::emit(ctx, v1);
                            let v49 = C::emit(ctx, v47);
                            let v8 = C::emit(ctx, v5);
                            let v50 = MultiReg::One {
                                a: v48,
                            };
                            // Rule at src\prelude_lower.isle line 808.
                            return v50;
                        }
                        &ConsumesFlags::ConsumesFlagsSideEffect2 {
                            inst1: ref v10,
                            inst2: ref v11,
                        } => {
                            let v6 = C::emit(ctx, v1);
                            let v49 = C::emit(ctx, v47);
                            let v12 = C::emit(ctx, v10);
                            let v13 = C::emit(ctx, v11);
                            let v50 = MultiReg::One {
                                a: v48,
                            };
                            // Rule at src\prelude_lower.isle line 816.
                            return v50;
                        }
                        &ConsumesFlags::ConsumesFlagsReturnsReg {
                            inst: ref v14,
                            result: v15,
                        } => {
                            let v6 = C::emit(ctx, v1);
                            let v49 = C::emit(ctx, v47);
                            let v16 = C::emit(ctx, v14);
                            let v51 = MultiReg::Two {
                                a: v48,
                                b: v15,
                            };
                            // Rule at src\prelude_lower.isle line 825.
                            return v51;
                        }
                        &ConsumesFlags::ConsumesFlagsTwiceReturnsValueRegs {
                            inst1: ref v18,
                            inst2: ref v19,
                            result: v20,
                        } => {
                            let v6 = C::emit(ctx, v1);
                            let v49 = C::emit(ctx, v47);
                            let v21 = C::emit(ctx, v18);
                            let v22 = C::emit(ctx, v19);
                            let v24 = C::value_regs_get(ctx, v20, 0x0_usize);
                            let v26 = C::value_regs_get(ctx, v20, 0x1_usize);
                            let v52 = MultiReg::Three {
                                a: v48,
                                b: v24,
                                c: v26,
                            };
                            // Rule at src\prelude_lower.isle line 833.
                            return v52;
                        }
                        &ConsumesFlags::ConsumesFlagsFourTimesReturnsValueRegs {
                            inst1: ref v28,
                            inst2: ref v29,
                            inst3: ref v30,
                            inst4: ref v31,
                            result: v32,
                        } => {
                            let v6 = C::emit(ctx, v1);
                            let v49 = C::emit(ctx, v47);
                            let v33 = C::emit(ctx, v28);
                            let v34 = C::emit(ctx, v29);
                            let v35 = C::emit(ctx, v30);
                            let v36 = C::emit(ctx, v31);
                            let v37 = C::value_regs_get(ctx, v32, 0x0_usize);
                            let v38 = C::value_regs_get(ctx, v32, 0x1_usize);
                            let v53 = MultiReg::Three {
                                a: v48,
                                b: v37,
                                c: v38,
                            };
                            // Rule at src\prelude_lower.isle line 842.
                            return v53;
                        }
                        _ => {}
                    }
                }
                _ => {}
            }
        }
        &ProducesFlags::ProducesFlagsReturnsReg {
            inst: ref v40,
            result: v41,
        } => {
            match arg1 {
                &ConsumesAndProducesFlags::SideEffect {
                    inst: ref v3,
                } => {
                    match arg2 {
                        &ConsumesFlags::ConsumesFlagsSideEffect {
                            inst: ref v5,
                        } => {
                            let v42 = C::emit(ctx, v40);
                            let v7 = C::emit(ctx, v3);
                            let v8 = C::emit(ctx, v5);
                            let v43 = MultiReg::One {
                                a: v41,
                            };
                            // Rule at src\prelude_lower.isle line 761.
                            return v43;
                        }
                        &ConsumesFlags::ConsumesFlagsSideEffect2 {
                            inst1: ref v10,
                            inst2: ref v11,
                        } => {
                            let v42 = C::emit(ctx, v40);
                            let v7 = C::emit(ctx, v3);
                            let v12 = C::emit(ctx, v10);
                            let v13 = C::emit(ctx, v11);
                            let v43 = MultiReg::One {
                                a: v41,
                            };
                            // Rule at src\prelude_lower.isle line 769.
                            return v43;
                        }
                        &ConsumesFlags::ConsumesFlagsReturnsReg {
                            inst: ref v14,
                            result: v15,
                        } => {
                            let v42 = C::emit(ctx, v40);
                            let v7 = C::emit(ctx, v3);
                            let v16 = C::emit(ctx, v14);
                            let v44 = MultiReg::Two {
                                a: v41,
                                b: v15,
                            };
                            // Rule at src\prelude_lower.isle line 778.
                            return v44;
                        }
                        &ConsumesFlags::ConsumesFlagsTwiceReturnsValueRegs {
                            inst1: ref v18,
                            inst2: ref v19,
                            result: v20,
                        } => {
                            let v42 = C::emit(ctx, v40);
                            let v7 = C::emit(ctx, v3);
                            let v21 = C::emit(ctx, v18);
                            let v22 = C::emit(ctx, v19);
                            let v24 = C::value_regs_get(ctx, v20, 0x0_usize);
                            let v26 = C::value_regs_get(ctx, v20, 0x1_usize);
                            let v45 = MultiReg::Three {
                                a: v41,
                                b: v24,
                                c: v26,
                            };
                            // Rule at src\prelude_lower.isle line 786.
                            return v45;
                        }
                        &ConsumesFlags::ConsumesFlagsFourTimesReturnsValueRegs {
                            inst1: ref v28,
                            inst2: ref v29,
                            inst3: ref v30,
                            inst4: ref v31,
                            result: v32,
                        } => {
                            let v42 = C::emit(ctx, v40);
                            let v7 = C::emit(ctx, v3);
                            let v33 = C::emit(ctx, v28);
                            let v34 = C::emit(ctx, v29);
                            let v35 = C::emit(ctx, v30);
                            let v36 = C::emit(ctx, v31);
                            let v37 = C::value_regs_get(ctx, v32, 0x0_usize);
                            let v38 = C::value_regs_get(ctx, v32, 0x1_usize);
                            let v46 = MultiReg::Three {
                                a: v41,
                                b: v37,
                                c: v38,
                            };
                            // Rule at src\prelude_lower.isle line 795.
                            return v46;
                        }
                        _ => {}
                    }
                }
                &ConsumesAndProducesFlags::ReturnsReg {
                    inst: ref v47,
                    result: v48,
                } => {
                    match arg2 {
                        &ConsumesFlags::ConsumesFlagsSideEffect {
                            inst: ref v5,
                        } => {
                            let v42 = C::emit(ctx, v40);
                            let v49 = C::emit(ctx, v47);
                            let v8 = C::emit(ctx, v5);
                            let v54 = MultiReg::Two {
                                a: v41,
                                b: v48,
                            };
                            // Rule at src\prelude_lower.isle line 855.
                            return v54;
                        }
                        &ConsumesFlags::ConsumesFlagsSideEffect2 {
                            inst1: ref v10,
                            inst2: ref v11,
                        } => {
                            let v42 = C::emit(ctx, v40);
                            let v49 = C::emit(ctx, v47);
                            let v12 = C::emit(ctx, v10);
                            let v13 = C::emit(ctx, v11);
                            let v54 = MultiReg::Two {
                                a: v41,
                                b: v48,
                            };
                            // Rule at src\prelude_lower.isle line 863.
                            return v54;
                        }
                        &ConsumesFlags::ConsumesFlagsReturnsReg {
                            inst: ref v14,
                            result: v15,
                        } => {
                            let v42 = C::emit(ctx, v40);
                            let v49 = C::emit(ctx, v47);
                            let v16 = C::emit(ctx, v14);
                            let v55 = MultiReg::Three {
                                a: v41,
                                b: v48,
                                c: v15,
                            };
                            // Rule at src\prelude_lower.isle line 872.
                            return v55;
                        }
                        &ConsumesFlags::ConsumesFlagsTwiceReturnsValueRegs {
                            inst1: ref v18,
                            inst2: ref v19,
                            result: v20,
                        } => {
                            let v42 = C::emit(ctx, v40);
                            let v49 = C::emit(ctx, v47);
                            let v21 = C::emit(ctx, v18);
                            let v22 = C::emit(ctx, v19);
                            let v24 = C::value_regs_get(ctx, v20, 0x0_usize);
                            let v26 = C::value_regs_get(ctx, v20, 0x1_usize);
                            let v56 = MultiReg::Four {
                                a: v41,
                                b: v48,
                                c: v24,
                                d: v26,
                            };
                            // Rule at src\prelude_lower.isle line 880.
                            return v56;
                        }
                        &ConsumesFlags::ConsumesFlagsFourTimesReturnsValueRegs {
                            inst1: ref v28,
                            inst2: ref v29,
                            inst3: ref v30,
                            inst4: ref v31,
                            result: v32,
                        } => {
                            let v42 = C::emit(ctx, v40);
                            let v49 = C::emit(ctx, v47);
                            let v33 = C::emit(ctx, v28);
                            let v34 = C::emit(ctx, v29);
                            let v35 = C::emit(ctx, v30);
                            let v36 = C::emit(ctx, v31);
                            let v37 = C::value_regs_get(ctx, v32, 0x0_usize);
                            let v38 = C::value_regs_get(ctx, v32, 0x1_usize);
                            let v57 = MultiReg::Four {
                                a: v41,
                                b: v48,
                                c: v37,
                                d: v38,
                            };
                            // Rule at src\prelude_lower.isle line 889.
                            return v57;
                        }
                        _ => {}
                    }
                }
                _ => {}
            }
        }
        &ProducesFlags::ProducesFlagsReturnsResultWithConsumer {
            inst: ref v58,
            result: v59,
        } => {
            if let &ConsumesAndProducesFlags::ReturnsReg {
                inst: ref v47,
                result: v48,
            } = arg1 {
                match arg2 {
                    &ConsumesFlags::ConsumesFlagsSideEffect {
                        inst: ref v5,
                    } => {
                        let v60 = C::emit(ctx, v58);
                        let v49 = C::emit(ctx, v47);
                        let v8 = C::emit(ctx, v5);
                        let v61 = MultiReg::Two {
                            a: v59,
                            b: v48,
                        };
                        // Rule at src\prelude_lower.isle line 901.
                        return v61;
                    }
                    &ConsumesFlags::ConsumesFlagsSideEffect2 {
                        inst1: ref v10,
                        inst2: ref v11,
                    } => {
                        let v60 = C::emit(ctx, v58);
                        let v49 = C::emit(ctx, v47);
                        let v12 = C::emit(ctx, v10);
                        let v13 = C::emit(ctx, v11);
                        let v61 = MultiReg::Two {
                            a: v59,
                            b: v48,
                        };
                        // Rule at src\prelude_lower.isle line 909.
                        return v61;
                    }
                    &ConsumesFlags::ConsumesFlagsReturnsResultWithProducer {
                        inst: ref v63,
                        result: v64,
                    } => {
                        let v60 = C::emit(ctx, v58);
                        let v49 = C::emit(ctx, v47);
                        let v65 = C::emit(ctx, v63);
                        let v66 = MultiReg::Three {
                            a: v59,
                            b: v48,
                            c: v64,
                        };
                        // Rule at src\prelude_lower.isle line 926.
                        return v66;
                    }
                    &ConsumesFlags::ConsumesFlagsReturnsReg {
                        inst: ref v14,
                        result: v15,
                    } => {
                        let v60 = C::emit(ctx, v58);
                        let v49 = C::emit(ctx, v47);
                        let v16 = C::emit(ctx, v14);
                        let v62 = MultiReg::Three {
                            a: v59,
                            b: v48,
                            c: v15,
                        };
                        // Rule at src\prelude_lower.isle line 918.
                        return v62;
                    }
                    &ConsumesFlags::ConsumesFlagsTwiceReturnsValueRegs {
                        inst1: ref v18,
                        inst2: ref v19,
                        result: v20,
                    } => {
                        let v60 = C::emit(ctx, v58);
                        let v49 = C::emit(ctx, v47);
                        let v21 = C::emit(ctx, v18);
                        let v22 = C::emit(ctx, v19);
                        let v24 = C::value_regs_get(ctx, v20, 0x0_usize);
                        let v26 = C::value_regs_get(ctx, v20, 0x1_usize);
                        let v67 = MultiReg::Four {
                            a: v59,
                            b: v48,
                            c: v24,
                            d: v26,
                        };
                        // Rule at src\prelude_lower.isle line 934.
                        return v67;
                    }
                    &ConsumesFlags::ConsumesFlagsFourTimesReturnsValueRegs {
                        inst1: ref v28,
                        inst2: ref v29,
                        inst3: ref v30,
                        inst4: ref v31,
                        result: v32,
                    } => {
                        let v60 = C::emit(ctx, v58);
                        let v49 = C::emit(ctx, v47);
                        let v33 = C::emit(ctx, v28);
                        let v34 = C::emit(ctx, v29);
                        let v35 = C::emit(ctx, v30);
                        let v36 = C::emit(ctx, v31);
                        let v37 = C::value_regs_get(ctx, v32, 0x0_usize);
                        let v38 = C::value_regs_get(ctx, v32, 0x1_usize);
                        let v68 = MultiReg::Four {
                            a: v59,
                            b: v48,
                            c: v37,
                            d: v38,
                        };
                        // Rule at src\prelude_lower.isle line 943.
                        return v68;
                    }
                    _ => {}
                }
            }
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "with_flags_chained", "src\\prelude_lower.isle line 711")
}

// Generated as internal constructor for term lower_return.
pub fn constructor_lower_return<C: Context>(
    ctx: &mut C,
    arg0: ValueSlice,
) -> InstOutput {
    let v1 = &C::put_in_regs_vec(ctx, arg0);
    let v2 = C::gen_return(ctx, v1);
    let v3 = C::output_none(ctx);
    // Rule at src\prelude_lower.isle line 1153.
    return v3;
}

// Generated as internal constructor for term put_in_xreg.
pub fn constructor_put_in_xreg<C: Context>(
    ctx: &mut C,
    arg0: Value,
) -> XReg {
    let v1 = C::put_in_reg(ctx, arg0);
    let v2 = C::xreg_new(ctx, v1);
    // Rule at src\isa\riscv64\inst.isle line 842.
    return v2;
}

// Generated as internal constructor for term output_xreg.
pub fn constructor_output_xreg<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> InstOutput {
    let v1 = C::xreg_to_reg(ctx, arg0);
    let v2 = constructor_output_reg(ctx, v1);
    // Rule at src\isa\riscv64\inst.isle line 847.
    return v2;
}

// Generated as internal constructor for term writable_xreg_to_reg.
pub fn constructor_writable_xreg_to_reg<C: Context>(
    ctx: &mut C,
    arg0: WritableXReg,
) -> Reg {
    let v1 = C::writable_xreg_to_writable_reg(ctx, arg0);
    let v2 = C::writable_reg_to_reg(ctx, v1);
    // Rule at src\isa\riscv64\inst.isle line 862.
    return v2;
}

// Generated as internal constructor for term xreg_to_value_regs.
pub fn constructor_xreg_to_value_regs<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> ValueRegs {
    let v1 = C::xreg_to_reg(ctx, arg0);
    let v2 = C::value_reg(ctx, v1);
    // Rule at src\isa\riscv64\inst.isle line 872.
    return v2;
}

// Generated as internal constructor for term writable_xreg_to_value_regs.
pub fn constructor_writable_xreg_to_value_regs<C: Context>(
    ctx: &mut C,
    arg0: WritableXReg,
) -> ValueRegs {
    let v1 = constructor_writable_xreg_to_reg(ctx, arg0);
    let v2 = C::value_reg(ctx, v1);
    // Rule at src\isa\riscv64\inst.isle line 877.
    return v2;
}

// Generated as internal constructor for term temp_writable_xreg.
pub fn constructor_temp_writable_xreg<C: Context>(
    ctx: &mut C,
) -> WritableXReg {
    let v1 = C::temp_writable_reg(ctx, I64);
    let v2 = C::writable_xreg_new(ctx, v1);
    // Rule at src\isa\riscv64\inst.isle line 882.
    return v2;
}

// Generated as internal constructor for term put_in_freg.
pub fn constructor_put_in_freg<C: Context>(
    ctx: &mut C,
    arg0: Value,
) -> FReg {
    let v1 = C::put_in_reg(ctx, arg0);
    let v2 = C::freg_new(ctx, v1);
    // Rule at src\isa\riscv64\inst.isle line 903.
    return v2;
}

// Generated as internal constructor for term output_freg.
pub fn constructor_output_freg<C: Context>(
    ctx: &mut C,
    arg0: FReg,
) -> InstOutput {
    let v1 = C::freg_to_reg(ctx, arg0);
    let v2 = constructor_output_reg(ctx, v1);
    // Rule at src\isa\riscv64\inst.isle line 908.
    return v2;
}

// Generated as internal constructor for term writable_freg_to_reg.
pub fn constructor_writable_freg_to_reg<C: Context>(
    ctx: &mut C,
    arg0: WritableFReg,
) -> Reg {
    let v1 = C::writable_freg_to_writable_reg(ctx, arg0);
    let v2 = C::writable_reg_to_reg(ctx, v1);
    // Rule at src\isa\riscv64\inst.isle line 923.
    return v2;
}

// Generated as internal constructor for term freg_to_value_regs.
pub fn constructor_freg_to_value_regs<C: Context>(
    ctx: &mut C,
    arg0: FReg,
) -> ValueRegs {
    let v1 = C::freg_to_reg(ctx, arg0);
    let v2 = C::value_reg(ctx, v1);
    // Rule at src\isa\riscv64\inst.isle line 933.
    return v2;
}

// Generated as internal constructor for term writable_freg_to_value_regs.
pub fn constructor_writable_freg_to_value_regs<C: Context>(
    ctx: &mut C,
    arg0: WritableFReg,
) -> ValueRegs {
    let v1 = constructor_writable_freg_to_reg(ctx, arg0);
    let v2 = C::value_reg(ctx, v1);
    // Rule at src\isa\riscv64\inst.isle line 938.
    return v2;
}

// Generated as internal constructor for term temp_writable_freg.
pub fn constructor_temp_writable_freg<C: Context>(
    ctx: &mut C,
) -> WritableFReg {
    let v1 = C::temp_writable_reg(ctx, F64);
    let v2 = C::writable_freg_new(ctx, v1);
    // Rule at src\isa\riscv64\inst.isle line 943.
    return v2;
}

// Generated as internal constructor for term put_in_vreg.
pub fn constructor_put_in_vreg<C: Context>(
    ctx: &mut C,
    arg0: Value,
) -> VReg {
    let v1 = C::put_in_reg(ctx, arg0);
    let v2 = C::vreg_new(ctx, v1);
    // Rule at src\isa\riscv64\inst.isle line 965.
    return v2;
}

// Generated as internal constructor for term output_vreg.
pub fn constructor_output_vreg<C: Context>(
    ctx: &mut C,
    arg0: VReg,
) -> InstOutput {
    let v1 = C::vreg_to_reg(ctx, arg0);
    let v2 = constructor_output_reg(ctx, v1);
    // Rule at src\isa\riscv64\inst.isle line 970.
    return v2;
}

// Generated as internal constructor for term writable_vreg_to_reg.
pub fn constructor_writable_vreg_to_reg<C: Context>(
    ctx: &mut C,
    arg0: WritableVReg,
) -> Reg {
    let v1 = C::writable_vreg_to_writable_reg(ctx, arg0);
    let v2 = C::writable_reg_to_reg(ctx, v1);
    // Rule at src\isa\riscv64\inst.isle line 985.
    return v2;
}

// Generated as internal constructor for term vreg_to_value_regs.
pub fn constructor_vreg_to_value_regs<C: Context>(
    ctx: &mut C,
    arg0: VReg,
) -> ValueRegs {
    let v1 = C::vreg_to_reg(ctx, arg0);
    let v2 = C::value_reg(ctx, v1);
    // Rule at src\isa\riscv64\inst.isle line 995.
    return v2;
}

// Generated as internal constructor for term writable_vreg_to_value_regs.
pub fn constructor_writable_vreg_to_value_regs<C: Context>(
    ctx: &mut C,
    arg0: WritableVReg,
) -> ValueRegs {
    let v1 = constructor_writable_vreg_to_reg(ctx, arg0);
    let v2 = C::value_reg(ctx, v1);
    // Rule at src\isa\riscv64\inst.isle line 1000.
    return v2;
}

// Generated as internal constructor for term temp_writable_vreg.
pub fn constructor_temp_writable_vreg<C: Context>(
    ctx: &mut C,
) -> WritableVReg {
    let v1 = C::temp_writable_reg(ctx, I8X16);
    let v2 = C::writable_vreg_new(ctx, v1);
    // Rule at src\isa\riscv64\inst.isle line 1005.
    return v2;
}

// Generated as internal constructor for term rv_add.
pub fn constructor_rv_add<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Add, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1084.
    return v6;
}

// Generated as internal constructor for term rv_addi.
pub fn constructor_rv_addi<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: Imm12,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Addi, v3, arg1);
    let v5 = C::xreg_new(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 1090.
    return v5;
}

// Generated as internal constructor for term rv_sub.
pub fn constructor_rv_sub<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Sub, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1096.
    return v6;
}

// Generated as internal constructor for term rv_neg.
pub fn constructor_rv_neg<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> XReg {
    let v2 = C::zero_reg(ctx);
    let v3 = C::xreg_to_reg(ctx, v2);
    let v4 = C::xreg_to_reg(ctx, arg0);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Sub, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1102.
    return v6;
}

// Generated as internal constructor for term rv_sll.
pub fn constructor_rv_sll<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Sll, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1108.
    return v6;
}

// Generated as internal constructor for term rv_slli.
pub fn constructor_rv_slli<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: Imm12,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Slli, v3, arg1);
    let v5 = C::xreg_new(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 1114.
    return v5;
}

// Generated as internal constructor for term rv_srl.
pub fn constructor_rv_srl<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Srl, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1120.
    return v6;
}

// Generated as internal constructor for term rv_srli.
pub fn constructor_rv_srli<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: Imm12,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Srli, v3, arg1);
    let v5 = C::xreg_new(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 1126.
    return v5;
}

// Generated as internal constructor for term rv_sra.
pub fn constructor_rv_sra<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Sra, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1132.
    return v6;
}

// Generated as internal constructor for term rv_srai.
pub fn constructor_rv_srai<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: Imm12,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Srai, v3, arg1);
    let v5 = C::xreg_new(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 1138.
    return v5;
}

// Generated as internal constructor for term rv_or.
pub fn constructor_rv_or<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Or, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1144.
    return v6;
}

// Generated as internal constructor for term rv_ori.
pub fn constructor_rv_ori<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: Imm12,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Ori, v3, arg1);
    let v5 = C::xreg_new(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 1150.
    return v5;
}

// Generated as internal constructor for term rv_xor.
pub fn constructor_rv_xor<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Xor, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1156.
    return v6;
}

// Generated as internal constructor for term rv_xori.
pub fn constructor_rv_xori<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: Imm12,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Xori, v3, arg1);
    let v5 = C::xreg_new(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 1162.
    return v5;
}

// Generated as internal constructor for term rv_not.
pub fn constructor_rv_not<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> XReg {
    let v2 = C::imm12_const(ctx, -1_i32);
    let v3 = constructor_rv_xori(ctx, arg0, v2);
    // Rule at src\isa\riscv64\inst.isle line 1168.
    return v3;
}

// Generated as internal constructor for term rv_and.
pub fn constructor_rv_and<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::And, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1174.
    return v6;
}

// Generated as internal constructor for term rv_andi.
pub fn constructor_rv_andi<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: Imm12,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Andi, v3, arg1);
    let v5 = C::xreg_new(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 1180.
    return v5;
}

// Generated as internal constructor for term rv_slt.
pub fn constructor_rv_slt<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Slt, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1186.
    return v6;
}

// Generated as internal constructor for term rv_sltu.
pub fn constructor_rv_sltu<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::SltU, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1192.
    return v6;
}

// Generated as internal constructor for term rv_snez.
pub fn constructor_rv_snez<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> XReg {
    let v1 = C::zero_reg(ctx);
    let v2 = constructor_rv_sltu(ctx, v1, arg0);
    // Rule at src\isa\riscv64\inst.isle line 1198.
    return v2;
}

// Generated as internal constructor for term rv_slti.
pub fn constructor_rv_slti<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: Imm12,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Slti, v3, arg1);
    let v5 = C::xreg_new(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 1204.
    return v5;
}

// Generated as internal constructor for term rv_sltiu.
pub fn constructor_rv_sltiu<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: Imm12,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::SltiU, v3, arg1);
    let v5 = C::xreg_new(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 1210.
    return v5;
}

// Generated as internal constructor for term rv_seqz.
pub fn constructor_rv_seqz<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> XReg {
    let v2 = C::imm12_const(ctx, 1_i32);
    let v3 = constructor_rv_sltiu(ctx, arg0, v2);
    // Rule at src\isa\riscv64\inst.isle line 1216.
    return v3;
}

// Generated as internal constructor for term rv_addw.
pub fn constructor_rv_addw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Addw, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1226.
    return v6;
}

// Generated as internal constructor for term rv_addiw.
pub fn constructor_rv_addiw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: Imm12,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Addiw, v3, arg1);
    let v5 = C::xreg_new(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 1232.
    return v5;
}

// Generated as internal constructor for term rv_sextw.
pub fn constructor_rv_sextw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> XReg {
    let v2 = C::imm12_const(ctx, 0_i32);
    let v3 = constructor_rv_addiw(ctx, arg0, v2);
    // Rule at src\isa\riscv64\inst.isle line 1238.
    return v3;
}

// Generated as internal constructor for term rv_subw.
pub fn constructor_rv_subw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Subw, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1244.
    return v6;
}

// Generated as internal constructor for term rv_sllw.
pub fn constructor_rv_sllw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Sllw, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1250.
    return v6;
}

// Generated as internal constructor for term rv_slliw.
pub fn constructor_rv_slliw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: Imm12,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Slliw, v3, arg1);
    let v5 = C::xreg_new(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 1256.
    return v5;
}

// Generated as internal constructor for term rv_srlw.
pub fn constructor_rv_srlw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Srlw, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1262.
    return v6;
}

// Generated as internal constructor for term rv_srliw.
pub fn constructor_rv_srliw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: Imm12,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::SrliW, v3, arg1);
    let v5 = C::xreg_new(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 1268.
    return v5;
}

// Generated as internal constructor for term rv_sraw.
pub fn constructor_rv_sraw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Sraw, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1274.
    return v6;
}

// Generated as internal constructor for term rv_sraiw.
pub fn constructor_rv_sraiw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: Imm12,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Sraiw, v3, arg1);
    let v5 = C::xreg_new(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 1280.
    return v5;
}

// Generated as internal constructor for term rv_mul.
pub fn constructor_rv_mul<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Mul, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1290.
    return v6;
}

// Generated as internal constructor for term rv_mulh.
pub fn constructor_rv_mulh<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Mulh, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1296.
    return v6;
}

// Generated as internal constructor for term rv_mulhu.
pub fn constructor_rv_mulhu<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Mulhu, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1302.
    return v6;
}

// Generated as internal constructor for term rv_div.
pub fn constructor_rv_div<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Div, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1308.
    return v6;
}

// Generated as internal constructor for term rv_divu.
pub fn constructor_rv_divu<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::DivU, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1314.
    return v6;
}

// Generated as internal constructor for term rv_rem.
pub fn constructor_rv_rem<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Rem, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1320.
    return v6;
}

// Generated as internal constructor for term rv_remu.
pub fn constructor_rv_remu<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::RemU, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1326.
    return v6;
}

// Generated as internal constructor for term rv_mulw.
pub fn constructor_rv_mulw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Mulw, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1335.
    return v6;
}

// Generated as internal constructor for term rv_divw.
pub fn constructor_rv_divw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Divw, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1341.
    return v6;
}

// Generated as internal constructor for term rv_divuw.
pub fn constructor_rv_divuw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Divuw, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1347.
    return v6;
}

// Generated as internal constructor for term rv_remw.
pub fn constructor_rv_remw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Remw, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1353.
    return v6;
}

// Generated as internal constructor for term rv_remuw.
pub fn constructor_rv_remuw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Remuw, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1359.
    return v6;
}

// Generated as internal constructor for term rv_fadd.
pub fn constructor_rv_fadd<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &FRM,
    arg2: FReg,
    arg3: FReg,
) -> FReg {
    let v5 = C::freg_to_reg(ctx, arg2);
    let v6 = C::freg_to_reg(ctx, arg3);
    let v7 = constructor_fpu_rrr(ctx, &FpuOPRRR::Fadd, arg0, arg1, v5, v6);
    // Rule at src\isa\riscv64\inst.isle line 1368.
    return v7;
}

// Generated as internal constructor for term rv_fsub.
pub fn constructor_rv_fsub<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &FRM,
    arg2: FReg,
    arg3: FReg,
) -> FReg {
    let v5 = C::freg_to_reg(ctx, arg2);
    let v6 = C::freg_to_reg(ctx, arg3);
    let v7 = constructor_fpu_rrr(ctx, &FpuOPRRR::Fsub, arg0, arg1, v5, v6);
    // Rule at src\isa\riscv64\inst.isle line 1372.
    return v7;
}

// Generated as internal constructor for term rv_fmul.
pub fn constructor_rv_fmul<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &FRM,
    arg2: FReg,
    arg3: FReg,
) -> FReg {
    let v5 = C::freg_to_reg(ctx, arg2);
    let v6 = C::freg_to_reg(ctx, arg3);
    let v7 = constructor_fpu_rrr(ctx, &FpuOPRRR::Fmul, arg0, arg1, v5, v6);
    // Rule at src\isa\riscv64\inst.isle line 1376.
    return v7;
}

// Generated as internal constructor for term rv_fdiv.
pub fn constructor_rv_fdiv<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &FRM,
    arg2: FReg,
    arg3: FReg,
) -> FReg {
    let v5 = C::freg_to_reg(ctx, arg2);
    let v6 = C::freg_to_reg(ctx, arg3);
    let v7 = constructor_fpu_rrr(ctx, &FpuOPRRR::Fdiv, arg0, arg1, v5, v6);
    // Rule at src\isa\riscv64\inst.isle line 1380.
    return v7;
}

// Generated as internal constructor for term rv_fsqrt.
pub fn constructor_rv_fsqrt<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &FRM,
    arg2: FReg,
) -> FReg {
    let v4 = C::freg_to_reg(ctx, arg2);
    let v5 = constructor_fpu_rr(ctx, &FpuOPRR::Fsqrt, arg0, arg1, v4);
    // Rule at src\isa\riscv64\inst.isle line 1384.
    return v5;
}

// Generated as internal constructor for term rv_fmadd.
pub fn constructor_rv_fmadd<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &FRM,
    arg2: FReg,
    arg3: FReg,
    arg4: FReg,
) -> FReg {
    let v6 = C::freg_to_reg(ctx, arg2);
    let v7 = C::freg_to_reg(ctx, arg3);
    let v8 = C::freg_to_reg(ctx, arg4);
    let v9 = constructor_fpu_rrrr(ctx, &FpuOPRRRR::Fmadd, arg0, arg1, v6, v7, v8);
    // Rule at src\isa\riscv64\inst.isle line 1388.
    return v9;
}

// Generated as internal constructor for term rv_fmsub.
pub fn constructor_rv_fmsub<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &FRM,
    arg2: FReg,
    arg3: FReg,
    arg4: FReg,
) -> FReg {
    let v6 = C::freg_to_reg(ctx, arg2);
    let v7 = C::freg_to_reg(ctx, arg3);
    let v8 = C::freg_to_reg(ctx, arg4);
    let v9 = constructor_fpu_rrrr(ctx, &FpuOPRRRR::Fmsub, arg0, arg1, v6, v7, v8);
    // Rule at src\isa\riscv64\inst.isle line 1392.
    return v9;
}

// Generated as internal constructor for term rv_fnmadd.
pub fn constructor_rv_fnmadd<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &FRM,
    arg2: FReg,
    arg3: FReg,
    arg4: FReg,
) -> FReg {
    let v6 = C::freg_to_reg(ctx, arg2);
    let v7 = C::freg_to_reg(ctx, arg3);
    let v8 = C::freg_to_reg(ctx, arg4);
    let v9 = constructor_fpu_rrrr(ctx, &FpuOPRRRR::Fnmadd, arg0, arg1, v6, v7, v8);
    // Rule at src\isa\riscv64\inst.isle line 1396.
    return v9;
}

// Generated as internal constructor for term rv_fnmsub.
pub fn constructor_rv_fnmsub<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &FRM,
    arg2: FReg,
    arg3: FReg,
    arg4: FReg,
) -> FReg {
    let v6 = C::freg_to_reg(ctx, arg2);
    let v7 = C::freg_to_reg(ctx, arg3);
    let v8 = C::freg_to_reg(ctx, arg4);
    let v9 = constructor_fpu_rrrr(ctx, &FpuOPRRRR::Fnmsub, arg0, arg1, v6, v7, v8);
    // Rule at src\isa\riscv64\inst.isle line 1400.
    return v9;
}

// Generated as internal constructor for term rv_fmvxh.
pub fn constructor_rv_fmvxh<C: Context>(
    ctx: &mut C,
    arg0: FReg,
) -> XReg {
    let v4 = C::freg_to_reg(ctx, arg0);
    let v5 = constructor_fpu_rr_int(ctx, &FpuOPRR::FmvXFmt, F16, &FRM::RNE, v4);
    // Rule at src\isa\riscv64\inst.isle line 1404.
    return v5;
}

// Generated as internal constructor for term rv_fmvxw.
pub fn constructor_rv_fmvxw<C: Context>(
    ctx: &mut C,
    arg0: FReg,
) -> XReg {
    let v4 = C::freg_to_reg(ctx, arg0);
    let v5 = constructor_fpu_rr_int(ctx, &FpuOPRR::FmvXFmt, F32, &FRM::RNE, v4);
    // Rule at src\isa\riscv64\inst.isle line 1408.
    return v5;
}

// Generated as internal constructor for term rv_fmvxd.
pub fn constructor_rv_fmvxd<C: Context>(
    ctx: &mut C,
    arg0: FReg,
) -> XReg {
    let v4 = C::freg_to_reg(ctx, arg0);
    let v5 = constructor_fpu_rr_int(ctx, &FpuOPRR::FmvXFmt, F64, &FRM::RNE, v4);
    // Rule at src\isa\riscv64\inst.isle line 1412.
    return v5;
}

// Generated as internal constructor for term rv_fmvhx.
pub fn constructor_rv_fmvhx<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> FReg {
    let v4 = C::xreg_to_reg(ctx, arg0);
    let v5 = constructor_fpu_rr(ctx, &FpuOPRR::FmvFmtX, F16, &FRM::RNE, v4);
    // Rule at src\isa\riscv64\inst.isle line 1416.
    return v5;
}

// Generated as internal constructor for term rv_fmvwx.
pub fn constructor_rv_fmvwx<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> FReg {
    let v4 = C::xreg_to_reg(ctx, arg0);
    let v5 = constructor_fpu_rr(ctx, &FpuOPRR::FmvFmtX, F32, &FRM::RNE, v4);
    // Rule at src\isa\riscv64\inst.isle line 1420.
    return v5;
}

// Generated as internal constructor for term rv_fmvdx.
pub fn constructor_rv_fmvdx<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> FReg {
    let v4 = C::xreg_to_reg(ctx, arg0);
    let v5 = constructor_fpu_rr(ctx, &FpuOPRR::FmvFmtX, F64, &FRM::RNE, v4);
    // Rule at src\isa\riscv64\inst.isle line 1424.
    return v5;
}

// Generated as internal constructor for term rv_fcvtds.
pub fn constructor_rv_fcvtds<C: Context>(
    ctx: &mut C,
    arg0: FReg,
) -> FReg {
    let v4 = C::freg_to_reg(ctx, arg0);
    let v5 = constructor_fpu_rr(ctx, &FpuOPRR::FcvtDS, F64, &FRM::RNE, v4);
    // Rule at src\isa\riscv64\inst.isle line 1428.
    return v5;
}

// Generated as internal constructor for term rv_fcvtsd.
pub fn constructor_rv_fcvtsd<C: Context>(
    ctx: &mut C,
    arg0: &FRM,
    arg1: FReg,
) -> FReg {
    let v4 = C::freg_to_reg(ctx, arg1);
    let v5 = constructor_fpu_rr(ctx, &FpuOPRR::FcvtSD, F32, arg0, v4);
    // Rule at src\isa\riscv64\inst.isle line 1432.
    return v5;
}

// Generated as internal constructor for term rv_fcvtsw.
pub fn constructor_rv_fcvtsw<C: Context>(
    ctx: &mut C,
    arg0: &FRM,
    arg1: XReg,
) -> FReg {
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_fpu_rr(ctx, &FpuOPRR::FcvtFmtW, F32, arg0, v4);
    // Rule at src\isa\riscv64\inst.isle line 1436.
    return v5;
}

// Generated as internal constructor for term rv_fcvtswu.
pub fn constructor_rv_fcvtswu<C: Context>(
    ctx: &mut C,
    arg0: &FRM,
    arg1: XReg,
) -> FReg {
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_fpu_rr(ctx, &FpuOPRR::FcvtFmtWu, F32, arg0, v4);
    // Rule at src\isa\riscv64\inst.isle line 1440.
    return v5;
}

// Generated as internal constructor for term rv_fcvtdw.
pub fn constructor_rv_fcvtdw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> FReg {
    let v4 = C::xreg_to_reg(ctx, arg0);
    let v5 = constructor_fpu_rr(ctx, &FpuOPRR::FcvtFmtW, F64, &FRM::RNE, v4);
    // Rule at src\isa\riscv64\inst.isle line 1444.
    return v5;
}

// Generated as internal constructor for term rv_fcvtdwu.
pub fn constructor_rv_fcvtdwu<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> FReg {
    let v4 = C::xreg_to_reg(ctx, arg0);
    let v5 = constructor_fpu_rr(ctx, &FpuOPRR::FcvtFmtWu, F64, &FRM::RNE, v4);
    // Rule at src\isa\riscv64\inst.isle line 1448.
    return v5;
}

// Generated as internal constructor for term rv_fcvtsl.
pub fn constructor_rv_fcvtsl<C: Context>(
    ctx: &mut C,
    arg0: &FRM,
    arg1: XReg,
) -> FReg {
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_fpu_rr(ctx, &FpuOPRR::FcvtFmtL, F32, arg0, v4);
    // Rule at src\isa\riscv64\inst.isle line 1452.
    return v5;
}

// Generated as internal constructor for term rv_fcvtslu.
pub fn constructor_rv_fcvtslu<C: Context>(
    ctx: &mut C,
    arg0: &FRM,
    arg1: XReg,
) -> FReg {
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_fpu_rr(ctx, &FpuOPRR::FcvtFmtLu, F32, arg0, v4);
    // Rule at src\isa\riscv64\inst.isle line 1456.
    return v5;
}

// Generated as internal constructor for term rv_fcvtdl.
pub fn constructor_rv_fcvtdl<C: Context>(
    ctx: &mut C,
    arg0: &FRM,
    arg1: XReg,
) -> FReg {
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_fpu_rr(ctx, &FpuOPRR::FcvtFmtL, F64, arg0, v4);
    // Rule at src\isa\riscv64\inst.isle line 1460.
    return v5;
}

// Generated as internal constructor for term rv_fcvtdlu.
pub fn constructor_rv_fcvtdlu<C: Context>(
    ctx: &mut C,
    arg0: &FRM,
    arg1: XReg,
) -> FReg {
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_fpu_rr(ctx, &FpuOPRR::FcvtFmtLu, F64, arg0, v4);
    // Rule at src\isa\riscv64\inst.isle line 1464.
    return v5;
}

// Generated as internal constructor for term rv_fcvtws.
pub fn constructor_rv_fcvtws<C: Context>(
    ctx: &mut C,
    arg0: &FRM,
    arg1: FReg,
) -> XReg {
    let v4 = C::freg_to_reg(ctx, arg1);
    let v5 = constructor_fpu_rr_int(ctx, &FpuOPRR::FcvtWFmt, F32, arg0, v4);
    // Rule at src\isa\riscv64\inst.isle line 1468.
    return v5;
}

// Generated as internal constructor for term rv_fcvtls.
pub fn constructor_rv_fcvtls<C: Context>(
    ctx: &mut C,
    arg0: &FRM,
    arg1: FReg,
) -> XReg {
    let v4 = C::freg_to_reg(ctx, arg1);
    let v5 = constructor_fpu_rr_int(ctx, &FpuOPRR::FcvtLFmt, F32, arg0, v4);
    // Rule at src\isa\riscv64\inst.isle line 1472.
    return v5;
}

// Generated as internal constructor for term rv_fcvtwus.
pub fn constructor_rv_fcvtwus<C: Context>(
    ctx: &mut C,
    arg0: &FRM,
    arg1: FReg,
) -> XReg {
    let v4 = C::freg_to_reg(ctx, arg1);
    let v5 = constructor_fpu_rr_int(ctx, &FpuOPRR::FcvtWuFmt, F32, arg0, v4);
    // Rule at src\isa\riscv64\inst.isle line 1476.
    return v5;
}

// Generated as internal constructor for term rv_fcvtlus.
pub fn constructor_rv_fcvtlus<C: Context>(
    ctx: &mut C,
    arg0: &FRM,
    arg1: FReg,
) -> XReg {
    let v4 = C::freg_to_reg(ctx, arg1);
    let v5 = constructor_fpu_rr_int(ctx, &FpuOPRR::FcvtLuFmt, F32, arg0, v4);
    // Rule at src\isa\riscv64\inst.isle line 1480.
    return v5;
}

// Generated as internal constructor for term rv_fcvtwd.
pub fn constructor_rv_fcvtwd<C: Context>(
    ctx: &mut C,
    arg0: &FRM,
    arg1: FReg,
) -> XReg {
    let v4 = C::freg_to_reg(ctx, arg1);
    let v5 = constructor_fpu_rr_int(ctx, &FpuOPRR::FcvtWFmt, F64, arg0, v4);
    // Rule at src\isa\riscv64\inst.isle line 1484.
    return v5;
}

// Generated as internal constructor for term rv_fcvtld.
pub fn constructor_rv_fcvtld<C: Context>(
    ctx: &mut C,
    arg0: &FRM,
    arg1: FReg,
) -> XReg {
    let v4 = C::freg_to_reg(ctx, arg1);
    let v5 = constructor_fpu_rr_int(ctx, &FpuOPRR::FcvtLFmt, F64, arg0, v4);
    // Rule at src\isa\riscv64\inst.isle line 1488.
    return v5;
}

// Generated as internal constructor for term rv_fcvtwud.
pub fn constructor_rv_fcvtwud<C: Context>(
    ctx: &mut C,
    arg0: &FRM,
    arg1: FReg,
) -> XReg {
    let v4 = C::freg_to_reg(ctx, arg1);
    let v5 = constructor_fpu_rr_int(ctx, &FpuOPRR::FcvtWuFmt, F64, arg0, v4);
    // Rule at src\isa\riscv64\inst.isle line 1492.
    return v5;
}

// Generated as internal constructor for term rv_fcvtlud.
pub fn constructor_rv_fcvtlud<C: Context>(
    ctx: &mut C,
    arg0: &FRM,
    arg1: FReg,
) -> XReg {
    let v4 = C::freg_to_reg(ctx, arg1);
    let v5 = constructor_fpu_rr_int(ctx, &FpuOPRR::FcvtLuFmt, F64, arg0, v4);
    // Rule at src\isa\riscv64\inst.isle line 1496.
    return v5;
}

// Generated as internal constructor for term rv_fcvtw.
pub fn constructor_rv_fcvtw<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &FRM,
    arg2: FReg,
) -> XReg {
    match arg0 {
        F32 => {
            let v3 = constructor_rv_fcvtws(ctx, arg1, arg2);
            // Rule at src\isa\riscv64\inst.isle line 1500.
            return v3;
        }
        F64 => {
            let v4 = constructor_rv_fcvtwd(ctx, arg1, arg2);
            // Rule at src\isa\riscv64\inst.isle line 1501.
            return v4;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "rv_fcvtw", "src\\isa\\riscv64\\inst.isle line 1499")
}

// Generated as internal constructor for term rv_fcvtl.
pub fn constructor_rv_fcvtl<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &FRM,
    arg2: FReg,
) -> XReg {
    match arg0 {
        F32 => {
            let v3 = constructor_rv_fcvtls(ctx, arg1, arg2);
            // Rule at src\isa\riscv64\inst.isle line 1505.
            return v3;
        }
        F64 => {
            let v4 = constructor_rv_fcvtld(ctx, arg1, arg2);
            // Rule at src\isa\riscv64\inst.isle line 1506.
            return v4;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "rv_fcvtl", "src\\isa\\riscv64\\inst.isle line 1504")
}

// Generated as internal constructor for term rv_fcvtwu.
pub fn constructor_rv_fcvtwu<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &FRM,
    arg2: FReg,
) -> XReg {
    match arg0 {
        F32 => {
            let v3 = constructor_rv_fcvtwus(ctx, arg1, arg2);
            // Rule at src\isa\riscv64\inst.isle line 1510.
            return v3;
        }
        F64 => {
            let v4 = constructor_rv_fcvtwud(ctx, arg1, arg2);
            // Rule at src\isa\riscv64\inst.isle line 1511.
            return v4;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "rv_fcvtwu", "src\\isa\\riscv64\\inst.isle line 1509")
}

// Generated as internal constructor for term rv_fcvtlu.
pub fn constructor_rv_fcvtlu<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &FRM,
    arg2: FReg,
) -> XReg {
    match arg0 {
        F32 => {
            let v3 = constructor_rv_fcvtlus(ctx, arg1, arg2);
            // Rule at src\isa\riscv64\inst.isle line 1515.
            return v3;
        }
        F64 => {
            let v4 = constructor_rv_fcvtlud(ctx, arg1, arg2);
            // Rule at src\isa\riscv64\inst.isle line 1516.
            return v4;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "rv_fcvtlu", "src\\isa\\riscv64\\inst.isle line 1514")
}

// Generated as internal constructor for term rv_fsgnj.
pub fn constructor_rv_fsgnj<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: FReg,
    arg2: FReg,
) -> FReg {
    let v5 = C::freg_to_reg(ctx, arg1);
    let v6 = C::freg_to_reg(ctx, arg2);
    let v7 = constructor_fpu_rrr(ctx, &FpuOPRRR::Fsgnj, arg0, &FRM::RNE, v5, v6);
    // Rule at src\isa\riscv64\inst.isle line 1522.
    return v7;
}

// Generated as internal constructor for term rv_fsgnjn.
pub fn constructor_rv_fsgnjn<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: FReg,
    arg2: FReg,
) -> FReg {
    let v5 = C::freg_to_reg(ctx, arg1);
    let v6 = C::freg_to_reg(ctx, arg2);
    let v7 = constructor_fpu_rrr(ctx, &FpuOPRRR::Fsgnjn, arg0, &FRM::RTZ, v5, v6);
    // Rule at src\isa\riscv64\inst.isle line 1528.
    return v7;
}

// Generated as internal constructor for term rv_fneg.
pub fn constructor_rv_fneg<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: FReg,
) -> FReg {
    let v2 = constructor_rv_fsgnjn(ctx, arg0, arg1, arg1);
    // Rule at src\isa\riscv64\inst.isle line 1533.
    return v2;
}

// Generated as internal constructor for term rv_fsgnjx.
pub fn constructor_rv_fsgnjx<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: FReg,
    arg2: FReg,
) -> FReg {
    let v5 = C::freg_to_reg(ctx, arg1);
    let v6 = C::freg_to_reg(ctx, arg2);
    let v7 = constructor_fpu_rrr(ctx, &FpuOPRRR::Fsgnjx, arg0, &FRM::RDN, v5, v6);
    // Rule at src\isa\riscv64\inst.isle line 1539.
    return v7;
}

// Generated as internal constructor for term rv_fabs.
pub fn constructor_rv_fabs<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: FReg,
) -> FReg {
    let v2 = constructor_rv_fsgnjx(ctx, arg0, arg1, arg1);
    // Rule at src\isa\riscv64\inst.isle line 1544.
    return v2;
}

// Generated as internal constructor for term rv_feq.
pub fn constructor_rv_feq<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: FReg,
    arg2: FReg,
) -> XReg {
    let v5 = C::freg_to_reg(ctx, arg1);
    let v6 = C::freg_to_reg(ctx, arg2);
    let v7 = constructor_fpu_rrr_int(ctx, &FpuOPRRR::Feq, arg0, &FRM::RDN, v5, v6);
    // Rule at src\isa\riscv64\inst.isle line 1548.
    return v7;
}

// Generated as internal constructor for term rv_flt.
pub fn constructor_rv_flt<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: FReg,
    arg2: FReg,
) -> XReg {
    let v5 = C::freg_to_reg(ctx, arg1);
    let v6 = C::freg_to_reg(ctx, arg2);
    let v7 = constructor_fpu_rrr_int(ctx, &FpuOPRRR::Flt, arg0, &FRM::RTZ, v5, v6);
    // Rule at src\isa\riscv64\inst.isle line 1552.
    return v7;
}

// Generated as internal constructor for term rv_fle.
pub fn constructor_rv_fle<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: FReg,
    arg2: FReg,
) -> XReg {
    let v5 = C::freg_to_reg(ctx, arg1);
    let v6 = C::freg_to_reg(ctx, arg2);
    let v7 = constructor_fpu_rrr_int(ctx, &FpuOPRRR::Fle, arg0, &FRM::RNE, v5, v6);
    // Rule at src\isa\riscv64\inst.isle line 1556.
    return v7;
}

// Generated as internal constructor for term rv_fgt.
pub fn constructor_rv_fgt<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: FReg,
    arg2: FReg,
) -> XReg {
    let v3 = constructor_rv_flt(ctx, arg0, arg2, arg1);
    // Rule at src\isa\riscv64\inst.isle line 1561.
    return v3;
}

// Generated as internal constructor for term rv_fge.
pub fn constructor_rv_fge<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: FReg,
    arg2: FReg,
) -> XReg {
    let v3 = constructor_rv_fle(ctx, arg0, arg2, arg1);
    // Rule at src\isa\riscv64\inst.isle line 1566.
    return v3;
}

// Generated as internal constructor for term rv_fmin.
pub fn constructor_rv_fmin<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: FReg,
    arg2: FReg,
) -> FReg {
    let v5 = C::freg_to_reg(ctx, arg1);
    let v6 = C::freg_to_reg(ctx, arg2);
    let v7 = constructor_fpu_rrr(ctx, &FpuOPRRR::Fmin, arg0, &FRM::RNE, v5, v6);
    // Rule at src\isa\riscv64\inst.isle line 1570.
    return v7;
}

// Generated as internal constructor for term rv_fmax.
pub fn constructor_rv_fmax<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: FReg,
    arg2: FReg,
) -> FReg {
    let v5 = C::freg_to_reg(ctx, arg1);
    let v6 = C::freg_to_reg(ctx, arg2);
    let v7 = constructor_fpu_rrr(ctx, &FpuOPRRR::Fmax, arg0, &FRM::RTZ, v5, v6);
    // Rule at src\isa\riscv64\inst.isle line 1574.
    return v7;
}

// Generated as internal constructor for term rv_fminm.
pub fn constructor_rv_fminm<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: FReg,
    arg2: FReg,
) -> FReg {
    let v5 = C::freg_to_reg(ctx, arg1);
    let v6 = C::freg_to_reg(ctx, arg2);
    let v7 = constructor_fpu_rrr(ctx, &FpuOPRRR::Fminm, arg0, &FRM::RDN, v5, v6);
    // Rule at src\isa\riscv64\inst.isle line 1580.
    return v7;
}

// Generated as internal constructor for term rv_fmaxm.
pub fn constructor_rv_fmaxm<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: FReg,
    arg2: FReg,
) -> FReg {
    let v5 = C::freg_to_reg(ctx, arg1);
    let v6 = C::freg_to_reg(ctx, arg2);
    let v7 = constructor_fpu_rrr(ctx, &FpuOPRRR::Fmaxm, arg0, &FRM::RUP, v5, v6);
    // Rule at src\isa\riscv64\inst.isle line 1584.
    return v7;
}

// Generated as internal constructor for term rv_fround.
pub fn constructor_rv_fround<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &FRM,
    arg2: FReg,
) -> FReg {
    let v4 = C::freg_to_reg(ctx, arg2);
    let v5 = constructor_fpu_rr(ctx, &FpuOPRR::Fround, arg0, arg1, v4);
    // Rule at src\isa\riscv64\inst.isle line 1588.
    return v5;
}

// Generated as internal constructor for term rv_fli.
pub fn constructor_rv_fli<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: FliConstant,
) -> FReg {
    let v2 = constructor_temp_writable_freg(ctx);
    let v3 = &C::fpu_op_width_from_ty(ctx, arg0);
    let v4 = C::writable_freg_to_writable_reg(ctx, v2);
    let v5 = MInst::Fli {
        width: v3.clone(),
        imm: arg1,
        rd: v4,
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_freg_to_freg(ctx, v2);
    // Rule at src\isa\riscv64\inst.isle line 1592.
    return v7;
}

// Generated as internal constructor for term rv_adduw.
pub fn constructor_rv_adduw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Adduw, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1604.
    return v6;
}

// Generated as internal constructor for term rv_zextw.
pub fn constructor_rv_zextw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> XReg {
    let v1 = C::zero_reg(ctx);
    let v2 = constructor_rv_adduw(ctx, arg0, v1);
    // Rule at src\isa\riscv64\inst.isle line 1611.
    return v2;
}

// Generated as internal constructor for term rv_slliuw.
pub fn constructor_rv_slliuw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: Imm12,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::SlliUw, v3, arg1);
    let v5 = C::xreg_new(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 1617.
    return v5;
}

// Generated as internal constructor for term rv_andn.
pub fn constructor_rv_andn<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v2 = C::has_zbb(ctx);
    match v2 {
        false => {
            let v8 = constructor_rv_not(ctx, arg1);
            let v9 = constructor_rv_and(ctx, arg0, v8);
            // Rule at src\isa\riscv64\inst.isle line 1629.
            return v9;
        }
        true => {
            let v4 = C::xreg_to_reg(ctx, arg0);
            let v5 = C::xreg_to_reg(ctx, arg1);
            let v6 = constructor_alu_rrr(ctx, &AluOPRRR::Andn, v4, v5);
            let v7 = C::xreg_new(ctx, v6);
            // Rule at src\isa\riscv64\inst.isle line 1626.
            return v7;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "rv_andn", "src\\isa\\riscv64\\inst.isle line 1625")
}

// Generated as internal constructor for term rv_orn.
pub fn constructor_rv_orn<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Orn, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1636.
    return v6;
}

// Generated as internal constructor for term rv_xnor.
pub fn constructor_rv_xnor<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Xnor, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1642.
    return v6;
}

// Generated as internal constructor for term rv_clz.
pub fn constructor_rv_clz<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> XReg {
    let v2 = C::xreg_to_reg(ctx, arg0);
    let v3 = constructor_alu_rr_funct12(ctx, &AluOPRRI::Clz, v2);
    let v4 = C::xreg_new(ctx, v3);
    // Rule at src\isa\riscv64\inst.isle line 1647.
    return v4;
}

// Generated as internal constructor for term rv_clzw.
pub fn constructor_rv_clzw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> XReg {
    let v2 = C::xreg_to_reg(ctx, arg0);
    let v3 = constructor_alu_rr_funct12(ctx, &AluOPRRI::Clzw, v2);
    let v4 = C::xreg_new(ctx, v3);
    // Rule at src\isa\riscv64\inst.isle line 1652.
    return v4;
}

// Generated as internal constructor for term rv_ctz.
pub fn constructor_rv_ctz<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> XReg {
    let v2 = C::xreg_to_reg(ctx, arg0);
    let v3 = constructor_alu_rr_funct12(ctx, &AluOPRRI::Ctz, v2);
    let v4 = C::xreg_new(ctx, v3);
    // Rule at src\isa\riscv64\inst.isle line 1657.
    return v4;
}

// Generated as internal constructor for term rv_ctzw.
pub fn constructor_rv_ctzw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> XReg {
    let v2 = C::xreg_to_reg(ctx, arg0);
    let v3 = constructor_alu_rr_funct12(ctx, &AluOPRRI::Ctzw, v2);
    let v4 = C::xreg_new(ctx, v3);
    // Rule at src\isa\riscv64\inst.isle line 1662.
    return v4;
}

// Generated as internal constructor for term rv_cpop.
pub fn constructor_rv_cpop<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> XReg {
    let v2 = C::xreg_to_reg(ctx, arg0);
    let v3 = constructor_alu_rr_funct12(ctx, &AluOPRRI::Cpop, v2);
    let v4 = C::xreg_new(ctx, v3);
    // Rule at src\isa\riscv64\inst.isle line 1667.
    return v4;
}

// Generated as internal constructor for term rv_cpopw.
pub fn constructor_rv_cpopw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> XReg {
    let v2 = C::xreg_to_reg(ctx, arg0);
    let v3 = constructor_alu_rr_funct12(ctx, &AluOPRRI::Cpopw, v2);
    let v4 = C::xreg_new(ctx, v3);
    // Rule at src\isa\riscv64\inst.isle line 1672.
    return v4;
}

// Generated as internal constructor for term rv_max.
pub fn constructor_rv_max<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Max, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1677.
    return v6;
}

// Generated as internal constructor for term rv_maxu.
pub fn constructor_rv_maxu<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Maxu, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1682.
    return v6;
}

// Generated as internal constructor for term rv_min.
pub fn constructor_rv_min<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Min, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1687.
    return v6;
}

// Generated as internal constructor for term rv_minu.
pub fn constructor_rv_minu<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Minu, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1692.
    return v6;
}

// Generated as internal constructor for term rv_sextb.
pub fn constructor_rv_sextb<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> XReg {
    let v2 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::imm12_const(ctx, 0_i32);
    let v5 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Sextb, v2, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1697.
    return v6;
}

// Generated as internal constructor for term rv_sexth.
pub fn constructor_rv_sexth<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> XReg {
    let v2 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::imm12_const(ctx, 0_i32);
    let v5 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Sexth, v2, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1702.
    return v6;
}

// Generated as internal constructor for term rv_zexth.
pub fn constructor_rv_zexth<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> XReg {
    let v2 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::imm12_const(ctx, 0_i32);
    let v5 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Zexth, v2, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1707.
    return v6;
}

// Generated as internal constructor for term rv_rol.
pub fn constructor_rv_rol<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Rol, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1712.
    return v6;
}

// Generated as internal constructor for term rv_rolw.
pub fn constructor_rv_rolw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Rolw, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1717.
    return v6;
}

// Generated as internal constructor for term rv_ror.
pub fn constructor_rv_ror<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Ror, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1722.
    return v6;
}

// Generated as internal constructor for term rv_rorw.
pub fn constructor_rv_rorw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Rorw, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1727.
    return v6;
}

// Generated as internal constructor for term rv_rori.
pub fn constructor_rv_rori<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: Imm12,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Rori, v3, arg1);
    let v5 = C::xreg_new(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 1732.
    return v5;
}

// Generated as internal constructor for term rv_roriw.
pub fn constructor_rv_roriw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: Imm12,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Roriw, v3, arg1);
    let v5 = C::xreg_new(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 1737.
    return v5;
}

// Generated as internal constructor for term rv_rev8.
pub fn constructor_rv_rev8<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> XReg {
    let v2 = C::xreg_to_reg(ctx, arg0);
    let v3 = constructor_alu_rr_funct12(ctx, &AluOPRRI::Rev8, v2);
    let v4 = C::xreg_new(ctx, v3);
    // Rule at src\isa\riscv64\inst.isle line 1742.
    return v4;
}

// Generated as internal constructor for term rv_brev8.
pub fn constructor_rv_brev8<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> XReg {
    let v2 = C::xreg_to_reg(ctx, arg0);
    let v3 = constructor_alu_rr_funct12(ctx, &AluOPRRI::Brev8, v2);
    let v4 = C::xreg_new(ctx, v3);
    // Rule at src\isa\riscv64\inst.isle line 1750.
    return v4;
}

// Generated as internal constructor for term rv_bclr.
pub fn constructor_rv_bclr<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Bclr, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1756.
    return v6;
}

// Generated as internal constructor for term rv_bclri.
pub fn constructor_rv_bclri<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: Imm12,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Bclri, v3, arg1);
    let v5 = C::xreg_new(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 1760.
    return v5;
}

// Generated as internal constructor for term rv_bext.
pub fn constructor_rv_bext<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Bext, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1764.
    return v6;
}

// Generated as internal constructor for term rv_bexti.
pub fn constructor_rv_bexti<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: Imm12,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Bexti, v3, arg1);
    let v5 = C::xreg_new(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 1768.
    return v5;
}

// Generated as internal constructor for term rv_binv.
pub fn constructor_rv_binv<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Binv, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1772.
    return v6;
}

// Generated as internal constructor for term rv_binvi.
pub fn constructor_rv_binvi<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: Imm12,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Binvi, v3, arg1);
    let v5 = C::xreg_new(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 1776.
    return v5;
}

// Generated as internal constructor for term rv_bset.
pub fn constructor_rv_bset<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Bset, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1780.
    return v6;
}

// Generated as internal constructor for term rv_bseti.
pub fn constructor_rv_bseti<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: Imm12,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = constructor_alu_rr_imm12(ctx, &AluOPRRI::Bseti, v3, arg1);
    let v5 = C::xreg_new(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 1785.
    return v5;
}

// Generated as internal constructor for term rv_pack.
pub fn constructor_rv_pack<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Pack, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1792.
    return v6;
}

// Generated as internal constructor for term rv_packw.
pub fn constructor_rv_packw<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::Packw, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1797.
    return v6;
}

// Generated as internal constructor for term rv_czero_eqz.
pub fn constructor_rv_czero_eqz<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::CzeroEqz, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1808.
    return v6;
}

// Generated as internal constructor for term rv_czero_nez.
pub fn constructor_rv_czero_nez<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> XReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = constructor_alu_rrr(ctx, &AluOPRRR::CzeroNez, v3, v4);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 1817.
    return v6;
}

// Generated as internal constructor for term rv_csrrwi.
pub fn constructor_rv_csrrwi<C: Context>(
    ctx: &mut C,
    arg0: &CSR,
    arg1: UImm5,
) -> XReg {
    let v3 = constructor_csr_imm(ctx, &CsrImmOP::CsrRWI, arg0, arg1);
    // Rule at src\isa\riscv64\inst.isle line 1825.
    return v3;
}

// Generated as internal constructor for term rv_fsrmi.
pub fn constructor_rv_fsrmi<C: Context>(
    ctx: &mut C,
    arg0: &FRM,
) -> XReg {
    let v2 = C::frm_bits(ctx, arg0);
    let v3 = constructor_rv_csrrwi(ctx, &CSR::Frm, v2);
    // Rule at src\isa\riscv64\inst.isle line 1830.
    return v3;
}

// Generated as internal constructor for term rv_csrw.
pub fn constructor_rv_csrw<C: Context>(
    ctx: &mut C,
    arg0: &CSR,
    arg1: XReg,
) -> Unit {
    let v3 = constructor_csr_reg_dst_zero(ctx, &CsrRegOP::CsrRW, arg0, arg1);
    // Rule at src\isa\riscv64\inst.isle line 1836.
    return v3;
}

// Generated as internal constructor for term rv_fsrm.
pub fn constructor_rv_fsrm<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> Unit {
    let v2 = constructor_rv_csrw(ctx, &CSR::Frm, arg0);
    // Rule at src\isa\riscv64\inst.isle line 1841.
    return v2;
}

// Generated as internal constructor for term has_fli_for_type.
pub fn constructor_has_fli_for_type<C: Context>(
    ctx: &mut C,
    arg0: Type,
) -> bool {
    match arg0 {
        F16 => {
            let v1 = C::has_zfh(ctx);
            if v1 == true {
                let v2 = C::has_zfa(ctx);
                // Rule at src\isa\riscv64\inst.isle line 1869.
                return v2;
            }
            let v3 = C::has_zvfh(ctx);
            if v3 == true {
                let v2 = C::has_zfa(ctx);
                // Rule at src\isa\riscv64\inst.isle line 1870.
                return v2;
            }
            let v4 = false;
            // Rule at src\isa\riscv64\inst.isle line 1871.
            return v4;
        }
        F32 => {
            let v2 = C::has_zfa(ctx);
            // Rule at src\isa\riscv64\inst.isle line 1872.
            return v2;
        }
        F64 => {
            let v2 = C::has_zfa(ctx);
            // Rule at src\isa\riscv64\inst.isle line 1873.
            return v2;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "has_fli_for_type", "src\\isa\\riscv64\\inst.isle line 1868")
}

// Generated as internal constructor for term imm.
pub fn constructor_imm<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: u64,
) -> Reg {
    let v1 = C::ty_supported_float_min(ctx, arg0);
    if let Some(v2) = v1 {
        if arg1 == 0x0_u64 {
            let v4 = C::zero_reg(ctx);
            let v6 = constructor_float_int_of_same_size(ctx, v2);
            let v5 = C::xreg_to_reg(ctx, v4);
            let v7 = constructor_gen_bitcast(ctx, v5, v6, v2);
            // Rule at src\isa\riscv64\inst.isle line 1882.
            return v7;
        }
    }
    let v8 = C::ty_supported_float_size(ctx, arg0);
    if let Some(v9) = v8 {
        let v10 = constructor_has_fli_for_type(ctx, v9);
        if v10 == true {
            let v11 = C::fli_constant_from_u64(ctx, v9, arg1);
            if let Some(v12) = v11 {
                let v13 = constructor_rv_fli(ctx, v9, v12);
                let v14 = C::freg_to_reg(ctx, v13);
                // Rule at src\isa\riscv64\inst.isle line 1885.
                return v14;
            }
        }
    }
    let v15 = C::ty_supported_float_full(ctx, arg0);
    if let Some(v16) = v15 {
        let v17 = constructor_has_fli_for_type(ctx, v16);
        if v17 == true {
            let v18 = C::fli_constant_from_negated_u64(ctx, v16, arg1);
            if let Some(v19) = v18 {
                let v20 = constructor_rv_fli(ctx, v16, v19);
                let v21 = constructor_rv_fneg(ctx, v16, v20);
                let v22 = C::freg_to_reg(ctx, v21);
                // Rule at src\isa\riscv64\inst.isle line 1895.
                return v22;
            }
        }
    }
    if let Some(v2) = v1 {
        let v23 = constructor_float_int_of_same_size(ctx, v2);
        let v24 = constructor_imm(ctx, v23, arg1);
        let v25 = constructor_float_int_of_same_size(ctx, v2);
        let v26 = constructor_gen_bitcast(ctx, v24, v25, v2);
        // Rule at src\isa\riscv64\inst.isle line 1901.
        return v26;
    }
    if let Some(v9) = v8 {
        if v9 == F16 {
            let v29 = C::u64_or(ctx, arg1, 0xffff0000_u64);
            let v30 = constructor_imm(ctx, I32, v29);
            let v32 = constructor_gen_bitcast(ctx, v30, I32, F32);
            // Rule at src\isa\riscv64\inst.isle line 1903.
            return v32;
        }
    }
    let v33 = C::ty_int(ctx, arg0);
    if let Some(v34) = v33 {
        let v35 = C::i64_sextend_u64(ctx, v34, arg1);
        let v36 = C::i64_generate_imm(ctx, v35);
        if let Some(v37) = v36 {
            let v40 = C::imm20_is_zero(ctx, v37.0);
            if let Some(v41) = v40 {
                let v4 = C::zero_reg(ctx);
                let v42 = constructor_rv_addi(ctx, v4, v37.1);
                let v43 = C::xreg_to_reg(ctx, v42);
                // Rule at src\isa\riscv64\inst.isle line 1906.
                return v43;
            }
            let v44 = C::imm12_is_zero(ctx, v37.1);
            if let Some(v45) = v44 {
                let v46 = constructor_rv_lui(ctx, v37.0);
                let v47 = C::xreg_to_reg(ctx, v46);
                // Rule at src\isa\riscv64\inst.isle line 1913.
                return v47;
            }
            let v46 = constructor_rv_lui(ctx, v37.0);
            let v48 = constructor_rv_addi(ctx, v46, v37.1);
            let v49 = C::xreg_to_reg(ctx, v48);
            // Rule at src\isa\riscv64\inst.isle line 1919.
            return v49;
        }
        let v50 = C::i64_shift_for_lui(ctx, v35);
        if let Some(v51) = v50 {
            let v54 = C::imm20_from_u64(ctx, v51.0);
            if let Some(v55) = v54 {
                let v56 = constructor_rv_lui(ctx, v55);
                let v57 = constructor_rv_slli(ctx, v56, v51.1);
                let v58 = C::xreg_to_reg(ctx, v57);
                // Rule at src\isa\riscv64\inst.isle line 1924.
                return v58;
            }
        }
        let v59 = C::i64_shift(ctx, v35);
        if let Some(v60) = v59 {
            let v63 = C::i64_generate_imm(ctx, v60.0);
            if let Some(v64) = v63 {
                let v67 = C::i64_cast_unsigned(ctx, v60.0);
                let v68 = constructor_imm(ctx, v34, v67);
                let v69 = C::xreg_new(ctx, v68);
                let v70 = constructor_rv_slli(ctx, v69, v60.1);
                let v71 = C::xreg_to_reg(ctx, v70);
                // Rule at src\isa\riscv64\inst.isle line 1933.
                return v71;
            }
        }
        let v72 = C::emit_u64_le_const(ctx, arg1);
        let v73 = C::gen_const_amode(ctx, v72);
        let v75 = C::mem_flags_trusted(ctx);
        let v76 = constructor_gen_load(ctx, v73, &LoadOP::Ld, v75);
        // Rule at src\isa\riscv64\inst.isle line 1939.
        return v76;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "imm", "src\\isa\\riscv64\\inst.isle line 1878")
}

// Generated as internal constructor for term imm12_zero.
pub fn constructor_imm12_zero<C: Context>(
    ctx: &mut C,
) -> Imm12 {
    let v1 = C::imm12_const(ctx, 0_i32);
    // Rule at src\isa\riscv64\inst.isle line 1948.
    return v1;
}

// Generated as internal constructor for term load_imm12.
pub fn constructor_load_imm12<C: Context>(
    ctx: &mut C,
    arg0: i32,
) -> Reg {
    let v1 = C::zero_reg(ctx);
    let v2 = C::imm12_const(ctx, arg0);
    let v3 = constructor_rv_addi(ctx, v1, v2);
    let v4 = C::xreg_to_reg(ctx, v3);
    // Rule at src\isa\riscv64\inst.isle line 1955.
    return v4;
}

// Generated as internal constructor for term imm12_from_negated_value.
pub fn constructor_imm12_from_negated_value<C: Context>(
    ctx: &mut C,
    arg0: Value,
) -> Option<Imm12> {
    let v1 = C::def_inst(ctx, arg0);
    if let Some(v2) = v1 {
        let v3 = C::first_result(ctx, v2);
        if let Some(v4) = v3 {
            let v6 = &C::inst_data_value(ctx, v2);
            if let &InstructionData::UnaryImm {
                opcode: ref v7,
                imm: v8,
            } = v6 {
                if let &Opcode::Iconst = v7 {
                    let v5 = C::value_type(ctx, v4);
                    let v9 = C::i64_sextend_imm64(ctx, v5, v8);
                    let v10 = C::i64_wrapping_neg(ctx, v9);
                    let v11 = C::i64_cast_unsigned(ctx, v10);
                    let v12 = C::imm12_from_u64(ctx, v11);
                    if let Some(v13) = v12 {
                        let v14 = Some(v13);
                        // Rule at src\isa\riscv64\inst.isle line 1985.
                        return v14;
                    }
                }
            }
        }
    }
    None
}

// Generated as internal constructor for term u64_to_imm12.
pub fn constructor_u64_to_imm12<C: Context>(
    ctx: &mut C,
    arg0: u64,
) -> Option<Imm12> {
    let v1 = C::imm12_from_u64(ctx, arg0);
    if let Some(v2) = v1 {
        let v3 = Some(v2);
        // Rule at src\isa\riscv64\inst.isle line 1996.
        return v3;
    }
    None
}

// Generated as internal constructor for term imm5_from_negated_value.
pub fn constructor_imm5_from_negated_value<C: Context>(
    ctx: &mut C,
    arg0: Value,
) -> Option<Imm5> {
    let v1 = C::def_inst(ctx, arg0);
    if let Some(v2) = v1 {
        let v3 = C::first_result(ctx, v2);
        if let Some(v4) = v3 {
            let v6 = &C::inst_data_value(ctx, v2);
            if let &InstructionData::UnaryImm {
                opcode: ref v7,
                imm: v8,
            } = v6 {
                if let &Opcode::Iconst = v7 {
                    let v5 = C::value_type(ctx, v4);
                    let v9 = C::i64_sextend_imm64(ctx, v5, v8);
                    let v10 = C::i64_wrapping_neg(ctx, v9);
                    let v11 = C::imm5_from_i64(ctx, v10);
                    if let Some(v12) = v11 {
                        let v13 = Some(v12);
                        // Rule at src\isa\riscv64\inst.isle line 2032.
                        return v13;
                    }
                }
            }
        }
    }
    None
}

// Generated as internal constructor for term replicated_imm5.
pub fn constructor_replicated_imm5<C: Context>(
    ctx: &mut C,
    arg0: Value,
) -> Option<Imm5> {
    let v1 = C::def_inst(ctx, arg0);
    if let Some(v2) = v1 {
        let v3 = &C::inst_data_value(ctx, v2);
        match v3 {
            &InstructionData::Unary {
                opcode: ref v4,
                arg: v5,
            } => {
                if let &Opcode::Splat = v4 {
                    let v6 = C::i64_from_iconst(ctx, v5);
                    if let Some(v7) = v6 {
                        let v8 = C::imm5_from_i64(ctx, v7);
                        if let Some(v9) = v8 {
                            let v10 = Some(v9);
                            // Rule at src\isa\riscv64\inst.isle line 2038.
                            return v10;
                        }
                    }
                }
            }
            &InstructionData::UnaryConst {
                opcode: ref v11,
                constant_handle: v12,
            } => {
                if let &Opcode::Vconst = v11 {
                    let v13 = C::u128_from_constant(ctx, v12);
                    if let Some(v14) = v13 {
                        let v15 = C::u128_replicated_u64(ctx, v14);
                        if let Some(v16) = v15 {
                            let v17 = C::u64_replicated_u32(ctx, v16);
                            if let Some(v18) = v17 {
                                let v19 = C::u32_replicated_u16(ctx, v18);
                                if let Some(v20) = v19 {
                                    let v21 = C::u16_replicated_u8(ctx, v20);
                                    if let Some(v22) = v21 {
                                        let v23 = C::u8_cast_signed(ctx, v22);
                                        let v24 = C::i8_to_imm5(ctx, v23);
                                        if let Some(v25) = v24 {
                                            let v26 = Some(v25);
                                            // Rule at src\isa\riscv64\inst.isle line 2039.
                                            return v26;
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
            _ => {}
        }
    }
    None
}

// Generated as internal constructor for term negated_replicated_imm5.
pub fn constructor_negated_replicated_imm5<C: Context>(
    ctx: &mut C,
    arg0: Value,
) -> Option<Imm5> {
    let v1 = C::def_inst(ctx, arg0);
    if let Some(v2) = v1 {
        let v3 = &C::inst_data_value(ctx, v2);
        match v3 {
            &InstructionData::Unary {
                opcode: ref v4,
                arg: v5,
            } => {
                if let &Opcode::Splat = v4 {
                    let v6 = constructor_imm5_from_negated_value(ctx, v5);
                    if let Some(v7) = v6 {
                        let v8 = Some(v7);
                        // Rule at src\isa\riscv64\inst.isle line 2049.
                        return v8;
                    }
                }
            }
            &InstructionData::UnaryConst {
                opcode: ref v9,
                constant_handle: v10,
            } => {
                if let &Opcode::Vconst = v9 {
                    let v11 = C::u128_from_constant(ctx, v10);
                    if let Some(v12) = v11 {
                        let v13 = C::u128_replicated_u64(ctx, v12);
                        if let Some(v14) = v13 {
                            let v15 = C::u64_replicated_u32(ctx, v14);
                            if let Some(v16) = v15 {
                                let v17 = C::u32_replicated_u16(ctx, v16);
                                if let Some(v18) = v17 {
                                    let v19 = C::u16_replicated_u8(ctx, v18);
                                    if let Some(v20) = v19 {
                                        let v21 = C::u8_cast_signed(ctx, v20);
                                        let v22 = C::i8_wrapping_neg(ctx, v21);
                                        let v23 = C::i8_to_imm5(ctx, v22);
                                        if let Some(v24) = v23 {
                                            let v25 = Some(v24);
                                            // Rule at src\isa\riscv64\inst.isle line 2052.
                                            return v25;
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
            _ => {}
        }
    }
    None
}

// Generated as internal constructor for term replicated_uimm5.
pub fn constructor_replicated_uimm5<C: Context>(
    ctx: &mut C,
    arg0: Value,
) -> Option<UImm5> {
    let v1 = C::def_inst(ctx, arg0);
    if let Some(v2) = v1 {
        let v3 = &C::inst_data_value(ctx, v2);
        match v3 {
            &InstructionData::Unary {
                opcode: ref v4,
                arg: v5,
            } => {
                if let &Opcode::Splat = v4 {
                    let v6 = C::def_inst(ctx, v5);
                    if let Some(v7) = v6 {
                        let v8 = &C::inst_data_value(ctx, v7);
                        if let &InstructionData::UnaryImm {
                            opcode: ref v9,
                            imm: v10,
                        } = v8 {
                            if let &Opcode::Iconst = v9 {
                                let v11 = C::u64_from_imm64(ctx, v10);
                                let v12 = C::uimm5_from_u64(ctx, v11);
                                if let Some(v13) = v12 {
                                    let v14 = Some(v13);
                                    // Rule at src\isa\riscv64\inst.isle line 2064.
                                    return v14;
                                }
                            }
                        }
                    }
                }
            }
            &InstructionData::UnaryConst {
                opcode: ref v15,
                constant_handle: v16,
            } => {
                if let &Opcode::Vconst = v15 {
                    let v17 = C::u128_from_constant(ctx, v16);
                    if let Some(v18) = v17 {
                        let v19 = C::u128_replicated_u64(ctx, v18);
                        if let Some(v20) = v19 {
                            let v21 = C::u64_replicated_u32(ctx, v20);
                            if let Some(v22) = v21 {
                                let v23 = C::u32_replicated_u16(ctx, v22);
                                if let Some(v24) = v23 {
                                    let v25 = C::u16_replicated_u8(ctx, v24);
                                    if let Some(v26) = v25 {
                                        let v27 = C::uimm5_from_u8(ctx, v26);
                                        if let Some(v28) = v27 {
                                            let v29 = Some(v28);
                                            // Rule at src\isa\riscv64\inst.isle line 2065.
                                            return v29;
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
            _ => {}
        }
    }
    None
}

// Generated as internal constructor for term u64_to_uimm5.
pub fn constructor_u64_to_uimm5<C: Context>(
    ctx: &mut C,
    arg0: u64,
) -> Option<UImm5> {
    let v1 = C::uimm5_from_u64(ctx, arg0);
    if let Some(v2) = v1 {
        let v3 = Some(v2);
        // Rule at src\isa\riscv64\inst.isle line 2088.
        return v3;
    }
    None
}

// Generated as internal constructor for term canonical_nan_u64.
pub fn constructor_canonical_nan_u64<C: Context>(
    ctx: &mut C,
    arg0: Type,
) -> u64 {
    match arg0 {
        F32 => {
            // Rule at src\isa\riscv64\inst.isle line 2097.
            return 0x7fc00000_u64;
        }
        F64 => {
            // Rule at src\isa\riscv64\inst.isle line 2098.
            return 0x7ff8000000000000_u64;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "canonical_nan_u64", "src\\isa\\riscv64\\inst.isle line 2096")
}

// Generated as internal constructor for term fpu_rr.
pub fn constructor_fpu_rr<C: Context>(
    ctx: &mut C,
    arg0: &FpuOPRR,
    arg1: Type,
    arg2: &FRM,
    arg3: Reg,
) -> FReg {
    let v4 = constructor_temp_writable_freg(ctx);
    let v5 = &C::fpu_op_width_from_ty(ctx, arg1);
    let v6 = C::writable_freg_to_writable_reg(ctx, v4);
    let v7 = MInst::FpuRR {
        alu_op: arg0.clone(),
        width: v5.clone(),
        frm: arg2.clone(),
        rd: v6,
        rs: arg3,
    };
    let v8 = C::emit(ctx, &v7);
    let v9 = C::writable_freg_to_freg(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 2102.
    return v9;
}

// Generated as internal constructor for term fpu_rr_int.
pub fn constructor_fpu_rr_int<C: Context>(
    ctx: &mut C,
    arg0: &FpuOPRR,
    arg1: Type,
    arg2: &FRM,
    arg3: Reg,
) -> XReg {
    let v4 = constructor_temp_writable_xreg(ctx);
    let v5 = &C::fpu_op_width_from_ty(ctx, arg1);
    let v6 = C::writable_xreg_to_writable_reg(ctx, v4);
    let v7 = MInst::FpuRR {
        alu_op: arg0.clone(),
        width: v5.clone(),
        frm: arg2.clone(),
        rd: v6,
        rs: arg3,
    };
    let v8 = C::emit(ctx, &v7);
    let v9 = C::writable_xreg_to_xreg(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 2109.
    return v9;
}

// Generated as internal constructor for term alu_rrr.
pub fn constructor_alu_rrr<C: Context>(
    ctx: &mut C,
    arg0: &AluOPRRR,
    arg1: Reg,
    arg2: Reg,
) -> Reg {
    let v3 = constructor_temp_writable_xreg(ctx);
    let v4 = C::writable_xreg_to_writable_reg(ctx, v3);
    let v5 = MInst::AluRRR {
        alu_op: arg0.clone(),
        rd: v4,
        rs1: arg1,
        rs2: arg2,
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = constructor_writable_xreg_to_reg(ctx, v3);
    // Rule at src\isa\riscv64\inst.isle line 2116.
    return v7;
}

// Generated as internal constructor for term fpu_rrr.
pub fn constructor_fpu_rrr<C: Context>(
    ctx: &mut C,
    arg0: &FpuOPRRR,
    arg1: Type,
    arg2: &FRM,
    arg3: Reg,
    arg4: Reg,
) -> FReg {
    let v5 = constructor_temp_writable_freg(ctx);
    let v6 = &C::fpu_op_width_from_ty(ctx, arg1);
    let v7 = C::writable_freg_to_writable_reg(ctx, v5);
    let v8 = MInst::FpuRRR {
        alu_op: arg0.clone(),
        width: v6.clone(),
        frm: arg2.clone(),
        rd: v7,
        rs1: arg3,
        rs2: arg4,
    };
    let v9 = C::emit(ctx, &v8);
    let v10 = C::writable_freg_to_freg(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 2123.
    return v10;
}

// Generated as internal constructor for term fpu_rrr_int.
pub fn constructor_fpu_rrr_int<C: Context>(
    ctx: &mut C,
    arg0: &FpuOPRRR,
    arg1: Type,
    arg2: &FRM,
    arg3: Reg,
    arg4: Reg,
) -> XReg {
    let v5 = constructor_temp_writable_xreg(ctx);
    let v6 = &C::fpu_op_width_from_ty(ctx, arg1);
    let v7 = C::writable_xreg_to_writable_reg(ctx, v5);
    let v8 = MInst::FpuRRR {
        alu_op: arg0.clone(),
        width: v6.clone(),
        frm: arg2.clone(),
        rd: v7,
        rs1: arg3,
        rs2: arg4,
    };
    let v9 = C::emit(ctx, &v8);
    let v10 = C::writable_xreg_to_xreg(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 2130.
    return v10;
}

// Generated as internal constructor for term fpu_rrrr.
pub fn constructor_fpu_rrrr<C: Context>(
    ctx: &mut C,
    arg0: &FpuOPRRRR,
    arg1: Type,
    arg2: &FRM,
    arg3: Reg,
    arg4: Reg,
    arg5: Reg,
) -> FReg {
    let v6 = constructor_temp_writable_freg(ctx);
    let v7 = &C::fpu_op_width_from_ty(ctx, arg1);
    let v8 = C::writable_freg_to_writable_reg(ctx, v6);
    let v9 = MInst::FpuRRRR {
        alu_op: arg0.clone(),
        width: v7.clone(),
        frm: arg2.clone(),
        rd: v8,
        rs1: arg3,
        rs2: arg4,
        rs3: arg5,
    };
    let v10 = C::emit(ctx, &v9);
    let v11 = C::writable_freg_to_freg(ctx, v6);
    // Rule at src\isa\riscv64\inst.isle line 2137.
    return v11;
}

// Generated as internal constructor for term alu_rr_imm12.
pub fn constructor_alu_rr_imm12<C: Context>(
    ctx: &mut C,
    arg0: &AluOPRRI,
    arg1: Reg,
    arg2: Imm12,
) -> Reg {
    let v3 = constructor_temp_writable_xreg(ctx);
    let v4 = C::writable_xreg_to_writable_reg(ctx, v3);
    let v5 = MInst::AluRRImm12 {
        alu_op: arg0.clone(),
        rd: v4,
        rs: arg1,
        imm12: arg2,
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = constructor_writable_xreg_to_reg(ctx, v3);
    // Rule at src\isa\riscv64\inst.isle line 2145.
    return v7;
}

// Generated as internal constructor for term alu_rr_funct12.
pub fn constructor_alu_rr_funct12<C: Context>(
    ctx: &mut C,
    arg0: &AluOPRRI,
    arg1: Reg,
) -> Reg {
    let v2 = constructor_temp_writable_xreg(ctx);
    let v3 = C::writable_xreg_to_writable_reg(ctx, v2);
    let v4 = constructor_imm12_zero(ctx);
    let v5 = MInst::AluRRImm12 {
        alu_op: arg0.clone(),
        rd: v3,
        rs: arg1,
        imm12: v4,
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = constructor_writable_xreg_to_reg(ctx, v2);
    // Rule at src\isa\riscv64\inst.isle line 2153.
    return v7;
}

// Generated as internal constructor for term rv_lui.
pub fn constructor_rv_lui<C: Context>(
    ctx: &mut C,
    arg0: Imm20,
) -> XReg {
    let v1 = constructor_temp_writable_xreg(ctx);
    let v2 = C::writable_xreg_to_writable_reg(ctx, v1);
    let v3 = MInst::Lui {
        rd: v2,
        imm: arg0,
    };
    let v4 = C::emit(ctx, &v3);
    let v5 = C::writable_xreg_to_xreg(ctx, v1);
    // Rule at src\isa\riscv64\inst.isle line 2162.
    return v5;
}

// Generated as internal constructor for term csr_imm.
pub fn constructor_csr_imm<C: Context>(
    ctx: &mut C,
    arg0: &CsrImmOP,
    arg1: &CSR,
    arg2: UImm5,
) -> XReg {
    let v3 = constructor_temp_writable_xreg(ctx);
    let v4 = C::writable_xreg_to_writable_reg(ctx, v3);
    let v5 = MInst::CsrImm {
        op: arg0.clone(),
        rd: v4,
        imm: arg2,
        csr: arg1.clone(),
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_xreg_to_xreg(ctx, v3);
    // Rule at src\isa\riscv64\inst.isle line 2169.
    return v7;
}

// Generated as internal constructor for term csr_reg_dst_zero.
pub fn constructor_csr_reg_dst_zero<C: Context>(
    ctx: &mut C,
    arg0: &CsrRegOP,
    arg1: &CSR,
    arg2: XReg,
) -> Unit {
    let v3 = C::writable_zero_reg(ctx);
    let v4 = C::xreg_to_reg(ctx, arg2);
    let v5 = MInst::CsrReg {
        op: arg0.clone(),
        rd: v3,
        rs: v4,
        csr: arg1.clone(),
    };
    let v6 = C::emit(ctx, &v5);
    // Rule at src\isa\riscv64\inst.isle line 2176.
    return v6;
}

// Generated as internal constructor for term select_addi.
pub fn constructor_select_addi<C: Context>(
    ctx: &mut C,
    arg0: Type,
) -> AluOPRRI {
    let v1 = C::fits_in_32(ctx, arg0);
    if let Some(v2) = v1 {
        // Rule at src\isa\riscv64\inst.isle line 2182.
        return AluOPRRI::Addiw;
    }
    let v4 = C::fits_in_64(ctx, arg0);
    if let Some(v5) = v4 {
        // Rule at src\isa\riscv64\inst.isle line 2183.
        return AluOPRRI::Addi;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "select_addi", "src\\isa\\riscv64\\inst.isle line 2181")
}

// Generated as internal constructor for term gen_andi.
pub fn constructor_gen_andi<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: u64,
) -> XReg {
    let v2 = C::imm12_from_u64(ctx, arg1);
    if let Some(v3) = v2 {
        let v4 = constructor_rv_andi(ctx, arg0, v3);
        // Rule at src\isa\riscv64\inst.isle line 2187.
        return v4;
    }
    let v6 = constructor_imm(ctx, I64, arg1);
    let v7 = C::xreg_new(ctx, v6);
    let v8 = constructor_rv_and(ctx, arg0, v7);
    // Rule at src\isa\riscv64\inst.isle line 2190.
    return v8;
}

// Generated as internal constructor for term gen_or.
pub fn constructor_gen_or<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: ValueRegs,
    arg2: ValueRegs,
) -> ValueRegs {
    if arg0 == I128 {
        let v4 = C::value_regs_get(ctx, arg1, 0x0_usize);
        let v5 = C::xreg_new(ctx, v4);
        let v6 = C::value_regs_get(ctx, arg2, 0x0_usize);
        let v7 = C::xreg_new(ctx, v6);
        let v8 = constructor_rv_or(ctx, v5, v7);
        let v11 = C::value_regs_get(ctx, arg1, 0x1_usize);
        let v12 = C::xreg_new(ctx, v11);
        let v13 = C::value_regs_get(ctx, arg2, 0x1_usize);
        let v14 = C::xreg_new(ctx, v13);
        let v15 = constructor_rv_or(ctx, v12, v14);
        let v9 = C::xreg_to_reg(ctx, v8);
        let v16 = C::xreg_to_reg(ctx, v15);
        let v17 = C::value_regs(ctx, v9, v16);
        // Rule at src\isa\riscv64\inst.isle line 2195.
        return v17;
    }
    let v18 = C::fits_in_64(ctx, arg0);
    if let Some(v19) = v18 {
        let v4 = C::value_regs_get(ctx, arg1, 0x0_usize);
        let v5 = C::xreg_new(ctx, v4);
        let v6 = C::value_regs_get(ctx, arg2, 0x0_usize);
        let v7 = C::xreg_new(ctx, v6);
        let v8 = constructor_rv_or(ctx, v5, v7);
        let v9 = C::xreg_to_reg(ctx, v8);
        let v20 = C::value_reg(ctx, v9);
        // Rule at src\isa\riscv64\inst.isle line 2200.
        return v20;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "gen_or", "src\\isa\\riscv64\\inst.isle line 2194")
}

// Generated as internal constructor for term lower_ctz.
pub fn constructor_lower_ctz<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Reg,
) -> Reg {
    let v8 = C::has_zbb(ctx);
    if v8 == true {
        match arg0 {
            I32 => {
                let v3 = C::xreg_new(ctx, arg1);
                let v15 = constructor_rv_ctzw(ctx, v3);
                let v16 = C::xreg_to_reg(ctx, v15);
                // Rule at src\isa\riscv64\inst.isle line 2213.
                return v16;
            }
            I64 => {
                let v3 = C::xreg_new(ctx, arg1);
                let v17 = constructor_rv_ctz(ctx, v3);
                let v18 = C::xreg_to_reg(ctx, v17);
                // Rule at src\isa\riscv64\inst.isle line 2217.
                return v18;
            }
            _ => {}
        }
        let v6 = C::fits_in_16(ctx, arg0);
        if let Some(v7) = v6 {
            let v9 = C::ty_bits(ctx, v7);
            let v10 = C::u8_into_u64(ctx, v9);
            let v11 = constructor_gen_bseti(ctx, arg1, v10);
            let v12 = C::xreg_new(ctx, v11);
            let v13 = constructor_rv_ctzw(ctx, v12);
            let v14 = C::xreg_to_reg(ctx, v13);
            // Rule at src\isa\riscv64\inst.isle line 2208.
            return v14;
        }
    }
    let v3 = C::xreg_new(ctx, arg1);
    let v2 = false;
    let v4 = constructor_gen_cltz(ctx, v2, v3, arg0);
    let v5 = C::xreg_to_reg(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 2205.
    return v5;
}

// Generated as internal constructor for term gen_cltz.
pub fn constructor_gen_cltz<C: Context>(
    ctx: &mut C,
    arg0: bool,
    arg1: XReg,
    arg2: Type,
) -> XReg {
    let v3 = constructor_temp_writable_xreg(ctx);
    let v4 = constructor_temp_writable_xreg(ctx);
    let v5 = constructor_temp_writable_xreg(ctx);
    let v6 = C::writable_xreg_to_writable_reg(ctx, v5);
    let v7 = C::writable_xreg_to_writable_reg(ctx, v4);
    let v8 = C::writable_xreg_to_writable_reg(ctx, v3);
    let v9 = C::xreg_to_reg(ctx, arg1);
    let v10 = MInst::Cltz {
        leading: arg0,
        sum: v6,
        step: v7,
        tmp: v8,
        rs: v9,
        ty: arg2,
    };
    let v11 = C::emit(ctx, &v10);
    let v12 = C::writable_xreg_to_xreg(ctx, v5);
    // Rule at src\isa\riscv64\inst.isle line 2225.
    return v12;
}

// Generated as internal constructor for term zext.
pub fn constructor_zext<C: Context>(
    ctx: &mut C,
    arg0: Value,
) -> XReg {
    let v25 = constructor_val_already_extended(ctx, &ExtendOp::Zero, arg0);
    if let Some(v26) = v25 {
        let v12 = constructor_put_in_xreg(ctx, arg0);
        // Rule at src\isa\riscv64\inst.isle line 2269.
        return v12;
    }
    let v1 = C::value_type(ctx, arg0);
    match v1 {
        I8 => {
            let v12 = constructor_put_in_xreg(ctx, arg0);
            let v14 = C::imm12_const(ctx, 255_i32);
            let v15 = constructor_rv_andi(ctx, v12, v14);
            // Rule at src\isa\riscv64\inst.isle line 2241.
            return v15;
        }
        I16 => {
            let v20 = C::has_zbb(ctx);
            if v20 == true {
                let v12 = constructor_put_in_xreg(ctx, arg0);
                let v21 = constructor_rv_zexth(ctx, v12);
                // Rule at src\isa\riscv64\inst.isle line 2258.
                return v21;
            }
            let v16 = C::has_zbkb(ctx);
            if v16 == true {
                let v12 = constructor_put_in_xreg(ctx, arg0);
                let v17 = C::zero_reg(ctx);
                let v18 = constructor_rv_packw(ctx, v12, v17);
                // Rule at src\isa\riscv64\inst.isle line 2248.
                return v18;
            }
        }
        I32 => {
            let v22 = C::has_zba(ctx);
            if v22 == true {
                let v12 = constructor_put_in_xreg(ctx, arg0);
                let v23 = constructor_rv_zextw(ctx, v12);
                // Rule at src\isa\riscv64\inst.isle line 2263.
                return v23;
            }
            let v16 = C::has_zbkb(ctx);
            if v16 == true {
                let v12 = constructor_put_in_xreg(ctx, arg0);
                let v17 = C::zero_reg(ctx);
                let v19 = constructor_rv_pack(ctx, v12, v17);
                // Rule at src\isa\riscv64\inst.isle line 2253.
                return v19;
            }
        }
        _ => {}
    }
    let v2 = C::fits_in_32(ctx, v1);
    if let Some(v3) = v2 {
        let v5 = C::ty_bits(ctx, v3);
        let v6 = C::u8_into_u64(ctx, v5);
        let v7 = C::u64_wrapping_sub(ctx, 0x40_u64, v6);
        let v8 = C::imm_from_bits(ctx, v7);
        let v9 = constructor_put_in_xreg(ctx, arg0);
        let v10 = constructor_rv_slli(ctx, v9, v8);
        let v11 = constructor_rv_srli(ctx, v10, v8);
        // Rule at src\isa\riscv64\inst.isle line 2236.
        return v11;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "zext", "src\\isa\\riscv64\\inst.isle line 2233")
}

// Generated as internal constructor for term sext.
pub fn constructor_sext<C: Context>(
    ctx: &mut C,
    arg0: Value,
) -> XReg {
    let v18 = constructor_val_already_extended(ctx, &ExtendOp::Signed, arg0);
    if let Some(v19) = v18 {
        let v13 = constructor_put_in_xreg(ctx, arg0);
        // Rule at src\isa\riscv64\inst.isle line 2298.
        return v13;
    }
    let v1 = C::value_type(ctx, arg0);
    match v1 {
        I8 => {
            let v12 = C::has_zbb(ctx);
            if v12 == true {
                let v13 = constructor_put_in_xreg(ctx, arg0);
                let v14 = constructor_rv_sextb(ctx, v13);
                // Rule at src\isa\riscv64\inst.isle line 2282.
                return v14;
            }
        }
        I16 => {
            let v12 = C::has_zbb(ctx);
            if v12 == true {
                let v13 = constructor_put_in_xreg(ctx, arg0);
                let v15 = constructor_rv_sexth(ctx, v13);
                // Rule at src\isa\riscv64\inst.isle line 2287.
                return v15;
            }
        }
        I32 => {
            let v13 = constructor_put_in_xreg(ctx, arg0);
            let v16 = constructor_rv_sextw(ctx, v13);
            // Rule at src\isa\riscv64\inst.isle line 2293.
            return v16;
        }
        _ => {}
    }
    let v2 = C::fits_in_32(ctx, v1);
    if let Some(v3) = v2 {
        let v5 = C::ty_bits(ctx, v3);
        let v6 = C::u8_into_u64(ctx, v5);
        let v7 = C::u64_wrapping_sub(ctx, 0x40_u64, v6);
        let v8 = C::imm_from_bits(ctx, v7);
        let v9 = constructor_put_in_xreg(ctx, arg0);
        let v10 = constructor_rv_slli(ctx, v9, v8);
        let v11 = constructor_rv_srai(ctx, v10, v8);
        // Rule at src\isa\riscv64\inst.isle line 2277.
        return v11;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "sext", "src\\isa\\riscv64\\inst.isle line 2274")
}

// Generated as internal constructor for term val_already_extended.
pub fn constructor_val_already_extended<C: Context>(
    ctx: &mut C,
    arg0: &ExtendOp,
    arg1: Value,
) -> Option<bool> {
    let v5 = C::def_inst(ctx, arg1);
    if let Some(v6) = v5 {
        let v7 = &C::inst_data_value(ctx, v6);
        match v7 {
            &InstructionData::Binary {
                opcode: ref v25,
                args: ref v26,
            } => {
                match v25 {
                    &Opcode::Iadd => {
                        if let &ExtendOp::Signed = arg0 {
                            let v22 = C::first_result(ctx, v6);
                            if let Some(v23) = v22 {
                                let v24 = C::value_type(ctx, v23);
                                if v24 == I32 {
                                    let v3 = true;
                                    let v4 = Some(v3);
                                    // Rule at src\isa\riscv64\inst.isle line 2327.
                                    return v4;
                                }
                            }
                        }
                    }
                    &Opcode::Isub => {
                        if let &ExtendOp::Signed = arg0 {
                            let v22 = C::first_result(ctx, v6);
                            if let Some(v23) = v22 {
                                let v24 = C::value_type(ctx, v23);
                                if v24 == I32 {
                                    let v3 = true;
                                    let v4 = Some(v3);
                                    // Rule at src\isa\riscv64\inst.isle line 2328.
                                    return v4;
                                }
                            }
                        }
                    }
                    &Opcode::Ishl => {
                        if let &ExtendOp::Signed = arg0 {
                            let v22 = C::first_result(ctx, v6);
                            if let Some(v23) = v22 {
                                let v24 = C::value_type(ctx, v23);
                                if v24 == I32 {
                                    let v3 = true;
                                    let v4 = Some(v3);
                                    // Rule at src\isa\riscv64\inst.isle line 2324.
                                    return v4;
                                }
                            }
                        }
                    }
                    &Opcode::Ushr => {
                        if let &ExtendOp::Signed = arg0 {
                            let v22 = C::first_result(ctx, v6);
                            if let Some(v23) = v22 {
                                let v24 = C::value_type(ctx, v23);
                                if v24 == I32 {
                                    let v3 = true;
                                    let v4 = Some(v3);
                                    // Rule at src\isa\riscv64\inst.isle line 2325.
                                    return v4;
                                }
                            }
                        }
                    }
                    &Opcode::Sshr => {
                        if let &ExtendOp::Signed = arg0 {
                            let v22 = C::first_result(ctx, v6);
                            if let Some(v23) = v22 {
                                let v24 = C::value_type(ctx, v23);
                                if v24 == I32 {
                                    let v3 = true;
                                    let v4 = Some(v3);
                                    // Rule at src\isa\riscv64\inst.isle line 2326.
                                    return v4;
                                }
                            }
                        }
                    }
                    _ => {}
                }
            }
            &InstructionData::FloatCompare {
                opcode: ref v16,
                args: ref v17,
                cond: ref v18,
            } => {
                if let &Opcode::Fcmp = v16 {
                    let v3 = true;
                    let v4 = Some(v3);
                    // Rule at src\isa\riscv64\inst.isle line 2317.
                    return v4;
                }
            }
            &InstructionData::IntCompare {
                opcode: ref v10,
                args: ref v11,
                cond: ref v12,
            } => {
                if let &Opcode::Icmp = v10 {
                    let v3 = true;
                    let v4 = Some(v3);
                    // Rule at src\isa\riscv64\inst.isle line 2316.
                    return v4;
                }
            }
            &InstructionData::Unary {
                opcode: ref v8,
                arg: v9,
            } => {
                match v8 {
                    &Opcode::Uextend => {
                        if let &ExtendOp::Zero = arg0 {
                            let v3 = true;
                            let v4 = Some(v3);
                            // Rule at src\isa\riscv64\inst.isle line 2311.
                            return v4;
                        }
                    }
                    &Opcode::Sextend => {
                        if let &ExtendOp::Signed = arg0 {
                            let v3 = true;
                            let v4 = Some(v3);
                            // Rule at src\isa\riscv64\inst.isle line 2312.
                            return v4;
                        }
                    }
                    _ => {}
                }
            }
            _ => {}
        }
    }
    let v2 = C::value_type(ctx, arg1);
    if v2 == I64 {
        let v3 = true;
        let v4 = Some(v3);
        // Rule at src\isa\riscv64\inst.isle line 2307.
        return v4;
    }
    None
}

// Generated as internal constructor for term lower_b128_binary.
pub fn constructor_lower_b128_binary<C: Context>(
    ctx: &mut C,
    arg0: &AluOPRRR,
    arg1: ValueRegs,
    arg2: ValueRegs,
) -> ValueRegs {
    let v4 = C::value_regs_get(ctx, arg1, 0x0_usize);
    let v5 = C::value_regs_get(ctx, arg2, 0x0_usize);
    let v6 = constructor_alu_rrr(ctx, arg0, v4, v5);
    let v7 = C::xreg_new(ctx, v6);
    let v9 = C::value_regs_get(ctx, arg1, 0x1_usize);
    let v10 = C::value_regs_get(ctx, arg2, 0x1_usize);
    let v11 = constructor_alu_rrr(ctx, arg0, v9, v10);
    let v12 = C::xreg_new(ctx, v11);
    let v13 = C::xreg_to_reg(ctx, v7);
    let v14 = C::xreg_to_reg(ctx, v12);
    let v15 = C::value_regs(ctx, v13, v14);
    // Rule at src\isa\riscv64\inst.isle line 2337.
    return v15;
}

// Generated as internal constructor for term lower_smlhi.
pub fn constructor_lower_smlhi<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: XReg,
    arg2: XReg,
) -> XReg {
    if arg0 == I64 {
        let v3 = constructor_rv_mulh(ctx, arg1, arg2);
        // Rule at src\isa\riscv64\inst.isle line 2346.
        return v3;
    }
    let v4 = constructor_rv_mul(ctx, arg1, arg2);
    let v5 = C::ty_bits(ctx, arg0);
    let v6 = C::u8_into_i32(ctx, v5);
    let v7 = C::imm12_const(ctx, v6);
    let v8 = constructor_rv_srli(ctx, v4, v7);
    // Rule at src\isa\riscv64\inst.isle line 2351.
    return v8;
}

// Generated as internal constructor for term gen_bseti.
pub fn constructor_gen_bseti<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: u64,
) -> Reg {
    let v2 = C::has_zbs(ctx);
    match v2 {
        false => {
            let v4 = C::u64_lt_eq(ctx, arg1, 0xc_u64);
            match v4 {
                false => {
                    let v7 = C::u64_unwrap_into_u32(ctx, arg1);
                    let v8 = C::u64_wrapping_shl(ctx, 0x1_u64, v7);
                    let v9 = constructor_imm(ctx, I64, v8);
                    let v10 = C::xreg_new(ctx, v9);
                    let v11 = C::xreg_new(ctx, arg0);
                    let v12 = constructor_rv_or(ctx, v11, v10);
                    let v13 = C::xreg_to_reg(ctx, v12);
                    // Rule at src\isa\riscv64\inst.isle line 2364.
                    return v13;
                }
                true => {
                    let v14 = C::xreg_new(ctx, arg0);
                    let v7 = C::u64_unwrap_into_u32(ctx, arg1);
                    let v16 = C::u32_wrapping_shl(ctx, 0x1_u32, v7);
                    let v17 = C::u32_cast_signed(ctx, v16);
                    let v18 = C::imm12_const(ctx, v17);
                    let v19 = constructor_rv_ori(ctx, v14, v18);
                    let v20 = C::xreg_to_reg(ctx, v19);
                    // Rule at src\isa\riscv64\inst.isle line 2370.
                    return v20;
                }
                _ => {}
            }
        }
        true => {
            let v14 = C::xreg_new(ctx, arg0);
            let v7 = C::u64_unwrap_into_u32(ctx, arg1);
            let v21 = C::u32_cast_signed(ctx, v7);
            let v22 = C::imm12_const(ctx, v21);
            let v23 = constructor_rv_bseti(ctx, v14, v22);
            let v24 = C::xreg_to_reg(ctx, v23);
            // Rule at src\isa\riscv64\inst.isle line 2375.
            return v24;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "gen_bseti", "src\\isa\\riscv64\\inst.isle line 2363")
}

// Generated as internal constructor for term gen_popcnt.
pub fn constructor_gen_popcnt<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> Reg {
    let v1 = constructor_temp_writable_xreg(ctx);
    let v2 = constructor_temp_writable_xreg(ctx);
    let v3 = constructor_temp_writable_xreg(ctx);
    let v4 = C::writable_xreg_to_writable_reg(ctx, v3);
    let v5 = C::writable_xreg_to_writable_reg(ctx, v2);
    let v6 = C::writable_xreg_to_writable_reg(ctx, v1);
    let v7 = C::xreg_to_reg(ctx, arg0);
    let v9 = MInst::Popcnt {
        sum: v4,
        step: v5,
        tmp: v6,
        rs: v7,
        ty: I64,
    };
    let v10 = C::emit(ctx, &v9);
    let v11 = C::writable_reg_to_reg(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 2381.
    return v11;
}

// Generated as internal constructor for term amode.
pub fn constructor_amode<C: Context>(
    ctx: &mut C,
    arg0: Value,
    arg1: i32,
) -> AMode {
    let v3 = C::def_inst(ctx, arg0);
    if let Some(v4) = v3 {
        let v5 = &C::inst_data_value(ctx, v4);
        if let &InstructionData::Binary {
            opcode: ref v6,
            args: ref v7,
        } = v5 {
            if let &Opcode::Iadd = v6 {
                let v8 = C::unpack_value_array_2(ctx, v7);
                let v18 = C::i64_from_iconst(ctx, v8.0);
                if let Some(v19) = v18 {
                    let v20 = C::i64_from_i32(ctx, v19);
                    if let Some(v21) = v20 {
                        let v22 = C::i32_checked_add(ctx, v21, arg1);
                        if let Some(v23) = v22 {
                            let v24 = constructor_amode_inner(ctx, v8.1, v23);
                            // Rule at src\isa\riscv64\inst.isle line 2423.
                            return v24;
                        }
                    }
                }
                let v11 = C::i64_from_iconst(ctx, v8.1);
                if let Some(v12) = v11 {
                    let v13 = C::i64_from_i32(ctx, v12);
                    if let Some(v14) = v13 {
                        let v15 = C::i32_checked_add(ctx, v14, arg1);
                        if let Some(v16) = v15 {
                            let v17 = constructor_amode_inner(ctx, v8.0, v16);
                            // Rule at src\isa\riscv64\inst.isle line 2420.
                            return v17;
                        }
                    }
                }
            }
        }
    }
    let v2 = constructor_amode_inner(ctx, arg0, arg1);
    // Rule at src\isa\riscv64\inst.isle line 2413.
    return v2;
}

// Generated as internal constructor for term amode_inner.
pub fn constructor_amode_inner<C: Context>(
    ctx: &mut C,
    arg0: Value,
    arg1: i32,
) -> AMode {
    let v8 = C::def_inst(ctx, arg0);
    if let Some(v9) = v8 {
        let v10 = &C::inst_data_value(ctx, v9);
        match v10 {
            &InstructionData::NullAry {
                opcode: ref v11,
            } => {
                match v11 {
                    &Opcode::GetFramePointer => {
                        let v6 = C::i32_into_i64(ctx, arg1);
                        let v12 = C::gen_fp_offset_amode(ctx, v6);
                        // Rule at src\isa\riscv64\inst.isle line 2436.
                        return v12;
                    }
                    &Opcode::GetStackPointer => {
                        let v6 = C::i32_into_i64(ctx, arg1);
                        let v13 = C::gen_sp_offset_amode(ctx, v6);
                        // Rule at src\isa\riscv64\inst.isle line 2440.
                        return v13;
                    }
                    _ => {}
                }
            }
            &InstructionData::StackLoad {
                opcode: ref v14,
                stack_slot: v15,
                offset: v16,
            } => {
                if let &Opcode::StackAddr = v14 {
                    let v17 = C::offset32_to_i32(ctx, v16);
                    let v18 = C::i32_checked_add(ctx, v17, arg1);
                    if let Some(v19) = v18 {
                        let v20 = C::i32_into_i64(ctx, v19);
                        let v21 = C::gen_stack_slot_amode(ctx, v15, v20);
                        // Rule at src\isa\riscv64\inst.isle line 2444.
                        return v21;
                    }
                }
            }
            _ => {}
        }
    }
    let v1 = C::value_type(ctx, arg0);
    let v2 = C::ty_addr64(ctx, v1);
    if let Some(v3) = v2 {
        let v5 = C::put_in_reg(ctx, arg0);
        let v6 = C::i32_into_i64(ctx, arg1);
        let v7 = C::gen_reg_offset_amode(ctx, v5, v6);
        // Rule at src\isa\riscv64\inst.isle line 2432.
        return v7;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "amode_inner", "src\\isa\\riscv64\\inst.isle line 2429")
}

// Generated as internal constructor for term load_op_reg_type.
pub fn constructor_load_op_reg_type<C: Context>(
    ctx: &mut C,
    arg0: &LoadOP,
) -> Type {
    match arg0 {
        &LoadOP::Flh => {
            // Rule at src\isa\riscv64\inst.isle line 2471.
            return F64;
        }
        &LoadOP::Flw => {
            // Rule at src\isa\riscv64\inst.isle line 2470.
            return F64;
        }
        &LoadOP::Fld => {
            // Rule at src\isa\riscv64\inst.isle line 2469.
            return F64;
        }
        _ => {}
    }
    // Rule at src\isa\riscv64\inst.isle line 2472.
    return I64;
}

// Generated as internal constructor for term gen_load.
pub fn constructor_gen_load<C: Context>(
    ctx: &mut C,
    arg0: AMode,
    arg1: &LoadOP,
    arg2: MemFlags,
) -> Reg {
    if let &LoadOP::Flh = arg1 {
        let v8 = C::has_zfhmin(ctx);
        if v8 == false {
            let v10 = constructor_gen_load(ctx, arg0, &LoadOP::Lh, arg2);
            let v13 = constructor_gen_bitcast(ctx, v10, I16, F16);
            // Rule at src\isa\riscv64\inst.isle line 2480.
            return v13;
        }
    }
    let v3 = constructor_load_op_reg_type(ctx, arg1);
    let v4 = C::temp_writable_reg(ctx, v3);
    let v5 = MInst::Load {
        rd: v4,
        op: arg1.clone(),
        flags: arg2,
        from: arg0,
    };
    let v6 = C::emit(ctx, &v5);
    let v7 = C::writable_reg_to_reg(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 2476.
    return v7;
}

// Generated as internal constructor for term gen_sunk_load.
pub fn constructor_gen_sunk_load<C: Context>(
    ctx: &mut C,
    arg0: Inst,
    arg1: AMode,
    arg2: &LoadOP,
    arg3: MemFlags,
) -> Reg {
    let v4 = C::sink_inst(ctx, arg0);
    let v5 = constructor_gen_load(ctx, arg1, arg2, arg3);
    // Rule at src\isa\riscv64\inst.isle line 2489.
    return v5;
}

// Generated as internal constructor for term gen_store.
pub fn constructor_gen_store<C: Context>(
    ctx: &mut C,
    arg0: AMode,
    arg1: MemFlags,
    arg2: Value,
) -> InstOutput {
    let v3 = C::value_type(ctx, arg2);
    if v3 == F16 {
        let v4 = C::has_zfhmin(ctx);
        if v4 == false {
            let v6 = C::put_in_reg(ctx, arg2);
            let v9 = constructor_gen_bitcast(ctx, v6, F16, I16);
            let v10 = constructor_rv_store(ctx, arg0, &StoreOP::Sh, arg1, v9);
            // Rule at src\isa\riscv64\inst.isle line 2500.
            return v10;
        }
    }
    let v11 = C::def_inst(ctx, arg2);
    if let Some(v12) = v11 {
        let v13 = &C::inst_data_value(ctx, v12);
        if let &InstructionData::UnaryImm {
            opcode: ref v14,
            imm: v15,
        } = v13 {
            if let &Opcode::Iconst = v14 {
                let v16 = C::u64_from_imm64(ctx, v15);
                if v16 == 0x0_u64 {
                    let v17 = &C::store_op(ctx, v3);
                    let v18 = C::zero_reg(ctx);
                    let v19 = C::xreg_to_reg(ctx, v18);
                    let v20 = constructor_rv_store(ctx, arg0, v17, arg1, v19);
                    // Rule at src\isa\riscv64\inst.isle line 2503.
                    return v20;
                }
            }
        }
    }
    let v17 = &C::store_op(ctx, v3);
    let v21 = C::put_in_reg(ctx, arg2);
    let v22 = constructor_rv_store(ctx, arg0, v17, arg1, v21);
    // Rule at src\isa\riscv64\inst.isle line 2506.
    return v22;
}

// Generated as internal constructor for term rv_store.
pub fn constructor_rv_store<C: Context>(
    ctx: &mut C,
    arg0: AMode,
    arg1: &StoreOP,
    arg2: MemFlags,
    arg3: Reg,
) -> InstOutput {
    let v4 = MInst::Store {
        to: arg0,
        op: arg1.clone(),
        flags: arg2,
        src: arg3,
    };
    let v5 = SideEffectNoResult::Inst {
        inst: v4,
    };
    let v6 = constructor_side_effect(ctx, &v5);
    // Rule at src\isa\riscv64\inst.isle line 2514.
    return v6;
}

// Generated as internal constructor for term gen_atomic.
pub fn constructor_gen_atomic<C: Context>(
    ctx: &mut C,
    arg0: &AtomicOP,
    arg1: Reg,
    arg2: Reg,
    arg3: AMO,
) -> Reg {
    let v4 = constructor_temp_writable_xreg(ctx);
    let v5 = C::writable_xreg_to_writable_reg(ctx, v4);
    let v6 = MInst::Atomic {
        op: arg0.clone(),
        rd: v5,
        addr: arg1,
        src: arg2,
        amo: arg3,
    };
    let v7 = C::emit(ctx, &v6);
    let v8 = constructor_writable_xreg_to_reg(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 2527.
    return v8;
}

// Generated as internal constructor for term get_atomic_rmw_op.
pub fn constructor_get_atomic_rmw_op<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &AtomicRmwOp,
) -> AtomicOP {
    match arg0 {
        I32 => {
            match arg1 {
                &AtomicRmwOp::Add => {
                    // Rule at src\isa\riscv64\inst.isle line 2536.
                    return AtomicOP::AmoaddW;
                }
                &AtomicRmwOp::And => {
                    // Rule at src\isa\riscv64\inst.isle line 2543.
                    return AtomicOP::AmoandW;
                }
                &AtomicRmwOp::Or => {
                    // Rule at src\isa\riscv64\inst.isle line 2551.
                    return AtomicOP::AmoorW;
                }
                &AtomicRmwOp::Smax => {
                    // Rule at src\isa\riscv64\inst.isle line 2559.
                    return AtomicOP::AmomaxW;
                }
                &AtomicRmwOp::Smin => {
                    // Rule at src\isa\riscv64\inst.isle line 2567.
                    return AtomicOP::AmominW;
                }
                &AtomicRmwOp::Umax => {
                    // Rule at src\isa\riscv64\inst.isle line 2575.
                    return AtomicOP::AmomaxuW;
                }
                &AtomicRmwOp::Umin => {
                    // Rule at src\isa\riscv64\inst.isle line 2584.
                    return AtomicOP::AmominuW;
                }
                &AtomicRmwOp::Xchg => {
                    // Rule at src\isa\riscv64\inst.isle line 2592.
                    return AtomicOP::AmoswapW;
                }
                &AtomicRmwOp::Xor => {
                    // Rule at src\isa\riscv64\inst.isle line 2600.
                    return AtomicOP::AmoxorW;
                }
                _ => {}
            }
        }
        I64 => {
            match arg1 {
                &AtomicRmwOp::Add => {
                    // Rule at src\isa\riscv64\inst.isle line 2539.
                    return AtomicOP::AmoaddD;
                }
                &AtomicRmwOp::And => {
                    // Rule at src\isa\riscv64\inst.isle line 2547.
                    return AtomicOP::AmoandD;
                }
                &AtomicRmwOp::Or => {
                    // Rule at src\isa\riscv64\inst.isle line 2555.
                    return AtomicOP::AmoorD;
                }
                &AtomicRmwOp::Smax => {
                    // Rule at src\isa\riscv64\inst.isle line 2563.
                    return AtomicOP::AmomaxD;
                }
                &AtomicRmwOp::Smin => {
                    // Rule at src\isa\riscv64\inst.isle line 2571.
                    return AtomicOP::AmominD;
                }
                &AtomicRmwOp::Umax => {
                    // Rule at src\isa\riscv64\inst.isle line 2580.
                    return AtomicOP::AmomaxuD;
                }
                &AtomicRmwOp::Umin => {
                    // Rule at src\isa\riscv64\inst.isle line 2588.
                    return AtomicOP::AmominuD;
                }
                &AtomicRmwOp::Xchg => {
                    // Rule at src\isa\riscv64\inst.isle line 2596.
                    return AtomicOP::AmoswapD;
                }
                &AtomicRmwOp::Xor => {
                    // Rule at src\isa\riscv64\inst.isle line 2604.
                    return AtomicOP::AmoxorD;
                }
                _ => {}
            }
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "get_atomic_rmw_op", "src\\isa\\riscv64\\inst.isle line 2534")
}

// Generated as internal constructor for term gen_atomic_load.
pub fn constructor_gen_atomic_load<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Type,
) -> Reg {
    let v2 = constructor_temp_writable_xreg(ctx);
    let v3 = C::writable_xreg_to_writable_reg(ctx, v2);
    let v4 = MInst::AtomicLoad {
        rd: v3,
        ty: arg1,
        p: arg0,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src\isa\riscv64\inst.isle line 2613.
    return v6;
}

// Generated as internal constructor for term gen_atomic_store.
pub fn constructor_gen_atomic_store<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Type,
    arg2: Reg,
) -> InstOutput {
    let v3 = MInst::AtomicStore {
        src: arg2,
        ty: arg1,
        p: arg0,
    };
    let v4 = SideEffectNoResult::Inst {
        inst: v3,
    };
    let v5 = constructor_side_effect(ctx, &v4);
    // Rule at src\isa\riscv64\inst.isle line 2622.
    return v5;
}

// Generated as internal constructor for term float_round_fcvt.
pub fn constructor_float_round_fcvt<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &FRM,
    arg2: FReg,
) -> FReg {
    match arg0 {
        F32 => {
            let v3 = constructor_rv_fcvtws(ctx, arg1, arg2);
            let v4 = constructor_rv_fcvtsw(ctx, arg1, v3);
            // Rule at src\isa\riscv64\inst.isle line 2630.
            return v4;
        }
        F64 => {
            let v5 = constructor_rv_fcvtld(ctx, arg1, arg2);
            let v6 = constructor_rv_fcvtdl(ctx, arg1, v5);
            // Rule at src\isa\riscv64\inst.isle line 2631.
            return v6;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "float_round_fcvt", "src\\isa\\riscv64\\inst.isle line 2629")
}

// Generated as internal constructor for term gen_float_round.
pub fn constructor_gen_float_round<C: Context>(
    ctx: &mut C,
    arg0: &FRM,
    arg1: FReg,
    arg2: Type,
) -> FReg {
    let v19 = C::has_zfa(ctx);
    if v19 == true {
        let v20 = constructor_rv_fround(ctx, arg2, arg0, arg1);
        // Rule at src\isa\riscv64\inst.isle line 2657.
        return v20;
    }
    let v3 = constructor_float_int_max(ctx, arg2);
    let v4 = constructor_imm(ctx, arg2, v3);
    let v5 = C::freg_new(ctx, v4);
    let v6 = constructor_rv_fabs(ctx, arg2, arg1);
    let v7 = constructor_rv_flt(ctx, arg2, v6, v5);
    let v8 = constructor_float_round_fcvt(ctx, arg2, arg0, arg1);
    let v9 = constructor_rv_fsgnj(ctx, arg2, v8, arg1);
    let v10 = C::zero_reg(ctx);
    let v12 = constructor_float_int_of_same_size(ctx, arg2);
    let v11 = C::xreg_to_reg(ctx, v10);
    let v13 = constructor_gen_bitcast(ctx, v11, v12, arg2);
    let v14 = C::freg_new(ctx, v13);
    let v16 = constructor_rv_fadd(ctx, arg2, &FRM::RNE, arg1, v14);
    let v17 = constructor_cmp_eqz(ctx, v7);
    let v18 = constructor_gen_select_freg(ctx, v17, v16, v9);
    // Rule at src\isa\riscv64\inst.isle line 2634.
    return v18;
}

// Generated as internal constructor for term gen_select_xreg.
pub fn constructor_gen_select_xreg<C: Context>(
    ctx: &mut C,
    arg0: IntegerCompare,
    arg1: XReg,
    arg2: XReg,
) -> XReg {
    let v1 = C::int_compare_decompose(ctx, arg0);
    let v7 = &C::intcc_without_eq(ctx, &v1.0);
    match v7 {
        &IntCC::SignedGreaterThan => {
            let v8 = C::has_zbb(ctx);
            if v8 == true {
                if v1.1 == arg1 {
                    if v1.2 == arg2 {
                        let v12 = constructor_rv_max(ctx, v1.1, v1.2);
                        // Rule at src\isa\riscv64\inst.isle line 2683.
                        return v12;
                    }
                }
            }
        }
        &IntCC::SignedLessThan => {
            let v8 = C::has_zbb(ctx);
            if v8 == true {
                if v1.1 == arg1 {
                    if v1.2 == arg2 {
                        let v10 = constructor_rv_min(ctx, v1.1, v1.2);
                        // Rule at src\isa\riscv64\inst.isle line 2673.
                        return v10;
                    }
                }
            }
        }
        &IntCC::UnsignedGreaterThan => {
            let v8 = C::has_zbb(ctx);
            if v8 == true {
                if v1.1 == arg1 {
                    if v1.2 == arg2 {
                        let v11 = constructor_rv_maxu(ctx, v1.1, v1.2);
                        // Rule at src\isa\riscv64\inst.isle line 2678.
                        return v11;
                    }
                }
            }
        }
        &IntCC::UnsignedLessThan => {
            let v8 = C::has_zbb(ctx);
            if v8 == true {
                if v1.1 == arg1 {
                    if v1.2 == arg2 {
                        let v9 = constructor_rv_minu(ctx, v1.1, v1.2);
                        // Rule at src\isa\riscv64\inst.isle line 2668.
                        return v9;
                    }
                }
            }
        }
        _ => {}
    }
    let v17 = C::has_zicond(ctx);
    if v17 == true {
        let v13 = C::is_zero_reg(ctx, v1.1);
        if let Some(v14) = v13 {
            let v15 = C::is_non_zero_reg(ctx, v1.2);
            if let Some(v16) = v15 {
                let v18 = &C::intcc_swap_args(ctx, &v1.0);
                let v19 = C::int_compare(ctx, v18, v1.2, v1.1);
                let v20 = constructor_gen_select_xreg(ctx, v19, arg1, arg2);
                // Rule at src\isa\riscv64\inst.isle line 2694.
                return v20;
            }
        }
        let v21 = C::is_zero_reg(ctx, arg1);
        if let Some(v22) = v21 {
            let v23 = C::is_non_zero_reg(ctx, arg2);
            if let Some(v24) = v23 {
                let v25 = &C::intcc_complement(ctx, &v1.0);
                let v26 = C::int_compare(ctx, v25, v1.1, v1.2);
                let v27 = constructor_gen_select_xreg(ctx, v26, arg2, arg1);
                // Rule at src\isa\riscv64\inst.isle line 2698.
                return v27;
            }
        }
        match &v1.0 {
            &IntCC::Equal => {
                let v28 = C::is_zero_reg(ctx, v1.2);
                if let Some(v29) = v28 {
                    let v30 = C::is_zero_reg(ctx, arg2);
                    if let Some(v31) = v30 {
                        let v32 = constructor_rv_czero_nez(ctx, arg1, v1.1);
                        // Rule at src\isa\riscv64\inst.isle line 2702.
                        return v32;
                    }
                    let v32 = constructor_rv_czero_nez(ctx, arg1, v1.1);
                    let v34 = constructor_rv_czero_eqz(ctx, arg2, v1.1);
                    let v35 = constructor_rv_or(ctx, v32, v34);
                    // Rule at src\isa\riscv64\inst.isle line 2710.
                    return v35;
                }
            }
            &IntCC::NotEqual => {
                let v28 = C::is_zero_reg(ctx, v1.2);
                if let Some(v29) = v28 {
                    let v30 = C::is_zero_reg(ctx, arg2);
                    if let Some(v31) = v30 {
                        let v33 = constructor_rv_czero_eqz(ctx, arg1, v1.1);
                        // Rule at src\isa\riscv64\inst.isle line 2706.
                        return v33;
                    }
                    let v33 = constructor_rv_czero_eqz(ctx, arg1, v1.1);
                    let v36 = constructor_rv_czero_nez(ctx, arg2, v1.1);
                    let v37 = constructor_rv_or(ctx, v33, v36);
                    // Rule at src\isa\riscv64\inst.isle line 2716.
                    return v37;
                }
            }
            _ => {}
        }
        let v38 = constructor_lower_int_compare(ctx, arg0);
        let v39 = constructor_cmp_nez(ctx, v38);
        let v40 = constructor_gen_select_xreg(ctx, v39, arg1, arg2);
        // Rule at src\isa\riscv64\inst.isle line 2724.
        return v40;
    }
    let v41 = constructor_temp_writable_xreg(ctx);
    let v42 = C::writable_xreg_to_writable_reg(ctx, v41);
    let v43 = C::writable_value_reg(ctx, v42);
    let v44 = C::xreg_to_reg(ctx, arg1);
    let v45 = C::value_reg(ctx, v44);
    let v46 = C::xreg_to_reg(ctx, arg2);
    let v47 = C::value_reg(ctx, v46);
    let v48 = MInst::Select {
        dst: v43,
        condition: arg0,
        x: v45,
        y: v47,
    };
    let v49 = C::emit(ctx, &v48);
    let v50 = C::writable_reg_to_reg(ctx, v42);
    let v51 = C::xreg_new(ctx, v50);
    // Rule at src\isa\riscv64\inst.isle line 2730.
    return v51;
}

// Generated as internal constructor for term gen_select_vreg.
pub fn constructor_gen_select_vreg<C: Context>(
    ctx: &mut C,
    arg0: IntegerCompare,
    arg1: VReg,
    arg2: VReg,
) -> VReg {
    let v3 = constructor_temp_writable_vreg(ctx);
    let v4 = C::writable_vreg_to_writable_reg(ctx, v3);
    let v5 = C::writable_value_reg(ctx, v4);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = C::value_reg(ctx, v6);
    let v8 = C::vreg_to_reg(ctx, arg2);
    let v9 = C::value_reg(ctx, v8);
    let v10 = MInst::Select {
        dst: v5,
        condition: arg0,
        x: v7,
        y: v9,
    };
    let v11 = C::emit(ctx, &v10);
    let v12 = C::writable_reg_to_reg(ctx, v4);
    let v13 = C::vreg_new(ctx, v12);
    // Rule at src\isa\riscv64\inst.isle line 2738.
    return v13;
}

// Generated as internal constructor for term gen_select_freg.
pub fn constructor_gen_select_freg<C: Context>(
    ctx: &mut C,
    arg0: IntegerCompare,
    arg1: FReg,
    arg2: FReg,
) -> FReg {
    let v3 = constructor_temp_writable_freg(ctx);
    let v4 = C::writable_freg_to_writable_reg(ctx, v3);
    let v5 = C::writable_value_reg(ctx, v4);
    let v6 = C::freg_to_reg(ctx, arg1);
    let v7 = C::value_reg(ctx, v6);
    let v8 = C::freg_to_reg(ctx, arg2);
    let v9 = C::value_reg(ctx, v8);
    let v10 = MInst::Select {
        dst: v5,
        condition: arg0,
        x: v7,
        y: v9,
    };
    let v11 = C::emit(ctx, &v10);
    let v12 = C::writable_reg_to_reg(ctx, v4);
    let v13 = C::freg_new(ctx, v12);
    // Rule at src\isa\riscv64\inst.isle line 2744.
    return v13;
}

// Generated as internal constructor for term gen_select_regs.
pub fn constructor_gen_select_regs<C: Context>(
    ctx: &mut C,
    arg0: IntegerCompare,
    arg1: ValueRegs,
    arg2: ValueRegs,
) -> ValueRegs {
    let v3 = constructor_temp_writable_xreg(ctx);
    let v5 = constructor_temp_writable_xreg(ctx);
    let v4 = C::writable_xreg_to_writable_reg(ctx, v3);
    let v6 = C::writable_xreg_to_writable_reg(ctx, v5);
    let v7 = C::writable_value_regs(ctx, v4, v6);
    let v8 = MInst::Select {
        dst: v7,
        condition: arg0,
        x: arg1,
        y: arg2,
    };
    let v9 = C::emit(ctx, &v8);
    let v10 = C::writable_reg_to_reg(ctx, v4);
    let v11 = C::writable_reg_to_reg(ctx, v6);
    let v12 = C::value_regs(ctx, v10, v11);
    // Rule at src\isa\riscv64\inst.isle line 2750.
    return v12;
}

// Generated as internal constructor for term udf.
pub fn constructor_udf<C: Context>(
    ctx: &mut C,
    arg0: &TrapCode,
) -> InstOutput {
    let v1 = MInst::Udf {
        trap_code: arg0.clone(),
    };
    let v2 = SideEffectNoResult::Inst {
        inst: v1,
    };
    let v3 = constructor_side_effect(ctx, &v2);
    // Rule at src\isa\riscv64\inst.isle line 2759.
    return v3;
}

// Generated as internal constructor for term load_ext_name.
pub fn constructor_load_ext_name<C: Context>(
    ctx: &mut C,
    arg0: ExternalName,
    arg1: i64,
    arg2: &RelocDistance,
) -> Reg {
    let v3 = C::is_pic(ctx);
    match v3 {
        false => {
            match arg2 {
                &RelocDistance::Near => {
                    let v4 = C::box_external_name(ctx, arg0);
                    let v13 = constructor_load_ext_name_near(ctx, v4, arg1);
                    // Rule at src\isa\riscv64\inst.isle line 2777.
                    return v13;
                }
                &RelocDistance::Far => {
                    let v4 = C::box_external_name(ctx, arg0);
                    let v14 = constructor_load_ext_name_far(ctx, v4, arg1);
                    // Rule at src\isa\riscv64\inst.isle line 2780.
                    return v14;
                }
                _ => {}
            }
        }
        true => {
            if arg1 == 0_i64 {
                let v4 = C::box_external_name(ctx, arg0);
                let v5 = constructor_load_ext_name_got(ctx, v4);
                // Rule at src\isa\riscv64\inst.isle line 2774.
                return v5;
            }
            let v4 = C::box_external_name(ctx, arg0);
            let v5 = constructor_load_ext_name_got(ctx, v4);
            let v6 = C::xreg_new(ctx, v5);
            let v8 = C::i64_cast_unsigned(ctx, arg1);
            let v9 = constructor_imm(ctx, I64, v8);
            let v10 = C::xreg_new(ctx, v9);
            let v11 = constructor_rv_add(ctx, v6, v10);
            let v12 = C::xreg_to_reg(ctx, v11);
            // Rule at src\isa\riscv64\inst.isle line 2771.
            return v12;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "load_ext_name", "src\\isa\\riscv64\\inst.isle line 2770")
}

// Generated as internal constructor for term load_ext_name_got.
pub fn constructor_load_ext_name_got<C: Context>(
    ctx: &mut C,
    arg0: BoxExternalName,
) -> Reg {
    let v2 = C::temp_writable_reg(ctx, I64);
    let v3 = MInst::LoadExtNameGot {
        rd: v2,
        name: arg0,
    };
    let v4 = C::emit(ctx, &v3);
    let v5 = C::writable_reg_to_reg(ctx, v2);
    // Rule at src\isa\riscv64\inst.isle line 2789.
    return v5;
}

// Generated as internal constructor for term load_ext_name_near.
pub fn constructor_load_ext_name_near<C: Context>(
    ctx: &mut C,
    arg0: BoxExternalName,
    arg1: i64,
) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I64);
    let v4 = MInst::LoadExtNameNear {
        rd: v3,
        name: arg0,
        offset: arg1,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src\isa\riscv64\inst.isle line 2796.
    return v6;
}

// Generated as internal constructor for term load_ext_name_far.
pub fn constructor_load_ext_name_far<C: Context>(
    ctx: &mut C,
    arg0: BoxExternalName,
    arg1: i64,
) -> Reg {
    let v3 = C::temp_writable_reg(ctx, I64);
    let v4 = MInst::LoadExtNameFar {
        rd: v3,
        name: arg0,
        offset: arg1,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v3);
    // Rule at src\isa\riscv64\inst.isle line 2803.
    return v6;
}

// Generated as internal constructor for term elf_tls_get_addr.
pub fn constructor_elf_tls_get_addr<C: Context>(
    ctx: &mut C,
    arg0: ExternalName,
) -> Reg {
    let v2 = C::temp_writable_reg(ctx, I64);
    let v3 = C::box_external_name(ctx, arg0);
    let v4 = MInst::ElfTlsGetAddr {
        rd: v2,
        name: v3,
    };
    let v5 = C::emit(ctx, &v4);
    let v6 = C::writable_reg_to_reg(ctx, v2);
    // Rule at src\isa\riscv64\inst.isle line 2809.
    return v6;
}

// Generated as internal constructor for term lower_float_binary.
pub fn constructor_lower_float_binary<C: Context>(
    ctx: &mut C,
    arg0: &AluOPRRR,
    arg1: FReg,
    arg2: FReg,
    arg3: Type,
) -> FReg {
    let v4 = constructor_move_f_to_x(ctx, arg1, arg3);
    let v5 = constructor_move_f_to_x(ctx, arg2, arg3);
    let v6 = C::xreg_to_reg(ctx, v4);
    let v7 = C::xreg_to_reg(ctx, v5);
    let v8 = constructor_alu_rrr(ctx, arg0, v6, v7);
    let v9 = C::xreg_new(ctx, v8);
    let v10 = constructor_move_x_to_f(ctx, v9, arg3);
    // Rule at src\isa\riscv64\inst.isle line 2820.
    return v10;
}

// Generated as internal constructor for term sub_i128.
pub fn constructor_sub_i128<C: Context>(
    ctx: &mut C,
    arg0: ValueRegs,
    arg1: ValueRegs,
) -> ValueRegs {
    let v3 = C::value_regs_get(ctx, arg0, 0x0_usize);
    let v4 = C::xreg_new(ctx, v3);
    let v5 = C::value_regs_get(ctx, arg1, 0x0_usize);
    let v6 = C::xreg_new(ctx, v5);
    let v7 = constructor_rv_sub(ctx, v4, v6);
    let v8 = C::value_regs_get(ctx, arg0, 0x0_usize);
    let v9 = C::xreg_new(ctx, v8);
    let v10 = constructor_rv_sltu(ctx, v9, v7);
    let v12 = C::value_regs_get(ctx, arg0, 0x1_usize);
    let v13 = C::xreg_new(ctx, v12);
    let v14 = C::value_regs_get(ctx, arg1, 0x1_usize);
    let v15 = C::xreg_new(ctx, v14);
    let v16 = constructor_rv_sub(ctx, v13, v15);
    let v17 = constructor_rv_sub(ctx, v16, v10);
    let v18 = C::xreg_to_reg(ctx, v7);
    let v19 = C::xreg_to_reg(ctx, v17);
    let v20 = C::value_regs(ctx, v18, v19);
    // Rule at src\isa\riscv64\inst.isle line 2829.
    return v20;
}

// Generated as internal constructor for term cond_br.
pub fn constructor_cond_br<C: Context>(
    ctx: &mut C,
    arg0: IntegerCompare,
    arg1: CondBrTarget,
    arg2: CondBrTarget,
) -> SideEffectNoResult {
    let v3 = MInst::CondBr {
        taken: arg1,
        not_taken: arg2,
        kind: arg0,
    };
    let v4 = SideEffectNoResult::Inst {
        inst: v3,
    };
    // Rule at src\isa\riscv64\inst.isle line 2843.
    return v4;
}

// Generated as internal constructor for term rv_j.
pub fn constructor_rv_j<C: Context>(
    ctx: &mut C,
    arg0: MachLabel,
) -> SideEffectNoResult {
    let v1 = MInst::Jal {
        label: arg0,
    };
    let v2 = SideEffectNoResult::Inst {
        inst: v1,
    };
    // Rule at src\isa\riscv64\inst.isle line 2849.
    return v2;
}

// Generated as internal constructor for term cmp_eqz.
pub fn constructor_cmp_eqz<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> IntegerCompare {
    let v2 = C::zero_reg(ctx);
    let v3 = C::int_compare(ctx, &IntCC::Equal, arg0, v2);
    // Rule at src\isa\riscv64\inst.isle line 2865.
    return v3;
}

// Generated as internal constructor for term cmp_nez.
pub fn constructor_cmp_nez<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> IntegerCompare {
    let v2 = C::zero_reg(ctx);
    let v3 = C::int_compare(ctx, &IntCC::NotEqual, arg0, v2);
    // Rule at src\isa\riscv64\inst.isle line 2868.
    return v3;
}

// Generated as internal constructor for term cmp_eq.
pub fn constructor_cmp_eq<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> IntegerCompare {
    let v3 = C::int_compare(ctx, &IntCC::Equal, arg0, arg1);
    // Rule at src\isa\riscv64\inst.isle line 2871.
    return v3;
}

// Generated as internal constructor for term cmp_ne.
pub fn constructor_cmp_ne<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> IntegerCompare {
    let v3 = C::int_compare(ctx, &IntCC::NotEqual, arg0, arg1);
    // Rule at src\isa\riscv64\inst.isle line 2874.
    return v3;
}

// Generated as internal constructor for term cmp_lt.
pub fn constructor_cmp_lt<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> IntegerCompare {
    let v3 = C::int_compare(ctx, &IntCC::SignedLessThan, arg0, arg1);
    // Rule at src\isa\riscv64\inst.isle line 2877.
    return v3;
}

// Generated as internal constructor for term cmp_ltz.
pub fn constructor_cmp_ltz<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> IntegerCompare {
    let v2 = C::zero_reg(ctx);
    let v3 = C::int_compare(ctx, &IntCC::SignedLessThan, arg0, v2);
    // Rule at src\isa\riscv64\inst.isle line 2880.
    return v3;
}

// Generated as internal constructor for term cmp_gt.
pub fn constructor_cmp_gt<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> IntegerCompare {
    let v3 = C::int_compare(ctx, &IntCC::SignedGreaterThan, arg0, arg1);
    // Rule at src\isa\riscv64\inst.isle line 2883.
    return v3;
}

// Generated as internal constructor for term cmp_ge.
pub fn constructor_cmp_ge<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> IntegerCompare {
    let v3 = C::int_compare(ctx, &IntCC::SignedGreaterThanOrEqual, arg0, arg1);
    // Rule at src\isa\riscv64\inst.isle line 2886.
    return v3;
}

// Generated as internal constructor for term cmp_le.
pub fn constructor_cmp_le<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> IntegerCompare {
    let v3 = C::int_compare(ctx, &IntCC::SignedLessThanOrEqual, arg0, arg1);
    // Rule at src\isa\riscv64\inst.isle line 2889.
    return v3;
}

// Generated as internal constructor for term cmp_gtu.
pub fn constructor_cmp_gtu<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> IntegerCompare {
    let v3 = C::int_compare(ctx, &IntCC::UnsignedGreaterThan, arg0, arg1);
    // Rule at src\isa\riscv64\inst.isle line 2892.
    return v3;
}

// Generated as internal constructor for term cmp_geu.
pub fn constructor_cmp_geu<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> IntegerCompare {
    let v3 = C::int_compare(ctx, &IntCC::UnsignedGreaterThanOrEqual, arg0, arg1);
    // Rule at src\isa\riscv64\inst.isle line 2895.
    return v3;
}

// Generated as internal constructor for term cmp_ltu.
pub fn constructor_cmp_ltu<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> IntegerCompare {
    let v3 = C::int_compare(ctx, &IntCC::UnsignedLessThan, arg0, arg1);
    // Rule at src\isa\riscv64\inst.isle line 2898.
    return v3;
}

// Generated as internal constructor for term cmp_leu.
pub fn constructor_cmp_leu<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
) -> IntegerCompare {
    let v3 = C::int_compare(ctx, &IntCC::UnsignedLessThanOrEqual, arg0, arg1);
    // Rule at src\isa\riscv64\inst.isle line 2901.
    return v3;
}

// Generated as internal constructor for term is_nonzero_cmp.
pub fn constructor_is_nonzero_cmp<C: Context>(
    ctx: &mut C,
    arg0: Value,
) -> IntegerCompare {
    let v18 = C::maybe_uextend(ctx, arg0);
    if let Some(v19) = v18 {
        let v20 = C::def_inst(ctx, v19);
        if let Some(v21) = v20 {
            let v22 = &C::inst_data_value(ctx, v21);
            match v22 {
                &InstructionData::FloatCompare {
                    opcode: ref v33,
                    args: ref v34,
                    cond: ref v35,
                } => {
                    if let &Opcode::Fcmp = v33 {
                        let v36 = C::unpack_value_array_2(ctx, v34);
                        let v40 = constructor_put_in_freg(ctx, v36.0);
                        let v41 = constructor_put_in_freg(ctx, v36.1);
                        let v39 = C::value_type(ctx, v36.0);
                        let v42 = &constructor_fcmp_to_float_compare(ctx, v35, v39, v40, v41);
                        let v43 = constructor_float_to_int_compare(ctx, v42);
                        // Rule at src\isa\riscv64\inst.isle line 2932.
                        return v43;
                    }
                }
                &InstructionData::IntCompare {
                    opcode: ref v23,
                    args: ref v24,
                    cond: ref v25,
                } => {
                    if let &Opcode::Icmp = v23 {
                        let v26 = C::unpack_value_array_2(ctx, v24);
                        let v29 = C::value_type(ctx, v26.1);
                        let v30 = C::fits_in_64(ctx, v29);
                        if let Some(v31) = v30 {
                            let v32 = constructor_icmp_to_int_compare(ctx, v25, v26.0, v26.1);
                            // Rule at src\isa\riscv64\inst.isle line 2930.
                            return v32;
                        }
                    }
                }
                _ => {}
            }
        }
    }
    let v1 = C::value_type(ctx, arg0);
    match v1 {
        I8 => {
            let v6 = constructor_zext(ctx, arg0);
            let v7 = constructor_cmp_nez(ctx, v6);
            // Rule at src\isa\riscv64\inst.isle line 2922.
            return v7;
        }
        I128 => {
            let v8 = C::put_in_regs(ctx, arg0);
            let v10 = C::value_regs_get(ctx, v8, 0x0_usize);
            let v11 = C::xreg_new(ctx, v10);
            let v12 = C::put_in_regs(ctx, arg0);
            let v14 = C::value_regs_get(ctx, v12, 0x1_usize);
            let v15 = C::xreg_new(ctx, v14);
            let v16 = constructor_rv_or(ctx, v11, v15);
            let v17 = constructor_cmp_nez(ctx, v16);
            // Rule at src\isa\riscv64\inst.isle line 2924.
            return v17;
        }
        _ => {}
    }
    let v2 = C::fits_in_64(ctx, v1);
    if let Some(v3) = v2 {
        let v4 = constructor_sext(ctx, arg0);
        let v5 = constructor_cmp_nez(ctx, v4);
        // Rule at src\isa\riscv64\inst.isle line 2920.
        return v5;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "is_nonzero_cmp", "src\\isa\\riscv64\\inst.isle line 2909")
}

// Generated as internal constructor for term icmp_to_int_compare.
pub fn constructor_icmp_to_int_compare<C: Context>(
    ctx: &mut C,
    arg0: &IntCC,
    arg1: Value,
    arg2: Value,
) -> IntegerCompare {
    let v3 = C::value_type(ctx, arg2);
    if v3 == I128 {
        let v9 = C::put_in_regs(ctx, arg1);
        let v10 = C::put_in_regs(ctx, arg2);
        let v11 = constructor_lower_icmp_i128(ctx, arg0, v9, v10);
        let v12 = constructor_cmp_nez(ctx, v11);
        // Rule at src\isa\riscv64\inst.isle line 2946.
        return v12;
    }
    let v4 = C::fits_in_64(ctx, v3);
    if let Some(v5) = v4 {
        let v6 = constructor_put_value_in_reg_for_icmp(ctx, arg0, arg1);
        let v7 = constructor_put_value_in_reg_for_icmp(ctx, arg0, arg2);
        let v8 = C::int_compare(ctx, arg0, v6, v7);
        // Rule at src\isa\riscv64\inst.isle line 2944.
        return v8;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "icmp_to_int_compare", "src\\isa\\riscv64\\inst.isle line 2943")
}

// Generated as internal constructor for term put_value_in_reg_for_icmp.
pub fn constructor_put_value_in_reg_for_icmp<C: Context>(
    ctx: &mut C,
    arg0: &IntCC,
    arg1: Value,
) -> XReg {
    let v9 = C::i64_from_iconst(ctx, arg1);
    if let Some(v10) = v9 {
        if v10 == 0_i64 {
            let v11 = C::zero_reg(ctx);
            // Rule at src\isa\riscv64\inst.isle line 2976.
            return v11;
        }
    }
    match arg0 {
        &IntCC::Equal => {
            let v6 = C::value_type(ctx, arg1);
            if v6 == I8 {
                let v2 = constructor_zext(ctx, arg1);
                // Rule at src\isa\riscv64\inst.isle line 2970.
                return v2;
            }
            let v7 = C::fits_in_64(ctx, v6);
            if let Some(v8) = v7 {
                let v5 = constructor_sext(ctx, arg1);
                // Rule at src\isa\riscv64\inst.isle line 2966.
                return v5;
            }
        }
        &IntCC::NotEqual => {
            let v6 = C::value_type(ctx, arg1);
            if v6 == I8 {
                let v2 = constructor_zext(ctx, arg1);
                // Rule at src\isa\riscv64\inst.isle line 2972.
                return v2;
            }
            let v7 = C::fits_in_64(ctx, v6);
            if let Some(v8) = v7 {
                let v5 = constructor_sext(ctx, arg1);
                // Rule at src\isa\riscv64\inst.isle line 2968.
                return v5;
            }
        }
        _ => {}
    }
    let v3 = &C::signed_cond_code(ctx, arg0);
    if let Some(v4) = v3 {
        let v5 = constructor_sext(ctx, arg1);
        // Rule at src\isa\riscv64\inst.isle line 2959.
        return v5;
    }
    let v2 = constructor_zext(ctx, arg1);
    // Rule at src\isa\riscv64\inst.isle line 2957.
    return v2;
}

// Generated as internal constructor for term lower_branch.
pub fn constructor_lower_branch<C: Context>(
    ctx: &mut C,
    arg0: Inst,
    arg1: &MachLabelSlice,
) -> Option<Unit> {
    let v1 = &C::inst_data_value(ctx, arg0);
    match v1 {
        &InstructionData::BranchTable {
            opcode: ref v26,
            arg: v27,
            table: v28,
        } => {
            if let &Opcode::BrTable = v26 {
                let v29 = C::put_in_reg(ctx, v27);
                let v30 = C::lower_br_table(ctx, v29, arg1);
                let v31 = Some(v30);
                // Rule at src\isa\riscv64\inst.isle line 2990.
                return v31;
            }
        }
        &InstructionData::Brif {
            opcode: ref v10,
            arg: v11,
            blocks: ref v12,
        } => {
            if let &Opcode::Brif = v10 {
                let v16 = C::two_targets(ctx, arg1);
                if let Some(v17) = v16 {
                    let v20 = constructor_is_nonzero_cmp(ctx, v11);
                    let v21 = C::label_to_br_target(ctx, v17.0);
                    let v22 = C::label_to_br_target(ctx, v17.1);
                    let v23 = &constructor_cond_br(ctx, v20, v21, v22);
                    let v24 = constructor_emit_side_effect(ctx, v23);
                    let v25 = Some(v24);
                    // Rule at src\isa\riscv64\inst.isle line 2984.
                    return v25;
                }
            }
        }
        &InstructionData::Jump {
            opcode: ref v2,
            destination: v3,
        } => {
            if let &Opcode::Jump = v2 {
                let v5 = C::single_target(ctx, arg1);
                if let Some(v6) = v5 {
                    let v7 = &constructor_rv_j(ctx, v6);
                    let v8 = constructor_emit_side_effect(ctx, v7);
                    let v9 = Some(v8);
                    // Rule at src\isa\riscv64\inst.isle line 2981.
                    return v9;
                }
            }
        }
        &InstructionData::TryCall {
            opcode: ref v32,
            args: v33,
            func_ref: v34,
            exception: v35,
        } => {
            if let &Opcode::TryCall = v32 {
                let v37 = C::func_ref_data(ctx, v34);
                if let &RelocDistance::Near = &v37.2 {
                    let v41 = C::abi_sig(ctx, v37.0);
                    let v42 = C::try_call_info(ctx, v35, arg1);
                    let v36 = C::value_list_slice(ctx, v33);
                    let v43 = &C::put_in_regs_vec(ctx, v36);
                    let v44 = C::gen_call_args(ctx, v41, v43);
                    let v45 = C::gen_try_call_rets(ctx, v41);
                    let v46 = C::gen_call_info(ctx, v41, v37.1, v44, v45, v42);
                    let v47 = &constructor_call_impl(ctx, v46);
                    let v48 = constructor_emit_side_effect(ctx, v47);
                    let v49 = Some(v48);
                    // Rule at src\isa\riscv64\lower.isle line 2745.
                    return v49;
                }
                let v41 = C::abi_sig(ctx, v37.0);
                let v42 = C::try_call_info(ctx, v35, arg1);
                let v36 = C::value_list_slice(ctx, v33);
                let v43 = &C::put_in_regs_vec(ctx, v36);
                let v44 = C::gen_call_args(ctx, v41, v43);
                let v45 = C::gen_try_call_rets(ctx, v41);
                let v51 = constructor_load_ext_name(ctx, v37.1, 0_i64, &v37.2);
                let v52 = C::gen_call_ind_info(ctx, v41, v51, v44, v45, v42);
                let v53 = &constructor_call_ind_impl(ctx, v52);
                let v54 = constructor_emit_side_effect(ctx, v53);
                let v55 = Some(v54);
                // Rule at src\isa\riscv64\lower.isle line 2754.
                return v55;
            }
        }
        &InstructionData::TryCallIndirect {
            opcode: ref v56,
            args: v57,
            exception: v58,
        } => {
            if let &Opcode::TryCallIndirect = v56 {
                let v59 = C::value_list_slice(ctx, v57);
                let v60 = C::value_slice_unwrap(ctx, v59);
                if let Some(v61) = v60 {
                    let v64 = C::exception_sig(ctx, v58);
                    let v65 = C::abi_sig(ctx, v64);
                    let v66 = C::try_call_info(ctx, v58, arg1);
                    let v67 = C::put_in_reg(ctx, v61.0);
                    let v68 = &C::put_in_regs_vec(ctx, v61.1);
                    let v69 = C::gen_call_args(ctx, v65, v68);
                    let v70 = C::gen_try_call_rets(ctx, v65);
                    let v71 = C::gen_call_ind_info(ctx, v65, v67, v69, v70, v66);
                    let v72 = &constructor_call_ind_impl(ctx, v71);
                    let v73 = constructor_emit_side_effect(ctx, v72);
                    let v74 = Some(v73);
                    // Rule at src\isa\riscv64\lower.isle line 2764.
                    return v74;
                }
            }
        }
        _ => {}
    }
    None
}

// Generated as internal constructor for term gen_bitcast.
pub fn constructor_gen_bitcast<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Type,
    arg2: Type,
) -> Reg {
    let v7 = C::has_zvfh(ctx);
    if v7 == false {
        let v2 = C::ty_supported_float_size(ctx, arg1);
        if let Some(v3) = v2 {
            if v3 == F16 {
                let v5 = C::ty_supported_vec(ctx, arg2);
                if let Some(v6) = v5 {
                    let v8 = C::freg_new(ctx, arg0);
                    let v10 = C::vstate_from_type(ctx, F32);
                    let v11 = constructor_rv_vfmv_sf(ctx, v8, v10);
                    let v12 = C::vreg_to_reg(ctx, v11);
                    // Rule at src\isa\riscv64\inst.isle line 3001.
                    return v12;
                }
            }
        }
        let v13 = C::ty_supported_vec(ctx, arg1);
        if let Some(v14) = v13 {
            let v15 = C::ty_supported_float_size(ctx, arg2);
            if let Some(v16) = v15 {
                if v16 == F16 {
                    let v18 = constructor_gen_bitcast(ctx, arg0, v14, I16);
                    let v20 = constructor_gen_bitcast(ctx, v18, I16, F16);
                    // Rule at src\isa\riscv64\inst.isle line 3002.
                    return v20;
                }
            }
        }
    }
    let v5 = C::ty_supported_vec(ctx, arg2);
    if let Some(v6) = v5 {
        let v21 = C::ty_supported_float_min(ctx, arg1);
        if let Some(v22) = v21 {
            let v8 = C::freg_new(ctx, arg0);
            let v23 = C::vstate_from_type(ctx, v22);
            let v24 = constructor_rv_vfmv_sf(ctx, v8, v23);
            let v25 = C::vreg_to_reg(ctx, v24);
            // Rule at src\isa\riscv64\inst.isle line 3003.
            return v25;
        }
    }
    let v13 = C::ty_supported_vec(ctx, arg1);
    if let Some(v14) = v13 {
        let v26 = C::ty_supported_float_min(ctx, arg2);
        if let Some(v27) = v26 {
            let v28 = C::vreg_new(ctx, arg0);
            let v29 = C::vstate_from_type(ctx, v27);
            let v30 = constructor_rv_vfmv_fs(ctx, v28, v29);
            let v31 = C::freg_to_reg(ctx, v30);
            // Rule at src\isa\riscv64\inst.isle line 3004.
            return v31;
        }
    }
    if let Some(v6) = v5 {
        let v32 = C::ty_int_ref_scalar_64_extract(ctx, arg1);
        if let Some(v33) = v32 {
            let v34 = C::xreg_new(ctx, arg0);
            let v35 = C::vstate_from_type(ctx, v33);
            let v36 = constructor_rv_vmv_sx(ctx, v34, v35);
            let v37 = C::vreg_to_reg(ctx, v36);
            // Rule at src\isa\riscv64\inst.isle line 3006.
            return v37;
        }
    }
    if let Some(v14) = v13 {
        let v38 = C::ty_int_ref_scalar_64_extract(ctx, arg2);
        if let Some(v39) = v38 {
            let v28 = C::vreg_new(ctx, arg0);
            let v40 = C::vstate_from_type(ctx, v39);
            let v41 = constructor_rv_vmv_xs(ctx, v28, v40);
            let v42 = C::xreg_to_reg(ctx, v41);
            // Rule at src\isa\riscv64\inst.isle line 3007.
            return v42;
        }
    }
    match arg2 {
        I16 => {
            let v21 = C::ty_supported_float_min(ctx, arg1);
            if let Some(v22) = v21 {
                if v22 == F16 {
                    let v8 = C::freg_new(ctx, arg0);
                    let v43 = constructor_rv_fmvxh(ctx, v8);
                    let v44 = C::xreg_to_reg(ctx, v43);
                    // Rule at src\isa\riscv64\inst.isle line 3008.
                    return v44;
                }
            }
            let v2 = C::ty_supported_float_size(ctx, arg1);
            if let Some(v3) = v2 {
                if v3 == F16 {
                    let v8 = C::freg_new(ctx, arg0);
                    let v45 = constructor_rv_fmvxw(ctx, v8);
                    let v46 = C::xreg_to_reg(ctx, v45);
                    // Rule at src\isa\riscv64\inst.isle line 3009.
                    return v46;
                }
            }
        }
        I32 => {
            let v2 = C::ty_supported_float_size(ctx, arg1);
            if let Some(v3) = v2 {
                if v3 == F32 {
                    let v8 = C::freg_new(ctx, arg0);
                    let v45 = constructor_rv_fmvxw(ctx, v8);
                    let v46 = C::xreg_to_reg(ctx, v45);
                    // Rule at src\isa\riscv64\inst.isle line 3010.
                    return v46;
                }
            }
        }
        I64 => {
            let v2 = C::ty_supported_float_size(ctx, arg1);
            if let Some(v3) = v2 {
                if v3 == F64 {
                    let v8 = C::freg_new(ctx, arg0);
                    let v47 = constructor_rv_fmvxd(ctx, v8);
                    let v48 = C::xreg_to_reg(ctx, v47);
                    // Rule at src\isa\riscv64\inst.isle line 3011.
                    return v48;
                }
            }
        }
        _ => {}
    }
    match arg1 {
        I16 => {
            let v26 = C::ty_supported_float_min(ctx, arg2);
            if let Some(v27) = v26 {
                if v27 == F16 {
                    let v34 = C::xreg_new(ctx, arg0);
                    let v49 = constructor_rv_fmvhx(ctx, v34);
                    let v50 = C::freg_to_reg(ctx, v49);
                    // Rule at src\isa\riscv64\inst.isle line 3012.
                    return v50;
                }
            }
            let v15 = C::ty_supported_float_size(ctx, arg2);
            if let Some(v16) = v15 {
                if v16 == F16 {
                    let v34 = C::xreg_new(ctx, arg0);
                    let v53 = constructor_imm(ctx, I32, 0xffff0000_u64);
                    let v54 = C::xreg_new(ctx, v53);
                    let v55 = constructor_rv_or(ctx, v34, v54);
                    let v56 = constructor_rv_fmvwx(ctx, v55);
                    let v57 = C::freg_to_reg(ctx, v56);
                    // Rule at src\isa\riscv64\inst.isle line 3017.
                    return v57;
                }
            }
        }
        I32 => {
            let v15 = C::ty_supported_float_size(ctx, arg2);
            if let Some(v16) = v15 {
                if v16 == F32 {
                    let v34 = C::xreg_new(ctx, arg0);
                    let v58 = constructor_rv_fmvwx(ctx, v34);
                    let v59 = C::freg_to_reg(ctx, v58);
                    // Rule at src\isa\riscv64\inst.isle line 3018.
                    return v59;
                }
            }
        }
        I64 => {
            let v15 = C::ty_supported_float_size(ctx, arg2);
            if let Some(v16) = v15 {
                if v16 == F64 {
                    let v34 = C::xreg_new(ctx, arg0);
                    let v60 = constructor_rv_fmvdx(ctx, v34);
                    let v61 = C::freg_to_reg(ctx, v60);
                    // Rule at src\isa\riscv64\inst.isle line 3019.
                    return v61;
                }
            }
        }
        _ => {}
    }
    let v2 = C::ty_supported_float_size(ctx, arg1);
    if let Some(v3) = v2 {
        let v15 = C::ty_supported_float_size(ctx, arg2);
        if let Some(v16) = v15 {
            // Rule at src\isa\riscv64\inst.isle line 3020.
            return arg0;
        }
    }
    let v32 = C::ty_int_ref_scalar_64_extract(ctx, arg1);
    if let Some(v33) = v32 {
        let v38 = C::ty_int_ref_scalar_64_extract(ctx, arg2);
        if let Some(v39) = v38 {
            // Rule at src\isa\riscv64\inst.isle line 3021.
            return arg0;
        }
    }
    if let Some(v6) = v5 {
        if let Some(v14) = v13 {
            // Rule at src\isa\riscv64\inst.isle line 3022.
            return arg0;
        }
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "gen_bitcast", "src\\isa\\riscv64\\inst.isle line 2999")
}

// Generated as internal constructor for term move_f_to_x.
pub fn constructor_move_f_to_x<C: Context>(
    ctx: &mut C,
    arg0: FReg,
    arg1: Type,
) -> XReg {
    let v3 = constructor_float_int_of_same_size(ctx, arg1);
    let v2 = C::freg_to_reg(ctx, arg0);
    let v4 = constructor_gen_bitcast(ctx, v2, arg1, v3);
    let v5 = C::xreg_new(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 3025.
    return v5;
}

// Generated as internal constructor for term move_x_to_f.
pub fn constructor_move_x_to_f<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: Type,
) -> FReg {
    let v3 = constructor_float_int_of_same_size(ctx, arg1);
    let v2 = C::xreg_to_reg(ctx, arg0);
    let v4 = constructor_gen_bitcast(ctx, v2, v3, arg1);
    let v5 = C::freg_new(ctx, v4);
    // Rule at src\isa\riscv64\inst.isle line 3028.
    return v5;
}

// Generated as internal constructor for term float_int_of_same_size.
pub fn constructor_float_int_of_same_size<C: Context>(
    ctx: &mut C,
    arg0: Type,
) -> Type {
    match arg0 {
        F16 => {
            // Rule at src\isa\riscv64\inst.isle line 3031.
            return I16;
        }
        F32 => {
            // Rule at src\isa\riscv64\inst.isle line 3032.
            return I32;
        }
        F64 => {
            // Rule at src\isa\riscv64\inst.isle line 3033.
            return I64;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "float_int_of_same_size", "src\\isa\\riscv64\\inst.isle line 3030")
}

// Generated as internal constructor for term gen_brev8.
pub fn constructor_gen_brev8<C: Context>(
    ctx: &mut C,
    arg0: Reg,
    arg1: Type,
) -> Reg {
    let v2 = C::has_zbkb(ctx);
    match v2 {
        false => {
            let v6 = constructor_temp_writable_xreg(ctx);
            let v7 = constructor_temp_writable_xreg(ctx);
            let v8 = constructor_temp_writable_xreg(ctx);
            let v9 = constructor_temp_writable_xreg(ctx);
            let v10 = C::writable_xreg_to_writable_reg(ctx, v8);
            let v11 = C::writable_xreg_to_writable_reg(ctx, v6);
            let v12 = C::writable_xreg_to_writable_reg(ctx, v7);
            let v13 = C::writable_xreg_to_writable_reg(ctx, v9);
            let v14 = MInst::Brev8 {
                rs: arg0,
                ty: arg1,
                step: v10,
                tmp: v11,
                tmp2: v12,
                rd: v13,
            };
            let v15 = C::emit(ctx, &v14);
            let v16 = C::writable_reg_to_reg(ctx, v13);
            // Rule at src\isa\riscv64\inst.isle line 3042.
            return v16;
        }
        true => {
            let v3 = C::xreg_new(ctx, arg0);
            let v4 = constructor_rv_brev8(ctx, v3);
            let v5 = C::xreg_to_reg(ctx, v4);
            // Rule at src\isa\riscv64\inst.isle line 3037.
            return v5;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "gen_brev8", "src\\isa\\riscv64\\inst.isle line 3036")
}

// Generated as internal constructor for term neg.
pub fn constructor_neg<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: ValueRegs,
) -> ValueRegs {
    if arg0 == I128 {
        let v12 = constructor_value_regs_zero(ctx);
        let v13 = constructor_sub_i128(ctx, v12, arg1);
        // Rule at src\isa\riscv64\inst.isle line 3059.
        return v13;
    }
    let v1 = C::fits_in_64(ctx, arg0);
    if let Some(v2) = v1 {
        let v3 = C::ty_int(ctx, v2);
        if let Some(v4) = v3 {
            let v7 = C::value_regs_get(ctx, arg1, 0x0_usize);
            let v8 = C::xreg_new(ctx, v7);
            let v9 = constructor_rv_neg(ctx, v8);
            let v10 = C::xreg_to_reg(ctx, v9);
            let v11 = C::value_reg(ctx, v10);
            // Rule at src\isa\riscv64\inst.isle line 3055.
            return v11;
        }
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "neg", "src\\isa\\riscv64\\inst.isle line 3054")
}

// Generated as internal constructor for term gen_trapif.
pub fn constructor_gen_trapif<C: Context>(
    ctx: &mut C,
    arg0: &IntCC,
    arg1: XReg,
    arg2: XReg,
    arg3: &TrapCode,
) -> InstOutput {
    let v4 = C::xreg_to_reg(ctx, arg1);
    let v5 = C::xreg_to_reg(ctx, arg2);
    let v6 = MInst::TrapIf {
        rs1: v4,
        rs2: v5,
        cc: arg0.clone(),
        trap_code: arg3.clone(),
    };
    let v7 = SideEffectNoResult::Inst {
        inst: v6,
    };
    let v8 = constructor_side_effect(ctx, &v7);
    // Rule at src\isa\riscv64\inst.isle line 3065.
    return v8;
}

// Generated as internal constructor for term gen_trapnz.
pub fn constructor_gen_trapnz<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: &TrapCode,
) -> InstOutput {
    let v3 = C::zero_reg(ctx);
    let v4 = constructor_gen_trapif(ctx, &IntCC::NotEqual, arg0, v3, arg1);
    // Rule at src\isa\riscv64\inst.isle line 3070.
    return v4;
}

// Generated as internal constructor for term gen_trapz.
pub fn constructor_gen_trapz<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: &TrapCode,
) -> InstOutput {
    let v3 = C::zero_reg(ctx);
    let v4 = constructor_gen_trapif(ctx, &IntCC::Equal, arg0, v3, arg1);
    // Rule at src\isa\riscv64\inst.isle line 3075.
    return v4;
}

// Generated as internal constructor for term zero_cond_to_cc.
pub fn constructor_zero_cond_to_cc<C: Context>(
    ctx: &mut C,
    arg0: &ZeroCond,
) -> IntCC {
    match arg0 {
        &ZeroCond::Zero => {
            // Rule at src\isa\riscv64\inst.isle line 3085.
            return IntCC::Equal;
        }
        &ZeroCond::NonZero => {
            // Rule at src\isa\riscv64\inst.isle line 3086.
            return IntCC::NotEqual;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "zero_cond_to_cc", "src\\isa\\riscv64\\inst.isle line 3084")
}

// Generated as internal constructor for term gen_trapif_val_i128.
pub fn constructor_gen_trapif_val_i128<C: Context>(
    ctx: &mut C,
    arg0: &ZeroCond,
    arg1: ValueRegs,
    arg2: &TrapCode,
) -> InstOutput {
    let v4 = C::value_regs_get(ctx, arg1, 0x0_usize);
    let v5 = C::xreg_new(ctx, v4);
    let v7 = C::value_regs_get(ctx, arg1, 0x1_usize);
    let v8 = C::xreg_new(ctx, v7);
    let v9 = constructor_rv_or(ctx, v8, v5);
    let v10 = &constructor_zero_cond_to_cc(ctx, arg0);
    let v11 = C::zero_reg(ctx);
    let v12 = constructor_gen_trapif(ctx, v10, v9, v11, arg2);
    // Rule at src\isa\riscv64\inst.isle line 3090.
    return v12;
}

// Generated as internal constructor for term call_impl.
pub fn constructor_call_impl<C: Context>(
    ctx: &mut C,
    arg0: BoxCallInfo,
) -> SideEffectNoResult {
    let v1 = MInst::Call {
        info: arg0,
    };
    let v2 = SideEffectNoResult::Inst {
        inst: v1,
    };
    // Rule at src\isa\riscv64\inst.isle line 3112.
    return v2;
}

// Generated as internal constructor for term call_ind_impl.
pub fn constructor_call_ind_impl<C: Context>(
    ctx: &mut C,
    arg0: BoxCallIndInfo,
) -> SideEffectNoResult {
    let v1 = MInst::CallInd {
        info: arg0,
    };
    let v2 = SideEffectNoResult::Inst {
        inst: v1,
    };
    // Rule at src\isa\riscv64\inst.isle line 3117.
    return v2;
}

// Generated as internal constructor for term patchable_call_impl.
pub fn constructor_patchable_call_impl<C: Context>(
    ctx: &mut C,
    arg0: BoxCallInfo,
) -> SideEffectNoResult {
    let v1 = MInst::PatchableCall {
        info: arg0,
    };
    let v2 = SideEffectNoResult::Inst {
        inst: v1,
    };
    // Rule at src\isa\riscv64\inst.isle line 3122.
    return v2;
}

// Generated as internal constructor for term return_call_impl.
pub fn constructor_return_call_impl<C: Context>(
    ctx: &mut C,
    arg0: BoxReturnCallInfo,
) -> SideEffectNoResult {
    let v1 = MInst::ReturnCall {
        info: arg0,
    };
    let v2 = SideEffectNoResult::Inst {
        inst: v1,
    };
    // Rule at src\isa\riscv64\inst.isle line 3127.
    return v2;
}

// Generated as internal constructor for term return_call_ind_impl.
pub fn constructor_return_call_ind_impl<C: Context>(
    ctx: &mut C,
    arg0: BoxReturnCallIndInfo,
) -> SideEffectNoResult {
    let v1 = MInst::ReturnCallInd {
        info: arg0,
    };
    let v2 = SideEffectNoResult::Inst {
        inst: v1,
    };
    // Rule at src\isa\riscv64\inst.isle line 3132.
    return v2;
}

// Generated as internal constructor for term madd.
pub fn constructor_madd<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: XReg,
    arg2: XReg,
) -> XReg {
    let v3 = constructor_rv_mul(ctx, arg0, arg1);
    let v4 = constructor_rv_add(ctx, v3, arg2);
    // Rule at src\isa\riscv64\inst.isle line 3139.
    return v4;
}

// Generated as internal constructor for term gen_bmask.
pub fn constructor_gen_bmask<C: Context>(
    ctx: &mut C,
    arg0: Value,
) -> XReg {
    let v18 = C::maybe_uextend(ctx, arg0);
    if let Some(v19) = v18 {
        let v20 = C::def_inst(ctx, v19);
        if let Some(v21) = v20 {
            let v22 = &C::inst_data_value(ctx, v21);
            match v22 {
                &InstructionData::FloatCompare {
                    opcode: ref v31,
                    args: ref v32,
                    cond: ref v33,
                } => {
                    if let &Opcode::Fcmp = v31 {
                        let v29 = constructor_put_in_xreg(ctx, arg0);
                        let v30 = constructor_rv_neg(ctx, v29);
                        // Rule at src\isa\riscv64\inst.isle line 3163.
                        return v30;
                    }
                }
                &InstructionData::IntCompare {
                    opcode: ref v23,
                    args: ref v24,
                    cond: ref v25,
                } => {
                    if let &Opcode::Icmp = v23 {
                        let v29 = constructor_put_in_xreg(ctx, arg0);
                        let v30 = constructor_rv_neg(ctx, v29);
                        // Rule at src\isa\riscv64\inst.isle line 3162.
                        return v30;
                    }
                }
                _ => {}
            }
        }
    }
    let v1 = C::value_type(ctx, arg0);
    if v1 == I128 {
        let v7 = C::put_in_regs(ctx, arg0);
        let v9 = C::value_regs_get(ctx, v7, 0x0_usize);
        let v10 = C::xreg_new(ctx, v9);
        let v11 = C::put_in_regs(ctx, arg0);
        let v13 = C::value_regs_get(ctx, v11, 0x1_usize);
        let v14 = C::xreg_new(ctx, v13);
        let v15 = constructor_rv_or(ctx, v10, v14);
        let v16 = constructor_rv_snez(ctx, v15);
        let v17 = constructor_rv_neg(ctx, v16);
        // Rule at src\isa\riscv64\inst.isle line 3154.
        return v17;
    }
    let v2 = C::fits_in_64(ctx, v1);
    if let Some(v3) = v2 {
        let v4 = constructor_sext(ctx, arg0);
        let v5 = constructor_rv_snez(ctx, v4);
        let v6 = constructor_rv_neg(ctx, v5);
        // Rule at src\isa\riscv64\inst.isle line 3151.
        return v6;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "gen_bmask", "src\\isa\\riscv64\\inst.isle line 3147")
}

// Generated as internal constructor for term lower_bmask.
pub fn constructor_lower_bmask<C: Context>(
    ctx: &mut C,
    arg0: Value,
    arg1: Type,
) -> ValueRegs {
    if arg1 == I128 {
        let v4 = constructor_gen_bmask(ctx, arg0);
        let v5 = C::xreg_to_reg(ctx, v4);
        let v7 = C::value_regs(ctx, v5, v5);
        // Rule at src\isa\riscv64\inst.isle line 3168.
        return v7;
    }
    let v2 = C::fits_in_64(ctx, arg1);
    if let Some(v3) = v2 {
        let v4 = constructor_gen_bmask(ctx, arg0);
        let v5 = C::xreg_to_reg(ctx, v4);
        let v6 = C::value_reg(ctx, v5);
        // Rule at src\isa\riscv64\inst.isle line 3166.
        return v6;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "lower_bmask", "src\\isa\\riscv64\\inst.isle line 3165")
}

// Generated as internal constructor for term gen_mov_from_preg.
pub fn constructor_gen_mov_from_preg<C: Context>(
    ctx: &mut C,
    arg0: PReg,
) -> Reg {
    let v1 = constructor_temp_writable_xreg(ctx);
    let v2 = C::writable_xreg_to_writable_reg(ctx, v1);
    let v3 = MInst::MovFromPReg {
        rd: v2,
        rm: arg0,
    };
    let v4 = C::emit(ctx, &v3);
    let v5 = constructor_writable_xreg_to_reg(ctx, v1);
    // Rule at src\isa\riscv64\inst.isle line 3177.
    return v5;
}

// Generated as internal constructor for term value_regs_zero.
pub fn constructor_value_regs_zero<C: Context>(
    ctx: &mut C,
) -> ValueRegs {
    let v2 = constructor_imm(ctx, I64, 0x0_u64);
    let v3 = constructor_imm(ctx, I64, 0x0_u64);
    let v4 = C::value_regs(ctx, v2, v3);
    // Rule at src\isa\riscv64\inst.isle line 3198.
    return v4;
}

// Generated as internal constructor for term float_compare_invert.
pub fn constructor_float_compare_invert<C: Context>(
    ctx: &mut C,
    arg0: &FloatCompare,
) -> FloatCompare {
    match arg0 {
        &FloatCompare::One {
            r: v1,
        } => {
            let v2 = FloatCompare::Zero {
                r: v1,
            };
            // Rule at src\isa\riscv64\inst.isle line 3215.
            return v2;
        }
        &FloatCompare::Zero {
            r: v3,
        } => {
            let v4 = FloatCompare::One {
                r: v3,
            };
            // Rule at src\isa\riscv64\inst.isle line 3216.
            return v4;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "float_compare_invert", "src\\isa\\riscv64\\inst.isle line 3214")
}

// Generated as internal constructor for term float_to_int_compare.
pub fn constructor_float_to_int_compare<C: Context>(
    ctx: &mut C,
    arg0: &FloatCompare,
) -> IntegerCompare {
    match arg0 {
        &FloatCompare::One {
            r: v1,
        } => {
            let v2 = constructor_cmp_nez(ctx, v1);
            // Rule at src\isa\riscv64\inst.isle line 3219.
            return v2;
        }
        &FloatCompare::Zero {
            r: v3,
        } => {
            let v4 = constructor_cmp_eqz(ctx, v3);
            // Rule at src\isa\riscv64\inst.isle line 3220.
            return v4;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "float_to_int_compare", "src\\isa\\riscv64\\inst.isle line 3218")
}

// Generated as internal constructor for term fcmp_to_float_compare.
pub fn constructor_fcmp_to_float_compare<C: Context>(
    ctx: &mut C,
    arg0: &FloatCC,
    arg1: Type,
    arg2: FReg,
    arg3: FReg,
) -> FloatCompare {
    match arg0 {
        &FloatCC::Equal => {
            let v12 = constructor_rv_feq(ctx, arg1, arg2, arg3);
            let v13 = FloatCompare::One {
                r: v12,
            };
            // Rule at src\isa\riscv64\inst.isle line 3241.
            return v13;
        }
        &FloatCC::GreaterThan => {
            let v22 = constructor_rv_fgt(ctx, arg1, arg2, arg3);
            let v23 = FloatCompare::One {
                r: v22,
            };
            // Rule at src\isa\riscv64\inst.isle line 3262.
            return v23;
        }
        &FloatCC::GreaterThanOrEqual => {
            let v24 = constructor_rv_fge(ctx, arg1, arg2, arg3);
            let v25 = FloatCompare::One {
                r: v24,
            };
            // Rule at src\isa\riscv64\inst.isle line 3266.
            return v25;
        }
        &FloatCC::LessThan => {
            let v15 = constructor_rv_flt(ctx, arg1, arg2, arg3);
            let v19 = FloatCompare::One {
                r: v15,
            };
            // Rule at src\isa\riscv64\inst.isle line 3254.
            return v19;
        }
        &FloatCC::LessThanOrEqual => {
            let v20 = constructor_rv_fle(ctx, arg1, arg2, arg3);
            let v21 = FloatCompare::One {
                r: v20,
            };
            // Rule at src\isa\riscv64\inst.isle line 3258.
            return v21;
        }
        &FloatCC::NotEqual => {
            let v12 = constructor_rv_feq(ctx, arg1, arg2, arg3);
            let v14 = FloatCompare::Zero {
                r: v12,
            };
            // Rule at src\isa\riscv64\inst.isle line 3246.
            return v14;
        }
        &FloatCC::Ordered => {
            let v8 = constructor_is_not_nan(ctx, arg1, arg2);
            let v9 = constructor_is_not_nan(ctx, arg1, arg3);
            let v10 = constructor_rv_and(ctx, v8, v9);
            let v11 = FloatCompare::One {
                r: v10,
            };
            // Rule at src\isa\riscv64\inst.isle line 3234.
            return v11;
        }
        &FloatCC::OrderedNotEqual => {
            let v15 = constructor_rv_flt(ctx, arg1, arg2, arg3);
            let v16 = constructor_rv_fgt(ctx, arg1, arg2, arg3);
            let v17 = constructor_rv_or(ctx, v15, v16);
            let v18 = FloatCompare::One {
                r: v17,
            };
            // Rule at src\isa\riscv64\inst.isle line 3250.
            return v18;
        }
        _ => {}
    }
    let v4 = C::floatcc_unordered(ctx, arg0);
    if v4 == true {
        let v5 = &C::floatcc_complement(ctx, arg0);
        let v6 = &constructor_fcmp_to_float_compare(ctx, v5, arg1, arg2, arg3);
        let v7 = &constructor_float_compare_invert(ctx, v6);
        // Rule at src\isa\riscv64\inst.isle line 3229.
        return v7.clone();
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "fcmp_to_float_compare", "src\\isa\\riscv64\\inst.isle line 3224")
}

// Generated as internal constructor for term is_not_nan.
pub fn constructor_is_not_nan<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: FReg,
) -> XReg {
    let v2 = constructor_rv_feq(ctx, arg0, arg1, arg1);
    // Rule at src\isa\riscv64\inst.isle line 3238.
    return v2;
}

// Generated as internal constructor for term rv64_label_address.
pub fn constructor_rv64_label_address<C: Context>(
    ctx: &mut C,
    arg0: MachLabel,
) -> Reg {
    let v2 = C::temp_writable_reg(ctx, I64);
    let v3 = MInst::LabelAddress {
        dst: v2,
        label: arg0,
    };
    let v4 = C::emit(ctx, &v3);
    let v5 = C::writable_reg_to_reg(ctx, v2);
    // Rule at src\isa\riscv64\inst.isle line 3272.
    return v5;
}

// Generated as internal constructor for term rv64_sequence_point.
pub fn constructor_rv64_sequence_point<C: Context>(
    ctx: &mut C,
) -> SideEffectNoResult {
    let v1 = SideEffectNoResult::Inst {
        inst: MInst::SequencePoint,
    };
    // Rule at src\isa\riscv64\inst.isle line 3279.
    return v1;
}

// Generated as internal constructor for term masked.
pub fn constructor_masked<C: Context>(
    ctx: &mut C,
    arg0: VReg,
) -> VecOpMasking {
    let v1 = C::vreg_to_reg(ctx, arg0);
    let v2 = VecOpMasking::Enabled {
        reg: v1,
    };
    // Rule at src\isa\riscv64\inst_vector.isle line 84.
    return v2;
}

// Generated as internal constructor for term unmasked.
pub fn constructor_unmasked<C: Context>(
    ctx: &mut C,
) -> VecOpMasking {
    // Rule at src\isa\riscv64\inst_vector.isle line 87.
    return VecOpMasking::Disabled;
}

// Generated as internal constructor for term element_width_from_type.
pub fn constructor_element_width_from_type<C: Context>(
    ctx: &mut C,
    arg0: Type,
) -> VecElementWidth {
    let v1 = C::lane_type(ctx, arg0);
    match v1 {
        I8 => {
            // Rule at src\isa\riscv64\inst_vector.isle line 330.
            return VecElementWidth::E8;
        }
        I16 => {
            // Rule at src\isa\riscv64\inst_vector.isle line 333.
            return VecElementWidth::E16;
        }
        I32 => {
            // Rule at src\isa\riscv64\inst_vector.isle line 336.
            return VecElementWidth::E32;
        }
        I64 => {
            // Rule at src\isa\riscv64\inst_vector.isle line 342.
            return VecElementWidth::E64;
        }
        F32 => {
            // Rule at src\isa\riscv64\inst_vector.isle line 339.
            return VecElementWidth::E32;
        }
        F64 => {
            // Rule at src\isa\riscv64\inst_vector.isle line 345.
            return VecElementWidth::E64;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "element_width_from_type", "src\\isa\\riscv64\\inst_vector.isle line 329")
}

// Generated as internal constructor for term vec_alu_rrrr.
pub fn constructor_vec_alu_rrrr<C: Context>(
    ctx: &mut C,
    arg0: &VecAluOpRRRR,
    arg1: VReg,
    arg2: VReg,
    arg3: Reg,
    arg4: &VecOpMasking,
    arg5: VState,
) -> VReg {
    let v6 = constructor_temp_writable_vreg(ctx);
    let v7 = C::writable_vreg_to_writable_reg(ctx, v6);
    let v8 = C::vreg_to_reg(ctx, arg1);
    let v9 = C::vreg_to_reg(ctx, arg2);
    let v10 = MInst::VecAluRRRR {
        op: arg0.clone(),
        vd: v7,
        vd_src: v8,
        vs2: v9,
        vs1: arg3,
        mask: arg4.clone(),
        vstate: arg5,
    };
    let v11 = C::emit(ctx, &v10);
    let v12 = C::writable_vreg_to_vreg(ctx, v6);
    // Rule at src\isa\riscv64\inst_vector.isle line 368.
    return v12;
}

// Generated as internal constructor for term vec_alu_rrr_imm5.
pub fn constructor_vec_alu_rrr_imm5<C: Context>(
    ctx: &mut C,
    arg0: &VecAluOpRRRImm5,
    arg1: VReg,
    arg2: VReg,
    arg3: Imm5,
    arg4: &VecOpMasking,
    arg5: VState,
) -> VReg {
    let v6 = constructor_temp_writable_vreg(ctx);
    let v7 = C::writable_vreg_to_writable_reg(ctx, v6);
    let v8 = C::vreg_to_reg(ctx, arg1);
    let v9 = C::vreg_to_reg(ctx, arg2);
    let v10 = MInst::VecAluRRRImm5 {
        op: arg0.clone(),
        vd: v7,
        vd_src: v8,
        vs2: v9,
        imm: arg3,
        mask: arg4.clone(),
        vstate: arg5,
    };
    let v11 = C::emit(ctx, &v10);
    let v12 = C::writable_vreg_to_vreg(ctx, v6);
    // Rule at src\isa\riscv64\inst_vector.isle line 376.
    return v12;
}

// Generated as internal constructor for term vec_alu_rrr_uimm5.
pub fn constructor_vec_alu_rrr_uimm5<C: Context>(
    ctx: &mut C,
    arg0: &VecAluOpRRRImm5,
    arg1: VReg,
    arg2: VReg,
    arg3: UImm5,
    arg4: &VecOpMasking,
    arg5: VState,
) -> VReg {
    let v6 = C::uimm5_bitcast_to_imm5(ctx, arg3);
    let v7 = constructor_vec_alu_rrr_imm5(ctx, arg0, arg1, arg2, v6, arg4, arg5);
    // Rule at src\isa\riscv64\inst_vector.isle line 384.
    return v7;
}

// Generated as internal constructor for term vec_alu_rrr.
pub fn constructor_vec_alu_rrr<C: Context>(
    ctx: &mut C,
    arg0: &VecAluOpRRR,
    arg1: Reg,
    arg2: Reg,
    arg3: &VecOpMasking,
    arg4: VState,
) -> Reg {
    let v5 = constructor_temp_writable_vreg(ctx);
    let v6 = C::writable_vreg_to_writable_reg(ctx, v5);
    let v7 = MInst::VecAluRRR {
        op: arg0.clone(),
        vd: v6,
        vs2: arg1,
        vs1: arg2,
        mask: arg3.clone(),
        vstate: arg4,
    };
    let v8 = C::emit(ctx, &v7);
    let v9 = constructor_writable_vreg_to_reg(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 389.
    return v9;
}

// Generated as internal constructor for term vec_alu_rr_imm5.
pub fn constructor_vec_alu_rr_imm5<C: Context>(
    ctx: &mut C,
    arg0: &VecAluOpRRImm5,
    arg1: Reg,
    arg2: Imm5,
    arg3: &VecOpMasking,
    arg4: VState,
) -> Reg {
    let v5 = constructor_temp_writable_vreg(ctx);
    let v6 = C::writable_vreg_to_writable_reg(ctx, v5);
    let v7 = MInst::VecAluRRImm5 {
        op: arg0.clone(),
        vd: v6,
        vs2: arg1,
        imm: arg2,
        mask: arg3.clone(),
        vstate: arg4,
    };
    let v8 = C::emit(ctx, &v7);
    let v9 = constructor_writable_vreg_to_reg(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 396.
    return v9;
}

// Generated as internal constructor for term vec_alu_rr_uimm5.
pub fn constructor_vec_alu_rr_uimm5<C: Context>(
    ctx: &mut C,
    arg0: &VecAluOpRRImm5,
    arg1: Reg,
    arg2: UImm5,
    arg3: &VecOpMasking,
    arg4: VState,
) -> Reg {
    let v5 = C::uimm5_bitcast_to_imm5(ctx, arg2);
    let v6 = constructor_vec_alu_rr_imm5(ctx, arg0, arg1, v5, arg3, arg4);
    // Rule at src\isa\riscv64\inst_vector.isle line 404.
    return v6;
}

// Generated as internal constructor for term vec_alu_rr.
pub fn constructor_vec_alu_rr<C: Context>(
    ctx: &mut C,
    arg0: &VecAluOpRR,
    arg1: Reg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> Reg {
    let v4 = C::vec_alu_rr_dst_type(ctx, arg0);
    let v5 = C::temp_writable_reg(ctx, v4);
    let v6 = MInst::VecAluRR {
        op: arg0.clone(),
        vd: v5,
        vs: arg1,
        mask: arg2.clone(),
        vstate: arg3,
    };
    let v7 = C::emit(ctx, &v6);
    let v8 = C::writable_reg_to_reg(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 410.
    return v8;
}

// Generated as internal constructor for term vec_alu_r_imm5.
pub fn constructor_vec_alu_r_imm5<C: Context>(
    ctx: &mut C,
    arg0: &VecAluOpRImm5,
    arg1: Imm5,
    arg2: &VecOpMasking,
    arg3: VState,
) -> Reg {
    let v4 = constructor_temp_writable_vreg(ctx);
    let v5 = C::writable_vreg_to_writable_reg(ctx, v4);
    let v6 = MInst::VecAluRImm5 {
        op: arg0.clone(),
        vd: v5,
        imm: arg1,
        mask: arg2.clone(),
        vstate: arg3,
    };
    let v7 = C::emit(ctx, &v6);
    let v8 = constructor_writable_vreg_to_reg(ctx, v4);
    // Rule at src\isa\riscv64\inst_vector.isle line 417.
    return v8;
}

// Generated as internal constructor for term vec_load.
pub fn constructor_vec_load<C: Context>(
    ctx: &mut C,
    arg0: &VecElementWidth,
    arg1: &VecAMode,
    arg2: MemFlags,
    arg3: &VecOpMasking,
    arg4: VState,
) -> Reg {
    let v5 = constructor_temp_writable_vreg(ctx);
    let v6 = C::writable_vreg_to_writable_reg(ctx, v5);
    let v7 = MInst::VecLoad {
        eew: arg0.clone(),
        to: v6,
        from: arg1.clone(),
        flags: arg2,
        mask: arg3.clone(),
        vstate: arg4,
    };
    let v8 = C::emit(ctx, &v7);
    let v9 = constructor_writable_vreg_to_reg(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 424.
    return v9;
}

// Generated as internal constructor for term vec_store.
pub fn constructor_vec_store<C: Context>(
    ctx: &mut C,
    arg0: &VecElementWidth,
    arg1: &VecAMode,
    arg2: VReg,
    arg3: MemFlags,
    arg4: &VecOpMasking,
    arg5: VState,
) -> InstOutput {
    let v6 = C::vreg_to_reg(ctx, arg2);
    let v7 = MInst::VecStore {
        eew: arg0.clone(),
        to: arg1.clone(),
        from: v6,
        flags: arg3,
        mask: arg4.clone(),
        vstate: arg5,
    };
    let v8 = SideEffectNoResult::Inst {
        inst: v7,
    };
    let v9 = constructor_side_effect(ctx, &v8);
    // Rule at src\isa\riscv64\inst_vector.isle line 431.
    return v9;
}

// Generated as internal constructor for term rv_vadd_vv.
pub fn constructor_rv_vadd_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VaddVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 437.
    return v8;
}

// Generated as internal constructor for term rv_vadd_vx.
pub fn constructor_rv_vadd_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VaddVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 442.
    return v8;
}

// Generated as internal constructor for term rv_vadd_vi.
pub fn constructor_rv_vadd_vi<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: Imm5,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = constructor_vec_alu_rr_imm5(ctx, &VecAluOpRRImm5::VaddVI, v5, arg1, arg2, arg3);
    let v7 = C::vreg_new(ctx, v6);
    // Rule at src\isa\riscv64\inst_vector.isle line 447.
    return v7;
}

// Generated as internal constructor for term rv_vsadd_vv.
pub fn constructor_rv_vsadd_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VsaddVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 452.
    return v8;
}

// Generated as internal constructor for term rv_vsadd_vx.
pub fn constructor_rv_vsadd_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VsaddVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 457.
    return v8;
}

// Generated as internal constructor for term rv_vsadd_vi.
pub fn constructor_rv_vsadd_vi<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: Imm5,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = constructor_vec_alu_rr_imm5(ctx, &VecAluOpRRImm5::VsaddVI, v5, arg1, arg2, arg3);
    let v7 = C::vreg_new(ctx, v6);
    // Rule at src\isa\riscv64\inst_vector.isle line 462.
    return v7;
}

// Generated as internal constructor for term rv_vsaddu_vv.
pub fn constructor_rv_vsaddu_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VsadduVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 467.
    return v8;
}

// Generated as internal constructor for term rv_vsaddu_vx.
pub fn constructor_rv_vsaddu_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VsadduVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 472.
    return v8;
}

// Generated as internal constructor for term rv_vsaddu_vi.
pub fn constructor_rv_vsaddu_vi<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: Imm5,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = constructor_vec_alu_rr_imm5(ctx, &VecAluOpRRImm5::VsadduVI, v5, arg1, arg2, arg3);
    let v7 = C::vreg_new(ctx, v6);
    // Rule at src\isa\riscv64\inst_vector.isle line 477.
    return v7;
}

// Generated as internal constructor for term rv_vwadd_vv.
pub fn constructor_rv_vwadd_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VwaddVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 484.
    return v8;
}

// Generated as internal constructor for term rv_vwadd_vx.
pub fn constructor_rv_vwadd_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VwaddVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 491.
    return v8;
}

// Generated as internal constructor for term rv_vwadd_wv.
pub fn constructor_rv_vwadd_wv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VwaddWV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 498.
    return v8;
}

// Generated as internal constructor for term rv_vwadd_wx.
pub fn constructor_rv_vwadd_wx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VwaddWX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 505.
    return v8;
}

// Generated as internal constructor for term rv_vwaddu_vv.
pub fn constructor_rv_vwaddu_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VwadduVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 512.
    return v8;
}

// Generated as internal constructor for term rv_vwaddu_vx.
pub fn constructor_rv_vwaddu_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VwadduVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 519.
    return v8;
}

// Generated as internal constructor for term rv_vwaddu_wv.
pub fn constructor_rv_vwaddu_wv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VwadduWV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 526.
    return v8;
}

// Generated as internal constructor for term rv_vwaddu_wx.
pub fn constructor_rv_vwaddu_wx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VwadduWX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 533.
    return v8;
}

// Generated as internal constructor for term rv_vsub_vv.
pub fn constructor_rv_vsub_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VsubVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 538.
    return v8;
}

// Generated as internal constructor for term rv_vsub_vx.
pub fn constructor_rv_vsub_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VsubVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 543.
    return v8;
}

// Generated as internal constructor for term rv_vrsub_vx.
pub fn constructor_rv_vrsub_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VrsubVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 548.
    return v8;
}

// Generated as internal constructor for term rv_vwsub_vv.
pub fn constructor_rv_vwsub_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VwsubVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 555.
    return v8;
}

// Generated as internal constructor for term rv_vwsub_vx.
pub fn constructor_rv_vwsub_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VwsubVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 562.
    return v8;
}

// Generated as internal constructor for term rv_vwsub_wv.
pub fn constructor_rv_vwsub_wv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VwsubWV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 569.
    return v8;
}

// Generated as internal constructor for term rv_vwsub_wx.
pub fn constructor_rv_vwsub_wx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VwsubWX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 576.
    return v8;
}

// Generated as internal constructor for term rv_vwsubu_vv.
pub fn constructor_rv_vwsubu_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VwsubuVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 583.
    return v8;
}

// Generated as internal constructor for term rv_vwsubu_vx.
pub fn constructor_rv_vwsubu_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VwsubuVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 590.
    return v8;
}

// Generated as internal constructor for term rv_vwsubu_wv.
pub fn constructor_rv_vwsubu_wv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VwsubuWV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 597.
    return v8;
}

// Generated as internal constructor for term rv_vwsubu_wx.
pub fn constructor_rv_vwsubu_wx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VwsubuWX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 604.
    return v8;
}

// Generated as internal constructor for term rv_vssub_vv.
pub fn constructor_rv_vssub_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VssubVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 609.
    return v8;
}

// Generated as internal constructor for term rv_vssub_vx.
pub fn constructor_rv_vssub_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VssubVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 614.
    return v8;
}

// Generated as internal constructor for term rv_vssubu_vv.
pub fn constructor_rv_vssubu_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VssubuVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 619.
    return v8;
}

// Generated as internal constructor for term rv_vssubu_vx.
pub fn constructor_rv_vssubu_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VssubuVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 624.
    return v8;
}

// Generated as internal constructor for term rv_vneg_v.
pub fn constructor_rv_vneg_v<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: &VecOpMasking,
    arg2: VState,
) -> VReg {
    let v5 = C::zero_reg(ctx);
    let v4 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, v5);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VrsubVX, v4, v6, arg1, arg2);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 629.
    return v8;
}

// Generated as internal constructor for term rv_vrsub_vi.
pub fn constructor_rv_vrsub_vi<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: Imm5,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = constructor_vec_alu_rr_imm5(ctx, &VecAluOpRRImm5::VrsubVI, v5, arg1, arg2, arg3);
    let v7 = C::vreg_new(ctx, v6);
    // Rule at src\isa\riscv64\inst_vector.isle line 634.
    return v7;
}

// Generated as internal constructor for term rv_vmul_vv.
pub fn constructor_rv_vmul_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmulVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 639.
    return v8;
}

// Generated as internal constructor for term rv_vmul_vx.
pub fn constructor_rv_vmul_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmulVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 644.
    return v8;
}

// Generated as internal constructor for term rv_vmulh_vv.
pub fn constructor_rv_vmulh_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmulhVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 649.
    return v8;
}

// Generated as internal constructor for term rv_vmulh_vx.
pub fn constructor_rv_vmulh_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmulhVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 654.
    return v8;
}

// Generated as internal constructor for term rv_vmulhu_vv.
pub fn constructor_rv_vmulhu_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmulhuVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 659.
    return v8;
}

// Generated as internal constructor for term rv_vmulhu_vx.
pub fn constructor_rv_vmulhu_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmulhuVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 664.
    return v8;
}

// Generated as internal constructor for term rv_vsmul_vv.
pub fn constructor_rv_vsmul_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VsmulVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 672.
    return v8;
}

// Generated as internal constructor for term rv_vsmul_vx.
pub fn constructor_rv_vsmul_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VsmulVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 680.
    return v8;
}

// Generated as internal constructor for term rv_vmacc_vv.
pub fn constructor_rv_vmacc_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: VReg,
    arg3: &VecOpMasking,
    arg4: VState,
) -> VReg {
    let v6 = C::vreg_to_reg(ctx, arg2);
    let v7 = constructor_vec_alu_rrrr(ctx, &VecAluOpRRRR::VmaccVV, arg0, arg1, v6, arg3, arg4);
    // Rule at src\isa\riscv64\inst_vector.isle line 688.
    return v7;
}

// Generated as internal constructor for term rv_vmacc_vx.
pub fn constructor_rv_vmacc_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: XReg,
    arg3: &VecOpMasking,
    arg4: VState,
) -> VReg {
    let v6 = C::xreg_to_reg(ctx, arg2);
    let v7 = constructor_vec_alu_rrrr(ctx, &VecAluOpRRRR::VmaccVX, arg0, arg1, v6, arg3, arg4);
    // Rule at src\isa\riscv64\inst_vector.isle line 696.
    return v7;
}

// Generated as internal constructor for term rv_vnmsac_vv.
pub fn constructor_rv_vnmsac_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: VReg,
    arg3: &VecOpMasking,
    arg4: VState,
) -> VReg {
    let v6 = C::vreg_to_reg(ctx, arg2);
    let v7 = constructor_vec_alu_rrrr(ctx, &VecAluOpRRRR::VnmsacVV, arg0, arg1, v6, arg3, arg4);
    // Rule at src\isa\riscv64\inst_vector.isle line 704.
    return v7;
}

// Generated as internal constructor for term rv_vnmsac_vx.
pub fn constructor_rv_vnmsac_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: XReg,
    arg3: &VecOpMasking,
    arg4: VState,
) -> VReg {
    let v6 = C::xreg_to_reg(ctx, arg2);
    let v7 = constructor_vec_alu_rrrr(ctx, &VecAluOpRRRR::VnmsacVX, arg0, arg1, v6, arg3, arg4);
    // Rule at src\isa\riscv64\inst_vector.isle line 712.
    return v7;
}

// Generated as internal constructor for term rv_vsll_vv.
pub fn constructor_rv_vsll_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VsllVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 717.
    return v8;
}

// Generated as internal constructor for term rv_vsll_vx.
pub fn constructor_rv_vsll_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VsllVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 722.
    return v8;
}

// Generated as internal constructor for term rv_vsll_vi.
pub fn constructor_rv_vsll_vi<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: UImm5,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = constructor_vec_alu_rr_uimm5(ctx, &VecAluOpRRImm5::VsllVI, v5, arg1, arg2, arg3);
    let v7 = C::vreg_new(ctx, v6);
    // Rule at src\isa\riscv64\inst_vector.isle line 727.
    return v7;
}

// Generated as internal constructor for term rv_vsrl_vv.
pub fn constructor_rv_vsrl_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VsrlVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 732.
    return v8;
}

// Generated as internal constructor for term rv_vsrl_vx.
pub fn constructor_rv_vsrl_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VsrlVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 737.
    return v8;
}

// Generated as internal constructor for term rv_vsrl_vi.
pub fn constructor_rv_vsrl_vi<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: UImm5,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = constructor_vec_alu_rr_uimm5(ctx, &VecAluOpRRImm5::VsrlVI, v5, arg1, arg2, arg3);
    let v7 = C::vreg_new(ctx, v6);
    // Rule at src\isa\riscv64\inst_vector.isle line 742.
    return v7;
}

// Generated as internal constructor for term rv_vsra_vv.
pub fn constructor_rv_vsra_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VsraVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 747.
    return v8;
}

// Generated as internal constructor for term rv_vsra_vx.
pub fn constructor_rv_vsra_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VsraVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 752.
    return v8;
}

// Generated as internal constructor for term rv_vsra_vi.
pub fn constructor_rv_vsra_vi<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: UImm5,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = constructor_vec_alu_rr_uimm5(ctx, &VecAluOpRRImm5::VsraVI, v5, arg1, arg2, arg3);
    let v7 = C::vreg_new(ctx, v6);
    // Rule at src\isa\riscv64\inst_vector.isle line 757.
    return v7;
}

// Generated as internal constructor for term rv_vand_vv.
pub fn constructor_rv_vand_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VandVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 762.
    return v8;
}

// Generated as internal constructor for term rv_vand_vx.
pub fn constructor_rv_vand_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VandVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 767.
    return v8;
}

// Generated as internal constructor for term rv_vand_vi.
pub fn constructor_rv_vand_vi<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: Imm5,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = constructor_vec_alu_rr_imm5(ctx, &VecAluOpRRImm5::VandVI, v5, arg1, arg2, arg3);
    let v7 = C::vreg_new(ctx, v6);
    // Rule at src\isa\riscv64\inst_vector.isle line 772.
    return v7;
}

// Generated as internal constructor for term rv_vor_vv.
pub fn constructor_rv_vor_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VorVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 777.
    return v8;
}

// Generated as internal constructor for term rv_vor_vx.
pub fn constructor_rv_vor_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VorVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 782.
    return v8;
}

// Generated as internal constructor for term rv_vor_vi.
pub fn constructor_rv_vor_vi<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: Imm5,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = constructor_vec_alu_rr_imm5(ctx, &VecAluOpRRImm5::VorVI, v5, arg1, arg2, arg3);
    let v7 = C::vreg_new(ctx, v6);
    // Rule at src\isa\riscv64\inst_vector.isle line 787.
    return v7;
}

// Generated as internal constructor for term rv_vxor_vv.
pub fn constructor_rv_vxor_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VxorVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 792.
    return v8;
}

// Generated as internal constructor for term rv_vxor_vx.
pub fn constructor_rv_vxor_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VxorVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 797.
    return v8;
}

// Generated as internal constructor for term rv_vxor_vi.
pub fn constructor_rv_vxor_vi<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: Imm5,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = constructor_vec_alu_rr_imm5(ctx, &VecAluOpRRImm5::VxorVI, v5, arg1, arg2, arg3);
    let v7 = C::vreg_new(ctx, v6);
    // Rule at src\isa\riscv64\inst_vector.isle line 802.
    return v7;
}

// Generated as internal constructor for term rv_vssrl_vi.
pub fn constructor_rv_vssrl_vi<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: UImm5,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = constructor_vec_alu_rr_uimm5(ctx, &VecAluOpRRImm5::VssrlVI, v5, arg1, arg2, arg3);
    let v7 = C::vreg_new(ctx, v6);
    // Rule at src\isa\riscv64\inst_vector.isle line 811.
    return v7;
}

// Generated as internal constructor for term rv_vnot_v.
pub fn constructor_rv_vnot_v<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: &VecOpMasking,
    arg2: VState,
) -> VReg {
    let v4 = C::i8_to_imm5(ctx, -1_i8);
    if let Some(v5) = v4 {
        let v6 = constructor_rv_vxor_vi(ctx, arg0, v5, arg1, arg2);
        // Rule at src\isa\riscv64\inst_vector.isle line 817.
        return v6;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "rv_vnot_v", "src\\isa\\riscv64\\inst_vector.isle line 816")
}

// Generated as internal constructor for term rv_vmax_vv.
pub fn constructor_rv_vmax_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmaxVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 823.
    return v8;
}

// Generated as internal constructor for term rv_vmax_vx.
pub fn constructor_rv_vmax_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmaxVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 828.
    return v8;
}

// Generated as internal constructor for term rv_vmin_vv.
pub fn constructor_rv_vmin_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VminVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 833.
    return v8;
}

// Generated as internal constructor for term rv_vmin_vx.
pub fn constructor_rv_vmin_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VminVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 838.
    return v8;
}

// Generated as internal constructor for term rv_vmaxu_vv.
pub fn constructor_rv_vmaxu_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmaxuVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 843.
    return v8;
}

// Generated as internal constructor for term rv_vmaxu_vx.
pub fn constructor_rv_vmaxu_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmaxuVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 848.
    return v8;
}

// Generated as internal constructor for term rv_vminu_vv.
pub fn constructor_rv_vminu_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VminuVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 853.
    return v8;
}

// Generated as internal constructor for term rv_vminu_vx.
pub fn constructor_rv_vminu_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VminuVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 858.
    return v8;
}

// Generated as internal constructor for term rv_vfadd_vv.
pub fn constructor_rv_vfadd_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VfaddVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 863.
    return v8;
}

// Generated as internal constructor for term rv_vfadd_vf.
pub fn constructor_rv_vfadd_vf<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: FReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::freg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VfaddVF, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 868.
    return v8;
}

// Generated as internal constructor for term rv_vfsub_vv.
pub fn constructor_rv_vfsub_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VfsubVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 873.
    return v8;
}

// Generated as internal constructor for term rv_vfsub_vf.
pub fn constructor_rv_vfsub_vf<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: FReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::freg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VfsubVF, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 878.
    return v8;
}

// Generated as internal constructor for term rv_vfrsub_vf.
pub fn constructor_rv_vfrsub_vf<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: FReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::freg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VfrsubVF, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 883.
    return v8;
}

// Generated as internal constructor for term rv_vfmul_vv.
pub fn constructor_rv_vfmul_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VfmulVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 888.
    return v8;
}

// Generated as internal constructor for term rv_vfmul_vf.
pub fn constructor_rv_vfmul_vf<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: FReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::freg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VfmulVF, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 893.
    return v8;
}

// Generated as internal constructor for term rv_vfmacc_vv.
pub fn constructor_rv_vfmacc_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: VReg,
    arg3: &VecOpMasking,
    arg4: VState,
) -> VReg {
    let v6 = C::vreg_to_reg(ctx, arg2);
    let v7 = constructor_vec_alu_rrrr(ctx, &VecAluOpRRRR::VfmaccVV, arg0, arg1, v6, arg3, arg4);
    // Rule at src\isa\riscv64\inst_vector.isle line 901.
    return v7;
}

// Generated as internal constructor for term rv_vfmacc_vf.
pub fn constructor_rv_vfmacc_vf<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: FReg,
    arg3: &VecOpMasking,
    arg4: VState,
) -> VReg {
    let v6 = C::freg_to_reg(ctx, arg2);
    let v7 = constructor_vec_alu_rrrr(ctx, &VecAluOpRRRR::VfmaccVF, arg0, arg1, v6, arg3, arg4);
    // Rule at src\isa\riscv64\inst_vector.isle line 909.
    return v7;
}

// Generated as internal constructor for term rv_vfnmacc_vv.
pub fn constructor_rv_vfnmacc_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: VReg,
    arg3: &VecOpMasking,
    arg4: VState,
) -> VReg {
    let v6 = C::vreg_to_reg(ctx, arg2);
    let v7 = constructor_vec_alu_rrrr(ctx, &VecAluOpRRRR::VfnmaccVV, arg0, arg1, v6, arg3, arg4);
    // Rule at src\isa\riscv64\inst_vector.isle line 917.
    return v7;
}

// Generated as internal constructor for term rv_vfnmacc_vf.
pub fn constructor_rv_vfnmacc_vf<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: FReg,
    arg3: &VecOpMasking,
    arg4: VState,
) -> VReg {
    let v6 = C::freg_to_reg(ctx, arg2);
    let v7 = constructor_vec_alu_rrrr(ctx, &VecAluOpRRRR::VfnmaccVF, arg0, arg1, v6, arg3, arg4);
    // Rule at src\isa\riscv64\inst_vector.isle line 925.
    return v7;
}

// Generated as internal constructor for term rv_vfmsac_vv.
pub fn constructor_rv_vfmsac_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: VReg,
    arg3: &VecOpMasking,
    arg4: VState,
) -> VReg {
    let v6 = C::vreg_to_reg(ctx, arg2);
    let v7 = constructor_vec_alu_rrrr(ctx, &VecAluOpRRRR::VfmsacVV, arg0, arg1, v6, arg3, arg4);
    // Rule at src\isa\riscv64\inst_vector.isle line 933.
    return v7;
}

// Generated as internal constructor for term rv_vfmsac_vf.
pub fn constructor_rv_vfmsac_vf<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: FReg,
    arg3: &VecOpMasking,
    arg4: VState,
) -> VReg {
    let v6 = C::freg_to_reg(ctx, arg2);
    let v7 = constructor_vec_alu_rrrr(ctx, &VecAluOpRRRR::VfmsacVF, arg0, arg1, v6, arg3, arg4);
    // Rule at src\isa\riscv64\inst_vector.isle line 941.
    return v7;
}

// Generated as internal constructor for term rv_vfnmsac_vv.
pub fn constructor_rv_vfnmsac_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: VReg,
    arg3: &VecOpMasking,
    arg4: VState,
) -> VReg {
    let v6 = C::vreg_to_reg(ctx, arg2);
    let v7 = constructor_vec_alu_rrrr(ctx, &VecAluOpRRRR::VfnmsacVV, arg0, arg1, v6, arg3, arg4);
    // Rule at src\isa\riscv64\inst_vector.isle line 949.
    return v7;
}

// Generated as internal constructor for term rv_vfnmsac_vf.
pub fn constructor_rv_vfnmsac_vf<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: FReg,
    arg3: &VecOpMasking,
    arg4: VState,
) -> VReg {
    let v6 = C::freg_to_reg(ctx, arg2);
    let v7 = constructor_vec_alu_rrrr(ctx, &VecAluOpRRRR::VfnmsacVF, arg0, arg1, v6, arg3, arg4);
    // Rule at src\isa\riscv64\inst_vector.isle line 957.
    return v7;
}

// Generated as internal constructor for term rv_vfdiv_vv.
pub fn constructor_rv_vfdiv_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VfdivVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 962.
    return v8;
}

// Generated as internal constructor for term rv_vfdiv_vf.
pub fn constructor_rv_vfdiv_vf<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: FReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::freg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VfdivVF, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 967.
    return v8;
}

// Generated as internal constructor for term rv_vfrdiv_vf.
pub fn constructor_rv_vfrdiv_vf<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: FReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::freg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VfrdivVF, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 972.
    return v8;
}

// Generated as internal constructor for term rv_vfmin_vv.
pub fn constructor_rv_vfmin_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VfminVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 977.
    return v8;
}

// Generated as internal constructor for term rv_vfmax_vv.
pub fn constructor_rv_vfmax_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VfmaxVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 982.
    return v8;
}

// Generated as internal constructor for term rv_vfsgnj_vv.
pub fn constructor_rv_vfsgnj_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VfsgnjVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 988.
    return v8;
}

// Generated as internal constructor for term rv_vfsgnj_vf.
pub fn constructor_rv_vfsgnj_vf<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: FReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::freg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VfsgnjVF, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 993.
    return v8;
}

// Generated as internal constructor for term rv_vfsgnjn_vv.
pub fn constructor_rv_vfsgnjn_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VfsgnjnVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 999.
    return v8;
}

// Generated as internal constructor for term rv_vfneg_v.
pub fn constructor_rv_vfneg_v<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: &VecOpMasking,
    arg2: VState,
) -> VReg {
    let v3 = constructor_rv_vfsgnjn_vv(ctx, arg0, arg0, arg1, arg2);
    // Rule at src\isa\riscv64\inst_vector.isle line 1005.
    return v3;
}

// Generated as internal constructor for term rv_vfsgnjx_vv.
pub fn constructor_rv_vfsgnjx_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VfsgnjxVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1011.
    return v8;
}

// Generated as internal constructor for term rv_vfabs_v.
pub fn constructor_rv_vfabs_v<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: &VecOpMasking,
    arg2: VState,
) -> VReg {
    let v3 = constructor_rv_vfsgnjx_vv(ctx, arg0, arg0, arg1, arg2);
    // Rule at src\isa\riscv64\inst_vector.isle line 1017.
    return v3;
}

// Generated as internal constructor for term rv_vfsqrt_v.
pub fn constructor_rv_vfsqrt_v<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: &VecOpMasking,
    arg2: VState,
) -> VReg {
    let v4 = C::vreg_to_reg(ctx, arg0);
    let v5 = constructor_vec_alu_rr(ctx, &VecAluOpRR::VfsqrtV, v4, arg1, arg2);
    let v6 = C::vreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 1022.
    return v6;
}

// Generated as internal constructor for term rv_vfcvt_xu_f_v.
pub fn constructor_rv_vfcvt_xu_f_v<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: &VecOpMasking,
    arg2: VState,
) -> VReg {
    let v4 = C::vreg_to_reg(ctx, arg0);
    let v5 = constructor_vec_alu_rr(ctx, &VecAluOpRR::VfcvtxufV, v4, arg1, arg2);
    let v6 = C::vreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 1028.
    return v6;
}

// Generated as internal constructor for term rv_vfcvt_x_f_v.
pub fn constructor_rv_vfcvt_x_f_v<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: &VecOpMasking,
    arg2: VState,
) -> VReg {
    let v4 = C::vreg_to_reg(ctx, arg0);
    let v5 = constructor_vec_alu_rr(ctx, &VecAluOpRR::VfcvtxfV, v4, arg1, arg2);
    let v6 = C::vreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 1034.
    return v6;
}

// Generated as internal constructor for term rv_vfcvt_rtz_xu_f_v.
pub fn constructor_rv_vfcvt_rtz_xu_f_v<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: &VecOpMasking,
    arg2: VState,
) -> VReg {
    let v4 = C::vreg_to_reg(ctx, arg0);
    let v5 = constructor_vec_alu_rr(ctx, &VecAluOpRR::VfcvtrtzxufV, v4, arg1, arg2);
    let v6 = C::vreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 1042.
    return v6;
}

// Generated as internal constructor for term rv_vfcvt_rtz_x_f_v.
pub fn constructor_rv_vfcvt_rtz_x_f_v<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: &VecOpMasking,
    arg2: VState,
) -> VReg {
    let v4 = C::vreg_to_reg(ctx, arg0);
    let v5 = constructor_vec_alu_rr(ctx, &VecAluOpRR::VfcvtrtzxfV, v4, arg1, arg2);
    let v6 = C::vreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 1050.
    return v6;
}

// Generated as internal constructor for term rv_vfcvt_f_xu_v.
pub fn constructor_rv_vfcvt_f_xu_v<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: &VecOpMasking,
    arg2: VState,
) -> VReg {
    let v4 = C::vreg_to_reg(ctx, arg0);
    let v5 = constructor_vec_alu_rr(ctx, &VecAluOpRR::VfcvtfxuV, v4, arg1, arg2);
    let v6 = C::vreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 1056.
    return v6;
}

// Generated as internal constructor for term rv_vfcvt_f_x_v.
pub fn constructor_rv_vfcvt_f_x_v<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: &VecOpMasking,
    arg2: VState,
) -> VReg {
    let v4 = C::vreg_to_reg(ctx, arg0);
    let v5 = constructor_vec_alu_rr(ctx, &VecAluOpRR::VfcvtfxV, v4, arg1, arg2);
    let v6 = C::vreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 1062.
    return v6;
}

// Generated as internal constructor for term rv_vfwcvt_f_f_v.
pub fn constructor_rv_vfwcvt_f_f_v<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: &VecOpMasking,
    arg2: VState,
) -> VReg {
    let v4 = C::vreg_to_reg(ctx, arg0);
    let v5 = constructor_vec_alu_rr(ctx, &VecAluOpRR::VfwcvtffV, v4, arg1, arg2);
    let v6 = C::vreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 1068.
    return v6;
}

// Generated as internal constructor for term rv_vfncvt_f_f_w.
pub fn constructor_rv_vfncvt_f_f_w<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: &VecOpMasking,
    arg2: VState,
) -> VReg {
    let v4 = C::vreg_to_reg(ctx, arg0);
    let v5 = constructor_vec_alu_rr(ctx, &VecAluOpRR::VfncvtffW, v4, arg1, arg2);
    let v6 = C::vreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 1074.
    return v6;
}

// Generated as internal constructor for term rv_vslidedown_vx.
pub fn constructor_rv_vslidedown_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VslidedownVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1081.
    return v8;
}

// Generated as internal constructor for term rv_vslidedown_vi.
pub fn constructor_rv_vslidedown_vi<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: UImm5,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = constructor_vec_alu_rr_uimm5(ctx, &VecAluOpRRImm5::VslidedownVI, v5, arg1, arg2, arg3);
    let v7 = C::vreg_new(ctx, v6);
    // Rule at src\isa\riscv64\inst_vector.isle line 1087.
    return v7;
}

// Generated as internal constructor for term rv_vslideup_vvi.
pub fn constructor_rv_vslideup_vvi<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: UImm5,
    arg3: &VecOpMasking,
    arg4: VState,
) -> VReg {
    let v6 = constructor_vec_alu_rrr_uimm5(ctx, &VecAluOpRRRImm5::VslideupVI, arg0, arg1, arg2, arg3, arg4);
    // Rule at src\isa\riscv64\inst_vector.isle line 1095.
    return v6;
}

// Generated as internal constructor for term rv_vslide1up_vx.
pub fn constructor_rv_vslide1up_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: XReg,
    arg3: &VecOpMasking,
    arg4: VState,
) -> VReg {
    let v6 = C::xreg_to_reg(ctx, arg2);
    let v7 = constructor_vec_alu_rrrr(ctx, &VecAluOpRRRR::Vslide1upVX, arg0, arg1, v6, arg3, arg4);
    // Rule at src\isa\riscv64\inst_vector.isle line 1102.
    return v7;
}

// Generated as internal constructor for term rv_vmv_xs.
pub fn constructor_rv_vmv_xs<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VState,
) -> XReg {
    let v3 = C::vreg_to_reg(ctx, arg0);
    let v4 = &constructor_unmasked(ctx);
    let v5 = constructor_vec_alu_rr(ctx, &VecAluOpRR::VmvXS, v3, v4, arg1);
    let v6 = C::xreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 1109.
    return v6;
}

// Generated as internal constructor for term rv_vfmv_fs.
pub fn constructor_rv_vfmv_fs<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VState,
) -> FReg {
    let v3 = C::vreg_to_reg(ctx, arg0);
    let v4 = &constructor_unmasked(ctx);
    let v5 = constructor_vec_alu_rr(ctx, &VecAluOpRR::VfmvFS, v3, v4, arg1);
    let v6 = C::freg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 1116.
    return v6;
}

// Generated as internal constructor for term rv_vmv_sx.
pub fn constructor_rv_vmv_sx<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: VState,
) -> VReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = &constructor_unmasked(ctx);
    let v5 = constructor_vec_alu_rr(ctx, &VecAluOpRR::VmvSX, v3, v4, arg1);
    let v6 = C::vreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 1123.
    return v6;
}

// Generated as internal constructor for term rv_vfmv_sf.
pub fn constructor_rv_vfmv_sf<C: Context>(
    ctx: &mut C,
    arg0: FReg,
    arg1: VState,
) -> VReg {
    let v3 = C::freg_to_reg(ctx, arg0);
    let v4 = &constructor_unmasked(ctx);
    let v5 = constructor_vec_alu_rr(ctx, &VecAluOpRR::VfmvSF, v3, v4, arg1);
    let v6 = C::vreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 1130.
    return v6;
}

// Generated as internal constructor for term rv_vmv_vx.
pub fn constructor_rv_vmv_vx<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: VState,
) -> VReg {
    let v3 = C::xreg_to_reg(ctx, arg0);
    let v4 = &constructor_unmasked(ctx);
    let v5 = constructor_vec_alu_rr(ctx, &VecAluOpRR::VmvVX, v3, v4, arg1);
    let v6 = C::vreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 1137.
    return v6;
}

// Generated as internal constructor for term rv_vfmv_vf.
pub fn constructor_rv_vfmv_vf<C: Context>(
    ctx: &mut C,
    arg0: FReg,
    arg1: VState,
) -> VReg {
    let v3 = C::freg_to_reg(ctx, arg0);
    let v4 = &constructor_unmasked(ctx);
    let v5 = constructor_vec_alu_rr(ctx, &VecAluOpRR::VfmvVF, v3, v4, arg1);
    let v6 = C::vreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 1144.
    return v6;
}

// Generated as internal constructor for term rv_vmv_vi.
pub fn constructor_rv_vmv_vi<C: Context>(
    ctx: &mut C,
    arg0: Imm5,
    arg1: VState,
) -> VReg {
    let v3 = &constructor_unmasked(ctx);
    let v4 = constructor_vec_alu_r_imm5(ctx, &VecAluOpRImm5::VmvVI, arg0, v3, arg1);
    let v5 = C::vreg_new(ctx, v4);
    // Rule at src\isa\riscv64\inst_vector.isle line 1151.
    return v5;
}

// Generated as internal constructor for term rv_vmerge_vvm.
pub fn constructor_rv_vmerge_vvm<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: VReg,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = &constructor_masked(ctx, arg2);
    let v8 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmergeVVM, v5, v6, v7, arg3);
    let v9 = C::vreg_new(ctx, v8);
    // Rule at src\isa\riscv64\inst_vector.isle line 1161.
    return v9;
}

// Generated as internal constructor for term rv_vmerge_vxm.
pub fn constructor_rv_vmerge_vxm<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: VReg,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = &constructor_masked(ctx, arg2);
    let v8 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmergeVXM, v5, v6, v7, arg3);
    let v9 = C::vreg_new(ctx, v8);
    // Rule at src\isa\riscv64\inst_vector.isle line 1170.
    return v9;
}

// Generated as internal constructor for term rv_vfmerge_vfm.
pub fn constructor_rv_vfmerge_vfm<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: FReg,
    arg2: VReg,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::freg_to_reg(ctx, arg1);
    let v7 = &constructor_masked(ctx, arg2);
    let v8 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VfmergeVFM, v5, v6, v7, arg3);
    let v9 = C::vreg_new(ctx, v8);
    // Rule at src\isa\riscv64\inst_vector.isle line 1179.
    return v9;
}

// Generated as internal constructor for term rv_vmerge_vim.
pub fn constructor_rv_vmerge_vim<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: Imm5,
    arg2: VReg,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = &constructor_masked(ctx, arg2);
    let v7 = constructor_vec_alu_rr_imm5(ctx, &VecAluOpRRImm5::VmergeVIM, v5, arg1, v6, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1188.
    return v8;
}

// Generated as internal constructor for term rv_vredminu_vs.
pub fn constructor_rv_vredminu_vs<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VredminuVS, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1196.
    return v8;
}

// Generated as internal constructor for term rv_vredmaxu_vs.
pub fn constructor_rv_vredmaxu_vs<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VredmaxuVS, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1203.
    return v8;
}

// Generated as internal constructor for term rv_vrgather_vv.
pub fn constructor_rv_vrgather_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VrgatherVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1210.
    return v8;
}

// Generated as internal constructor for term rv_vrgather_vx.
pub fn constructor_rv_vrgather_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VrgatherVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1217.
    return v8;
}

// Generated as internal constructor for term rv_vrgather_vi.
pub fn constructor_rv_vrgather_vi<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: UImm5,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = constructor_vec_alu_rr_uimm5(ctx, &VecAluOpRRImm5::VrgatherVI, v5, arg1, arg2, arg3);
    let v7 = C::vreg_new(ctx, v6);
    // Rule at src\isa\riscv64\inst_vector.isle line 1222.
    return v7;
}

// Generated as internal constructor for term rv_vcompress_vm.
pub fn constructor_rv_vcompress_vm<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: VState,
) -> VReg {
    let v4 = C::vreg_to_reg(ctx, arg0);
    let v5 = C::vreg_to_reg(ctx, arg1);
    let v6 = &constructor_unmasked(ctx);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VcompressVM, v4, v5, v6, arg2);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1233.
    return v8;
}

// Generated as internal constructor for term rv_vmseq_vv.
pub fn constructor_rv_vmseq_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmseqVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1238.
    return v8;
}

// Generated as internal constructor for term rv_vmseq_vx.
pub fn constructor_rv_vmseq_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmseqVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1243.
    return v8;
}

// Generated as internal constructor for term rv_vmseq_vi.
pub fn constructor_rv_vmseq_vi<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: Imm5,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = constructor_vec_alu_rr_imm5(ctx, &VecAluOpRRImm5::VmseqVI, v5, arg1, arg2, arg3);
    let v7 = C::vreg_new(ctx, v6);
    // Rule at src\isa\riscv64\inst_vector.isle line 1248.
    return v7;
}

// Generated as internal constructor for term rv_vmsne_vv.
pub fn constructor_rv_vmsne_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmsneVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1253.
    return v8;
}

// Generated as internal constructor for term rv_vmsne_vx.
pub fn constructor_rv_vmsne_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmsneVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1258.
    return v8;
}

// Generated as internal constructor for term rv_vmsne_vi.
pub fn constructor_rv_vmsne_vi<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: Imm5,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = constructor_vec_alu_rr_imm5(ctx, &VecAluOpRRImm5::VmsneVI, v5, arg1, arg2, arg3);
    let v7 = C::vreg_new(ctx, v6);
    // Rule at src\isa\riscv64\inst_vector.isle line 1263.
    return v7;
}

// Generated as internal constructor for term rv_vmsltu_vv.
pub fn constructor_rv_vmsltu_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmsltuVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1268.
    return v8;
}

// Generated as internal constructor for term rv_vmsltu_vx.
pub fn constructor_rv_vmsltu_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmsltuVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1273.
    return v8;
}

// Generated as internal constructor for term rv_vmslt_vv.
pub fn constructor_rv_vmslt_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmsltVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1278.
    return v8;
}

// Generated as internal constructor for term rv_vmslt_vx.
pub fn constructor_rv_vmslt_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmsltVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1283.
    return v8;
}

// Generated as internal constructor for term rv_vmsleu_vv.
pub fn constructor_rv_vmsleu_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmsleuVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1288.
    return v8;
}

// Generated as internal constructor for term rv_vmsleu_vx.
pub fn constructor_rv_vmsleu_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmsleuVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1293.
    return v8;
}

// Generated as internal constructor for term rv_vmsleu_vi.
pub fn constructor_rv_vmsleu_vi<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: Imm5,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = constructor_vec_alu_rr_imm5(ctx, &VecAluOpRRImm5::VmsleuVI, v5, arg1, arg2, arg3);
    let v7 = C::vreg_new(ctx, v6);
    // Rule at src\isa\riscv64\inst_vector.isle line 1298.
    return v7;
}

// Generated as internal constructor for term rv_vmsle_vv.
pub fn constructor_rv_vmsle_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmsleVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1303.
    return v8;
}

// Generated as internal constructor for term rv_vmsle_vx.
pub fn constructor_rv_vmsle_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmsleVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1308.
    return v8;
}

// Generated as internal constructor for term rv_vmsle_vi.
pub fn constructor_rv_vmsle_vi<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: Imm5,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = constructor_vec_alu_rr_imm5(ctx, &VecAluOpRRImm5::VmsleVI, v5, arg1, arg2, arg3);
    let v7 = C::vreg_new(ctx, v6);
    // Rule at src\isa\riscv64\inst_vector.isle line 1313.
    return v7;
}

// Generated as internal constructor for term rv_vmsgtu_vv.
pub fn constructor_rv_vmsgtu_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v4 = constructor_rv_vmsltu_vv(ctx, arg1, arg0, arg2, arg3);
    // Rule at src\isa\riscv64\inst_vector.isle line 1319.
    return v4;
}

// Generated as internal constructor for term rv_vmsgtu_vx.
pub fn constructor_rv_vmsgtu_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmsgtuVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1323.
    return v8;
}

// Generated as internal constructor for term rv_vmsgtu_vi.
pub fn constructor_rv_vmsgtu_vi<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: Imm5,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = constructor_vec_alu_rr_imm5(ctx, &VecAluOpRRImm5::VmsgtuVI, v5, arg1, arg2, arg3);
    let v7 = C::vreg_new(ctx, v6);
    // Rule at src\isa\riscv64\inst_vector.isle line 1328.
    return v7;
}

// Generated as internal constructor for term rv_vmsgt_vv.
pub fn constructor_rv_vmsgt_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v4 = constructor_rv_vmslt_vv(ctx, arg1, arg0, arg2, arg3);
    // Rule at src\isa\riscv64\inst_vector.isle line 1334.
    return v4;
}

// Generated as internal constructor for term rv_vmsgt_vx.
pub fn constructor_rv_vmsgt_vx<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: XReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::xreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmsgtVX, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1338.
    return v8;
}

// Generated as internal constructor for term rv_vmsgt_vi.
pub fn constructor_rv_vmsgt_vi<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: Imm5,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = constructor_vec_alu_rr_imm5(ctx, &VecAluOpRRImm5::VmsgtVI, v5, arg1, arg2, arg3);
    let v7 = C::vreg_new(ctx, v6);
    // Rule at src\isa\riscv64\inst_vector.isle line 1343.
    return v7;
}

// Generated as internal constructor for term rv_vmsgeu_vv.
pub fn constructor_rv_vmsgeu_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v4 = constructor_rv_vmsleu_vv(ctx, arg1, arg0, arg2, arg3);
    // Rule at src\isa\riscv64\inst_vector.isle line 1349.
    return v4;
}

// Generated as internal constructor for term rv_vmsge_vv.
pub fn constructor_rv_vmsge_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v4 = constructor_rv_vmsle_vv(ctx, arg1, arg0, arg2, arg3);
    // Rule at src\isa\riscv64\inst_vector.isle line 1354.
    return v4;
}

// Generated as internal constructor for term rv_vmfeq_vv.
pub fn constructor_rv_vmfeq_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmfeqVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1358.
    return v8;
}

// Generated as internal constructor for term rv_vmfeq_vf.
pub fn constructor_rv_vmfeq_vf<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: FReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::freg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmfeqVF, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1363.
    return v8;
}

// Generated as internal constructor for term rv_vmfne_vv.
pub fn constructor_rv_vmfne_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmfneVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1368.
    return v8;
}

// Generated as internal constructor for term rv_vmfne_vf.
pub fn constructor_rv_vmfne_vf<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: FReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::freg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmfneVF, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1373.
    return v8;
}

// Generated as internal constructor for term rv_vmflt_vv.
pub fn constructor_rv_vmflt_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmfltVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1378.
    return v8;
}

// Generated as internal constructor for term rv_vmflt_vf.
pub fn constructor_rv_vmflt_vf<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: FReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::freg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmfltVF, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1383.
    return v8;
}

// Generated as internal constructor for term rv_vmfle_vv.
pub fn constructor_rv_vmfle_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::vreg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmfleVV, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1388.
    return v8;
}

// Generated as internal constructor for term rv_vmfle_vf.
pub fn constructor_rv_vmfle_vf<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: FReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::freg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmfleVF, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1393.
    return v8;
}

// Generated as internal constructor for term rv_vmfgt_vv.
pub fn constructor_rv_vmfgt_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v4 = constructor_rv_vmflt_vv(ctx, arg1, arg0, arg2, arg3);
    // Rule at src\isa\riscv64\inst_vector.isle line 1399.
    return v4;
}

// Generated as internal constructor for term rv_vmfgt_vf.
pub fn constructor_rv_vmfgt_vf<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: FReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::freg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmfgtVF, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1403.
    return v8;
}

// Generated as internal constructor for term rv_vmfge_vv.
pub fn constructor_rv_vmfge_vv<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v4 = constructor_rv_vmfle_vv(ctx, arg1, arg0, arg2, arg3);
    // Rule at src\isa\riscv64\inst_vector.isle line 1409.
    return v4;
}

// Generated as internal constructor for term rv_vmfge_vf.
pub fn constructor_rv_vmfge_vf<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: FReg,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = C::freg_to_reg(ctx, arg1);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmfgeVF, v5, v6, arg2, arg3);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1413.
    return v8;
}

// Generated as internal constructor for term rv_vzext_vf2.
pub fn constructor_rv_vzext_vf2<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: &VecOpMasking,
    arg2: VState,
) -> VReg {
    let v4 = C::vreg_to_reg(ctx, arg0);
    let v5 = constructor_vec_alu_rr(ctx, &VecAluOpRR::VzextVF2, v4, arg1, arg2);
    let v6 = C::vreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 1419.
    return v6;
}

// Generated as internal constructor for term rv_vzext_vf4.
pub fn constructor_rv_vzext_vf4<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: &VecOpMasking,
    arg2: VState,
) -> VReg {
    let v4 = C::vreg_to_reg(ctx, arg0);
    let v5 = constructor_vec_alu_rr(ctx, &VecAluOpRR::VzextVF4, v4, arg1, arg2);
    let v6 = C::vreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 1425.
    return v6;
}

// Generated as internal constructor for term rv_vzext_vf8.
pub fn constructor_rv_vzext_vf8<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: &VecOpMasking,
    arg2: VState,
) -> VReg {
    let v4 = C::vreg_to_reg(ctx, arg0);
    let v5 = constructor_vec_alu_rr(ctx, &VecAluOpRR::VzextVF8, v4, arg1, arg2);
    let v6 = C::vreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 1431.
    return v6;
}

// Generated as internal constructor for term rv_vsext_vf2.
pub fn constructor_rv_vsext_vf2<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: &VecOpMasking,
    arg2: VState,
) -> VReg {
    let v4 = C::vreg_to_reg(ctx, arg0);
    let v5 = constructor_vec_alu_rr(ctx, &VecAluOpRR::VsextVF2, v4, arg1, arg2);
    let v6 = C::vreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 1437.
    return v6;
}

// Generated as internal constructor for term rv_vsext_vf4.
pub fn constructor_rv_vsext_vf4<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: &VecOpMasking,
    arg2: VState,
) -> VReg {
    let v4 = C::vreg_to_reg(ctx, arg0);
    let v5 = constructor_vec_alu_rr(ctx, &VecAluOpRR::VsextVF4, v4, arg1, arg2);
    let v6 = C::vreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 1443.
    return v6;
}

// Generated as internal constructor for term rv_vsext_vf8.
pub fn constructor_rv_vsext_vf8<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: &VecOpMasking,
    arg2: VState,
) -> VReg {
    let v4 = C::vreg_to_reg(ctx, arg0);
    let v5 = constructor_vec_alu_rr(ctx, &VecAluOpRR::VsextVF8, v4, arg1, arg2);
    let v6 = C::vreg_new(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 1449.
    return v6;
}

// Generated as internal constructor for term rv_vnclip_wi.
pub fn constructor_rv_vnclip_wi<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: UImm5,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = constructor_vec_alu_rr_uimm5(ctx, &VecAluOpRRImm5::VnclipWI, v5, arg1, arg2, arg3);
    let v7 = C::vreg_new(ctx, v6);
    // Rule at src\isa\riscv64\inst_vector.isle line 1456.
    return v7;
}

// Generated as internal constructor for term rv_vnclipu_wi.
pub fn constructor_rv_vnclipu_wi<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: UImm5,
    arg2: &VecOpMasking,
    arg3: VState,
) -> VReg {
    let v5 = C::vreg_to_reg(ctx, arg0);
    let v6 = constructor_vec_alu_rr_uimm5(ctx, &VecAluOpRRImm5::VnclipuWI, v5, arg1, arg2, arg3);
    let v7 = C::vreg_new(ctx, v6);
    // Rule at src\isa\riscv64\inst_vector.isle line 1463.
    return v7;
}

// Generated as internal constructor for term rv_vmand_mm.
pub fn constructor_rv_vmand_mm<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: VState,
) -> VReg {
    let v4 = C::vreg_to_reg(ctx, arg0);
    let v5 = C::vreg_to_reg(ctx, arg1);
    let v6 = &constructor_unmasked(ctx);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmandMM, v4, v5, v6, arg2);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1470.
    return v8;
}

// Generated as internal constructor for term rv_vmor_mm.
pub fn constructor_rv_vmor_mm<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: VState,
) -> VReg {
    let v4 = C::vreg_to_reg(ctx, arg0);
    let v5 = C::vreg_to_reg(ctx, arg1);
    let v6 = &constructor_unmasked(ctx);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmorMM, v4, v5, v6, arg2);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1477.
    return v8;
}

// Generated as internal constructor for term rv_vmnand_mm.
pub fn constructor_rv_vmnand_mm<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: VState,
) -> VReg {
    let v4 = C::vreg_to_reg(ctx, arg0);
    let v5 = C::vreg_to_reg(ctx, arg1);
    let v6 = &constructor_unmasked(ctx);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmnandMM, v4, v5, v6, arg2);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1484.
    return v8;
}

// Generated as internal constructor for term rv_vmnot_m.
pub fn constructor_rv_vmnot_m<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VState,
) -> VReg {
    let v2 = constructor_rv_vmnand_mm(ctx, arg0, arg0, arg1);
    // Rule at src\isa\riscv64\inst_vector.isle line 1492.
    return v2;
}

// Generated as internal constructor for term rv_vmnor_mm.
pub fn constructor_rv_vmnor_mm<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: VReg,
    arg2: VState,
) -> VReg {
    let v4 = C::vreg_to_reg(ctx, arg0);
    let v5 = C::vreg_to_reg(ctx, arg1);
    let v6 = &constructor_unmasked(ctx);
    let v7 = constructor_vec_alu_rrr(ctx, &VecAluOpRRR::VmnorMM, v4, v5, v6, arg2);
    let v8 = C::vreg_new(ctx, v7);
    // Rule at src\isa\riscv64\inst_vector.isle line 1498.
    return v8;
}

// Generated as internal constructor for term gen_extractlane.
pub fn constructor_gen_extractlane<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: VReg,
    arg2: u8,
) -> Reg {
    let v1 = C::ty_vec_fits_in_register(ctx, arg0);
    if let Some(v2) = v1 {
        if arg2 == 0x0_u8 {
            let v5 = C::ty_vector_float(ctx, v2);
            if let Some(v6) = v5 {
                let v7 = C::vstate_from_type(ctx, v2);
                let v8 = constructor_rv_vfmv_fs(ctx, arg1, v7);
                let v9 = C::freg_to_reg(ctx, v8);
                // Rule at src\isa\riscv64\inst_vector.isle line 1506.
                return v9;
            }
            let v10 = C::ty_vector_not_float(ctx, v2);
            if let Some(v11) = v10 {
                let v7 = C::vstate_from_type(ctx, v2);
                let v12 = constructor_rv_vmv_xs(ctx, arg1, v7);
                let v13 = C::xreg_to_reg(ctx, v12);
                // Rule at src\isa\riscv64\inst_vector.isle line 1511.
                return v13;
            }
        }
        let v14 = C::uimm5_from_u8(ctx, arg2);
        if let Some(v15) = v14 {
            let v16 = &constructor_unmasked(ctx);
            let v7 = C::vstate_from_type(ctx, v2);
            let v17 = constructor_rv_vslidedown_vi(ctx, arg1, v15, v16, v7);
            let v19 = constructor_gen_extractlane(ctx, v2, v17, 0x0_u8);
            // Rule at src\isa\riscv64\inst_vector.isle line 1518.
            return v19;
        }
        let v21 = C::u8_into_u64(ctx, arg2);
        let v22 = constructor_imm(ctx, I64, v21);
        let v23 = C::xreg_new(ctx, v22);
        let v16 = &constructor_unmasked(ctx);
        let v7 = C::vstate_from_type(ctx, v2);
        let v24 = constructor_rv_vslidedown_vx(ctx, arg1, v23, v16, v7);
        let v25 = constructor_gen_extractlane(ctx, v2, v24, 0x0_u8);
        // Rule at src\isa\riscv64\inst_vector.isle line 1522.
        return v25;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "gen_extractlane", "src\\isa\\riscv64\\inst_vector.isle line 1503")
}

// Generated as internal constructor for term gen_vec_mask.
pub fn constructor_gen_vec_mask<C: Context>(
    ctx: &mut C,
    arg0: u64,
) -> VReg {
    let v1 = C::imm5_from_u64(ctx, arg0);
    if let Some(v2) = v1 {
        let v4 = C::vstate_from_type(ctx, I64X2);
        let v5 = constructor_rv_vmv_vi(ctx, v2, v4);
        // Rule at src\isa\riscv64\inst_vector.isle line 1532.
        return v5;
    }
    let v7 = constructor_imm(ctx, I64, arg0);
    let v8 = C::xreg_new(ctx, v7);
    let v4 = C::vstate_from_type(ctx, I64X2);
    let v9 = constructor_rv_vmv_sx(ctx, v8, v4);
    // Rule at src\isa\riscv64\inst_vector.isle line 1537.
    return v9;
}

// Generated as internal constructor for term gen_constant.
pub fn constructor_gen_constant<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: VCodeConstant,
) -> VReg {
    let v3 = C::gen_const_amode(ctx, arg1);
    let v2 = &constructor_element_width_from_type(ctx, arg0);
    let v4 = VecAMode::UnitStride {
        base: v3,
    };
    let v5 = C::mem_flags_trusted(ctx);
    let v6 = &constructor_unmasked(ctx);
    let v7 = C::vstate_from_type(ctx, arg0);
    let v8 = constructor_vec_load(ctx, v2, &v4, v5, v6, v7);
    let v9 = C::vreg_new(ctx, v8);
    // Rule at src\isa\riscv64\inst_vector.isle line 1548.
    return v9;
}

// Generated as internal constructor for term gen_slidedown_half.
pub fn constructor_gen_slidedown_half<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: VReg,
) -> VReg {
    let v1 = C::ty_vec_fits_in_register(ctx, arg0);
    if let Some(v2) = v1 {
        let v4 = C::ty_lane_count(ctx, v2);
        let v6 = C::u64_checked_div(ctx, v4, 0x2_u64);
        if let Some(v7) = v6 {
            let v8 = C::uimm5_from_u64(ctx, v7);
            if let Some(v9) = v8 {
                let v10 = &constructor_unmasked(ctx);
                let v11 = C::vstate_from_type(ctx, v2);
                let v12 = constructor_rv_vslidedown_vi(ctx, arg1, v9, v10, v11);
                // Rule at src\isa\riscv64\inst_vector.isle line 1561.
                return v12;
            }
            let v14 = constructor_imm(ctx, I64, v7);
            let v15 = C::xreg_new(ctx, v14);
            let v10 = &constructor_unmasked(ctx);
            let v11 = C::vstate_from_type(ctx, v2);
            let v16 = constructor_rv_vslidedown_vx(ctx, arg1, v15, v10, v11);
            // Rule at src\isa\riscv64\inst_vector.isle line 1566.
            return v16;
        }
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "gen_slidedown_half", "src\\isa\\riscv64\\inst_vector.isle line 1558")
}

// Generated as internal constructor for term gen_expand_mask.
pub fn constructor_gen_expand_mask<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: VReg,
) -> VReg {
    let v3 = C::i8_to_imm5(ctx, 0_i8);
    if let Some(v4) = v3 {
        let v6 = C::i8_to_imm5(ctx, -1_i8);
        if let Some(v7) = v6 {
            let v8 = C::vstate_from_type(ctx, arg0);
            let v9 = constructor_rv_vmv_vi(ctx, v4, v8);
            let v10 = constructor_rv_vmerge_vim(ctx, v9, v7, arg1, v8);
            // Rule at src\isa\riscv64\inst_vector.isle line 1574.
            return v10;
        }
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "gen_expand_mask", "src\\isa\\riscv64\\inst_vector.isle line 1573")
}

// Generated as internal constructor for term gen_icmp_mask.
pub fn constructor_gen_icmp_mask<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &IntCC,
    arg2: Value,
    arg3: Value,
) -> VReg {
    let v1 = C::ty_vec_fits_in_register(ctx, arg0);
    if let Some(v2) = v1 {
        match arg1 {
            &IntCC::Equal => {
                let v29 = constructor_replicated_imm5(ctx, arg2);
                if let Some(v30) = v29 {
                    let v23 = constructor_put_in_vreg(ctx, arg3);
                    let v8 = &constructor_unmasked(ctx);
                    let v9 = C::vstate_from_type(ctx, v2);
                    let v31 = constructor_rv_vmseq_vi(ctx, v23, v30, v8, v9);
                    // Rule at src\isa\riscv64\inst_vector.isle line 1599.
                    return v31;
                }
                let v26 = constructor_replicated_imm5(ctx, arg3);
                if let Some(v27) = v26 {
                    let v6 = constructor_put_in_vreg(ctx, arg2);
                    let v8 = &constructor_unmasked(ctx);
                    let v9 = C::vstate_from_type(ctx, v2);
                    let v28 = constructor_rv_vmseq_vi(ctx, v6, v27, v8, v9);
                    // Rule at src\isa\riscv64\inst_vector.isle line 1595.
                    return v28;
                }
                let v18 = C::def_inst(ctx, arg2);
                if let Some(v19) = v18 {
                    let v20 = &C::inst_data_value(ctx, v19);
                    if let &InstructionData::Unary {
                        opcode: ref v21,
                        arg: v22,
                    } = v20 {
                        if let &Opcode::Splat = v21 {
                            let v23 = constructor_put_in_vreg(ctx, arg3);
                            let v24 = constructor_put_in_xreg(ctx, v22);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v25 = constructor_rv_vmseq_vx(ctx, v23, v24, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1592.
                            return v25;
                        }
                    }
                }
                let v11 = C::def_inst(ctx, arg3);
                if let Some(v12) = v11 {
                    let v13 = &C::inst_data_value(ctx, v12);
                    if let &InstructionData::Unary {
                        opcode: ref v14,
                        arg: v15,
                    } = v13 {
                        if let &Opcode::Splat = v14 {
                            let v6 = constructor_put_in_vreg(ctx, arg2);
                            let v16 = constructor_put_in_xreg(ctx, v15);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v17 = constructor_rv_vmseq_vx(ctx, v6, v16, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1589.
                            return v17;
                        }
                    }
                }
                let v6 = constructor_put_in_vreg(ctx, arg2);
                let v7 = constructor_put_in_vreg(ctx, arg3);
                let v8 = &constructor_unmasked(ctx);
                let v9 = C::vstate_from_type(ctx, v2);
                let v10 = constructor_rv_vmseq_vv(ctx, v6, v7, v8, v9);
                // Rule at src\isa\riscv64\inst_vector.isle line 1586.
                return v10;
            }
            &IntCC::NotEqual => {
                let v29 = constructor_replicated_imm5(ctx, arg2);
                if let Some(v30) = v29 {
                    let v23 = constructor_put_in_vreg(ctx, arg3);
                    let v8 = &constructor_unmasked(ctx);
                    let v9 = C::vstate_from_type(ctx, v2);
                    let v36 = constructor_rv_vmsne_vi(ctx, v23, v30, v8, v9);
                    // Rule at src\isa\riscv64\inst_vector.isle line 1618.
                    return v36;
                }
                let v26 = constructor_replicated_imm5(ctx, arg3);
                if let Some(v27) = v26 {
                    let v6 = constructor_put_in_vreg(ctx, arg2);
                    let v8 = &constructor_unmasked(ctx);
                    let v9 = C::vstate_from_type(ctx, v2);
                    let v35 = constructor_rv_vmsne_vi(ctx, v6, v27, v8, v9);
                    // Rule at src\isa\riscv64\inst_vector.isle line 1614.
                    return v35;
                }
                let v18 = C::def_inst(ctx, arg2);
                if let Some(v19) = v18 {
                    let v20 = &C::inst_data_value(ctx, v19);
                    if let &InstructionData::Unary {
                        opcode: ref v21,
                        arg: v22,
                    } = v20 {
                        if let &Opcode::Splat = v21 {
                            let v23 = constructor_put_in_vreg(ctx, arg3);
                            let v24 = constructor_put_in_xreg(ctx, v22);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v34 = constructor_rv_vmsne_vx(ctx, v23, v24, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1611.
                            return v34;
                        }
                    }
                }
                let v11 = C::def_inst(ctx, arg3);
                if let Some(v12) = v11 {
                    let v13 = &C::inst_data_value(ctx, v12);
                    if let &InstructionData::Unary {
                        opcode: ref v14,
                        arg: v15,
                    } = v13 {
                        if let &Opcode::Splat = v14 {
                            let v6 = constructor_put_in_vreg(ctx, arg2);
                            let v16 = constructor_put_in_xreg(ctx, v15);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v33 = constructor_rv_vmsne_vx(ctx, v6, v16, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1608.
                            return v33;
                        }
                    }
                }
                let v6 = constructor_put_in_vreg(ctx, arg2);
                let v7 = constructor_put_in_vreg(ctx, arg3);
                let v8 = &constructor_unmasked(ctx);
                let v9 = C::vstate_from_type(ctx, v2);
                let v32 = constructor_rv_vmsne_vv(ctx, v6, v7, v8, v9);
                // Rule at src\isa\riscv64\inst_vector.isle line 1605.
                return v32;
            }
            &IntCC::SignedGreaterThan => {
                let v26 = constructor_replicated_imm5(ctx, arg3);
                if let Some(v27) = v26 {
                    let v6 = constructor_put_in_vreg(ctx, arg2);
                    let v8 = &constructor_unmasked(ctx);
                    let v9 = C::vstate_from_type(ctx, v2);
                    let v58 = constructor_rv_vmsgt_vi(ctx, v6, v27, v8, v9);
                    // Rule at src\isa\riscv64\inst_vector.isle line 1702.
                    return v58;
                }
                let v18 = C::def_inst(ctx, arg2);
                if let Some(v19) = v18 {
                    let v20 = &C::inst_data_value(ctx, v19);
                    if let &InstructionData::Unary {
                        opcode: ref v21,
                        arg: v22,
                    } = v20 {
                        if let &Opcode::Splat = v21 {
                            let v23 = constructor_put_in_vreg(ctx, arg3);
                            let v24 = constructor_put_in_xreg(ctx, v22);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v57 = constructor_rv_vmslt_vx(ctx, v23, v24, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1699.
                            return v57;
                        }
                    }
                }
                let v11 = C::def_inst(ctx, arg3);
                if let Some(v12) = v11 {
                    let v13 = &C::inst_data_value(ctx, v12);
                    if let &InstructionData::Unary {
                        opcode: ref v14,
                        arg: v15,
                    } = v13 {
                        if let &Opcode::Splat = v14 {
                            let v6 = constructor_put_in_vreg(ctx, arg2);
                            let v16 = constructor_put_in_xreg(ctx, v15);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v56 = constructor_rv_vmsgt_vx(ctx, v6, v16, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1696.
                            return v56;
                        }
                    }
                }
                let v6 = constructor_put_in_vreg(ctx, arg2);
                let v7 = constructor_put_in_vreg(ctx, arg3);
                let v8 = &constructor_unmasked(ctx);
                let v9 = C::vstate_from_type(ctx, v2);
                let v55 = constructor_rv_vmsgt_vv(ctx, v6, v7, v8, v9);
                // Rule at src\isa\riscv64\inst_vector.isle line 1693.
                return v55;
            }
            &IntCC::SignedGreaterThanOrEqual => {
                let v29 = constructor_replicated_imm5(ctx, arg2);
                if let Some(v30) = v29 {
                    let v23 = constructor_put_in_vreg(ctx, arg3);
                    let v8 = &constructor_unmasked(ctx);
                    let v9 = C::vstate_from_type(ctx, v2);
                    let v64 = constructor_rv_vmsle_vi(ctx, v23, v30, v8, v9);
                    // Rule at src\isa\riscv64\inst_vector.isle line 1726.
                    return v64;
                }
                let v18 = C::def_inst(ctx, arg2);
                if let Some(v19) = v18 {
                    let v20 = &C::inst_data_value(ctx, v19);
                    if let &InstructionData::Unary {
                        opcode: ref v21,
                        arg: v22,
                    } = v20 {
                        if let &Opcode::Splat = v21 {
                            let v23 = constructor_put_in_vreg(ctx, arg3);
                            let v24 = constructor_put_in_xreg(ctx, v22);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v63 = constructor_rv_vmsle_vx(ctx, v23, v24, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1723.
                            return v63;
                        }
                    }
                }
                let v6 = constructor_put_in_vreg(ctx, arg2);
                let v7 = constructor_put_in_vreg(ctx, arg3);
                let v8 = &constructor_unmasked(ctx);
                let v9 = C::vstate_from_type(ctx, v2);
                let v62 = constructor_rv_vmsge_vv(ctx, v6, v7, v8, v9);
                // Rule at src\isa\riscv64\inst_vector.isle line 1720.
                return v62;
            }
            &IntCC::SignedLessThan => {
                let v29 = constructor_replicated_imm5(ctx, arg2);
                if let Some(v30) = v29 {
                    let v23 = constructor_put_in_vreg(ctx, arg3);
                    let v8 = &constructor_unmasked(ctx);
                    let v9 = C::vstate_from_type(ctx, v2);
                    let v44 = constructor_rv_vmsgt_vi(ctx, v23, v30, v8, v9);
                    // Rule at src\isa\riscv64\inst_vector.isle line 1648.
                    return v44;
                }
                let v18 = C::def_inst(ctx, arg2);
                if let Some(v19) = v18 {
                    let v20 = &C::inst_data_value(ctx, v19);
                    if let &InstructionData::Unary {
                        opcode: ref v21,
                        arg: v22,
                    } = v20 {
                        if let &Opcode::Splat = v21 {
                            let v23 = constructor_put_in_vreg(ctx, arg3);
                            let v24 = constructor_put_in_xreg(ctx, v22);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v43 = constructor_rv_vmsgt_vx(ctx, v23, v24, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1645.
                            return v43;
                        }
                    }
                }
                let v11 = C::def_inst(ctx, arg3);
                if let Some(v12) = v11 {
                    let v13 = &C::inst_data_value(ctx, v12);
                    if let &InstructionData::Unary {
                        opcode: ref v14,
                        arg: v15,
                    } = v13 {
                        if let &Opcode::Splat = v14 {
                            let v6 = constructor_put_in_vreg(ctx, arg2);
                            let v16 = constructor_put_in_xreg(ctx, v15);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v42 = constructor_rv_vmslt_vx(ctx, v6, v16, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1642.
                            return v42;
                        }
                    }
                }
                let v6 = constructor_put_in_vreg(ctx, arg2);
                let v7 = constructor_put_in_vreg(ctx, arg3);
                let v8 = &constructor_unmasked(ctx);
                let v9 = C::vstate_from_type(ctx, v2);
                let v41 = constructor_rv_vmslt_vv(ctx, v6, v7, v8, v9);
                // Rule at src\isa\riscv64\inst_vector.isle line 1639.
                return v41;
            }
            &IntCC::SignedLessThanOrEqual => {
                let v26 = constructor_replicated_imm5(ctx, arg3);
                if let Some(v27) = v26 {
                    let v6 = constructor_put_in_vreg(ctx, arg2);
                    let v8 = &constructor_unmasked(ctx);
                    let v9 = C::vstate_from_type(ctx, v2);
                    let v50 = constructor_rv_vmsle_vi(ctx, v6, v27, v8, v9);
                    // Rule at src\isa\riscv64\inst_vector.isle line 1672.
                    return v50;
                }
                let v11 = C::def_inst(ctx, arg3);
                if let Some(v12) = v11 {
                    let v13 = &C::inst_data_value(ctx, v12);
                    if let &InstructionData::Unary {
                        opcode: ref v14,
                        arg: v15,
                    } = v13 {
                        if let &Opcode::Splat = v14 {
                            let v6 = constructor_put_in_vreg(ctx, arg2);
                            let v16 = constructor_put_in_xreg(ctx, v15);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v49 = constructor_rv_vmsle_vx(ctx, v6, v16, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1669.
                            return v49;
                        }
                    }
                }
                let v6 = constructor_put_in_vreg(ctx, arg2);
                let v7 = constructor_put_in_vreg(ctx, arg3);
                let v8 = &constructor_unmasked(ctx);
                let v9 = C::vstate_from_type(ctx, v2);
                let v48 = constructor_rv_vmsle_vv(ctx, v6, v7, v8, v9);
                // Rule at src\isa\riscv64\inst_vector.isle line 1666.
                return v48;
            }
            &IntCC::UnsignedGreaterThan => {
                let v26 = constructor_replicated_imm5(ctx, arg3);
                if let Some(v27) = v26 {
                    let v6 = constructor_put_in_vreg(ctx, arg2);
                    let v8 = &constructor_unmasked(ctx);
                    let v9 = C::vstate_from_type(ctx, v2);
                    let v54 = constructor_rv_vmsgtu_vi(ctx, v6, v27, v8, v9);
                    // Rule at src\isa\riscv64\inst_vector.isle line 1687.
                    return v54;
                }
                let v18 = C::def_inst(ctx, arg2);
                if let Some(v19) = v18 {
                    let v20 = &C::inst_data_value(ctx, v19);
                    if let &InstructionData::Unary {
                        opcode: ref v21,
                        arg: v22,
                    } = v20 {
                        if let &Opcode::Splat = v21 {
                            let v23 = constructor_put_in_vreg(ctx, arg3);
                            let v24 = constructor_put_in_xreg(ctx, v22);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v53 = constructor_rv_vmsltu_vx(ctx, v23, v24, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1684.
                            return v53;
                        }
                    }
                }
                let v11 = C::def_inst(ctx, arg3);
                if let Some(v12) = v11 {
                    let v13 = &C::inst_data_value(ctx, v12);
                    if let &InstructionData::Unary {
                        opcode: ref v14,
                        arg: v15,
                    } = v13 {
                        if let &Opcode::Splat = v14 {
                            let v6 = constructor_put_in_vreg(ctx, arg2);
                            let v16 = constructor_put_in_xreg(ctx, v15);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v52 = constructor_rv_vmsgtu_vx(ctx, v6, v16, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1681.
                            return v52;
                        }
                    }
                }
                let v6 = constructor_put_in_vreg(ctx, arg2);
                let v7 = constructor_put_in_vreg(ctx, arg3);
                let v8 = &constructor_unmasked(ctx);
                let v9 = C::vstate_from_type(ctx, v2);
                let v51 = constructor_rv_vmsgtu_vv(ctx, v6, v7, v8, v9);
                // Rule at src\isa\riscv64\inst_vector.isle line 1678.
                return v51;
            }
            &IntCC::UnsignedGreaterThanOrEqual => {
                let v29 = constructor_replicated_imm5(ctx, arg2);
                if let Some(v30) = v29 {
                    let v23 = constructor_put_in_vreg(ctx, arg3);
                    let v8 = &constructor_unmasked(ctx);
                    let v9 = C::vstate_from_type(ctx, v2);
                    let v61 = constructor_rv_vmsleu_vi(ctx, v23, v30, v8, v9);
                    // Rule at src\isa\riscv64\inst_vector.isle line 1714.
                    return v61;
                }
                let v18 = C::def_inst(ctx, arg2);
                if let Some(v19) = v18 {
                    let v20 = &C::inst_data_value(ctx, v19);
                    if let &InstructionData::Unary {
                        opcode: ref v21,
                        arg: v22,
                    } = v20 {
                        if let &Opcode::Splat = v21 {
                            let v23 = constructor_put_in_vreg(ctx, arg3);
                            let v24 = constructor_put_in_xreg(ctx, v22);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v60 = constructor_rv_vmsleu_vx(ctx, v23, v24, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1711.
                            return v60;
                        }
                    }
                }
                let v6 = constructor_put_in_vreg(ctx, arg2);
                let v7 = constructor_put_in_vreg(ctx, arg3);
                let v8 = &constructor_unmasked(ctx);
                let v9 = C::vstate_from_type(ctx, v2);
                let v59 = constructor_rv_vmsgeu_vv(ctx, v6, v7, v8, v9);
                // Rule at src\isa\riscv64\inst_vector.isle line 1708.
                return v59;
            }
            &IntCC::UnsignedLessThan => {
                let v29 = constructor_replicated_imm5(ctx, arg2);
                if let Some(v30) = v29 {
                    let v23 = constructor_put_in_vreg(ctx, arg3);
                    let v8 = &constructor_unmasked(ctx);
                    let v9 = C::vstate_from_type(ctx, v2);
                    let v40 = constructor_rv_vmsgtu_vi(ctx, v23, v30, v8, v9);
                    // Rule at src\isa\riscv64\inst_vector.isle line 1633.
                    return v40;
                }
                let v18 = C::def_inst(ctx, arg2);
                if let Some(v19) = v18 {
                    let v20 = &C::inst_data_value(ctx, v19);
                    if let &InstructionData::Unary {
                        opcode: ref v21,
                        arg: v22,
                    } = v20 {
                        if let &Opcode::Splat = v21 {
                            let v23 = constructor_put_in_vreg(ctx, arg3);
                            let v24 = constructor_put_in_xreg(ctx, v22);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v39 = constructor_rv_vmsgtu_vx(ctx, v23, v24, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1630.
                            return v39;
                        }
                    }
                }
                let v11 = C::def_inst(ctx, arg3);
                if let Some(v12) = v11 {
                    let v13 = &C::inst_data_value(ctx, v12);
                    if let &InstructionData::Unary {
                        opcode: ref v14,
                        arg: v15,
                    } = v13 {
                        if let &Opcode::Splat = v14 {
                            let v6 = constructor_put_in_vreg(ctx, arg2);
                            let v16 = constructor_put_in_xreg(ctx, v15);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v38 = constructor_rv_vmsltu_vx(ctx, v6, v16, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1627.
                            return v38;
                        }
                    }
                }
                let v6 = constructor_put_in_vreg(ctx, arg2);
                let v7 = constructor_put_in_vreg(ctx, arg3);
                let v8 = &constructor_unmasked(ctx);
                let v9 = C::vstate_from_type(ctx, v2);
                let v37 = constructor_rv_vmsltu_vv(ctx, v6, v7, v8, v9);
                // Rule at src\isa\riscv64\inst_vector.isle line 1624.
                return v37;
            }
            &IntCC::UnsignedLessThanOrEqual => {
                let v26 = constructor_replicated_imm5(ctx, arg3);
                if let Some(v27) = v26 {
                    let v6 = constructor_put_in_vreg(ctx, arg2);
                    let v8 = &constructor_unmasked(ctx);
                    let v9 = C::vstate_from_type(ctx, v2);
                    let v47 = constructor_rv_vmsleu_vi(ctx, v6, v27, v8, v9);
                    // Rule at src\isa\riscv64\inst_vector.isle line 1660.
                    return v47;
                }
                let v11 = C::def_inst(ctx, arg3);
                if let Some(v12) = v11 {
                    let v13 = &C::inst_data_value(ctx, v12);
                    if let &InstructionData::Unary {
                        opcode: ref v14,
                        arg: v15,
                    } = v13 {
                        if let &Opcode::Splat = v14 {
                            let v6 = constructor_put_in_vreg(ctx, arg2);
                            let v16 = constructor_put_in_xreg(ctx, v15);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v46 = constructor_rv_vmsleu_vx(ctx, v6, v16, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1657.
                            return v46;
                        }
                    }
                }
                let v6 = constructor_put_in_vreg(ctx, arg2);
                let v7 = constructor_put_in_vreg(ctx, arg3);
                let v8 = &constructor_unmasked(ctx);
                let v9 = C::vstate_from_type(ctx, v2);
                let v45 = constructor_rv_vmsleu_vv(ctx, v6, v7, v8, v9);
                // Rule at src\isa\riscv64\inst_vector.isle line 1654.
                return v45;
            }
            _ => {}
        }
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "gen_icmp_mask", "src\\isa\\riscv64\\inst_vector.isle line 1582")
}

// Generated as internal constructor for term gen_fcmp_mask.
pub fn constructor_gen_fcmp_mask<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &FloatCC,
    arg2: Value,
    arg3: Value,
) -> VReg {
    let v1 = C::ty_vec_fits_in_register(ctx, arg0);
    if let Some(v2) = v1 {
        match arg1 {
            &FloatCC::Equal => {
                let v18 = C::def_inst(ctx, arg2);
                if let Some(v19) = v18 {
                    let v20 = &C::inst_data_value(ctx, v19);
                    if let &InstructionData::Unary {
                        opcode: ref v21,
                        arg: v22,
                    } = v20 {
                        if let &Opcode::Splat = v21 {
                            let v23 = constructor_put_in_vreg(ctx, arg3);
                            let v24 = constructor_put_in_freg(ctx, v22);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v25 = constructor_rv_vmfeq_vf(ctx, v23, v24, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1743.
                            return v25;
                        }
                    }
                }
                let v11 = C::def_inst(ctx, arg3);
                if let Some(v12) = v11 {
                    let v13 = &C::inst_data_value(ctx, v12);
                    if let &InstructionData::Unary {
                        opcode: ref v14,
                        arg: v15,
                    } = v13 {
                        if let &Opcode::Splat = v14 {
                            let v6 = constructor_put_in_vreg(ctx, arg2);
                            let v16 = constructor_put_in_freg(ctx, v15);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v17 = constructor_rv_vmfeq_vf(ctx, v6, v16, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1740.
                            return v17;
                        }
                    }
                }
                let v6 = constructor_put_in_vreg(ctx, arg2);
                let v7 = constructor_put_in_vreg(ctx, arg3);
                let v8 = &constructor_unmasked(ctx);
                let v9 = C::vstate_from_type(ctx, v2);
                let v10 = constructor_rv_vmfeq_vv(ctx, v6, v7, v8, v9);
                // Rule at src\isa\riscv64\inst_vector.isle line 1737.
                return v10;
            }
            &FloatCC::GreaterThan => {
                let v18 = C::def_inst(ctx, arg2);
                if let Some(v19) = v18 {
                    let v20 = &C::inst_data_value(ctx, v19);
                    if let &InstructionData::Unary {
                        opcode: ref v21,
                        arg: v22,
                    } = v20 {
                        if let &Opcode::Splat = v21 {
                            let v23 = constructor_put_in_vreg(ctx, arg3);
                            let v24 = constructor_put_in_freg(ctx, v22);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v37 = constructor_rv_vmflt_vf(ctx, v23, v24, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1788.
                            return v37;
                        }
                    }
                }
                let v11 = C::def_inst(ctx, arg3);
                if let Some(v12) = v11 {
                    let v13 = &C::inst_data_value(ctx, v12);
                    if let &InstructionData::Unary {
                        opcode: ref v14,
                        arg: v15,
                    } = v13 {
                        if let &Opcode::Splat = v14 {
                            let v6 = constructor_put_in_vreg(ctx, arg2);
                            let v16 = constructor_put_in_freg(ctx, v15);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v36 = constructor_rv_vmfgt_vf(ctx, v6, v16, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1785.
                            return v36;
                        }
                    }
                }
                let v6 = constructor_put_in_vreg(ctx, arg2);
                let v7 = constructor_put_in_vreg(ctx, arg3);
                let v8 = &constructor_unmasked(ctx);
                let v9 = C::vstate_from_type(ctx, v2);
                let v35 = constructor_rv_vmfgt_vv(ctx, v6, v7, v8, v9);
                // Rule at src\isa\riscv64\inst_vector.isle line 1782.
                return v35;
            }
            &FloatCC::GreaterThanOrEqual => {
                let v18 = C::def_inst(ctx, arg2);
                if let Some(v19) = v18 {
                    let v20 = &C::inst_data_value(ctx, v19);
                    if let &InstructionData::Unary {
                        opcode: ref v21,
                        arg: v22,
                    } = v20 {
                        if let &Opcode::Splat = v21 {
                            let v23 = constructor_put_in_vreg(ctx, arg3);
                            let v24 = constructor_put_in_freg(ctx, v22);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v40 = constructor_rv_vmfle_vf(ctx, v23, v24, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1799.
                            return v40;
                        }
                    }
                }
                let v11 = C::def_inst(ctx, arg3);
                if let Some(v12) = v11 {
                    let v13 = &C::inst_data_value(ctx, v12);
                    if let &InstructionData::Unary {
                        opcode: ref v14,
                        arg: v15,
                    } = v13 {
                        if let &Opcode::Splat = v14 {
                            let v6 = constructor_put_in_vreg(ctx, arg2);
                            let v16 = constructor_put_in_freg(ctx, v15);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v39 = constructor_rv_vmfge_vf(ctx, v6, v16, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1796.
                            return v39;
                        }
                    }
                }
                let v6 = constructor_put_in_vreg(ctx, arg2);
                let v7 = constructor_put_in_vreg(ctx, arg3);
                let v8 = &constructor_unmasked(ctx);
                let v9 = C::vstate_from_type(ctx, v2);
                let v38 = constructor_rv_vmfge_vv(ctx, v6, v7, v8, v9);
                // Rule at src\isa\riscv64\inst_vector.isle line 1793.
                return v38;
            }
            &FloatCC::LessThan => {
                let v18 = C::def_inst(ctx, arg2);
                if let Some(v19) = v18 {
                    let v20 = &C::inst_data_value(ctx, v19);
                    if let &InstructionData::Unary {
                        opcode: ref v21,
                        arg: v22,
                    } = v20 {
                        if let &Opcode::Splat = v21 {
                            let v23 = constructor_put_in_vreg(ctx, arg3);
                            let v24 = constructor_put_in_freg(ctx, v22);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v31 = constructor_rv_vmfgt_vf(ctx, v23, v24, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1766.
                            return v31;
                        }
                    }
                }
                let v11 = C::def_inst(ctx, arg3);
                if let Some(v12) = v11 {
                    let v13 = &C::inst_data_value(ctx, v12);
                    if let &InstructionData::Unary {
                        opcode: ref v14,
                        arg: v15,
                    } = v13 {
                        if let &Opcode::Splat = v14 {
                            let v6 = constructor_put_in_vreg(ctx, arg2);
                            let v16 = constructor_put_in_freg(ctx, v15);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v30 = constructor_rv_vmflt_vf(ctx, v6, v16, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1763.
                            return v30;
                        }
                    }
                }
                let v6 = constructor_put_in_vreg(ctx, arg2);
                let v7 = constructor_put_in_vreg(ctx, arg3);
                let v8 = &constructor_unmasked(ctx);
                let v9 = C::vstate_from_type(ctx, v2);
                let v29 = constructor_rv_vmflt_vv(ctx, v6, v7, v8, v9);
                // Rule at src\isa\riscv64\inst_vector.isle line 1760.
                return v29;
            }
            &FloatCC::LessThanOrEqual => {
                let v18 = C::def_inst(ctx, arg2);
                if let Some(v19) = v18 {
                    let v20 = &C::inst_data_value(ctx, v19);
                    if let &InstructionData::Unary {
                        opcode: ref v21,
                        arg: v22,
                    } = v20 {
                        if let &Opcode::Splat = v21 {
                            let v23 = constructor_put_in_vreg(ctx, arg3);
                            let v24 = constructor_put_in_freg(ctx, v22);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v34 = constructor_rv_vmfge_vf(ctx, v23, v24, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1777.
                            return v34;
                        }
                    }
                }
                let v11 = C::def_inst(ctx, arg3);
                if let Some(v12) = v11 {
                    let v13 = &C::inst_data_value(ctx, v12);
                    if let &InstructionData::Unary {
                        opcode: ref v14,
                        arg: v15,
                    } = v13 {
                        if let &Opcode::Splat = v14 {
                            let v6 = constructor_put_in_vreg(ctx, arg2);
                            let v16 = constructor_put_in_freg(ctx, v15);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v33 = constructor_rv_vmfle_vf(ctx, v6, v16, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1774.
                            return v33;
                        }
                    }
                }
                let v6 = constructor_put_in_vreg(ctx, arg2);
                let v7 = constructor_put_in_vreg(ctx, arg3);
                let v8 = &constructor_unmasked(ctx);
                let v9 = C::vstate_from_type(ctx, v2);
                let v32 = constructor_rv_vmfle_vv(ctx, v6, v7, v8, v9);
                // Rule at src\isa\riscv64\inst_vector.isle line 1771.
                return v32;
            }
            &FloatCC::NotEqual => {
                let v18 = C::def_inst(ctx, arg2);
                if let Some(v19) = v18 {
                    let v20 = &C::inst_data_value(ctx, v19);
                    if let &InstructionData::Unary {
                        opcode: ref v21,
                        arg: v22,
                    } = v20 {
                        if let &Opcode::Splat = v21 {
                            let v23 = constructor_put_in_vreg(ctx, arg3);
                            let v24 = constructor_put_in_freg(ctx, v22);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v28 = constructor_rv_vmfne_vf(ctx, v23, v24, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1755.
                            return v28;
                        }
                    }
                }
                let v11 = C::def_inst(ctx, arg3);
                if let Some(v12) = v11 {
                    let v13 = &C::inst_data_value(ctx, v12);
                    if let &InstructionData::Unary {
                        opcode: ref v14,
                        arg: v15,
                    } = v13 {
                        if let &Opcode::Splat = v14 {
                            let v6 = constructor_put_in_vreg(ctx, arg2);
                            let v16 = constructor_put_in_freg(ctx, v15);
                            let v8 = &constructor_unmasked(ctx);
                            let v9 = C::vstate_from_type(ctx, v2);
                            let v27 = constructor_rv_vmfne_vf(ctx, v6, v16, v8, v9);
                            // Rule at src\isa\riscv64\inst_vector.isle line 1752.
                            return v27;
                        }
                    }
                }
                let v6 = constructor_put_in_vreg(ctx, arg2);
                let v7 = constructor_put_in_vreg(ctx, arg3);
                let v8 = &constructor_unmasked(ctx);
                let v9 = C::vstate_from_type(ctx, v2);
                let v26 = constructor_rv_vmfne_vv(ctx, v6, v7, v8, v9);
                // Rule at src\isa\riscv64\inst_vector.isle line 1749.
                return v26;
            }
            &FloatCC::Ordered => {
                let v42 = constructor_gen_fcmp_mask(ctx, v2, &FloatCC::Equal, arg2, arg2);
                let v43 = constructor_gen_fcmp_mask(ctx, v2, &FloatCC::Equal, arg3, arg3);
                let v9 = C::vstate_from_type(ctx, v2);
                let v44 = constructor_rv_vmand_mm(ctx, v42, v43, v9);
                // Rule at src\isa\riscv64\inst_vector.isle line 1804.
                return v44;
            }
            &FloatCC::OrderedNotEqual => {
                let v50 = constructor_gen_fcmp_mask(ctx, v2, &FloatCC::LessThan, arg2, arg3);
                let v51 = constructor_gen_fcmp_mask(ctx, v2, &FloatCC::LessThan, arg3, arg2);
                let v9 = C::vstate_from_type(ctx, v2);
                let v52 = constructor_rv_vmor_mm(ctx, v50, v51, v9);
                // Rule at src\isa\riscv64\inst_vector.isle line 1820.
                return v52;
            }
            &FloatCC::Unordered => {
                let v46 = constructor_gen_fcmp_mask(ctx, v2, &FloatCC::NotEqual, arg2, arg2);
                let v47 = constructor_gen_fcmp_mask(ctx, v2, &FloatCC::NotEqual, arg3, arg3);
                let v9 = C::vstate_from_type(ctx, v2);
                let v48 = constructor_rv_vmor_mm(ctx, v46, v47, v9);
                // Rule at src\isa\riscv64\inst_vector.isle line 1812.
                return v48;
            }
            &FloatCC::UnorderedOrEqual => {
                let v50 = constructor_gen_fcmp_mask(ctx, v2, &FloatCC::LessThan, arg2, arg3);
                let v51 = constructor_gen_fcmp_mask(ctx, v2, &FloatCC::LessThan, arg3, arg2);
                let v9 = C::vstate_from_type(ctx, v2);
                let v53 = constructor_rv_vmnor_mm(ctx, v50, v51, v9);
                // Rule at src\isa\riscv64\inst_vector.isle line 1828.
                return v53;
            }
            &FloatCC::UnorderedOrGreaterThan => {
                let v55 = constructor_gen_fcmp_mask(ctx, v2, &FloatCC::LessThanOrEqual, arg2, arg3);
                let v9 = C::vstate_from_type(ctx, v2);
                let v56 = constructor_rv_vmnot_m(ctx, v55, v9);
                // Rule at src\isa\riscv64\inst_vector.isle line 1836.
                return v56;
            }
            &FloatCC::UnorderedOrGreaterThanOrEqual => {
                let v50 = constructor_gen_fcmp_mask(ctx, v2, &FloatCC::LessThan, arg2, arg3);
                let v9 = C::vstate_from_type(ctx, v2);
                let v57 = constructor_rv_vmnot_m(ctx, v50, v9);
                // Rule at src\isa\riscv64\inst_vector.isle line 1841.
                return v57;
            }
            &FloatCC::UnorderedOrLessThan => {
                let v59 = constructor_gen_fcmp_mask(ctx, v2, &FloatCC::GreaterThanOrEqual, arg2, arg3);
                let v9 = C::vstate_from_type(ctx, v2);
                let v60 = constructor_rv_vmnot_m(ctx, v59, v9);
                // Rule at src\isa\riscv64\inst_vector.isle line 1846.
                return v60;
            }
            &FloatCC::UnorderedOrLessThanOrEqual => {
                let v62 = constructor_gen_fcmp_mask(ctx, v2, &FloatCC::GreaterThan, arg2, arg3);
                let v9 = C::vstate_from_type(ctx, v2);
                let v63 = constructor_rv_vmnot_m(ctx, v62, v9);
                // Rule at src\isa\riscv64\inst_vector.isle line 1851.
                return v63;
            }
            _ => {}
        }
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "gen_fcmp_mask", "src\\isa\\riscv64\\inst_vector.isle line 1733")
}

// Generated as internal constructor for term gen_vfcvt_x_f.
pub fn constructor_gen_vfcvt_x_f<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: &FRM,
    arg2: VState,
) -> VReg {
    if let &FRM::RTZ = arg1 {
        let v3 = &constructor_unmasked(ctx);
        let v4 = constructor_rv_vfcvt_rtz_x_f_v(ctx, arg0, v3, arg2);
        // Rule at src\isa\riscv64\inst_vector.isle line 1859.
        return v4;
    }
    let v5 = constructor_rv_fsrmi(ctx, arg1);
    let v3 = &constructor_unmasked(ctx);
    let v6 = constructor_rv_vfcvt_x_f_v(ctx, arg0, v3, arg2);
    let v7 = constructor_rv_fsrm(ctx, v5);
    // Rule at src\isa\riscv64\inst_vector.isle line 1863.
    return v6;
}

// Generated as internal constructor for term float_int_max.
pub fn constructor_float_int_max<C: Context>(
    ctx: &mut C,
    arg0: Type,
) -> u64 {
    match arg0 {
        F32 => {
            // Rule at src\isa\riscv64\inst_vector.isle line 1875.
            return 0x4b000000_u64;
        }
        F64 => {
            // Rule at src\isa\riscv64\inst_vector.isle line 1876.
            return 0x4330000000000000_u64;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "float_int_max", "src\\isa\\riscv64\\inst_vector.isle line 1874")
}

// Generated as internal constructor for term gen_vec_round.
pub fn constructor_gen_vec_round<C: Context>(
    ctx: &mut C,
    arg0: VReg,
    arg1: &FRM,
    arg2: Type,
) -> VReg {
    let v3 = C::ty_vec_fits_in_register(ctx, arg2);
    if let Some(v4) = v3 {
        let v6 = &constructor_unmasked(ctx);
        let v7 = C::vstate_from_type(ctx, v4);
        let v8 = constructor_rv_vfabs_v(ctx, arg0, v6, v7);
        let v5 = C::lane_type(ctx, v4);
        let v9 = constructor_float_int_max(ctx, v5);
        let v10 = constructor_imm(ctx, v5, v9);
        let v11 = C::freg_new(ctx, v10);
        let v12 = constructor_rv_vmflt_vf(ctx, v8, v11, v6, v7);
        let v13 = constructor_gen_vfcvt_x_f(ctx, arg0, arg1, v7);
        let v14 = constructor_rv_vfcvt_f_x_v(ctx, v13, v6, v7);
        let v15 = constructor_rv_vfsgnj_vv(ctx, v14, arg0, v6, v7);
        let v16 = C::zero_reg(ctx);
        let v18 = constructor_float_int_of_same_size(ctx, v5);
        let v17 = C::xreg_to_reg(ctx, v16);
        let v19 = constructor_gen_bitcast(ctx, v17, v18, v5);
        let v20 = C::freg_new(ctx, v19);
        let v21 = constructor_rv_vfadd_vf(ctx, arg0, v20, v6, v7);
        let v22 = constructor_rv_vmerge_vvm(ctx, v21, v15, v12, v7);
        // Rule at src\isa\riscv64\inst_vector.isle line 1885.
        return v22;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "gen_vec_round", "src\\isa\\riscv64\\inst_vector.isle line 1879")
}

// Generated as internal constructor for term lower.
pub fn constructor_lower<C: Context>(
    ctx: &mut C,
    arg0: Inst,
) -> Option<InstOutput> {
    let v4 = &C::inst_data_value(ctx, arg0);
    match v4 {
        &InstructionData::AtomicCas {
            opcode: ref v1783,
            args: ref v1784,
            flags: v1785,
        } => {
            if let &Opcode::AtomicCas = v1783 {
                let v1 = C::first_result(ctx, arg0);
                if let Some(v2) = v1 {
                    let v3 = C::value_type(ctx, v2);
                    let v1708 = C::valid_atomic_transaction(ctx, v3);
                    if let Some(v1709) = v1708 {
                        let v1790 = C::little_or_native_endian(ctx, v1785);
                        if let Some(v1791) = v1790 {
                            let v1745 = C::temp_writable_reg(ctx, v1709);
                            let v1792 = C::temp_writable_reg(ctx, v1709);
                            let v1786 = C::unpack_value_array_3(ctx, v1784);
                            let v1793 = constructor_put_in_xreg(ctx, v1786.0);
                            let v1794 = constructor_gen_atomic_offset(ctx, v1793, v1709);
                            let v1796 = constructor_zext(ctx, v1786.1);
                            let v1798 = constructor_put_in_xreg(ctx, v1786.0);
                            let v1799 = constructor_gen_atomic_p(ctx, v1798, v1709);
                            let v1801 = C::put_in_reg(ctx, v1786.2);
                            let v1795 = C::xreg_to_reg(ctx, v1794);
                            let v1797 = C::xreg_to_reg(ctx, v1796);
                            let v1800 = C::xreg_to_reg(ctx, v1799);
                            let v1802 = MInst::AtomicCas {
                                offset: v1795,
                                t0: v1745,
                                dst: v1792,
                                e: v1797,
                                addr: v1800,
                                v: v1801,
                                ty: v1709,
                            };
                            let v1803 = C::emit(ctx, &v1802);
                            let v1804 = C::writable_reg_to_reg(ctx, v1792);
                            let v1805 = constructor_output_reg(ctx, v1804);
                            let v1806 = Some(v1805);
                            // Rule at src\isa\riscv64\lower.isle line 1752.
                            return v1806;
                        }
                    }
                }
            }
        }
        &InstructionData::AtomicRmw {
            opcode: ref v1710,
            args: ref v1711,
            flags: v1712,
            op: ref v1713,
        } => {
            if let &Opcode::AtomicRmw = v1710 {
                let v1 = C::first_result(ctx, arg0);
                if let Some(v2) = v1 {
                    let v3 = C::value_type(ctx, v2);
                    let v1708 = C::valid_atomic_transaction(ctx, v3);
                    if let Some(v1709) = v1708 {
                        let v1717 = C::little_or_native_endian(ctx, v1712);
                        if let Some(v1718) = v1717 {
                            let v1726 = C::fits_in_16(ctx, v1709);
                            if let Some(v1727) = v1726 {
                                let v1733 = C::is_atomic_rmw_max_etc(ctx, v1713);
                                if let Some(v1734) = v1733 {
                                    match v1734.1 {
                                        false => {
                                            let v1714 = C::unpack_value_array_2(ctx, v1711);
                                            let v1728 = constructor_put_in_xreg(ctx, v1714.0);
                                            let v1741 = constructor_zext(ctx, v1714.1);
                                            let v1742 = constructor_gen_atomic_rmw_loop(ctx, &v1734.0, v1727, v1728, v1741);
                                            let v1743 = constructor_output_xreg(ctx, v1742);
                                            let v1744 = Some(v1743);
                                            // Rule at src\isa\riscv64\lower.isle line 1690.
                                            return v1744;
                                        }
                                        true => {
                                            let v1714 = C::unpack_value_array_2(ctx, v1711);
                                            let v1728 = constructor_put_in_xreg(ctx, v1714.0);
                                            let v1737 = constructor_sext(ctx, v1714.1);
                                            let v1738 = constructor_gen_atomic_rmw_loop(ctx, &v1734.0, v1727, v1728, v1737);
                                            let v1739 = constructor_output_xreg(ctx, v1738);
                                            let v1740 = Some(v1739);
                                            // Rule at src\isa\riscv64\lower.isle line 1684.
                                            return v1740;
                                        }
                                        _ => {}
                                    }
                                }
                                let v1714 = C::unpack_value_array_2(ctx, v1711);
                                let v1728 = constructor_put_in_xreg(ctx, v1714.0);
                                let v1729 = constructor_put_in_xreg(ctx, v1714.1);
                                let v1730 = constructor_gen_atomic_rmw_loop(ctx, v1713, v1727, v1728, v1729);
                                let v1731 = constructor_output_xreg(ctx, v1730);
                                let v1732 = Some(v1731);
                                // Rule at src\isa\riscv64\lower.isle line 1677.
                                return v1732;
                            }
                            match v1713 {
                                &AtomicRmwOp::Nand => {
                                    let v1714 = C::unpack_value_array_2(ctx, v1711);
                                    let v1728 = constructor_put_in_xreg(ctx, v1714.0);
                                    let v1729 = constructor_put_in_xreg(ctx, v1714.1);
                                    let v1756 = constructor_gen_atomic_rmw_loop(ctx, &AtomicRmwOp::Nand, v1709, v1728, v1729);
                                    let v1757 = constructor_output_xreg(ctx, v1756);
                                    let v1758 = Some(v1757);
                                    // Rule at src\isa\riscv64\lower.isle line 1717.
                                    return v1758;
                                }
                                &AtomicRmwOp::Sub => {
                                    let v1745 = C::temp_writable_reg(ctx, v1709);
                                    let v1714 = C::unpack_value_array_2(ctx, v1711);
                                    let v1729 = constructor_put_in_xreg(ctx, v1714.1);
                                    let v1746 = constructor_rv_neg(ctx, v1729);
                                    let v1749 = &constructor_get_atomic_rmw_op(ctx, v1709, &AtomicRmwOp::Add);
                                    let v1750 = C::put_in_reg(ctx, v1714.0);
                                    let v1751 = C::atomic_amo(ctx);
                                    let v1747 = C::xreg_to_reg(ctx, v1746);
                                    let v1752 = constructor_gen_atomic(ctx, v1749, v1750, v1747, v1751);
                                    let v1753 = constructor_output_reg(ctx, v1752);
                                    let v1754 = Some(v1753);
                                    // Rule at src\isa\riscv64\lower.isle line 1699.
                                    return v1754;
                                }
                                _ => {}
                            }
                            let v1719 = &constructor_get_atomic_rmw_op(ctx, v1709, v1713);
                            let v1714 = C::unpack_value_array_2(ctx, v1711);
                            let v1720 = C::put_in_reg(ctx, v1714.0);
                            let v1721 = C::put_in_reg(ctx, v1714.1);
                            let v1722 = C::atomic_amo(ctx);
                            let v1723 = constructor_gen_atomic(ctx, v1719, v1720, v1721, v1722);
                            let v1724 = constructor_output_reg(ctx, v1723);
                            let v1725 = Some(v1724);
                            // Rule at src\isa\riscv64\lower.isle line 1670.
                            return v1725;
                        }
                    }
                }
            }
        }
        &InstructionData::Binary {
            opcode: ref v62,
            args: ref v63,
        } => {
            match v62 {
                &Opcode::Swizzle => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v2828 = constructor_replicated_uimm5(ctx, v64.1);
                            if let Some(v2829) = v2828 {
                                let v202 = constructor_put_in_vreg(ctx, v64.0);
                                let v204 = &constructor_unmasked(ctx);
                                let v205 = C::vstate_from_type(ctx, v12);
                                let v2830 = constructor_rv_vrgather_vi(ctx, v202, v2829, v204, v205);
                                let v2831 = constructor_output_vreg(ctx, v2830);
                                let v2832 = Some(v2831);
                                // Rule at src\isa\riscv64\lower.isle line 2957.
                                return v2832;
                            }
                            let v94 = C::def_inst(ctx, v64.1);
                            if let Some(v95) = v94 {
                                let v96 = &C::inst_data_value(ctx, v95);
                                if let &InstructionData::Unary {
                                    opcode: ref v97,
                                    arg: v98,
                                } = v96 {
                                    if let &Opcode::Splat = v97 {
                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                        let v209 = constructor_put_in_xreg(ctx, v98);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v2825 = constructor_rv_vrgather_vx(ctx, v202, v209, v204, v205);
                                        let v2826 = constructor_output_vreg(ctx, v2825);
                                        let v2827 = Some(v2826);
                                        // Rule at src\isa\riscv64\lower.isle line 2954.
                                        return v2827;
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v203 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v2822 = constructor_rv_vrgather_vv(ctx, v202, v203, v204, v205);
                            let v2823 = constructor_output_vreg(ctx, v2822);
                            let v2824 = Some(v2823);
                            // Rule at src\isa\riscv64\lower.isle line 2951.
                            return v2824;
                        }
                    }
                }
                &Opcode::Smin => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v106 = C::def_inst(ctx, v64.0);
                            if let Some(v107) = v106 {
                                let v108 = &C::inst_data_value(ctx, v107);
                                if let &InstructionData::Unary {
                                    opcode: ref v109,
                                    arg: v110,
                                } = v108 {
                                    if let &Opcode::Splat = v109 {
                                        let v237 = constructor_put_in_vreg(ctx, v64.1);
                                        let v238 = constructor_put_in_xreg(ctx, v110);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v2113 = constructor_rv_vmin_vx(ctx, v237, v238, v204, v205);
                                        let v2114 = constructor_output_vreg(ctx, v2113);
                                        let v2115 = Some(v2114);
                                        // Rule at src\isa\riscv64\lower.isle line 2055.
                                        return v2115;
                                    }
                                }
                            }
                            let v94 = C::def_inst(ctx, v64.1);
                            if let Some(v95) = v94 {
                                let v96 = &C::inst_data_value(ctx, v95);
                                if let &InstructionData::Unary {
                                    opcode: ref v97,
                                    arg: v98,
                                } = v96 {
                                    if let &Opcode::Splat = v97 {
                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                        let v209 = constructor_put_in_xreg(ctx, v98);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v2110 = constructor_rv_vmin_vx(ctx, v202, v209, v204, v205);
                                        let v2111 = constructor_output_vreg(ctx, v2110);
                                        let v2112 = Some(v2111);
                                        // Rule at src\isa\riscv64\lower.isle line 2052.
                                        return v2112;
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v203 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v2107 = constructor_rv_vmin_vv(ctx, v202, v203, v204, v205);
                            let v2108 = constructor_output_vreg(ctx, v2107);
                            let v2109 = Some(v2108);
                            // Rule at src\isa\riscv64\lower.isle line 2049.
                            return v2109;
                        }
                        if v3 == I128 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v2103 = constructor_icmp_to_int_compare(ctx, &IntCC::SignedLessThan, v64.0, v64.1);
                            let v2084 = C::put_in_regs(ctx, v64.0);
                            let v2085 = C::put_in_regs(ctx, v64.1);
                            let v2104 = constructor_gen_select_regs(ctx, v2103, v2084, v2085);
                            let v2105 = C::output(ctx, v2104);
                            let v2106 = Some(v2105);
                            // Rule at src\isa\riscv64\lower.isle line 2046.
                            return v2106;
                        }
                        let v789 = C::fits_in_64(ctx, v3);
                        if let Some(v790) = v789 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v668 = constructor_sext(ctx, v64.0);
                            let v669 = constructor_sext(ctx, v64.1);
                            let v2098 = constructor_cmp_lt(ctx, v668, v669);
                            let v2099 = constructor_gen_select_xreg(ctx, v2098, v668, v669);
                            let v2100 = constructor_output_xreg(ctx, v2099);
                            let v2101 = Some(v2100);
                            // Rule at src\isa\riscv64\lower.isle line 2041.
                            return v2101;
                        }
                    }
                }
                &Opcode::Umin => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v106 = C::def_inst(ctx, v64.0);
                            if let Some(v107) = v106 {
                                let v108 = &C::inst_data_value(ctx, v107);
                                if let &InstructionData::Unary {
                                    opcode: ref v109,
                                    arg: v110,
                                } = v108 {
                                    if let &Opcode::Splat = v109 {
                                        let v237 = constructor_put_in_vreg(ctx, v64.1);
                                        let v238 = constructor_put_in_xreg(ctx, v110);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v2148 = constructor_rv_vminu_vx(ctx, v237, v238, v204, v205);
                                        let v2149 = constructor_output_vreg(ctx, v2148);
                                        let v2150 = Some(v2149);
                                        // Rule at src\isa\riscv64\lower.isle line 2093.
                                        return v2150;
                                    }
                                }
                            }
                            let v94 = C::def_inst(ctx, v64.1);
                            if let Some(v95) = v94 {
                                let v96 = &C::inst_data_value(ctx, v95);
                                if let &InstructionData::Unary {
                                    opcode: ref v97,
                                    arg: v98,
                                } = v96 {
                                    if let &Opcode::Splat = v97 {
                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                        let v209 = constructor_put_in_xreg(ctx, v98);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v2145 = constructor_rv_vminu_vx(ctx, v202, v209, v204, v205);
                                        let v2146 = constructor_output_vreg(ctx, v2145);
                                        let v2147 = Some(v2146);
                                        // Rule at src\isa\riscv64\lower.isle line 2090.
                                        return v2147;
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v203 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v2142 = constructor_rv_vminu_vv(ctx, v202, v203, v204, v205);
                            let v2143 = constructor_output_vreg(ctx, v2142);
                            let v2144 = Some(v2143);
                            // Rule at src\isa\riscv64\lower.isle line 2087.
                            return v2144;
                        }
                        if v3 == I128 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v2138 = constructor_icmp_to_int_compare(ctx, &IntCC::UnsignedLessThan, v64.0, v64.1);
                            let v2084 = C::put_in_regs(ctx, v64.0);
                            let v2085 = C::put_in_regs(ctx, v64.1);
                            let v2139 = constructor_gen_select_regs(ctx, v2138, v2084, v2085);
                            let v2140 = C::output(ctx, v2139);
                            let v2141 = Some(v2140);
                            // Rule at src\isa\riscv64\lower.isle line 2084.
                            return v2141;
                        }
                        let v789 = C::fits_in_64(ctx, v3);
                        if let Some(v790) = v789 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v486 = constructor_zext(ctx, v64.0);
                            let v682 = constructor_zext(ctx, v64.1);
                            let v2134 = constructor_cmp_ltu(ctx, v486, v682);
                            let v2135 = constructor_gen_select_xreg(ctx, v2134, v486, v682);
                            let v2136 = constructor_output_xreg(ctx, v2135);
                            let v2137 = Some(v2136);
                            // Rule at src\isa\riscv64\lower.isle line 2079.
                            return v2137;
                        }
                    }
                }
                &Opcode::Smax => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v106 = C::def_inst(ctx, v64.0);
                            if let Some(v107) = v106 {
                                let v108 = &C::inst_data_value(ctx, v107);
                                if let &InstructionData::Unary {
                                    opcode: ref v109,
                                    arg: v110,
                                } = v108 {
                                    if let &Opcode::Splat = v109 {
                                        let v237 = constructor_put_in_vreg(ctx, v64.1);
                                        let v238 = constructor_put_in_xreg(ctx, v110);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v2095 = constructor_rv_vmax_vx(ctx, v237, v238, v204, v205);
                                        let v2096 = constructor_output_vreg(ctx, v2095);
                                        let v2097 = Some(v2096);
                                        // Rule at src\isa\riscv64\lower.isle line 2036.
                                        return v2097;
                                    }
                                }
                            }
                            let v94 = C::def_inst(ctx, v64.1);
                            if let Some(v95) = v94 {
                                let v96 = &C::inst_data_value(ctx, v95);
                                if let &InstructionData::Unary {
                                    opcode: ref v97,
                                    arg: v98,
                                } = v96 {
                                    if let &Opcode::Splat = v97 {
                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                        let v209 = constructor_put_in_xreg(ctx, v98);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v2092 = constructor_rv_vmax_vx(ctx, v202, v209, v204, v205);
                                        let v2093 = constructor_output_vreg(ctx, v2092);
                                        let v2094 = Some(v2093);
                                        // Rule at src\isa\riscv64\lower.isle line 2033.
                                        return v2094;
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v203 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v2089 = constructor_rv_vmax_vv(ctx, v202, v203, v204, v205);
                            let v2090 = constructor_output_vreg(ctx, v2089);
                            let v2091 = Some(v2090);
                            // Rule at src\isa\riscv64\lower.isle line 2030.
                            return v2091;
                        }
                        if v3 == I128 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v2083 = constructor_icmp_to_int_compare(ctx, &IntCC::SignedGreaterThan, v64.0, v64.1);
                            let v2084 = C::put_in_regs(ctx, v64.0);
                            let v2085 = C::put_in_regs(ctx, v64.1);
                            let v2086 = constructor_gen_select_regs(ctx, v2083, v2084, v2085);
                            let v2087 = C::output(ctx, v2086);
                            let v2088 = Some(v2087);
                            // Rule at src\isa\riscv64\lower.isle line 2027.
                            return v2088;
                        }
                        let v789 = C::fits_in_64(ctx, v3);
                        if let Some(v790) = v789 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v668 = constructor_sext(ctx, v64.0);
                            let v669 = constructor_sext(ctx, v64.1);
                            let v2078 = constructor_cmp_gt(ctx, v668, v669);
                            let v2079 = constructor_gen_select_xreg(ctx, v2078, v668, v669);
                            let v2080 = constructor_output_xreg(ctx, v2079);
                            let v2081 = Some(v2080);
                            // Rule at src\isa\riscv64\lower.isle line 2022.
                            return v2081;
                        }
                    }
                }
                &Opcode::Umax => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v106 = C::def_inst(ctx, v64.0);
                            if let Some(v107) = v106 {
                                let v108 = &C::inst_data_value(ctx, v107);
                                if let &InstructionData::Unary {
                                    opcode: ref v109,
                                    arg: v110,
                                } = v108 {
                                    if let &Opcode::Splat = v109 {
                                        let v237 = constructor_put_in_vreg(ctx, v64.1);
                                        let v238 = constructor_put_in_xreg(ctx, v110);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v2131 = constructor_rv_vmaxu_vx(ctx, v237, v238, v204, v205);
                                        let v2132 = constructor_output_vreg(ctx, v2131);
                                        let v2133 = Some(v2132);
                                        // Rule at src\isa\riscv64\lower.isle line 2074.
                                        return v2133;
                                    }
                                }
                            }
                            let v94 = C::def_inst(ctx, v64.1);
                            if let Some(v95) = v94 {
                                let v96 = &C::inst_data_value(ctx, v95);
                                if let &InstructionData::Unary {
                                    opcode: ref v97,
                                    arg: v98,
                                } = v96 {
                                    if let &Opcode::Splat = v97 {
                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                        let v209 = constructor_put_in_xreg(ctx, v98);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v2128 = constructor_rv_vmaxu_vx(ctx, v202, v209, v204, v205);
                                        let v2129 = constructor_output_vreg(ctx, v2128);
                                        let v2130 = Some(v2129);
                                        // Rule at src\isa\riscv64\lower.isle line 2071.
                                        return v2130;
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v203 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v2125 = constructor_rv_vmaxu_vv(ctx, v202, v203, v204, v205);
                            let v2126 = constructor_output_vreg(ctx, v2125);
                            let v2127 = Some(v2126);
                            // Rule at src\isa\riscv64\lower.isle line 2068.
                            return v2127;
                        }
                        if v3 == I128 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v2121 = constructor_icmp_to_int_compare(ctx, &IntCC::UnsignedGreaterThan, v64.0, v64.1);
                            let v2084 = C::put_in_regs(ctx, v64.0);
                            let v2085 = C::put_in_regs(ctx, v64.1);
                            let v2122 = constructor_gen_select_regs(ctx, v2121, v2084, v2085);
                            let v2123 = C::output(ctx, v2122);
                            let v2124 = Some(v2123);
                            // Rule at src\isa\riscv64\lower.isle line 2065.
                            return v2124;
                        }
                        let v789 = C::fits_in_64(ctx, v3);
                        if let Some(v790) = v789 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v486 = constructor_zext(ctx, v64.0);
                            let v682 = constructor_zext(ctx, v64.1);
                            let v2116 = constructor_cmp_gtu(ctx, v486, v682);
                            let v2117 = constructor_gen_select_xreg(ctx, v2116, v486, v682);
                            let v2118 = constructor_output_xreg(ctx, v2117);
                            let v2119 = Some(v2118);
                            // Rule at src\isa\riscv64\lower.isle line 2060.
                            return v2119;
                        }
                    }
                }
                &Opcode::AvgRound => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v1310 = constructor_u64_to_uimm5(ctx, 0x1_u64);
                            if let Some(v1311) = v1310 {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v202 = constructor_put_in_vreg(ctx, v64.0);
                                let v203 = constructor_put_in_vreg(ctx, v64.1);
                                let v204 = &constructor_unmasked(ctx);
                                let v205 = C::vstate_from_type(ctx, v12);
                                let v868 = constructor_rv_vand_vv(ctx, v202, v203, v204, v205);
                                let v2934 = constructor_put_in_vreg(ctx, v64.0);
                                let v2935 = constructor_put_in_vreg(ctx, v64.1);
                                let v2936 = constructor_rv_vxor_vv(ctx, v2934, v2935, v204, v205);
                                let v2937 = constructor_rv_vssrl_vi(ctx, v2936, v1311, v204, v205);
                                let v2938 = constructor_rv_vadd_vv(ctx, v868, v2937, v204, v205);
                                let v2939 = constructor_output_vreg(ctx, v2938);
                                let v2940 = Some(v2939);
                                // Rule at src\isa\riscv64\lower.isle line 3072.
                                return v2940;
                            }
                        }
                    }
                }
                &Opcode::UaddSat => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v256 = constructor_replicated_imm5(ctx, v64.0);
                            if let Some(v257) = v256 {
                                let v237 = constructor_put_in_vreg(ctx, v64.1);
                                let v204 = &constructor_unmasked(ctx);
                                let v205 = C::vstate_from_type(ctx, v12);
                                let v2770 = constructor_rv_vsaddu_vi(ctx, v237, v257, v204, v205);
                                let v2771 = constructor_output_vreg(ctx, v2770);
                                let v2772 = Some(v2771);
                                // Rule at src\isa\riscv64\lower.isle line 2862.
                                return v2772;
                            }
                            let v232 = constructor_replicated_imm5(ctx, v64.1);
                            if let Some(v233) = v232 {
                                let v202 = constructor_put_in_vreg(ctx, v64.0);
                                let v204 = &constructor_unmasked(ctx);
                                let v205 = C::vstate_from_type(ctx, v12);
                                let v2767 = constructor_rv_vsaddu_vi(ctx, v202, v233, v204, v205);
                                let v2768 = constructor_output_vreg(ctx, v2767);
                                let v2769 = Some(v2768);
                                // Rule at src\isa\riscv64\lower.isle line 2858.
                                return v2769;
                            }
                            let v106 = C::def_inst(ctx, v64.0);
                            if let Some(v107) = v106 {
                                let v108 = &C::inst_data_value(ctx, v107);
                                if let &InstructionData::Unary {
                                    opcode: ref v109,
                                    arg: v110,
                                } = v108 {
                                    if let &Opcode::Splat = v109 {
                                        let v237 = constructor_put_in_vreg(ctx, v64.1);
                                        let v238 = constructor_put_in_xreg(ctx, v110);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v2764 = constructor_rv_vsaddu_vx(ctx, v237, v238, v204, v205);
                                        let v2765 = constructor_output_vreg(ctx, v2764);
                                        let v2766 = Some(v2765);
                                        // Rule at src\isa\riscv64\lower.isle line 2855.
                                        return v2766;
                                    }
                                }
                            }
                            let v94 = C::def_inst(ctx, v64.1);
                            if let Some(v95) = v94 {
                                let v96 = &C::inst_data_value(ctx, v95);
                                if let &InstructionData::Unary {
                                    opcode: ref v97,
                                    arg: v98,
                                } = v96 {
                                    if let &Opcode::Splat = v97 {
                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                        let v209 = constructor_put_in_xreg(ctx, v98);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v2761 = constructor_rv_vsaddu_vx(ctx, v202, v209, v204, v205);
                                        let v2762 = constructor_output_vreg(ctx, v2761);
                                        let v2763 = Some(v2762);
                                        // Rule at src\isa\riscv64\lower.isle line 2852.
                                        return v2763;
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v203 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v2758 = constructor_rv_vsaddu_vv(ctx, v202, v203, v204, v205);
                            let v2759 = constructor_output_vreg(ctx, v2758);
                            let v2760 = Some(v2759);
                            // Rule at src\isa\riscv64\lower.isle line 2849.
                            return v2760;
                        }
                    }
                }
                &Opcode::SaddSat => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v256 = constructor_replicated_imm5(ctx, v64.0);
                            if let Some(v257) = v256 {
                                let v237 = constructor_put_in_vreg(ctx, v64.1);
                                let v204 = &constructor_unmasked(ctx);
                                let v205 = C::vstate_from_type(ctx, v12);
                                let v2785 = constructor_rv_vsadd_vi(ctx, v237, v257, v204, v205);
                                let v2786 = constructor_output_vreg(ctx, v2785);
                                let v2787 = Some(v2786);
                                // Rule at src\isa\riscv64\lower.isle line 2881.
                                return v2787;
                            }
                            let v232 = constructor_replicated_imm5(ctx, v64.1);
                            if let Some(v233) = v232 {
                                let v202 = constructor_put_in_vreg(ctx, v64.0);
                                let v204 = &constructor_unmasked(ctx);
                                let v205 = C::vstate_from_type(ctx, v12);
                                let v2782 = constructor_rv_vsadd_vi(ctx, v202, v233, v204, v205);
                                let v2783 = constructor_output_vreg(ctx, v2782);
                                let v2784 = Some(v2783);
                                // Rule at src\isa\riscv64\lower.isle line 2877.
                                return v2784;
                            }
                            let v106 = C::def_inst(ctx, v64.0);
                            if let Some(v107) = v106 {
                                let v108 = &C::inst_data_value(ctx, v107);
                                if let &InstructionData::Unary {
                                    opcode: ref v109,
                                    arg: v110,
                                } = v108 {
                                    if let &Opcode::Splat = v109 {
                                        let v237 = constructor_put_in_vreg(ctx, v64.1);
                                        let v238 = constructor_put_in_xreg(ctx, v110);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v2779 = constructor_rv_vsadd_vx(ctx, v237, v238, v204, v205);
                                        let v2780 = constructor_output_vreg(ctx, v2779);
                                        let v2781 = Some(v2780);
                                        // Rule at src\isa\riscv64\lower.isle line 2874.
                                        return v2781;
                                    }
                                }
                            }
                            let v94 = C::def_inst(ctx, v64.1);
                            if let Some(v95) = v94 {
                                let v96 = &C::inst_data_value(ctx, v95);
                                if let &InstructionData::Unary {
                                    opcode: ref v97,
                                    arg: v98,
                                } = v96 {
                                    if let &Opcode::Splat = v97 {
                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                        let v209 = constructor_put_in_xreg(ctx, v98);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v2776 = constructor_rv_vsadd_vx(ctx, v202, v209, v204, v205);
                                        let v2777 = constructor_output_vreg(ctx, v2776);
                                        let v2778 = Some(v2777);
                                        // Rule at src\isa\riscv64\lower.isle line 2871.
                                        return v2778;
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v203 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v2773 = constructor_rv_vsadd_vv(ctx, v202, v203, v204, v205);
                            let v2774 = constructor_output_vreg(ctx, v2773);
                            let v2775 = Some(v2774);
                            // Rule at src\isa\riscv64\lower.isle line 2868.
                            return v2775;
                        }
                    }
                }
                &Opcode::UsubSat => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v94 = C::def_inst(ctx, v64.1);
                            if let Some(v95) = v94 {
                                let v96 = &C::inst_data_value(ctx, v95);
                                if let &InstructionData::Unary {
                                    opcode: ref v97,
                                    arg: v98,
                                } = v96 {
                                    if let &Opcode::Splat = v97 {
                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                        let v209 = constructor_put_in_xreg(ctx, v98);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v2791 = constructor_rv_vssubu_vx(ctx, v202, v209, v204, v205);
                                        let v2792 = constructor_output_vreg(ctx, v2791);
                                        let v2793 = Some(v2792);
                                        // Rule at src\isa\riscv64\lower.isle line 2890.
                                        return v2793;
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v203 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v2788 = constructor_rv_vssubu_vv(ctx, v202, v203, v204, v205);
                            let v2789 = constructor_output_vreg(ctx, v2788);
                            let v2790 = Some(v2789);
                            // Rule at src\isa\riscv64\lower.isle line 2887.
                            return v2790;
                        }
                    }
                }
                &Opcode::SsubSat => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v94 = C::def_inst(ctx, v64.1);
                            if let Some(v95) = v94 {
                                let v96 = &C::inst_data_value(ctx, v95);
                                if let &InstructionData::Unary {
                                    opcode: ref v97,
                                    arg: v98,
                                } = v96 {
                                    if let &Opcode::Splat = v97 {
                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                        let v209 = constructor_put_in_xreg(ctx, v98);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v2797 = constructor_rv_vssub_vx(ctx, v202, v209, v204, v205);
                                        let v2798 = constructor_output_vreg(ctx, v2797);
                                        let v2799 = Some(v2798);
                                        // Rule at src\isa\riscv64\lower.isle line 2898.
                                        return v2799;
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v203 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v2794 = constructor_rv_vssub_vv(ctx, v202, v203, v204, v205);
                            let v2795 = constructor_output_vreg(ctx, v2794);
                            let v2796 = Some(v2795);
                            // Rule at src\isa\riscv64\lower.isle line 2895.
                            return v2796;
                        }
                    }
                }
                &Opcode::Iadd => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v256 = constructor_replicated_imm5(ctx, v64.0);
                            if let Some(v257) = v256 {
                                let v237 = constructor_put_in_vreg(ctx, v64.1);
                                let v204 = &constructor_unmasked(ctx);
                                let v205 = C::vstate_from_type(ctx, v12);
                                let v258 = constructor_rv_vadd_vi(ctx, v237, v257, v204, v205);
                                let v259 = constructor_output_vreg(ctx, v258);
                                let v260 = Some(v259);
                                // Rule at src\isa\riscv64\lower.isle line 150.
                                return v260;
                            }
                            let v232 = constructor_replicated_imm5(ctx, v64.1);
                            if let Some(v233) = v232 {
                                let v202 = constructor_put_in_vreg(ctx, v64.0);
                                let v204 = &constructor_unmasked(ctx);
                                let v205 = C::vstate_from_type(ctx, v12);
                                let v234 = constructor_rv_vadd_vi(ctx, v202, v233, v204, v205);
                                let v235 = constructor_output_vreg(ctx, v234);
                                let v236 = Some(v235);
                                // Rule at src\isa\riscv64\lower.isle line 132.
                                return v236;
                            }
                            let v106 = C::def_inst(ctx, v64.0);
                            if let Some(v107) = v106 {
                                let v108 = &C::inst_data_value(ctx, v107);
                                match v108 {
                                    &InstructionData::Binary {
                                        opcode: ref v134,
                                        args: ref v135,
                                    } => {
                                        if let &Opcode::Imul = v134 {
                                            let v136 = C::unpack_value_array_2(ctx, v135);
                                            let v164 = C::def_inst(ctx, v136.0);
                                            if let Some(v165) = v164 {
                                                let v166 = &C::inst_data_value(ctx, v165);
                                                if let &InstructionData::Unary {
                                                    opcode: ref v167,
                                                    arg: v168,
                                                } = v166 {
                                                    if let &Opcode::Splat = v167 {
                                                        let v237 = constructor_put_in_vreg(ctx, v64.1);
                                                        let v391 = constructor_put_in_vreg(ctx, v136.1);
                                                        let v392 = constructor_put_in_xreg(ctx, v168);
                                                        let v204 = &constructor_unmasked(ctx);
                                                        let v205 = C::vstate_from_type(ctx, v12);
                                                        let v393 = constructor_rv_vmacc_vx(ctx, v237, v391, v392, v204, v205);
                                                        let v394 = constructor_output_vreg(ctx, v393);
                                                        let v395 = Some(v394);
                                                        // Rule at src\isa\riscv64\lower.isle line 285.
                                                        return v395;
                                                    }
                                                }
                                            }
                                            let v382 = C::def_inst(ctx, v136.1);
                                            if let Some(v383) = v382 {
                                                let v384 = &C::inst_data_value(ctx, v383);
                                                if let &InstructionData::Unary {
                                                    opcode: ref v385,
                                                    arg: v386,
                                                } = v384 {
                                                    if let &Opcode::Splat = v385 {
                                                        let v237 = constructor_put_in_vreg(ctx, v64.1);
                                                        let v377 = constructor_put_in_vreg(ctx, v136.0);
                                                        let v387 = constructor_put_in_xreg(ctx, v386);
                                                        let v204 = &constructor_unmasked(ctx);
                                                        let v205 = C::vstate_from_type(ctx, v12);
                                                        let v388 = constructor_rv_vmacc_vx(ctx, v237, v377, v387, v204, v205);
                                                        let v389 = constructor_output_vreg(ctx, v388);
                                                        let v390 = Some(v389);
                                                        // Rule at src\isa\riscv64\lower.isle line 282.
                                                        return v390;
                                                    }
                                                }
                                            }
                                            let v237 = constructor_put_in_vreg(ctx, v64.1);
                                            let v377 = constructor_put_in_vreg(ctx, v136.0);
                                            let v378 = constructor_put_in_vreg(ctx, v136.1);
                                            let v204 = &constructor_unmasked(ctx);
                                            let v205 = C::vstate_from_type(ctx, v12);
                                            let v379 = constructor_rv_vmacc_vv(ctx, v237, v377, v378, v204, v205);
                                            let v380 = constructor_output_vreg(ctx, v379);
                                            let v381 = Some(v380);
                                            // Rule at src\isa\riscv64\lower.isle line 279.
                                            return v381;
                                        }
                                    }
                                    &InstructionData::Unary {
                                        opcode: ref v109,
                                        arg: v110,
                                    } => {
                                        match v109 {
                                            &Opcode::Splat => {
                                                let v242 = C::def_inst(ctx, v110);
                                                if let Some(v243) = v242 {
                                                    let v244 = &C::inst_data_value(ctx, v243);
                                                    if let &InstructionData::Unary {
                                                        opcode: ref v245,
                                                        arg: v246,
                                                    } = v244 {
                                                        match v245 {
                                                            &Opcode::Uextend => {
                                                                let v94 = C::def_inst(ctx, v64.1);
                                                                if let Some(v95) = v94 {
                                                                    let v96 = &C::inst_data_value(ctx, v95);
                                                                    if let &InstructionData::Unary {
                                                                        opcode: ref v97,
                                                                        arg: v98,
                                                                    } = v96 {
                                                                        match v97 {
                                                                            &Opcode::UwidenLow => {
                                                                                let v99 = C::value_type(ctx, v98);
                                                                                let v286 = C::lane_type(ctx, v99);
                                                                                let v247 = C::value_type(ctx, v246);
                                                                                let v287 = C::ty_equal(ctx, v286, v247);
                                                                                if v287 == true {
                                                                                    let v288 = constructor_put_in_vreg(ctx, v98);
                                                                                    let v249 = constructor_put_in_xreg(ctx, v246);
                                                                                    let v204 = &constructor_unmasked(ctx);
                                                                                    let v262 = C::ty_half_lanes(ctx, v99);
                                                                                    let v263 = v262?;
                                                                                    let v264 = C::vstate_from_type(ctx, v263);
                                                                                    let v265 = C::vstate_mf2(ctx, v264);
                                                                                    let v327 = constructor_rv_vwaddu_vx(ctx, v288, v249, v204, v265);
                                                                                    let v328 = constructor_output_vreg(ctx, v327);
                                                                                    let v329 = Some(v328);
                                                                                    // Rule at src\isa\riscv64\lower.isle line 216.
                                                                                    return v329;
                                                                                }
                                                                            }
                                                                            &Opcode::UwidenHigh => {
                                                                                let v99 = C::value_type(ctx, v98);
                                                                                let v286 = C::lane_type(ctx, v99);
                                                                                let v247 = C::value_type(ctx, v246);
                                                                                let v287 = C::ty_equal(ctx, v286, v247);
                                                                                if v287 == true {
                                                                                    let v288 = constructor_put_in_vreg(ctx, v98);
                                                                                    let v310 = constructor_gen_slidedown_half(ctx, v99, v288);
                                                                                    let v311 = constructor_put_in_xreg(ctx, v246);
                                                                                    let v204 = &constructor_unmasked(ctx);
                                                                                    let v262 = C::ty_half_lanes(ctx, v99);
                                                                                    let v263 = v262?;
                                                                                    let v264 = C::vstate_from_type(ctx, v263);
                                                                                    let v265 = C::vstate_mf2(ctx, v264);
                                                                                    let v342 = constructor_rv_vwaddu_vx(ctx, v310, v311, v204, v265);
                                                                                    let v343 = constructor_output_vreg(ctx, v342);
                                                                                    let v344 = Some(v343);
                                                                                    // Rule at src\isa\riscv64\lower.isle line 239.
                                                                                    return v344;
                                                                                }
                                                                            }
                                                                            _ => {}
                                                                        }
                                                                    }
                                                                }
                                                                let v219 = C::ty_half_width(ctx, v12);
                                                                if let Some(v220) = v219 {
                                                                    let v221 = C::lane_type(ctx, v220);
                                                                    let v247 = C::value_type(ctx, v246);
                                                                    let v248 = C::ty_equal(ctx, v221, v247);
                                                                    if v248 == true {
                                                                        let v237 = constructor_put_in_vreg(ctx, v64.1);
                                                                        let v249 = constructor_put_in_xreg(ctx, v246);
                                                                        let v204 = &constructor_unmasked(ctx);
                                                                        let v224 = C::vstate_from_type(ctx, v220);
                                                                        let v225 = C::vstate_mf2(ctx, v224);
                                                                        let v253 = constructor_rv_vwaddu_wx(ctx, v237, v249, v204, v225);
                                                                        let v254 = constructor_output_vreg(ctx, v253);
                                                                        let v255 = Some(v254);
                                                                        // Rule at src\isa\riscv64\lower.isle line 145.
                                                                        return v255;
                                                                    }
                                                                }
                                                            }
                                                            &Opcode::Sextend => {
                                                                let v94 = C::def_inst(ctx, v64.1);
                                                                if let Some(v95) = v94 {
                                                                    let v96 = &C::inst_data_value(ctx, v95);
                                                                    if let &InstructionData::Unary {
                                                                        opcode: ref v97,
                                                                        arg: v98,
                                                                    } = v96 {
                                                                        match v97 {
                                                                            &Opcode::SwidenLow => {
                                                                                let v99 = C::value_type(ctx, v98);
                                                                                let v286 = C::lane_type(ctx, v99);
                                                                                let v247 = C::value_type(ctx, v246);
                                                                                let v287 = C::ty_equal(ctx, v286, v247);
                                                                                if v287 == true {
                                                                                    let v288 = constructor_put_in_vreg(ctx, v98);
                                                                                    let v249 = constructor_put_in_xreg(ctx, v246);
                                                                                    let v204 = &constructor_unmasked(ctx);
                                                                                    let v262 = C::ty_half_lanes(ctx, v99);
                                                                                    let v263 = v262?;
                                                                                    let v264 = C::vstate_from_type(ctx, v263);
                                                                                    let v265 = C::vstate_mf2(ctx, v264);
                                                                                    let v289 = constructor_rv_vwadd_vx(ctx, v288, v249, v204, v265);
                                                                                    let v290 = constructor_output_vreg(ctx, v289);
                                                                                    let v291 = Some(v290);
                                                                                    // Rule at src\isa\riscv64\lower.isle line 171.
                                                                                    return v291;
                                                                                }
                                                                            }
                                                                            &Opcode::SwidenHigh => {
                                                                                let v99 = C::value_type(ctx, v98);
                                                                                let v286 = C::lane_type(ctx, v99);
                                                                                let v247 = C::value_type(ctx, v246);
                                                                                let v287 = C::ty_equal(ctx, v286, v247);
                                                                                if v287 == true {
                                                                                    let v288 = constructor_put_in_vreg(ctx, v98);
                                                                                    let v310 = constructor_gen_slidedown_half(ctx, v99, v288);
                                                                                    let v311 = constructor_put_in_xreg(ctx, v246);
                                                                                    let v204 = &constructor_unmasked(ctx);
                                                                                    let v262 = C::ty_half_lanes(ctx, v99);
                                                                                    let v263 = v262?;
                                                                                    let v264 = C::vstate_from_type(ctx, v263);
                                                                                    let v265 = C::vstate_mf2(ctx, v264);
                                                                                    let v312 = constructor_rv_vwadd_vx(ctx, v310, v311, v204, v265);
                                                                                    let v313 = constructor_output_vreg(ctx, v312);
                                                                                    let v314 = Some(v313);
                                                                                    // Rule at src\isa\riscv64\lower.isle line 194.
                                                                                    return v314;
                                                                                }
                                                                            }
                                                                            _ => {}
                                                                        }
                                                                    }
                                                                }
                                                                let v219 = C::ty_half_width(ctx, v12);
                                                                if let Some(v220) = v219 {
                                                                    let v221 = C::lane_type(ctx, v220);
                                                                    let v247 = C::value_type(ctx, v246);
                                                                    let v248 = C::ty_equal(ctx, v221, v247);
                                                                    if v248 == true {
                                                                        let v237 = constructor_put_in_vreg(ctx, v64.1);
                                                                        let v249 = constructor_put_in_xreg(ctx, v246);
                                                                        let v204 = &constructor_unmasked(ctx);
                                                                        let v224 = C::vstate_from_type(ctx, v220);
                                                                        let v225 = C::vstate_mf2(ctx, v224);
                                                                        let v250 = constructor_rv_vwadd_wx(ctx, v237, v249, v204, v225);
                                                                        let v251 = constructor_output_vreg(ctx, v250);
                                                                        let v252 = Some(v251);
                                                                        // Rule at src\isa\riscv64\lower.isle line 140.
                                                                        return v252;
                                                                    }
                                                                }
                                                            }
                                                            _ => {}
                                                        }
                                                    }
                                                }
                                                let v237 = constructor_put_in_vreg(ctx, v64.1);
                                                let v238 = constructor_put_in_xreg(ctx, v110);
                                                let v204 = &constructor_unmasked(ctx);
                                                let v205 = C::vstate_from_type(ctx, v12);
                                                let v239 = constructor_rv_vadd_vx(ctx, v237, v238, v204, v205);
                                                let v240 = constructor_output_vreg(ctx, v239);
                                                let v241 = Some(v240);
                                                // Rule at src\isa\riscv64\lower.isle line 137.
                                                return v241;
                                            }
                                            &Opcode::Ineg => {
                                                let v242 = C::def_inst(ctx, v110);
                                                if let Some(v243) = v242 {
                                                    let v244 = &C::inst_data_value(ctx, v243);
                                                    if let &InstructionData::Binary {
                                                        opcode: ref v425,
                                                        args: ref v426,
                                                    } = v244 {
                                                        if let &Opcode::Imul = v425 {
                                                            let v427 = C::unpack_value_array_2(ctx, v426);
                                                            let v444 = C::def_inst(ctx, v427.0);
                                                            if let Some(v445) = v444 {
                                                                let v446 = &C::inst_data_value(ctx, v445);
                                                                if let &InstructionData::Unary {
                                                                    opcode: ref v447,
                                                                    arg: v448,
                                                                } = v446 {
                                                                    if let &Opcode::Splat = v447 {
                                                                        let v237 = constructor_put_in_vreg(ctx, v64.1);
                                                                        let v449 = constructor_put_in_vreg(ctx, v427.1);
                                                                        let v450 = constructor_put_in_xreg(ctx, v448);
                                                                        let v204 = &constructor_unmasked(ctx);
                                                                        let v205 = C::vstate_from_type(ctx, v12);
                                                                        let v451 = constructor_rv_vnmsac_vx(ctx, v237, v449, v450, v204, v205);
                                                                        let v452 = constructor_output_vreg(ctx, v451);
                                                                        let v453 = Some(v452);
                                                                        // Rule at src\isa\riscv64\lower.isle line 305.
                                                                        return v453;
                                                                    }
                                                                }
                                                            }
                                                            let v435 = C::def_inst(ctx, v427.1);
                                                            if let Some(v436) = v435 {
                                                                let v437 = &C::inst_data_value(ctx, v436);
                                                                if let &InstructionData::Unary {
                                                                    opcode: ref v438,
                                                                    arg: v439,
                                                                } = v437 {
                                                                    if let &Opcode::Splat = v438 {
                                                                        let v237 = constructor_put_in_vreg(ctx, v64.1);
                                                                        let v430 = constructor_put_in_vreg(ctx, v427.0);
                                                                        let v440 = constructor_put_in_xreg(ctx, v439);
                                                                        let v204 = &constructor_unmasked(ctx);
                                                                        let v205 = C::vstate_from_type(ctx, v12);
                                                                        let v441 = constructor_rv_vnmsac_vx(ctx, v237, v430, v440, v204, v205);
                                                                        let v442 = constructor_output_vreg(ctx, v441);
                                                                        let v443 = Some(v442);
                                                                        // Rule at src\isa\riscv64\lower.isle line 302.
                                                                        return v443;
                                                                    }
                                                                }
                                                            }
                                                            let v237 = constructor_put_in_vreg(ctx, v64.1);
                                                            let v430 = constructor_put_in_vreg(ctx, v427.0);
                                                            let v431 = constructor_put_in_vreg(ctx, v427.1);
                                                            let v204 = &constructor_unmasked(ctx);
                                                            let v205 = C::vstate_from_type(ctx, v12);
                                                            let v432 = constructor_rv_vnmsac_vv(ctx, v237, v430, v431, v204, v205);
                                                            let v433 = constructor_output_vreg(ctx, v432);
                                                            let v434 = Some(v433);
                                                            // Rule at src\isa\riscv64\lower.isle line 299.
                                                            return v434;
                                                        }
                                                    }
                                                }
                                            }
                                            &Opcode::SwidenLow => {
                                                let v94 = C::def_inst(ctx, v64.1);
                                                if let Some(v95) = v94 {
                                                    let v96 = &C::inst_data_value(ctx, v95);
                                                    if let &InstructionData::Unary {
                                                        opcode: ref v97,
                                                        arg: v98,
                                                    } = v96 {
                                                        match v97 {
                                                            &Opcode::Splat => {
                                                                let v213 = C::def_inst(ctx, v98);
                                                                if let Some(v214) = v213 {
                                                                    let v215 = &C::inst_data_value(ctx, v214);
                                                                    if let &InstructionData::Unary {
                                                                        opcode: ref v216,
                                                                        arg: v217,
                                                                    } = v215 {
                                                                        if let &Opcode::Sextend = v216 {
                                                                            let v111 = C::value_type(ctx, v110);
                                                                            let v281 = C::lane_type(ctx, v111);
                                                                            let v218 = C::value_type(ctx, v217);
                                                                            let v282 = C::ty_equal(ctx, v281, v218);
                                                                            if v282 == true {
                                                                                let v277 = constructor_put_in_vreg(ctx, v110);
                                                                                let v223 = constructor_put_in_xreg(ctx, v217);
                                                                                let v204 = &constructor_unmasked(ctx);
                                                                                let v270 = C::ty_half_lanes(ctx, v111);
                                                                                let v271 = v270?;
                                                                                let v272 = C::vstate_from_type(ctx, v271);
                                                                                let v273 = C::vstate_mf2(ctx, v272);
                                                                                let v283 = constructor_rv_vwadd_vx(ctx, v277, v223, v204, v273);
                                                                                let v284 = constructor_output_vreg(ctx, v283);
                                                                                let v285 = Some(v284);
                                                                                // Rule at src\isa\riscv64\lower.isle line 166.
                                                                                return v285;
                                                                            }
                                                                        }
                                                                    }
                                                                }
                                                            }
                                                            &Opcode::SwidenLow => {
                                                                let v277 = constructor_put_in_vreg(ctx, v110);
                                                                let v261 = constructor_put_in_vreg(ctx, v98);
                                                                let v204 = &constructor_unmasked(ctx);
                                                                let v111 = C::value_type(ctx, v110);
                                                                let v270 = C::ty_half_lanes(ctx, v111);
                                                                let v271 = v270?;
                                                                let v272 = C::vstate_from_type(ctx, v271);
                                                                let v273 = C::vstate_mf2(ctx, v272);
                                                                let v278 = constructor_rv_vwadd_vv(ctx, v277, v261, v204, v273);
                                                                let v279 = constructor_output_vreg(ctx, v278);
                                                                let v280 = Some(v279);
                                                                // Rule at src\isa\riscv64\lower.isle line 162.
                                                                return v280;
                                                            }
                                                            &Opcode::SwidenHigh => {
                                                                let v277 = constructor_put_in_vreg(ctx, v110);
                                                                let v261 = constructor_put_in_vreg(ctx, v98);
                                                                let v111 = C::value_type(ctx, v110);
                                                                let v345 = constructor_gen_slidedown_half(ctx, v111, v261);
                                                                let v204 = &constructor_unmasked(ctx);
                                                                let v270 = C::ty_half_lanes(ctx, v111);
                                                                let v271 = v270?;
                                                                let v272 = C::vstate_from_type(ctx, v271);
                                                                let v273 = C::vstate_mf2(ctx, v272);
                                                                let v346 = constructor_rv_vwadd_vv(ctx, v277, v345, v204, v273);
                                                                let v347 = constructor_output_vreg(ctx, v346);
                                                                let v348 = Some(v347);
                                                                // Rule at src\isa\riscv64\lower.isle line 246.
                                                                return v348;
                                                            }
                                                            _ => {}
                                                        }
                                                    }
                                                }
                                                let v237 = constructor_put_in_vreg(ctx, v64.1);
                                                let v269 = constructor_put_in_vreg(ctx, v110);
                                                let v204 = &constructor_unmasked(ctx);
                                                let v111 = C::value_type(ctx, v110);
                                                let v270 = C::ty_half_lanes(ctx, v111);
                                                let v271 = v270?;
                                                let v272 = C::vstate_from_type(ctx, v271);
                                                let v273 = C::vstate_mf2(ctx, v272);
                                                let v274 = constructor_rv_vwadd_wv(ctx, v237, v269, v204, v273);
                                                let v275 = constructor_output_vreg(ctx, v274);
                                                let v276 = Some(v275);
                                                // Rule at src\isa\riscv64\lower.isle line 159.
                                                return v276;
                                            }
                                            &Opcode::SwidenHigh => {
                                                let v94 = C::def_inst(ctx, v64.1);
                                                if let Some(v95) = v94 {
                                                    let v96 = &C::inst_data_value(ctx, v95);
                                                    if let &InstructionData::Unary {
                                                        opcode: ref v97,
                                                        arg: v98,
                                                    } = v96 {
                                                        match v97 {
                                                            &Opcode::Splat => {
                                                                let v213 = C::def_inst(ctx, v98);
                                                                if let Some(v214) = v213 {
                                                                    let v215 = &C::inst_data_value(ctx, v214);
                                                                    if let &InstructionData::Unary {
                                                                        opcode: ref v216,
                                                                        arg: v217,
                                                                    } = v215 {
                                                                        if let &Opcode::Sextend = v216 {
                                                                            let v111 = C::value_type(ctx, v110);
                                                                            let v281 = C::lane_type(ctx, v111);
                                                                            let v218 = C::value_type(ctx, v217);
                                                                            let v282 = C::ty_equal(ctx, v281, v218);
                                                                            if v282 == true {
                                                                                let v277 = constructor_put_in_vreg(ctx, v110);
                                                                                let v300 = constructor_gen_slidedown_half(ctx, v111, v277);
                                                                                let v306 = constructor_put_in_xreg(ctx, v217);
                                                                                let v204 = &constructor_unmasked(ctx);
                                                                                let v270 = C::ty_half_lanes(ctx, v111);
                                                                                let v271 = v270?;
                                                                                let v272 = C::vstate_from_type(ctx, v271);
                                                                                let v273 = C::vstate_mf2(ctx, v272);
                                                                                let v307 = constructor_rv_vwadd_vx(ctx, v300, v306, v204, v273);
                                                                                let v308 = constructor_output_vreg(ctx, v307);
                                                                                let v309 = Some(v308);
                                                                                // Rule at src\isa\riscv64\lower.isle line 189.
                                                                                return v309;
                                                                            }
                                                                        }
                                                                    }
                                                                }
                                                            }
                                                            &Opcode::SwidenLow => {
                                                                let v277 = constructor_put_in_vreg(ctx, v110);
                                                                let v111 = C::value_type(ctx, v110);
                                                                let v300 = constructor_gen_slidedown_half(ctx, v111, v277);
                                                                let v301 = constructor_put_in_vreg(ctx, v98);
                                                                let v204 = &constructor_unmasked(ctx);
                                                                let v270 = C::ty_half_lanes(ctx, v111);
                                                                let v271 = v270?;
                                                                let v272 = C::vstate_from_type(ctx, v271);
                                                                let v273 = C::vstate_mf2(ctx, v272);
                                                                let v349 = constructor_rv_vwadd_vv(ctx, v300, v301, v204, v273);
                                                                let v350 = constructor_output_vreg(ctx, v349);
                                                                let v351 = Some(v350);
                                                                // Rule at src\isa\riscv64\lower.isle line 250.
                                                                return v351;
                                                            }
                                                            &Opcode::SwidenHigh => {
                                                                let v277 = constructor_put_in_vreg(ctx, v110);
                                                                let v111 = C::value_type(ctx, v110);
                                                                let v300 = constructor_gen_slidedown_half(ctx, v111, v277);
                                                                let v301 = constructor_put_in_vreg(ctx, v98);
                                                                let v302 = constructor_gen_slidedown_half(ctx, v111, v301);
                                                                let v204 = &constructor_unmasked(ctx);
                                                                let v270 = C::ty_half_lanes(ctx, v111);
                                                                let v271 = v270?;
                                                                let v272 = C::vstate_from_type(ctx, v271);
                                                                let v273 = C::vstate_mf2(ctx, v272);
                                                                let v303 = constructor_rv_vwadd_vv(ctx, v300, v302, v204, v273);
                                                                let v304 = constructor_output_vreg(ctx, v303);
                                                                let v305 = Some(v304);
                                                                // Rule at src\isa\riscv64\lower.isle line 185.
                                                                return v305;
                                                            }
                                                            _ => {}
                                                        }
                                                    }
                                                }
                                                let v237 = constructor_put_in_vreg(ctx, v64.1);
                                                let v269 = constructor_put_in_vreg(ctx, v110);
                                                let v111 = C::value_type(ctx, v110);
                                                let v296 = constructor_gen_slidedown_half(ctx, v111, v269);
                                                let v204 = &constructor_unmasked(ctx);
                                                let v270 = C::ty_half_lanes(ctx, v111);
                                                let v271 = v270?;
                                                let v272 = C::vstate_from_type(ctx, v271);
                                                let v273 = C::vstate_mf2(ctx, v272);
                                                let v297 = constructor_rv_vwadd_wv(ctx, v237, v296, v204, v273);
                                                let v298 = constructor_output_vreg(ctx, v297);
                                                let v299 = Some(v298);
                                                // Rule at src\isa\riscv64\lower.isle line 182.
                                                return v299;
                                            }
                                            &Opcode::UwidenLow => {
                                                let v94 = C::def_inst(ctx, v64.1);
                                                if let Some(v95) = v94 {
                                                    let v96 = &C::inst_data_value(ctx, v95);
                                                    if let &InstructionData::Unary {
                                                        opcode: ref v97,
                                                        arg: v98,
                                                    } = v96 {
                                                        match v97 {
                                                            &Opcode::Splat => {
                                                                let v213 = C::def_inst(ctx, v98);
                                                                if let Some(v214) = v213 {
                                                                    let v215 = &C::inst_data_value(ctx, v214);
                                                                    if let &InstructionData::Unary {
                                                                        opcode: ref v216,
                                                                        arg: v217,
                                                                    } = v215 {
                                                                        if let &Opcode::Uextend = v216 {
                                                                            let v111 = C::value_type(ctx, v110);
                                                                            let v281 = C::lane_type(ctx, v111);
                                                                            let v218 = C::value_type(ctx, v217);
                                                                            let v282 = C::ty_equal(ctx, v281, v218);
                                                                            if v282 == true {
                                                                                let v277 = constructor_put_in_vreg(ctx, v110);
                                                                                let v223 = constructor_put_in_xreg(ctx, v217);
                                                                                let v204 = &constructor_unmasked(ctx);
                                                                                let v270 = C::ty_half_lanes(ctx, v111);
                                                                                let v271 = v270?;
                                                                                let v272 = C::vstate_from_type(ctx, v271);
                                                                                let v273 = C::vstate_mf2(ctx, v272);
                                                                                let v324 = constructor_rv_vwaddu_vx(ctx, v277, v223, v204, v273);
                                                                                let v325 = constructor_output_vreg(ctx, v324);
                                                                                let v326 = Some(v325);
                                                                                // Rule at src\isa\riscv64\lower.isle line 211.
                                                                                return v326;
                                                                            }
                                                                        }
                                                                    }
                                                                }
                                                            }
                                                            &Opcode::UwidenLow => {
                                                                let v277 = constructor_put_in_vreg(ctx, v110);
                                                                let v261 = constructor_put_in_vreg(ctx, v98);
                                                                let v204 = &constructor_unmasked(ctx);
                                                                let v111 = C::value_type(ctx, v110);
                                                                let v270 = C::ty_half_lanes(ctx, v111);
                                                                let v271 = v270?;
                                                                let v272 = C::vstate_from_type(ctx, v271);
                                                                let v273 = C::vstate_mf2(ctx, v272);
                                                                let v321 = constructor_rv_vwaddu_vv(ctx, v277, v261, v204, v273);
                                                                let v322 = constructor_output_vreg(ctx, v321);
                                                                let v323 = Some(v322);
                                                                // Rule at src\isa\riscv64\lower.isle line 207.
                                                                return v323;
                                                            }
                                                            &Opcode::UwidenHigh => {
                                                                let v277 = constructor_put_in_vreg(ctx, v110);
                                                                let v261 = constructor_put_in_vreg(ctx, v98);
                                                                let v111 = C::value_type(ctx, v110);
                                                                let v345 = constructor_gen_slidedown_half(ctx, v111, v261);
                                                                let v204 = &constructor_unmasked(ctx);
                                                                let v270 = C::ty_half_lanes(ctx, v111);
                                                                let v271 = v270?;
                                                                let v272 = C::vstate_from_type(ctx, v271);
                                                                let v273 = C::vstate_mf2(ctx, v272);
                                                                let v352 = constructor_rv_vwaddu_vv(ctx, v277, v345, v204, v273);
                                                                let v353 = constructor_output_vreg(ctx, v352);
                                                                let v354 = Some(v353);
                                                                // Rule at src\isa\riscv64\lower.isle line 256.
                                                                return v354;
                                                            }
                                                            _ => {}
                                                        }
                                                    }
                                                }
                                                let v237 = constructor_put_in_vreg(ctx, v64.1);
                                                let v269 = constructor_put_in_vreg(ctx, v110);
                                                let v204 = &constructor_unmasked(ctx);
                                                let v111 = C::value_type(ctx, v110);
                                                let v270 = C::ty_half_lanes(ctx, v111);
                                                let v271 = v270?;
                                                let v272 = C::vstate_from_type(ctx, v271);
                                                let v273 = C::vstate_mf2(ctx, v272);
                                                let v318 = constructor_rv_vwaddu_wv(ctx, v237, v269, v204, v273);
                                                let v319 = constructor_output_vreg(ctx, v318);
                                                let v320 = Some(v319);
                                                // Rule at src\isa\riscv64\lower.isle line 204.
                                                return v320;
                                            }
                                            &Opcode::UwidenHigh => {
                                                let v94 = C::def_inst(ctx, v64.1);
                                                if let Some(v95) = v94 {
                                                    let v96 = &C::inst_data_value(ctx, v95);
                                                    if let &InstructionData::Unary {
                                                        opcode: ref v97,
                                                        arg: v98,
                                                    } = v96 {
                                                        match v97 {
                                                            &Opcode::Splat => {
                                                                let v213 = C::def_inst(ctx, v98);
                                                                if let Some(v214) = v213 {
                                                                    let v215 = &C::inst_data_value(ctx, v214);
                                                                    if let &InstructionData::Unary {
                                                                        opcode: ref v216,
                                                                        arg: v217,
                                                                    } = v215 {
                                                                        if let &Opcode::Uextend = v216 {
                                                                            let v111 = C::value_type(ctx, v110);
                                                                            let v281 = C::lane_type(ctx, v111);
                                                                            let v218 = C::value_type(ctx, v217);
                                                                            let v282 = C::ty_equal(ctx, v281, v218);
                                                                            if v282 == true {
                                                                                let v277 = constructor_put_in_vreg(ctx, v110);
                                                                                let v300 = constructor_gen_slidedown_half(ctx, v111, v277);
                                                                                let v306 = constructor_put_in_xreg(ctx, v217);
                                                                                let v204 = &constructor_unmasked(ctx);
                                                                                let v270 = C::ty_half_lanes(ctx, v111);
                                                                                let v271 = v270?;
                                                                                let v272 = C::vstate_from_type(ctx, v271);
                                                                                let v273 = C::vstate_mf2(ctx, v272);
                                                                                let v339 = constructor_rv_vwaddu_vx(ctx, v300, v306, v204, v273);
                                                                                let v340 = constructor_output_vreg(ctx, v339);
                                                                                let v341 = Some(v340);
                                                                                // Rule at src\isa\riscv64\lower.isle line 234.
                                                                                return v341;
                                                                            }
                                                                        }
                                                                    }
                                                                }
                                                            }
                                                            &Opcode::UwidenLow => {
                                                                let v277 = constructor_put_in_vreg(ctx, v110);
                                                                let v111 = C::value_type(ctx, v110);
                                                                let v300 = constructor_gen_slidedown_half(ctx, v111, v277);
                                                                let v301 = constructor_put_in_vreg(ctx, v98);
                                                                let v204 = &constructor_unmasked(ctx);
                                                                let v270 = C::ty_half_lanes(ctx, v111);
                                                                let v271 = v270?;
                                                                let v272 = C::vstate_from_type(ctx, v271);
                                                                let v273 = C::vstate_mf2(ctx, v272);
                                                                let v355 = constructor_rv_vwaddu_vv(ctx, v300, v301, v204, v273);
                                                                let v356 = constructor_output_vreg(ctx, v355);
                                                                let v357 = Some(v356);
                                                                // Rule at src\isa\riscv64\lower.isle line 260.
                                                                return v357;
                                                            }
                                                            &Opcode::UwidenHigh => {
                                                                let v277 = constructor_put_in_vreg(ctx, v110);
                                                                let v111 = C::value_type(ctx, v110);
                                                                let v300 = constructor_gen_slidedown_half(ctx, v111, v277);
                                                                let v301 = constructor_put_in_vreg(ctx, v98);
                                                                let v302 = constructor_gen_slidedown_half(ctx, v111, v301);
                                                                let v204 = &constructor_unmasked(ctx);
                                                                let v270 = C::ty_half_lanes(ctx, v111);
                                                                let v271 = v270?;
                                                                let v272 = C::vstate_from_type(ctx, v271);
                                                                let v273 = C::vstate_mf2(ctx, v272);
                                                                let v336 = constructor_rv_vwaddu_vv(ctx, v300, v302, v204, v273);
                                                                let v337 = constructor_output_vreg(ctx, v336);
                                                                let v338 = Some(v337);
                                                                // Rule at src\isa\riscv64\lower.isle line 230.
                                                                return v338;
                                                            }
                                                            _ => {}
                                                        }
                                                    }
                                                }
                                                let v237 = constructor_put_in_vreg(ctx, v64.1);
                                                let v269 = constructor_put_in_vreg(ctx, v110);
                                                let v111 = C::value_type(ctx, v110);
                                                let v296 = constructor_gen_slidedown_half(ctx, v111, v269);
                                                let v204 = &constructor_unmasked(ctx);
                                                let v270 = C::ty_half_lanes(ctx, v111);
                                                let v271 = v270?;
                                                let v272 = C::vstate_from_type(ctx, v271);
                                                let v273 = C::vstate_mf2(ctx, v272);
                                                let v333 = constructor_rv_vwaddu_wv(ctx, v237, v296, v204, v273);
                                                let v334 = constructor_output_vreg(ctx, v333);
                                                let v335 = Some(v334);
                                                // Rule at src\isa\riscv64\lower.isle line 227.
                                                return v335;
                                            }
                                            _ => {}
                                        }
                                    }
                                    _ => {}
                                }
                            }
                            let v94 = C::def_inst(ctx, v64.1);
                            if let Some(v95) = v94 {
                                let v96 = &C::inst_data_value(ctx, v95);
                                match v96 {
                                    &InstructionData::Binary {
                                        opcode: ref v116,
                                        args: ref v117,
                                    } => {
                                        if let &Opcode::Imul = v116 {
                                            let v118 = C::unpack_value_array_2(ctx, v117);
                                            let v152 = C::def_inst(ctx, v118.0);
                                            if let Some(v153) = v152 {
                                                let v154 = &C::inst_data_value(ctx, v153);
                                                if let &InstructionData::Unary {
                                                    opcode: ref v155,
                                                    arg: v156,
                                                } = v154 {
                                                    if let &Opcode::Splat = v155 {
                                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                                        let v372 = constructor_put_in_vreg(ctx, v118.1);
                                                        let v373 = constructor_put_in_xreg(ctx, v156);
                                                        let v204 = &constructor_unmasked(ctx);
                                                        let v205 = C::vstate_from_type(ctx, v12);
                                                        let v374 = constructor_rv_vmacc_vx(ctx, v202, v372, v373, v204, v205);
                                                        let v375 = constructor_output_vreg(ctx, v374);
                                                        let v376 = Some(v375);
                                                        // Rule at src\isa\riscv64\lower.isle line 276.
                                                        return v376;
                                                    }
                                                }
                                            }
                                            let v363 = C::def_inst(ctx, v118.1);
                                            if let Some(v364) = v363 {
                                                let v365 = &C::inst_data_value(ctx, v364);
                                                if let &InstructionData::Unary {
                                                    opcode: ref v366,
                                                    arg: v367,
                                                } = v365 {
                                                    if let &Opcode::Splat = v366 {
                                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                                        let v358 = constructor_put_in_vreg(ctx, v118.0);
                                                        let v368 = constructor_put_in_xreg(ctx, v367);
                                                        let v204 = &constructor_unmasked(ctx);
                                                        let v205 = C::vstate_from_type(ctx, v12);
                                                        let v369 = constructor_rv_vmacc_vx(ctx, v202, v358, v368, v204, v205);
                                                        let v370 = constructor_output_vreg(ctx, v369);
                                                        let v371 = Some(v370);
                                                        // Rule at src\isa\riscv64\lower.isle line 273.
                                                        return v371;
                                                    }
                                                }
                                            }
                                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                                            let v358 = constructor_put_in_vreg(ctx, v118.0);
                                            let v359 = constructor_put_in_vreg(ctx, v118.1);
                                            let v204 = &constructor_unmasked(ctx);
                                            let v205 = C::vstate_from_type(ctx, v12);
                                            let v360 = constructor_rv_vmacc_vv(ctx, v202, v358, v359, v204, v205);
                                            let v361 = constructor_output_vreg(ctx, v360);
                                            let v362 = Some(v361);
                                            // Rule at src\isa\riscv64\lower.isle line 270.
                                            return v362;
                                        }
                                    }
                                    &InstructionData::Unary {
                                        opcode: ref v97,
                                        arg: v98,
                                    } => {
                                        match v97 {
                                            &Opcode::Splat => {
                                                let v213 = C::def_inst(ctx, v98);
                                                if let Some(v214) = v213 {
                                                    let v215 = &C::inst_data_value(ctx, v214);
                                                    if let &InstructionData::Unary {
                                                        opcode: ref v216,
                                                        arg: v217,
                                                    } = v215 {
                                                        match v216 {
                                                            &Opcode::Uextend => {
                                                                let v219 = C::ty_half_width(ctx, v12);
                                                                if let Some(v220) = v219 {
                                                                    let v221 = C::lane_type(ctx, v220);
                                                                    let v218 = C::value_type(ctx, v217);
                                                                    let v222 = C::ty_equal(ctx, v221, v218);
                                                                    if v222 == true {
                                                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                                                        let v223 = constructor_put_in_xreg(ctx, v217);
                                                                        let v204 = &constructor_unmasked(ctx);
                                                                        let v224 = C::vstate_from_type(ctx, v220);
                                                                        let v225 = C::vstate_mf2(ctx, v224);
                                                                        let v229 = constructor_rv_vwaddu_wx(ctx, v202, v223, v204, v225);
                                                                        let v230 = constructor_output_vreg(ctx, v229);
                                                                        let v231 = Some(v230);
                                                                        // Rule at src\isa\riscv64\lower.isle line 127.
                                                                        return v231;
                                                                    }
                                                                }
                                                            }
                                                            &Opcode::Sextend => {
                                                                let v219 = C::ty_half_width(ctx, v12);
                                                                if let Some(v220) = v219 {
                                                                    let v221 = C::lane_type(ctx, v220);
                                                                    let v218 = C::value_type(ctx, v217);
                                                                    let v222 = C::ty_equal(ctx, v221, v218);
                                                                    if v222 == true {
                                                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                                                        let v223 = constructor_put_in_xreg(ctx, v217);
                                                                        let v204 = &constructor_unmasked(ctx);
                                                                        let v224 = C::vstate_from_type(ctx, v220);
                                                                        let v225 = C::vstate_mf2(ctx, v224);
                                                                        let v226 = constructor_rv_vwadd_wx(ctx, v202, v223, v204, v225);
                                                                        let v227 = constructor_output_vreg(ctx, v226);
                                                                        let v228 = Some(v227);
                                                                        // Rule at src\isa\riscv64\lower.isle line 122.
                                                                        return v228;
                                                                    }
                                                                }
                                                            }
                                                            _ => {}
                                                        }
                                                    }
                                                }
                                                let v202 = constructor_put_in_vreg(ctx, v64.0);
                                                let v209 = constructor_put_in_xreg(ctx, v98);
                                                let v204 = &constructor_unmasked(ctx);
                                                let v205 = C::vstate_from_type(ctx, v12);
                                                let v210 = constructor_rv_vadd_vx(ctx, v202, v209, v204, v205);
                                                let v211 = constructor_output_vreg(ctx, v210);
                                                let v212 = Some(v211);
                                                // Rule at src\isa\riscv64\lower.isle line 119.
                                                return v212;
                                            }
                                            &Opcode::Ineg => {
                                                let v213 = C::def_inst(ctx, v98);
                                                if let Some(v214) = v213 {
                                                    let v215 = &C::inst_data_value(ctx, v214);
                                                    if let &InstructionData::Binary {
                                                        opcode: ref v396,
                                                        args: ref v397,
                                                    } = v215 {
                                                        if let &Opcode::Imul = v396 {
                                                            let v398 = C::unpack_value_array_2(ctx, v397);
                                                            let v415 = C::def_inst(ctx, v398.0);
                                                            if let Some(v416) = v415 {
                                                                let v417 = &C::inst_data_value(ctx, v416);
                                                                if let &InstructionData::Unary {
                                                                    opcode: ref v418,
                                                                    arg: v419,
                                                                } = v417 {
                                                                    if let &Opcode::Splat = v418 {
                                                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                                                        let v420 = constructor_put_in_vreg(ctx, v398.1);
                                                                        let v421 = constructor_put_in_xreg(ctx, v419);
                                                                        let v204 = &constructor_unmasked(ctx);
                                                                        let v205 = C::vstate_from_type(ctx, v12);
                                                                        let v422 = constructor_rv_vnmsac_vx(ctx, v202, v420, v421, v204, v205);
                                                                        let v423 = constructor_output_vreg(ctx, v422);
                                                                        let v424 = Some(v423);
                                                                        // Rule at src\isa\riscv64\lower.isle line 296.
                                                                        return v424;
                                                                    }
                                                                }
                                                            }
                                                            let v406 = C::def_inst(ctx, v398.1);
                                                            if let Some(v407) = v406 {
                                                                let v408 = &C::inst_data_value(ctx, v407);
                                                                if let &InstructionData::Unary {
                                                                    opcode: ref v409,
                                                                    arg: v410,
                                                                } = v408 {
                                                                    if let &Opcode::Splat = v409 {
                                                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                                                        let v401 = constructor_put_in_vreg(ctx, v398.0);
                                                                        let v411 = constructor_put_in_xreg(ctx, v410);
                                                                        let v204 = &constructor_unmasked(ctx);
                                                                        let v205 = C::vstate_from_type(ctx, v12);
                                                                        let v412 = constructor_rv_vnmsac_vx(ctx, v202, v401, v411, v204, v205);
                                                                        let v413 = constructor_output_vreg(ctx, v412);
                                                                        let v414 = Some(v413);
                                                                        // Rule at src\isa\riscv64\lower.isle line 293.
                                                                        return v414;
                                                                    }
                                                                }
                                                            }
                                                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                                                            let v401 = constructor_put_in_vreg(ctx, v398.0);
                                                            let v402 = constructor_put_in_vreg(ctx, v398.1);
                                                            let v204 = &constructor_unmasked(ctx);
                                                            let v205 = C::vstate_from_type(ctx, v12);
                                                            let v403 = constructor_rv_vnmsac_vv(ctx, v202, v401, v402, v204, v205);
                                                            let v404 = constructor_output_vreg(ctx, v403);
                                                            let v405 = Some(v404);
                                                            // Rule at src\isa\riscv64\lower.isle line 290.
                                                            return v405;
                                                        }
                                                    }
                                                }
                                            }
                                            &Opcode::SwidenLow => {
                                                let v202 = constructor_put_in_vreg(ctx, v64.0);
                                                let v261 = constructor_put_in_vreg(ctx, v98);
                                                let v204 = &constructor_unmasked(ctx);
                                                let v99 = C::value_type(ctx, v98);
                                                let v262 = C::ty_half_lanes(ctx, v99);
                                                let v263 = v262?;
                                                let v264 = C::vstate_from_type(ctx, v263);
                                                let v265 = C::vstate_mf2(ctx, v264);
                                                let v266 = constructor_rv_vwadd_wv(ctx, v202, v261, v204, v265);
                                                let v267 = constructor_output_vreg(ctx, v266);
                                                let v268 = Some(v267);
                                                // Rule at src\isa\riscv64\lower.isle line 156.
                                                return v268;
                                            }
                                            &Opcode::SwidenHigh => {
                                                let v202 = constructor_put_in_vreg(ctx, v64.0);
                                                let v261 = constructor_put_in_vreg(ctx, v98);
                                                let v99 = C::value_type(ctx, v98);
                                                let v292 = constructor_gen_slidedown_half(ctx, v99, v261);
                                                let v204 = &constructor_unmasked(ctx);
                                                let v262 = C::ty_half_lanes(ctx, v99);
                                                let v263 = v262?;
                                                let v264 = C::vstate_from_type(ctx, v263);
                                                let v265 = C::vstate_mf2(ctx, v264);
                                                let v293 = constructor_rv_vwadd_wv(ctx, v202, v292, v204, v265);
                                                let v294 = constructor_output_vreg(ctx, v293);
                                                let v295 = Some(v294);
                                                // Rule at src\isa\riscv64\lower.isle line 179.
                                                return v295;
                                            }
                                            &Opcode::UwidenLow => {
                                                let v202 = constructor_put_in_vreg(ctx, v64.0);
                                                let v261 = constructor_put_in_vreg(ctx, v98);
                                                let v204 = &constructor_unmasked(ctx);
                                                let v99 = C::value_type(ctx, v98);
                                                let v262 = C::ty_half_lanes(ctx, v99);
                                                let v263 = v262?;
                                                let v264 = C::vstate_from_type(ctx, v263);
                                                let v265 = C::vstate_mf2(ctx, v264);
                                                let v315 = constructor_rv_vwaddu_wv(ctx, v202, v261, v204, v265);
                                                let v316 = constructor_output_vreg(ctx, v315);
                                                let v317 = Some(v316);
                                                // Rule at src\isa\riscv64\lower.isle line 201.
                                                return v317;
                                            }
                                            &Opcode::UwidenHigh => {
                                                let v202 = constructor_put_in_vreg(ctx, v64.0);
                                                let v261 = constructor_put_in_vreg(ctx, v98);
                                                let v99 = C::value_type(ctx, v98);
                                                let v292 = constructor_gen_slidedown_half(ctx, v99, v261);
                                                let v204 = &constructor_unmasked(ctx);
                                                let v262 = C::ty_half_lanes(ctx, v99);
                                                let v263 = v262?;
                                                let v264 = C::vstate_from_type(ctx, v263);
                                                let v265 = C::vstate_mf2(ctx, v264);
                                                let v330 = constructor_rv_vwaddu_wv(ctx, v202, v292, v204, v265);
                                                let v331 = constructor_output_vreg(ctx, v330);
                                                let v332 = Some(v331);
                                                // Rule at src\isa\riscv64\lower.isle line 224.
                                                return v332;
                                            }
                                            _ => {}
                                        }
                                    }
                                    _ => {}
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v203 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v206 = constructor_rv_vadd_vv(ctx, v202, v203, v204, v205);
                            let v207 = constructor_output_vreg(ctx, v206);
                            let v208 = Some(v207);
                            // Rule at src\isa\riscv64\lower.isle line 116.
                            return v208;
                        }
                        match v3 {
                            I64 => {
                                let v100 = C::has_zba(ctx);
                                if v100 == true {
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v106 = C::def_inst(ctx, v64.0);
                                    if let Some(v107) = v106 {
                                        let v108 = &C::inst_data_value(ctx, v107);
                                        if let &InstructionData::Binary {
                                            opcode: ref v134,
                                            args: ref v135,
                                        } = v108 {
                                            if let &Opcode::Ishl = v134 {
                                                let v136 = C::unpack_value_array_2(ctx, v135);
                                                let v139 = C::maybe_uextend(ctx, v136.1);
                                                if let Some(v140) = v139 {
                                                    let v141 = C::def_inst(ctx, v140);
                                                    if let Some(v142) = v141 {
                                                        let v143 = &C::inst_data_value(ctx, v142);
                                                        if let &InstructionData::UnaryImm {
                                                            opcode: ref v144,
                                                            imm: v145,
                                                        } = v143 {
                                                            if let &Opcode::Iconst = v144 {
                                                                let v164 = C::def_inst(ctx, v136.0);
                                                                if let Some(v165) = v164 {
                                                                    let v166 = &C::inst_data_value(ctx, v165);
                                                                    if let &InstructionData::Unary {
                                                                        opcode: ref v167,
                                                                        arg: v168,
                                                                    } = v166 {
                                                                        if let &Opcode::Uextend = v167 {
                                                                            let v169 = C::value_type(ctx, v168);
                                                                            if v169 == I32 {
                                                                                let v170 = &constructor_match_shnadd_uw(ctx, v145);
                                                                                if let Some(v171) = v170 {
                                                                                    let v172 = C::put_in_reg(ctx, v168);
                                                                                    let v90 = C::put_in_reg(ctx, v64.1);
                                                                                    let v173 = constructor_alu_rrr(ctx, v171, v172, v90);
                                                                                    let v174 = constructor_output_reg(ctx, v173);
                                                                                    let v175 = Some(v174);
                                                                                    // Rule at src\isa\riscv64\lower.isle line 99.
                                                                                    return v175;
                                                                                }
                                                                            }
                                                                        }
                                                                    }
                                                                }
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                    let v94 = C::def_inst(ctx, v64.1);
                                    if let Some(v95) = v94 {
                                        let v96 = &C::inst_data_value(ctx, v95);
                                        if let &InstructionData::Binary {
                                            opcode: ref v116,
                                            args: ref v117,
                                        } = v96 {
                                            if let &Opcode::Ishl = v116 {
                                                let v118 = C::unpack_value_array_2(ctx, v117);
                                                let v121 = C::maybe_uextend(ctx, v118.1);
                                                if let Some(v122) = v121 {
                                                    let v123 = C::def_inst(ctx, v122);
                                                    if let Some(v124) = v123 {
                                                        let v125 = &C::inst_data_value(ctx, v124);
                                                        if let &InstructionData::UnaryImm {
                                                            opcode: ref v126,
                                                            imm: v127,
                                                        } = v125 {
                                                            if let &Opcode::Iconst = v126 {
                                                                let v152 = C::def_inst(ctx, v118.0);
                                                                if let Some(v153) = v152 {
                                                                    let v154 = &C::inst_data_value(ctx, v153);
                                                                    if let &InstructionData::Unary {
                                                                        opcode: ref v155,
                                                                        arg: v156,
                                                                    } = v154 {
                                                                        if let &Opcode::Uextend = v155 {
                                                                            let v157 = C::value_type(ctx, v156);
                                                                            if v157 == I32 {
                                                                                let v158 = &constructor_match_shnadd_uw(ctx, v127);
                                                                                if let Some(v159) = v158 {
                                                                                    let v160 = C::put_in_reg(ctx, v156);
                                                                                    let v82 = C::put_in_reg(ctx, v64.0);
                                                                                    let v161 = constructor_alu_rrr(ctx, v159, v160, v82);
                                                                                    let v162 = constructor_output_reg(ctx, v161);
                                                                                    let v163 = Some(v162);
                                                                                    // Rule at src\isa\riscv64\lower.isle line 94.
                                                                                    return v163;
                                                                                }
                                                                            }
                                                                        }
                                                                    }
                                                                }
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                    if let Some(v107) = v106 {
                                        let v108 = &C::inst_data_value(ctx, v107);
                                        match v108 {
                                            &InstructionData::Binary {
                                                opcode: ref v134,
                                                args: ref v135,
                                            } => {
                                                if let &Opcode::Ishl = v134 {
                                                    let v136 = C::unpack_value_array_2(ctx, v135);
                                                    let v139 = C::maybe_uextend(ctx, v136.1);
                                                    if let Some(v140) = v139 {
                                                        let v141 = C::def_inst(ctx, v140);
                                                        if let Some(v142) = v141 {
                                                            let v143 = &C::inst_data_value(ctx, v142);
                                                            if let &InstructionData::UnaryImm {
                                                                opcode: ref v144,
                                                                imm: v145,
                                                            } = v143 {
                                                                if let &Opcode::Iconst = v144 {
                                                                    let v146 = &constructor_match_shnadd(ctx, v145);
                                                                    if let Some(v147) = v146 {
                                                                        let v148 = C::put_in_reg(ctx, v136.0);
                                                                        let v90 = C::put_in_reg(ctx, v64.1);
                                                                        let v149 = constructor_alu_rrr(ctx, v147, v148, v90);
                                                                        let v150 = constructor_output_reg(ctx, v149);
                                                                        let v151 = Some(v150);
                                                                        // Rule at src\isa\riscv64\lower.isle line 77.
                                                                        return v151;
                                                                    }
                                                                }
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                            &InstructionData::Unary {
                                                opcode: ref v109,
                                                arg: v110,
                                            } => {
                                                if let &Opcode::Uextend = v109 {
                                                    let v111 = C::value_type(ctx, v110);
                                                    if v111 == I32 {
                                                        let v112 = constructor_put_in_xreg(ctx, v110);
                                                        let v68 = constructor_put_in_xreg(ctx, v64.1);
                                                        let v113 = constructor_rv_adduw(ctx, v112, v68);
                                                        let v114 = constructor_output_xreg(ctx, v113);
                                                        let v115 = Some(v114);
                                                        // Rule at src\isa\riscv64\lower.isle line 62.
                                                        return v115;
                                                    }
                                                }
                                            }
                                            _ => {}
                                        }
                                    }
                                    if let Some(v95) = v94 {
                                        let v96 = &C::inst_data_value(ctx, v95);
                                        match v96 {
                                            &InstructionData::Binary {
                                                opcode: ref v116,
                                                args: ref v117,
                                            } => {
                                                if let &Opcode::Ishl = v116 {
                                                    let v118 = C::unpack_value_array_2(ctx, v117);
                                                    let v121 = C::maybe_uextend(ctx, v118.1);
                                                    if let Some(v122) = v121 {
                                                        let v123 = C::def_inst(ctx, v122);
                                                        if let Some(v124) = v123 {
                                                            let v125 = &C::inst_data_value(ctx, v124);
                                                            if let &InstructionData::UnaryImm {
                                                                opcode: ref v126,
                                                                imm: v127,
                                                            } = v125 {
                                                                if let &Opcode::Iconst = v126 {
                                                                    let v128 = &constructor_match_shnadd(ctx, v127);
                                                                    if let Some(v129) = v128 {
                                                                        let v130 = C::put_in_reg(ctx, v118.0);
                                                                        let v82 = C::put_in_reg(ctx, v64.0);
                                                                        let v131 = constructor_alu_rrr(ctx, v129, v130, v82);
                                                                        let v132 = constructor_output_reg(ctx, v131);
                                                                        let v133 = Some(v132);
                                                                        // Rule at src\isa\riscv64\lower.isle line 72.
                                                                        return v133;
                                                                    }
                                                                }
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                            &InstructionData::Unary {
                                                opcode: ref v97,
                                                arg: v98,
                                            } => {
                                                if let &Opcode::Uextend = v97 {
                                                    let v99 = C::value_type(ctx, v98);
                                                    if v99 == I32 {
                                                        let v101 = constructor_put_in_xreg(ctx, v98);
                                                        let v102 = constructor_put_in_xreg(ctx, v64.0);
                                                        let v103 = constructor_rv_adduw(ctx, v101, v102);
                                                        let v104 = constructor_output_xreg(ctx, v103);
                                                        let v105 = Some(v104);
                                                        // Rule at src\isa\riscv64\lower.isle line 58.
                                                        return v105;
                                                    }
                                                }
                                            }
                                            _ => {}
                                        }
                                    }
                                }
                            }
                            I128 => {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v176 = C::put_in_regs(ctx, v64.0);
                                let v178 = C::value_regs_get(ctx, v176, 0x0_usize);
                                let v179 = C::xreg_new(ctx, v178);
                                let v180 = C::put_in_regs(ctx, v64.1);
                                let v181 = C::value_regs_get(ctx, v180, 0x0_usize);
                                let v182 = C::xreg_new(ctx, v181);
                                let v183 = constructor_rv_add(ctx, v179, v182);
                                let v184 = C::put_in_regs(ctx, v64.1);
                                let v185 = C::value_regs_get(ctx, v184, 0x0_usize);
                                let v186 = C::xreg_new(ctx, v185);
                                let v187 = constructor_rv_sltu(ctx, v183, v186);
                                let v188 = C::put_in_regs(ctx, v64.0);
                                let v190 = C::value_regs_get(ctx, v188, 0x1_usize);
                                let v191 = C::xreg_new(ctx, v190);
                                let v192 = C::put_in_regs(ctx, v64.1);
                                let v193 = C::value_regs_get(ctx, v192, 0x1_usize);
                                let v194 = C::xreg_new(ctx, v193);
                                let v195 = constructor_rv_add(ctx, v191, v194);
                                let v196 = constructor_rv_add(ctx, v195, v187);
                                let v197 = C::xreg_to_reg(ctx, v183);
                                let v198 = C::xreg_to_reg(ctx, v196);
                                let v199 = C::value_regs(ctx, v197, v198);
                                let v200 = C::output(ctx, v199);
                                let v201 = Some(v200);
                                // Rule at src\isa\riscv64\lower.isle line 105.
                                return v201;
                            }
                            _ => {}
                        }
                        let v75 = C::ty_int_ref_scalar_64_extract(ctx, v3);
                        if let Some(v76) = v75 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v86 = C::i64_from_iconst(ctx, v64.0);
                            if let Some(v87) = v86 {
                                let v88 = C::imm12_from_i64(ctx, v87);
                                if let Some(v89) = v88 {
                                    let v81 = &constructor_select_addi(ctx, v76);
                                    let v90 = C::put_in_reg(ctx, v64.1);
                                    let v91 = constructor_alu_rr_imm12(ctx, v81, v90, v89);
                                    let v92 = constructor_output_reg(ctx, v91);
                                    let v93 = Some(v92);
                                    // Rule at src\isa\riscv64\lower.isle line 53.
                                    return v93;
                                }
                            }
                            let v77 = C::i64_from_iconst(ctx, v64.1);
                            if let Some(v78) = v77 {
                                let v79 = C::imm12_from_i64(ctx, v78);
                                if let Some(v80) = v79 {
                                    let v81 = &constructor_select_addi(ctx, v76);
                                    let v82 = C::put_in_reg(ctx, v64.0);
                                    let v83 = constructor_alu_rr_imm12(ctx, v81, v82, v80);
                                    let v84 = constructor_output_reg(ctx, v83);
                                    let v85 = Some(v84);
                                    // Rule at src\isa\riscv64\lower.isle line 50.
                                    return v85;
                                }
                            }
                        }
                        if v3 == I64 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v67 = constructor_put_in_xreg(ctx, v64.0);
                            let v68 = constructor_put_in_xreg(ctx, v64.1);
                            let v72 = constructor_rv_add(ctx, v67, v68);
                            let v73 = constructor_output_xreg(ctx, v72);
                            let v74 = Some(v73);
                            // Rule at src\isa\riscv64\lower.isle line 46.
                            return v74;
                        }
                        let v58 = C::fits_in_32(ctx, v3);
                        if let Some(v59) = v58 {
                            let v60 = C::ty_int(ctx, v59);
                            if let Some(v61) = v60 {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v67 = constructor_put_in_xreg(ctx, v64.0);
                                let v68 = constructor_put_in_xreg(ctx, v64.1);
                                let v69 = constructor_rv_addw(ctx, v67, v68);
                                let v70 = constructor_output_xreg(ctx, v69);
                                let v71 = Some(v70);
                                // Rule at src\isa\riscv64\lower.isle line 43.
                                return v71;
                            }
                        }
                    }
                }
                &Opcode::Isub => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v94 = C::def_inst(ctx, v64.1);
                            if let Some(v95) = v94 {
                                let v96 = &C::inst_data_value(ctx, v95);
                                if let &InstructionData::Unary {
                                    opcode: ref v97,
                                    arg: v98,
                                } = v96 {
                                    match v97 {
                                        &Opcode::Splat => {
                                            let v106 = C::def_inst(ctx, v64.0);
                                            if let Some(v107) = v106 {
                                                let v108 = &C::inst_data_value(ctx, v107);
                                                if let &InstructionData::Unary {
                                                    opcode: ref v109,
                                                    arg: v110,
                                                } = v108 {
                                                    match v109 {
                                                        &Opcode::SwidenLow => {
                                                            let v213 = C::def_inst(ctx, v98);
                                                            if let Some(v214) = v213 {
                                                                let v215 = &C::inst_data_value(ctx, v214);
                                                                if let &InstructionData::Unary {
                                                                    opcode: ref v216,
                                                                    arg: v217,
                                                                } = v215 {
                                                                    if let &Opcode::Sextend = v216 {
                                                                        let v111 = C::value_type(ctx, v110);
                                                                        let v281 = C::lane_type(ctx, v111);
                                                                        let v218 = C::value_type(ctx, v217);
                                                                        let v282 = C::ty_equal(ctx, v281, v218);
                                                                        if v282 == true {
                                                                            let v277 = constructor_put_in_vreg(ctx, v110);
                                                                            let v223 = constructor_put_in_xreg(ctx, v217);
                                                                            let v204 = &constructor_unmasked(ctx);
                                                                            let v270 = C::ty_half_lanes(ctx, v111);
                                                                            let v271 = v270?;
                                                                            let v272 = C::vstate_from_type(ctx, v271);
                                                                            let v273 = C::vstate_mf2(ctx, v272);
                                                                            let v564 = constructor_rv_vwsub_vx(ctx, v277, v223, v204, v273);
                                                                            let v565 = constructor_output_vreg(ctx, v564);
                                                                            let v566 = Some(v565);
                                                                            // Rule at src\isa\riscv64\lower.isle line 408.
                                                                            return v566;
                                                                        }
                                                                    }
                                                                }
                                                            }
                                                        }
                                                        &Opcode::SwidenHigh => {
                                                            let v213 = C::def_inst(ctx, v98);
                                                            if let Some(v214) = v213 {
                                                                let v215 = &C::inst_data_value(ctx, v214);
                                                                if let &InstructionData::Unary {
                                                                    opcode: ref v216,
                                                                    arg: v217,
                                                                } = v215 {
                                                                    if let &Opcode::Sextend = v216 {
                                                                        let v111 = C::value_type(ctx, v110);
                                                                        let v281 = C::lane_type(ctx, v111);
                                                                        let v218 = C::value_type(ctx, v217);
                                                                        let v282 = C::ty_equal(ctx, v281, v218);
                                                                        if v282 == true {
                                                                            let v277 = constructor_put_in_vreg(ctx, v110);
                                                                            let v300 = constructor_gen_slidedown_half(ctx, v111, v277);
                                                                            let v306 = constructor_put_in_xreg(ctx, v217);
                                                                            let v204 = &constructor_unmasked(ctx);
                                                                            let v270 = C::ty_half_lanes(ctx, v111);
                                                                            let v271 = v270?;
                                                                            let v272 = C::vstate_from_type(ctx, v271);
                                                                            let v273 = C::vstate_mf2(ctx, v272);
                                                                            let v573 = constructor_rv_vwsub_vx(ctx, v300, v306, v204, v273);
                                                                            let v574 = constructor_output_vreg(ctx, v573);
                                                                            let v575 = Some(v574);
                                                                            // Rule at src\isa\riscv64\lower.isle line 423.
                                                                            return v575;
                                                                        }
                                                                    }
                                                                }
                                                            }
                                                        }
                                                        &Opcode::UwidenLow => {
                                                            let v213 = C::def_inst(ctx, v98);
                                                            if let Some(v214) = v213 {
                                                                let v215 = &C::inst_data_value(ctx, v214);
                                                                if let &InstructionData::Unary {
                                                                    opcode: ref v216,
                                                                    arg: v217,
                                                                } = v215 {
                                                                    if let &Opcode::Uextend = v216 {
                                                                        let v111 = C::value_type(ctx, v110);
                                                                        let v281 = C::lane_type(ctx, v111);
                                                                        let v218 = C::value_type(ctx, v217);
                                                                        let v282 = C::ty_equal(ctx, v281, v218);
                                                                        if v282 == true {
                                                                            let v277 = constructor_put_in_vreg(ctx, v110);
                                                                            let v223 = constructor_put_in_xreg(ctx, v217);
                                                                            let v204 = &constructor_unmasked(ctx);
                                                                            let v270 = C::ty_half_lanes(ctx, v111);
                                                                            let v271 = v270?;
                                                                            let v272 = C::vstate_from_type(ctx, v271);
                                                                            let v273 = C::vstate_mf2(ctx, v272);
                                                                            let v582 = constructor_rv_vwsubu_vx(ctx, v277, v223, v204, v273);
                                                                            let v583 = constructor_output_vreg(ctx, v582);
                                                                            let v584 = Some(v583);
                                                                            // Rule at src\isa\riscv64\lower.isle line 437.
                                                                            return v584;
                                                                        }
                                                                    }
                                                                }
                                                            }
                                                        }
                                                        &Opcode::UwidenHigh => {
                                                            let v213 = C::def_inst(ctx, v98);
                                                            if let Some(v214) = v213 {
                                                                let v215 = &C::inst_data_value(ctx, v214);
                                                                if let &InstructionData::Unary {
                                                                    opcode: ref v216,
                                                                    arg: v217,
                                                                } = v215 {
                                                                    if let &Opcode::Uextend = v216 {
                                                                        let v111 = C::value_type(ctx, v110);
                                                                        let v281 = C::lane_type(ctx, v111);
                                                                        let v218 = C::value_type(ctx, v217);
                                                                        let v282 = C::ty_equal(ctx, v281, v218);
                                                                        if v282 == true {
                                                                            let v277 = constructor_put_in_vreg(ctx, v110);
                                                                            let v300 = constructor_gen_slidedown_half(ctx, v111, v277);
                                                                            let v306 = constructor_put_in_xreg(ctx, v217);
                                                                            let v204 = &constructor_unmasked(ctx);
                                                                            let v270 = C::ty_half_lanes(ctx, v111);
                                                                            let v271 = v270?;
                                                                            let v272 = C::vstate_from_type(ctx, v271);
                                                                            let v273 = C::vstate_mf2(ctx, v272);
                                                                            let v591 = constructor_rv_vwsubu_vx(ctx, v300, v306, v204, v273);
                                                                            let v592 = constructor_output_vreg(ctx, v591);
                                                                            let v593 = Some(v592);
                                                                            // Rule at src\isa\riscv64\lower.isle line 452.
                                                                            return v593;
                                                                        }
                                                                    }
                                                                }
                                                            }
                                                        }
                                                        _ => {}
                                                    }
                                                }
                                            }
                                        }
                                        &Opcode::SwidenLow => {
                                            let v106 = C::def_inst(ctx, v64.0);
                                            if let Some(v107) = v106 {
                                                let v108 = &C::inst_data_value(ctx, v107);
                                                if let &InstructionData::Unary {
                                                    opcode: ref v109,
                                                    arg: v110,
                                                } = v108 {
                                                    match v109 {
                                                        &Opcode::SwidenLow => {
                                                            let v277 = constructor_put_in_vreg(ctx, v110);
                                                            let v261 = constructor_put_in_vreg(ctx, v98);
                                                            let v204 = &constructor_unmasked(ctx);
                                                            let v111 = C::value_type(ctx, v110);
                                                            let v270 = C::ty_half_lanes(ctx, v111);
                                                            let v271 = v270?;
                                                            let v272 = C::vstate_from_type(ctx, v271);
                                                            let v273 = C::vstate_mf2(ctx, v272);
                                                            let v561 = constructor_rv_vwsub_vv(ctx, v277, v261, v204, v273);
                                                            let v562 = constructor_output_vreg(ctx, v561);
                                                            let v563 = Some(v562);
                                                            // Rule at src\isa\riscv64\lower.isle line 404.
                                                            return v563;
                                                        }
                                                        &Opcode::SwidenHigh => {
                                                            let v277 = constructor_put_in_vreg(ctx, v110);
                                                            let v111 = C::value_type(ctx, v110);
                                                            let v300 = constructor_gen_slidedown_half(ctx, v111, v277);
                                                            let v301 = constructor_put_in_vreg(ctx, v98);
                                                            let v204 = &constructor_unmasked(ctx);
                                                            let v270 = C::ty_half_lanes(ctx, v111);
                                                            let v271 = v270?;
                                                            let v272 = C::vstate_from_type(ctx, v271);
                                                            let v273 = C::vstate_mf2(ctx, v272);
                                                            let v597 = constructor_rv_vwsub_vv(ctx, v300, v301, v204, v273);
                                                            let v598 = constructor_output_vreg(ctx, v597);
                                                            let v599 = Some(v598);
                                                            // Rule at src\isa\riscv64\lower.isle line 463.
                                                            return v599;
                                                        }
                                                        _ => {}
                                                    }
                                                }
                                            }
                                        }
                                        &Opcode::SwidenHigh => {
                                            let v106 = C::def_inst(ctx, v64.0);
                                            if let Some(v107) = v106 {
                                                let v108 = &C::inst_data_value(ctx, v107);
                                                if let &InstructionData::Unary {
                                                    opcode: ref v109,
                                                    arg: v110,
                                                } = v108 {
                                                    match v109 {
                                                        &Opcode::SwidenLow => {
                                                            let v277 = constructor_put_in_vreg(ctx, v110);
                                                            let v261 = constructor_put_in_vreg(ctx, v98);
                                                            let v111 = C::value_type(ctx, v110);
                                                            let v345 = constructor_gen_slidedown_half(ctx, v111, v261);
                                                            let v204 = &constructor_unmasked(ctx);
                                                            let v270 = C::ty_half_lanes(ctx, v111);
                                                            let v271 = v270?;
                                                            let v272 = C::vstate_from_type(ctx, v271);
                                                            let v273 = C::vstate_mf2(ctx, v272);
                                                            let v594 = constructor_rv_vwsub_vv(ctx, v277, v345, v204, v273);
                                                            let v595 = constructor_output_vreg(ctx, v594);
                                                            let v596 = Some(v595);
                                                            // Rule at src\isa\riscv64\lower.isle line 459.
                                                            return v596;
                                                        }
                                                        &Opcode::SwidenHigh => {
                                                            let v277 = constructor_put_in_vreg(ctx, v110);
                                                            let v111 = C::value_type(ctx, v110);
                                                            let v300 = constructor_gen_slidedown_half(ctx, v111, v277);
                                                            let v301 = constructor_put_in_vreg(ctx, v98);
                                                            let v302 = constructor_gen_slidedown_half(ctx, v111, v301);
                                                            let v204 = &constructor_unmasked(ctx);
                                                            let v270 = C::ty_half_lanes(ctx, v111);
                                                            let v271 = v270?;
                                                            let v272 = C::vstate_from_type(ctx, v271);
                                                            let v273 = C::vstate_mf2(ctx, v272);
                                                            let v570 = constructor_rv_vwsub_vv(ctx, v300, v302, v204, v273);
                                                            let v571 = constructor_output_vreg(ctx, v570);
                                                            let v572 = Some(v571);
                                                            // Rule at src\isa\riscv64\lower.isle line 419.
                                                            return v572;
                                                        }
                                                        _ => {}
                                                    }
                                                }
                                            }
                                        }
                                        &Opcode::UwidenLow => {
                                            let v106 = C::def_inst(ctx, v64.0);
                                            if let Some(v107) = v106 {
                                                let v108 = &C::inst_data_value(ctx, v107);
                                                if let &InstructionData::Unary {
                                                    opcode: ref v109,
                                                    arg: v110,
                                                } = v108 {
                                                    match v109 {
                                                        &Opcode::UwidenLow => {
                                                            let v277 = constructor_put_in_vreg(ctx, v110);
                                                            let v261 = constructor_put_in_vreg(ctx, v98);
                                                            let v204 = &constructor_unmasked(ctx);
                                                            let v111 = C::value_type(ctx, v110);
                                                            let v270 = C::ty_half_lanes(ctx, v111);
                                                            let v271 = v270?;
                                                            let v272 = C::vstate_from_type(ctx, v271);
                                                            let v273 = C::vstate_mf2(ctx, v272);
                                                            let v579 = constructor_rv_vwsubu_vv(ctx, v277, v261, v204, v273);
                                                            let v580 = constructor_output_vreg(ctx, v579);
                                                            let v581 = Some(v580);
                                                            // Rule at src\isa\riscv64\lower.isle line 433.
                                                            return v581;
                                                        }
                                                        &Opcode::UwidenHigh => {
                                                            let v277 = constructor_put_in_vreg(ctx, v110);
                                                            let v111 = C::value_type(ctx, v110);
                                                            let v300 = constructor_gen_slidedown_half(ctx, v111, v277);
                                                            let v301 = constructor_put_in_vreg(ctx, v98);
                                                            let v204 = &constructor_unmasked(ctx);
                                                            let v270 = C::ty_half_lanes(ctx, v111);
                                                            let v271 = v270?;
                                                            let v272 = C::vstate_from_type(ctx, v271);
                                                            let v273 = C::vstate_mf2(ctx, v272);
                                                            let v603 = constructor_rv_vwsubu_vv(ctx, v300, v301, v204, v273);
                                                            let v604 = constructor_output_vreg(ctx, v603);
                                                            let v605 = Some(v604);
                                                            // Rule at src\isa\riscv64\lower.isle line 473.
                                                            return v605;
                                                        }
                                                        _ => {}
                                                    }
                                                }
                                            }
                                        }
                                        &Opcode::UwidenHigh => {
                                            let v106 = C::def_inst(ctx, v64.0);
                                            if let Some(v107) = v106 {
                                                let v108 = &C::inst_data_value(ctx, v107);
                                                if let &InstructionData::Unary {
                                                    opcode: ref v109,
                                                    arg: v110,
                                                } = v108 {
                                                    match v109 {
                                                        &Opcode::UwidenLow => {
                                                            let v277 = constructor_put_in_vreg(ctx, v110);
                                                            let v261 = constructor_put_in_vreg(ctx, v98);
                                                            let v111 = C::value_type(ctx, v110);
                                                            let v345 = constructor_gen_slidedown_half(ctx, v111, v261);
                                                            let v204 = &constructor_unmasked(ctx);
                                                            let v270 = C::ty_half_lanes(ctx, v111);
                                                            let v271 = v270?;
                                                            let v272 = C::vstate_from_type(ctx, v271);
                                                            let v273 = C::vstate_mf2(ctx, v272);
                                                            let v600 = constructor_rv_vwsubu_vv(ctx, v277, v345, v204, v273);
                                                            let v601 = constructor_output_vreg(ctx, v600);
                                                            let v602 = Some(v601);
                                                            // Rule at src\isa\riscv64\lower.isle line 469.
                                                            return v602;
                                                        }
                                                        &Opcode::UwidenHigh => {
                                                            let v277 = constructor_put_in_vreg(ctx, v110);
                                                            let v111 = C::value_type(ctx, v110);
                                                            let v300 = constructor_gen_slidedown_half(ctx, v111, v277);
                                                            let v301 = constructor_put_in_vreg(ctx, v98);
                                                            let v302 = constructor_gen_slidedown_half(ctx, v111, v301);
                                                            let v204 = &constructor_unmasked(ctx);
                                                            let v270 = C::ty_half_lanes(ctx, v111);
                                                            let v271 = v270?;
                                                            let v272 = C::vstate_from_type(ctx, v271);
                                                            let v273 = C::vstate_mf2(ctx, v272);
                                                            let v588 = constructor_rv_vwsubu_vv(ctx, v300, v302, v204, v273);
                                                            let v589 = constructor_output_vreg(ctx, v588);
                                                            let v590 = Some(v589);
                                                            // Rule at src\isa\riscv64\lower.isle line 448.
                                                            return v590;
                                                        }
                                                        _ => {}
                                                    }
                                                }
                                            }
                                        }
                                        _ => {}
                                    }
                                }
                            }
                            let v256 = constructor_replicated_imm5(ctx, v64.0);
                            if let Some(v257) = v256 {
                                let v237 = constructor_put_in_vreg(ctx, v64.1);
                                let v204 = &constructor_unmasked(ctx);
                                let v205 = C::vstate_from_type(ctx, v12);
                                let v555 = constructor_rv_vrsub_vi(ctx, v237, v257, v204, v205);
                                let v556 = constructor_output_vreg(ctx, v555);
                                let v557 = Some(v556);
                                // Rule at src\isa\riscv64\lower.isle line 394.
                                return v557;
                            }
                            let v550 = constructor_negated_replicated_imm5(ctx, v64.1);
                            if let Some(v551) = v550 {
                                let v202 = constructor_put_in_vreg(ctx, v64.0);
                                let v204 = &constructor_unmasked(ctx);
                                let v205 = C::vstate_from_type(ctx, v12);
                                let v552 = constructor_rv_vadd_vi(ctx, v202, v551, v204, v205);
                                let v553 = constructor_output_vreg(ctx, v552);
                                let v554 = Some(v553);
                                // Rule at src\isa\riscv64\lower.isle line 390.
                                return v554;
                            }
                            let v106 = C::def_inst(ctx, v64.0);
                            if let Some(v107) = v106 {
                                let v108 = &C::inst_data_value(ctx, v107);
                                if let &InstructionData::Unary {
                                    opcode: ref v109,
                                    arg: v110,
                                } = v108 {
                                    if let &Opcode::Splat = v109 {
                                        let v237 = constructor_put_in_vreg(ctx, v64.1);
                                        let v238 = constructor_put_in_xreg(ctx, v110);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v547 = constructor_rv_vrsub_vx(ctx, v237, v238, v204, v205);
                                        let v548 = constructor_output_vreg(ctx, v547);
                                        let v549 = Some(v548);
                                        // Rule at src\isa\riscv64\lower.isle line 387.
                                        return v549;
                                    }
                                }
                            }
                            if let Some(v95) = v94 {
                                let v96 = &C::inst_data_value(ctx, v95);
                                if let &InstructionData::Unary {
                                    opcode: ref v97,
                                    arg: v98,
                                } = v96 {
                                    match v97 {
                                        &Opcode::Splat => {
                                            let v213 = C::def_inst(ctx, v98);
                                            if let Some(v214) = v213 {
                                                let v215 = &C::inst_data_value(ctx, v214);
                                                if let &InstructionData::Unary {
                                                    opcode: ref v216,
                                                    arg: v217,
                                                } = v215 {
                                                    match v216 {
                                                        &Opcode::Uextend => {
                                                            let v219 = C::ty_half_width(ctx, v12);
                                                            if let Some(v220) = v219 {
                                                                let v221 = C::lane_type(ctx, v220);
                                                                let v218 = C::value_type(ctx, v217);
                                                                let v222 = C::ty_equal(ctx, v221, v218);
                                                                if v222 == true {
                                                                    let v202 = constructor_put_in_vreg(ctx, v64.0);
                                                                    let v223 = constructor_put_in_xreg(ctx, v217);
                                                                    let v204 = &constructor_unmasked(ctx);
                                                                    let v224 = C::vstate_from_type(ctx, v220);
                                                                    let v225 = C::vstate_mf2(ctx, v224);
                                                                    let v544 = constructor_rv_vwsubu_wx(ctx, v202, v223, v204, v225);
                                                                    let v545 = constructor_output_vreg(ctx, v544);
                                                                    let v546 = Some(v545);
                                                                    // Rule at src\isa\riscv64\lower.isle line 382.
                                                                    return v546;
                                                                }
                                                            }
                                                        }
                                                        &Opcode::Sextend => {
                                                            let v219 = C::ty_half_width(ctx, v12);
                                                            if let Some(v220) = v219 {
                                                                let v221 = C::lane_type(ctx, v220);
                                                                let v218 = C::value_type(ctx, v217);
                                                                let v222 = C::ty_equal(ctx, v221, v218);
                                                                if v222 == true {
                                                                    let v202 = constructor_put_in_vreg(ctx, v64.0);
                                                                    let v223 = constructor_put_in_xreg(ctx, v217);
                                                                    let v204 = &constructor_unmasked(ctx);
                                                                    let v224 = C::vstate_from_type(ctx, v220);
                                                                    let v225 = C::vstate_mf2(ctx, v224);
                                                                    let v541 = constructor_rv_vwsub_wx(ctx, v202, v223, v204, v225);
                                                                    let v542 = constructor_output_vreg(ctx, v541);
                                                                    let v543 = Some(v542);
                                                                    // Rule at src\isa\riscv64\lower.isle line 377.
                                                                    return v543;
                                                                }
                                                            }
                                                        }
                                                        _ => {}
                                                    }
                                                }
                                            }
                                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                                            let v209 = constructor_put_in_xreg(ctx, v98);
                                            let v204 = &constructor_unmasked(ctx);
                                            let v205 = C::vstate_from_type(ctx, v12);
                                            let v538 = constructor_rv_vsub_vx(ctx, v202, v209, v204, v205);
                                            let v539 = constructor_output_vreg(ctx, v538);
                                            let v540 = Some(v539);
                                            // Rule at src\isa\riscv64\lower.isle line 374.
                                            return v540;
                                        }
                                        &Opcode::SwidenLow => {
                                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                                            let v261 = constructor_put_in_vreg(ctx, v98);
                                            let v204 = &constructor_unmasked(ctx);
                                            let v99 = C::value_type(ctx, v98);
                                            let v262 = C::ty_half_lanes(ctx, v99);
                                            let v263 = v262?;
                                            let v264 = C::vstate_from_type(ctx, v263);
                                            let v265 = C::vstate_mf2(ctx, v264);
                                            let v558 = constructor_rv_vwsub_wv(ctx, v202, v261, v204, v265);
                                            let v559 = constructor_output_vreg(ctx, v558);
                                            let v560 = Some(v559);
                                            // Rule at src\isa\riscv64\lower.isle line 401.
                                            return v560;
                                        }
                                        &Opcode::SwidenHigh => {
                                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                                            let v261 = constructor_put_in_vreg(ctx, v98);
                                            let v99 = C::value_type(ctx, v98);
                                            let v292 = constructor_gen_slidedown_half(ctx, v99, v261);
                                            let v204 = &constructor_unmasked(ctx);
                                            let v262 = C::ty_half_lanes(ctx, v99);
                                            let v263 = v262?;
                                            let v264 = C::vstate_from_type(ctx, v263);
                                            let v265 = C::vstate_mf2(ctx, v264);
                                            let v567 = constructor_rv_vwsub_wv(ctx, v202, v292, v204, v265);
                                            let v568 = constructor_output_vreg(ctx, v567);
                                            let v569 = Some(v568);
                                            // Rule at src\isa\riscv64\lower.isle line 416.
                                            return v569;
                                        }
                                        &Opcode::UwidenLow => {
                                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                                            let v261 = constructor_put_in_vreg(ctx, v98);
                                            let v204 = &constructor_unmasked(ctx);
                                            let v99 = C::value_type(ctx, v98);
                                            let v262 = C::ty_half_lanes(ctx, v99);
                                            let v263 = v262?;
                                            let v264 = C::vstate_from_type(ctx, v263);
                                            let v265 = C::vstate_mf2(ctx, v264);
                                            let v576 = constructor_rv_vwsubu_wv(ctx, v202, v261, v204, v265);
                                            let v577 = constructor_output_vreg(ctx, v576);
                                            let v578 = Some(v577);
                                            // Rule at src\isa\riscv64\lower.isle line 430.
                                            return v578;
                                        }
                                        &Opcode::UwidenHigh => {
                                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                                            let v261 = constructor_put_in_vreg(ctx, v98);
                                            let v99 = C::value_type(ctx, v98);
                                            let v292 = constructor_gen_slidedown_half(ctx, v99, v261);
                                            let v204 = &constructor_unmasked(ctx);
                                            let v262 = C::ty_half_lanes(ctx, v99);
                                            let v263 = v262?;
                                            let v264 = C::vstate_from_type(ctx, v263);
                                            let v265 = C::vstate_mf2(ctx, v264);
                                            let v585 = constructor_rv_vwsubu_wv(ctx, v202, v292, v204, v265);
                                            let v586 = constructor_output_vreg(ctx, v585);
                                            let v587 = Some(v586);
                                            // Rule at src\isa\riscv64\lower.isle line 445.
                                            return v587;
                                        }
                                        _ => {}
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v203 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v535 = constructor_rv_vsub_vv(ctx, v202, v203, v204, v205);
                            let v536 = constructor_output_vreg(ctx, v535);
                            let v537 = Some(v536);
                            // Rule at src\isa\riscv64\lower.isle line 371.
                            return v537;
                        }
                        let v75 = C::ty_int_ref_scalar_64_extract(ctx, v3);
                        if let Some(v76) = v75 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v530 = constructor_imm12_from_negated_value(ctx, v64.1);
                            if let Some(v531) = v530 {
                                let v81 = &constructor_select_addi(ctx, v76);
                                let v82 = C::put_in_reg(ctx, v64.0);
                                let v532 = constructor_alu_rr_imm12(ctx, v81, v82, v531);
                                let v533 = constructor_output_reg(ctx, v532);
                                let v534 = Some(v533);
                                // Rule at src\isa\riscv64\lower.isle line 366.
                                return v534;
                            }
                        }
                        match v3 {
                            I64 => {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v67 = constructor_put_in_xreg(ctx, v64.0);
                                let v68 = constructor_put_in_xreg(ctx, v64.1);
                                let v524 = constructor_rv_sub(ctx, v67, v68);
                                let v525 = constructor_output_xreg(ctx, v524);
                                let v526 = Some(v525);
                                // Rule at src\isa\riscv64\lower.isle line 359.
                                return v526;
                            }
                            I128 => {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v176 = C::put_in_regs(ctx, v64.0);
                                let v496 = C::put_in_regs(ctx, v64.1);
                                let v527 = constructor_sub_i128(ctx, v176, v496);
                                let v528 = C::output(ctx, v527);
                                let v529 = Some(v528);
                                // Rule at src\isa\riscv64\lower.isle line 362.
                                return v529;
                            }
                            _ => {}
                        }
                        let v58 = C::fits_in_32(ctx, v3);
                        if let Some(v59) = v58 {
                            let v60 = C::ty_int(ctx, v59);
                            if let Some(v61) = v60 {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v67 = constructor_put_in_xreg(ctx, v64.0);
                                let v68 = constructor_put_in_xreg(ctx, v64.1);
                                let v521 = constructor_rv_subw(ctx, v67, v68);
                                let v522 = constructor_output_xreg(ctx, v521);
                                let v523 = Some(v522);
                                // Rule at src\isa\riscv64\lower.isle line 356.
                                return v523;
                            }
                        }
                    }
                }
                &Opcode::Imul => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v64 = C::unpack_value_array_2(ctx, v63);
                        let v94 = C::def_inst(ctx, v64.1);
                        if let Some(v95) = v94 {
                            let v96 = &C::inst_data_value(ctx, v95);
                            if let &InstructionData::Unary {
                                opcode: ref v97,
                                arg: v98,
                            } = v96 {
                                match v97 {
                                    &Opcode::Splat => {
                                        let v3 = C::value_type(ctx, v2);
                                        let v11 = C::ty_supported_vec(ctx, v3);
                                        if let Some(v12) = v11 {
                                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                                            let v209 = constructor_put_in_xreg(ctx, v98);
                                            let v204 = &constructor_unmasked(ctx);
                                            let v205 = C::vstate_from_type(ctx, v12);
                                            let v665 = constructor_rv_vmul_vx(ctx, v202, v209, v204, v205);
                                            let v666 = constructor_output_vreg(ctx, v665);
                                            let v667 = Some(v666);
                                            // Rule at src\isa\riscv64\lower.isle line 542.
                                            return v667;
                                        }
                                    }
                                    &Opcode::Uextend => {
                                        let v3 = C::value_type(ctx, v2);
                                        if v3 == I128 {
                                            let v106 = C::def_inst(ctx, v64.0);
                                            if let Some(v107) = v106 {
                                                let v108 = &C::inst_data_value(ctx, v107);
                                                if let &InstructionData::Unary {
                                                    opcode: ref v109,
                                                    arg: v110,
                                                } = v108 {
                                                    if let &Opcode::Uextend = v109 {
                                                        let v641 = constructor_zext(ctx, v110);
                                                        let v642 = constructor_zext(ctx, v98);
                                                        let v643 = constructor_rv_mul(ctx, v641, v642);
                                                        let v645 = constructor_rv_mulhu(ctx, v641, v642);
                                                        let v644 = C::xreg_to_reg(ctx, v643);
                                                        let v646 = C::xreg_to_reg(ctx, v645);
                                                        let v647 = C::value_regs(ctx, v644, v646);
                                                        let v648 = C::output(ctx, v647);
                                                        let v649 = Some(v648);
                                                        // Rule at src\isa\riscv64\lower.isle line 524.
                                                        return v649;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                    &Opcode::Sextend => {
                                        let v3 = C::value_type(ctx, v2);
                                        if v3 == I128 {
                                            let v106 = C::def_inst(ctx, v64.0);
                                            if let Some(v107) = v106 {
                                                let v108 = &C::inst_data_value(ctx, v107);
                                                if let &InstructionData::Unary {
                                                    opcode: ref v109,
                                                    arg: v110,
                                                } = v108 {
                                                    if let &Opcode::Sextend = v109 {
                                                        let v650 = constructor_sext(ctx, v110);
                                                        let v651 = constructor_sext(ctx, v98);
                                                        let v652 = constructor_rv_mul(ctx, v650, v651);
                                                        let v654 = constructor_rv_mulh(ctx, v650, v651);
                                                        let v653 = C::xreg_to_reg(ctx, v652);
                                                        let v655 = C::xreg_to_reg(ctx, v654);
                                                        let v656 = C::value_regs(ctx, v653, v655);
                                                        let v657 = C::output(ctx, v656);
                                                        let v658 = Some(v657);
                                                        // Rule at src\isa\riscv64\lower.isle line 529.
                                                        return v658;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                    _ => {}
                                }
                            }
                        }
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v106 = C::def_inst(ctx, v64.0);
                            if let Some(v107) = v106 {
                                let v108 = &C::inst_data_value(ctx, v107);
                                if let &InstructionData::Unary {
                                    opcode: ref v109,
                                    arg: v110,
                                } = v108 {
                                    if let &Opcode::Splat = v109 {
                                        let v237 = constructor_put_in_vreg(ctx, v64.1);
                                        let v238 = constructor_put_in_xreg(ctx, v110);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v662 = constructor_rv_vmul_vx(ctx, v237, v238, v204, v205);
                                        let v663 = constructor_output_vreg(ctx, v662);
                                        let v664 = Some(v663);
                                        // Rule at src\isa\riscv64\lower.isle line 539.
                                        return v664;
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v203 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v659 = constructor_rv_vmul_vv(ctx, v202, v203, v204, v205);
                            let v660 = constructor_output_vreg(ctx, v659);
                            let v661 = Some(v660);
                            // Rule at src\isa\riscv64\lower.isle line 536.
                            return v661;
                        }
                        if v3 == I128 {
                            let v176 = C::put_in_regs(ctx, v64.0);
                            let v178 = C::value_regs_get(ctx, v176, 0x0_usize);
                            let v179 = C::xreg_new(ctx, v178);
                            let v624 = C::value_regs_get(ctx, v176, 0x1_usize);
                            let v625 = C::xreg_new(ctx, v624);
                            let v626 = C::put_in_regs(ctx, v64.1);
                            let v627 = C::value_regs_get(ctx, v626, 0x0_usize);
                            let v628 = C::xreg_new(ctx, v627);
                            let v629 = C::value_regs_get(ctx, v626, 0x1_usize);
                            let v630 = C::xreg_new(ctx, v629);
                            let v631 = constructor_rv_mulhu(ctx, v179, v628);
                            let v632 = constructor_madd(ctx, v179, v630, v631);
                            let v633 = constructor_madd(ctx, v625, v628, v632);
                            let v634 = C::zero_reg(ctx);
                            let v635 = constructor_madd(ctx, v179, v628, v634);
                            let v636 = C::xreg_to_reg(ctx, v635);
                            let v637 = C::xreg_to_reg(ctx, v633);
                            let v638 = C::value_regs(ctx, v636, v637);
                            let v639 = C::output(ctx, v638);
                            let v640 = Some(v639);
                            // Rule at src\isa\riscv64\lower.isle line 496.
                            return v640;
                        }
                        let v58 = C::fits_in_32(ctx, v3);
                        if let Some(v59) = v58 {
                            let v60 = C::ty_int(ctx, v59);
                            if let Some(v61) = v60 {
                                let v67 = constructor_put_in_xreg(ctx, v64.0);
                                let v68 = constructor_put_in_xreg(ctx, v64.1);
                                let v621 = constructor_rv_mulw(ctx, v67, v68);
                                let v622 = constructor_output_xreg(ctx, v621);
                                let v623 = Some(v622);
                                // Rule at src\isa\riscv64\lower.isle line 492.
                                return v623;
                            }
                        }
                        let v75 = C::ty_int_ref_scalar_64_extract(ctx, v3);
                        if let Some(v76) = v75 {
                            let v67 = constructor_put_in_xreg(ctx, v64.0);
                            let v68 = constructor_put_in_xreg(ctx, v64.1);
                            let v618 = constructor_rv_mul(ctx, v67, v68);
                            let v619 = constructor_output_xreg(ctx, v618);
                            let v620 = Some(v619);
                            // Rule at src\isa\riscv64\lower.isle line 489.
                            return v620;
                        }
                    }
                }
                &Opcode::Umulhi => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v94 = C::def_inst(ctx, v64.1);
                            if let Some(v95) = v94 {
                                let v96 = &C::inst_data_value(ctx, v95);
                                if let &InstructionData::Unary {
                                    opcode: ref v97,
                                    arg: v98,
                                } = v96 {
                                    if let &Opcode::Splat = v97 {
                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                        let v209 = constructor_put_in_xreg(ctx, v98);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v696 = constructor_rv_vmulhu_vx(ctx, v202, v209, v204, v205);
                                        let v697 = constructor_output_vreg(ctx, v696);
                                        let v698 = Some(v697);
                                        // Rule at src\isa\riscv64\lower.isle line 572.
                                        return v698;
                                    }
                                }
                            }
                            let v106 = C::def_inst(ctx, v64.0);
                            if let Some(v107) = v106 {
                                let v108 = &C::inst_data_value(ctx, v107);
                                if let &InstructionData::Unary {
                                    opcode: ref v109,
                                    arg: v110,
                                } = v108 {
                                    if let &Opcode::Splat = v109 {
                                        let v237 = constructor_put_in_vreg(ctx, v64.1);
                                        let v238 = constructor_put_in_xreg(ctx, v110);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v693 = constructor_rv_vmulhu_vx(ctx, v237, v238, v204, v205);
                                        let v694 = constructor_output_vreg(ctx, v693);
                                        let v695 = Some(v694);
                                        // Rule at src\isa\riscv64\lower.isle line 569.
                                        return v695;
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v203 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v690 = constructor_rv_vmulhu_vv(ctx, v202, v203, v204, v205);
                            let v691 = constructor_output_vreg(ctx, v690);
                            let v692 = Some(v691);
                            // Rule at src\isa\riscv64\lower.isle line 566.
                            return v692;
                        }
                        if v3 == I64 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v67 = constructor_put_in_xreg(ctx, v64.0);
                            let v68 = constructor_put_in_xreg(ctx, v64.1);
                            let v687 = constructor_rv_mulhu(ctx, v67, v68);
                            let v688 = constructor_output_xreg(ctx, v687);
                            let v689 = Some(v688);
                            // Rule at src\isa\riscv64\lower.isle line 563.
                            return v689;
                        }
                        let v58 = C::fits_in_32(ctx, v3);
                        if let Some(v59) = v58 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v486 = constructor_zext(ctx, v64.0);
                            let v682 = constructor_zext(ctx, v64.1);
                            let v683 = constructor_rv_mul(ctx, v486, v682);
                            let v463 = C::ty_bits(ctx, v59);
                            let v464 = C::u8_into_i32(ctx, v463);
                            let v465 = C::imm12_const(ctx, v464);
                            let v684 = constructor_rv_srli(ctx, v683, v465);
                            let v685 = constructor_output_xreg(ctx, v684);
                            let v686 = Some(v685);
                            // Rule at src\isa\riscv64\lower.isle line 559.
                            return v686;
                        }
                    }
                }
                &Opcode::Smulhi => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v94 = C::def_inst(ctx, v64.1);
                            if let Some(v95) = v94 {
                                let v96 = &C::inst_data_value(ctx, v95);
                                if let &InstructionData::Unary {
                                    opcode: ref v97,
                                    arg: v98,
                                } = v96 {
                                    if let &Opcode::Splat = v97 {
                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                        let v209 = constructor_put_in_xreg(ctx, v98);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v679 = constructor_rv_vmulh_vx(ctx, v202, v209, v204, v205);
                                        let v680 = constructor_output_vreg(ctx, v679);
                                        let v681 = Some(v680);
                                        // Rule at src\isa\riscv64\lower.isle line 555.
                                        return v681;
                                    }
                                }
                            }
                            let v106 = C::def_inst(ctx, v64.0);
                            if let Some(v107) = v106 {
                                let v108 = &C::inst_data_value(ctx, v107);
                                if let &InstructionData::Unary {
                                    opcode: ref v109,
                                    arg: v110,
                                } = v108 {
                                    if let &Opcode::Splat = v109 {
                                        let v237 = constructor_put_in_vreg(ctx, v64.1);
                                        let v238 = constructor_put_in_xreg(ctx, v110);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v676 = constructor_rv_vmulh_vx(ctx, v237, v238, v204, v205);
                                        let v677 = constructor_output_vreg(ctx, v676);
                                        let v678 = Some(v677);
                                        // Rule at src\isa\riscv64\lower.isle line 552.
                                        return v678;
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v203 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v673 = constructor_rv_vmulh_vv(ctx, v202, v203, v204, v205);
                            let v674 = constructor_output_vreg(ctx, v673);
                            let v675 = Some(v674);
                            // Rule at src\isa\riscv64\lower.isle line 549.
                            return v675;
                        }
                        let v75 = C::ty_int_ref_scalar_64_extract(ctx, v3);
                        if let Some(v76) = v75 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v668 = constructor_sext(ctx, v64.0);
                            let v669 = constructor_sext(ctx, v64.1);
                            let v670 = constructor_lower_smlhi(ctx, v76, v668, v669);
                            let v671 = constructor_output_xreg(ctx, v670);
                            let v672 = Some(v671);
                            // Rule at src\isa\riscv64\lower.isle line 546.
                            return v672;
                        }
                    }
                }
                &Opcode::SqmulRoundSat => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v106 = C::def_inst(ctx, v64.0);
                            if let Some(v107) = v106 {
                                let v108 = &C::inst_data_value(ctx, v107);
                                if let &InstructionData::Unary {
                                    opcode: ref v109,
                                    arg: v110,
                                } = v108 {
                                    if let &Opcode::Splat = v109 {
                                        let v237 = constructor_put_in_vreg(ctx, v64.1);
                                        let v238 = constructor_put_in_xreg(ctx, v110);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v2969 = constructor_rv_vsmul_vx(ctx, v237, v238, v204, v205);
                                        let v2970 = constructor_output_vreg(ctx, v2969);
                                        let v2971 = Some(v2970);
                                        // Rule at src\isa\riscv64\lower.isle line 3107.
                                        return v2971;
                                    }
                                }
                            }
                            let v94 = C::def_inst(ctx, v64.1);
                            if let Some(v95) = v94 {
                                let v96 = &C::inst_data_value(ctx, v95);
                                if let &InstructionData::Unary {
                                    opcode: ref v97,
                                    arg: v98,
                                } = v96 {
                                    if let &Opcode::Splat = v97 {
                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                        let v209 = constructor_put_in_xreg(ctx, v98);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v2966 = constructor_rv_vsmul_vx(ctx, v202, v209, v204, v205);
                                        let v2967 = constructor_output_vreg(ctx, v2966);
                                        let v2968 = Some(v2967);
                                        // Rule at src\isa\riscv64\lower.isle line 3104.
                                        return v2968;
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v203 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v2963 = constructor_rv_vsmul_vv(ctx, v202, v203, v204, v205);
                            let v2964 = constructor_output_vreg(ctx, v2963);
                            let v2965 = Some(v2964);
                            // Rule at src\isa\riscv64\lower.isle line 3101.
                            return v2965;
                        }
                    }
                }
                &Opcode::Udiv => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v701 = C::has_m(ctx);
                        if v701 == true {
                            let v3 = C::value_type(ctx, v2);
                            match v3 {
                                I32 => {
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v94 = C::def_inst(ctx, v64.1);
                                    if let Some(v95) = v94 {
                                        let v96 = &C::inst_data_value(ctx, v95);
                                        if let &InstructionData::UnaryImm {
                                            opcode: ref v706,
                                            imm: v707,
                                        } = v96 {
                                            if let &Opcode::Iconst = v706 {
                                                let v717 = C::safe_divisor_from_imm64(ctx, I32, v707);
                                                if let Some(v718) = v717 {
                                                    let v67 = constructor_put_in_xreg(ctx, v64.0);
                                                    let v68 = constructor_put_in_xreg(ctx, v64.1);
                                                    let v719 = constructor_rv_divuw(ctx, v67, v68);
                                                    let v720 = constructor_output_xreg(ctx, v719);
                                                    let v721 = Some(v720);
                                                    // Rule at src\isa\riscv64\lower.isle line 590.
                                                    return v721;
                                                }
                                            }
                                        }
                                    }
                                    let v67 = constructor_put_in_xreg(ctx, v64.0);
                                    let v682 = constructor_zext(ctx, v64.1);
                                    let v702 = constructor_nonzero_divisor(ctx, v682);
                                    let v713 = constructor_rv_divuw(ctx, v67, v702);
                                    let v714 = constructor_output_xreg(ctx, v713);
                                    let v715 = Some(v714);
                                    // Rule at src\isa\riscv64\lower.isle line 586.
                                    return v715;
                                }
                                I64 => {
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v94 = C::def_inst(ctx, v64.1);
                                    if let Some(v95) = v94 {
                                        let v96 = &C::inst_data_value(ctx, v95);
                                        if let &InstructionData::UnaryImm {
                                            opcode: ref v706,
                                            imm: v707,
                                        } = v96 {
                                            if let &Opcode::Iconst = v706 {
                                                let v726 = C::safe_divisor_from_imm64(ctx, I64, v707);
                                                if let Some(v727) = v726 {
                                                    let v67 = constructor_put_in_xreg(ctx, v64.0);
                                                    let v68 = constructor_put_in_xreg(ctx, v64.1);
                                                    let v728 = constructor_rv_divu(ctx, v67, v68);
                                                    let v729 = constructor_output_xreg(ctx, v728);
                                                    let v730 = Some(v729);
                                                    // Rule at src\isa\riscv64\lower.isle line 599.
                                                    return v730;
                                                }
                                            }
                                        }
                                    }
                                    let v67 = constructor_put_in_xreg(ctx, v64.0);
                                    let v68 = constructor_put_in_xreg(ctx, v64.1);
                                    let v722 = constructor_nonzero_divisor(ctx, v68);
                                    let v723 = constructor_rv_divu(ctx, v67, v722);
                                    let v724 = constructor_output_xreg(ctx, v723);
                                    let v725 = Some(v724);
                                    // Rule at src\isa\riscv64\lower.isle line 595.
                                    return v725;
                                }
                                _ => {}
                            }
                            let v699 = C::fits_in_16(ctx, v3);
                            if let Some(v700) = v699 {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v94 = C::def_inst(ctx, v64.1);
                                if let Some(v95) = v94 {
                                    let v96 = &C::inst_data_value(ctx, v95);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v706,
                                        imm: v707,
                                    } = v96 {
                                        if let &Opcode::Iconst = v706 {
                                            let v708 = C::safe_divisor_from_imm64(ctx, v700, v707);
                                            if let Some(v709) = v708 {
                                                let v486 = constructor_zext(ctx, v64.0);
                                                let v682 = constructor_zext(ctx, v64.1);
                                                let v710 = constructor_rv_divuw(ctx, v486, v682);
                                                let v711 = constructor_output_xreg(ctx, v710);
                                                let v712 = Some(v711);
                                                // Rule at src\isa\riscv64\lower.isle line 581.
                                                return v712;
                                            }
                                        }
                                    }
                                }
                                let v486 = constructor_zext(ctx, v64.0);
                                let v682 = constructor_zext(ctx, v64.1);
                                let v702 = constructor_nonzero_divisor(ctx, v682);
                                let v703 = constructor_rv_divuw(ctx, v486, v702);
                                let v704 = constructor_output_xreg(ctx, v703);
                                let v705 = Some(v704);
                                // Rule at src\isa\riscv64\lower.isle line 577.
                                return v705;
                            }
                        }
                    }
                }
                &Opcode::Sdiv => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v701 = C::has_m(ctx);
                        if v701 == true {
                            let v3 = C::value_type(ctx, v2);
                            match v3 {
                                I32 => {
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v94 = C::def_inst(ctx, v64.1);
                                    if let Some(v95) = v94 {
                                        let v96 = &C::inst_data_value(ctx, v95);
                                        if let &InstructionData::UnaryImm {
                                            opcode: ref v706,
                                            imm: v707,
                                        } = v96 {
                                            if let &Opcode::Iconst = v706 {
                                                let v717 = C::safe_divisor_from_imm64(ctx, I32, v707);
                                                if let Some(v718) = v717 {
                                                    let v67 = constructor_put_in_xreg(ctx, v64.0);
                                                    let v68 = constructor_put_in_xreg(ctx, v64.1);
                                                    let v742 = constructor_rv_divw(ctx, v67, v68);
                                                    let v743 = constructor_output_xreg(ctx, v742);
                                                    let v744 = Some(v743);
                                                    // Rule at src\isa\riscv64\lower.isle line 627.
                                                    return v744;
                                                }
                                            }
                                        }
                                    }
                                    let v668 = constructor_sext(ctx, v64.0);
                                    let v669 = constructor_sext(ctx, v64.1);
                                    let v738 = constructor_safe_sdiv_divisor(ctx, I32, v668, v669);
                                    let v739 = constructor_rv_divw(ctx, v668, v738);
                                    let v740 = constructor_output_xreg(ctx, v739);
                                    let v741 = Some(v740);
                                    // Rule at src\isa\riscv64\lower.isle line 622.
                                    return v741;
                                }
                                I64 => {
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v94 = C::def_inst(ctx, v64.1);
                                    if let Some(v95) = v94 {
                                        let v96 = &C::inst_data_value(ctx, v95);
                                        if let &InstructionData::UnaryImm {
                                            opcode: ref v706,
                                            imm: v707,
                                        } = v96 {
                                            if let &Opcode::Iconst = v706 {
                                                let v726 = C::safe_divisor_from_imm64(ctx, I64, v707);
                                                if let Some(v727) = v726 {
                                                    let v67 = constructor_put_in_xreg(ctx, v64.0);
                                                    let v68 = constructor_put_in_xreg(ctx, v64.1);
                                                    let v749 = constructor_rv_div(ctx, v67, v68);
                                                    let v750 = constructor_output_xreg(ctx, v749);
                                                    let v751 = Some(v750);
                                                    // Rule at src\isa\riscv64\lower.isle line 636.
                                                    return v751;
                                                }
                                            }
                                        }
                                    }
                                    let v67 = constructor_put_in_xreg(ctx, v64.0);
                                    let v102 = constructor_put_in_xreg(ctx, v64.0);
                                    let v487 = constructor_put_in_xreg(ctx, v64.1);
                                    let v745 = constructor_safe_sdiv_divisor(ctx, I64, v102, v487);
                                    let v746 = constructor_rv_div(ctx, v67, v745);
                                    let v747 = constructor_output_xreg(ctx, v746);
                                    let v748 = Some(v747);
                                    // Rule at src\isa\riscv64\lower.isle line 632.
                                    return v748;
                                }
                                _ => {}
                            }
                            let v699 = C::fits_in_16(ctx, v3);
                            if let Some(v700) = v699 {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v94 = C::def_inst(ctx, v64.1);
                                if let Some(v95) = v94 {
                                    let v96 = &C::inst_data_value(ctx, v95);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v706,
                                        imm: v707,
                                    } = v96 {
                                        if let &Opcode::Iconst = v706 {
                                            let v708 = C::safe_divisor_from_imm64(ctx, v700, v707);
                                            if let Some(v709) = v708 {
                                                let v668 = constructor_sext(ctx, v64.0);
                                                let v669 = constructor_sext(ctx, v64.1);
                                                let v735 = constructor_rv_divw(ctx, v668, v669);
                                                let v736 = constructor_output_xreg(ctx, v735);
                                                let v737 = Some(v736);
                                                // Rule at src\isa\riscv64\lower.isle line 617.
                                                return v737;
                                            }
                                        }
                                    }
                                }
                                let v668 = constructor_sext(ctx, v64.0);
                                let v669 = constructor_sext(ctx, v64.1);
                                let v731 = constructor_safe_sdiv_divisor(ctx, v700, v668, v669);
                                let v732 = constructor_rv_divw(ctx, v668, v731);
                                let v733 = constructor_output_xreg(ctx, v732);
                                let v734 = Some(v733);
                                // Rule at src\isa\riscv64\lower.isle line 612.
                                return v734;
                            }
                        }
                    }
                }
                &Opcode::Urem => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v701 = C::has_m(ctx);
                        if v701 == true {
                            let v3 = C::value_type(ctx, v2);
                            match v3 {
                                I32 => {
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v94 = C::def_inst(ctx, v64.1);
                                    if let Some(v95) = v94 {
                                        let v96 = &C::inst_data_value(ctx, v95);
                                        if let &InstructionData::UnaryImm {
                                            opcode: ref v706,
                                            imm: v707,
                                        } = v96 {
                                            if let &Opcode::Iconst = v706 {
                                                let v717 = C::safe_divisor_from_imm64(ctx, I32, v707);
                                                if let Some(v718) = v717 {
                                                    let v67 = constructor_put_in_xreg(ctx, v64.0);
                                                    let v68 = constructor_put_in_xreg(ctx, v64.1);
                                                    let v761 = constructor_rv_remuw(ctx, v67, v68);
                                                    let v762 = constructor_output_xreg(ctx, v761);
                                                    let v763 = Some(v762);
                                                    // Rule at src\isa\riscv64\lower.isle line 675.
                                                    return v763;
                                                }
                                            }
                                        }
                                    }
                                    let v67 = constructor_put_in_xreg(ctx, v64.0);
                                    let v682 = constructor_zext(ctx, v64.1);
                                    let v702 = constructor_nonzero_divisor(ctx, v682);
                                    let v758 = constructor_rv_remuw(ctx, v67, v702);
                                    let v759 = constructor_output_xreg(ctx, v758);
                                    let v760 = Some(v759);
                                    // Rule at src\isa\riscv64\lower.isle line 671.
                                    return v760;
                                }
                                I64 => {
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v94 = C::def_inst(ctx, v64.1);
                                    if let Some(v95) = v94 {
                                        let v96 = &C::inst_data_value(ctx, v95);
                                        if let &InstructionData::UnaryImm {
                                            opcode: ref v706,
                                            imm: v707,
                                        } = v96 {
                                            if let &Opcode::Iconst = v706 {
                                                let v726 = C::safe_divisor_from_imm64(ctx, I64, v707);
                                                if let Some(v727) = v726 {
                                                    let v67 = constructor_put_in_xreg(ctx, v64.0);
                                                    let v68 = constructor_put_in_xreg(ctx, v64.1);
                                                    let v767 = constructor_rv_remu(ctx, v67, v68);
                                                    let v768 = constructor_output_xreg(ctx, v767);
                                                    let v769 = Some(v768);
                                                    // Rule at src\isa\riscv64\lower.isle line 684.
                                                    return v769;
                                                }
                                            }
                                        }
                                    }
                                    let v67 = constructor_put_in_xreg(ctx, v64.0);
                                    let v68 = constructor_put_in_xreg(ctx, v64.1);
                                    let v722 = constructor_nonzero_divisor(ctx, v68);
                                    let v764 = constructor_rv_remu(ctx, v67, v722);
                                    let v765 = constructor_output_xreg(ctx, v764);
                                    let v766 = Some(v765);
                                    // Rule at src\isa\riscv64\lower.isle line 680.
                                    return v766;
                                }
                                _ => {}
                            }
                            let v699 = C::fits_in_16(ctx, v3);
                            if let Some(v700) = v699 {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v94 = C::def_inst(ctx, v64.1);
                                if let Some(v95) = v94 {
                                    let v96 = &C::inst_data_value(ctx, v95);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v706,
                                        imm: v707,
                                    } = v96 {
                                        if let &Opcode::Iconst = v706 {
                                            let v708 = C::safe_divisor_from_imm64(ctx, v700, v707);
                                            if let Some(v709) = v708 {
                                                let v486 = constructor_zext(ctx, v64.0);
                                                let v682 = constructor_zext(ctx, v64.1);
                                                let v755 = constructor_rv_remuw(ctx, v486, v682);
                                                let v756 = constructor_output_xreg(ctx, v755);
                                                let v757 = Some(v756);
                                                // Rule at src\isa\riscv64\lower.isle line 666.
                                                return v757;
                                            }
                                        }
                                    }
                                }
                                let v486 = constructor_zext(ctx, v64.0);
                                let v682 = constructor_zext(ctx, v64.1);
                                let v702 = constructor_nonzero_divisor(ctx, v682);
                                let v752 = constructor_rv_remuw(ctx, v486, v702);
                                let v753 = constructor_output_xreg(ctx, v752);
                                let v754 = Some(v753);
                                // Rule at src\isa\riscv64\lower.isle line 662.
                                return v754;
                            }
                        }
                    }
                }
                &Opcode::Srem => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v701 = C::has_m(ctx);
                        if v701 == true {
                            let v3 = C::value_type(ctx, v2);
                            match v3 {
                                I32 => {
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v94 = C::def_inst(ctx, v64.1);
                                    if let Some(v95) = v94 {
                                        let v96 = &C::inst_data_value(ctx, v95);
                                        if let &InstructionData::UnaryImm {
                                            opcode: ref v706,
                                            imm: v707,
                                        } = v96 {
                                            if let &Opcode::Iconst = v706 {
                                                let v717 = C::safe_divisor_from_imm64(ctx, I32, v707);
                                                if let Some(v718) = v717 {
                                                    let v67 = constructor_put_in_xreg(ctx, v64.0);
                                                    let v68 = constructor_put_in_xreg(ctx, v64.1);
                                                    let v780 = constructor_rv_remw(ctx, v67, v68);
                                                    let v781 = constructor_output_xreg(ctx, v780);
                                                    let v782 = Some(v781);
                                                    // Rule at src\isa\riscv64\lower.isle line 704.
                                                    return v782;
                                                }
                                            }
                                        }
                                    }
                                    let v67 = constructor_put_in_xreg(ctx, v64.0);
                                    let v669 = constructor_sext(ctx, v64.1);
                                    let v770 = constructor_nonzero_divisor(ctx, v669);
                                    let v777 = constructor_rv_remw(ctx, v67, v770);
                                    let v778 = constructor_output_xreg(ctx, v777);
                                    let v779 = Some(v778);
                                    // Rule at src\isa\riscv64\lower.isle line 700.
                                    return v779;
                                }
                                I64 => {
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v94 = C::def_inst(ctx, v64.1);
                                    if let Some(v95) = v94 {
                                        let v96 = &C::inst_data_value(ctx, v95);
                                        if let &InstructionData::UnaryImm {
                                            opcode: ref v706,
                                            imm: v707,
                                        } = v96 {
                                            if let &Opcode::Iconst = v706 {
                                                let v726 = C::safe_divisor_from_imm64(ctx, I64, v707);
                                                if let Some(v727) = v726 {
                                                    let v67 = constructor_put_in_xreg(ctx, v64.0);
                                                    let v68 = constructor_put_in_xreg(ctx, v64.1);
                                                    let v786 = constructor_rv_rem(ctx, v67, v68);
                                                    let v787 = constructor_output_xreg(ctx, v786);
                                                    let v788 = Some(v787);
                                                    // Rule at src\isa\riscv64\lower.isle line 713.
                                                    return v788;
                                                }
                                            }
                                        }
                                    }
                                    let v67 = constructor_put_in_xreg(ctx, v64.0);
                                    let v68 = constructor_put_in_xreg(ctx, v64.1);
                                    let v722 = constructor_nonzero_divisor(ctx, v68);
                                    let v783 = constructor_rv_rem(ctx, v67, v722);
                                    let v784 = constructor_output_xreg(ctx, v783);
                                    let v785 = Some(v784);
                                    // Rule at src\isa\riscv64\lower.isle line 709.
                                    return v785;
                                }
                                _ => {}
                            }
                            let v699 = C::fits_in_16(ctx, v3);
                            if let Some(v700) = v699 {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v94 = C::def_inst(ctx, v64.1);
                                if let Some(v95) = v94 {
                                    let v96 = &C::inst_data_value(ctx, v95);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v706,
                                        imm: v707,
                                    } = v96 {
                                        if let &Opcode::Iconst = v706 {
                                            let v708 = C::safe_divisor_from_imm64(ctx, v700, v707);
                                            if let Some(v709) = v708 {
                                                let v668 = constructor_sext(ctx, v64.0);
                                                let v669 = constructor_sext(ctx, v64.1);
                                                let v774 = constructor_rv_remw(ctx, v668, v669);
                                                let v775 = constructor_output_xreg(ctx, v774);
                                                let v776 = Some(v775);
                                                // Rule at src\isa\riscv64\lower.isle line 695.
                                                return v776;
                                            }
                                        }
                                    }
                                }
                                let v668 = constructor_sext(ctx, v64.0);
                                let v669 = constructor_sext(ctx, v64.1);
                                let v770 = constructor_nonzero_divisor(ctx, v669);
                                let v771 = constructor_rv_remw(ctx, v668, v770);
                                let v772 = constructor_output_xreg(ctx, v771);
                                let v773 = Some(v772);
                                // Rule at src\isa\riscv64\lower.isle line 691.
                                return v773;
                            }
                        }
                    }
                }
                &Opcode::UaddOverflow => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I32 => {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v486 = constructor_zext(ctx, v64.0);
                                let v102 = constructor_put_in_xreg(ctx, v64.0);
                                let v487 = constructor_put_in_xreg(ctx, v64.1);
                                let v488 = constructor_rv_addw(ctx, v102, v487);
                                let v489 = constructor_rv_sltu(ctx, v488, v486);
                                let v490 = C::xreg_to_reg(ctx, v488);
                                let v491 = C::value_reg(ctx, v490);
                                let v492 = C::xreg_to_reg(ctx, v489);
                                let v493 = C::value_reg(ctx, v492);
                                let v494 = C::output_pair(ctx, v491, v493);
                                let v495 = Some(v494);
                                // Rule at src\isa\riscv64\lower.isle line 331.
                                return v495;
                            }
                            I64 => {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v67 = constructor_put_in_xreg(ctx, v64.0);
                                let v68 = constructor_put_in_xreg(ctx, v64.1);
                                let v72 = constructor_rv_add(ctx, v67, v68);
                                let v478 = constructor_put_in_xreg(ctx, v64.0);
                                let v479 = constructor_rv_sltu(ctx, v72, v478);
                                let v480 = C::xreg_to_reg(ctx, v72);
                                let v481 = C::value_reg(ctx, v480);
                                let v482 = C::xreg_to_reg(ctx, v479);
                                let v483 = C::value_reg(ctx, v482);
                                let v484 = C::output_pair(ctx, v481, v483);
                                let v485 = Some(v484);
                                // Rule at src\isa\riscv64\lower.isle line 325.
                                return v485;
                            }
                            I128 => {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v176 = C::put_in_regs(ctx, v64.0);
                                let v496 = C::put_in_regs(ctx, v64.1);
                                let v497 = C::value_regs_get(ctx, v176, 0x0_usize);
                                let v498 = C::xreg_new(ctx, v497);
                                let v499 = C::value_regs_get(ctx, v176, 0x1_usize);
                                let v500 = C::xreg_new(ctx, v499);
                                let v501 = C::value_regs_get(ctx, v496, 0x0_usize);
                                let v502 = C::xreg_new(ctx, v501);
                                let v503 = C::value_regs_get(ctx, v496, 0x1_usize);
                                let v504 = C::xreg_new(ctx, v503);
                                let v505 = constructor_rv_add(ctx, v498, v502);
                                let v506 = constructor_rv_sltu(ctx, v505, v498);
                                let v507 = constructor_rv_add(ctx, v500, v504);
                                let v508 = constructor_rv_add(ctx, v507, v506);
                                let v509 = constructor_rv_sltu(ctx, v508, v500);
                                let v510 = constructor_rv_xor(ctx, v508, v500);
                                let v511 = constructor_rv_seqz(ctx, v510);
                                let v512 = constructor_rv_and(ctx, v506, v511);
                                let v513 = constructor_rv_or(ctx, v509, v512);
                                let v514 = C::xreg_to_reg(ctx, v505);
                                let v515 = C::xreg_to_reg(ctx, v508);
                                let v516 = C::value_regs(ctx, v514, v515);
                                let v517 = C::xreg_to_reg(ctx, v513);
                                let v518 = C::value_reg(ctx, v517);
                                let v519 = C::output_pair(ctx, v516, v518);
                                let v520 = Some(v519);
                                // Rule at src\isa\riscv64\lower.isle line 338.
                                return v520;
                            }
                            _ => {}
                        }
                    }
                }
                &Opcode::Band => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v887 = C::has_zbs(ctx);
                        if v887 == true {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v106 = C::def_inst(ctx, v64.0);
                            if let Some(v107) = v106 {
                                let v108 = &C::inst_data_value(ctx, v107);
                                match v108 {
                                    &InstructionData::Binary {
                                        opcode: ref v134,
                                        args: ref v135,
                                    } => {
                                        match v134 {
                                            &Opcode::Ushr => {
                                                let v3 = C::value_type(ctx, v2);
                                                match v3 {
                                                    I32 => {
                                                        let v94 = C::def_inst(ctx, v64.1);
                                                        if let Some(v95) = v94 {
                                                            let v96 = &C::inst_data_value(ctx, v95);
                                                            if let &InstructionData::UnaryImm {
                                                                opcode: ref v706,
                                                                imm: v707,
                                                            } = v96 {
                                                                if let &Opcode::Iconst = v706 {
                                                                    let v910 = C::u64_from_imm64(ctx, v707);
                                                                    if v910 == 0x1_u64 {
                                                                        let v136 = C::unpack_value_array_2(ctx, v135);
                                                                        let v944 = C::i64_from_iconst(ctx, v136.1);
                                                                        if let Some(v945) = v944 {
                                                                            let v946 = C::imm12_from_i64(ctx, v945);
                                                                            if let Some(v947) = v946 {
                                                                                let v924 = constructor_put_in_xreg(ctx, v136.0);
                                                                                let v949 = C::imm12_and(ctx, v947, 0x1f_u64);
                                                                                let v950 = constructor_rv_bexti(ctx, v924, v949);
                                                                                let v951 = constructor_output_xreg(ctx, v950);
                                                                                let v952 = Some(v951);
                                                                                // Rule at src\isa\riscv64\lower.isle line 842.
                                                                                return v952;
                                                                            }
                                                                        }
                                                                        let v924 = constructor_put_in_xreg(ctx, v136.0);
                                                                        let v925 = constructor_put_in_xreg(ctx, v136.1);
                                                                        let v927 = C::imm12_const(ctx, 31_i32);
                                                                        let v928 = constructor_rv_andi(ctx, v925, v927);
                                                                        let v929 = constructor_rv_bext(ctx, v924, v928);
                                                                        let v930 = constructor_output_xreg(ctx, v929);
                                                                        let v931 = Some(v930);
                                                                        // Rule at src\isa\riscv64\lower.isle line 816.
                                                                        return v931;
                                                                    }
                                                                }
                                                            }
                                                        }
                                                    }
                                                    I64 => {
                                                        let v94 = C::def_inst(ctx, v64.1);
                                                        if let Some(v95) = v94 {
                                                            let v96 = &C::inst_data_value(ctx, v95);
                                                            if let &InstructionData::UnaryImm {
                                                                opcode: ref v706,
                                                                imm: v707,
                                                            } = v96 {
                                                                if let &Opcode::Iconst = v706 {
                                                                    let v910 = C::u64_from_imm64(ctx, v707);
                                                                    if v910 == 0x1_u64 {
                                                                        let v136 = C::unpack_value_array_2(ctx, v135);
                                                                        let v944 = C::i64_from_iconst(ctx, v136.1);
                                                                        if let Some(v945) = v944 {
                                                                            let v946 = C::imm12_from_i64(ctx, v945);
                                                                            if let Some(v947) = v946 {
                                                                                let v924 = constructor_put_in_xreg(ctx, v136.0);
                                                                                let v954 = C::imm12_and(ctx, v947, 0x3f_u64);
                                                                                let v955 = constructor_rv_bexti(ctx, v924, v954);
                                                                                let v956 = constructor_output_xreg(ctx, v955);
                                                                                let v957 = Some(v956);
                                                                                // Rule at src\isa\riscv64\lower.isle line 848.
                                                                                return v957;
                                                                            }
                                                                        }
                                                                        let v924 = constructor_put_in_xreg(ctx, v136.0);
                                                                        let v925 = constructor_put_in_xreg(ctx, v136.1);
                                                                        let v938 = constructor_rv_bext(ctx, v924, v925);
                                                                        let v939 = constructor_output_xreg(ctx, v938);
                                                                        let v940 = Some(v939);
                                                                        // Rule at src\isa\riscv64\lower.isle line 829.
                                                                        return v940;
                                                                    }
                                                                }
                                                            }
                                                        }
                                                    }
                                                    _ => {}
                                                }
                                            }
                                            &Opcode::Sshr => {
                                                let v3 = C::value_type(ctx, v2);
                                                match v3 {
                                                    I32 => {
                                                        let v94 = C::def_inst(ctx, v64.1);
                                                        if let Some(v95) = v94 {
                                                            let v96 = &C::inst_data_value(ctx, v95);
                                                            if let &InstructionData::UnaryImm {
                                                                opcode: ref v706,
                                                                imm: v707,
                                                            } = v96 {
                                                                if let &Opcode::Iconst = v706 {
                                                                    let v910 = C::u64_from_imm64(ctx, v707);
                                                                    if v910 == 0x1_u64 {
                                                                        let v136 = C::unpack_value_array_2(ctx, v135);
                                                                        let v944 = C::i64_from_iconst(ctx, v136.1);
                                                                        if let Some(v945) = v944 {
                                                                            let v946 = C::imm12_from_i64(ctx, v945);
                                                                            if let Some(v947) = v946 {
                                                                                let v924 = constructor_put_in_xreg(ctx, v136.0);
                                                                                let v949 = C::imm12_and(ctx, v947, 0x1f_u64);
                                                                                let v950 = constructor_rv_bexti(ctx, v924, v949);
                                                                                let v951 = constructor_output_xreg(ctx, v950);
                                                                                let v952 = Some(v951);
                                                                                // Rule at src\isa\riscv64\lower.isle line 845.
                                                                                return v952;
                                                                            }
                                                                        }
                                                                        let v924 = constructor_put_in_xreg(ctx, v136.0);
                                                                        let v925 = constructor_put_in_xreg(ctx, v136.1);
                                                                        let v927 = C::imm12_const(ctx, 31_i32);
                                                                        let v928 = constructor_rv_andi(ctx, v925, v927);
                                                                        let v929 = constructor_rv_bext(ctx, v924, v928);
                                                                        let v930 = constructor_output_xreg(ctx, v929);
                                                                        let v931 = Some(v930);
                                                                        // Rule at src\isa\riscv64\lower.isle line 819.
                                                                        return v931;
                                                                    }
                                                                }
                                                            }
                                                        }
                                                    }
                                                    I64 => {
                                                        let v94 = C::def_inst(ctx, v64.1);
                                                        if let Some(v95) = v94 {
                                                            let v96 = &C::inst_data_value(ctx, v95);
                                                            if let &InstructionData::UnaryImm {
                                                                opcode: ref v706,
                                                                imm: v707,
                                                            } = v96 {
                                                                if let &Opcode::Iconst = v706 {
                                                                    let v910 = C::u64_from_imm64(ctx, v707);
                                                                    if v910 == 0x1_u64 {
                                                                        let v136 = C::unpack_value_array_2(ctx, v135);
                                                                        let v944 = C::i64_from_iconst(ctx, v136.1);
                                                                        if let Some(v945) = v944 {
                                                                            let v946 = C::imm12_from_i64(ctx, v945);
                                                                            if let Some(v947) = v946 {
                                                                                let v924 = constructor_put_in_xreg(ctx, v136.0);
                                                                                let v954 = C::imm12_and(ctx, v947, 0x3f_u64);
                                                                                let v955 = constructor_rv_bexti(ctx, v924, v954);
                                                                                let v956 = constructor_output_xreg(ctx, v955);
                                                                                let v957 = Some(v956);
                                                                                // Rule at src\isa\riscv64\lower.isle line 851.
                                                                                return v957;
                                                                            }
                                                                        }
                                                                        let v924 = constructor_put_in_xreg(ctx, v136.0);
                                                                        let v925 = constructor_put_in_xreg(ctx, v136.1);
                                                                        let v938 = constructor_rv_bext(ctx, v924, v925);
                                                                        let v939 = constructor_output_xreg(ctx, v938);
                                                                        let v940 = Some(v939);
                                                                        // Rule at src\isa\riscv64\lower.isle line 832.
                                                                        return v940;
                                                                    }
                                                                }
                                                            }
                                                        }
                                                    }
                                                    _ => {}
                                                }
                                            }
                                            _ => {}
                                        }
                                    }
                                    &InstructionData::UnaryImm {
                                        opcode: ref v916,
                                        imm: v917,
                                    } => {
                                        if let &Opcode::Iconst = v916 {
                                            let v3 = C::value_type(ctx, v2);
                                            match v3 {
                                                I32 => {
                                                    let v94 = C::def_inst(ctx, v64.1);
                                                    if let Some(v95) = v94 {
                                                        let v96 = &C::inst_data_value(ctx, v95);
                                                        if let &InstructionData::Binary {
                                                            opcode: ref v116,
                                                            args: ref v117,
                                                        } = v96 {
                                                            match v116 {
                                                                &Opcode::Ushr => {
                                                                    let v918 = C::u64_from_imm64(ctx, v917);
                                                                    if v918 == 0x1_u64 {
                                                                        let v118 = C::unpack_value_array_2(ctx, v117);
                                                                        let v932 = constructor_put_in_xreg(ctx, v118.0);
                                                                        let v933 = constructor_put_in_xreg(ctx, v118.1);
                                                                        let v927 = C::imm12_const(ctx, 31_i32);
                                                                        let v934 = constructor_rv_andi(ctx, v933, v927);
                                                                        let v935 = constructor_rv_bext(ctx, v932, v934);
                                                                        let v936 = constructor_output_xreg(ctx, v935);
                                                                        let v937 = Some(v936);
                                                                        // Rule at src\isa\riscv64\lower.isle line 822.
                                                                        return v937;
                                                                    }
                                                                }
                                                                &Opcode::Sshr => {
                                                                    let v918 = C::u64_from_imm64(ctx, v917);
                                                                    if v918 == 0x1_u64 {
                                                                        let v118 = C::unpack_value_array_2(ctx, v117);
                                                                        let v932 = constructor_put_in_xreg(ctx, v118.0);
                                                                        let v933 = constructor_put_in_xreg(ctx, v118.1);
                                                                        let v927 = C::imm12_const(ctx, 31_i32);
                                                                        let v934 = constructor_rv_andi(ctx, v933, v927);
                                                                        let v935 = constructor_rv_bext(ctx, v932, v934);
                                                                        let v936 = constructor_output_xreg(ctx, v935);
                                                                        let v937 = Some(v936);
                                                                        // Rule at src\isa\riscv64\lower.isle line 825.
                                                                        return v937;
                                                                    }
                                                                }
                                                                _ => {}
                                                            }
                                                        }
                                                    }
                                                }
                                                I64 => {
                                                    let v94 = C::def_inst(ctx, v64.1);
                                                    if let Some(v95) = v94 {
                                                        let v96 = &C::inst_data_value(ctx, v95);
                                                        if let &InstructionData::Binary {
                                                            opcode: ref v116,
                                                            args: ref v117,
                                                        } = v96 {
                                                            match v116 {
                                                                &Opcode::Ushr => {
                                                                    let v918 = C::u64_from_imm64(ctx, v917);
                                                                    if v918 == 0x1_u64 {
                                                                        let v118 = C::unpack_value_array_2(ctx, v117);
                                                                        let v932 = constructor_put_in_xreg(ctx, v118.0);
                                                                        let v933 = constructor_put_in_xreg(ctx, v118.1);
                                                                        let v941 = constructor_rv_bext(ctx, v932, v933);
                                                                        let v942 = constructor_output_xreg(ctx, v941);
                                                                        let v943 = Some(v942);
                                                                        // Rule at src\isa\riscv64\lower.isle line 835.
                                                                        return v943;
                                                                    }
                                                                }
                                                                &Opcode::Sshr => {
                                                                    let v918 = C::u64_from_imm64(ctx, v917);
                                                                    if v918 == 0x1_u64 {
                                                                        let v118 = C::unpack_value_array_2(ctx, v117);
                                                                        let v932 = constructor_put_in_xreg(ctx, v118.0);
                                                                        let v933 = constructor_put_in_xreg(ctx, v118.1);
                                                                        let v941 = constructor_rv_bext(ctx, v932, v933);
                                                                        let v942 = constructor_output_xreg(ctx, v941);
                                                                        let v943 = Some(v942);
                                                                        // Rule at src\isa\riscv64\lower.isle line 838.
                                                                        return v943;
                                                                    }
                                                                }
                                                                _ => {}
                                                            }
                                                        }
                                                    }
                                                }
                                                _ => {}
                                            }
                                            let v789 = C::fits_in_64(ctx, v3);
                                            if let Some(v790) = v789 {
                                                let v918 = C::u64_from_imm64(ctx, v917);
                                                let v919 = C::bclr_imm(ctx, v790, v918);
                                                if let Some(v920) = v919 {
                                                    let v814 = constructor_put_in_xreg(ctx, v64.1);
                                                    let v921 = constructor_rv_bclri(ctx, v814, v920);
                                                    let v922 = constructor_output_xreg(ctx, v921);
                                                    let v923 = Some(v922);
                                                    // Rule at src\isa\riscv64\lower.isle line 806.
                                                    return v923;
                                                }
                                            }
                                        }
                                    }
                                    _ => {}
                                }
                            }
                            let v94 = C::def_inst(ctx, v64.1);
                            if let Some(v95) = v94 {
                                let v96 = &C::inst_data_value(ctx, v95);
                                if let &InstructionData::UnaryImm {
                                    opcode: ref v706,
                                    imm: v707,
                                } = v96 {
                                    if let &Opcode::Iconst = v706 {
                                        let v3 = C::value_type(ctx, v2);
                                        let v789 = C::fits_in_64(ctx, v3);
                                        if let Some(v790) = v789 {
                                            let v910 = C::u64_from_imm64(ctx, v707);
                                            let v911 = C::bclr_imm(ctx, v790, v910);
                                            if let Some(v912) = v911 {
                                                let v67 = constructor_put_in_xreg(ctx, v64.0);
                                                let v913 = constructor_rv_bclri(ctx, v67, v912);
                                                let v914 = constructor_output_xreg(ctx, v913);
                                                let v915 = Some(v914);
                                                // Rule at src\isa\riscv64\lower.isle line 802.
                                                return v915;
                                            }
                                        }
                                    }
                                }
                            }
                            let v3 = C::value_type(ctx, v2);
                            if v3 == I64 {
                                if let Some(v107) = v106 {
                                    let v108 = &C::inst_data_value(ctx, v107);
                                    if let &InstructionData::Unary {
                                        opcode: ref v109,
                                        arg: v110,
                                    } = v108 {
                                        if let &Opcode::Bnot = v109 {
                                            let v242 = C::def_inst(ctx, v110);
                                            if let Some(v243) = v242 {
                                                let v244 = &C::inst_data_value(ctx, v243);
                                                if let &InstructionData::Binary {
                                                    opcode: ref v425,
                                                    args: ref v426,
                                                } = v244 {
                                                    if let &Opcode::Ishl = v425 {
                                                        let v427 = C::unpack_value_array_2(ctx, v426);
                                                        let v897 = C::i64_from_iconst(ctx, v427.0);
                                                        if let Some(v898) = v897 {
                                                            if v898 == 1_i64 {
                                                                let v814 = constructor_put_in_xreg(ctx, v64.1);
                                                                let v899 = constructor_put_in_xreg(ctx, v427.1);
                                                                let v907 = constructor_rv_bclr(ctx, v814, v899);
                                                                let v908 = constructor_output_xreg(ctx, v907);
                                                                let v909 = Some(v908);
                                                                // Rule at src\isa\riscv64\lower.isle line 798.
                                                                return v909;
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                                if let Some(v95) = v94 {
                                    let v96 = &C::inst_data_value(ctx, v95);
                                    if let &InstructionData::Unary {
                                        opcode: ref v97,
                                        arg: v98,
                                    } = v96 {
                                        if let &Opcode::Bnot = v97 {
                                            let v213 = C::def_inst(ctx, v98);
                                            if let Some(v214) = v213 {
                                                let v215 = &C::inst_data_value(ctx, v214);
                                                if let &InstructionData::Binary {
                                                    opcode: ref v396,
                                                    args: ref v397,
                                                } = v215 {
                                                    if let &Opcode::Ishl = v396 {
                                                        let v398 = C::unpack_value_array_2(ctx, v397);
                                                        let v885 = C::i64_from_iconst(ctx, v398.0);
                                                        if let Some(v886) = v885 {
                                                            if v886 == 1_i64 {
                                                                let v67 = constructor_put_in_xreg(ctx, v64.0);
                                                                let v888 = constructor_put_in_xreg(ctx, v398.1);
                                                                let v904 = constructor_rv_bclr(ctx, v67, v888);
                                                                let v905 = constructor_output_xreg(ctx, v904);
                                                                let v906 = Some(v905);
                                                                // Rule at src\isa\riscv64\lower.isle line 795.
                                                                return v906;
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                            let v58 = C::fits_in_32(ctx, v3);
                            if let Some(v59) = v58 {
                                if let Some(v107) = v106 {
                                    let v108 = &C::inst_data_value(ctx, v107);
                                    if let &InstructionData::Unary {
                                        opcode: ref v109,
                                        arg: v110,
                                    } = v108 {
                                        if let &Opcode::Bnot = v109 {
                                            let v242 = C::def_inst(ctx, v110);
                                            if let Some(v243) = v242 {
                                                let v244 = &C::inst_data_value(ctx, v243);
                                                if let &InstructionData::Binary {
                                                    opcode: ref v425,
                                                    args: ref v426,
                                                } = v244 {
                                                    if let &Opcode::Ishl = v425 {
                                                        let v427 = C::unpack_value_array_2(ctx, v426);
                                                        let v897 = C::i64_from_iconst(ctx, v427.0);
                                                        if let Some(v898) = v897 {
                                                            if v898 == 1_i64 {
                                                                let v814 = constructor_put_in_xreg(ctx, v64.1);
                                                                let v899 = constructor_put_in_xreg(ctx, v427.1);
                                                                let v463 = C::ty_bits(ctx, v59);
                                                                let v890 = C::u8_wrapping_sub(ctx, v463, 0x1_u8);
                                                                let v891 = C::u8_into_i32(ctx, v890);
                                                                let v892 = C::imm12_const(ctx, v891);
                                                                let v900 = constructor_rv_andi(ctx, v899, v892);
                                                                let v901 = constructor_rv_bclr(ctx, v814, v900);
                                                                let v902 = constructor_output_xreg(ctx, v901);
                                                                let v903 = Some(v902);
                                                                // Rule at src\isa\riscv64\lower.isle line 791.
                                                                return v903;
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                                if let Some(v95) = v94 {
                                    let v96 = &C::inst_data_value(ctx, v95);
                                    if let &InstructionData::Unary {
                                        opcode: ref v97,
                                        arg: v98,
                                    } = v96 {
                                        if let &Opcode::Bnot = v97 {
                                            let v213 = C::def_inst(ctx, v98);
                                            if let Some(v214) = v213 {
                                                let v215 = &C::inst_data_value(ctx, v214);
                                                if let &InstructionData::Binary {
                                                    opcode: ref v396,
                                                    args: ref v397,
                                                } = v215 {
                                                    if let &Opcode::Ishl = v396 {
                                                        let v398 = C::unpack_value_array_2(ctx, v397);
                                                        let v885 = C::i64_from_iconst(ctx, v398.0);
                                                        if let Some(v886) = v885 {
                                                            if v886 == 1_i64 {
                                                                let v67 = constructor_put_in_xreg(ctx, v64.0);
                                                                let v888 = constructor_put_in_xreg(ctx, v398.1);
                                                                let v463 = C::ty_bits(ctx, v59);
                                                                let v890 = C::u8_wrapping_sub(ctx, v463, 0x1_u8);
                                                                let v891 = C::u8_into_i32(ctx, v890);
                                                                let v892 = C::imm12_const(ctx, v891);
                                                                let v893 = constructor_rv_andi(ctx, v888, v892);
                                                                let v894 = constructor_rv_bclr(ctx, v67, v893);
                                                                let v895 = constructor_output_xreg(ctx, v894);
                                                                let v896 = Some(v895);
                                                                // Rule at src\isa\riscv64\lower.isle line 788.
                                                                return v896;
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v256 = constructor_replicated_imm5(ctx, v64.0);
                            if let Some(v257) = v256 {
                                let v237 = constructor_put_in_vreg(ctx, v64.1);
                                let v204 = &constructor_unmasked(ctx);
                                let v205 = C::vstate_from_type(ctx, v12);
                                let v882 = constructor_rv_vand_vi(ctx, v237, v257, v204, v205);
                                let v883 = constructor_output_vreg(ctx, v882);
                                let v884 = Some(v883);
                                // Rule at src\isa\riscv64\lower.isle line 782.
                                return v884;
                            }
                            let v232 = constructor_replicated_imm5(ctx, v64.1);
                            if let Some(v233) = v232 {
                                let v202 = constructor_put_in_vreg(ctx, v64.0);
                                let v204 = &constructor_unmasked(ctx);
                                let v205 = C::vstate_from_type(ctx, v12);
                                let v879 = constructor_rv_vand_vi(ctx, v202, v233, v204, v205);
                                let v880 = constructor_output_vreg(ctx, v879);
                                let v881 = Some(v880);
                                // Rule at src\isa\riscv64\lower.isle line 778.
                                return v881;
                            }
                            let v871 = C::ty_vector_not_float(ctx, v12);
                            if let Some(v872) = v871 {
                                let v106 = C::def_inst(ctx, v64.0);
                                if let Some(v107) = v106 {
                                    let v108 = &C::inst_data_value(ctx, v107);
                                    if let &InstructionData::Unary {
                                        opcode: ref v109,
                                        arg: v110,
                                    } = v108 {
                                        if let &Opcode::Splat = v109 {
                                            let v237 = constructor_put_in_vreg(ctx, v64.1);
                                            let v238 = constructor_put_in_xreg(ctx, v110);
                                            let v204 = &constructor_unmasked(ctx);
                                            let v205 = C::vstate_from_type(ctx, v12);
                                            let v876 = constructor_rv_vand_vx(ctx, v237, v238, v204, v205);
                                            let v877 = constructor_output_vreg(ctx, v876);
                                            let v878 = Some(v877);
                                            // Rule at src\isa\riscv64\lower.isle line 774.
                                            return v878;
                                        }
                                    }
                                }
                                let v94 = C::def_inst(ctx, v64.1);
                                if let Some(v95) = v94 {
                                    let v96 = &C::inst_data_value(ctx, v95);
                                    if let &InstructionData::Unary {
                                        opcode: ref v97,
                                        arg: v98,
                                    } = v96 {
                                        if let &Opcode::Splat = v97 {
                                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                                            let v209 = constructor_put_in_xreg(ctx, v98);
                                            let v204 = &constructor_unmasked(ctx);
                                            let v205 = C::vstate_from_type(ctx, v12);
                                            let v873 = constructor_rv_vand_vx(ctx, v202, v209, v204, v205);
                                            let v874 = constructor_output_vreg(ctx, v873);
                                            let v875 = Some(v874);
                                            // Rule at src\isa\riscv64\lower.isle line 770.
                                            return v875;
                                        }
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v203 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v868 = constructor_rv_vand_vv(ctx, v202, v203, v204, v205);
                            let v869 = constructor_output_vreg(ctx, v868);
                            let v870 = Some(v869);
                            // Rule at src\isa\riscv64\lower.isle line 767.
                            return v870;
                        }
                        let v830 = C::has_zbb(ctx);
                        if v830 == true {
                            let v794 = C::ty_reg_pair(ctx, v3);
                            if let Some(v795) = v794 {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v106 = C::def_inst(ctx, v64.0);
                                if let Some(v107) = v106 {
                                    let v108 = &C::inst_data_value(ctx, v107);
                                    if let &InstructionData::Unary {
                                        opcode: ref v109,
                                        arg: v110,
                                    } = v108 {
                                        if let &Opcode::Bnot = v109 {
                                            let v850 = C::put_in_regs(ctx, v64.1);
                                            let v851 = C::value_regs_get(ctx, v850, 0x0_usize);
                                            let v852 = C::xreg_new(ctx, v851);
                                            let v853 = C::put_in_regs(ctx, v110);
                                            let v854 = C::value_regs_get(ctx, v853, 0x0_usize);
                                            let v855 = C::xreg_new(ctx, v854);
                                            let v856 = constructor_rv_andn(ctx, v852, v855);
                                            let v184 = C::put_in_regs(ctx, v64.1);
                                            let v857 = C::value_regs_get(ctx, v184, 0x1_usize);
                                            let v858 = C::xreg_new(ctx, v857);
                                            let v859 = C::put_in_regs(ctx, v110);
                                            let v860 = C::value_regs_get(ctx, v859, 0x1_usize);
                                            let v861 = C::xreg_new(ctx, v860);
                                            let v862 = constructor_rv_andn(ctx, v858, v861);
                                            let v863 = C::xreg_to_reg(ctx, v856);
                                            let v864 = C::xreg_to_reg(ctx, v862);
                                            let v865 = C::value_regs(ctx, v863, v864);
                                            let v866 = C::output(ctx, v865);
                                            let v867 = Some(v866);
                                            // Rule at src\isa\riscv64\lower.isle line 761.
                                            return v867;
                                        }
                                    }
                                }
                                let v94 = C::def_inst(ctx, v64.1);
                                if let Some(v95) = v94 {
                                    let v96 = &C::inst_data_value(ctx, v95);
                                    if let &InstructionData::Unary {
                                        opcode: ref v97,
                                        arg: v98,
                                    } = v96 {
                                        if let &Opcode::Bnot = v97 {
                                            let v176 = C::put_in_regs(ctx, v64.0);
                                            let v178 = C::value_regs_get(ctx, v176, 0x0_usize);
                                            let v179 = C::xreg_new(ctx, v178);
                                            let v837 = C::put_in_regs(ctx, v98);
                                            let v838 = C::value_regs_get(ctx, v837, 0x0_usize);
                                            let v839 = C::xreg_new(ctx, v838);
                                            let v840 = constructor_rv_andn(ctx, v179, v839);
                                            let v798 = C::put_in_regs(ctx, v64.0);
                                            let v799 = C::value_regs_get(ctx, v798, 0x1_usize);
                                            let v800 = C::xreg_new(ctx, v799);
                                            let v841 = C::put_in_regs(ctx, v98);
                                            let v842 = C::value_regs_get(ctx, v841, 0x1_usize);
                                            let v843 = C::xreg_new(ctx, v842);
                                            let v844 = constructor_rv_andn(ctx, v800, v843);
                                            let v845 = C::xreg_to_reg(ctx, v840);
                                            let v846 = C::xreg_to_reg(ctx, v844);
                                            let v847 = C::value_regs(ctx, v845, v846);
                                            let v848 = C::output(ctx, v847);
                                            let v849 = Some(v848);
                                            // Rule at src\isa\riscv64\lower.isle line 755.
                                            return v849;
                                        }
                                    }
                                }
                            }
                            let v789 = C::fits_in_64(ctx, v3);
                            if let Some(v790) = v789 {
                                let v809 = C::ty_int(ctx, v790);
                                if let Some(v810) = v809 {
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v106 = C::def_inst(ctx, v64.0);
                                    if let Some(v107) = v106 {
                                        let v108 = &C::inst_data_value(ctx, v107);
                                        if let &InstructionData::Unary {
                                            opcode: ref v109,
                                            arg: v110,
                                        } = v108 {
                                            if let &Opcode::Bnot = v109 {
                                                let v814 = constructor_put_in_xreg(ctx, v64.1);
                                                let v238 = constructor_put_in_xreg(ctx, v110);
                                                let v834 = constructor_rv_andn(ctx, v814, v238);
                                                let v835 = constructor_output_xreg(ctx, v834);
                                                let v836 = Some(v835);
                                                // Rule at src\isa\riscv64\lower.isle line 751.
                                                return v836;
                                            }
                                        }
                                    }
                                    let v94 = C::def_inst(ctx, v64.1);
                                    if let Some(v95) = v94 {
                                        let v96 = &C::inst_data_value(ctx, v95);
                                        if let &InstructionData::Unary {
                                            opcode: ref v97,
                                            arg: v98,
                                        } = v96 {
                                            if let &Opcode::Bnot = v97 {
                                                let v67 = constructor_put_in_xreg(ctx, v64.0);
                                                let v209 = constructor_put_in_xreg(ctx, v98);
                                                let v831 = constructor_rv_andn(ctx, v67, v209);
                                                let v832 = constructor_output_xreg(ctx, v831);
                                                let v833 = Some(v832);
                                                // Rule at src\isa\riscv64\lower.isle line 747.
                                                return v833;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                        let v818 = C::ty_supported_float_size(ctx, v3);
                        if let Some(v819) = v818 {
                            if v819 == F16 {
                                let v826 = C::has_zfhmin(ctx);
                                if v826 == false {
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v821 = constructor_put_in_freg(ctx, v64.0);
                                    let v822 = constructor_put_in_freg(ctx, v64.1);
                                    let v827 = constructor_lower_float_binary(ctx, &AluOPRRR::And, v821, v822, F32);
                                    let v828 = constructor_output_freg(ctx, v827);
                                    let v829 = Some(v828);
                                    // Rule at src\isa\riscv64\lower.isle line 739.
                                    return v829;
                                }
                            }
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v821 = constructor_put_in_freg(ctx, v64.0);
                            let v822 = constructor_put_in_freg(ctx, v64.1);
                            let v823 = constructor_lower_float_binary(ctx, &AluOPRRR::And, v821, v822, v819);
                            let v824 = constructor_output_freg(ctx, v823);
                            let v825 = Some(v824);
                            // Rule at src\isa\riscv64\lower.isle line 734.
                            return v825;
                        }
                        let v789 = C::fits_in_64(ctx, v3);
                        if let Some(v790) = v789 {
                            let v809 = C::ty_int(ctx, v790);
                            if let Some(v810) = v809 {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v86 = C::i64_from_iconst(ctx, v64.0);
                                if let Some(v87) = v86 {
                                    let v88 = C::imm12_from_i64(ctx, v87);
                                    if let Some(v89) = v88 {
                                        let v814 = constructor_put_in_xreg(ctx, v64.1);
                                        let v815 = constructor_rv_andi(ctx, v814, v89);
                                        let v816 = constructor_output_xreg(ctx, v815);
                                        let v817 = Some(v816);
                                        // Rule at src\isa\riscv64\lower.isle line 731.
                                        return v817;
                                    }
                                }
                                let v77 = C::i64_from_iconst(ctx, v64.1);
                                if let Some(v78) = v77 {
                                    let v79 = C::imm12_from_i64(ctx, v78);
                                    if let Some(v80) = v79 {
                                        let v67 = constructor_put_in_xreg(ctx, v64.0);
                                        let v811 = constructor_rv_andi(ctx, v67, v80);
                                        let v812 = constructor_output_xreg(ctx, v811);
                                        let v813 = Some(v812);
                                        // Rule at src\isa\riscv64\lower.isle line 728.
                                        return v813;
                                    }
                                }
                            }
                        }
                        let v794 = C::ty_reg_pair(ctx, v3);
                        if let Some(v795) = v794 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v176 = C::put_in_regs(ctx, v64.0);
                            let v178 = C::value_regs_get(ctx, v176, 0x0_usize);
                            let v179 = C::xreg_new(ctx, v178);
                            let v180 = C::put_in_regs(ctx, v64.1);
                            let v181 = C::value_regs_get(ctx, v180, 0x0_usize);
                            let v182 = C::xreg_new(ctx, v181);
                            let v796 = constructor_rv_and(ctx, v179, v182);
                            let v798 = C::put_in_regs(ctx, v64.0);
                            let v799 = C::value_regs_get(ctx, v798, 0x1_usize);
                            let v800 = C::xreg_new(ctx, v799);
                            let v801 = C::put_in_regs(ctx, v64.1);
                            let v802 = C::value_regs_get(ctx, v801, 0x1_usize);
                            let v803 = C::xreg_new(ctx, v802);
                            let v804 = constructor_rv_and(ctx, v800, v803);
                            let v797 = C::xreg_to_reg(ctx, v796);
                            let v805 = C::xreg_to_reg(ctx, v804);
                            let v806 = C::value_regs(ctx, v797, v805);
                            let v807 = C::output(ctx, v806);
                            let v808 = Some(v807);
                            // Rule at src\isa\riscv64\lower.isle line 722.
                            return v808;
                        }
                        if let Some(v790) = v789 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v67 = constructor_put_in_xreg(ctx, v64.0);
                            let v68 = constructor_put_in_xreg(ctx, v64.1);
                            let v791 = constructor_rv_and(ctx, v67, v68);
                            let v792 = constructor_output_xreg(ctx, v791);
                            let v793 = Some(v792);
                            // Rule at src\isa\riscv64\lower.isle line 719.
                            return v793;
                        }
                    }
                }
                &Opcode::Bor => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v887 = C::has_zbs(ctx);
                        if v887 == true {
                            let v3 = C::value_type(ctx, v2);
                            let v789 = C::fits_in_64(ctx, v3);
                            if let Some(v790) = v789 {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v106 = C::def_inst(ctx, v64.0);
                                if let Some(v107) = v106 {
                                    let v108 = &C::inst_data_value(ctx, v107);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v916,
                                        imm: v917,
                                    } = v108 {
                                        if let &Opcode::Iconst = v916 {
                                            let v918 = C::u64_from_imm64(ctx, v917);
                                            let v1034 = C::bseti_imm(ctx, v918);
                                            if let Some(v1035) = v1034 {
                                                let v814 = constructor_put_in_xreg(ctx, v64.1);
                                                let v1036 = constructor_rv_bseti(ctx, v814, v1035);
                                                let v1037 = constructor_output_xreg(ctx, v1036);
                                                let v1038 = Some(v1037);
                                                // Rule at src\isa\riscv64\lower.isle line 941.
                                                return v1038;
                                            }
                                        }
                                    }
                                }
                                let v94 = C::def_inst(ctx, v64.1);
                                if let Some(v95) = v94 {
                                    let v96 = &C::inst_data_value(ctx, v95);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v706,
                                        imm: v707,
                                    } = v96 {
                                        if let &Opcode::Iconst = v706 {
                                            let v910 = C::u64_from_imm64(ctx, v707);
                                            let v1029 = C::bseti_imm(ctx, v910);
                                            if let Some(v1030) = v1029 {
                                                let v67 = constructor_put_in_xreg(ctx, v64.0);
                                                let v1031 = constructor_rv_bseti(ctx, v67, v1030);
                                                let v1032 = constructor_output_xreg(ctx, v1031);
                                                let v1033 = Some(v1032);
                                                // Rule at src\isa\riscv64\lower.isle line 937.
                                                return v1033;
                                            }
                                        }
                                    }
                                }
                            }
                            match v3 {
                                I32 => {
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v106 = C::def_inst(ctx, v64.0);
                                    if let Some(v107) = v106 {
                                        let v108 = &C::inst_data_value(ctx, v107);
                                        if let &InstructionData::Binary {
                                            opcode: ref v134,
                                            args: ref v135,
                                        } = v108 {
                                            if let &Opcode::Ishl = v134 {
                                                let v136 = C::unpack_value_array_2(ctx, v135);
                                                let v1018 = C::i64_from_iconst(ctx, v136.0);
                                                if let Some(v1019) = v1018 {
                                                    if v1019 == 1_i64 {
                                                        let v814 = constructor_put_in_xreg(ctx, v64.1);
                                                        let v925 = constructor_put_in_xreg(ctx, v136.1);
                                                        let v927 = C::imm12_const(ctx, 31_i32);
                                                        let v928 = constructor_rv_andi(ctx, v925, v927);
                                                        let v1020 = constructor_rv_bset(ctx, v814, v928);
                                                        let v1021 = constructor_output_xreg(ctx, v1020);
                                                        let v1022 = Some(v1021);
                                                        // Rule at src\isa\riscv64\lower.isle line 926.
                                                        return v1022;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                    let v94 = C::def_inst(ctx, v64.1);
                                    if let Some(v95) = v94 {
                                        let v96 = &C::inst_data_value(ctx, v95);
                                        if let &InstructionData::Binary {
                                            opcode: ref v116,
                                            args: ref v117,
                                        } = v96 {
                                            if let &Opcode::Ishl = v116 {
                                                let v118 = C::unpack_value_array_2(ctx, v117);
                                                let v1013 = C::i64_from_iconst(ctx, v118.0);
                                                if let Some(v1014) = v1013 {
                                                    if v1014 == 1_i64 {
                                                        let v67 = constructor_put_in_xreg(ctx, v64.0);
                                                        let v933 = constructor_put_in_xreg(ctx, v118.1);
                                                        let v927 = C::imm12_const(ctx, 31_i32);
                                                        let v934 = constructor_rv_andi(ctx, v933, v927);
                                                        let v1015 = constructor_rv_bset(ctx, v67, v934);
                                                        let v1016 = constructor_output_xreg(ctx, v1015);
                                                        let v1017 = Some(v1016);
                                                        // Rule at src\isa\riscv64\lower.isle line 923.
                                                        return v1017;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                                I64 => {
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v106 = C::def_inst(ctx, v64.0);
                                    if let Some(v107) = v106 {
                                        let v108 = &C::inst_data_value(ctx, v107);
                                        if let &InstructionData::Binary {
                                            opcode: ref v134,
                                            args: ref v135,
                                        } = v108 {
                                            if let &Opcode::Ishl = v134 {
                                                let v136 = C::unpack_value_array_2(ctx, v135);
                                                let v1018 = C::i64_from_iconst(ctx, v136.0);
                                                if let Some(v1019) = v1018 {
                                                    if v1019 == 1_i64 {
                                                        let v814 = constructor_put_in_xreg(ctx, v64.1);
                                                        let v925 = constructor_put_in_xreg(ctx, v136.1);
                                                        let v1026 = constructor_rv_bset(ctx, v814, v925);
                                                        let v1027 = constructor_output_xreg(ctx, v1026);
                                                        let v1028 = Some(v1027);
                                                        // Rule at src\isa\riscv64\lower.isle line 933.
                                                        return v1028;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                    let v94 = C::def_inst(ctx, v64.1);
                                    if let Some(v95) = v94 {
                                        let v96 = &C::inst_data_value(ctx, v95);
                                        if let &InstructionData::Binary {
                                            opcode: ref v116,
                                            args: ref v117,
                                        } = v96 {
                                            if let &Opcode::Ishl = v116 {
                                                let v118 = C::unpack_value_array_2(ctx, v117);
                                                let v1013 = C::i64_from_iconst(ctx, v118.0);
                                                if let Some(v1014) = v1013 {
                                                    if v1014 == 1_i64 {
                                                        let v67 = constructor_put_in_xreg(ctx, v64.0);
                                                        let v933 = constructor_put_in_xreg(ctx, v118.1);
                                                        let v1023 = constructor_rv_bset(ctx, v67, v933);
                                                        let v1024 = constructor_output_xreg(ctx, v1023);
                                                        let v1025 = Some(v1024);
                                                        // Rule at src\isa\riscv64\lower.isle line 930.
                                                        return v1025;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                                _ => {}
                            }
                        }
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v256 = constructor_replicated_imm5(ctx, v64.0);
                            if let Some(v257) = v256 {
                                let v237 = constructor_put_in_vreg(ctx, v64.1);
                                let v204 = &constructor_unmasked(ctx);
                                let v205 = C::vstate_from_type(ctx, v12);
                                let v1010 = constructor_rv_vor_vi(ctx, v237, v257, v204, v205);
                                let v1011 = constructor_output_vreg(ctx, v1010);
                                let v1012 = Some(v1011);
                                // Rule at src\isa\riscv64\lower.isle line 917.
                                return v1012;
                            }
                            let v232 = constructor_replicated_imm5(ctx, v64.1);
                            if let Some(v233) = v232 {
                                let v202 = constructor_put_in_vreg(ctx, v64.0);
                                let v204 = &constructor_unmasked(ctx);
                                let v205 = C::vstate_from_type(ctx, v12);
                                let v1007 = constructor_rv_vor_vi(ctx, v202, v233, v204, v205);
                                let v1008 = constructor_output_vreg(ctx, v1007);
                                let v1009 = Some(v1008);
                                // Rule at src\isa\riscv64\lower.isle line 913.
                                return v1009;
                            }
                            let v871 = C::ty_vector_not_float(ctx, v12);
                            if let Some(v872) = v871 {
                                let v106 = C::def_inst(ctx, v64.0);
                                if let Some(v107) = v106 {
                                    let v108 = &C::inst_data_value(ctx, v107);
                                    if let &InstructionData::Unary {
                                        opcode: ref v109,
                                        arg: v110,
                                    } = v108 {
                                        if let &Opcode::Splat = v109 {
                                            let v237 = constructor_put_in_vreg(ctx, v64.1);
                                            let v238 = constructor_put_in_xreg(ctx, v110);
                                            let v204 = &constructor_unmasked(ctx);
                                            let v205 = C::vstate_from_type(ctx, v12);
                                            let v1004 = constructor_rv_vor_vx(ctx, v237, v238, v204, v205);
                                            let v1005 = constructor_output_vreg(ctx, v1004);
                                            let v1006 = Some(v1005);
                                            // Rule at src\isa\riscv64\lower.isle line 909.
                                            return v1006;
                                        }
                                    }
                                }
                                let v94 = C::def_inst(ctx, v64.1);
                                if let Some(v95) = v94 {
                                    let v96 = &C::inst_data_value(ctx, v95);
                                    if let &InstructionData::Unary {
                                        opcode: ref v97,
                                        arg: v98,
                                    } = v96 {
                                        if let &Opcode::Splat = v97 {
                                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                                            let v209 = constructor_put_in_xreg(ctx, v98);
                                            let v204 = &constructor_unmasked(ctx);
                                            let v205 = C::vstate_from_type(ctx, v12);
                                            let v1001 = constructor_rv_vor_vx(ctx, v202, v209, v204, v205);
                                            let v1002 = constructor_output_vreg(ctx, v1001);
                                            let v1003 = Some(v1002);
                                            // Rule at src\isa\riscv64\lower.isle line 905.
                                            return v1003;
                                        }
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v203 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v998 = constructor_rv_vor_vv(ctx, v202, v203, v204, v205);
                            let v999 = constructor_output_vreg(ctx, v998);
                            let v1000 = Some(v999);
                            // Rule at src\isa\riscv64\lower.isle line 902.
                            return v1000;
                        }
                        let v830 = C::has_zbb(ctx);
                        if v830 == true {
                            let v794 = C::ty_reg_pair(ctx, v3);
                            if let Some(v795) = v794 {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v106 = C::def_inst(ctx, v64.0);
                                if let Some(v107) = v106 {
                                    let v108 = &C::inst_data_value(ctx, v107);
                                    if let &InstructionData::Unary {
                                        opcode: ref v109,
                                        arg: v110,
                                    } = v108 {
                                        if let &Opcode::Bnot = v109 {
                                            let v850 = C::put_in_regs(ctx, v64.1);
                                            let v851 = C::value_regs_get(ctx, v850, 0x0_usize);
                                            let v852 = C::xreg_new(ctx, v851);
                                            let v853 = C::put_in_regs(ctx, v110);
                                            let v854 = C::value_regs_get(ctx, v853, 0x0_usize);
                                            let v855 = C::xreg_new(ctx, v854);
                                            let v991 = constructor_rv_orn(ctx, v852, v855);
                                            let v184 = C::put_in_regs(ctx, v64.1);
                                            let v857 = C::value_regs_get(ctx, v184, 0x1_usize);
                                            let v858 = C::xreg_new(ctx, v857);
                                            let v859 = C::put_in_regs(ctx, v110);
                                            let v860 = C::value_regs_get(ctx, v859, 0x1_usize);
                                            let v861 = C::xreg_new(ctx, v860);
                                            let v992 = constructor_rv_orn(ctx, v858, v861);
                                            let v993 = C::xreg_to_reg(ctx, v991);
                                            let v994 = C::xreg_to_reg(ctx, v992);
                                            let v995 = C::value_regs(ctx, v993, v994);
                                            let v996 = C::output(ctx, v995);
                                            let v997 = Some(v996);
                                            // Rule at src\isa\riscv64\lower.isle line 896.
                                            return v997;
                                        }
                                    }
                                }
                                let v94 = C::def_inst(ctx, v64.1);
                                if let Some(v95) = v94 {
                                    let v96 = &C::inst_data_value(ctx, v95);
                                    if let &InstructionData::Unary {
                                        opcode: ref v97,
                                        arg: v98,
                                    } = v96 {
                                        if let &Opcode::Bnot = v97 {
                                            let v176 = C::put_in_regs(ctx, v64.0);
                                            let v178 = C::value_regs_get(ctx, v176, 0x0_usize);
                                            let v179 = C::xreg_new(ctx, v178);
                                            let v837 = C::put_in_regs(ctx, v98);
                                            let v838 = C::value_regs_get(ctx, v837, 0x0_usize);
                                            let v839 = C::xreg_new(ctx, v838);
                                            let v984 = constructor_rv_orn(ctx, v179, v839);
                                            let v798 = C::put_in_regs(ctx, v64.0);
                                            let v799 = C::value_regs_get(ctx, v798, 0x1_usize);
                                            let v800 = C::xreg_new(ctx, v799);
                                            let v841 = C::put_in_regs(ctx, v98);
                                            let v842 = C::value_regs_get(ctx, v841, 0x1_usize);
                                            let v843 = C::xreg_new(ctx, v842);
                                            let v985 = constructor_rv_orn(ctx, v800, v843);
                                            let v986 = C::xreg_to_reg(ctx, v984);
                                            let v987 = C::xreg_to_reg(ctx, v985);
                                            let v988 = C::value_regs(ctx, v986, v987);
                                            let v989 = C::output(ctx, v988);
                                            let v990 = Some(v989);
                                            // Rule at src\isa\riscv64\lower.isle line 890.
                                            return v990;
                                        }
                                    }
                                }
                            }
                            let v789 = C::fits_in_64(ctx, v3);
                            if let Some(v790) = v789 {
                                let v809 = C::ty_int(ctx, v790);
                                if let Some(v810) = v809 {
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v106 = C::def_inst(ctx, v64.0);
                                    if let Some(v107) = v106 {
                                        let v108 = &C::inst_data_value(ctx, v107);
                                        if let &InstructionData::Unary {
                                            opcode: ref v109,
                                            arg: v110,
                                        } = v108 {
                                            if let &Opcode::Bnot = v109 {
                                                let v814 = constructor_put_in_xreg(ctx, v64.1);
                                                let v238 = constructor_put_in_xreg(ctx, v110);
                                                let v981 = constructor_rv_orn(ctx, v814, v238);
                                                let v982 = constructor_output_xreg(ctx, v981);
                                                let v983 = Some(v982);
                                                // Rule at src\isa\riscv64\lower.isle line 886.
                                                return v983;
                                            }
                                        }
                                    }
                                    let v94 = C::def_inst(ctx, v64.1);
                                    if let Some(v95) = v94 {
                                        let v96 = &C::inst_data_value(ctx, v95);
                                        if let &InstructionData::Unary {
                                            opcode: ref v97,
                                            arg: v98,
                                        } = v96 {
                                            if let &Opcode::Bnot = v97 {
                                                let v67 = constructor_put_in_xreg(ctx, v64.0);
                                                let v209 = constructor_put_in_xreg(ctx, v98);
                                                let v978 = constructor_rv_orn(ctx, v67, v209);
                                                let v979 = constructor_output_xreg(ctx, v978);
                                                let v980 = Some(v979);
                                                // Rule at src\isa\riscv64\lower.isle line 882.
                                                return v980;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                        let v818 = C::ty_supported_float_size(ctx, v3);
                        if let Some(v819) = v818 {
                            if v819 == F16 {
                                let v826 = C::has_zfhmin(ctx);
                                if v826 == false {
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v821 = constructor_put_in_freg(ctx, v64.0);
                                    let v822 = constructor_put_in_freg(ctx, v64.1);
                                    let v975 = constructor_lower_float_binary(ctx, &AluOPRRR::Or, v821, v822, F32);
                                    let v976 = constructor_output_freg(ctx, v975);
                                    let v977 = Some(v976);
                                    // Rule at src\isa\riscv64\lower.isle line 874.
                                    return v977;
                                }
                            }
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v821 = constructor_put_in_freg(ctx, v64.0);
                            let v822 = constructor_put_in_freg(ctx, v64.1);
                            let v972 = constructor_lower_float_binary(ctx, &AluOPRRR::Or, v821, v822, v819);
                            let v973 = constructor_output_freg(ctx, v972);
                            let v974 = Some(v973);
                            // Rule at src\isa\riscv64\lower.isle line 869.
                            return v974;
                        }
                        let v789 = C::fits_in_64(ctx, v3);
                        if let Some(v790) = v789 {
                            let v809 = C::ty_int(ctx, v790);
                            if let Some(v810) = v809 {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v86 = C::i64_from_iconst(ctx, v64.0);
                                if let Some(v87) = v86 {
                                    let v88 = C::imm12_from_i64(ctx, v87);
                                    if let Some(v89) = v88 {
                                        let v814 = constructor_put_in_xreg(ctx, v64.1);
                                        let v968 = constructor_rv_ori(ctx, v814, v89);
                                        let v969 = constructor_output_xreg(ctx, v968);
                                        let v970 = Some(v969);
                                        // Rule at src\isa\riscv64\lower.isle line 866.
                                        return v970;
                                    }
                                }
                                let v77 = C::i64_from_iconst(ctx, v64.1);
                                if let Some(v78) = v77 {
                                    let v79 = C::imm12_from_i64(ctx, v78);
                                    if let Some(v80) = v79 {
                                        let v67 = constructor_put_in_xreg(ctx, v64.0);
                                        let v965 = constructor_rv_ori(ctx, v67, v80);
                                        let v966 = constructor_output_xreg(ctx, v965);
                                        let v967 = Some(v966);
                                        // Rule at src\isa\riscv64\lower.isle line 863.
                                        return v967;
                                    }
                                }
                            }
                        }
                        if v3 == F128 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v176 = C::put_in_regs(ctx, v64.0);
                            let v496 = C::put_in_regs(ctx, v64.1);
                            let v962 = constructor_gen_or(ctx, I128, v176, v496);
                            let v963 = C::output(ctx, v962);
                            let v964 = Some(v963);
                            // Rule at src\isa\riscv64\lower.isle line 859.
                            return v964;
                        }
                        let v606 = C::ty_int(ctx, v3);
                        if let Some(v607) = v606 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v176 = C::put_in_regs(ctx, v64.0);
                            let v496 = C::put_in_regs(ctx, v64.1);
                            let v958 = constructor_gen_or(ctx, v607, v176, v496);
                            let v959 = C::output(ctx, v958);
                            let v960 = Some(v959);
                            // Rule at src\isa\riscv64\lower.isle line 856.
                            return v960;
                        }
                    }
                }
                &Opcode::Bxor => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v887 = C::has_zbs(ctx);
                        if v887 == true {
                            let v3 = C::value_type(ctx, v2);
                            let v789 = C::fits_in_64(ctx, v3);
                            if let Some(v790) = v789 {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v106 = C::def_inst(ctx, v64.0);
                                if let Some(v107) = v106 {
                                    let v108 = &C::inst_data_value(ctx, v107);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v916,
                                        imm: v917,
                                    } = v108 {
                                        if let &Opcode::Iconst = v916 {
                                            let v918 = C::u64_from_imm64(ctx, v917);
                                            let v1087 = C::binvi_imm(ctx, v918);
                                            if let Some(v1088) = v1087 {
                                                let v814 = constructor_put_in_xreg(ctx, v64.1);
                                                let v1089 = constructor_rv_binvi(ctx, v814, v1088);
                                                let v1090 = constructor_output_xreg(ctx, v1089);
                                                let v1091 = Some(v1090);
                                                // Rule at src\isa\riscv64\lower.isle line 1005.
                                                return v1091;
                                            }
                                        }
                                    }
                                }
                                let v94 = C::def_inst(ctx, v64.1);
                                if let Some(v95) = v94 {
                                    let v96 = &C::inst_data_value(ctx, v95);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v706,
                                        imm: v707,
                                    } = v96 {
                                        if let &Opcode::Iconst = v706 {
                                            let v910 = C::u64_from_imm64(ctx, v707);
                                            let v1082 = C::binvi_imm(ctx, v910);
                                            if let Some(v1083) = v1082 {
                                                let v67 = constructor_put_in_xreg(ctx, v64.0);
                                                let v1084 = constructor_rv_binvi(ctx, v67, v1083);
                                                let v1085 = constructor_output_xreg(ctx, v1084);
                                                let v1086 = Some(v1085);
                                                // Rule at src\isa\riscv64\lower.isle line 1001.
                                                return v1086;
                                            }
                                        }
                                    }
                                }
                            }
                            match v3 {
                                I32 => {
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v106 = C::def_inst(ctx, v64.0);
                                    if let Some(v107) = v106 {
                                        let v108 = &C::inst_data_value(ctx, v107);
                                        if let &InstructionData::Binary {
                                            opcode: ref v134,
                                            args: ref v135,
                                        } = v108 {
                                            if let &Opcode::Ishl = v134 {
                                                let v136 = C::unpack_value_array_2(ctx, v135);
                                                let v1018 = C::i64_from_iconst(ctx, v136.0);
                                                if let Some(v1019) = v1018 {
                                                    if v1019 == 1_i64 {
                                                        let v814 = constructor_put_in_xreg(ctx, v64.1);
                                                        let v925 = constructor_put_in_xreg(ctx, v136.1);
                                                        let v927 = C::imm12_const(ctx, 31_i32);
                                                        let v928 = constructor_rv_andi(ctx, v925, v927);
                                                        let v1073 = constructor_rv_binv(ctx, v814, v928);
                                                        let v1074 = constructor_output_xreg(ctx, v1073);
                                                        let v1075 = Some(v1074);
                                                        // Rule at src\isa\riscv64\lower.isle line 990.
                                                        return v1075;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                    let v94 = C::def_inst(ctx, v64.1);
                                    if let Some(v95) = v94 {
                                        let v96 = &C::inst_data_value(ctx, v95);
                                        if let &InstructionData::Binary {
                                            opcode: ref v116,
                                            args: ref v117,
                                        } = v96 {
                                            if let &Opcode::Ishl = v116 {
                                                let v118 = C::unpack_value_array_2(ctx, v117);
                                                let v1013 = C::i64_from_iconst(ctx, v118.0);
                                                if let Some(v1014) = v1013 {
                                                    if v1014 == 1_i64 {
                                                        let v67 = constructor_put_in_xreg(ctx, v64.0);
                                                        let v933 = constructor_put_in_xreg(ctx, v118.1);
                                                        let v927 = C::imm12_const(ctx, 31_i32);
                                                        let v934 = constructor_rv_andi(ctx, v933, v927);
                                                        let v1070 = constructor_rv_binv(ctx, v67, v934);
                                                        let v1071 = constructor_output_xreg(ctx, v1070);
                                                        let v1072 = Some(v1071);
                                                        // Rule at src\isa\riscv64\lower.isle line 987.
                                                        return v1072;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                                I64 => {
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v106 = C::def_inst(ctx, v64.0);
                                    if let Some(v107) = v106 {
                                        let v108 = &C::inst_data_value(ctx, v107);
                                        if let &InstructionData::Binary {
                                            opcode: ref v134,
                                            args: ref v135,
                                        } = v108 {
                                            if let &Opcode::Ishl = v134 {
                                                let v136 = C::unpack_value_array_2(ctx, v135);
                                                let v1018 = C::i64_from_iconst(ctx, v136.0);
                                                if let Some(v1019) = v1018 {
                                                    if v1019 == 1_i64 {
                                                        let v814 = constructor_put_in_xreg(ctx, v64.1);
                                                        let v925 = constructor_put_in_xreg(ctx, v136.1);
                                                        let v1079 = constructor_rv_binv(ctx, v814, v925);
                                                        let v1080 = constructor_output_xreg(ctx, v1079);
                                                        let v1081 = Some(v1080);
                                                        // Rule at src\isa\riscv64\lower.isle line 997.
                                                        return v1081;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                    let v94 = C::def_inst(ctx, v64.1);
                                    if let Some(v95) = v94 {
                                        let v96 = &C::inst_data_value(ctx, v95);
                                        if let &InstructionData::Binary {
                                            opcode: ref v116,
                                            args: ref v117,
                                        } = v96 {
                                            if let &Opcode::Ishl = v116 {
                                                let v118 = C::unpack_value_array_2(ctx, v117);
                                                let v1013 = C::i64_from_iconst(ctx, v118.0);
                                                if let Some(v1014) = v1013 {
                                                    if v1014 == 1_i64 {
                                                        let v67 = constructor_put_in_xreg(ctx, v64.0);
                                                        let v933 = constructor_put_in_xreg(ctx, v118.1);
                                                        let v1076 = constructor_rv_binv(ctx, v67, v933);
                                                        let v1077 = constructor_output_xreg(ctx, v1076);
                                                        let v1078 = Some(v1077);
                                                        // Rule at src\isa\riscv64\lower.isle line 994.
                                                        return v1078;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                                _ => {}
                            }
                        }
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v256 = constructor_replicated_imm5(ctx, v64.0);
                            if let Some(v257) = v256 {
                                let v237 = constructor_put_in_vreg(ctx, v64.1);
                                let v204 = &constructor_unmasked(ctx);
                                let v205 = C::vstate_from_type(ctx, v12);
                                let v1067 = constructor_rv_vxor_vi(ctx, v237, v257, v204, v205);
                                let v1068 = constructor_output_vreg(ctx, v1067);
                                let v1069 = Some(v1068);
                                // Rule at src\isa\riscv64\lower.isle line 981.
                                return v1069;
                            }
                            let v232 = constructor_replicated_imm5(ctx, v64.1);
                            if let Some(v233) = v232 {
                                let v202 = constructor_put_in_vreg(ctx, v64.0);
                                let v204 = &constructor_unmasked(ctx);
                                let v205 = C::vstate_from_type(ctx, v12);
                                let v1064 = constructor_rv_vxor_vi(ctx, v202, v233, v204, v205);
                                let v1065 = constructor_output_vreg(ctx, v1064);
                                let v1066 = Some(v1065);
                                // Rule at src\isa\riscv64\lower.isle line 977.
                                return v1066;
                            }
                            let v871 = C::ty_vector_not_float(ctx, v12);
                            if let Some(v872) = v871 {
                                let v106 = C::def_inst(ctx, v64.0);
                                if let Some(v107) = v106 {
                                    let v108 = &C::inst_data_value(ctx, v107);
                                    if let &InstructionData::Unary {
                                        opcode: ref v109,
                                        arg: v110,
                                    } = v108 {
                                        if let &Opcode::Splat = v109 {
                                            let v237 = constructor_put_in_vreg(ctx, v64.1);
                                            let v238 = constructor_put_in_xreg(ctx, v110);
                                            let v204 = &constructor_unmasked(ctx);
                                            let v205 = C::vstate_from_type(ctx, v12);
                                            let v1061 = constructor_rv_vxor_vx(ctx, v237, v238, v204, v205);
                                            let v1062 = constructor_output_vreg(ctx, v1061);
                                            let v1063 = Some(v1062);
                                            // Rule at src\isa\riscv64\lower.isle line 973.
                                            return v1063;
                                        }
                                    }
                                }
                                let v94 = C::def_inst(ctx, v64.1);
                                if let Some(v95) = v94 {
                                    let v96 = &C::inst_data_value(ctx, v95);
                                    if let &InstructionData::Unary {
                                        opcode: ref v97,
                                        arg: v98,
                                    } = v96 {
                                        if let &Opcode::Splat = v97 {
                                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                                            let v209 = constructor_put_in_xreg(ctx, v98);
                                            let v204 = &constructor_unmasked(ctx);
                                            let v205 = C::vstate_from_type(ctx, v12);
                                            let v1058 = constructor_rv_vxor_vx(ctx, v202, v209, v204, v205);
                                            let v1059 = constructor_output_vreg(ctx, v1058);
                                            let v1060 = Some(v1059);
                                            // Rule at src\isa\riscv64\lower.isle line 969.
                                            return v1060;
                                        }
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v203 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v1055 = constructor_rv_vxor_vv(ctx, v202, v203, v204, v205);
                            let v1056 = constructor_output_vreg(ctx, v1055);
                            let v1057 = Some(v1056);
                            // Rule at src\isa\riscv64\lower.isle line 966.
                            return v1057;
                        }
                        let v818 = C::ty_supported_float_size(ctx, v3);
                        if let Some(v819) = v818 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v821 = constructor_put_in_freg(ctx, v64.0);
                            let v822 = constructor_put_in_freg(ctx, v64.1);
                            let v1052 = constructor_lower_float_binary(ctx, &AluOPRRR::Xor, v821, v822, v819);
                            let v1053 = constructor_output_freg(ctx, v1052);
                            let v1054 = Some(v1053);
                            // Rule at src\isa\riscv64\lower.isle line 963.
                            return v1054;
                        }
                        let v794 = C::ty_reg_pair(ctx, v3);
                        if let Some(v795) = v794 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v176 = C::put_in_regs(ctx, v64.0);
                            let v496 = C::put_in_regs(ctx, v64.1);
                            let v1049 = constructor_lower_b128_binary(ctx, &AluOPRRR::Xor, v176, v496);
                            let v1050 = C::output(ctx, v1049);
                            let v1051 = Some(v1050);
                            // Rule at src\isa\riscv64\lower.isle line 960.
                            return v1051;
                        }
                        let v789 = C::fits_in_64(ctx, v3);
                        if let Some(v790) = v789 {
                            let v809 = C::ty_int(ctx, v790);
                            if let Some(v810) = v809 {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v86 = C::i64_from_iconst(ctx, v64.0);
                                if let Some(v87) = v86 {
                                    let v88 = C::imm12_from_i64(ctx, v87);
                                    if let Some(v89) = v88 {
                                        let v814 = constructor_put_in_xreg(ctx, v64.1);
                                        let v1045 = constructor_rv_xori(ctx, v814, v89);
                                        let v1046 = constructor_output_xreg(ctx, v1045);
                                        let v1047 = Some(v1046);
                                        // Rule at src\isa\riscv64\lower.isle line 957.
                                        return v1047;
                                    }
                                }
                                let v77 = C::i64_from_iconst(ctx, v64.1);
                                if let Some(v78) = v77 {
                                    let v79 = C::imm12_from_i64(ctx, v78);
                                    if let Some(v80) = v79 {
                                        let v67 = constructor_put_in_xreg(ctx, v64.0);
                                        let v1042 = constructor_rv_xori(ctx, v67, v80);
                                        let v1043 = constructor_output_xreg(ctx, v1042);
                                        let v1044 = Some(v1043);
                                        // Rule at src\isa\riscv64\lower.isle line 954.
                                        return v1044;
                                    }
                                }
                                let v67 = constructor_put_in_xreg(ctx, v64.0);
                                let v68 = constructor_put_in_xreg(ctx, v64.1);
                                let v1039 = constructor_rv_xor(ctx, v67, v68);
                                let v1040 = constructor_output_xreg(ctx, v1039);
                                let v1041 = Some(v1040);
                                // Rule at src\isa\riscv64\lower.isle line 950.
                                return v1041;
                            }
                        }
                    }
                }
                &Opcode::Rotl => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I32 => {
                                let v830 = C::has_zbb(ctx);
                                if v830 == true {
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v94 = C::def_inst(ctx, v64.1);
                                    if let Some(v95) = v94 {
                                        let v96 = &C::inst_data_value(ctx, v95);
                                        if let &InstructionData::UnaryImm {
                                            opcode: ref v706,
                                            imm: v707,
                                        } = v96 {
                                            if let &Opcode::Iconst = v706 {
                                                let v910 = C::u64_from_imm64(ctx, v707);
                                                let v1577 = C::u64_and(ctx, v910, 0x1f_u64);
                                                let v1578 = C::u64_wrapping_sub(ctx, 0x20_u64, v1577);
                                                let v1579 = C::imm12_from_u64(ctx, v1578);
                                                if let Some(v1580) = v1579 {
                                                    let v67 = constructor_put_in_xreg(ctx, v64.0);
                                                    let v1581 = constructor_rv_roriw(ctx, v67, v1580);
                                                    let v1582 = constructor_output_xreg(ctx, v1581);
                                                    let v1583 = Some(v1582);
                                                    // Rule at src\isa\riscv64\lower.isle line 1484.
                                                    return v1583;
                                                }
                                            }
                                        }
                                    }
                                    let v67 = constructor_put_in_xreg(ctx, v64.0);
                                    let v496 = C::put_in_regs(ctx, v64.1);
                                    let v1363 = C::value_regs_get(ctx, v496, 0x0_usize);
                                    let v1364 = C::xreg_new(ctx, v1363);
                                    let v1573 = constructor_rv_rolw(ctx, v67, v1364);
                                    let v1574 = constructor_output_xreg(ctx, v1573);
                                    let v1575 = Some(v1574);
                                    // Rule at src\isa\riscv64\lower.isle line 1480.
                                    return v1575;
                                }
                            }
                            I64 => {
                                let v830 = C::has_zbb(ctx);
                                if v830 == true {
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v94 = C::def_inst(ctx, v64.1);
                                    if let Some(v95) = v94 {
                                        let v96 = &C::inst_data_value(ctx, v95);
                                        if let &InstructionData::UnaryImm {
                                            opcode: ref v706,
                                            imm: v707,
                                        } = v96 {
                                            if let &Opcode::Iconst = v706 {
                                                let v910 = C::u64_from_imm64(ctx, v707);
                                                let v1587 = C::u64_and(ctx, v910, 0x3f_u64);
                                                let v1588 = C::u64_wrapping_sub(ctx, 0x40_u64, v1587);
                                                let v1589 = C::imm12_from_u64(ctx, v1588);
                                                if let Some(v1590) = v1589 {
                                                    let v67 = constructor_put_in_xreg(ctx, v64.0);
                                                    let v1591 = constructor_rv_rori(ctx, v67, v1590);
                                                    let v1592 = constructor_output_xreg(ctx, v1591);
                                                    let v1593 = Some(v1592);
                                                    // Rule at src\isa\riscv64\lower.isle line 1493.
                                                    return v1593;
                                                }
                                            }
                                        }
                                    }
                                    let v67 = constructor_put_in_xreg(ctx, v64.0);
                                    let v496 = C::put_in_regs(ctx, v64.1);
                                    let v1363 = C::value_regs_get(ctx, v496, 0x0_usize);
                                    let v1364 = C::xreg_new(ctx, v1363);
                                    let v1584 = constructor_rv_rol(ctx, v67, v1364);
                                    let v1585 = constructor_output_xreg(ctx, v1584);
                                    let v1586 = Some(v1585);
                                    // Rule at src\isa\riscv64\lower.isle line 1489.
                                    return v1586;
                                }
                            }
                            I128 => {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v850 = C::put_in_regs(ctx, v64.1);
                                let v851 = C::value_regs_get(ctx, v850, 0x0_usize);
                                let v852 = C::xreg_new(ctx, v851);
                                let v1396 = C::gen_shamt(ctx, I128, v852);
                                let v1397 = C::value_regs_get(ctx, v1396, 0x0_usize);
                                let v1398 = C::xreg_new(ctx, v1397);
                                let v1399 = C::value_regs_get(ctx, v1396, 0x1_usize);
                                let v1400 = C::xreg_new(ctx, v1399);
                                let v1401 = C::put_in_regs(ctx, v64.0);
                                let v1402 = C::value_regs_get(ctx, v1401, 0x0_usize);
                                let v1403 = C::xreg_new(ctx, v1402);
                                let v1404 = constructor_rv_sll(ctx, v1403, v1398);
                                let v1405 = C::put_in_regs(ctx, v64.0);
                                let v1594 = C::value_regs_get(ctx, v1405, 0x1_usize);
                                let v1595 = C::xreg_new(ctx, v1594);
                                let v1596 = constructor_rv_srl(ctx, v1595, v1400);
                                let v1409 = constructor_cmp_eqz(ctx, v1398);
                                let v1410 = C::zero_reg(ctx);
                                let v1597 = constructor_gen_select_xreg(ctx, v1409, v1410, v1596);
                                let v1598 = constructor_rv_or(ctx, v1404, v1597);
                                let v1599 = C::put_in_regs(ctx, v64.0);
                                let v1600 = C::value_regs_get(ctx, v1599, 0x1_usize);
                                let v1601 = C::xreg_new(ctx, v1600);
                                let v1602 = constructor_rv_sll(ctx, v1601, v1398);
                                let v1603 = C::put_in_regs(ctx, v64.0);
                                let v1604 = C::value_regs_get(ctx, v1603, 0x0_usize);
                                let v1605 = C::xreg_new(ctx, v1604);
                                let v1606 = constructor_rv_srl(ctx, v1605, v1400);
                                let v1607 = constructor_cmp_eqz(ctx, v1398);
                                let v1608 = C::zero_reg(ctx);
                                let v1609 = constructor_gen_select_xreg(ctx, v1607, v1608, v1606);
                                let v1610 = constructor_rv_or(ctx, v1602, v1609);
                                let v1611 = constructor_imm(ctx, I64, 0x40_u64);
                                let v1612 = C::xreg_new(ctx, v1611);
                                let v1613 = C::put_in_regs(ctx, v64.1);
                                let v1614 = C::value_regs_get(ctx, v1613, 0x0_usize);
                                let v1615 = C::xreg_new(ctx, v1614);
                                let v1424 = C::imm12_const(ctx, 127_i32);
                                let v1616 = constructor_rv_andi(ctx, v1615, v1424);
                                let v1617 = constructor_cmp_geu(ctx, v1616, v1612);
                                let v1618 = C::xreg_to_reg(ctx, v1610);
                                let v1619 = C::xreg_to_reg(ctx, v1598);
                                let v1620 = C::value_regs(ctx, v1618, v1619);
                                let v1621 = C::value_regs(ctx, v1619, v1618);
                                let v1622 = constructor_gen_select_regs(ctx, v1617, v1620, v1621);
                                let v1623 = C::output(ctx, v1622);
                                let v1624 = Some(v1623);
                                // Rule at src\isa\riscv64\lower.isle line 1498.
                                return v1624;
                            }
                            _ => {}
                        }
                        let v789 = C::fits_in_64(ctx, v3);
                        if let Some(v790) = v789 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v486 = constructor_zext(ctx, v64.0);
                            let v496 = C::put_in_regs(ctx, v64.1);
                            let v1363 = C::value_regs_get(ctx, v496, 0x0_usize);
                            let v1364 = C::xreg_new(ctx, v1363);
                            let v1554 = C::gen_shamt(ctx, v790, v1364);
                            let v1555 = C::value_regs_get(ctx, v1554, 0x0_usize);
                            let v1556 = C::xreg_new(ctx, v1555);
                            let v1557 = C::value_regs_get(ctx, v1554, 0x1_usize);
                            let v1558 = constructor_rv_sll(ctx, v486, v1556);
                            let v1560 = C::xreg_new(ctx, v1557);
                            let v1561 = constructor_rv_srl(ctx, v486, v1560);
                            let v1563 = constructor_cmp_eqz(ctx, v1556);
                            let v1564 = C::zero_reg(ctx);
                            let v1562 = C::xreg_to_reg(ctx, v1561);
                            let v1565 = C::xreg_new(ctx, v1562);
                            let v1566 = constructor_gen_select_xreg(ctx, v1563, v1564, v1565);
                            let v1559 = C::xreg_to_reg(ctx, v1558);
                            let v1568 = C::xreg_new(ctx, v1559);
                            let v1567 = C::xreg_to_reg(ctx, v1566);
                            let v1569 = C::xreg_new(ctx, v1567);
                            let v1570 = constructor_rv_or(ctx, v1568, v1569);
                            let v1571 = constructor_output_xreg(ctx, v1570);
                            let v1572 = Some(v1571);
                            // Rule at src\isa\riscv64\lower.isle line 1468.
                            return v1572;
                        }
                    }
                }
                &Opcode::Rotr => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        match v3 {
                            I32 => {
                                let v830 = C::has_zbb(ctx);
                                if v830 == true {
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v77 = C::i64_from_iconst(ctx, v64.1);
                                    if let Some(v78) = v77 {
                                        let v79 = C::imm12_from_i64(ctx, v78);
                                        if let Some(v80) = v79 {
                                            let v67 = constructor_put_in_xreg(ctx, v64.0);
                                            let v1635 = constructor_rv_roriw(ctx, v67, v80);
                                            let v1636 = constructor_output_xreg(ctx, v1635);
                                            let v1637 = Some(v1636);
                                            // Rule at src\isa\riscv64\lower.isle line 1540.
                                            return v1637;
                                        }
                                    }
                                    let v67 = constructor_put_in_xreg(ctx, v64.0);
                                    let v496 = C::put_in_regs(ctx, v64.1);
                                    let v1363 = C::value_regs_get(ctx, v496, 0x0_usize);
                                    let v1364 = C::xreg_new(ctx, v1363);
                                    let v1632 = constructor_rv_rorw(ctx, v67, v1364);
                                    let v1633 = constructor_output_xreg(ctx, v1632);
                                    let v1634 = Some(v1633);
                                    // Rule at src\isa\riscv64\lower.isle line 1536.
                                    return v1634;
                                }
                            }
                            I64 => {
                                let v830 = C::has_zbb(ctx);
                                if v830 == true {
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v77 = C::i64_from_iconst(ctx, v64.1);
                                    if let Some(v78) = v77 {
                                        let v79 = C::imm12_from_i64(ctx, v78);
                                        if let Some(v80) = v79 {
                                            let v67 = constructor_put_in_xreg(ctx, v64.0);
                                            let v1641 = constructor_rv_rori(ctx, v67, v80);
                                            let v1642 = constructor_output_xreg(ctx, v1641);
                                            let v1643 = Some(v1642);
                                            // Rule at src\isa\riscv64\lower.isle line 1548.
                                            return v1643;
                                        }
                                    }
                                    let v67 = constructor_put_in_xreg(ctx, v64.0);
                                    let v496 = C::put_in_regs(ctx, v64.1);
                                    let v1363 = C::value_regs_get(ctx, v496, 0x0_usize);
                                    let v1364 = C::xreg_new(ctx, v1363);
                                    let v1638 = constructor_rv_ror(ctx, v67, v1364);
                                    let v1639 = constructor_output_xreg(ctx, v1638);
                                    let v1640 = Some(v1639);
                                    // Rule at src\isa\riscv64\lower.isle line 1544.
                                    return v1640;
                                }
                            }
                            I128 => {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v850 = C::put_in_regs(ctx, v64.1);
                                let v851 = C::value_regs_get(ctx, v850, 0x0_usize);
                                let v852 = C::xreg_new(ctx, v851);
                                let v1396 = C::gen_shamt(ctx, I128, v852);
                                let v1397 = C::value_regs_get(ctx, v1396, 0x0_usize);
                                let v1398 = C::xreg_new(ctx, v1397);
                                let v1399 = C::value_regs_get(ctx, v1396, 0x1_usize);
                                let v1400 = C::xreg_new(ctx, v1399);
                                let v1401 = C::put_in_regs(ctx, v64.0);
                                let v1402 = C::value_regs_get(ctx, v1401, 0x0_usize);
                                let v1403 = C::xreg_new(ctx, v1402);
                                let v1644 = constructor_rv_srl(ctx, v1403, v1398);
                                let v1405 = C::put_in_regs(ctx, v64.0);
                                let v1594 = C::value_regs_get(ctx, v1405, 0x1_usize);
                                let v1595 = C::xreg_new(ctx, v1594);
                                let v1645 = constructor_rv_sll(ctx, v1595, v1400);
                                let v1409 = constructor_cmp_eqz(ctx, v1398);
                                let v1410 = C::zero_reg(ctx);
                                let v1646 = constructor_gen_select_xreg(ctx, v1409, v1410, v1645);
                                let v1647 = constructor_rv_or(ctx, v1644, v1646);
                                let v1599 = C::put_in_regs(ctx, v64.0);
                                let v1600 = C::value_regs_get(ctx, v1599, 0x1_usize);
                                let v1601 = C::xreg_new(ctx, v1600);
                                let v1648 = constructor_rv_srl(ctx, v1601, v1398);
                                let v1603 = C::put_in_regs(ctx, v64.0);
                                let v1604 = C::value_regs_get(ctx, v1603, 0x0_usize);
                                let v1605 = C::xreg_new(ctx, v1604);
                                let v1649 = constructor_rv_sll(ctx, v1605, v1400);
                                let v1607 = constructor_cmp_eqz(ctx, v1398);
                                let v1608 = C::zero_reg(ctx);
                                let v1650 = constructor_gen_select_xreg(ctx, v1607, v1608, v1649);
                                let v1651 = constructor_rv_or(ctx, v1648, v1650);
                                let v1611 = constructor_imm(ctx, I64, 0x40_u64);
                                let v1612 = C::xreg_new(ctx, v1611);
                                let v1613 = C::put_in_regs(ctx, v64.1);
                                let v1614 = C::value_regs_get(ctx, v1613, 0x0_usize);
                                let v1615 = C::xreg_new(ctx, v1614);
                                let v1424 = C::imm12_const(ctx, 127_i32);
                                let v1616 = constructor_rv_andi(ctx, v1615, v1424);
                                let v1617 = constructor_cmp_geu(ctx, v1616, v1612);
                                let v1652 = C::xreg_to_reg(ctx, v1651);
                                let v1653 = C::xreg_to_reg(ctx, v1647);
                                let v1654 = C::value_regs(ctx, v1652, v1653);
                                let v1655 = C::value_regs(ctx, v1653, v1652);
                                let v1656 = constructor_gen_select_regs(ctx, v1617, v1654, v1655);
                                let v1657 = C::output(ctx, v1656);
                                let v1658 = Some(v1657);
                                // Rule at src\isa\riscv64\lower.isle line 1552.
                                return v1658;
                            }
                            _ => {}
                        }
                        let v789 = C::fits_in_64(ctx, v3);
                        if let Some(v790) = v789 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v486 = constructor_zext(ctx, v64.0);
                            let v496 = C::put_in_regs(ctx, v64.1);
                            let v1363 = C::value_regs_get(ctx, v496, 0x0_usize);
                            let v1364 = C::xreg_new(ctx, v1363);
                            let v1554 = C::gen_shamt(ctx, v790, v1364);
                            let v1555 = C::value_regs_get(ctx, v1554, 0x0_usize);
                            let v1556 = C::xreg_new(ctx, v1555);
                            let v1557 = C::value_regs_get(ctx, v1554, 0x1_usize);
                            let v1625 = C::xreg_new(ctx, v1557);
                            let v1626 = constructor_rv_srl(ctx, v486, v1556);
                            let v1627 = constructor_rv_sll(ctx, v486, v1625);
                            let v1563 = constructor_cmp_eqz(ctx, v1556);
                            let v1564 = C::zero_reg(ctx);
                            let v1628 = constructor_gen_select_xreg(ctx, v1563, v1564, v1627);
                            let v1629 = constructor_rv_or(ctx, v1626, v1628);
                            let v1630 = constructor_output_xreg(ctx, v1629);
                            let v1631 = Some(v1630);
                            // Rule at src\isa\riscv64\lower.isle line 1524.
                            return v1631;
                        }
                    }
                }
                &Opcode::Ishl => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v1377 = C::maybe_uextend(ctx, v64.1);
                            if let Some(v1378) = v1377 {
                                let v1439 = C::def_inst(ctx, v1378);
                                if let Some(v1440) = v1439 {
                                    let v1441 = &C::inst_data_value(ctx, v1440);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v1442,
                                        imm: v1443,
                                    } = v1441 {
                                        if let &Opcode::Iconst = v1442 {
                                            let v1444 = C::u64_from_imm64(ctx, v1443);
                                            let v1445 = C::uimm5_from_u64(ctx, v1444);
                                            if let Some(v1446) = v1445 {
                                                let v202 = constructor_put_in_vreg(ctx, v64.0);
                                                let v204 = &constructor_unmasked(ctx);
                                                let v205 = C::vstate_from_type(ctx, v12);
                                                let v1447 = constructor_rv_vsll_vi(ctx, v202, v1446, v204, v205);
                                                let v1448 = constructor_output_vreg(ctx, v1447);
                                                let v1449 = Some(v1448);
                                                // Rule at src\isa\riscv64\lower.isle line 1347.
                                                return v1449;
                                            }
                                        }
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v496 = C::put_in_regs(ctx, v64.1);
                            let v1363 = C::value_regs_get(ctx, v496, 0x0_usize);
                            let v1364 = C::xreg_new(ctx, v1363);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v1436 = constructor_rv_vsll_vx(ctx, v202, v1364, v204, v205);
                            let v1437 = constructor_output_vreg(ctx, v1436);
                            let v1438 = Some(v1437);
                            // Rule at src\isa\riscv64\lower.isle line 1344.
                            return v1438;
                        }
                        match v3 {
                            I64 => {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v1377 = C::maybe_uextend(ctx, v64.1);
                                if let Some(v1378) = v1377 {
                                    let v1379 = C::i64_from_iconst(ctx, v1378);
                                    if let Some(v1380) = v1379 {
                                        let v1381 = C::imm12_from_i64(ctx, v1380);
                                        if let Some(v1382) = v1381 {
                                            let v100 = C::has_zba(ctx);
                                            if v100 == true {
                                                let v106 = C::def_inst(ctx, v64.0);
                                                if let Some(v107) = v106 {
                                                    let v108 = &C::inst_data_value(ctx, v107);
                                                    if let &InstructionData::Unary {
                                                        opcode: ref v109,
                                                        arg: v110,
                                                    } = v108 {
                                                        if let &Opcode::Uextend = v109 {
                                                            let v111 = C::value_type(ctx, v110);
                                                            if v111 == I32 {
                                                                let v112 = constructor_put_in_xreg(ctx, v110);
                                                                let v1393 = constructor_rv_slliuw(ctx, v112, v1382);
                                                                let v1394 = constructor_output_xreg(ctx, v1393);
                                                                let v1395 = Some(v1394);
                                                                // Rule at src\isa\riscv64\lower.isle line 1316.
                                                                return v1395;
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                            let v67 = constructor_put_in_xreg(ctx, v64.0);
                                            let v1388 = constructor_ty_shift_mask(ctx, v3);
                                            let v1389 = C::imm12_and(ctx, v1382, v1388);
                                            let v1390 = constructor_rv_slli(ctx, v67, v1389);
                                            let v1391 = constructor_output_xreg(ctx, v1390);
                                            let v1392 = Some(v1391);
                                            // Rule at src\isa\riscv64\lower.isle line 1312.
                                            return v1392;
                                        }
                                    }
                                }
                            }
                            I128 => {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v850 = C::put_in_regs(ctx, v64.1);
                                let v851 = C::value_regs_get(ctx, v850, 0x0_usize);
                                let v852 = C::xreg_new(ctx, v851);
                                let v1396 = C::gen_shamt(ctx, I128, v852);
                                let v1397 = C::value_regs_get(ctx, v1396, 0x0_usize);
                                let v1398 = C::xreg_new(ctx, v1397);
                                let v1399 = C::value_regs_get(ctx, v1396, 0x1_usize);
                                let v1400 = C::xreg_new(ctx, v1399);
                                let v1401 = C::put_in_regs(ctx, v64.0);
                                let v1402 = C::value_regs_get(ctx, v1401, 0x0_usize);
                                let v1403 = C::xreg_new(ctx, v1402);
                                let v1404 = constructor_rv_sll(ctx, v1403, v1398);
                                let v1405 = C::put_in_regs(ctx, v64.0);
                                let v1406 = C::value_regs_get(ctx, v1405, 0x0_usize);
                                let v1407 = C::xreg_new(ctx, v1406);
                                let v1408 = constructor_rv_srl(ctx, v1407, v1400);
                                let v1409 = constructor_cmp_eqz(ctx, v1398);
                                let v1410 = C::zero_reg(ctx);
                                let v1411 = constructor_gen_select_xreg(ctx, v1409, v1410, v1408);
                                let v1412 = C::put_in_regs(ctx, v64.0);
                                let v1413 = C::value_regs_get(ctx, v1412, 0x1_usize);
                                let v1414 = C::xreg_new(ctx, v1413);
                                let v1415 = constructor_rv_sll(ctx, v1414, v1398);
                                let v1416 = constructor_rv_or(ctx, v1411, v1415);
                                let v1418 = constructor_imm(ctx, I64, 0x40_u64);
                                let v1419 = C::xreg_new(ctx, v1418);
                                let v1420 = C::put_in_regs(ctx, v64.1);
                                let v1421 = C::value_regs_get(ctx, v1420, 0x0_usize);
                                let v1422 = C::xreg_new(ctx, v1421);
                                let v1424 = C::imm12_const(ctx, 127_i32);
                                let v1425 = constructor_rv_andi(ctx, v1422, v1424);
                                let v1426 = constructor_cmp_geu(ctx, v1425, v1419);
                                let v1427 = C::zero_reg(ctx);
                                let v1428 = C::xreg_to_reg(ctx, v1427);
                                let v1429 = C::xreg_to_reg(ctx, v1404);
                                let v1430 = C::value_regs(ctx, v1428, v1429);
                                let v1431 = C::xreg_to_reg(ctx, v1416);
                                let v1432 = C::value_regs(ctx, v1429, v1431);
                                let v1433 = constructor_gen_select_regs(ctx, v1426, v1430, v1432);
                                let v1434 = C::output(ctx, v1433);
                                let v1435 = Some(v1434);
                                // Rule at src\isa\riscv64\lower.isle line 1321.
                                return v1435;
                            }
                            _ => {}
                        }
                        let v1375 = C::int_fits_in_32(ctx, v3);
                        if let Some(v1376) = v1375 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v1377 = C::maybe_uextend(ctx, v64.1);
                            if let Some(v1378) = v1377 {
                                let v1379 = C::i64_from_iconst(ctx, v1378);
                                if let Some(v1380) = v1379 {
                                    let v1381 = C::imm12_from_i64(ctx, v1380);
                                    if let Some(v1382) = v1381 {
                                        let v67 = constructor_put_in_xreg(ctx, v64.0);
                                        let v1383 = constructor_ty_shift_mask(ctx, v1376);
                                        let v1384 = C::imm12_and(ctx, v1382, v1383);
                                        let v1385 = constructor_rv_slliw(ctx, v67, v1384);
                                        let v1386 = constructor_output_xreg(ctx, v1385);
                                        let v1387 = Some(v1386);
                                        // Rule at src\isa\riscv64\lower.isle line 1307.
                                        return v1387;
                                    }
                                }
                            }
                        }
                        match v3 {
                            I32 => {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v67 = constructor_put_in_xreg(ctx, v64.0);
                                let v496 = C::put_in_regs(ctx, v64.1);
                                let v1363 = C::value_regs_get(ctx, v496, 0x0_usize);
                                let v1364 = C::xreg_new(ctx, v1363);
                                let v1369 = constructor_rv_sllw(ctx, v67, v1364);
                                let v1370 = constructor_output_xreg(ctx, v1369);
                                let v1371 = Some(v1370);
                                // Rule at src\isa\riscv64\lower.isle line 1299.
                                return v1371;
                            }
                            I64 => {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v67 = constructor_put_in_xreg(ctx, v64.0);
                                let v496 = C::put_in_regs(ctx, v64.1);
                                let v1363 = C::value_regs_get(ctx, v496, 0x0_usize);
                                let v1364 = C::xreg_new(ctx, v1363);
                                let v1372 = constructor_rv_sll(ctx, v67, v1364);
                                let v1373 = constructor_output_xreg(ctx, v1372);
                                let v1374 = Some(v1373);
                                // Rule at src\isa\riscv64\lower.isle line 1303.
                                return v1374;
                            }
                            _ => {}
                        }
                        let v606 = C::ty_int(ctx, v3);
                        if let Some(v607) = v606 {
                            let v1358 = C::ty_8_or_16(ctx, v607);
                            if let Some(v1359) = v1358 {
                                let v1360 = constructor_ty_shift_mask(ctx, v1359);
                                let v1361 = constructor_u64_to_imm12(ctx, v1360);
                                if let Some(v1362) = v1361 {
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v67 = constructor_put_in_xreg(ctx, v64.0);
                                    let v496 = C::put_in_regs(ctx, v64.1);
                                    let v1363 = C::value_regs_get(ctx, v496, 0x0_usize);
                                    let v1364 = C::xreg_new(ctx, v1363);
                                    let v1365 = constructor_rv_andi(ctx, v1364, v1362);
                                    let v1366 = constructor_rv_sllw(ctx, v67, v1365);
                                    let v1367 = constructor_output_xreg(ctx, v1366);
                                    let v1368 = Some(v1367);
                                    // Rule at src\isa\riscv64\lower.isle line 1294.
                                    return v1368;
                                }
                            }
                        }
                    }
                }
                &Opcode::Ushr => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v1377 = C::maybe_uextend(ctx, v64.1);
                            if let Some(v1378) = v1377 {
                                let v1439 = C::def_inst(ctx, v1378);
                                if let Some(v1440) = v1439 {
                                    let v1441 = &C::inst_data_value(ctx, v1440);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v1442,
                                        imm: v1443,
                                    } = v1441 {
                                        if let &Opcode::Iconst = v1442 {
                                            let v1444 = C::u64_from_imm64(ctx, v1443);
                                            let v1445 = C::uimm5_from_u64(ctx, v1444);
                                            if let Some(v1446) = v1445 {
                                                let v202 = constructor_put_in_vreg(ctx, v64.0);
                                                let v204 = &constructor_unmasked(ctx);
                                                let v205 = C::vstate_from_type(ctx, v12);
                                                let v1502 = constructor_rv_vsrl_vi(ctx, v202, v1446, v204, v205);
                                                let v1503 = constructor_output_vreg(ctx, v1502);
                                                let v1504 = Some(v1503);
                                                // Rule at src\isa\riscv64\lower.isle line 1402.
                                                return v1504;
                                            }
                                        }
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v496 = C::put_in_regs(ctx, v64.1);
                            let v1363 = C::value_regs_get(ctx, v496, 0x0_usize);
                            let v1364 = C::xreg_new(ctx, v1363);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v1499 = constructor_rv_vsrl_vx(ctx, v202, v1364, v204, v205);
                            let v1500 = constructor_output_vreg(ctx, v1499);
                            let v1501 = Some(v1500);
                            // Rule at src\isa\riscv64\lower.isle line 1399.
                            return v1501;
                        }
                        match v3 {
                            I32 => {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v1377 = C::maybe_uextend(ctx, v64.1);
                                if let Some(v1378) = v1377 {
                                    let v1379 = C::i64_from_iconst(ctx, v1378);
                                    if let Some(v1380) = v1379 {
                                        let v1381 = C::imm12_from_i64(ctx, v1380);
                                        if let Some(v1382) = v1381 {
                                            let v67 = constructor_put_in_xreg(ctx, v64.0);
                                            let v1469 = constructor_rv_srliw(ctx, v67, v1382);
                                            let v1470 = constructor_output_xreg(ctx, v1469);
                                            let v1471 = Some(v1470);
                                            // Rule at src\isa\riscv64\lower.isle line 1370.
                                            return v1471;
                                        }
                                    }
                                }
                            }
                            I64 => {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v1377 = C::maybe_uextend(ctx, v64.1);
                                if let Some(v1378) = v1377 {
                                    let v1379 = C::i64_from_iconst(ctx, v1378);
                                    if let Some(v1380) = v1379 {
                                        let v1381 = C::imm12_from_i64(ctx, v1380);
                                        if let Some(v1382) = v1381 {
                                            let v67 = constructor_put_in_xreg(ctx, v64.0);
                                            let v1472 = constructor_rv_srli(ctx, v67, v1382);
                                            let v1473 = constructor_output_xreg(ctx, v1472);
                                            let v1474 = Some(v1473);
                                            // Rule at src\isa\riscv64\lower.isle line 1373.
                                            return v1474;
                                        }
                                    }
                                }
                            }
                            I128 => {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v850 = C::put_in_regs(ctx, v64.1);
                                let v851 = C::value_regs_get(ctx, v850, 0x0_usize);
                                let v852 = C::xreg_new(ctx, v851);
                                let v1396 = C::gen_shamt(ctx, I128, v852);
                                let v1397 = C::value_regs_get(ctx, v1396, 0x0_usize);
                                let v1398 = C::xreg_new(ctx, v1397);
                                let v1399 = C::value_regs_get(ctx, v1396, 0x1_usize);
                                let v1400 = C::xreg_new(ctx, v1399);
                                let v1401 = C::put_in_regs(ctx, v64.0);
                                let v1475 = C::value_regs_get(ctx, v1401, 0x1_usize);
                                let v1476 = C::xreg_new(ctx, v1475);
                                let v1477 = constructor_rv_sll(ctx, v1476, v1400);
                                let v1478 = constructor_cmp_eqz(ctx, v1398);
                                let v634 = C::zero_reg(ctx);
                                let v1479 = constructor_gen_select_xreg(ctx, v1478, v634, v1477);
                                let v1480 = C::put_in_regs(ctx, v64.0);
                                let v1481 = C::value_regs_get(ctx, v1480, 0x0_usize);
                                let v1482 = C::xreg_new(ctx, v1481);
                                let v1483 = constructor_rv_srl(ctx, v1482, v1398);
                                let v1484 = constructor_rv_or(ctx, v1479, v1483);
                                let v1485 = constructor_imm(ctx, I64, 0x40_u64);
                                let v1486 = C::xreg_new(ctx, v1485);
                                let v1487 = C::put_in_regs(ctx, v64.0);
                                let v1488 = C::value_regs_get(ctx, v1487, 0x1_usize);
                                let v1489 = C::xreg_new(ctx, v1488);
                                let v1490 = constructor_rv_srl(ctx, v1489, v1398);
                                let v1420 = C::put_in_regs(ctx, v64.1);
                                let v1421 = C::value_regs_get(ctx, v1420, 0x0_usize);
                                let v1422 = C::xreg_new(ctx, v1421);
                                let v1424 = C::imm12_const(ctx, 127_i32);
                                let v1425 = constructor_rv_andi(ctx, v1422, v1424);
                                let v1491 = constructor_cmp_geu(ctx, v1425, v1486);
                                let v1427 = C::zero_reg(ctx);
                                let v1492 = C::xreg_to_reg(ctx, v1490);
                                let v1428 = C::xreg_to_reg(ctx, v1427);
                                let v1493 = C::value_regs(ctx, v1492, v1428);
                                let v1494 = C::xreg_to_reg(ctx, v1484);
                                let v1495 = C::value_regs(ctx, v1494, v1492);
                                let v1496 = constructor_gen_select_regs(ctx, v1491, v1493, v1495);
                                let v1497 = C::output(ctx, v1496);
                                let v1498 = Some(v1497);
                                // Rule at src\isa\riscv64\lower.isle line 1376.
                                return v1498;
                            }
                            _ => {}
                        }
                        let v606 = C::ty_int(ctx, v3);
                        if let Some(v607) = v606 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v1377 = C::maybe_uextend(ctx, v64.1);
                            if let Some(v1378) = v1377 {
                                let v1379 = C::i64_from_iconst(ctx, v1378);
                                if let Some(v1380) = v1379 {
                                    let v1381 = C::imm12_from_i64(ctx, v1380);
                                    if let Some(v1382) = v1381 {
                                        let v1450 = C::fits_in_16(ctx, v607);
                                        if let Some(v1451) = v1450 {
                                            let v486 = constructor_zext(ctx, v64.0);
                                            let v1452 = constructor_ty_shift_mask(ctx, v1451);
                                            let v1465 = C::imm12_and(ctx, v1382, v1452);
                                            let v1466 = constructor_rv_srliw(ctx, v486, v1465);
                                            let v1467 = constructor_output_xreg(ctx, v1466);
                                            let v1468 = Some(v1467);
                                            // Rule at src\isa\riscv64\lower.isle line 1367.
                                            return v1468;
                                        }
                                    }
                                }
                            }
                        }
                        match v3 {
                            I32 => {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v67 = constructor_put_in_xreg(ctx, v64.0);
                                let v496 = C::put_in_regs(ctx, v64.1);
                                let v1363 = C::value_regs_get(ctx, v496, 0x0_usize);
                                let v1364 = C::xreg_new(ctx, v1363);
                                let v1459 = constructor_rv_srlw(ctx, v67, v1364);
                                let v1460 = constructor_output_xreg(ctx, v1459);
                                let v1461 = Some(v1460);
                                // Rule at src\isa\riscv64\lower.isle line 1359.
                                return v1461;
                            }
                            I64 => {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v67 = constructor_put_in_xreg(ctx, v64.0);
                                let v496 = C::put_in_regs(ctx, v64.1);
                                let v1363 = C::value_regs_get(ctx, v496, 0x0_usize);
                                let v1364 = C::xreg_new(ctx, v1363);
                                let v1462 = constructor_rv_srl(ctx, v67, v1364);
                                let v1463 = constructor_output_xreg(ctx, v1462);
                                let v1464 = Some(v1463);
                                // Rule at src\isa\riscv64\lower.isle line 1363.
                                return v1464;
                            }
                            _ => {}
                        }
                        if let Some(v607) = v606 {
                            let v1450 = C::fits_in_16(ctx, v607);
                            if let Some(v1451) = v1450 {
                                let v1452 = constructor_ty_shift_mask(ctx, v1451);
                                let v1453 = constructor_u64_to_imm12(ctx, v1452);
                                if let Some(v1454) = v1453 {
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v486 = constructor_zext(ctx, v64.0);
                                    let v496 = C::put_in_regs(ctx, v64.1);
                                    let v1363 = C::value_regs_get(ctx, v496, 0x0_usize);
                                    let v1364 = C::xreg_new(ctx, v1363);
                                    let v1455 = constructor_rv_andi(ctx, v1364, v1454);
                                    let v1456 = constructor_rv_srlw(ctx, v486, v1455);
                                    let v1457 = constructor_output_xreg(ctx, v1456);
                                    let v1458 = Some(v1457);
                                    // Rule at src\isa\riscv64\lower.isle line 1354.
                                    return v1458;
                                }
                            }
                        }
                    }
                }
                &Opcode::Sshr => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v1377 = C::maybe_uextend(ctx, v64.1);
                            if let Some(v1378) = v1377 {
                                let v1439 = C::def_inst(ctx, v1378);
                                if let Some(v1440) = v1439 {
                                    let v1441 = &C::inst_data_value(ctx, v1440);
                                    if let &InstructionData::UnaryImm {
                                        opcode: ref v1442,
                                        imm: v1443,
                                    } = v1441 {
                                        if let &Opcode::Iconst = v1442 {
                                            let v1444 = C::u64_from_imm64(ctx, v1443);
                                            let v1445 = C::uimm5_from_u64(ctx, v1444);
                                            if let Some(v1446) = v1445 {
                                                let v202 = constructor_put_in_vreg(ctx, v64.0);
                                                let v204 = &constructor_unmasked(ctx);
                                                let v205 = C::vstate_from_type(ctx, v12);
                                                let v1551 = constructor_rv_vsra_vi(ctx, v202, v1446, v204, v205);
                                                let v1552 = constructor_output_vreg(ctx, v1551);
                                                let v1553 = Some(v1552);
                                                // Rule at src\isa\riscv64\lower.isle line 1462.
                                                return v1553;
                                            }
                                        }
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v496 = C::put_in_regs(ctx, v64.1);
                            let v1363 = C::value_regs_get(ctx, v496, 0x0_usize);
                            let v1364 = C::xreg_new(ctx, v1363);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v1548 = constructor_rv_vsra_vx(ctx, v202, v1364, v204, v205);
                            let v1549 = constructor_output_vreg(ctx, v1548);
                            let v1550 = Some(v1549);
                            // Rule at src\isa\riscv64\lower.isle line 1459.
                            return v1550;
                        }
                        match v3 {
                            I32 => {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v1377 = C::maybe_uextend(ctx, v64.1);
                                if let Some(v1378) = v1377 {
                                    let v1379 = C::i64_from_iconst(ctx, v1378);
                                    if let Some(v1380) = v1379 {
                                        let v1381 = C::imm12_from_i64(ctx, v1380);
                                        if let Some(v1382) = v1381 {
                                            let v67 = constructor_put_in_xreg(ctx, v64.0);
                                            let v1517 = constructor_rv_sraiw(ctx, v67, v1382);
                                            let v1518 = constructor_output_xreg(ctx, v1517);
                                            let v1519 = Some(v1518);
                                            // Rule at src\isa\riscv64\lower.isle line 1425.
                                            return v1519;
                                        }
                                    }
                                }
                            }
                            I64 => {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v1377 = C::maybe_uextend(ctx, v64.1);
                                if let Some(v1378) = v1377 {
                                    let v1379 = C::i64_from_iconst(ctx, v1378);
                                    if let Some(v1380) = v1379 {
                                        let v1381 = C::imm12_from_i64(ctx, v1380);
                                        if let Some(v1382) = v1381 {
                                            let v67 = constructor_put_in_xreg(ctx, v64.0);
                                            let v1520 = constructor_rv_srai(ctx, v67, v1382);
                                            let v1521 = constructor_output_xreg(ctx, v1520);
                                            let v1522 = Some(v1521);
                                            // Rule at src\isa\riscv64\lower.isle line 1428.
                                            return v1522;
                                        }
                                    }
                                }
                            }
                            I128 => {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v850 = C::put_in_regs(ctx, v64.1);
                                let v851 = C::value_regs_get(ctx, v850, 0x0_usize);
                                let v852 = C::xreg_new(ctx, v851);
                                let v1396 = C::gen_shamt(ctx, I128, v852);
                                let v1397 = C::value_regs_get(ctx, v1396, 0x0_usize);
                                let v1398 = C::xreg_new(ctx, v1397);
                                let v1399 = C::value_regs_get(ctx, v1396, 0x1_usize);
                                let v1400 = C::xreg_new(ctx, v1399);
                                let v1401 = C::put_in_regs(ctx, v64.0);
                                let v1475 = C::value_regs_get(ctx, v1401, 0x1_usize);
                                let v1476 = C::xreg_new(ctx, v1475);
                                let v1477 = constructor_rv_sll(ctx, v1476, v1400);
                                let v1478 = constructor_cmp_eqz(ctx, v1398);
                                let v634 = C::zero_reg(ctx);
                                let v1479 = constructor_gen_select_xreg(ctx, v1478, v634, v1477);
                                let v1480 = C::put_in_regs(ctx, v64.0);
                                let v1481 = C::value_regs_get(ctx, v1480, 0x0_usize);
                                let v1482 = C::xreg_new(ctx, v1481);
                                let v1483 = constructor_rv_srl(ctx, v1482, v1398);
                                let v1484 = constructor_rv_or(ctx, v1479, v1483);
                                let v1485 = constructor_imm(ctx, I64, 0x40_u64);
                                let v1486 = C::xreg_new(ctx, v1485);
                                let v1487 = C::put_in_regs(ctx, v64.0);
                                let v1488 = C::value_regs_get(ctx, v1487, 0x1_usize);
                                let v1489 = C::xreg_new(ctx, v1488);
                                let v1523 = constructor_rv_sra(ctx, v1489, v1398);
                                let v1525 = C::i64_cast_unsigned(ctx, -1_i64);
                                let v1526 = constructor_imm(ctx, I64, v1525);
                                let v1527 = C::xreg_new(ctx, v1526);
                                let v1528 = C::put_in_regs(ctx, v64.0);
                                let v1529 = C::value_regs_get(ctx, v1528, 0x1_usize);
                                let v1530 = C::xreg_new(ctx, v1529);
                                let v1531 = constructor_cmp_ltz(ctx, v1530);
                                let v1532 = C::zero_reg(ctx);
                                let v1533 = constructor_gen_select_xreg(ctx, v1531, v1527, v1532);
                                let v1534 = constructor_imm(ctx, I64, 0x40_u64);
                                let v1535 = C::xreg_new(ctx, v1534);
                                let v1536 = C::put_in_regs(ctx, v64.1);
                                let v1537 = C::value_regs_get(ctx, v1536, 0x0_usize);
                                let v1538 = C::xreg_new(ctx, v1537);
                                let v1424 = C::imm12_const(ctx, 127_i32);
                                let v1539 = constructor_rv_andi(ctx, v1538, v1424);
                                let v1540 = constructor_cmp_geu(ctx, v1539, v1535);
                                let v1541 = C::xreg_to_reg(ctx, v1523);
                                let v1542 = C::xreg_to_reg(ctx, v1533);
                                let v1543 = C::value_regs(ctx, v1541, v1542);
                                let v1494 = C::xreg_to_reg(ctx, v1484);
                                let v1544 = C::value_regs(ctx, v1494, v1541);
                                let v1545 = constructor_gen_select_regs(ctx, v1540, v1543, v1544);
                                let v1546 = C::output(ctx, v1545);
                                let v1547 = Some(v1546);
                                // Rule at src\isa\riscv64\lower.isle line 1431.
                                return v1547;
                            }
                            _ => {}
                        }
                        let v606 = C::ty_int(ctx, v3);
                        if let Some(v607) = v606 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v1377 = C::maybe_uextend(ctx, v64.1);
                            if let Some(v1378) = v1377 {
                                let v1379 = C::i64_from_iconst(ctx, v1378);
                                if let Some(v1380) = v1379 {
                                    let v1381 = C::imm12_from_i64(ctx, v1380);
                                    if let Some(v1382) = v1381 {
                                        let v1450 = C::fits_in_16(ctx, v607);
                                        if let Some(v1451) = v1450 {
                                            let v668 = constructor_sext(ctx, v64.0);
                                            let v1452 = constructor_ty_shift_mask(ctx, v1451);
                                            let v1465 = C::imm12_and(ctx, v1382, v1452);
                                            let v1514 = constructor_rv_sraiw(ctx, v668, v1465);
                                            let v1515 = constructor_output_xreg(ctx, v1514);
                                            let v1516 = Some(v1515);
                                            // Rule at src\isa\riscv64\lower.isle line 1422.
                                            return v1516;
                                        }
                                    }
                                }
                            }
                        }
                        match v3 {
                            I32 => {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v67 = constructor_put_in_xreg(ctx, v64.0);
                                let v496 = C::put_in_regs(ctx, v64.1);
                                let v1363 = C::value_regs_get(ctx, v496, 0x0_usize);
                                let v1364 = C::xreg_new(ctx, v1363);
                                let v1508 = constructor_rv_sraw(ctx, v67, v1364);
                                let v1509 = constructor_output_xreg(ctx, v1508);
                                let v1510 = Some(v1509);
                                // Rule at src\isa\riscv64\lower.isle line 1414.
                                return v1510;
                            }
                            I64 => {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v67 = constructor_put_in_xreg(ctx, v64.0);
                                let v496 = C::put_in_regs(ctx, v64.1);
                                let v1363 = C::value_regs_get(ctx, v496, 0x0_usize);
                                let v1364 = C::xreg_new(ctx, v1363);
                                let v1511 = constructor_rv_sra(ctx, v67, v1364);
                                let v1512 = constructor_output_xreg(ctx, v1511);
                                let v1513 = Some(v1512);
                                // Rule at src\isa\riscv64\lower.isle line 1418.
                                return v1513;
                            }
                            _ => {}
                        }
                        if let Some(v607) = v606 {
                            let v1450 = C::fits_in_16(ctx, v607);
                            if let Some(v1451) = v1450 {
                                let v1452 = constructor_ty_shift_mask(ctx, v1451);
                                let v1453 = constructor_u64_to_imm12(ctx, v1452);
                                if let Some(v1454) = v1453 {
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v668 = constructor_sext(ctx, v64.0);
                                    let v496 = C::put_in_regs(ctx, v64.1);
                                    let v1363 = C::value_regs_get(ctx, v496, 0x0_usize);
                                    let v1364 = C::xreg_new(ctx, v1363);
                                    let v1455 = constructor_rv_andi(ctx, v1364, v1454);
                                    let v1505 = constructor_rv_sraw(ctx, v668, v1455);
                                    let v1506 = constructor_output_xreg(ctx, v1505);
                                    let v1507 = Some(v1506);
                                    // Rule at src\isa\riscv64\lower.isle line 1409.
                                    return v1507;
                                }
                            }
                        }
                    }
                }
                &Opcode::Fadd => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v106 = C::def_inst(ctx, v64.0);
                            if let Some(v107) = v106 {
                                let v108 = &C::inst_data_value(ctx, v107);
                                if let &InstructionData::Unary {
                                    opcode: ref v109,
                                    arg: v110,
                                } = v108 {
                                    if let &Opcode::Splat = v109 {
                                        let v237 = constructor_put_in_vreg(ctx, v64.1);
                                        let v1837 = constructor_put_in_freg(ctx, v110);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v1838 = constructor_rv_vfadd_vf(ctx, v237, v1837, v204, v205);
                                        let v1839 = constructor_output_vreg(ctx, v1838);
                                        let v1840 = Some(v1839);
                                        // Rule at src\isa\riscv64\lower.isle line 1803.
                                        return v1840;
                                    }
                                }
                            }
                            let v94 = C::def_inst(ctx, v64.1);
                            if let Some(v95) = v94 {
                                let v96 = &C::inst_data_value(ctx, v95);
                                if let &InstructionData::Unary {
                                    opcode: ref v97,
                                    arg: v98,
                                } = v96 {
                                    if let &Opcode::Splat = v97 {
                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                        let v1679 = constructor_put_in_freg(ctx, v98);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v1834 = constructor_rv_vfadd_vf(ctx, v202, v1679, v204, v205);
                                        let v1835 = constructor_output_vreg(ctx, v1834);
                                        let v1836 = Some(v1835);
                                        // Rule at src\isa\riscv64\lower.isle line 1800.
                                        return v1836;
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v203 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v1831 = constructor_rv_vfadd_vv(ctx, v202, v203, v204, v205);
                            let v1832 = constructor_output_vreg(ctx, v1831);
                            let v1833 = Some(v1832);
                            // Rule at src\isa\riscv64\lower.isle line 1797.
                            return v1833;
                        }
                        let v1659 = C::ty_supported_float_full(ctx, v3);
                        if let Some(v1660) = v1659 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v821 = constructor_put_in_freg(ctx, v64.0);
                            let v822 = constructor_put_in_freg(ctx, v64.1);
                            let v1828 = constructor_rv_fadd(ctx, v1660, &FRM::RNE, v821, v822);
                            let v1829 = constructor_output_freg(ctx, v1828);
                            let v1830 = Some(v1829);
                            // Rule at src\isa\riscv64\lower.isle line 1794.
                            return v1830;
                        }
                    }
                }
                &Opcode::Fsub => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v106 = C::def_inst(ctx, v64.0);
                            if let Some(v107) = v106 {
                                let v108 = &C::inst_data_value(ctx, v107);
                                if let &InstructionData::Unary {
                                    opcode: ref v109,
                                    arg: v110,
                                } = v108 {
                                    if let &Opcode::Splat = v109 {
                                        let v237 = constructor_put_in_vreg(ctx, v64.1);
                                        let v1837 = constructor_put_in_freg(ctx, v110);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v1850 = constructor_rv_vfrsub_vf(ctx, v237, v1837, v204, v205);
                                        let v1851 = constructor_output_vreg(ctx, v1850);
                                        let v1852 = Some(v1851);
                                        // Rule at src\isa\riscv64\lower.isle line 1817.
                                        return v1852;
                                    }
                                }
                            }
                            let v94 = C::def_inst(ctx, v64.1);
                            if let Some(v95) = v94 {
                                let v96 = &C::inst_data_value(ctx, v95);
                                if let &InstructionData::Unary {
                                    opcode: ref v97,
                                    arg: v98,
                                } = v96 {
                                    if let &Opcode::Splat = v97 {
                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                        let v1679 = constructor_put_in_freg(ctx, v98);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v1847 = constructor_rv_vfsub_vf(ctx, v202, v1679, v204, v205);
                                        let v1848 = constructor_output_vreg(ctx, v1847);
                                        let v1849 = Some(v1848);
                                        // Rule at src\isa\riscv64\lower.isle line 1814.
                                        return v1849;
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v203 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v1844 = constructor_rv_vfsub_vv(ctx, v202, v203, v204, v205);
                            let v1845 = constructor_output_vreg(ctx, v1844);
                            let v1846 = Some(v1845);
                            // Rule at src\isa\riscv64\lower.isle line 1811.
                            return v1846;
                        }
                        let v1659 = C::ty_supported_float_full(ctx, v3);
                        if let Some(v1660) = v1659 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v821 = constructor_put_in_freg(ctx, v64.0);
                            let v822 = constructor_put_in_freg(ctx, v64.1);
                            let v1841 = constructor_rv_fsub(ctx, v1660, &FRM::RNE, v821, v822);
                            let v1842 = constructor_output_freg(ctx, v1841);
                            let v1843 = Some(v1842);
                            // Rule at src\isa\riscv64\lower.isle line 1808.
                            return v1843;
                        }
                    }
                }
                &Opcode::Fmul => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v106 = C::def_inst(ctx, v64.0);
                            if let Some(v107) = v106 {
                                let v108 = &C::inst_data_value(ctx, v107);
                                if let &InstructionData::Unary {
                                    opcode: ref v109,
                                    arg: v110,
                                } = v108 {
                                    if let &Opcode::Splat = v109 {
                                        let v237 = constructor_put_in_vreg(ctx, v64.1);
                                        let v1837 = constructor_put_in_freg(ctx, v110);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v1862 = constructor_rv_vfmul_vf(ctx, v237, v1837, v204, v205);
                                        let v1863 = constructor_output_vreg(ctx, v1862);
                                        let v1864 = Some(v1863);
                                        // Rule at src\isa\riscv64\lower.isle line 1830.
                                        return v1864;
                                    }
                                }
                            }
                            let v94 = C::def_inst(ctx, v64.1);
                            if let Some(v95) = v94 {
                                let v96 = &C::inst_data_value(ctx, v95);
                                if let &InstructionData::Unary {
                                    opcode: ref v97,
                                    arg: v98,
                                } = v96 {
                                    if let &Opcode::Splat = v97 {
                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                        let v1679 = constructor_put_in_freg(ctx, v98);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v1859 = constructor_rv_vfmul_vf(ctx, v202, v1679, v204, v205);
                                        let v1860 = constructor_output_vreg(ctx, v1859);
                                        let v1861 = Some(v1860);
                                        // Rule at src\isa\riscv64\lower.isle line 1827.
                                        return v1861;
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v203 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v1856 = constructor_rv_vfmul_vv(ctx, v202, v203, v204, v205);
                            let v1857 = constructor_output_vreg(ctx, v1856);
                            let v1858 = Some(v1857);
                            // Rule at src\isa\riscv64\lower.isle line 1824.
                            return v1858;
                        }
                        let v1659 = C::ty_supported_float_full(ctx, v3);
                        if let Some(v1660) = v1659 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v821 = constructor_put_in_freg(ctx, v64.0);
                            let v822 = constructor_put_in_freg(ctx, v64.1);
                            let v1853 = constructor_rv_fmul(ctx, v1660, &FRM::RNE, v821, v822);
                            let v1854 = constructor_output_freg(ctx, v1853);
                            let v1855 = Some(v1854);
                            // Rule at src\isa\riscv64\lower.isle line 1821.
                            return v1855;
                        }
                    }
                }
                &Opcode::Fdiv => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v106 = C::def_inst(ctx, v64.0);
                            if let Some(v107) = v106 {
                                let v108 = &C::inst_data_value(ctx, v107);
                                if let &InstructionData::Unary {
                                    opcode: ref v109,
                                    arg: v110,
                                } = v108 {
                                    if let &Opcode::Splat = v109 {
                                        let v237 = constructor_put_in_vreg(ctx, v64.1);
                                        let v1837 = constructor_put_in_freg(ctx, v110);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v1874 = constructor_rv_vfrdiv_vf(ctx, v237, v1837, v204, v205);
                                        let v1875 = constructor_output_vreg(ctx, v1874);
                                        let v1876 = Some(v1875);
                                        // Rule at src\isa\riscv64\lower.isle line 1844.
                                        return v1876;
                                    }
                                }
                            }
                            let v94 = C::def_inst(ctx, v64.1);
                            if let Some(v95) = v94 {
                                let v96 = &C::inst_data_value(ctx, v95);
                                if let &InstructionData::Unary {
                                    opcode: ref v97,
                                    arg: v98,
                                } = v96 {
                                    if let &Opcode::Splat = v97 {
                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                        let v1679 = constructor_put_in_freg(ctx, v98);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v1871 = constructor_rv_vfdiv_vf(ctx, v202, v1679, v204, v205);
                                        let v1872 = constructor_output_vreg(ctx, v1871);
                                        let v1873 = Some(v1872);
                                        // Rule at src\isa\riscv64\lower.isle line 1841.
                                        return v1873;
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v203 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v1868 = constructor_rv_vfdiv_vv(ctx, v202, v203, v204, v205);
                            let v1869 = constructor_output_vreg(ctx, v1868);
                            let v1870 = Some(v1869);
                            // Rule at src\isa\riscv64\lower.isle line 1838.
                            return v1870;
                        }
                        let v1659 = C::ty_supported_float_full(ctx, v3);
                        if let Some(v1660) = v1659 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v821 = constructor_put_in_freg(ctx, v64.0);
                            let v822 = constructor_put_in_freg(ctx, v64.1);
                            let v1865 = constructor_rv_fdiv(ctx, v1660, &FRM::RNE, v821, v822);
                            let v1866 = constructor_output_freg(ctx, v1865);
                            let v1867 = Some(v1866);
                            // Rule at src\isa\riscv64\lower.isle line 1835.
                            return v1867;
                        }
                    }
                }
                &Opcode::Fcopysign => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v94 = C::def_inst(ctx, v64.1);
                            if let Some(v95) = v94 {
                                let v96 = &C::inst_data_value(ctx, v95);
                                if let &InstructionData::Unary {
                                    opcode: ref v97,
                                    arg: v98,
                                } = v96 {
                                    if let &Opcode::Splat = v97 {
                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                        let v1679 = constructor_put_in_freg(ctx, v98);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v1680 = constructor_rv_vfsgnj_vf(ctx, v202, v1679, v204, v205);
                                        let v1681 = constructor_output_vreg(ctx, v1680);
                                        let v1682 = Some(v1681);
                                        // Rule at src\isa\riscv64\lower.isle line 1597.
                                        return v1682;
                                    }
                                }
                            }
                            let v202 = constructor_put_in_vreg(ctx, v64.0);
                            let v203 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v1676 = constructor_rv_vfsgnj_vv(ctx, v202, v203, v204, v205);
                            let v1677 = constructor_output_vreg(ctx, v1676);
                            let v1678 = Some(v1677);
                            // Rule at src\isa\riscv64\lower.isle line 1594.
                            return v1678;
                        }
                        let v1659 = C::ty_supported_float_full(ctx, v3);
                        if let Some(v1660) = v1659 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v821 = constructor_put_in_freg(ctx, v64.0);
                            let v822 = constructor_put_in_freg(ctx, v64.1);
                            let v1673 = constructor_rv_fsgnj(ctx, v1660, v821, v822);
                            let v1674 = constructor_output_freg(ctx, v1673);
                            let v1675 = Some(v1674);
                            // Rule at src\isa\riscv64\lower.isle line 1591.
                            return v1675;
                        }
                    }
                }
                &Opcode::Fmin => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v1893 = constructor_gen_fcmp_mask(ctx, v12, &FloatCC::Ordered, v64.0, v64.1);
                            let v1318 = C::lane_type(ctx, v12);
                            let v1894 = constructor_canonical_nan_u64(ctx, v1318);
                            let v1895 = constructor_imm(ctx, I64, v1894);
                            let v1896 = C::xreg_new(ctx, v1895);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v1897 = constructor_rv_vmv_vx(ctx, v1896, v205);
                            let v1898 = constructor_put_in_vreg(ctx, v64.0);
                            let v1899 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v1900 = constructor_rv_vfmin_vv(ctx, v1898, v1899, v204, v205);
                            let v1901 = constructor_rv_vmerge_vvm(ctx, v1897, v1900, v1893, v205);
                            let v1902 = constructor_output_vreg(ctx, v1901);
                            let v1903 = Some(v1902);
                            // Rule at src\isa\riscv64\lower.isle line 1873.
                            return v1903;
                        }
                        let v1659 = C::ty_supported_float_full(ctx, v3);
                        if let Some(v1660) = v1659 {
                            let v1889 = C::has_zfa(ctx);
                            if v1889 == true {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v821 = constructor_put_in_freg(ctx, v64.0);
                                let v822 = constructor_put_in_freg(ctx, v64.1);
                                let v1890 = constructor_rv_fminm(ctx, v1660, v821, v822);
                                let v1891 = constructor_output_freg(ctx, v1890);
                                let v1892 = Some(v1891);
                                // Rule at src\isa\riscv64\lower.isle line 1863.
                                return v1892;
                            }
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v821 = constructor_put_in_freg(ctx, v64.0);
                            let v822 = constructor_put_in_freg(ctx, v64.1);
                            let v1878 = &constructor_fcmp_to_float_compare(ctx, &FloatCC::Ordered, v1660, v821, v822);
                            let v1879 = constructor_put_in_freg(ctx, v64.0);
                            let v1880 = constructor_put_in_freg(ctx, v64.1);
                            let v1881 = constructor_rv_fadd(ctx, v1660, &FRM::RNE, v1879, v1880);
                            let v1882 = constructor_put_in_freg(ctx, v64.0);
                            let v1883 = constructor_put_in_freg(ctx, v64.1);
                            let v1884 = constructor_rv_fmin(ctx, v1660, v1882, v1883);
                            let v1885 = constructor_float_to_int_compare(ctx, v1878);
                            let v1886 = constructor_gen_select_freg(ctx, v1885, v1884, v1881);
                            let v1887 = constructor_output_freg(ctx, v1886);
                            let v1888 = Some(v1887);
                            // Rule at src\isa\riscv64\lower.isle line 1852.
                            return v1888;
                        }
                    }
                }
                &Opcode::Fmax => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v1893 = constructor_gen_fcmp_mask(ctx, v12, &FloatCC::Ordered, v64.0, v64.1);
                            let v1318 = C::lane_type(ctx, v12);
                            let v1894 = constructor_canonical_nan_u64(ctx, v1318);
                            let v1895 = constructor_imm(ctx, I64, v1894);
                            let v1896 = C::xreg_new(ctx, v1895);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v1897 = constructor_rv_vmv_vx(ctx, v1896, v205);
                            let v1898 = constructor_put_in_vreg(ctx, v64.0);
                            let v1899 = constructor_put_in_vreg(ctx, v64.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v1911 = constructor_rv_vfmax_vv(ctx, v1898, v1899, v204, v205);
                            let v1912 = constructor_rv_vmerge_vvm(ctx, v1897, v1911, v1893, v205);
                            let v1913 = constructor_output_vreg(ctx, v1912);
                            let v1914 = Some(v1913);
                            // Rule at src\isa\riscv64\lower.isle line 1906.
                            return v1914;
                        }
                        let v1659 = C::ty_supported_float_full(ctx, v3);
                        if let Some(v1660) = v1659 {
                            let v1889 = C::has_zfa(ctx);
                            if v1889 == true {
                                let v64 = C::unpack_value_array_2(ctx, v63);
                                let v821 = constructor_put_in_freg(ctx, v64.0);
                                let v822 = constructor_put_in_freg(ctx, v64.1);
                                let v1908 = constructor_rv_fmaxm(ctx, v1660, v821, v822);
                                let v1909 = constructor_output_freg(ctx, v1908);
                                let v1910 = Some(v1909);
                                // Rule at src\isa\riscv64\lower.isle line 1896.
                                return v1910;
                            }
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v821 = constructor_put_in_freg(ctx, v64.0);
                            let v822 = constructor_put_in_freg(ctx, v64.1);
                            let v1878 = &constructor_fcmp_to_float_compare(ctx, &FloatCC::Ordered, v1660, v821, v822);
                            let v1879 = constructor_put_in_freg(ctx, v64.0);
                            let v1880 = constructor_put_in_freg(ctx, v64.1);
                            let v1881 = constructor_rv_fadd(ctx, v1660, &FRM::RNE, v1879, v1880);
                            let v1882 = constructor_put_in_freg(ctx, v64.0);
                            let v1883 = constructor_put_in_freg(ctx, v64.1);
                            let v1904 = constructor_rv_fmax(ctx, v1660, v1882, v1883);
                            let v1885 = constructor_float_to_int_compare(ctx, v1878);
                            let v1905 = constructor_gen_select_freg(ctx, v1885, v1904, v1881);
                            let v1906 = constructor_output_freg(ctx, v1905);
                            let v1907 = Some(v1906);
                            // Rule at src\isa\riscv64\lower.isle line 1885.
                            return v1907;
                        }
                    }
                }
                &Opcode::Snarrow => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v2861 = C::ty_lane_count(ctx, v12);
                            let v2914 = C::u64_checked_div(ctx, v2861, 0x2_u64);
                            if let Some(v2915) = v2914 {
                                let v2916 = constructor_u64_to_uimm5(ctx, v2915);
                                if let Some(v2917) = v2916 {
                                    let v2973 = constructor_u64_to_uimm5(ctx, 0x0_u64);
                                    if let Some(v2974) = v2973 {
                                        let v64 = C::unpack_value_array_2(ctx, v63);
                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v2975 = C::ty_half_lanes(ctx, v12);
                                        let v2976 = v2975?;
                                        let v2977 = C::vstate_from_type(ctx, v2976);
                                        let v2978 = C::vstate_mf2(ctx, v2977);
                                        let v2979 = constructor_rv_vnclip_wi(ctx, v202, v2974, v204, v2978);
                                        let v2980 = constructor_put_in_vreg(ctx, v64.1);
                                        let v2981 = constructor_rv_vnclip_wi(ctx, v2980, v2974, v204, v2978);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v2982 = constructor_rv_vslideup_vvi(ctx, v2979, v2981, v2917, v204, v205);
                                        let v2983 = constructor_output_vreg(ctx, v2982);
                                        let v2984 = Some(v2983);
                                        // Rule at src\isa\riscv64\lower.isle line 3112.
                                        return v2984;
                                    }
                                }
                            }
                        }
                    }
                }
                &Opcode::Unarrow => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v2861 = C::ty_lane_count(ctx, v12);
                            let v2914 = C::u64_checked_div(ctx, v2861, 0x2_u64);
                            if let Some(v2915) = v2914 {
                                let v2916 = constructor_u64_to_uimm5(ctx, v2915);
                                if let Some(v2917) = v2916 {
                                    let v2973 = constructor_u64_to_uimm5(ctx, 0x0_u64);
                                    if let Some(v2974) = v2973 {
                                        let v64 = C::unpack_value_array_2(ctx, v63);
                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                        let v1924 = C::zero_reg(ctx);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v2972 = C::value_type(ctx, v64.0);
                                        let v2990 = C::vstate_from_type(ctx, v2972);
                                        let v2991 = constructor_rv_vmax_vx(ctx, v202, v1924, v204, v2990);
                                        let v2921 = constructor_put_in_vreg(ctx, v64.1);
                                        let v2992 = C::zero_reg(ctx);
                                        let v2993 = constructor_rv_vmax_vx(ctx, v2921, v2992, v204, v2990);
                                        let v2975 = C::ty_half_lanes(ctx, v12);
                                        let v2976 = v2975?;
                                        let v2977 = C::vstate_from_type(ctx, v2976);
                                        let v2978 = C::vstate_mf2(ctx, v2977);
                                        let v2994 = constructor_rv_vnclipu_wi(ctx, v2991, v2974, v204, v2978);
                                        let v2995 = constructor_rv_vnclipu_wi(ctx, v2993, v2974, v204, v2978);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v2996 = constructor_rv_vslideup_vvi(ctx, v2994, v2995, v2917, v204, v205);
                                        let v2997 = constructor_output_vreg(ctx, v2996);
                                        let v2998 = Some(v2997);
                                        // Rule at src\isa\riscv64\lower.isle line 3134.
                                        return v2998;
                                    }
                                }
                            }
                        }
                    }
                }
                &Opcode::Uunarrow => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v2861 = C::ty_lane_count(ctx, v12);
                            let v2914 = C::u64_checked_div(ctx, v2861, 0x2_u64);
                            if let Some(v2915) = v2914 {
                                let v2916 = constructor_u64_to_uimm5(ctx, v2915);
                                if let Some(v2917) = v2916 {
                                    let v2973 = constructor_u64_to_uimm5(ctx, 0x0_u64);
                                    if let Some(v2974) = v2973 {
                                        let v64 = C::unpack_value_array_2(ctx, v63);
                                        let v202 = constructor_put_in_vreg(ctx, v64.0);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v2975 = C::ty_half_lanes(ctx, v12);
                                        let v2976 = v2975?;
                                        let v2977 = C::vstate_from_type(ctx, v2976);
                                        let v2978 = C::vstate_mf2(ctx, v2977);
                                        let v2985 = constructor_rv_vnclipu_wi(ctx, v202, v2974, v204, v2978);
                                        let v2980 = constructor_put_in_vreg(ctx, v64.1);
                                        let v2986 = constructor_rv_vnclipu_wi(ctx, v2980, v2974, v204, v2978);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v2987 = constructor_rv_vslideup_vvi(ctx, v2985, v2986, v2917, v204, v205);
                                        let v2988 = constructor_output_vreg(ctx, v2987);
                                        let v2989 = Some(v2988);
                                        // Rule at src\isa\riscv64\lower.isle line 3121.
                                        return v2989;
                                    }
                                }
                            }
                        }
                    }
                }
                &Opcode::IaddPairwise => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v2861 = C::ty_lane_count(ctx, v12);
                            let v2914 = C::u64_checked_div(ctx, v2861, 0x2_u64);
                            if let Some(v2915) = v2914 {
                                let v2916 = constructor_u64_to_uimm5(ctx, v2915);
                                if let Some(v2917) = v2916 {
                                    let v2918 = constructor_gen_vec_mask(ctx, 0x5555555555555555_u64);
                                    let v64 = C::unpack_value_array_2(ctx, v63);
                                    let v2919 = constructor_put_in_vreg(ctx, v64.0);
                                    let v205 = C::vstate_from_type(ctx, v12);
                                    let v2920 = constructor_rv_vcompress_vm(ctx, v2919, v2918, v205);
                                    let v2921 = constructor_put_in_vreg(ctx, v64.1);
                                    let v2922 = constructor_rv_vcompress_vm(ctx, v2921, v2918, v205);
                                    let v204 = &constructor_unmasked(ctx);
                                    let v2923 = constructor_rv_vslideup_vvi(ctx, v2920, v2922, v2917, v204, v205);
                                    let v2925 = constructor_gen_vec_mask(ctx, 0xaaaaaaaaaaaaaaaa_u64);
                                    let v2926 = constructor_put_in_vreg(ctx, v64.0);
                                    let v2927 = constructor_rv_vcompress_vm(ctx, v2926, v2925, v205);
                                    let v2928 = constructor_put_in_vreg(ctx, v64.1);
                                    let v2929 = constructor_rv_vcompress_vm(ctx, v2928, v2925, v205);
                                    let v2930 = constructor_rv_vslideup_vvi(ctx, v2927, v2929, v2917, v204, v205);
                                    let v2931 = constructor_rv_vadd_vv(ctx, v2923, v2930, v204, v205);
                                    let v2932 = constructor_output_vreg(ctx, v2931);
                                    let v2933 = Some(v2932);
                                    // Rule at src\isa\riscv64\lower.isle line 3041.
                                    return v2933;
                                }
                            }
                        }
                    }
                }
                &Opcode::Iconcat => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I128 {
                            let v64 = C::unpack_value_array_2(ctx, v63);
                            let v67 = constructor_put_in_xreg(ctx, v64.0);
                            let v68 = constructor_put_in_xreg(ctx, v64.1);
                            let v2043 = C::xreg_to_reg(ctx, v67);
                            let v2044 = C::xreg_to_reg(ctx, v68);
                            let v2045 = C::value_regs(ctx, v2043, v2044);
                            let v2046 = C::output(ctx, v2045);
                            let v2047 = Some(v2046);
                            // Rule at src\isa\riscv64\lower.isle line 2001.
                            return v2047;
                        }
                    }
                }
                _ => {}
            }
        }
        &InstructionData::BinaryImm8 {
            opcode: ref v2697,
            arg: v2698,
            imm: v2699,
        } => {
            if let &Opcode::Extractlane = v2697 {
                let v2702 = constructor_put_in_vreg(ctx, v2698);
                let v2700 = C::value_type(ctx, v2698);
                let v2701 = C::u8_from_uimm8(ctx, v2699);
                let v2703 = constructor_gen_extractlane(ctx, v2700, v2702, v2701);
                let v2704 = constructor_output_reg(ctx, v2703);
                let v2705 = Some(v2704);
                // Rule at src\isa\riscv64\lower.isle line 2801.
                return v2705;
            }
        }
        &InstructionData::Call {
            opcode: ref v2624,
            args: v2625,
            func_ref: v2626,
        } => {
            match v2624 {
                &Opcode::Call => {
                    let v2628 = C::func_ref_data(ctx, v2626);
                    if let &RelocDistance::Near = &v2628.2 {
                        let v2632 = &C::gen_call_output(ctx, v2628.0);
                        let v2633 = C::abi_sig(ctx, v2628.0);
                        let v2627 = C::value_list_slice(ctx, v2625);
                        let v2634 = &C::put_in_regs_vec(ctx, v2627);
                        let v2635 = C::gen_call_args(ctx, v2633, v2634);
                        let v2636 = C::gen_call_rets(ctx, v2633, v2632);
                        let v2637 = C::try_call_none(ctx);
                        let v2638 = C::gen_call_info(ctx, v2633, v2628.1, v2635, v2636, v2637);
                        let v2639 = &constructor_call_impl(ctx, v2638);
                        let v2640 = constructor_emit_side_effect(ctx, v2639);
                        let v2641 = C::output_vec(ctx, v2632);
                        let v2642 = Some(v2641);
                        // Rule at src\isa\riscv64\lower.isle line 2702.
                        return v2642;
                    }
                    let v2632 = &C::gen_call_output(ctx, v2628.0);
                    let v2633 = C::abi_sig(ctx, v2628.0);
                    let v2627 = C::value_list_slice(ctx, v2625);
                    let v2634 = &C::put_in_regs_vec(ctx, v2627);
                    let v2635 = C::gen_call_args(ctx, v2633, v2634);
                    let v2636 = C::gen_call_rets(ctx, v2633, v2632);
                    let v2643 = constructor_load_ext_name(ctx, v2628.1, 0_i64, &v2628.2);
                    let v2644 = C::try_call_none(ctx);
                    let v2645 = C::gen_call_ind_info(ctx, v2633, v2643, v2635, v2636, v2644);
                    let v2646 = &constructor_call_ind_impl(ctx, v2645);
                    let v2647 = constructor_emit_side_effect(ctx, v2646);
                    let v2648 = C::output_vec(ctx, v2632);
                    let v2649 = Some(v2648);
                    // Rule at src\isa\riscv64\lower.isle line 2712.
                    return v2649;
                }
                &Opcode::ReturnCall => {
                    let v2628 = C::func_ref_data(ctx, v2626);
                    if let &RelocDistance::Near = &v2628.2 {
                        let v2669 = C::abi_sig(ctx, v2628.0);
                        let v2627 = C::value_list_slice(ctx, v2625);
                        let v2670 = &C::put_in_regs_vec(ctx, v2627);
                        let v2679 = C::gen_return_call_args(ctx, v2669, v2670);
                        let v2680 = C::gen_return_call_info(ctx, v2669, v2628.1, v2679);
                        let v2681 = &constructor_return_call_impl(ctx, v2680);
                        let v2682 = constructor_side_effect(ctx, v2681);
                        let v2683 = Some(v2682);
                        // Rule at src\isa\riscv64\lower.isle line 2777.
                        return v2683;
                    }
                    let v2669 = C::abi_sig(ctx, v2628.0);
                    let v2627 = C::value_list_slice(ctx, v2625);
                    let v2670 = &C::put_in_regs_vec(ctx, v2627);
                    let v2679 = C::gen_return_call_args(ctx, v2669, v2670);
                    let v2684 = constructor_load_ext_name(ctx, v2628.1, 0_i64, &v2628.2);
                    let v2685 = C::gen_return_call_ind_info(ctx, v2669, v2684, v2679);
                    let v2686 = &constructor_return_call_ind_impl(ctx, v2685);
                    let v2687 = constructor_side_effect(ctx, v2686);
                    let v2688 = Some(v2687);
                    // Rule at src\isa\riscv64\lower.isle line 2784.
                    return v2688;
                }
                &Opcode::PatchableCall => {
                    let v2628 = C::func_ref_data(ctx, v2626);
                    if let &RelocDistance::Near = &v2628.2 {
                        let v2669 = C::abi_sig(ctx, v2628.0);
                        let v2627 = C::value_list_slice(ctx, v2625);
                        let v2670 = &C::put_in_regs_vec(ctx, v2627);
                        let v2671 = C::gen_call_args(ctx, v2669, v2670);
                        let v2672 = C::gen_patchable_call_rets(ctx);
                        let v2673 = C::try_call_none(ctx);
                        let v2674 = C::gen_call_info(ctx, v2669, v2628.1, v2671, v2672, v2673);
                        let v2675 = &constructor_patchable_call_impl(ctx, v2674);
                        let v2676 = constructor_emit_side_effect(ctx, v2675);
                        let v2677 = C::output_none(ctx);
                        let v2678 = Some(v2677);
                        // Rule at src\isa\riscv64\lower.isle line 2734.
                        return v2678;
                    }
                }
                _ => {}
            }
        }
        &InstructionData::CallIndirect {
            opcode: ref v2650,
            args: v2651,
            sig_ref: v2652,
        } => {
            match v2650 {
                &Opcode::CallIndirect => {
                    let v2653 = C::value_list_slice(ctx, v2651);
                    let v2654 = C::value_slice_unwrap(ctx, v2653);
                    if let Some(v2655) = v2654 {
                        let v2658 = &C::gen_call_output(ctx, v2652);
                        let v2659 = C::abi_sig(ctx, v2652);
                        let v2660 = C::put_in_reg(ctx, v2655.0);
                        let v2661 = &C::put_in_regs_vec(ctx, v2655.1);
                        let v2662 = C::gen_call_args(ctx, v2659, v2661);
                        let v2663 = C::gen_call_rets(ctx, v2659, v2658);
                        let v2644 = C::try_call_none(ctx);
                        let v2664 = C::gen_call_ind_info(ctx, v2659, v2660, v2662, v2663, v2644);
                        let v2665 = &constructor_call_ind_impl(ctx, v2664);
                        let v2666 = constructor_emit_side_effect(ctx, v2665);
                        let v2667 = C::output_vec(ctx, v2658);
                        let v2668 = Some(v2667);
                        // Rule at src\isa\riscv64\lower.isle line 2723.
                        return v2668;
                    }
                }
                &Opcode::ReturnCallIndirect => {
                    let v2653 = C::value_list_slice(ctx, v2651);
                    let v2654 = C::value_slice_unwrap(ctx, v2653);
                    if let Some(v2655) = v2654 {
                        let v2689 = C::abi_sig(ctx, v2652);
                        let v2690 = C::put_in_reg(ctx, v2655.0);
                        let v2691 = &C::put_in_regs_vec(ctx, v2655.1);
                        let v2692 = C::gen_return_call_args(ctx, v2689, v2691);
                        let v2693 = C::gen_return_call_ind_info(ctx, v2689, v2690, v2692);
                        let v2694 = &constructor_return_call_ind_impl(ctx, v2693);
                        let v2695 = constructor_side_effect(ctx, v2694);
                        let v2696 = Some(v2695);
                        // Rule at src\isa\riscv64\lower.isle line 2792.
                        return v2696;
                    }
                }
                _ => {}
            }
        }
        &InstructionData::CondTrap {
            opcode: ref v2165,
            arg: v2166,
            code: ref v2167,
        } => {
            match v2165 {
                &Opcode::Trapz => {
                    let v2178 = C::def_inst(ctx, v2166);
                    if let Some(v2179) = v2178 {
                        let v2180 = &C::inst_data_value(ctx, v2179);
                        if let &InstructionData::IntCompare {
                            opcode: ref v2181,
                            args: ref v2182,
                            cond: ref v2183,
                        } = v2180 {
                            if let &Opcode::Icmp = v2181 {
                                let v2184 = C::unpack_value_array_2(ctx, v2182);
                                let v2187 = C::value_type(ctx, v2184.0);
                                let v2188 = C::fits_in_64(ctx, v2187);
                                if let Some(v2189) = v2188 {
                                    let v2190 = &C::intcc_complement(ctx, v2183);
                                    let v2191 = constructor_put_in_xreg(ctx, v2184.0);
                                    let v2192 = constructor_put_in_xreg(ctx, v2184.1);
                                    let v2193 = constructor_gen_trapif(ctx, v2190, v2191, v2192, v2167);
                                    let v2194 = Some(v2193);
                                    // Rule at src\isa\riscv64\lower.isle line 2122.
                                    return v2194;
                                }
                            }
                        }
                    }
                    let v2168 = C::value_type(ctx, v2166);
                    if v2168 == I128 {
                        let v2175 = C::put_in_regs(ctx, v2166);
                        let v2176 = constructor_gen_trapif_val_i128(ctx, &ZeroCond::Zero, v2175, v2167);
                        let v2177 = Some(v2176);
                        // Rule at src\isa\riscv64\lower.isle line 2117.
                        return v2177;
                    }
                    let v2169 = C::fits_in_64(ctx, v2168);
                    if let Some(v2170) = v2169 {
                        let v2171 = constructor_put_in_xreg(ctx, v2166);
                        let v2172 = constructor_gen_trapz(ctx, v2171, v2167);
                        let v2173 = Some(v2172);
                        // Rule at src\isa\riscv64\lower.isle line 2114.
                        return v2173;
                    }
                }
                &Opcode::Trapnz => {
                    let v2178 = C::def_inst(ctx, v2166);
                    if let Some(v2179) = v2178 {
                        let v2180 = &C::inst_data_value(ctx, v2179);
                        if let &InstructionData::IntCompare {
                            opcode: ref v2181,
                            args: ref v2182,
                            cond: ref v2183,
                        } = v2180 {
                            if let &Opcode::Icmp = v2181 {
                                let v2184 = C::unpack_value_array_2(ctx, v2182);
                                let v2187 = C::value_type(ctx, v2184.0);
                                let v2188 = C::fits_in_64(ctx, v2187);
                                if let Some(v2189) = v2188 {
                                    let v2200 = constructor_put_in_xreg(ctx, v2184.0);
                                    let v2201 = constructor_put_in_xreg(ctx, v2184.1);
                                    let v2202 = constructor_gen_trapif(ctx, v2183, v2200, v2201, v2167);
                                    let v2203 = Some(v2202);
                                    // Rule at src\isa\riscv64\lower.isle line 2135.
                                    return v2203;
                                }
                            }
                        }
                    }
                    let v2168 = C::value_type(ctx, v2166);
                    if v2168 == I128 {
                        let v2175 = C::put_in_regs(ctx, v2166);
                        let v2198 = constructor_gen_trapif_val_i128(ctx, &ZeroCond::NonZero, v2175, v2167);
                        let v2199 = Some(v2198);
                        // Rule at src\isa\riscv64\lower.isle line 2130.
                        return v2199;
                    }
                    let v2169 = C::fits_in_64(ctx, v2168);
                    if let Some(v2170) = v2169 {
                        let v2171 = constructor_put_in_xreg(ctx, v2166);
                        let v2195 = constructor_gen_trapnz(ctx, v2171, v2167);
                        let v2196 = Some(v2195);
                        // Rule at src\isa\riscv64\lower.isle line 2127.
                        return v2196;
                    }
                }
                _ => {}
            }
        }
        &InstructionData::ExceptionHandlerAddress {
            opcode: ref v2999,
            block: ref v3000,
            imm: v3001,
        } => {
            if let &Opcode::GetExceptionHandlerAddress = v2999 {
                let v3002 = C::u64_from_imm64(ctx, v3001);
                let v3003 = C::block_exn_successor_label(ctx, v3000, v3002);
                let v3004 = constructor_rv64_label_address(ctx, v3003);
                let v3005 = constructor_output_reg(ctx, v3004);
                let v3006 = Some(v3005);
                // Rule at src\isa\riscv64\lower.isle line 3146.
                return v3006;
            }
        }
        &InstructionData::FloatCompare {
            opcode: ref v2356,
            args: ref v2357,
            cond: ref v2358,
        } => {
            if let &Opcode::Fcmp = v2356 {
                let v2359 = C::unpack_value_array_2(ctx, v2357);
                let v2362 = C::value_type(ctx, v2359.0);
                let v2371 = C::ty_supported_vec(ctx, v2362);
                if let Some(v2372) = v2371 {
                    let v2373 = constructor_gen_fcmp_mask(ctx, v2372, v2358, v2359.0, v2359.1);
                    let v2374 = constructor_gen_expand_mask(ctx, v2372, v2373);
                    let v2375 = constructor_output_vreg(ctx, v2374);
                    let v2376 = Some(v2375);
                    // Rule at src\isa\riscv64\lower.isle line 2407.
                    return v2376;
                }
                let v2363 = C::ty_supported_float_full(ctx, v2362);
                if let Some(v2364) = v2363 {
                    let v2365 = constructor_put_in_freg(ctx, v2359.0);
                    let v2366 = constructor_put_in_freg(ctx, v2359.1);
                    let v2367 = &constructor_fcmp_to_float_compare(ctx, v2358, v2364, v2365, v2366);
                    let v2368 = constructor_lower_float_compare(ctx, v2367);
                    let v2369 = constructor_output_xreg(ctx, v2368);
                    let v2370 = Some(v2369);
                    // Rule at src\isa\riscv64\lower.isle line 2400.
                    return v2370;
                }
            }
        }
        &InstructionData::FuncAddr {
            opcode: ref v2377,
            func_ref: v2378,
        } => {
            if let &Opcode::FuncAddr = v2377 {
                let v2379 = C::func_ref_data(ctx, v2378);
                let v2384 = constructor_load_ext_name(ctx, v2379.1, 0_i64, &v2379.2);
                let v2385 = constructor_output_reg(ctx, v2384);
                let v2386 = Some(v2385);
                // Rule at src\isa\riscv64\lower.isle line 2412.
                return v2386;
            }
        }
        &InstructionData::IntAddTrap {
            opcode: ref v454,
            args: ref v455,
            code: ref v456,
        } => {
            if let &Opcode::UaddOverflowTrap = v454 {
                let v1 = C::first_result(ctx, arg0);
                if let Some(v2) = v1 {
                    let v3 = C::value_type(ctx, v2);
                    if v3 == I64 {
                        let v457 = C::unpack_value_array_2(ctx, v455);
                        let v470 = constructor_put_in_xreg(ctx, v457.0);
                        let v471 = constructor_put_in_xreg(ctx, v457.1);
                        let v472 = constructor_rv_add(ctx, v470, v471);
                        let v474 = constructor_put_in_xreg(ctx, v457.0);
                        let v475 = constructor_gen_trapif(ctx, &IntCC::UnsignedLessThan, v472, v474, v456);
                        let v476 = constructor_output_xreg(ctx, v472);
                        let v477 = Some(v476);
                        // Rule at src\isa\riscv64\lower.isle line 317.
                        return v477;
                    }
                    let v58 = C::fits_in_32(ctx, v3);
                    if let Some(v59) = v58 {
                        let v457 = C::unpack_value_array_2(ctx, v455);
                        let v460 = constructor_zext(ctx, v457.0);
                        let v461 = constructor_zext(ctx, v457.1);
                        let v462 = constructor_rv_add(ctx, v460, v461);
                        let v463 = C::ty_bits(ctx, v59);
                        let v464 = C::u8_into_i32(ctx, v463);
                        let v465 = C::imm12_const(ctx, v464);
                        let v466 = constructor_rv_srli(ctx, v462, v465);
                        let v467 = constructor_gen_trapnz(ctx, v466, v456);
                        let v468 = constructor_output_xreg(ctx, v462);
                        let v469 = Some(v468);
                        // Rule at src\isa\riscv64\lower.isle line 309.
                        return v469;
                    }
                }
            }
        }
        &InstructionData::IntCompare {
            opcode: ref v2333,
            args: ref v2334,
            cond: ref v2335,
        } => {
            if let &Opcode::Icmp = v2333 {
                let v2336 = C::unpack_value_array_2(ctx, v2334);
                let v2339 = C::value_type(ctx, v2336.0);
                let v2350 = C::ty_supported_vec(ctx, v2339);
                if let Some(v2351) = v2350 {
                    let v2352 = constructor_gen_icmp_mask(ctx, v2351, v2335, v2336.0, v2336.1);
                    let v2353 = constructor_gen_expand_mask(ctx, v2351, v2352);
                    let v2354 = constructor_output_vreg(ctx, v2353);
                    let v2355 = Some(v2354);
                    // Rule at src\isa\riscv64\lower.isle line 2396.
                    return v2355;
                }
                if v2339 == I128 {
                    let v2345 = C::put_in_regs(ctx, v2336.0);
                    let v2346 = C::put_in_regs(ctx, v2336.1);
                    let v2347 = constructor_lower_icmp_i128(ctx, v2335, v2345, v2346);
                    let v2348 = constructor_output_xreg(ctx, v2347);
                    let v2349 = Some(v2348);
                    // Rule at src\isa\riscv64\lower.isle line 2351.
                    return v2349;
                }
                let v2340 = C::fits_in_64(ctx, v2339);
                if let Some(v2341) = v2340 {
                    let v2342 = constructor_lower_icmp(ctx, v2335, v2336.0, v2336.1);
                    let v2343 = constructor_output_xreg(ctx, v2342);
                    let v2344 = Some(v2343);
                    // Rule at src\isa\riscv64\lower.isle line 2262.
                    return v2344;
                }
            }
        }
        &InstructionData::Load {
            opcode: ref v2204,
            arg: v2205,
            flags: v2206,
            offset: v2207,
        } => {
            match v2204 {
                &Opcode::Load => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v2208 = C::little_or_native_endian(ctx, v2206);
                        if let Some(v2209) = v2208 {
                            let v3 = C::value_type(ctx, v2);
                            let v11 = C::ty_supported_vec(ctx, v3);
                            if let Some(v12) = v11 {
                                let v2210 = C::offset32_to_i32(ctx, v2207);
                                let v2211 = constructor_amode(ctx, v2205, v2210);
                                let v2254 = &constructor_element_width_from_type(ctx, v12);
                                let v2255 = VecAMode::UnitStride {
                                    base: v2211,
                                };
                                let v204 = &constructor_unmasked(ctx);
                                let v205 = C::vstate_from_type(ctx, v12);
                                let v2256 = constructor_vec_load(ctx, v2254, &v2255, v2209, v204, v205);
                                let v2257 = constructor_output_reg(ctx, v2256);
                                let v2258 = Some(v2257);
                                // Rule at src\isa\riscv64\lower.isle line 2172.
                                return v2258;
                            }
                            let v794 = C::ty_reg_pair(ctx, v3);
                            if let Some(v795) = v794 {
                                let v2210 = C::offset32_to_i32(ctx, v2207);
                                let v2241 = C::i32_checked_add(ctx, v2210, 8_i32);
                                if let Some(v2242) = v2241 {
                                    let v2211 = constructor_amode(ctx, v2205, v2210);
                                    let v2244 = constructor_gen_load(ctx, v2211, &LoadOP::Ld, v2209);
                                    let v2245 = C::xreg_new(ctx, v2244);
                                    let v2246 = constructor_amode(ctx, v2205, v2242);
                                    let v2247 = constructor_gen_load(ctx, v2246, &LoadOP::Ld, v2209);
                                    let v2248 = C::xreg_new(ctx, v2247);
                                    let v2249 = C::xreg_to_reg(ctx, v2245);
                                    let v2250 = C::xreg_to_reg(ctx, v2248);
                                    let v2251 = C::value_regs(ctx, v2249, v2250);
                                    let v2252 = C::output(ctx, v2251);
                                    let v2253 = Some(v2252);
                                    // Rule at src\isa\riscv64\lower.isle line 2166.
                                    return v2253;
                                }
                            }
                            let v2210 = C::offset32_to_i32(ctx, v2207);
                            let v2211 = constructor_amode(ctx, v2205, v2210);
                            let v2236 = &C::load_op(ctx, v3);
                            let v2237 = constructor_gen_load(ctx, v2211, v2236, v2209);
                            let v2238 = constructor_output_reg(ctx, v2237);
                            let v2239 = Some(v2238);
                            // Rule at src\isa\riscv64\lower.isle line 2163.
                            return v2239;
                        }
                    }
                }
                &Opcode::Uload8 => {
                    let v2208 = C::little_or_native_endian(ctx, v2206);
                    if let Some(v2209) = v2208 {
                        let v2210 = C::offset32_to_i32(ctx, v2207);
                        let v2211 = constructor_amode(ctx, v2205, v2210);
                        let v2213 = constructor_gen_load(ctx, v2211, &LoadOP::Lbu, v2209);
                        let v2214 = constructor_output_reg(ctx, v2213);
                        let v2215 = Some(v2214);
                        // Rule at src\isa\riscv64\lower.isle line 2139.
                        return v2215;
                    }
                }
                &Opcode::Sload8 => {
                    let v2208 = C::little_or_native_endian(ctx, v2206);
                    if let Some(v2209) = v2208 {
                        let v2210 = C::offset32_to_i32(ctx, v2207);
                        let v2211 = constructor_amode(ctx, v2205, v2210);
                        let v2217 = constructor_gen_load(ctx, v2211, &LoadOP::Lb, v2209);
                        let v2218 = constructor_output_reg(ctx, v2217);
                        let v2219 = Some(v2218);
                        // Rule at src\isa\riscv64\lower.isle line 2143.
                        return v2219;
                    }
                }
                &Opcode::Uload16 => {
                    let v2208 = C::little_or_native_endian(ctx, v2206);
                    if let Some(v2209) = v2208 {
                        let v2210 = C::offset32_to_i32(ctx, v2207);
                        let v2211 = constructor_amode(ctx, v2205, v2210);
                        let v2221 = constructor_gen_load(ctx, v2211, &LoadOP::Lhu, v2209);
                        let v2222 = constructor_output_reg(ctx, v2221);
                        let v2223 = Some(v2222);
                        // Rule at src\isa\riscv64\lower.isle line 2147.
                        return v2223;
                    }
                }
                &Opcode::Sload16 => {
                    let v2208 = C::little_or_native_endian(ctx, v2206);
                    if let Some(v2209) = v2208 {
                        let v2210 = C::offset32_to_i32(ctx, v2207);
                        let v2211 = constructor_amode(ctx, v2205, v2210);
                        let v2225 = constructor_gen_load(ctx, v2211, &LoadOP::Lh, v2209);
                        let v2226 = constructor_output_reg(ctx, v2225);
                        let v2227 = Some(v2226);
                        // Rule at src\isa\riscv64\lower.isle line 2151.
                        return v2227;
                    }
                }
                &Opcode::Uload32 => {
                    let v2208 = C::little_or_native_endian(ctx, v2206);
                    if let Some(v2209) = v2208 {
                        let v2210 = C::offset32_to_i32(ctx, v2207);
                        let v2211 = constructor_amode(ctx, v2205, v2210);
                        let v2229 = constructor_gen_load(ctx, v2211, &LoadOP::Lwu, v2209);
                        let v2230 = constructor_output_reg(ctx, v2229);
                        let v2231 = Some(v2230);
                        // Rule at src\isa\riscv64\lower.isle line 2155.
                        return v2231;
                    }
                }
                &Opcode::Sload32 => {
                    let v2208 = C::little_or_native_endian(ctx, v2206);
                    if let Some(v2209) = v2208 {
                        let v2210 = C::offset32_to_i32(ctx, v2207);
                        let v2211 = constructor_amode(ctx, v2205, v2210);
                        let v2233 = constructor_gen_load(ctx, v2211, &LoadOP::Lw, v2209);
                        let v2234 = constructor_output_reg(ctx, v2233);
                        let v2235 = Some(v2234);
                        // Rule at src\isa\riscv64\lower.isle line 2159.
                        return v2235;
                    }
                }
                &Opcode::Uload8x8 => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            if v12 == I16X8 {
                                let v2208 = C::little_or_native_endian(ctx, v2206);
                                if let Some(v2209) = v2208 {
                                    let v2210 = C::offset32_to_i32(ctx, v2207);
                                    let v2211 = constructor_amode(ctx, v2205, v2210);
                                    let v2260 = constructor_gen_load64_extend(ctx, v12, &ExtendOp::Zero, v2209, v2211);
                                    let v2261 = constructor_output_vreg(ctx, v2260);
                                    let v2262 = Some(v2261);
                                    // Rule at src\isa\riscv64\lower.isle line 2199.
                                    return v2262;
                                }
                            }
                        }
                    }
                }
                &Opcode::Sload8x8 => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            if v12 == I16X8 {
                                let v2208 = C::little_or_native_endian(ctx, v2206);
                                if let Some(v2209) = v2208 {
                                    let v2210 = C::offset32_to_i32(ctx, v2207);
                                    let v2211 = constructor_amode(ctx, v2205, v2210);
                                    let v2264 = constructor_gen_load64_extend(ctx, v12, &ExtendOp::Signed, v2209, v2211);
                                    let v2265 = constructor_output_vreg(ctx, v2264);
                                    let v2266 = Some(v2265);
                                    // Rule at src\isa\riscv64\lower.isle line 2211.
                                    return v2266;
                                }
                            }
                        }
                    }
                }
                &Opcode::Uload16x4 => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            if v12 == I32X4 {
                                let v2208 = C::little_or_native_endian(ctx, v2206);
                                if let Some(v2209) = v2208 {
                                    let v2210 = C::offset32_to_i32(ctx, v2207);
                                    let v2211 = constructor_amode(ctx, v2205, v2210);
                                    let v2260 = constructor_gen_load64_extend(ctx, v12, &ExtendOp::Zero, v2209, v2211);
                                    let v2261 = constructor_output_vreg(ctx, v2260);
                                    let v2262 = Some(v2261);
                                    // Rule at src\isa\riscv64\lower.isle line 2203.
                                    return v2262;
                                }
                            }
                        }
                    }
                }
                &Opcode::Sload16x4 => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            if v12 == I32X4 {
                                let v2208 = C::little_or_native_endian(ctx, v2206);
                                if let Some(v2209) = v2208 {
                                    let v2210 = C::offset32_to_i32(ctx, v2207);
                                    let v2211 = constructor_amode(ctx, v2205, v2210);
                                    let v2264 = constructor_gen_load64_extend(ctx, v12, &ExtendOp::Signed, v2209, v2211);
                                    let v2265 = constructor_output_vreg(ctx, v2264);
                                    let v2266 = Some(v2265);
                                    // Rule at src\isa\riscv64\lower.isle line 2215.
                                    return v2266;
                                }
                            }
                        }
                    }
                }
                &Opcode::Uload32x2 => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            if v12 == I64X2 {
                                let v2208 = C::little_or_native_endian(ctx, v2206);
                                if let Some(v2209) = v2208 {
                                    let v2210 = C::offset32_to_i32(ctx, v2207);
                                    let v2211 = constructor_amode(ctx, v2205, v2210);
                                    let v2260 = constructor_gen_load64_extend(ctx, v12, &ExtendOp::Zero, v2209, v2211);
                                    let v2261 = constructor_output_vreg(ctx, v2260);
                                    let v2262 = Some(v2261);
                                    // Rule at src\isa\riscv64\lower.isle line 2207.
                                    return v2262;
                                }
                            }
                        }
                    }
                }
                &Opcode::Sload32x2 => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            if v12 == I64X2 {
                                let v2208 = C::little_or_native_endian(ctx, v2206);
                                if let Some(v2209) = v2208 {
                                    let v2210 = C::offset32_to_i32(ctx, v2207);
                                    let v2211 = constructor_amode(ctx, v2205, v2210);
                                    let v2264 = constructor_gen_load64_extend(ctx, v12, &ExtendOp::Signed, v2209, v2211);
                                    let v2265 = constructor_output_vreg(ctx, v2264);
                                    let v2266 = Some(v2265);
                                    // Rule at src\isa\riscv64\lower.isle line 2219.
                                    return v2266;
                                }
                            }
                        }
                    }
                }
                _ => {}
            }
        }
        &InstructionData::LoadNoOffset {
            opcode: ref v1759,
            arg: v1760,
            flags: v1761,
        } => {
            match v1759 {
                &Opcode::Bitcast => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v794 = C::ty_reg_pair(ctx, v3);
                        if let Some(v795) = v794 {
                            let v2502 = C::value_type(ctx, v1760);
                            let v2503 = C::ty_supported_vec(ctx, v2502);
                            if let Some(v2504) = v2503 {
                                let v2506 = constructor_put_in_vreg(ctx, v1760);
                                let v2508 = constructor_gen_extractlane(ctx, I64X2, v2506, 0x0_u8);
                                let v2509 = constructor_put_in_vreg(ctx, v1760);
                                let v2510 = constructor_gen_extractlane(ctx, I64X2, v2509, 0x1_u8);
                                let v2511 = C::value_regs(ctx, v2508, v2510);
                                let v2512 = C::output(ctx, v2511);
                                let v2513 = Some(v2512);
                                // Rule at src\isa\riscv64\lower.isle line 2583.
                                return v2513;
                            }
                        }
                        let v2502 = C::value_type(ctx, v1760);
                        let v2514 = C::ty_reg_pair(ctx, v2502);
                        if let Some(v2515) = v2514 {
                            let v11 = C::ty_supported_vec(ctx, v3);
                            if let Some(v12) = v11 {
                                let v2516 = C::put_in_regs(ctx, v1760);
                                let v2517 = C::value_regs_get(ctx, v2516, 0x0_usize);
                                let v2518 = C::xreg_new(ctx, v2517);
                                let v2519 = C::put_in_regs(ctx, v1760);
                                let v2520 = C::value_regs_get(ctx, v2519, 0x1_usize);
                                let v2521 = C::xreg_new(ctx, v2520);
                                let v2522 = C::vstate_from_type(ctx, I64X2);
                                let v2523 = constructor_rv_vmv_sx(ctx, v2521, v2522);
                                let v204 = &constructor_unmasked(ctx);
                                let v2524 = constructor_rv_vslide1up_vx(ctx, v2523, v2523, v2518, v204, v2522);
                                let v2525 = constructor_output_vreg(ctx, v2524);
                                let v2526 = Some(v2525);
                                // Rule at src\isa\riscv64\lower.isle line 2590.
                                return v2526;
                            }
                            if let Some(v795) = v794 {
                                let v2527 = constructor_output_value(ctx, v1760);
                                let v2528 = Some(v2527);
                                // Rule at src\isa\riscv64\lower.isle line 2599.
                                return v2528;
                            }
                        }
                        let v1764 = C::put_in_reg(ctx, v1760);
                        let v2529 = constructor_gen_bitcast(ctx, v1764, v2502, v3);
                        let v2530 = constructor_output_reg(ctx, v2529);
                        let v2531 = Some(v2530);
                        // Rule at src\isa\riscv64\lower.isle line 2602.
                        return v2531;
                    }
                }
                &Opcode::AtomicLoad => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v1708 = C::valid_atomic_transaction(ctx, v3);
                        if let Some(v1709) = v1708 {
                            let v1762 = C::little_or_native_endian(ctx, v1761);
                            if let Some(v1763) = v1762 {
                                let v1764 = C::put_in_reg(ctx, v1760);
                                let v1765 = constructor_gen_atomic_load(ctx, v1764, v1709);
                                let v1766 = constructor_output_reg(ctx, v1765);
                                let v1767 = Some(v1766);
                                // Rule at src\isa\riscv64\lower.isle line 1726.
                                return v1767;
                            }
                        }
                    }
                }
                _ => {}
            }
        }
        &InstructionData::MultiAry {
            opcode: ref v2600,
            args: v2601,
        } => {
            if let &Opcode::Return = v2600 {
                let v2602 = C::value_list_slice(ctx, v2601);
                let v2603 = constructor_lower_return(ctx, v2602);
                let v2604 = Some(v2603);
                // Rule at src\isa\riscv64\lower.isle line 2666.
                return v2604;
            }
        }
        &InstructionData::NullAry {
            opcode: ref v2151,
        } => {
            match v2151 {
                &Opcode::Debugtrap => {
                    let v2153 = SideEffectNoResult::Inst {
                        inst: MInst::EBreak,
                    };
                    let v2154 = constructor_side_effect(ctx, &v2153);
                    let v2155 = Some(v2154);
                    // Rule at src\isa\riscv64\lower.isle line 2099.
                    return v2155;
                }
                &Opcode::GetFramePointer => {
                    let v2605 = C::fp_reg(ctx);
                    let v2606 = constructor_gen_mov_from_preg(ctx, v2605);
                    let v2607 = constructor_output_reg(ctx, v2606);
                    let v2608 = Some(v2607);
                    // Rule at src\isa\riscv64\lower.isle line 2671.
                    return v2608;
                }
                &Opcode::GetStackPointer => {
                    let v2609 = C::sp_reg(ctx);
                    let v2610 = constructor_gen_mov_from_preg(ctx, v2609);
                    let v2611 = constructor_output_reg(ctx, v2610);
                    let v2612 = Some(v2611);
                    // Rule at src\isa\riscv64\lower.isle line 2674.
                    return v2612;
                }
                &Opcode::GetReturnAddress => {
                    let v2613 = C::load_ra(ctx);
                    let v2614 = constructor_output_reg(ctx, v2613);
                    let v2615 = Some(v2614);
                    // Rule at src\isa\riscv64\lower.isle line 2677.
                    return v2615;
                }
                &Opcode::Fence => {
                    let v2157 = MInst::Fence {
                        pred: 0xf,
                        succ: 0xf,
                    };
                    let v2158 = SideEffectNoResult::Inst {
                        inst: v2157,
                    };
                    let v2159 = constructor_side_effect(ctx, &v2158);
                    let v2160 = Some(v2159);
                    // Rule at src\isa\riscv64\lower.isle line 2104.
                    return v2160;
                }
                &Opcode::SequencePoint => {
                    let v3007 = &constructor_rv64_sequence_point(ctx);
                    let v3008 = constructor_side_effect(ctx, v3007);
                    let v3009 = Some(v3008);
                    // Rule at src\isa\riscv64\lower.isle line 3152.
                    return v3009;
                }
                _ => {}
            }
        }
        &InstructionData::Shuffle {
            opcode: ref v2833,
            args: ref v2834,
            imm: v2835,
        } => {
            if let &Opcode::Shuffle = v2833 {
                let v1 = C::first_result(ctx, arg0);
                if let Some(v2) = v1 {
                    let v3 = C::value_type(ctx, v2);
                    let v11 = C::ty_supported_vec(ctx, v3);
                    if let Some(v12) = v11 {
                        if v12 == I8X16 {
                            let v2839 = C::vconst_from_immediate(ctx, v2835);
                            if let Some(v2840) = v2839 {
                                let v2842 = C::i8_to_imm5(ctx, -16_i8);
                                if let Some(v2843) = v2842 {
                                    let v2844 = constructor_gen_constant(ctx, v12, v2840);
                                    let v2836 = C::unpack_value_array_2(ctx, v2834);
                                    let v2845 = constructor_put_in_vreg(ctx, v2836.0);
                                    let v204 = &constructor_unmasked(ctx);
                                    let v205 = C::vstate_from_type(ctx, v12);
                                    let v2846 = constructor_rv_vrgather_vv(ctx, v2845, v2844, v204, v205);
                                    let v2847 = constructor_rv_vadd_vi(ctx, v2844, v2843, v204, v205);
                                    let v2848 = constructor_put_in_vreg(ctx, v2836.1);
                                    let v2849 = constructor_rv_vrgather_vv(ctx, v2848, v2847, v204, v205);
                                    let v2850 = constructor_rv_vor_vv(ctx, v2846, v2849, v204, v205);
                                    let v2851 = constructor_output_vreg(ctx, v2850);
                                    let v2852 = Some(v2851);
                                    // Rule at src\isa\riscv64\lower.isle line 2968.
                                    return v2852;
                                }
                            }
                        }
                    }
                }
            }
        }
        &InstructionData::StackLoad {
            opcode: ref v1915,
            stack_slot: v1916,
            offset: v1917,
        } => {
            if let &Opcode::StackAddr = v1915 {
                let v1918 = C::gen_stack_addr(ctx, v1916, v1917);
                let v1919 = constructor_output_reg(ctx, v1918);
                let v1920 = Some(v1919);
                // Rule at src\isa\riscv64\lower.isle line 1915.
                return v1920;
            }
        }
        &InstructionData::Store {
            opcode: ref v2267,
            args: ref v2268,
            flags: v2269,
            offset: v2270,
        } => {
            match v2267 {
                &Opcode::Store => {
                    let v2274 = C::little_or_native_endian(ctx, v2269);
                    if let Some(v2275) = v2274 {
                        let v826 = C::has_zfhmin(ctx);
                        if v826 == false {
                            let v2271 = C::unpack_value_array_2(ctx, v2268);
                            let v2312 = C::def_inst(ctx, v2271.0);
                            if let Some(v2313) = v2312 {
                                let v2314 = &C::inst_data_value(ctx, v2313);
                                if let &InstructionData::Load {
                                    opcode: ref v2315,
                                    arg: v2316,
                                    flags: v2317,
                                    offset: v2318,
                                } = v2314 {
                                    if let &Opcode::Load = v2315 {
                                        let v2319 = C::little_or_native_endian(ctx, v2317);
                                        if let Some(v2320) = v2319 {
                                            let v2321 = C::little_or_native_endian(ctx, v2320);
                                            if let Some(v2322) = v2321 {
                                                let v2323 = C::sinkable_inst(ctx, v2271.0);
                                                if let Some(v2324) = v2323 {
                                                    let v2325 = C::first_result(ctx, v2324);
                                                    if let Some(v2326) = v2325 {
                                                        let v2327 = C::value_type(ctx, v2326);
                                                        if v2327 == F16 {
                                                            let v2276 = C::offset32_to_i32(ctx, v2270);
                                                            let v2277 = constructor_amode(ctx, v2271.1, v2276);
                                                            let v2328 = C::offset32_to_i32(ctx, v2318);
                                                            let v2329 = constructor_amode(ctx, v2316, v2328);
                                                            let v2330 = constructor_gen_sunk_load(ctx, v2324, v2329, &LoadOP::Lh, v2322);
                                                            let v2331 = constructor_rv_store(ctx, v2277, &StoreOP::Sh, v2275, v2330);
                                                            let v2332 = Some(v2331);
                                                            // Rule at src\isa\riscv64\lower.isle line 2250.
                                                            return v2332;
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                        let v2271 = C::unpack_value_array_2(ctx, v2268);
                        let v2288 = C::value_type(ctx, v2271.0);
                        let v2304 = C::ty_supported_vec(ctx, v2288);
                        if let Some(v2305) = v2304 {
                            let v2276 = C::offset32_to_i32(ctx, v2270);
                            let v2277 = constructor_amode(ctx, v2271.1, v2276);
                            let v2308 = constructor_put_in_vreg(ctx, v2271.0);
                            let v2306 = &constructor_element_width_from_type(ctx, v2305);
                            let v2307 = VecAMode::UnitStride {
                                base: v2277,
                            };
                            let v204 = &constructor_unmasked(ctx);
                            let v2309 = C::vstate_from_type(ctx, v2305);
                            let v2310 = constructor_vec_store(ctx, v2306, &v2307, v2308, v2275, v204, v2309);
                            let v2311 = Some(v2310);
                            // Rule at src\isa\riscv64\lower.isle line 2243.
                            return v2311;
                        }
                        let v2291 = C::ty_reg_pair(ctx, v2288);
                        if let Some(v2292) = v2291 {
                            let v2276 = C::offset32_to_i32(ctx, v2270);
                            let v2293 = C::i32_checked_add(ctx, v2276, 8_i32);
                            if let Some(v2294) = v2293 {
                                let v2277 = constructor_amode(ctx, v2271.1, v2276);
                                let v2296 = C::put_in_regs(ctx, v2271.0);
                                let v2297 = C::value_regs_get(ctx, v2296, 0x0_usize);
                                let v2298 = constructor_rv_store(ctx, v2277, &StoreOP::Sd, v2275, v2297);
                                let v2299 = constructor_amode(ctx, v2271.1, v2294);
                                let v2300 = C::put_in_regs(ctx, v2271.0);
                                let v2301 = C::value_regs_get(ctx, v2300, 0x1_usize);
                                let v2302 = constructor_rv_store(ctx, v2299, &StoreOP::Sd, v2275, v2301);
                                let v2303 = Some(v2302);
                                // Rule at src\isa\riscv64\lower.isle line 2238.
                                return v2303;
                            }
                        }
                        let v2276 = C::offset32_to_i32(ctx, v2270);
                        let v2277 = constructor_amode(ctx, v2271.1, v2276);
                        let v2289 = constructor_gen_store(ctx, v2277, v2275, v2271.0);
                        let v2290 = Some(v2289);
                        // Rule at src\isa\riscv64\lower.isle line 2235.
                        return v2290;
                    }
                }
                &Opcode::Istore8 => {
                    let v2274 = C::little_or_native_endian(ctx, v2269);
                    if let Some(v2275) = v2274 {
                        let v2271 = C::unpack_value_array_2(ctx, v2268);
                        let v2276 = C::offset32_to_i32(ctx, v2270);
                        let v2277 = constructor_amode(ctx, v2271.1, v2276);
                        let v2279 = C::put_in_reg(ctx, v2271.0);
                        let v2280 = constructor_rv_store(ctx, v2277, &StoreOP::Sb, v2275, v2279);
                        let v2281 = Some(v2280);
                        // Rule at src\isa\riscv64\lower.isle line 2223.
                        return v2281;
                    }
                }
                &Opcode::Istore16 => {
                    let v2274 = C::little_or_native_endian(ctx, v2269);
                    if let Some(v2275) = v2274 {
                        let v2271 = C::unpack_value_array_2(ctx, v2268);
                        let v2276 = C::offset32_to_i32(ctx, v2270);
                        let v2277 = constructor_amode(ctx, v2271.1, v2276);
                        let v2279 = C::put_in_reg(ctx, v2271.0);
                        let v2283 = constructor_rv_store(ctx, v2277, &StoreOP::Sh, v2275, v2279);
                        let v2284 = Some(v2283);
                        // Rule at src\isa\riscv64\lower.isle line 2227.
                        return v2284;
                    }
                }
                &Opcode::Istore32 => {
                    let v2274 = C::little_or_native_endian(ctx, v2269);
                    if let Some(v2275) = v2274 {
                        let v2271 = C::unpack_value_array_2(ctx, v2268);
                        let v2276 = C::offset32_to_i32(ctx, v2270);
                        let v2277 = constructor_amode(ctx, v2271.1, v2276);
                        let v2279 = C::put_in_reg(ctx, v2271.0);
                        let v2286 = constructor_rv_store(ctx, v2277, &StoreOP::Sw, v2275, v2279);
                        let v2287 = Some(v2286);
                        // Rule at src\isa\riscv64\lower.isle line 2231.
                        return v2287;
                    }
                }
                _ => {}
            }
        }
        &InstructionData::StoreNoOffset {
            opcode: ref v1768,
            args: ref v1769,
            flags: v1770,
        } => {
            if let &Opcode::AtomicStore = v1768 {
                let v1771 = C::unpack_value_array_2(ctx, v1769);
                let v1774 = C::value_type(ctx, v1771.0);
                let v1775 = C::valid_atomic_transaction(ctx, v1774);
                if let Some(v1776) = v1775 {
                    let v1777 = C::little_or_native_endian(ctx, v1770);
                    if let Some(v1778) = v1777 {
                        let v1779 = C::put_in_reg(ctx, v1771.1);
                        let v1780 = C::put_in_reg(ctx, v1771.0);
                        let v1781 = constructor_gen_atomic_store(ctx, v1779, v1776, v1780);
                        let v1782 = Some(v1781);
                        // Rule at src\isa\riscv64\lower.isle line 1732.
                        return v1782;
                    }
                }
            }
        }
        &InstructionData::Ternary {
            opcode: ref v1683,
            args: ref v1684,
        } => {
            match v1683 {
                &Opcode::Select => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v75 = C::ty_int_ref_scalar_64_extract(ctx, v3);
                        if let Some(v76) = v75 {
                            let v1685 = C::unpack_value_array_3(ctx, v1684);
                            let v1921 = C::i64_from_iconst(ctx, v1685.1);
                            if let Some(v1922) = v1921 {
                                if v1922 == 0_i64 {
                                    let v1923 = constructor_is_nonzero_cmp(ctx, v1685.0);
                                    let v1924 = C::zero_reg(ctx);
                                    let v1925 = constructor_put_in_xreg(ctx, v1685.2);
                                    let v1926 = constructor_gen_select_xreg(ctx, v1923, v1924, v1925);
                                    let v1927 = constructor_output_xreg(ctx, v1926);
                                    let v1928 = Some(v1927);
                                    // Rule at src\isa\riscv64\lower.isle line 1924.
                                    return v1928;
                                }
                            }
                            let v1929 = C::i64_from_iconst(ctx, v1685.2);
                            if let Some(v1930) = v1929 {
                                if v1930 == 0_i64 {
                                    let v1923 = constructor_is_nonzero_cmp(ctx, v1685.0);
                                    let v1931 = constructor_put_in_xreg(ctx, v1685.1);
                                    let v1932 = C::zero_reg(ctx);
                                    let v1933 = constructor_gen_select_xreg(ctx, v1923, v1931, v1932);
                                    let v1934 = constructor_output_xreg(ctx, v1933);
                                    let v1935 = Some(v1934);
                                    // Rule at src\isa\riscv64\lower.isle line 1927.
                                    return v1935;
                                }
                            }
                            let v1923 = constructor_is_nonzero_cmp(ctx, v1685.0);
                            let v1931 = constructor_put_in_xreg(ctx, v1685.1);
                            let v1925 = constructor_put_in_xreg(ctx, v1685.2);
                            let v1936 = constructor_gen_select_xreg(ctx, v1923, v1931, v1925);
                            let v1937 = constructor_output_xreg(ctx, v1936);
                            let v1938 = Some(v1937);
                            // Rule at src\isa\riscv64\lower.isle line 1930.
                            return v1938;
                        }
                        let v794 = C::ty_reg_pair(ctx, v3);
                        if let Some(v795) = v794 {
                            let v1685 = C::unpack_value_array_3(ctx, v1684);
                            let v1923 = constructor_is_nonzero_cmp(ctx, v1685.0);
                            let v1939 = C::put_in_regs(ctx, v1685.1);
                            let v1940 = C::put_in_regs(ctx, v1685.2);
                            let v1941 = constructor_gen_select_regs(ctx, v1923, v1939, v1940);
                            let v1942 = C::output(ctx, v1941);
                            let v1943 = Some(v1942);
                            // Rule at src\isa\riscv64\lower.isle line 1933.
                            return v1943;
                        }
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v1685 = C::unpack_value_array_3(ctx, v1684);
                            let v1923 = constructor_is_nonzero_cmp(ctx, v1685.0);
                            let v1944 = constructor_put_in_vreg(ctx, v1685.1);
                            let v1945 = constructor_put_in_vreg(ctx, v1685.2);
                            let v1946 = constructor_gen_select_vreg(ctx, v1923, v1944, v1945);
                            let v1947 = constructor_output_vreg(ctx, v1946);
                            let v1948 = Some(v1947);
                            // Rule at src\isa\riscv64\lower.isle line 1936.
                            return v1948;
                        }
                        let v818 = C::ty_supported_float_size(ctx, v3);
                        if let Some(v819) = v818 {
                            let v1685 = C::unpack_value_array_3(ctx, v1684);
                            let v1923 = constructor_is_nonzero_cmp(ctx, v1685.0);
                            let v1949 = constructor_put_in_freg(ctx, v1685.1);
                            let v1950 = constructor_put_in_freg(ctx, v1685.2);
                            let v1951 = constructor_gen_select_freg(ctx, v1923, v1949, v1950);
                            let v1952 = constructor_output_freg(ctx, v1951);
                            let v1953 = Some(v1952);
                            // Rule at src\isa\riscv64\lower.isle line 1939.
                            return v1953;
                        }
                    }
                }
                &Opcode::SelectSpectreGuard => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v789 = C::fits_in_64(ctx, v3);
                        if let Some(v790) = v789 {
                            let v1685 = C::unpack_value_array_3(ctx, v1684);
                            let v1929 = C::i64_from_iconst(ctx, v1685.2);
                            if let Some(v1930) = v1929 {
                                if v1930 == 0_i64 {
                                    let v2593 = constructor_put_in_xreg(ctx, v1685.1);
                                    let v2589 = constructor_gen_bmask(ctx, v1685.0);
                                    let v2594 = constructor_rv_and(ctx, v2593, v2589);
                                    let v2595 = constructor_output_xreg(ctx, v2594);
                                    let v2596 = Some(v2595);
                                    // Rule at src\isa\riscv64\lower.isle line 2657.
                                    return v2596;
                                }
                            }
                            let v1921 = C::i64_from_iconst(ctx, v1685.1);
                            if let Some(v1922) = v1921 {
                                if v1922 == 0_i64 {
                                    let v2588 = constructor_put_in_xreg(ctx, v1685.2);
                                    let v2589 = constructor_gen_bmask(ctx, v1685.0);
                                    let v2590 = constructor_rv_andn(ctx, v2588, v2589);
                                    let v2591 = constructor_output_xreg(ctx, v2590);
                                    let v2592 = Some(v2591);
                                    // Rule at src\isa\riscv64\lower.isle line 2655.
                                    return v2592;
                                }
                            }
                        }
                        if v3 == I128 {
                            let v1685 = C::unpack_value_array_3(ctx, v1684);
                            let v2559 = constructor_gen_bmask(ctx, v1685.0);
                            let v1939 = C::put_in_regs(ctx, v1685.1);
                            let v2566 = C::value_regs_get(ctx, v1939, 0x0_usize);
                            let v2567 = C::xreg_new(ctx, v2566);
                            let v2568 = constructor_rv_and(ctx, v2559, v2567);
                            let v2569 = C::put_in_regs(ctx, v1685.2);
                            let v2570 = C::value_regs_get(ctx, v2569, 0x0_usize);
                            let v2571 = C::xreg_new(ctx, v2570);
                            let v2572 = constructor_rv_andn(ctx, v2571, v2559);
                            let v2573 = constructor_rv_or(ctx, v2568, v2572);
                            let v2575 = C::put_in_regs(ctx, v1685.1);
                            let v2576 = C::value_regs_get(ctx, v2575, 0x1_usize);
                            let v2577 = C::xreg_new(ctx, v2576);
                            let v2578 = constructor_rv_and(ctx, v2559, v2577);
                            let v2579 = C::put_in_regs(ctx, v1685.2);
                            let v2580 = C::value_regs_get(ctx, v2579, 0x1_usize);
                            let v2581 = C::xreg_new(ctx, v2580);
                            let v2582 = constructor_rv_andn(ctx, v2581, v2559);
                            let v2583 = constructor_rv_or(ctx, v2578, v2582);
                            let v2574 = C::xreg_to_reg(ctx, v2573);
                            let v2584 = C::xreg_to_reg(ctx, v2583);
                            let v2585 = C::value_regs(ctx, v2574, v2584);
                            let v2586 = C::output(ctx, v2585);
                            let v2587 = Some(v2586);
                            // Rule at src\isa\riscv64\lower.isle line 2647.
                            return v2587;
                        }
                        if let Some(v790) = v789 {
                            let v1685 = C::unpack_value_array_3(ctx, v1684);
                            let v2559 = constructor_gen_bmask(ctx, v1685.0);
                            let v1931 = constructor_put_in_xreg(ctx, v1685.1);
                            let v2560 = constructor_rv_and(ctx, v2559, v1931);
                            let v2561 = constructor_put_in_xreg(ctx, v1685.2);
                            let v2562 = constructor_rv_andn(ctx, v2561, v2559);
                            let v2563 = constructor_rv_or(ctx, v2560, v2562);
                            let v2564 = constructor_output_xreg(ctx, v2563);
                            let v2565 = Some(v2564);
                            // Rule at src\isa\riscv64\lower.isle line 2644.
                            return v2565;
                        }
                    }
                }
                &Opcode::Bitselect => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v1685 = C::unpack_value_array_3(ctx, v1684);
                            let v1972 = C::def_inst(ctx, v1685.0);
                            if let Some(v1973) = v1972 {
                                let v1974 = &C::inst_data_value(ctx, v1973);
                                match v1974 {
                                    &InstructionData::FloatCompare {
                                        opcode: ref v1991,
                                        args: ref v1992,
                                        cond: ref v1993,
                                    } => {
                                        if let &Opcode::Fcmp = v1991 {
                                            let v1994 = C::unpack_value_array_2(ctx, v1992);
                                            let v1997 = C::value_type(ctx, v1994.0);
                                            let v1998 = C::ty_supported_vec(ctx, v1997);
                                            if let Some(v1999) = v1998 {
                                                let v2000 = constructor_gen_fcmp_mask(ctx, v1999, v1993, v1994.0, v1994.1);
                                                let v1985 = constructor_put_in_vreg(ctx, v1685.2);
                                                let v1986 = constructor_put_in_vreg(ctx, v1685.1);
                                                let v2001 = C::vstate_from_type(ctx, v1999);
                                                let v2002 = constructor_rv_vmerge_vvm(ctx, v1985, v1986, v2000, v2001);
                                                let v2003 = constructor_output_vreg(ctx, v2002);
                                                let v2004 = Some(v2003);
                                                // Rule at src\isa\riscv64\lower.isle line 1978.
                                                return v2004;
                                            }
                                        }
                                    }
                                    &InstructionData::IntCompare {
                                        opcode: ref v1975,
                                        args: ref v1976,
                                        cond: ref v1977,
                                    } => {
                                        if let &Opcode::Icmp = v1975 {
                                            let v1978 = C::unpack_value_array_2(ctx, v1976);
                                            let v1981 = C::value_type(ctx, v1978.0);
                                            let v1982 = C::ty_supported_vec(ctx, v1981);
                                            if let Some(v1983) = v1982 {
                                                let v1984 = constructor_gen_icmp_mask(ctx, v1983, v1977, v1978.0, v1978.1);
                                                let v1985 = constructor_put_in_vreg(ctx, v1685.2);
                                                let v1986 = constructor_put_in_vreg(ctx, v1685.1);
                                                let v1987 = C::vstate_from_type(ctx, v1983);
                                                let v1988 = constructor_rv_vmerge_vvm(ctx, v1985, v1986, v1984, v1987);
                                                let v1989 = constructor_output_vreg(ctx, v1988);
                                                let v1990 = Some(v1989);
                                                // Rule at src\isa\riscv64\lower.isle line 1974.
                                                return v1990;
                                            }
                                        }
                                    }
                                    &InstructionData::LoadNoOffset {
                                        opcode: ref v2005,
                                        arg: v2006,
                                        flags: v2007,
                                    } => {
                                        if let &Opcode::Bitcast = v2005 {
                                            let v2008 = C::def_inst(ctx, v2006);
                                            if let Some(v2009) = v2008 {
                                                let v2010 = &C::inst_data_value(ctx, v2009);
                                                match v2010 {
                                                    &InstructionData::FloatCompare {
                                                        opcode: ref v2011,
                                                        args: ref v2012,
                                                        cond: ref v2013,
                                                    } => {
                                                        if let &Opcode::Fcmp = v2011 {
                                                            let v2014 = C::unpack_value_array_2(ctx, v2012);
                                                            let v2017 = C::value_type(ctx, v2014.0);
                                                            let v2018 = C::ty_supported_vec(ctx, v2017);
                                                            if let Some(v2019) = v2018 {
                                                                let v2020 = constructor_gen_fcmp_mask(ctx, v2019, v2013, v2014.0, v2014.1);
                                                                let v1985 = constructor_put_in_vreg(ctx, v1685.2);
                                                                let v1986 = constructor_put_in_vreg(ctx, v1685.1);
                                                                let v2021 = C::vstate_from_type(ctx, v2019);
                                                                let v2022 = constructor_rv_vmerge_vvm(ctx, v1985, v1986, v2020, v2021);
                                                                let v2023 = constructor_output_vreg(ctx, v2022);
                                                                let v2024 = Some(v2023);
                                                                // Rule at src\isa\riscv64\lower.isle line 1982.
                                                                return v2024;
                                                            }
                                                        }
                                                    }
                                                    &InstructionData::IntCompare {
                                                        opcode: ref v2025,
                                                        args: ref v2026,
                                                        cond: ref v2027,
                                                    } => {
                                                        if let &Opcode::Icmp = v2025 {
                                                            let v2028 = C::unpack_value_array_2(ctx, v2026);
                                                            let v2031 = C::value_type(ctx, v2028.0);
                                                            let v2032 = C::ty_supported_vec(ctx, v2031);
                                                            if let Some(v2033) = v2032 {
                                                                let v2034 = constructor_gen_icmp_mask(ctx, v2033, v2027, v2028.0, v2028.1);
                                                                let v1985 = constructor_put_in_vreg(ctx, v1685.2);
                                                                let v1986 = constructor_put_in_vreg(ctx, v1685.1);
                                                                let v2035 = C::vstate_from_type(ctx, v2033);
                                                                let v2036 = constructor_rv_vmerge_vvm(ctx, v1985, v1986, v2034, v2035);
                                                                let v2037 = constructor_output_vreg(ctx, v2036);
                                                                let v2038 = Some(v2037);
                                                                // Rule at src\isa\riscv64\lower.isle line 1986.
                                                                return v2038;
                                                            }
                                                        }
                                                    }
                                                    _ => {}
                                                }
                                            }
                                        }
                                    }
                                    _ => {}
                                }
                            }
                            let v1963 = constructor_put_in_vreg(ctx, v1685.0);
                            let v1944 = constructor_put_in_vreg(ctx, v1685.1);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v1964 = constructor_rv_vand_vv(ctx, v1963, v1944, v204, v205);
                            let v1965 = constructor_put_in_vreg(ctx, v1685.0);
                            let v1966 = constructor_rv_vnot_v(ctx, v1965, v204, v205);
                            let v1967 = constructor_put_in_vreg(ctx, v1685.2);
                            let v1968 = constructor_rv_vand_vv(ctx, v1966, v1967, v204, v205);
                            let v1969 = constructor_rv_vor_vv(ctx, v1964, v1968, v204, v205);
                            let v1970 = constructor_output_vreg(ctx, v1969);
                            let v1971 = Some(v1970);
                            // Rule at src\isa\riscv64\lower.isle line 1956.
                            return v1971;
                        }
                        let v75 = C::ty_int_ref_scalar_64_extract(ctx, v3);
                        if let Some(v76) = v75 {
                            let v1685 = C::unpack_value_array_3(ctx, v1684);
                            let v1954 = constructor_put_in_xreg(ctx, v1685.0);
                            let v1931 = constructor_put_in_xreg(ctx, v1685.1);
                            let v1955 = constructor_rv_and(ctx, v1954, v1931);
                            let v1956 = constructor_put_in_xreg(ctx, v1685.0);
                            let v1957 = constructor_rv_not(ctx, v1956);
                            let v1958 = constructor_put_in_xreg(ctx, v1685.2);
                            let v1959 = constructor_rv_and(ctx, v1957, v1958);
                            let v1960 = constructor_rv_or(ctx, v1955, v1959);
                            let v1961 = constructor_output_xreg(ctx, v1960);
                            let v1962 = Some(v1961);
                            // Rule at src\isa\riscv64\lower.isle line 1945.
                            return v1962;
                        }
                    }
                }
                &Opcode::Fma => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v1685 = C::unpack_value_array_3(ctx, v1684);
                        let v1689 = &constructor_is_fneg(ctx, v1685.0);
                        let v1695 = constructor_is_fneg_neg(ctx, v1689);
                        let v1690 = &constructor_is_fneg(ctx, v1685.1);
                        let v1696 = constructor_is_fneg_neg(ctx, v1690);
                        let v1697 = C::u64_xor(ctx, v1695, v1696);
                        let v1691 = &constructor_is_fneg(ctx, v1685.2);
                        let v1698 = constructor_is_fneg_neg(ctx, v1691);
                        let v1692 = constructor_get_fneg_value(ctx, v1689);
                        let v1693 = constructor_get_fneg_value(ctx, v1690);
                        let v1694 = constructor_get_fneg_value(ctx, v1691);
                        let v1699 = constructor_rv_fma(ctx, v3, v1697, v1698, v1692, v1693, v1694);
                        let v1700 = Some(v1699);
                        // Rule at src\isa\riscv64\lower.isle line 1633.
                        return v1700;
                    }
                }
                _ => {}
            }
        }
        &InstructionData::TernaryImm8 {
            opcode: ref v2706,
            args: ref v2707,
            imm: v2708,
        } => {
            if let &Opcode::Insertlane = v2706 {
                let v2709 = C::unpack_value_array_2(ctx, v2707);
                let v2712 = C::value_type(ctx, v2709.0);
                let v2713 = C::ty_supported_vec(ctx, v2712);
                if let Some(v2714) = v2713 {
                    let v2734 = C::i64_from_iconst(ctx, v2709.1);
                    if let Some(v2735) = v2734 {
                        let v2736 = C::imm5_from_i64(ctx, v2735);
                        if let Some(v2737) = v2736 {
                            let v2718 = C::u8_from_uimm8(ctx, v2708);
                            let v2719 = C::u8_into_u32(ctx, v2718);
                            let v2720 = C::u64_wrapping_shl(ctx, 0x1_u64, v2719);
                            let v2721 = constructor_gen_vec_mask(ctx, v2720);
                            let v2722 = constructor_put_in_vreg(ctx, v2709.0);
                            let v2724 = C::vstate_from_type(ctx, v2714);
                            let v2738 = constructor_rv_vmerge_vim(ctx, v2722, v2737, v2721, v2724);
                            let v2739 = constructor_output_vreg(ctx, v2738);
                            let v2740 = Some(v2739);
                            // Rule at src\isa\riscv64\lower.isle line 2824.
                            return v2740;
                        }
                    }
                    let v2715 = C::value_type(ctx, v2709.1);
                    let v2728 = C::ty_supported_float_full(ctx, v2715);
                    if let Some(v2729) = v2728 {
                        let v2718 = C::u8_from_uimm8(ctx, v2708);
                        let v2719 = C::u8_into_u32(ctx, v2718);
                        let v2720 = C::u64_wrapping_shl(ctx, 0x1_u64, v2719);
                        let v2721 = constructor_gen_vec_mask(ctx, v2720);
                        let v2722 = constructor_put_in_vreg(ctx, v2709.0);
                        let v2730 = constructor_put_in_freg(ctx, v2709.1);
                        let v2724 = C::vstate_from_type(ctx, v2714);
                        let v2731 = constructor_rv_vfmerge_vfm(ctx, v2722, v2730, v2721, v2724);
                        let v2732 = constructor_output_vreg(ctx, v2731);
                        let v2733 = Some(v2732);
                        // Rule at src\isa\riscv64\lower.isle line 2816.
                        return v2733;
                    }
                    let v2716 = C::ty_int(ctx, v2715);
                    if let Some(v2717) = v2716 {
                        let v2718 = C::u8_from_uimm8(ctx, v2708);
                        let v2719 = C::u8_into_u32(ctx, v2718);
                        let v2720 = C::u64_wrapping_shl(ctx, 0x1_u64, v2719);
                        let v2721 = constructor_gen_vec_mask(ctx, v2720);
                        let v2722 = constructor_put_in_vreg(ctx, v2709.0);
                        let v2723 = constructor_put_in_xreg(ctx, v2709.1);
                        let v2724 = C::vstate_from_type(ctx, v2714);
                        let v2725 = constructor_rv_vmerge_vxm(ctx, v2722, v2723, v2721, v2724);
                        let v2726 = constructor_output_vreg(ctx, v2725);
                        let v2727 = Some(v2726);
                        // Rule at src\isa\riscv64\lower.isle line 2809.
                        return v2727;
                    }
                }
            }
        }
        &InstructionData::Trap {
            opcode: ref v2161,
            code: ref v2162,
        } => {
            if let &Opcode::Trap = v2161 {
                let v2163 = constructor_udf(ctx, v2162);
                let v2164 = Some(v2163);
                // Rule at src\isa\riscv64\lower.isle line 2109.
                return v2164;
            }
        }
        &InstructionData::Unary {
            opcode: ref v608,
            arg: v609,
        } => {
            match v608 {
                &Opcode::Splat => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v1117 = C::def_inst(ctx, v609);
                        if let Some(v1118) = v1117 {
                            let v1119 = &C::inst_data_value(ctx, v1118);
                            if let &InstructionData::UnaryImm {
                                opcode: ref v2750,
                                imm: v2751,
                            } = v1119 {
                                if let &Opcode::Iconst = v2750 {
                                    let v2752 = C::u64_from_imm64(ctx, v2751);
                                    let v2753 = C::imm5_from_u64(ctx, v2752);
                                    if let Some(v2754) = v2753 {
                                        let v3 = C::value_type(ctx, v2);
                                        let v2741 = C::vstate_from_type(ctx, v3);
                                        let v2755 = constructor_rv_vmv_vi(ctx, v2754, v2741);
                                        let v2756 = constructor_output_vreg(ctx, v2755);
                                        let v2757 = Some(v2756);
                                        // Rule at src\isa\riscv64\lower.isle line 2838.
                                        return v2757;
                                    }
                                }
                            }
                        }
                        let v1263 = C::value_type(ctx, v609);
                        let v2745 = C::ty_int_ref_scalar_64_extract(ctx, v1263);
                        if let Some(v2746) = v2745 {
                            let v1092 = constructor_put_in_xreg(ctx, v609);
                            let v3 = C::value_type(ctx, v2);
                            let v2741 = C::vstate_from_type(ctx, v3);
                            let v2747 = constructor_rv_vmv_vx(ctx, v1092, v2741);
                            let v2748 = constructor_output_vreg(ctx, v2747);
                            let v2749 = Some(v2748);
                            // Rule at src\isa\riscv64\lower.isle line 2835.
                            return v2749;
                        }
                        let v2422 = C::ty_supported_float_full(ctx, v1263);
                        if let Some(v2423) = v2422 {
                            let v1096 = constructor_put_in_freg(ctx, v609);
                            let v3 = C::value_type(ctx, v2);
                            let v2741 = C::vstate_from_type(ctx, v3);
                            let v2742 = constructor_rv_vfmv_vf(ctx, v1096, v2741);
                            let v2743 = constructor_output_vreg(ctx, v2742);
                            let v2744 = Some(v2743);
                            // Rule at src\isa\riscv64\lower.isle line 2832.
                            return v2744;
                        }
                    }
                }
                &Opcode::VanyTrue => {
                    let v1263 = C::value_type(ctx, v609);
                    let v2800 = C::ty_supported_vec(ctx, v1263);
                    if let Some(v2801) = v2800 {
                        let v614 = constructor_put_in_vreg(ctx, v609);
                        let v2428 = constructor_put_in_vreg(ctx, v609);
                        let v204 = &constructor_unmasked(ctx);
                        let v2805 = C::vstate_from_type(ctx, v2801);
                        let v2811 = constructor_rv_vredmaxu_vs(ctx, v614, v2428, v204, v2805);
                        let v2812 = constructor_rv_vmv_xs(ctx, v2811, v2805);
                        let v2813 = constructor_rv_snez(ctx, v2812);
                        let v2814 = constructor_output_xreg(ctx, v2813);
                        let v2815 = Some(v2814);
                        // Rule at src\isa\riscv64\lower.isle line 2923.
                        return v2815;
                    }
                }
                &Opcode::VallTrue => {
                    let v1263 = C::value_type(ctx, v609);
                    let v2800 = C::ty_supported_vec(ctx, v1263);
                    if let Some(v2801) = v2800 {
                        let v2803 = C::i8_to_imm5(ctx, 1_i8);
                        if let Some(v2804) = v2803 {
                            let v2805 = C::vstate_from_type(ctx, v2801);
                            let v2806 = constructor_rv_vmv_vi(ctx, v2804, v2805);
                            let v2428 = constructor_put_in_vreg(ctx, v609);
                            let v204 = &constructor_unmasked(ctx);
                            let v2807 = constructor_rv_vredminu_vs(ctx, v2428, v2806, v204, v2805);
                            let v2808 = constructor_rv_vmv_xs(ctx, v2807, v2805);
                            let v2809 = constructor_output_xreg(ctx, v2808);
                            let v2810 = Some(v2809);
                            // Rule at src\isa\riscv64\lower.isle line 2909.
                            return v2810;
                        }
                    }
                }
                &Opcode::VhighBits => {
                    let v1263 = C::value_type(ctx, v609);
                    let v2800 = C::ty_supported_vec(ctx, v1263);
                    if let Some(v2801) = v2800 {
                        let v614 = constructor_put_in_vreg(ctx, v609);
                        let v1924 = C::zero_reg(ctx);
                        let v204 = &constructor_unmasked(ctx);
                        let v2805 = C::vstate_from_type(ctx, v2801);
                        let v2816 = constructor_rv_vmslt_vx(ctx, v614, v1924, v204, v2805);
                        let v2522 = C::vstate_from_type(ctx, I64X2);
                        let v2817 = constructor_rv_vmv_xs(ctx, v2816, v2522);
                        let v2818 = C::ty_lane_mask(ctx, v2801);
                        let v2819 = constructor_gen_andi(ctx, v2817, v2818);
                        let v2820 = constructor_output_xreg(ctx, v2819);
                        let v2821 = Some(v2820);
                        // Rule at src\isa\riscv64\lower.isle line 2939.
                        return v2821;
                    }
                }
                &Opcode::Ineg => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v614 = constructor_put_in_vreg(ctx, v609);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v615 = constructor_rv_vneg_v(ctx, v614, v204, v205);
                            let v616 = constructor_output_vreg(ctx, v615);
                            let v617 = Some(v616);
                            // Rule at src\isa\riscv64\lower.isle line 483.
                            return v617;
                        }
                        let v606 = C::ty_int(ctx, v3);
                        if let Some(v607) = v606 {
                            let v610 = C::put_in_regs(ctx, v609);
                            let v611 = constructor_neg(ctx, v607, v610);
                            let v612 = C::output(ctx, v611);
                            let v613 = Some(v612);
                            // Rule at src\isa\riscv64\lower.isle line 480.
                            return v613;
                        }
                    }
                }
                &Opcode::Iabs => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v614 = constructor_put_in_vreg(ctx, v609);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v615 = constructor_rv_vneg_v(ctx, v614, v204, v205);
                            let v1324 = constructor_put_in_vreg(ctx, v609);
                            let v2621 = constructor_rv_vmax_vv(ctx, v1324, v615, v204, v205);
                            let v2622 = constructor_output_vreg(ctx, v2621);
                            let v2623 = Some(v2622);
                            // Rule at src\isa\riscv64\lower.isle line 2695.
                            return v2623;
                        }
                        let v75 = C::ty_int_ref_scalar_64_extract(ctx, v3);
                        if let Some(v76) = v75 {
                            let v1207 = constructor_sext(ctx, v609);
                            let v2616 = constructor_rv_neg(ctx, v1207);
                            let v2617 = constructor_cmp_gt(ctx, v1207, v2616);
                            let v2618 = constructor_gen_select_xreg(ctx, v2617, v1207, v2616);
                            let v2619 = constructor_output_xreg(ctx, v2618);
                            let v2620 = Some(v2619);
                            // Rule at src\isa\riscv64\lower.isle line 2687.
                            return v2620;
                        }
                    }
                }
                &Opcode::Bnot => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v75 = C::ty_int_ref_scalar_64_extract(ctx, v3);
                        if let Some(v76) = v75 {
                            let v830 = C::has_zbb(ctx);
                            if v830 == true {
                                let v1117 = C::def_inst(ctx, v609);
                                if let Some(v1118) = v1117 {
                                    let v1119 = &C::inst_data_value(ctx, v1118);
                                    if let &InstructionData::Binary {
                                        opcode: ref v1120,
                                        args: ref v1121,
                                    } = v1119 {
                                        if let &Opcode::Bxor = v1120 {
                                            let v1122 = C::unpack_value_array_2(ctx, v1121);
                                            let v1125 = constructor_put_in_xreg(ctx, v1122.0);
                                            let v1126 = constructor_put_in_xreg(ctx, v1122.1);
                                            let v1127 = constructor_rv_xnor(ctx, v1125, v1126);
                                            let v1128 = constructor_output_xreg(ctx, v1127);
                                            let v1129 = Some(v1128);
                                            // Rule at src\isa\riscv64\lower.isle line 1029.
                                            return v1129;
                                        }
                                    }
                                }
                            }
                        }
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v614 = constructor_put_in_vreg(ctx, v609);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v1114 = constructor_rv_vnot_v(ctx, v614, v204, v205);
                            let v1115 = constructor_output_vreg(ctx, v1114);
                            let v1116 = Some(v1115);
                            // Rule at src\isa\riscv64\lower.isle line 1026.
                            return v1116;
                        }
                        let v794 = C::ty_reg_pair(ctx, v3);
                        if let Some(v795) = v794 {
                            let v610 = C::put_in_regs(ctx, v609);
                            let v1102 = C::value_regs_get(ctx, v610, 0x0_usize);
                            let v1103 = C::xreg_new(ctx, v1102);
                            let v1104 = constructor_rv_not(ctx, v1103);
                            let v1106 = C::put_in_regs(ctx, v609);
                            let v1107 = C::value_regs_get(ctx, v1106, 0x1_usize);
                            let v1108 = C::xreg_new(ctx, v1107);
                            let v1109 = constructor_rv_not(ctx, v1108);
                            let v1105 = C::xreg_to_reg(ctx, v1104);
                            let v1110 = C::xreg_to_reg(ctx, v1109);
                            let v1111 = C::value_regs(ctx, v1105, v1110);
                            let v1112 = C::output(ctx, v1111);
                            let v1113 = Some(v1112);
                            // Rule at src\isa\riscv64\lower.isle line 1021.
                            return v1113;
                        }
                        let v818 = C::ty_supported_float_size(ctx, v3);
                        if let Some(v819) = v818 {
                            let v1096 = constructor_put_in_freg(ctx, v609);
                            let v1097 = constructor_move_f_to_x(ctx, v1096, v819);
                            let v1098 = constructor_rv_not(ctx, v1097);
                            let v1099 = constructor_move_x_to_f(ctx, v1098, v819);
                            let v1100 = constructor_output_freg(ctx, v1099);
                            let v1101 = Some(v1100);
                            // Rule at src\isa\riscv64\lower.isle line 1018.
                            return v1101;
                        }
                        if let Some(v76) = v75 {
                            let v1092 = constructor_put_in_xreg(ctx, v609);
                            let v1093 = constructor_rv_not(ctx, v1092);
                            let v1094 = constructor_output_xreg(ctx, v1093);
                            let v1095 = Some(v1094);
                            // Rule at src\isa\riscv64\lower.isle line 1015.
                            return v1095;
                        }
                    }
                }
                &Opcode::Bitrev => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I128 {
                            let v610 = C::put_in_regs(ctx, v609);
                            let v1133 = C::value_regs_get(ctx, v610, 0x1_usize);
                            let v1134 = C::xreg_new(ctx, v1133);
                            let v1135 = constructor_gen_bitrev(ctx, I64, v1134);
                            let v1106 = C::put_in_regs(ctx, v609);
                            let v1137 = C::value_regs_get(ctx, v1106, 0x0_usize);
                            let v1138 = C::xreg_new(ctx, v1137);
                            let v1139 = constructor_gen_bitrev(ctx, I64, v1138);
                            let v1136 = C::xreg_to_reg(ctx, v1135);
                            let v1140 = C::xreg_to_reg(ctx, v1139);
                            let v1141 = C::value_regs(ctx, v1136, v1140);
                            let v1142 = C::output(ctx, v1141);
                            let v1143 = Some(v1142);
                            // Rule at src\isa\riscv64\lower.isle line 1038.
                            return v1143;
                        }
                        let v75 = C::ty_int_ref_scalar_64_extract(ctx, v3);
                        if let Some(v76) = v75 {
                            let v1092 = constructor_put_in_xreg(ctx, v609);
                            let v1130 = constructor_gen_bitrev(ctx, v76, v1092);
                            let v1131 = constructor_output_xreg(ctx, v1130);
                            let v1132 = Some(v1131);
                            // Rule at src\isa\riscv64\lower.isle line 1035.
                            return v1132;
                        }
                    }
                }
                &Opcode::Clz => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v830 = C::has_zbb(ctx);
                        if v830 == true {
                            let v3 = C::value_type(ctx, v2);
                            match v3 {
                                I32 => {
                                    let v1092 = constructor_put_in_xreg(ctx, v609);
                                    let v1201 = constructor_rv_clzw(ctx, v1092);
                                    let v1202 = constructor_output_xreg(ctx, v1201);
                                    let v1203 = Some(v1202);
                                    // Rule at src\isa\riscv64\lower.isle line 1140.
                                    return v1203;
                                }
                                I64 => {
                                    let v1092 = constructor_put_in_xreg(ctx, v609);
                                    let v1204 = constructor_rv_clz(ctx, v1092);
                                    let v1205 = constructor_output_xreg(ctx, v1204);
                                    let v1206 = Some(v1205);
                                    // Rule at src\isa\riscv64\lower.isle line 1144.
                                    return v1206;
                                }
                                _ => {}
                            }
                            let v699 = C::fits_in_16(ctx, v3);
                            if let Some(v700) = v699 {
                                let v1192 = constructor_zext(ctx, v609);
                                let v1193 = constructor_rv_clz(ctx, v1192);
                                let v1194 = C::ty_bits(ctx, v700);
                                let v1195 = C::u8_into_i32(ctx, v1194);
                                let v1197 = C::imm12_const_add(ctx, v1195, -64_i32);
                                let v1198 = constructor_rv_addi(ctx, v1193, v1197);
                                let v1199 = constructor_output_xreg(ctx, v1198);
                                let v1200 = Some(v1199);
                                // Rule at src\isa\riscv64\lower.isle line 1133.
                                return v1200;
                            }
                        }
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I128 {
                            let v610 = C::put_in_regs(ctx, v609);
                            let v1102 = C::value_regs_get(ctx, v610, 0x0_usize);
                            let v1103 = C::xreg_new(ctx, v1102);
                            let v1158 = C::put_in_regs(ctx, v609);
                            let v1159 = C::value_regs_get(ctx, v1158, 0x1_usize);
                            let v1160 = C::xreg_new(ctx, v1159);
                            let v1181 = constructor_gen_clz(ctx, v1160);
                            let v1182 = constructor_gen_clz(ctx, v1103);
                            let v1183 = constructor_cmp_eqz(ctx, v1160);
                            let v1184 = C::zero_reg(ctx);
                            let v1185 = constructor_gen_select_xreg(ctx, v1183, v1182, v1184);
                            let v1186 = constructor_rv_add(ctx, v1181, v1185);
                            let v1188 = constructor_imm(ctx, I64, 0x0_u64);
                            let v1187 = C::xreg_to_reg(ctx, v1186);
                            let v1189 = C::value_regs(ctx, v1187, v1188);
                            let v1190 = C::output(ctx, v1189);
                            let v1191 = Some(v1190);
                            // Rule at src\isa\riscv64\lower.isle line 1123.
                            return v1191;
                        }
                        let v789 = C::fits_in_64(ctx, v3);
                        if let Some(v790) = v789 {
                            let v1092 = constructor_put_in_xreg(ctx, v609);
                            let v1177 = true;
                            let v1178 = constructor_gen_cltz(ctx, v1177, v1092, v790);
                            let v1179 = constructor_output_xreg(ctx, v1178);
                            let v1180 = Some(v1179);
                            // Rule at src\isa\riscv64\lower.isle line 1120.
                            return v1180;
                        }
                    }
                }
                &Opcode::Cls => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I128 {
                            let v610 = C::put_in_regs(ctx, v609);
                            let v1102 = C::value_regs_get(ctx, v610, 0x0_usize);
                            let v1103 = C::xreg_new(ctx, v1102);
                            let v1158 = C::put_in_regs(ctx, v609);
                            let v1159 = C::value_regs_get(ctx, v1158, 0x1_usize);
                            let v1160 = C::xreg_new(ctx, v1159);
                            let v1219 = constructor_cmp_ltz(ctx, v1160);
                            let v1220 = constructor_rv_not(ctx, v1103);
                            let v1221 = constructor_gen_select_xreg(ctx, v1219, v1220, v1103);
                            let v1222 = constructor_cmp_ltz(ctx, v1160);
                            let v1223 = constructor_rv_not(ctx, v1160);
                            let v1224 = constructor_gen_select_xreg(ctx, v1222, v1223, v1160);
                            let v1225 = constructor_gen_clz(ctx, v1224);
                            let v1226 = constructor_gen_clz(ctx, v1221);
                            let v1227 = constructor_cmp_eqz(ctx, v1224);
                            let v1228 = C::zero_reg(ctx);
                            let v1229 = constructor_gen_select_xreg(ctx, v1227, v1226, v1228);
                            let v1230 = constructor_rv_add(ctx, v1225, v1229);
                            let v1232 = C::imm12_const(ctx, -1_i32);
                            let v1233 = constructor_rv_addi(ctx, v1230, v1232);
                            let v1235 = constructor_imm(ctx, I64, 0x0_u64);
                            let v1234 = C::xreg_to_reg(ctx, v1233);
                            let v1236 = C::value_regs(ctx, v1234, v1235);
                            let v1237 = C::output(ctx, v1236);
                            let v1238 = Some(v1237);
                            // Rule at src\isa\riscv64\lower.isle line 1168.
                            return v1238;
                        }
                        let v789 = C::fits_in_64(ctx, v3);
                        if let Some(v790) = v789 {
                            let v1207 = constructor_sext(ctx, v609);
                            let v1208 = constructor_cmp_ltz(ctx, v1207);
                            let v1209 = constructor_rv_not(ctx, v1207);
                            let v1210 = constructor_gen_select_xreg(ctx, v1208, v1209, v1207);
                            let v1211 = constructor_gen_clz(ctx, v1210);
                            let v1212 = C::ty_bits(ctx, v790);
                            let v1213 = C::u8_into_i32(ctx, v1212);
                            let v1215 = C::imm12_const_add(ctx, v1213, -65_i32);
                            let v1216 = constructor_rv_addi(ctx, v1211, v1215);
                            let v1217 = constructor_output_xreg(ctx, v1216);
                            let v1218 = Some(v1217);
                            // Rule at src\isa\riscv64\lower.isle line 1157.
                            return v1218;
                        }
                    }
                }
                &Opcode::Ctz => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I128 {
                            let v610 = C::put_in_regs(ctx, v609);
                            let v1102 = C::value_regs_get(ctx, v610, 0x0_usize);
                            let v1103 = C::xreg_new(ctx, v1102);
                            let v1158 = C::put_in_regs(ctx, v609);
                            let v1159 = C::value_regs_get(ctx, v1158, 0x1_usize);
                            let v1160 = C::xreg_new(ctx, v1159);
                            let v1161 = C::xreg_to_reg(ctx, v1160);
                            let v1162 = constructor_lower_ctz(ctx, I64, v1161);
                            let v1163 = C::xreg_new(ctx, v1162);
                            let v1164 = C::xreg_to_reg(ctx, v1103);
                            let v1165 = constructor_lower_ctz(ctx, I64, v1164);
                            let v1166 = C::xreg_new(ctx, v1165);
                            let v1167 = constructor_cmp_eqz(ctx, v1103);
                            let v1168 = C::zero_reg(ctx);
                            let v1169 = constructor_gen_select_xreg(ctx, v1167, v1163, v1168);
                            let v1170 = constructor_rv_add(ctx, v1166, v1169);
                            let v1173 = constructor_imm(ctx, I64, 0x0_u64);
                            let v1171 = C::xreg_to_reg(ctx, v1170);
                            let v1174 = C::value_regs(ctx, v1171, v1173);
                            let v1175 = C::output(ctx, v1174);
                            let v1176 = Some(v1175);
                            // Rule at src\isa\riscv64\lower.isle line 1108.
                            return v1176;
                        }
                        let v789 = C::fits_in_64(ctx, v3);
                        if let Some(v790) = v789 {
                            let v1154 = C::put_in_reg(ctx, v609);
                            let v1155 = constructor_lower_ctz(ctx, v790, v1154);
                            let v1156 = constructor_output_reg(ctx, v1155);
                            let v1157 = Some(v1156);
                            // Rule at src\isa\riscv64\lower.isle line 1105.
                            return v1157;
                        }
                    }
                }
                &Opcode::Bswap => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        if v3 == I128 {
                            let v610 = C::put_in_regs(ctx, v609);
                            let v1133 = C::value_regs_get(ctx, v610, 0x1_usize);
                            let v1134 = C::xreg_new(ctx, v1133);
                            let v1147 = constructor_gen_bswap(ctx, I64, v1134);
                            let v1106 = C::put_in_regs(ctx, v609);
                            let v1137 = C::value_regs_get(ctx, v1106, 0x0_usize);
                            let v1138 = C::xreg_new(ctx, v1137);
                            let v1149 = constructor_gen_bswap(ctx, I64, v1138);
                            let v1148 = C::xreg_to_reg(ctx, v1147);
                            let v1150 = C::xreg_to_reg(ctx, v1149);
                            let v1151 = C::value_regs(ctx, v1148, v1150);
                            let v1152 = C::output(ctx, v1151);
                            let v1153 = Some(v1152);
                            // Rule at src\isa\riscv64\lower.isle line 1064.
                            return v1153;
                        }
                        let v789 = C::fits_in_64(ctx, v3);
                        if let Some(v790) = v789 {
                            let v809 = C::ty_int(ctx, v790);
                            if let Some(v810) = v809 {
                                let v1092 = constructor_put_in_xreg(ctx, v609);
                                let v1144 = constructor_gen_bswap(ctx, v810, v1092);
                                let v1145 = constructor_output_xreg(ctx, v1144);
                                let v1146 = Some(v1145);
                                // Rule at src\isa\riscv64\lower.isle line 1061.
                                return v1146;
                            }
                        }
                    }
                }
                &Opcode::Popcnt => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v1310 = constructor_u64_to_uimm5(ctx, 0x1_u64);
                            if let Some(v1311) = v1310 {
                                let v1313 = constructor_u64_to_uimm5(ctx, 0x2_u64);
                                if let Some(v1314) = v1313 {
                                    let v1316 = constructor_u64_to_uimm5(ctx, 0x4_u64);
                                    if let Some(v1317) = v1316 {
                                        let v1318 = C::lane_type(ctx, v12);
                                        let v1320 = C::ty_mask(ctx, v1318);
                                        let v1321 = C::u64_and(ctx, 0x5555555555555555_u64, v1320);
                                        let v1322 = constructor_imm(ctx, v1318, v1321);
                                        let v1323 = C::xreg_new(ctx, v1322);
                                        let v1324 = constructor_put_in_vreg(ctx, v609);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v1325 = constructor_rv_vsrl_vi(ctx, v1324, v1311, v204, v205);
                                        let v1326 = constructor_rv_vand_vx(ctx, v1325, v1323, v204, v205);
                                        let v1327 = constructor_put_in_vreg(ctx, v609);
                                        let v1328 = constructor_rv_vsub_vv(ctx, v1327, v1326, v204, v205);
                                        let v1330 = C::u64_and(ctx, 0x3333333333333333_u64, v1320);
                                        let v1331 = constructor_imm(ctx, v1318, v1330);
                                        let v1332 = C::xreg_new(ctx, v1331);
                                        let v1333 = constructor_rv_vsrl_vi(ctx, v1328, v1314, v204, v205);
                                        let v1334 = constructor_rv_vand_vx(ctx, v1333, v1332, v204, v205);
                                        let v1335 = constructor_rv_vand_vx(ctx, v1328, v1332, v204, v205);
                                        let v1336 = constructor_rv_vadd_vv(ctx, v1335, v1334, v204, v205);
                                        let v1338 = C::u64_and(ctx, 0xf0f0f0f0f0f0f0f_u64, v1320);
                                        let v1339 = constructor_imm(ctx, v1318, v1338);
                                        let v1340 = C::xreg_new(ctx, v1339);
                                        let v1341 = constructor_rv_vsrl_vi(ctx, v1336, v1317, v204, v205);
                                        let v1342 = constructor_rv_vadd_vv(ctx, v1336, v1341, v204, v205);
                                        let v1343 = constructor_rv_vand_vx(ctx, v1342, v1340, v204, v205);
                                        let v1345 = C::u64_and(ctx, 0x101010101010101_u64, v1320);
                                        let v1346 = constructor_imm(ctx, v1318, v1345);
                                        let v1347 = C::xreg_new(ctx, v1346);
                                        let v1348 = constructor_rv_vmul_vx(ctx, v1343, v1347, v204, v205);
                                        let v1349 = C::ty_bits(ctx, v1318);
                                        let v1350 = C::u8_into_u64(ctx, v1349);
                                        let v1352 = C::u64_wrapping_sub(ctx, v1350, 0x8_u64);
                                        let v1353 = constructor_imm(ctx, I64, v1352);
                                        let v1354 = C::xreg_new(ctx, v1353);
                                        let v1355 = constructor_rv_vsrl_vx(ctx, v1348, v1354, v204, v205);
                                        let v1356 = constructor_output_vreg(ctx, v1355);
                                        let v1357 = Some(v1356);
                                        // Rule at src\isa\riscv64\lower.isle line 1259.
                                        return v1357;
                                    }
                                }
                            }
                        }
                        let v830 = C::has_zbb(ctx);
                        if v830 == true {
                            match v3 {
                                I32 => {
                                    let v1092 = constructor_put_in_xreg(ctx, v609);
                                    let v1296 = constructor_rv_cpopw(ctx, v1092);
                                    let v1297 = constructor_output_xreg(ctx, v1296);
                                    let v1298 = Some(v1297);
                                    // Rule at src\isa\riscv64\lower.isle line 1234.
                                    return v1298;
                                }
                                I128 => {
                                    let v610 = C::put_in_regs(ctx, v609);
                                    let v1102 = C::value_regs_get(ctx, v610, 0x0_usize);
                                    let v1103 = C::xreg_new(ctx, v1102);
                                    let v1299 = constructor_rv_cpop(ctx, v1103);
                                    let v1300 = C::value_regs_get(ctx, v610, 0x1_usize);
                                    let v1301 = C::xreg_new(ctx, v1300);
                                    let v1302 = constructor_rv_cpop(ctx, v1301);
                                    let v1303 = constructor_rv_add(ctx, v1299, v1302);
                                    let v1305 = constructor_imm(ctx, I64, 0x0_u64);
                                    let v1304 = C::xreg_to_reg(ctx, v1303);
                                    let v1306 = C::value_regs(ctx, v1304, v1305);
                                    let v1307 = C::output(ctx, v1306);
                                    let v1308 = Some(v1307);
                                    // Rule at src\isa\riscv64\lower.isle line 1238.
                                    return v1308;
                                }
                                _ => {}
                            }
                            let v789 = C::fits_in_64(ctx, v3);
                            if let Some(v790) = v789 {
                                let v1192 = constructor_zext(ctx, v609);
                                let v1293 = constructor_rv_cpop(ctx, v1192);
                                let v1294 = constructor_output_xreg(ctx, v1293);
                                let v1295 = Some(v1294);
                                // Rule at src\isa\riscv64\lower.isle line 1230.
                                return v1295;
                            }
                        }
                        if v3 == I128 {
                            let v610 = C::put_in_regs(ctx, v609);
                            let v1102 = C::value_regs_get(ctx, v610, 0x0_usize);
                            let v1103 = C::xreg_new(ctx, v1102);
                            let v1281 = constructor_gen_popcnt(ctx, v1103);
                            let v1282 = C::xreg_new(ctx, v1281);
                            let v1283 = C::value_regs_get(ctx, v610, 0x1_usize);
                            let v1284 = C::xreg_new(ctx, v1283);
                            let v1285 = constructor_gen_popcnt(ctx, v1284);
                            let v1286 = C::xreg_new(ctx, v1285);
                            let v1287 = constructor_rv_add(ctx, v1282, v1286);
                            let v1289 = constructor_imm(ctx, I64, 0x0_u64);
                            let v1288 = C::xreg_to_reg(ctx, v1287);
                            let v1290 = C::value_regs(ctx, v1288, v1289);
                            let v1291 = C::output(ctx, v1290);
                            let v1292 = Some(v1291);
                            // Rule at src\isa\riscv64\lower.isle line 1222.
                            return v1292;
                        }
                        let v789 = C::fits_in_64(ctx, v3);
                        if let Some(v790) = v789 {
                            let v1192 = constructor_zext(ctx, v609);
                            let v1278 = constructor_gen_popcnt(ctx, v1192);
                            let v1279 = constructor_output_reg(ctx, v1278);
                            let v1280 = Some(v1279);
                            // Rule at src\isa\riscv64\lower.isle line 1219.
                            return v1280;
                        }
                    }
                }
                &Opcode::Sqrt => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v614 = constructor_put_in_vreg(ctx, v609);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v1705 = constructor_rv_vfsqrt_v(ctx, v614, v204, v205);
                            let v1706 = constructor_output_vreg(ctx, v1705);
                            let v1707 = Some(v1706);
                            // Rule at src\isa\riscv64\lower.isle line 1666.
                            return v1707;
                        }
                        let v1659 = C::ty_supported_float_full(ctx, v3);
                        if let Some(v1660) = v1659 {
                            let v1096 = constructor_put_in_freg(ctx, v609);
                            let v1702 = constructor_rv_fsqrt(ctx, v1660, &FRM::RNE, v1096);
                            let v1703 = constructor_output_freg(ctx, v1702);
                            let v1704 = Some(v1703);
                            // Rule at src\isa\riscv64\lower.isle line 1663.
                            return v1704;
                        }
                    }
                }
                &Opcode::Fneg => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v614 = constructor_put_in_vreg(ctx, v609);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v1670 = constructor_rv_vfneg_v(ctx, v614, v204, v205);
                            let v1671 = constructor_output_vreg(ctx, v1670);
                            let v1672 = Some(v1671);
                            // Rule at src\isa\riscv64\lower.isle line 1587.
                            return v1672;
                        }
                        let v1659 = C::ty_supported_float_full(ctx, v3);
                        if let Some(v1660) = v1659 {
                            let v1096 = constructor_put_in_freg(ctx, v609);
                            let v1667 = constructor_rv_fneg(ctx, v1660, v1096);
                            let v1668 = constructor_output_freg(ctx, v1667);
                            let v1669 = Some(v1668);
                            // Rule at src\isa\riscv64\lower.isle line 1584.
                            return v1669;
                        }
                    }
                }
                &Opcode::Fabs => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v614 = constructor_put_in_vreg(ctx, v609);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v1664 = constructor_rv_vfabs_v(ctx, v614, v204, v205);
                            let v1665 = constructor_output_vreg(ctx, v1664);
                            let v1666 = Some(v1665);
                            // Rule at src\isa\riscv64\lower.isle line 1580.
                            return v1666;
                        }
                        let v1659 = C::ty_supported_float_full(ctx, v3);
                        if let Some(v1660) = v1659 {
                            let v1096 = constructor_put_in_freg(ctx, v609);
                            let v1661 = constructor_rv_fabs(ctx, v1660, v1096);
                            let v1662 = constructor_output_freg(ctx, v1661);
                            let v1663 = Some(v1662);
                            // Rule at src\isa\riscv64\lower.isle line 1577.
                            return v1663;
                        }
                    }
                }
                &Opcode::Ceil => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v614 = constructor_put_in_vreg(ctx, v609);
                            let v2536 = constructor_gen_vec_round(ctx, v614, &FRM::RUP, v12);
                            let v2537 = constructor_output_vreg(ctx, v2536);
                            let v2538 = Some(v2537);
                            // Rule at src\isa\riscv64\lower.isle line 2609.
                            return v2538;
                        }
                        let v1659 = C::ty_supported_float_full(ctx, v3);
                        if let Some(v1660) = v1659 {
                            let v1096 = constructor_put_in_freg(ctx, v609);
                            let v2533 = constructor_gen_float_round(ctx, &FRM::RUP, v1096, v1660);
                            let v2534 = constructor_output_freg(ctx, v2533);
                            let v2535 = Some(v2534);
                            // Rule at src\isa\riscv64\lower.isle line 2606.
                            return v2535;
                        }
                    }
                }
                &Opcode::Floor => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v614 = constructor_put_in_vreg(ctx, v609);
                            let v2543 = constructor_gen_vec_round(ctx, v614, &FRM::RDN, v12);
                            let v2544 = constructor_output_vreg(ctx, v2543);
                            let v2545 = Some(v2544);
                            // Rule at src\isa\riscv64\lower.isle line 2616.
                            return v2545;
                        }
                        let v1659 = C::ty_supported_float_full(ctx, v3);
                        if let Some(v1660) = v1659 {
                            let v1096 = constructor_put_in_freg(ctx, v609);
                            let v2540 = constructor_gen_float_round(ctx, &FRM::RDN, v1096, v1660);
                            let v2541 = constructor_output_freg(ctx, v2540);
                            let v2542 = Some(v2541);
                            // Rule at src\isa\riscv64\lower.isle line 2613.
                            return v2542;
                        }
                    }
                }
                &Opcode::Trunc => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v614 = constructor_put_in_vreg(ctx, v609);
                            let v2550 = constructor_gen_vec_round(ctx, v614, &FRM::RTZ, v12);
                            let v2551 = constructor_output_vreg(ctx, v2550);
                            let v2552 = Some(v2551);
                            // Rule at src\isa\riscv64\lower.isle line 2623.
                            return v2552;
                        }
                        let v1659 = C::ty_supported_float_full(ctx, v3);
                        if let Some(v1660) = v1659 {
                            let v1096 = constructor_put_in_freg(ctx, v609);
                            let v2547 = constructor_gen_float_round(ctx, &FRM::RTZ, v1096, v1660);
                            let v2548 = constructor_output_freg(ctx, v2547);
                            let v2549 = Some(v2548);
                            // Rule at src\isa\riscv64\lower.isle line 2620.
                            return v2549;
                        }
                    }
                }
                &Opcode::Nearest => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v614 = constructor_put_in_vreg(ctx, v609);
                            let v2556 = constructor_gen_vec_round(ctx, v614, &FRM::RNE, v12);
                            let v2557 = constructor_output_vreg(ctx, v2556);
                            let v2558 = Some(v2557);
                            // Rule at src\isa\riscv64\lower.isle line 2630.
                            return v2558;
                        }
                        let v1659 = C::ty_supported_float_full(ctx, v3);
                        if let Some(v1660) = v1659 {
                            let v1096 = constructor_put_in_freg(ctx, v609);
                            let v2553 = constructor_gen_float_round(ctx, &FRM::RNE, v1096, v1660);
                            let v2554 = constructor_output_freg(ctx, v2553);
                            let v2555 = Some(v2554);
                            // Rule at src\isa\riscv64\lower.isle line 2627.
                            return v2555;
                        }
                    }
                }
                &Opcode::ScalarToVector => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v2956 = C::i64_from_iconst(ctx, v609);
                            if let Some(v2957) = v2956 {
                                let v2958 = C::imm5_from_i64(ctx, v2957);
                                if let Some(v2959) = v2958 {
                                    let v2943 = C::zero_reg(ctx);
                                    let v205 = C::vstate_from_type(ctx, v12);
                                    let v2944 = constructor_rv_vmv_vx(ctx, v2943, v205);
                                    let v2951 = constructor_gen_vec_mask(ctx, 0x1_u64);
                                    let v2960 = constructor_rv_vmerge_vim(ctx, v2944, v2959, v2951, v205);
                                    let v2961 = constructor_output_vreg(ctx, v2960);
                                    let v2962 = Some(v2961);
                                    // Rule at src\isa\riscv64\lower.isle line 3094.
                                    return v2962;
                                }
                            }
                            let v871 = C::ty_vector_not_float(ctx, v12);
                            if let Some(v872) = v871 {
                                let v2943 = C::zero_reg(ctx);
                                let v205 = C::vstate_from_type(ctx, v12);
                                let v2944 = constructor_rv_vmv_vx(ctx, v2943, v205);
                                let v2951 = constructor_gen_vec_mask(ctx, 0x1_u64);
                                let v2952 = constructor_put_in_xreg(ctx, v609);
                                let v2953 = constructor_rv_vmerge_vxm(ctx, v2944, v2952, v2951, v205);
                                let v2954 = constructor_output_vreg(ctx, v2953);
                                let v2955 = Some(v2954);
                                // Rule at src\isa\riscv64\lower.isle line 3088.
                                return v2955;
                            }
                            let v2941 = C::ty_vector_float(ctx, v12);
                            if let Some(v2942) = v2941 {
                                let v2943 = C::zero_reg(ctx);
                                let v205 = C::vstate_from_type(ctx, v12);
                                let v2944 = constructor_rv_vmv_vx(ctx, v2943, v205);
                                let v2945 = constructor_put_in_freg(ctx, v609);
                                let v2946 = constructor_rv_vfmv_sf(ctx, v2945, v205);
                                let v2947 = constructor_gen_vec_mask(ctx, 0x1_u64);
                                let v2948 = constructor_rv_vmerge_vvm(ctx, v2944, v2946, v2947, v205);
                                let v2949 = constructor_output_vreg(ctx, v2948);
                                let v2950 = Some(v2949);
                                // Rule at src\isa\riscv64\lower.isle line 3081.
                                return v2950;
                            }
                        }
                    }
                }
                &Opcode::Bmask => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v2597 = constructor_lower_bmask(ctx, v609, v3);
                        let v2598 = C::output(ctx, v2597);
                        let v2599 = Some(v2598);
                        // Rule at src\isa\riscv64\lower.isle line 2662.
                        return v2599;
                    }
                }
                &Opcode::Ireduce => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v610 = C::put_in_regs(ctx, v609);
                        let v1102 = C::value_regs_get(ctx, v610, 0x0_usize);
                        let v1807 = constructor_output_reg(ctx, v1102);
                        let v1808 = Some(v1807);
                        // Rule at src\isa\riscv64\lower.isle line 1761.
                        return v1808;
                    }
                }
                &Opcode::SwidenLow => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v1117 = C::def_inst(ctx, v609);
                            if let Some(v1118) = v1117 {
                                let v1119 = &C::inst_data_value(ctx, v1118);
                                if let &InstructionData::Unary {
                                    opcode: ref v2857,
                                    arg: v2858,
                                } = v1119 {
                                    if let &Opcode::SwidenLow = v2857 {
                                        let v2871 = C::def_inst(ctx, v2858);
                                        if let Some(v2872) = v2871 {
                                            let v2873 = &C::inst_data_value(ctx, v2872);
                                            if let &InstructionData::Unary {
                                                opcode: ref v2874,
                                                arg: v2875,
                                            } = v2873 {
                                                if let &Opcode::SwidenLow = v2874 {
                                                    let v2881 = constructor_put_in_vreg(ctx, v2875);
                                                    let v204 = &constructor_unmasked(ctx);
                                                    let v205 = C::vstate_from_type(ctx, v12);
                                                    let v2902 = constructor_rv_vsext_vf8(ctx, v2881, v204, v205);
                                                    let v2903 = constructor_output_vreg(ctx, v2902);
                                                    let v2904 = Some(v2903);
                                                    // Rule at src\isa\riscv64\lower.isle line 3012.
                                                    return v2904;
                                                }
                                            }
                                        }
                                        let v2865 = constructor_put_in_vreg(ctx, v2858);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v2899 = constructor_rv_vsext_vf4(ctx, v2865, v204, v205);
                                        let v2900 = constructor_output_vreg(ctx, v2899);
                                        let v2901 = Some(v2900);
                                        // Rule at src\isa\riscv64\lower.isle line 3009.
                                        return v2901;
                                    }
                                }
                            }
                            let v614 = constructor_put_in_vreg(ctx, v609);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v2896 = constructor_rv_vsext_vf2(ctx, v614, v204, v205);
                            let v2897 = constructor_output_vreg(ctx, v2896);
                            let v2898 = Some(v2897);
                            // Rule at src\isa\riscv64\lower.isle line 3006.
                            return v2898;
                        }
                    }
                }
                &Opcode::SwidenHigh => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v1117 = C::def_inst(ctx, v609);
                            if let Some(v1118) = v1117 {
                                let v1119 = &C::inst_data_value(ctx, v1118);
                                if let &InstructionData::Unary {
                                    opcode: ref v2857,
                                    arg: v2858,
                                } = v1119 {
                                    if let &Opcode::SwidenHigh = v2857 {
                                        let v2871 = C::def_inst(ctx, v2858);
                                        if let Some(v2872) = v2871 {
                                            let v2873 = &C::inst_data_value(ctx, v2872);
                                            if let &InstructionData::Unary {
                                                opcode: ref v2874,
                                                arg: v2875,
                                            } = v2873 {
                                                if let &Opcode::SwidenHigh = v2874 {
                                                    let v2876 = C::value_type(ctx, v2875);
                                                    let v2877 = C::ty_lane_count(ctx, v2876);
                                                    let v2861 = C::ty_lane_count(ctx, v12);
                                                    let v2878 = C::u64_wrapping_sub(ctx, v2877, v2861);
                                                    let v2879 = C::uimm5_from_u64(ctx, v2878);
                                                    if let Some(v2880) = v2879 {
                                                        let v2881 = constructor_put_in_vreg(ctx, v2875);
                                                        let v204 = &constructor_unmasked(ctx);
                                                        let v2882 = C::vstate_from_type(ctx, v2876);
                                                        let v2883 = constructor_rv_vslidedown_vi(ctx, v2881, v2880, v204, v2882);
                                                        let v205 = C::vstate_from_type(ctx, v12);
                                                        let v2884 = constructor_rv_vsext_vf8(ctx, v2883, v204, v205);
                                                        let v2885 = constructor_output_vreg(ctx, v2884);
                                                        let v2886 = Some(v2885);
                                                        // Rule at src\isa\riscv64\lower.isle line 2986.
                                                        return v2886;
                                                    }
                                                }
                                            }
                                        }
                                        let v2859 = C::value_type(ctx, v2858);
                                        let v2860 = C::ty_lane_count(ctx, v2859);
                                        let v2861 = C::ty_lane_count(ctx, v12);
                                        let v2862 = C::u64_wrapping_sub(ctx, v2860, v2861);
                                        let v2863 = C::uimm5_from_u64(ctx, v2862);
                                        if let Some(v2864) = v2863 {
                                            let v2865 = constructor_put_in_vreg(ctx, v2858);
                                            let v204 = &constructor_unmasked(ctx);
                                            let v2866 = C::vstate_from_type(ctx, v2859);
                                            let v2867 = constructor_rv_vslidedown_vi(ctx, v2865, v2864, v204, v2866);
                                            let v205 = C::vstate_from_type(ctx, v12);
                                            let v2868 = constructor_rv_vsext_vf4(ctx, v2867, v204, v205);
                                            let v2869 = constructor_output_vreg(ctx, v2868);
                                            let v2870 = Some(v2869);
                                            // Rule at src\isa\riscv64\lower.isle line 2982.
                                            return v2870;
                                        }
                                    }
                                }
                            }
                            let v614 = constructor_put_in_vreg(ctx, v609);
                            let v1263 = C::value_type(ctx, v609);
                            let v2853 = constructor_gen_slidedown_half(ctx, v1263, v614);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v2854 = constructor_rv_vsext_vf2(ctx, v2853, v204, v205);
                            let v2855 = constructor_output_vreg(ctx, v2854);
                            let v2856 = Some(v2855);
                            // Rule at src\isa\riscv64\lower.isle line 2979.
                            return v2856;
                        }
                    }
                }
                &Opcode::UwidenLow => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v1117 = C::def_inst(ctx, v609);
                            if let Some(v1118) = v1117 {
                                let v1119 = &C::inst_data_value(ctx, v1118);
                                if let &InstructionData::Unary {
                                    opcode: ref v2857,
                                    arg: v2858,
                                } = v1119 {
                                    if let &Opcode::UwidenLow = v2857 {
                                        let v2871 = C::def_inst(ctx, v2858);
                                        if let Some(v2872) = v2871 {
                                            let v2873 = &C::inst_data_value(ctx, v2872);
                                            if let &InstructionData::Unary {
                                                opcode: ref v2874,
                                                arg: v2875,
                                            } = v2873 {
                                                if let &Opcode::UwidenLow = v2874 {
                                                    let v2881 = constructor_put_in_vreg(ctx, v2875);
                                                    let v204 = &constructor_unmasked(ctx);
                                                    let v205 = C::vstate_from_type(ctx, v12);
                                                    let v2911 = constructor_rv_vzext_vf8(ctx, v2881, v204, v205);
                                                    let v2912 = constructor_output_vreg(ctx, v2911);
                                                    let v2913 = Some(v2912);
                                                    // Rule at src\isa\riscv64\lower.isle line 3023.
                                                    return v2913;
                                                }
                                            }
                                        }
                                        let v2865 = constructor_put_in_vreg(ctx, v2858);
                                        let v204 = &constructor_unmasked(ctx);
                                        let v205 = C::vstate_from_type(ctx, v12);
                                        let v2908 = constructor_rv_vzext_vf4(ctx, v2865, v204, v205);
                                        let v2909 = constructor_output_vreg(ctx, v2908);
                                        let v2910 = Some(v2909);
                                        // Rule at src\isa\riscv64\lower.isle line 3020.
                                        return v2910;
                                    }
                                }
                            }
                            let v614 = constructor_put_in_vreg(ctx, v609);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v2905 = constructor_rv_vzext_vf2(ctx, v614, v204, v205);
                            let v2906 = constructor_output_vreg(ctx, v2905);
                            let v2907 = Some(v2906);
                            // Rule at src\isa\riscv64\lower.isle line 3017.
                            return v2907;
                        }
                    }
                }
                &Opcode::UwidenHigh => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v1117 = C::def_inst(ctx, v609);
                            if let Some(v1118) = v1117 {
                                let v1119 = &C::inst_data_value(ctx, v1118);
                                if let &InstructionData::Unary {
                                    opcode: ref v2857,
                                    arg: v2858,
                                } = v1119 {
                                    if let &Opcode::UwidenHigh = v2857 {
                                        let v2871 = C::def_inst(ctx, v2858);
                                        if let Some(v2872) = v2871 {
                                            let v2873 = &C::inst_data_value(ctx, v2872);
                                            if let &InstructionData::Unary {
                                                opcode: ref v2874,
                                                arg: v2875,
                                            } = v2873 {
                                                if let &Opcode::UwidenHigh = v2874 {
                                                    let v2876 = C::value_type(ctx, v2875);
                                                    let v2877 = C::ty_lane_count(ctx, v2876);
                                                    let v2861 = C::ty_lane_count(ctx, v12);
                                                    let v2878 = C::u64_wrapping_sub(ctx, v2877, v2861);
                                                    let v2879 = C::uimm5_from_u64(ctx, v2878);
                                                    if let Some(v2880) = v2879 {
                                                        let v2881 = constructor_put_in_vreg(ctx, v2875);
                                                        let v204 = &constructor_unmasked(ctx);
                                                        let v2882 = C::vstate_from_type(ctx, v2876);
                                                        let v2883 = constructor_rv_vslidedown_vi(ctx, v2881, v2880, v204, v2882);
                                                        let v205 = C::vstate_from_type(ctx, v12);
                                                        let v2893 = constructor_rv_vzext_vf8(ctx, v2883, v204, v205);
                                                        let v2894 = constructor_output_vreg(ctx, v2893);
                                                        let v2895 = Some(v2894);
                                                        // Rule at src\isa\riscv64\lower.isle line 3000.
                                                        return v2895;
                                                    }
                                                }
                                            }
                                        }
                                        let v2859 = C::value_type(ctx, v2858);
                                        let v2860 = C::ty_lane_count(ctx, v2859);
                                        let v2861 = C::ty_lane_count(ctx, v12);
                                        let v2862 = C::u64_wrapping_sub(ctx, v2860, v2861);
                                        let v2863 = C::uimm5_from_u64(ctx, v2862);
                                        if let Some(v2864) = v2863 {
                                            let v2865 = constructor_put_in_vreg(ctx, v2858);
                                            let v204 = &constructor_unmasked(ctx);
                                            let v2866 = C::vstate_from_type(ctx, v2859);
                                            let v2867 = constructor_rv_vslidedown_vi(ctx, v2865, v2864, v204, v2866);
                                            let v205 = C::vstate_from_type(ctx, v12);
                                            let v2890 = constructor_rv_vzext_vf4(ctx, v2867, v204, v205);
                                            let v2891 = constructor_output_vreg(ctx, v2890);
                                            let v2892 = Some(v2891);
                                            // Rule at src\isa\riscv64\lower.isle line 2996.
                                            return v2892;
                                        }
                                    }
                                }
                            }
                            let v614 = constructor_put_in_vreg(ctx, v609);
                            let v1263 = C::value_type(ctx, v609);
                            let v2853 = constructor_gen_slidedown_half(ctx, v1263, v614);
                            let v204 = &constructor_unmasked(ctx);
                            let v205 = C::vstate_from_type(ctx, v12);
                            let v2887 = constructor_rv_vzext_vf2(ctx, v2853, v204, v205);
                            let v2888 = constructor_output_vreg(ctx, v2887);
                            let v2889 = Some(v2888);
                            // Rule at src\isa\riscv64\lower.isle line 2993.
                            return v2889;
                        }
                    }
                }
                &Opcode::Uextend => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v789 = C::fits_in_64(ctx, v3);
                        if let Some(v790) = v789 {
                            let v1117 = C::def_inst(ctx, v609);
                            if let Some(v1118) = v1117 {
                                let v1119 = &C::inst_data_value(ctx, v1118);
                                if let &InstructionData::Load {
                                    opcode: ref v1246,
                                    arg: v1247,
                                    flags: v1248,
                                    offset: v1249,
                                } = v1119 {
                                    if let &Opcode::Load = v1246 {
                                        let v1250 = C::little_or_native_endian(ctx, v1248);
                                        if let Some(v1251) = v1250 {
                                            let v1252 = C::sinkable_inst(ctx, v609);
                                            if let Some(v1253) = v1252 {
                                                let v1254 = C::first_result(ctx, v1253);
                                                if let Some(v1255) = v1254 {
                                                    let v1257 = C::offset32_to_i32(ctx, v1249);
                                                    let v1258 = constructor_amode(ctx, v1247, v1257);
                                                    let v1256 = C::value_type(ctx, v1255);
                                                    let v1259 = &constructor_uextend_load_op(ctx, v1256);
                                                    let v1260 = constructor_gen_sunk_load(ctx, v1253, v1258, v1259, v1251);
                                                    let v1261 = constructor_output_reg(ctx, v1260);
                                                    let v1262 = Some(v1261);
                                                    // Rule at src\isa\riscv64\lower.isle line 1192.
                                                    return v1262;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                        if v3 == I128 {
                            let v1192 = constructor_zext(ctx, v609);
                            let v1242 = constructor_imm(ctx, I64, 0x0_u64);
                            let v1241 = C::xreg_to_reg(ctx, v1192);
                            let v1243 = C::value_regs(ctx, v1241, v1242);
                            let v1244 = C::output(ctx, v1243);
                            let v1245 = Some(v1244);
                            // Rule at src\isa\riscv64\lower.isle line 1188.
                            return v1245;
                        }
                        if let Some(v790) = v789 {
                            let v1192 = constructor_zext(ctx, v609);
                            let v1239 = constructor_output_xreg(ctx, v1192);
                            let v1240 = Some(v1239);
                            // Rule at src\isa\riscv64\lower.isle line 1185.
                            return v1240;
                        }
                    }
                }
                &Opcode::Sextend => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v789 = C::fits_in_64(ctx, v3);
                        if let Some(v790) = v789 {
                            let v1117 = C::def_inst(ctx, v609);
                            if let Some(v1118) = v1117 {
                                let v1119 = &C::inst_data_value(ctx, v1118);
                                if let &InstructionData::Load {
                                    opcode: ref v1246,
                                    arg: v1247,
                                    flags: v1248,
                                    offset: v1249,
                                } = v1119 {
                                    if let &Opcode::Load = v1246 {
                                        let v1250 = C::little_or_native_endian(ctx, v1248);
                                        if let Some(v1251) = v1250 {
                                            let v1252 = C::sinkable_inst(ctx, v609);
                                            if let Some(v1253) = v1252 {
                                                let v1254 = C::first_result(ctx, v1253);
                                                if let Some(v1255) = v1254 {
                                                    let v1257 = C::offset32_to_i32(ctx, v1249);
                                                    let v1258 = constructor_amode(ctx, v1247, v1257);
                                                    let v1256 = C::value_type(ctx, v1255);
                                                    let v1274 = &constructor_sextend_load_op(ctx, v1256);
                                                    let v1275 = constructor_gen_sunk_load(ctx, v1253, v1258, v1274, v1251);
                                                    let v1276 = constructor_output_reg(ctx, v1275);
                                                    let v1277 = Some(v1276);
                                                    // Rule at src\isa\riscv64\lower.isle line 1209.
                                                    return v1277;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                        if v3 == I128 {
                            let v1207 = constructor_sext(ctx, v609);
                            let v1268 = C::imm12_const(ctx, 63_i32);
                            let v1269 = constructor_rv_srai(ctx, v1207, v1268);
                            let v1266 = C::xreg_to_reg(ctx, v1207);
                            let v1270 = C::xreg_to_reg(ctx, v1269);
                            let v1271 = C::value_regs(ctx, v1266, v1270);
                            let v1272 = C::output(ctx, v1271);
                            let v1273 = Some(v1272);
                            // Rule at src\isa\riscv64\lower.isle line 1204.
                            return v1273;
                        }
                        if let Some(v790) = v789 {
                            let v1207 = constructor_sext(ctx, v609);
                            let v1264 = constructor_output_xreg(ctx, v1207);
                            let v1265 = Some(v1264);
                            // Rule at src\isa\riscv64\lower.isle line 1201.
                            return v1265;
                        }
                    }
                }
                &Opcode::Fpromote => {
                    let v1096 = constructor_put_in_freg(ctx, v609);
                    let v1809 = constructor_rv_fcvtds(ctx, v1096);
                    let v1810 = constructor_output_freg(ctx, v1809);
                    let v1811 = Some(v1810);
                    // Rule at src\isa\riscv64\lower.isle line 1765.
                    return v1811;
                }
                &Opcode::Fdemote => {
                    let v1096 = constructor_put_in_freg(ctx, v609);
                    let v1815 = constructor_rv_fcvtsd(ctx, &FRM::RNE, v1096);
                    let v1816 = constructor_output_freg(ctx, v1815);
                    let v1817 = Some(v1816);
                    // Rule at src\isa\riscv64\lower.isle line 1775.
                    return v1817;
                }
                &Opcode::Fvdemote => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            if v12 == F32X4 {
                                let v1819 = C::i8_to_imm5(ctx, 0_i8);
                                if let Some(v1820) = v1819 {
                                    let v614 = constructor_put_in_vreg(ctx, v609);
                                    let v204 = &constructor_unmasked(ctx);
                                    let v205 = C::vstate_from_type(ctx, v12);
                                    let v1821 = C::vstate_mf2(ctx, v205);
                                    let v1822 = constructor_rv_vfncvt_f_f_w(ctx, v614, v204, v1821);
                                    let v1824 = constructor_gen_vec_mask(ctx, 0xc_u64);
                                    let v1825 = constructor_rv_vmerge_vim(ctx, v1822, v1820, v1824, v205);
                                    let v1826 = constructor_output_vreg(ctx, v1825);
                                    let v1827 = Some(v1826);
                                    // Rule at src\isa\riscv64\lower.isle line 1782.
                                    return v1827;
                                }
                            }
                        }
                    }
                }
                &Opcode::FvpromoteLow => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v219 = C::ty_half_width(ctx, v12);
                            if let Some(v220) = v219 {
                                let v614 = constructor_put_in_vreg(ctx, v609);
                                let v204 = &constructor_unmasked(ctx);
                                let v224 = C::vstate_from_type(ctx, v220);
                                let v225 = C::vstate_mf2(ctx, v224);
                                let v1812 = constructor_rv_vfwcvt_f_f_v(ctx, v614, v204, v225);
                                let v1813 = constructor_output_vreg(ctx, v1812);
                                let v1814 = Some(v1813);
                                // Rule at src\isa\riscv64\lower.isle line 1770.
                                return v1814;
                            }
                        }
                    }
                }
                &Opcode::FcvtToUint => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v1096 = constructor_put_in_freg(ctx, v609);
                        let v2387 = constructor_put_in_freg(ctx, v609);
                        let v1263 = C::value_type(ctx, v609);
                        let v2388 = constructor_rv_feq(ctx, v1263, v1096, v2387);
                        let v2390 = constructor_gen_trapz(ctx, v2388, &TrapCode::BAD_CONVERSION_TO_INTEGER);
                        let v2391 = false;
                        let v2392 = C::fcvt_umin_bound(ctx, v1263, v2391);
                        let v2393 = constructor_imm(ctx, v1263, v2392);
                        let v2394 = C::freg_new(ctx, v2393);
                        let v2395 = constructor_put_in_freg(ctx, v609);
                        let v2396 = constructor_rv_fle(ctx, v1263, v2395, v2394);
                        let v2398 = constructor_gen_trapnz(ctx, v2396, &TrapCode::INTEGER_OVERFLOW);
                        let v3 = C::value_type(ctx, v2);
                        let v2399 = C::fcvt_umax_bound(ctx, v1263, v3, v2391);
                        let v2400 = constructor_imm(ctx, v1263, v2399);
                        let v2401 = C::freg_new(ctx, v2400);
                        let v2402 = constructor_put_in_freg(ctx, v609);
                        let v2403 = constructor_rv_fge(ctx, v1263, v2402, v2401);
                        let v2404 = constructor_gen_trapnz(ctx, v2403, &TrapCode::INTEGER_OVERFLOW);
                        let v2405 = constructor_put_in_freg(ctx, v609);
                        let v2406 = constructor_lower_inbounds_fcvt_to_uint(ctx, v3, v1263, v2405);
                        let v2407 = constructor_output_xreg(ctx, v2406);
                        let v2408 = Some(v2407);
                        // Rule at src\isa\riscv64\lower.isle line 2424.
                        return v2408;
                    }
                }
                &Opcode::FcvtToSint => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v1096 = constructor_put_in_freg(ctx, v609);
                        let v2387 = constructor_put_in_freg(ctx, v609);
                        let v1263 = C::value_type(ctx, v609);
                        let v2388 = constructor_rv_feq(ctx, v1263, v1096, v2387);
                        let v2390 = constructor_gen_trapz(ctx, v2388, &TrapCode::BAD_CONVERSION_TO_INTEGER);
                        let v3 = C::value_type(ctx, v2);
                        let v2391 = false;
                        let v2409 = C::fcvt_smin_bound(ctx, v1263, v3, v2391);
                        let v2410 = constructor_imm(ctx, v1263, v2409);
                        let v2411 = C::freg_new(ctx, v2410);
                        let v2395 = constructor_put_in_freg(ctx, v609);
                        let v2412 = constructor_rv_fle(ctx, v1263, v2395, v2411);
                        let v2413 = constructor_gen_trapnz(ctx, v2412, &TrapCode::INTEGER_OVERFLOW);
                        let v2414 = C::fcvt_smax_bound(ctx, v1263, v3, v2391);
                        let v2415 = constructor_imm(ctx, v1263, v2414);
                        let v2416 = C::freg_new(ctx, v2415);
                        let v2402 = constructor_put_in_freg(ctx, v609);
                        let v2417 = constructor_rv_fge(ctx, v1263, v2402, v2416);
                        let v2418 = constructor_gen_trapnz(ctx, v2417, &TrapCode::INTEGER_OVERFLOW);
                        let v2405 = constructor_put_in_freg(ctx, v609);
                        let v2419 = constructor_lower_inbounds_fcvt_to_sint(ctx, v3, v1263, v2405);
                        let v2420 = constructor_output_xreg(ctx, v2419);
                        let v2421 = Some(v2420);
                        // Rule at src\isa\riscv64\lower.isle line 2441.
                        return v2421;
                    }
                }
                &Opcode::FcvtToUintSat => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v1819 = C::i8_to_imm5(ctx, 0_i8);
                            if let Some(v1820) = v1819 {
                                let v614 = constructor_put_in_vreg(ctx, v609);
                                let v2428 = constructor_put_in_vreg(ctx, v609);
                                let v204 = &constructor_unmasked(ctx);
                                let v1263 = C::value_type(ctx, v609);
                                let v2429 = C::vstate_from_type(ctx, v1263);
                                let v2430 = constructor_rv_vmfne_vv(ctx, v614, v2428, v204, v2429);
                                let v2431 = constructor_put_in_vreg(ctx, v609);
                                let v2440 = constructor_rv_vfcvt_rtz_xu_f_v(ctx, v2431, v204, v2429);
                                let v2441 = constructor_rv_vmerge_vim(ctx, v2440, v1820, v2430, v2429);
                                let v2442 = constructor_output_vreg(ctx, v2441);
                                let v2443 = Some(v2442);
                                // Rule at src\isa\riscv64\lower.isle line 2519.
                                return v2443;
                            }
                        }
                        let v1263 = C::value_type(ctx, v609);
                        let v2422 = C::ty_supported_float_full(ctx, v1263);
                        if let Some(v2423) = v2422 {
                            let v1096 = constructor_put_in_freg(ctx, v609);
                            let v2387 = constructor_put_in_freg(ctx, v609);
                            let v2436 = constructor_lower_fcvt_to_uint_sat(ctx, v2423, v3, v2387);
                            let v2437 = constructor_handle_fcvt_to_int_nan(ctx, v2423, v1096, v2436);
                            let v2438 = constructor_output_xreg(ctx, v2437);
                            let v2439 = Some(v2438);
                            // Rule at src\isa\riscv64\lower.isle line 2500.
                            return v2439;
                        }
                    }
                }
                &Opcode::FcvtToSintSat => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v1819 = C::i8_to_imm5(ctx, 0_i8);
                            if let Some(v1820) = v1819 {
                                let v614 = constructor_put_in_vreg(ctx, v609);
                                let v2428 = constructor_put_in_vreg(ctx, v609);
                                let v204 = &constructor_unmasked(ctx);
                                let v1263 = C::value_type(ctx, v609);
                                let v2429 = C::vstate_from_type(ctx, v1263);
                                let v2430 = constructor_rv_vmfne_vv(ctx, v614, v2428, v204, v2429);
                                let v2431 = constructor_put_in_vreg(ctx, v609);
                                let v2432 = constructor_rv_vfcvt_rtz_x_f_v(ctx, v2431, v204, v2429);
                                let v2433 = constructor_rv_vmerge_vim(ctx, v2432, v1820, v2430, v2429);
                                let v2434 = constructor_output_vreg(ctx, v2433);
                                let v2435 = Some(v2434);
                                // Rule at src\isa\riscv64\lower.isle line 2492.
                                return v2435;
                            }
                        }
                        let v1263 = C::value_type(ctx, v609);
                        let v2422 = C::ty_supported_float_full(ctx, v1263);
                        if let Some(v2423) = v2422 {
                            let v1096 = constructor_put_in_freg(ctx, v609);
                            let v2387 = constructor_put_in_freg(ctx, v609);
                            let v2424 = constructor_lower_fcvt_to_sint_sat(ctx, v2423, v3, v2387);
                            let v2425 = constructor_handle_fcvt_to_int_nan(ctx, v2423, v1096, v2424);
                            let v2426 = constructor_output_xreg(ctx, v2425);
                            let v2427 = Some(v2426);
                            // Rule at src\isa\riscv64\lower.isle line 2457.
                            return v2427;
                        }
                    }
                }
                &Opcode::FcvtFromUint => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v614 = constructor_put_in_vreg(ctx, v609);
                            let v204 = &constructor_unmasked(ctx);
                            let v1263 = C::value_type(ctx, v609);
                            let v2429 = C::vstate_from_type(ctx, v1263);
                            let v2485 = constructor_rv_vfcvt_f_xu_v(ctx, v614, v204, v2429);
                            let v2486 = constructor_output_vreg(ctx, v2485);
                            let v2487 = Some(v2486);
                            // Rule at src\isa\riscv64\lower.isle line 2566.
                            return v2487;
                        }
                        match v3 {
                            F32 => {
                                let v1263 = C::value_type(ctx, v609);
                                match v1263 {
                                    I32 => {
                                        let v1092 = constructor_put_in_xreg(ctx, v609);
                                        let v2470 = constructor_rv_fcvtswu(ctx, &FRM::RNE, v1092);
                                        let v2471 = constructor_output_freg(ctx, v2470);
                                        let v2472 = Some(v2471);
                                        // Rule at src\isa\riscv64\lower.isle line 2551.
                                        return v2472;
                                    }
                                    I64 => {
                                        let v1092 = constructor_put_in_xreg(ctx, v609);
                                        let v2473 = constructor_rv_fcvtslu(ctx, &FRM::RNE, v1092);
                                        let v2474 = constructor_output_freg(ctx, v2473);
                                        let v2475 = Some(v2474);
                                        // Rule at src\isa\riscv64\lower.isle line 2554.
                                        return v2475;
                                    }
                                    _ => {}
                                }
                                let v2444 = C::fits_in_16(ctx, v1263);
                                if let Some(v2445) = v2444 {
                                    let v1192 = constructor_zext(ctx, v609);
                                    let v2467 = constructor_rv_fcvtslu(ctx, &FRM::RNE, v1192);
                                    let v2468 = constructor_output_freg(ctx, v2467);
                                    let v2469 = Some(v2468);
                                    // Rule at src\isa\riscv64\lower.isle line 2548.
                                    return v2469;
                                }
                            }
                            F64 => {
                                let v1263 = C::value_type(ctx, v609);
                                match v1263 {
                                    I32 => {
                                        let v1092 = constructor_put_in_xreg(ctx, v609);
                                        let v2479 = constructor_rv_fcvtdwu(ctx, v1092);
                                        let v2480 = constructor_output_freg(ctx, v2479);
                                        let v2481 = Some(v2480);
                                        // Rule at src\isa\riscv64\lower.isle line 2560.
                                        return v2481;
                                    }
                                    I64 => {
                                        let v1092 = constructor_put_in_xreg(ctx, v609);
                                        let v2482 = constructor_rv_fcvtdlu(ctx, &FRM::RNE, v1092);
                                        let v2483 = constructor_output_freg(ctx, v2482);
                                        let v2484 = Some(v2483);
                                        // Rule at src\isa\riscv64\lower.isle line 2563.
                                        return v2484;
                                    }
                                    _ => {}
                                }
                                let v2444 = C::fits_in_16(ctx, v1263);
                                if let Some(v2445) = v2444 {
                                    let v1192 = constructor_zext(ctx, v609);
                                    let v2476 = constructor_rv_fcvtdlu(ctx, &FRM::RNE, v1192);
                                    let v2477 = constructor_output_freg(ctx, v2476);
                                    let v2478 = Some(v2477);
                                    // Rule at src\isa\riscv64\lower.isle line 2557.
                                    return v2478;
                                }
                            }
                            _ => {}
                        }
                    }
                }
                &Opcode::FcvtFromSint => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v614 = constructor_put_in_vreg(ctx, v609);
                            let v204 = &constructor_unmasked(ctx);
                            let v1263 = C::value_type(ctx, v609);
                            let v2429 = C::vstate_from_type(ctx, v1263);
                            let v2464 = constructor_rv_vfcvt_f_x_v(ctx, v614, v204, v2429);
                            let v2465 = constructor_output_vreg(ctx, v2464);
                            let v2466 = Some(v2465);
                            // Rule at src\isa\riscv64\lower.isle line 2544.
                            return v2466;
                        }
                        match v3 {
                            F32 => {
                                let v1263 = C::value_type(ctx, v609);
                                match v1263 {
                                    I32 => {
                                        let v1092 = constructor_put_in_xreg(ctx, v609);
                                        let v2449 = constructor_rv_fcvtsw(ctx, &FRM::RNE, v1092);
                                        let v2450 = constructor_output_freg(ctx, v2449);
                                        let v2451 = Some(v2450);
                                        // Rule at src\isa\riscv64\lower.isle line 2529.
                                        return v2451;
                                    }
                                    I64 => {
                                        let v1092 = constructor_put_in_xreg(ctx, v609);
                                        let v2452 = constructor_rv_fcvtsl(ctx, &FRM::RNE, v1092);
                                        let v2453 = constructor_output_freg(ctx, v2452);
                                        let v2454 = Some(v2453);
                                        // Rule at src\isa\riscv64\lower.isle line 2532.
                                        return v2454;
                                    }
                                    _ => {}
                                }
                                let v2444 = C::fits_in_16(ctx, v1263);
                                if let Some(v2445) = v2444 {
                                    let v1207 = constructor_sext(ctx, v609);
                                    let v2446 = constructor_rv_fcvtsl(ctx, &FRM::RNE, v1207);
                                    let v2447 = constructor_output_freg(ctx, v2446);
                                    let v2448 = Some(v2447);
                                    // Rule at src\isa\riscv64\lower.isle line 2526.
                                    return v2448;
                                }
                            }
                            F64 => {
                                let v1263 = C::value_type(ctx, v609);
                                match v1263 {
                                    I32 => {
                                        let v1092 = constructor_put_in_xreg(ctx, v609);
                                        let v2458 = constructor_rv_fcvtdw(ctx, v1092);
                                        let v2459 = constructor_output_freg(ctx, v2458);
                                        let v2460 = Some(v2459);
                                        // Rule at src\isa\riscv64\lower.isle line 2538.
                                        return v2460;
                                    }
                                    I64 => {
                                        let v1092 = constructor_put_in_xreg(ctx, v609);
                                        let v2461 = constructor_rv_fcvtdl(ctx, &FRM::RNE, v1092);
                                        let v2462 = constructor_output_freg(ctx, v2461);
                                        let v2463 = Some(v2462);
                                        // Rule at src\isa\riscv64\lower.isle line 2541.
                                        return v2463;
                                    }
                                    _ => {}
                                }
                                let v2444 = C::fits_in_16(ctx, v1263);
                                if let Some(v2445) = v2444 {
                                    let v1207 = constructor_sext(ctx, v609);
                                    let v2455 = constructor_rv_fcvtdl(ctx, &FRM::RNE, v1207);
                                    let v2456 = constructor_output_freg(ctx, v2455);
                                    let v2457 = Some(v2456);
                                    // Rule at src\isa\riscv64\lower.isle line 2535.
                                    return v2457;
                                }
                            }
                            _ => {}
                        }
                    }
                }
                &Opcode::Isplit => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v1117 = C::def_inst(ctx, v609);
                        if let Some(v1118) = v1117 {
                            let v1119 = &C::inst_data_value(ctx, v1118);
                            if let &InstructionData::Binary {
                                opcode: ref v1120,
                                args: ref v1121,
                            } = v1119 {
                                if let &Opcode::Imul = v1120 {
                                    let v2048 = C::first_result(ctx, v1118);
                                    if let Some(v2049) = v2048 {
                                        let v2050 = C::value_type(ctx, v2049);
                                        if v2050 == I128 {
                                            let v1122 = C::unpack_value_array_2(ctx, v1121);
                                            let v2051 = C::def_inst(ctx, v1122.0);
                                            if let Some(v2052) = v2051 {
                                                let v2053 = &C::inst_data_value(ctx, v2052);
                                                if let &InstructionData::Unary {
                                                    opcode: ref v2054,
                                                    arg: v2055,
                                                } = v2053 {
                                                    match v2054 {
                                                        &Opcode::Uextend => {
                                                            let v2056 = C::def_inst(ctx, v1122.1);
                                                            if let Some(v2057) = v2056 {
                                                                let v2058 = &C::inst_data_value(ctx, v2057);
                                                                if let &InstructionData::Unary {
                                                                    opcode: ref v2059,
                                                                    arg: v2060,
                                                                } = v2058 {
                                                                    if let &Opcode::Uextend = v2059 {
                                                                        let v2061 = C::value_is_unused(ctx, v2);
                                                                        if v2061 == true {
                                                                            let v2062 = C::invalid_reg(ctx);
                                                                            let v2063 = C::value_reg(ctx, v2062);
                                                                            let v2064 = constructor_zext(ctx, v2055);
                                                                            let v2065 = constructor_zext(ctx, v2060);
                                                                            let v2066 = constructor_rv_mulhu(ctx, v2064, v2065);
                                                                            let v2067 = C::xreg_to_reg(ctx, v2066);
                                                                            let v2068 = C::value_reg(ctx, v2067);
                                                                            let v2069 = C::output_pair(ctx, v2063, v2068);
                                                                            let v2070 = Some(v2069);
                                                                            // Rule at src\isa\riscv64\lower.isle line 2010.
                                                                            return v2070;
                                                                        }
                                                                    }
                                                                }
                                                            }
                                                        }
                                                        &Opcode::Sextend => {
                                                            let v2056 = C::def_inst(ctx, v1122.1);
                                                            if let Some(v2057) = v2056 {
                                                                let v2058 = &C::inst_data_value(ctx, v2057);
                                                                if let &InstructionData::Unary {
                                                                    opcode: ref v2059,
                                                                    arg: v2060,
                                                                } = v2058 {
                                                                    if let &Opcode::Sextend = v2059 {
                                                                        let v2061 = C::value_is_unused(ctx, v2);
                                                                        if v2061 == true {
                                                                            let v2062 = C::invalid_reg(ctx);
                                                                            let v2063 = C::value_reg(ctx, v2062);
                                                                            let v2071 = constructor_sext(ctx, v2055);
                                                                            let v2072 = constructor_sext(ctx, v2060);
                                                                            let v2073 = constructor_rv_mulh(ctx, v2071, v2072);
                                                                            let v2074 = C::xreg_to_reg(ctx, v2073);
                                                                            let v2075 = C::value_reg(ctx, v2074);
                                                                            let v2076 = C::output_pair(ctx, v2063, v2075);
                                                                            let v2077 = Some(v2076);
                                                                            // Rule at src\isa\riscv64\lower.isle line 2015.
                                                                            return v2077;
                                                                        }
                                                                    }
                                                                }
                                                            }
                                                        }
                                                        _ => {}
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                    let v610 = C::put_in_regs(ctx, v609);
                    let v1102 = C::value_regs_get(ctx, v610, 0x0_usize);
                    let v1103 = C::xreg_new(ctx, v1102);
                    let v1158 = C::put_in_regs(ctx, v609);
                    let v1159 = C::value_regs_get(ctx, v1158, 0x1_usize);
                    let v1160 = C::xreg_new(ctx, v1159);
                    let v1164 = C::xreg_to_reg(ctx, v1103);
                    let v2039 = C::value_reg(ctx, v1164);
                    let v1161 = C::xreg_to_reg(ctx, v1160);
                    let v2040 = C::value_reg(ctx, v1161);
                    let v2041 = C::output_pair(ctx, v2039, v2040);
                    let v2042 = Some(v2041);
                    // Rule at src\isa\riscv64\lower.isle line 1993.
                    return v2042;
                }
                _ => {}
            }
        }
        &InstructionData::UnaryConst {
            opcode: ref v13,
            constant_handle: v14,
        } => {
            match v13 {
                &Opcode::F128const => {
                    let v42 = C::u128_from_constant(ctx, v14);
                    if let Some(v43) = v42 {
                        let v52 = C::u128_replicated_u64(ctx, v43);
                        if let Some(v53) = v52 {
                            let v54 = constructor_imm(ctx, I64, v53);
                            let v55 = C::value_regs(ctx, v54, v54);
                            let v56 = C::output(ctx, v55);
                            let v57 = Some(v56);
                            // Rule at src\isa\riscv64\lower.isle line 36.
                            return v57;
                        }
                        let v45 = C::u128_low_bits(ctx, v43);
                        let v46 = constructor_imm(ctx, I64, v45);
                        let v47 = C::u128_high_bits(ctx, v43);
                        let v48 = constructor_imm(ctx, I64, v47);
                        let v49 = C::value_regs(ctx, v46, v48);
                        let v50 = C::output(ctx, v49);
                        let v51 = Some(v50);
                        // Rule at src\isa\riscv64\lower.isle line 33.
                        return v51;
                    }
                }
                &Opcode::Vconst => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v3 = C::value_type(ctx, v2);
                        let v11 = C::ty_supported_vec(ctx, v3);
                        if let Some(v12) = v11 {
                            let v15 = C::const_to_vconst(ctx, v14);
                            let v16 = constructor_gen_constant(ctx, v12, v15);
                            let v17 = constructor_output_vreg(ctx, v16);
                            let v18 = Some(v17);
                            // Rule at src\isa\riscv64\lower.isle line 13.
                            return v18;
                        }
                    }
                }
                _ => {}
            }
        }
        &InstructionData::UnaryGlobalValue {
            opcode: ref v2488,
            global_value: v2489,
        } => {
            match v2488 {
                &Opcode::SymbolValue => {
                    let v2490 = C::symbol_value_data(ctx, v2489);
                    if let Some(v2491) = v2490 {
                        let v2495 = constructor_load_ext_name(ctx, v2491.0, v2491.2, &v2491.1);
                        let v2496 = constructor_output_reg(ctx, v2495);
                        let v2497 = Some(v2496);
                        // Rule at src\isa\riscv64\lower.isle line 2571.
                        return v2497;
                    }
                }
                &Opcode::TlsValue => {
                    let v1 = C::first_result(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v2490 = C::symbol_value_data(ctx, v2489);
                        if let Some(v2491) = v2490 {
                            let v3 = C::value_type(ctx, v2);
                            let v2498 = &C::tls_model(ctx, v3);
                            if let &TlsModel::ElfGd = v2498 {
                                let v2499 = constructor_elf_tls_get_addr(ctx, v2491.0);
                                let v2500 = constructor_output_reg(ctx, v2499);
                                let v2501 = Some(v2500);
                                // Rule at src\isa\riscv64\lower.isle line 2576.
                                return v2501;
                            }
                        }
                    }
                }
                _ => {}
            }
        }
        &InstructionData::UnaryIeee16 {
            opcode: ref v19,
            imm: v20,
        } => {
            if let &Opcode::F16const = v19 {
                let v21 = C::u16_from_ieee16(ctx, v20);
                let v23 = C::u16_into_u64(ctx, v21);
                let v24 = constructor_imm(ctx, F16, v23);
                let v25 = constructor_output_reg(ctx, v24);
                let v26 = Some(v25);
                // Rule at src\isa\riscv64\lower.isle line 18.
                return v26;
            }
        }
        &InstructionData::UnaryIeee32 {
            opcode: ref v27,
            imm: v28,
        } => {
            if let &Opcode::F32const = v27 {
                let v29 = C::u32_from_ieee32(ctx, v28);
                let v31 = C::u32_into_u64(ctx, v29);
                let v32 = constructor_imm(ctx, F32, v31);
                let v33 = constructor_output_reg(ctx, v32);
                let v34 = Some(v33);
                // Rule at src\isa\riscv64\lower.isle line 23.
                return v34;
            }
        }
        &InstructionData::UnaryIeee64 {
            opcode: ref v35,
            imm: v36,
        } => {
            if let &Opcode::F64const = v35 {
                let v37 = C::u64_from_ieee64(ctx, v36);
                let v39 = constructor_imm(ctx, F64, v37);
                let v40 = constructor_output_reg(ctx, v39);
                let v41 = Some(v40);
                // Rule at src\isa\riscv64\lower.isle line 28.
                return v41;
            }
        }
        &InstructionData::UnaryImm {
            opcode: ref v5,
            imm: v6,
        } => {
            if let &Opcode::Iconst = v5 {
                let v1 = C::first_result(ctx, arg0);
                if let Some(v2) = v1 {
                    let v3 = C::value_type(ctx, v2);
                    let v7 = C::u64_from_imm64(ctx, v6);
                    let v8 = constructor_imm(ctx, v3, v7);
                    let v9 = constructor_output_reg(ctx, v8);
                    let v10 = Some(v9);
                    // Rule at src\isa\riscv64\lower.isle line 8.
                    return v10;
                }
            }
        }
        _ => {}
    }
    None
}

// Generated as internal constructor for term match_shnadd.
pub fn constructor_match_shnadd<C: Context>(
    ctx: &mut C,
    arg0: Imm64,
) -> Option<AluOPRRR> {
    let v1 = C::u64_from_imm64(ctx, arg0);
    match v1 {
        0x1_u64 => {
            let v3 = Some(AluOPRRR::Sh1add);
            // Rule at src\isa\riscv64\lower.isle line 68.
            return v3;
        }
        0x2_u64 => {
            let v5 = Some(AluOPRRR::Sh2add);
            // Rule at src\isa\riscv64\lower.isle line 69.
            return v5;
        }
        0x3_u64 => {
            let v7 = Some(AluOPRRR::Sh3add);
            // Rule at src\isa\riscv64\lower.isle line 70.
            return v7;
        }
        _ => {}
    }
    None
}

// Generated as internal constructor for term match_shnadd_uw.
pub fn constructor_match_shnadd_uw<C: Context>(
    ctx: &mut C,
    arg0: Imm64,
) -> Option<AluOPRRR> {
    let v1 = C::u64_from_imm64(ctx, arg0);
    match v1 {
        0x1_u64 => {
            let v3 = Some(AluOPRRR::Sh1adduw);
            // Rule at src\isa\riscv64\lower.isle line 90.
            return v3;
        }
        0x2_u64 => {
            let v5 = Some(AluOPRRR::Sh2adduw);
            // Rule at src\isa\riscv64\lower.isle line 91.
            return v5;
        }
        0x3_u64 => {
            let v7 = Some(AluOPRRR::Sh3adduw);
            // Rule at src\isa\riscv64\lower.isle line 92.
            return v7;
        }
        _ => {}
    }
    None
}

// Generated as internal constructor for term nonzero_divisor.
pub fn constructor_nonzero_divisor<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> XReg {
    let v2 = C::zero_reg(ctx);
    let v4 = constructor_gen_trapif(ctx, &IntCC::Equal, arg0, v2, &TrapCode::INTEGER_DIVISION_BY_ZERO);
    // Rule at src\isa\riscv64\lower.isle line 606.
    return arg0;
}

// Generated as internal constructor for term safe_sdiv_divisor.
pub fn constructor_safe_sdiv_divisor<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: XReg,
    arg2: XReg,
) -> XReg {
    let v3 = constructor_nonzero_divisor(ctx, arg2);
    let v6 = C::ty_bits(ctx, arg0);
    let v7 = C::u8_into_u32(ctx, v6);
    let v9 = C::u32_wrapping_sub(ctx, v7, 0x1_u32);
    let v10 = C::u64_wrapping_shl(ctx, 0xffffffffffffffff_u64, v9);
    let v11 = constructor_imm(ctx, I64, v10);
    let v12 = C::xreg_new(ctx, v11);
    let v13 = constructor_rv_xor(ctx, arg1, v12);
    let v14 = constructor_rv_not(ctx, v3);
    let v15 = constructor_rv_or(ctx, v13, v14);
    let v17 = C::zero_reg(ctx);
    let v19 = constructor_gen_trapif(ctx, &IntCC::Equal, v15, v17, &TrapCode::INTEGER_OVERFLOW);
    // Rule at src\isa\riscv64\lower.isle line 646.
    return v3;
}

// Generated as internal constructor for term gen_bitrev.
pub fn constructor_gen_bitrev<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: XReg,
) -> XReg {
    match arg0 {
        I8 => {
            let v15 = C::xreg_to_reg(ctx, arg1);
            let v17 = constructor_gen_brev8(ctx, v15, I8);
            let v18 = C::xreg_new(ctx, v17);
            // Rule at src\isa\riscv64\lower.isle line 1052.
            return v18;
        }
        I64 => {
            let v19 = constructor_gen_bswap(ctx, I64, arg1);
            let v20 = C::xreg_to_reg(ctx, v19);
            let v21 = constructor_gen_brev8(ctx, v20, I64);
            let v22 = C::xreg_new(ctx, v21);
            // Rule at src\isa\riscv64\lower.isle line 1055.
            return v22;
        }
        _ => {}
    }
    let v1 = C::ty_16_or_32(ctx, arg0);
    if let Some(v2) = v1 {
        let v3 = C::ty_int(ctx, v2);
        if let Some(v4) = v3 {
            let v7 = C::ty_bits(ctx, v4);
            let v8 = C::u8_into_u64(ctx, v7);
            let v9 = C::u64_wrapping_sub(ctx, 0x40_u64, v8);
            let v10 = constructor_u64_to_imm12(ctx, v9);
            if let Some(v11) = v10 {
                let v13 = constructor_gen_bitrev(ctx, I64, arg1);
                let v14 = constructor_rv_srli(ctx, v13, v11);
                // Rule at src\isa\riscv64\lower.isle line 1048.
                return v14;
            }
        }
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "gen_bitrev", "src\\isa\\riscv64\\lower.isle line 1046")
}

// Generated as internal constructor for term gen_bswap.
pub fn constructor_gen_bswap<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: XReg,
) -> XReg {
    let v24 = C::has_zbb(ctx);
    if v24 == true {
        if arg0 == I64 {
            let v30 = constructor_rv_rev8(ctx, arg1);
            // Rule at src\isa\riscv64\lower.isle line 1100.
            return v30;
        }
        let v20 = C::ty_16_or_32(ctx, arg0);
        if let Some(v21) = v20 {
            let v22 = C::ty_int(ctx, v21);
            if let Some(v23) = v22 {
                let v25 = C::ty_bits(ctx, v23);
                let v26 = C::u8_into_u64(ctx, v25);
                let v27 = C::u64_wrapping_sub(ctx, 0x40_u64, v26);
                let v28 = constructor_u64_to_imm12(ctx, v27);
                if let Some(v29) = v28 {
                    let v30 = constructor_rv_rev8(ctx, arg1);
                    let v31 = constructor_rv_srli(ctx, v30, v29);
                    // Rule at src\isa\riscv64\lower.isle line 1095.
                    return v31;
                }
            }
        }
    }
    let v2 = C::ty_int_ref_16_to_64(ctx, arg0);
    if let Some(v3) = v2 {
        let v4 = C::ty_half_width(ctx, v3);
        if let Some(v5) = v4 {
            let v6 = C::ty_bits(ctx, v5);
            let v7 = C::u8_into_u64(ctx, v6);
            let v8 = constructor_u64_to_imm12(ctx, v7);
            if let Some(v9) = v8 {
                let v10 = constructor_gen_bswap(ctx, v5, arg1);
                let v11 = constructor_rv_slli(ctx, v10, v9);
                let v12 = constructor_rv_srli(ctx, arg1, v9);
                let v13 = constructor_gen_bswap(ctx, v5, v12);
                let v15 = C::u64_wrapping_sub(ctx, 0x40_u64, v7);
                let v16 = C::imm_from_bits(ctx, v15);
                let v17 = constructor_rv_slli(ctx, v13, v16);
                let v18 = constructor_rv_srli(ctx, v17, v16);
                let v19 = constructor_rv_or(ctx, v11, v18);
                // Rule at src\isa\riscv64\lower.isle line 1075.
                return v19;
            }
        }
    }
    if arg0 == I8 {
        // Rule at src\isa\riscv64\lower.isle line 1074.
        return arg1;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "gen_bswap", "src\\isa\\riscv64\\lower.isle line 1071")
}

// Generated as internal constructor for term gen_clz.
pub fn constructor_gen_clz<C: Context>(
    ctx: &mut C,
    arg0: XReg,
) -> XReg {
    let v4 = C::has_zbb(ctx);
    if v4 == true {
        let v5 = constructor_rv_clz(ctx, arg0);
        // Rule at src\isa\riscv64\lower.isle line 1151.
        return v5;
    }
    let v1 = true;
    let v3 = constructor_gen_cltz(ctx, v1, arg0, I64);
    // Rule at src\isa\riscv64\lower.isle line 1149.
    return v3;
}

// Generated as internal constructor for term uextend_load_op.
pub fn constructor_uextend_load_op<C: Context>(
    ctx: &mut C,
    arg0: Type,
) -> LoadOP {
    match arg0 {
        I8 => {
            // Rule at src\isa\riscv64\lower.isle line 1196.
            return LoadOP::Lbu;
        }
        I16 => {
            // Rule at src\isa\riscv64\lower.isle line 1197.
            return LoadOP::Lhu;
        }
        I32 => {
            // Rule at src\isa\riscv64\lower.isle line 1198.
            return LoadOP::Lwu;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "uextend_load_op", "src\\isa\\riscv64\\lower.isle line 1195")
}

// Generated as internal constructor for term sextend_load_op.
pub fn constructor_sextend_load_op<C: Context>(
    ctx: &mut C,
    arg0: Type,
) -> LoadOP {
    match arg0 {
        I8 => {
            // Rule at src\isa\riscv64\lower.isle line 1213.
            return LoadOP::Lb;
        }
        I16 => {
            // Rule at src\isa\riscv64\lower.isle line 1214.
            return LoadOP::Lh;
        }
        I32 => {
            // Rule at src\isa\riscv64\lower.isle line 1215.
            return LoadOP::Lw;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "sextend_load_op", "src\\isa\\riscv64\\lower.isle line 1212")
}

// Generated as internal constructor for term is_fneg.
pub fn constructor_is_fneg<C: Context>(
    ctx: &mut C,
    arg0: Value,
) -> IsFneg {
    let v1 = C::def_inst(ctx, arg0);
    if let Some(v2) = v1 {
        let v3 = &C::inst_data_value(ctx, v2);
        if let &InstructionData::Unary {
            opcode: ref v4,
            arg: v5,
        } = v3 {
            if let &Opcode::Fneg = v4 {
                let v7 = IsFneg::Result {
                    negate: 0x1_u64,
                    value: v5,
                };
                // Rule at src\isa\riscv64\lower.isle line 1624.
                return v7;
            }
        }
    }
    let v9 = IsFneg::Result {
        negate: 0x0_u64,
        value: arg0,
    };
    // Rule at src\isa\riscv64\lower.isle line 1625.
    return v9;
}

// Generated as internal constructor for term is_fneg_neg.
pub fn constructor_is_fneg_neg<C: Context>(
    ctx: &mut C,
    arg0: &IsFneg,
) -> u64 {
    if let &IsFneg::Result {
        negate: v1,
        value: v2,
    } = arg0 {
        // Rule at src\isa\riscv64\lower.isle line 1628.
        return v1;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "is_fneg_neg", "src\\isa\\riscv64\\lower.isle line 1627")
}

// Generated as internal constructor for term get_fneg_value.
pub fn constructor_get_fneg_value<C: Context>(
    ctx: &mut C,
    arg0: &IsFneg,
) -> Value {
    if let &IsFneg::Result {
        negate: v1,
        value: v2,
    } = arg0 {
        // Rule at src\isa\riscv64\lower.isle line 1631.
        return v2;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "get_fneg_value", "src\\isa\\riscv64\\lower.isle line 1630")
}

// Generated as internal constructor for term rv_fma.
pub fn constructor_rv_fma<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: u64,
    arg2: u64,
    arg3: Value,
    arg4: Value,
    arg5: Value,
) -> InstOutput {
    match arg1 {
        0x0_u64 => {
            match arg2 {
                0x0_u64 => {
                    let v20 = C::ty_supported_vec(ctx, arg0);
                    if let Some(v21) = v20 {
                        let v49 = C::def_inst(ctx, arg4);
                        if let Some(v50) = v49 {
                            let v51 = &C::inst_data_value(ctx, v50);
                            if let &InstructionData::Unary {
                                opcode: ref v52,
                                arg: v53,
                            } = v51 {
                                if let &Opcode::Splat = v52 {
                                    let v22 = constructor_put_in_vreg(ctx, arg5);
                                    let v54 = constructor_put_in_vreg(ctx, arg3);
                                    let v55 = constructor_put_in_freg(ctx, v53);
                                    let v25 = &constructor_unmasked(ctx);
                                    let v26 = C::vstate_from_type(ctx, v21);
                                    let v56 = constructor_rv_vfmacc_vf(ctx, v22, v54, v55, v25, v26);
                                    let v57 = constructor_output_vreg(ctx, v56);
                                    // Rule at src\isa\riscv64\lower.isle line 1657.
                                    return v57;
                                }
                            }
                        }
                        let v35 = C::def_inst(ctx, arg3);
                        if let Some(v36) = v35 {
                            let v37 = &C::inst_data_value(ctx, v36);
                            if let &InstructionData::Unary {
                                opcode: ref v38,
                                arg: v39,
                            } = v37 {
                                if let &Opcode::Splat = v38 {
                                    let v22 = constructor_put_in_vreg(ctx, arg5);
                                    let v23 = constructor_put_in_vreg(ctx, arg4);
                                    let v40 = constructor_put_in_freg(ctx, v39);
                                    let v25 = &constructor_unmasked(ctx);
                                    let v26 = C::vstate_from_type(ctx, v21);
                                    let v41 = constructor_rv_vfmacc_vf(ctx, v22, v23, v40, v25, v26);
                                    let v42 = constructor_output_vreg(ctx, v41);
                                    // Rule at src\isa\riscv64\lower.isle line 1653.
                                    return v42;
                                }
                            }
                        }
                        let v22 = constructor_put_in_vreg(ctx, arg5);
                        let v23 = constructor_put_in_vreg(ctx, arg4);
                        let v24 = constructor_put_in_vreg(ctx, arg3);
                        let v25 = &constructor_unmasked(ctx);
                        let v26 = C::vstate_from_type(ctx, v21);
                        let v27 = constructor_rv_vfmacc_vv(ctx, v22, v23, v24, v25, v26);
                        let v28 = constructor_output_vreg(ctx, v27);
                        // Rule at src\isa\riscv64\lower.isle line 1649.
                        return v28;
                    }
                    let v1 = C::ty_supported_float_full(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v9 = constructor_put_in_freg(ctx, arg3);
                        let v10 = constructor_put_in_freg(ctx, arg4);
                        let v11 = constructor_put_in_freg(ctx, arg5);
                        let v12 = constructor_rv_fmadd(ctx, v2, &FRM::RNE, v9, v10, v11);
                        let v13 = constructor_output_freg(ctx, v12);
                        // Rule at src\isa\riscv64\lower.isle line 1645.
                        return v13;
                    }
                }
                0x1_u64 => {
                    let v20 = C::ty_supported_vec(ctx, arg0);
                    if let Some(v21) = v20 {
                        let v49 = C::def_inst(ctx, arg4);
                        if let Some(v50) = v49 {
                            let v51 = &C::inst_data_value(ctx, v50);
                            if let &InstructionData::Unary {
                                opcode: ref v52,
                                arg: v53,
                            } = v51 {
                                if let &Opcode::Splat = v52 {
                                    let v22 = constructor_put_in_vreg(ctx, arg5);
                                    let v54 = constructor_put_in_vreg(ctx, arg3);
                                    let v55 = constructor_put_in_freg(ctx, v53);
                                    let v25 = &constructor_unmasked(ctx);
                                    let v26 = C::vstate_from_type(ctx, v21);
                                    let v58 = constructor_rv_vfmsac_vf(ctx, v22, v54, v55, v25, v26);
                                    let v59 = constructor_output_vreg(ctx, v58);
                                    // Rule at src\isa\riscv64\lower.isle line 1658.
                                    return v59;
                                }
                            }
                        }
                        let v35 = C::def_inst(ctx, arg3);
                        if let Some(v36) = v35 {
                            let v37 = &C::inst_data_value(ctx, v36);
                            if let &InstructionData::Unary {
                                opcode: ref v38,
                                arg: v39,
                            } = v37 {
                                if let &Opcode::Splat = v38 {
                                    let v22 = constructor_put_in_vreg(ctx, arg5);
                                    let v23 = constructor_put_in_vreg(ctx, arg4);
                                    let v40 = constructor_put_in_freg(ctx, v39);
                                    let v25 = &constructor_unmasked(ctx);
                                    let v26 = C::vstate_from_type(ctx, v21);
                                    let v43 = constructor_rv_vfmsac_vf(ctx, v22, v23, v40, v25, v26);
                                    let v44 = constructor_output_vreg(ctx, v43);
                                    // Rule at src\isa\riscv64\lower.isle line 1654.
                                    return v44;
                                }
                            }
                        }
                        let v22 = constructor_put_in_vreg(ctx, arg5);
                        let v23 = constructor_put_in_vreg(ctx, arg4);
                        let v24 = constructor_put_in_vreg(ctx, arg3);
                        let v25 = &constructor_unmasked(ctx);
                        let v26 = C::vstate_from_type(ctx, v21);
                        let v29 = constructor_rv_vfmsac_vv(ctx, v22, v23, v24, v25, v26);
                        let v30 = constructor_output_vreg(ctx, v29);
                        // Rule at src\isa\riscv64\lower.isle line 1650.
                        return v30;
                    }
                    let v1 = C::ty_supported_float_full(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v9 = constructor_put_in_freg(ctx, arg3);
                        let v10 = constructor_put_in_freg(ctx, arg4);
                        let v11 = constructor_put_in_freg(ctx, arg5);
                        let v14 = constructor_rv_fmsub(ctx, v2, &FRM::RNE, v9, v10, v11);
                        let v15 = constructor_output_freg(ctx, v14);
                        // Rule at src\isa\riscv64\lower.isle line 1646.
                        return v15;
                    }
                }
                _ => {}
            }
        }
        0x1_u64 => {
            match arg2 {
                0x0_u64 => {
                    let v20 = C::ty_supported_vec(ctx, arg0);
                    if let Some(v21) = v20 {
                        let v49 = C::def_inst(ctx, arg4);
                        if let Some(v50) = v49 {
                            let v51 = &C::inst_data_value(ctx, v50);
                            if let &InstructionData::Unary {
                                opcode: ref v52,
                                arg: v53,
                            } = v51 {
                                if let &Opcode::Splat = v52 {
                                    let v22 = constructor_put_in_vreg(ctx, arg5);
                                    let v54 = constructor_put_in_vreg(ctx, arg3);
                                    let v55 = constructor_put_in_freg(ctx, v53);
                                    let v25 = &constructor_unmasked(ctx);
                                    let v26 = C::vstate_from_type(ctx, v21);
                                    let v60 = constructor_rv_vfnmsac_vf(ctx, v22, v54, v55, v25, v26);
                                    let v61 = constructor_output_vreg(ctx, v60);
                                    // Rule at src\isa\riscv64\lower.isle line 1659.
                                    return v61;
                                }
                            }
                        }
                        let v35 = C::def_inst(ctx, arg3);
                        if let Some(v36) = v35 {
                            let v37 = &C::inst_data_value(ctx, v36);
                            if let &InstructionData::Unary {
                                opcode: ref v38,
                                arg: v39,
                            } = v37 {
                                if let &Opcode::Splat = v38 {
                                    let v22 = constructor_put_in_vreg(ctx, arg5);
                                    let v23 = constructor_put_in_vreg(ctx, arg4);
                                    let v40 = constructor_put_in_freg(ctx, v39);
                                    let v25 = &constructor_unmasked(ctx);
                                    let v26 = C::vstate_from_type(ctx, v21);
                                    let v45 = constructor_rv_vfnmsac_vf(ctx, v22, v23, v40, v25, v26);
                                    let v46 = constructor_output_vreg(ctx, v45);
                                    // Rule at src\isa\riscv64\lower.isle line 1655.
                                    return v46;
                                }
                            }
                        }
                        let v22 = constructor_put_in_vreg(ctx, arg5);
                        let v23 = constructor_put_in_vreg(ctx, arg4);
                        let v24 = constructor_put_in_vreg(ctx, arg3);
                        let v25 = &constructor_unmasked(ctx);
                        let v26 = C::vstate_from_type(ctx, v21);
                        let v31 = constructor_rv_vfnmsac_vv(ctx, v22, v23, v24, v25, v26);
                        let v32 = constructor_output_vreg(ctx, v31);
                        // Rule at src\isa\riscv64\lower.isle line 1651.
                        return v32;
                    }
                    let v1 = C::ty_supported_float_full(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v9 = constructor_put_in_freg(ctx, arg3);
                        let v10 = constructor_put_in_freg(ctx, arg4);
                        let v11 = constructor_put_in_freg(ctx, arg5);
                        let v16 = constructor_rv_fnmsub(ctx, v2, &FRM::RNE, v9, v10, v11);
                        let v17 = constructor_output_freg(ctx, v16);
                        // Rule at src\isa\riscv64\lower.isle line 1647.
                        return v17;
                    }
                }
                0x1_u64 => {
                    let v20 = C::ty_supported_vec(ctx, arg0);
                    if let Some(v21) = v20 {
                        let v49 = C::def_inst(ctx, arg4);
                        if let Some(v50) = v49 {
                            let v51 = &C::inst_data_value(ctx, v50);
                            if let &InstructionData::Unary {
                                opcode: ref v52,
                                arg: v53,
                            } = v51 {
                                if let &Opcode::Splat = v52 {
                                    let v22 = constructor_put_in_vreg(ctx, arg5);
                                    let v54 = constructor_put_in_vreg(ctx, arg3);
                                    let v55 = constructor_put_in_freg(ctx, v53);
                                    let v25 = &constructor_unmasked(ctx);
                                    let v26 = C::vstate_from_type(ctx, v21);
                                    let v62 = constructor_rv_vfnmacc_vf(ctx, v22, v54, v55, v25, v26);
                                    let v63 = constructor_output_vreg(ctx, v62);
                                    // Rule at src\isa\riscv64\lower.isle line 1660.
                                    return v63;
                                }
                            }
                        }
                        let v35 = C::def_inst(ctx, arg3);
                        if let Some(v36) = v35 {
                            let v37 = &C::inst_data_value(ctx, v36);
                            if let &InstructionData::Unary {
                                opcode: ref v38,
                                arg: v39,
                            } = v37 {
                                if let &Opcode::Splat = v38 {
                                    let v22 = constructor_put_in_vreg(ctx, arg5);
                                    let v23 = constructor_put_in_vreg(ctx, arg4);
                                    let v40 = constructor_put_in_freg(ctx, v39);
                                    let v25 = &constructor_unmasked(ctx);
                                    let v26 = C::vstate_from_type(ctx, v21);
                                    let v47 = constructor_rv_vfnmacc_vf(ctx, v22, v23, v40, v25, v26);
                                    let v48 = constructor_output_vreg(ctx, v47);
                                    // Rule at src\isa\riscv64\lower.isle line 1656.
                                    return v48;
                                }
                            }
                        }
                        let v22 = constructor_put_in_vreg(ctx, arg5);
                        let v23 = constructor_put_in_vreg(ctx, arg4);
                        let v24 = constructor_put_in_vreg(ctx, arg3);
                        let v25 = &constructor_unmasked(ctx);
                        let v26 = C::vstate_from_type(ctx, v21);
                        let v33 = constructor_rv_vfnmacc_vv(ctx, v22, v23, v24, v25, v26);
                        let v34 = constructor_output_vreg(ctx, v33);
                        // Rule at src\isa\riscv64\lower.isle line 1652.
                        return v34;
                    }
                    let v1 = C::ty_supported_float_full(ctx, arg0);
                    if let Some(v2) = v1 {
                        let v9 = constructor_put_in_freg(ctx, arg3);
                        let v10 = constructor_put_in_freg(ctx, arg4);
                        let v11 = constructor_put_in_freg(ctx, arg5);
                        let v18 = constructor_rv_fnmadd(ctx, v2, &FRM::RNE, v9, v10, v11);
                        let v19 = constructor_output_freg(ctx, v18);
                        // Rule at src\isa\riscv64\lower.isle line 1648.
                        return v19;
                    }
                }
                _ => {}
            }
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "rv_fma", "src\\isa\\riscv64\\lower.isle line 1644")
}

// Generated as internal constructor for term gen_atomic_rmw_loop.
pub fn constructor_gen_atomic_rmw_loop<C: Context>(
    ctx: &mut C,
    arg0: &AtomicRmwOp,
    arg1: Type,
    arg2: XReg,
    arg3: XReg,
) -> XReg {
    let v4 = constructor_temp_writable_xreg(ctx);
    let v5 = constructor_temp_writable_xreg(ctx);
    let v6 = constructor_gen_atomic_offset(ctx, arg2, arg1);
    let v9 = constructor_gen_atomic_p(ctx, arg2, arg1);
    let v7 = C::xreg_to_reg(ctx, v6);
    let v8 = C::writable_xreg_to_writable_reg(ctx, v4);
    let v10 = C::xreg_to_reg(ctx, v9);
    let v11 = C::xreg_to_reg(ctx, arg3);
    let v12 = C::writable_xreg_to_writable_reg(ctx, v5);
    let v13 = MInst::AtomicRmwLoop {
        offset: v7,
        op: arg0.clone(),
        dst: v8,
        ty: arg1,
        p: v10,
        x: v11,
        t0: v12,
    };
    let v14 = C::emit(ctx, &v13);
    let v15 = C::writable_reg_to_reg(ctx, v8);
    let v16 = C::xreg_new(ctx, v15);
    // Rule at src\isa\riscv64\lower.isle line 1708.
    return v16;
}

// Generated as internal constructor for term gen_atomic_offset.
pub fn constructor_gen_atomic_offset<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: Type,
) -> XReg {
    let v2 = C::fits_in_16(ctx, arg1);
    if let Some(v3) = v2 {
        let v5 = C::imm12_const(ctx, 3_i32);
        let v6 = constructor_rv_andi(ctx, arg0, v5);
        let v7 = constructor_rv_slli(ctx, v6, v5);
        // Rule at src\isa\riscv64\lower.isle line 1736.
        return v7;
    }
    let v8 = C::zero_reg(ctx);
    // Rule at src\isa\riscv64\lower.isle line 1739.
    return v8;
}

// Generated as internal constructor for term gen_atomic_p.
pub fn constructor_gen_atomic_p<C: Context>(
    ctx: &mut C,
    arg0: XReg,
    arg1: Type,
) -> XReg {
    let v2 = C::fits_in_16(ctx, arg1);
    if let Some(v3) = v2 {
        let v5 = C::imm12_const(ctx, -4_i32);
        let v6 = constructor_rv_andi(ctx, arg0, v5);
        // Rule at src\isa\riscv64\lower.isle line 1743.
        return v6;
    }
    // Rule at src\isa\riscv64\lower.isle line 1746.
    return arg0;
}

// Generated as internal constructor for term gen_load64_extend.
pub fn constructor_gen_load64_extend<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: &ExtendOp,
    arg2: MemFlags,
    arg3: AMode,
) -> VReg {
    match arg1 {
        &ExtendOp::Zero => {
            let v5 = &constructor_element_width_from_type(ctx, I64);
            let v7 = VecAMode::UnitStride {
                base: arg3,
            };
            let v8 = &constructor_unmasked(ctx);
            let v6 = C::vstate_from_type(ctx, I64);
            let v9 = constructor_vec_load(ctx, v5, &v7, arg2, v8, v6);
            let v10 = C::vreg_new(ctx, v9);
            let v11 = C::vstate_from_type(ctx, arg0);
            let v13 = constructor_rv_vzext_vf2(ctx, v10, v8, v11);
            // Rule at src\isa\riscv64\lower.isle line 2192.
            return v13;
        }
        &ExtendOp::Signed => {
            let v5 = &constructor_element_width_from_type(ctx, I64);
            let v7 = VecAMode::UnitStride {
                base: arg3,
            };
            let v8 = &constructor_unmasked(ctx);
            let v6 = C::vstate_from_type(ctx, I64);
            let v9 = constructor_vec_load(ctx, v5, &v7, arg2, v8, v6);
            let v10 = C::vreg_new(ctx, v9);
            let v11 = C::vstate_from_type(ctx, arg0);
            let v12 = constructor_rv_vsext_vf2(ctx, v10, v8, v11);
            // Rule at src\isa\riscv64\lower.isle line 2186.
            return v12;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "gen_load64_extend", "src\\isa\\riscv64\\lower.isle line 2184")
}

// Generated as internal constructor for term lower_icmp.
pub fn constructor_lower_icmp<C: Context>(
    ctx: &mut C,
    arg0: &IntCC,
    arg1: Value,
    arg2: Value,
) -> XReg {
    match arg0 {
        &IntCC::Equal => {
            let v14 = C::i64_from_iconst(ctx, arg1);
            if let Some(v15) = v14 {
                let v16 = C::i64_matches_non_zero(ctx, v15);
                if let Some(v17) = v16 {
                    if v17 == true {
                        let v18 = C::imm12_from_i64(ctx, v15);
                        if let Some(v19) = v18 {
                            let v20 = constructor_sext(ctx, arg2);
                            let v21 = constructor_rv_xori(ctx, v20, v19);
                            let v22 = constructor_rv_seqz(ctx, v21);
                            // Rule at src\isa\riscv64\lower.isle line 2273.
                            return v22;
                        }
                    }
                }
            }
            let v5 = C::i64_from_iconst(ctx, arg2);
            if let Some(v6) = v5 {
                let v7 = C::i64_matches_non_zero(ctx, v6);
                if let Some(v8) = v7 {
                    if v8 == true {
                        let v9 = C::imm12_from_i64(ctx, v6);
                        if let Some(v10) = v9 {
                            let v11 = constructor_sext(ctx, arg1);
                            let v12 = constructor_rv_xori(ctx, v11, v10);
                            let v13 = constructor_rv_seqz(ctx, v12);
                            // Rule at src\isa\riscv64\lower.isle line 2270.
                            return v13;
                        }
                    }
                }
            }
        }
        &IntCC::NotEqual => {
            let v14 = C::i64_from_iconst(ctx, arg1);
            if let Some(v15) = v14 {
                let v16 = C::i64_matches_non_zero(ctx, v15);
                if let Some(v17) = v16 {
                    if v17 == true {
                        let v18 = C::imm12_from_i64(ctx, v15);
                        if let Some(v19) = v18 {
                            let v20 = constructor_sext(ctx, arg2);
                            let v21 = constructor_rv_xori(ctx, v20, v19);
                            let v24 = constructor_rv_snez(ctx, v21);
                            // Rule at src\isa\riscv64\lower.isle line 2281.
                            return v24;
                        }
                    }
                }
            }
            let v5 = C::i64_from_iconst(ctx, arg2);
            if let Some(v6) = v5 {
                let v7 = C::i64_matches_non_zero(ctx, v6);
                if let Some(v8) = v7 {
                    if v8 == true {
                        let v9 = C::imm12_from_i64(ctx, v6);
                        if let Some(v10) = v9 {
                            let v11 = constructor_sext(ctx, arg1);
                            let v12 = constructor_rv_xori(ctx, v11, v10);
                            let v23 = constructor_rv_snez(ctx, v12);
                            // Rule at src\isa\riscv64\lower.isle line 2278.
                            return v23;
                        }
                    }
                }
            }
        }
        &IntCC::SignedGreaterThan => {
            let v14 = C::i64_from_iconst(ctx, arg1);
            if let Some(v15) = v14 {
                let v16 = C::i64_matches_non_zero(ctx, v15);
                if let Some(v17) = v16 {
                    if v17 == true {
                        let v18 = C::imm12_from_i64(ctx, v15);
                        if let Some(v19) = v18 {
                            let v20 = constructor_sext(ctx, arg2);
                            let v26 = constructor_rv_slti(ctx, v20, v19);
                            // Rule at src\isa\riscv64\lower.isle line 2289.
                            return v26;
                        }
                    }
                }
            }
        }
        &IntCC::SignedGreaterThanOrEqual => {
            let v5 = C::i64_from_iconst(ctx, arg2);
            if let Some(v6) = v5 {
                let v7 = C::i64_matches_non_zero(ctx, v6);
                if let Some(v8) = v7 {
                    if v8 == true {
                        let v9 = C::imm12_from_i64(ctx, v6);
                        if let Some(v10) = v9 {
                            let v51 = &C::intcc_complement(ctx, arg0);
                            let v52 = constructor_lower_icmp(ctx, v51, arg1, arg2);
                            let v54 = C::imm12_const(ctx, 1_i32);
                            let v55 = constructor_rv_xori(ctx, v52, v54);
                            // Rule at src\isa\riscv64\lower.isle line 2300.
                            return v55;
                        }
                    }
                }
            }
        }
        &IntCC::SignedLessThan => {
            let v5 = C::i64_from_iconst(ctx, arg2);
            if let Some(v6) = v5 {
                let v7 = C::i64_matches_non_zero(ctx, v6);
                if let Some(v8) = v7 {
                    if v8 == true {
                        let v9 = C::imm12_from_i64(ctx, v6);
                        if let Some(v10) = v9 {
                            let v11 = constructor_sext(ctx, arg1);
                            let v25 = constructor_rv_slti(ctx, v11, v10);
                            // Rule at src\isa\riscv64\lower.isle line 2286.
                            return v25;
                        }
                    }
                }
            }
        }
        &IntCC::UnsignedGreaterThan => {
            let v39 = C::def_inst(ctx, arg1);
            if let Some(v40) = v39 {
                let v41 = &C::inst_data_value(ctx, v40);
                if let &InstructionData::UnaryImm {
                    opcode: ref v42,
                    imm: v43,
                } = v41 {
                    if let &Opcode::Iconst = v42 {
                        let v44 = C::u64_from_imm64(ctx, v43);
                        let v45 = C::u64_matches_non_zero(ctx, v44);
                        if let Some(v46) = v45 {
                            if v46 == true {
                                let v47 = C::imm12_from_u64(ctx, v44);
                                if let Some(v48) = v47 {
                                    let v49 = constructor_zext(ctx, arg2);
                                    let v50 = constructor_rv_sltiu(ctx, v49, v48);
                                    // Rule at src\isa\riscv64\lower.isle line 2295.
                                    return v50;
                                }
                            }
                        }
                    }
                }
            }
        }
        &IntCC::UnsignedGreaterThanOrEqual => {
            let v27 = C::def_inst(ctx, arg2);
            if let Some(v28) = v27 {
                let v29 = &C::inst_data_value(ctx, v28);
                if let &InstructionData::UnaryImm {
                    opcode: ref v30,
                    imm: v31,
                } = v29 {
                    if let &Opcode::Iconst = v30 {
                        let v32 = C::u64_from_imm64(ctx, v31);
                        let v33 = C::u64_matches_non_zero(ctx, v32);
                        if let Some(v34) = v33 {
                            if v34 == true {
                                let v35 = C::imm12_from_u64(ctx, v32);
                                if let Some(v36) = v35 {
                                    let v51 = &C::intcc_complement(ctx, arg0);
                                    let v52 = constructor_lower_icmp(ctx, v51, arg1, arg2);
                                    let v54 = C::imm12_const(ctx, 1_i32);
                                    let v55 = constructor_rv_xori(ctx, v52, v54);
                                    // Rule at src\isa\riscv64\lower.isle line 2303.
                                    return v55;
                                }
                            }
                        }
                    }
                }
            }
        }
        &IntCC::UnsignedLessThan => {
            let v27 = C::def_inst(ctx, arg2);
            if let Some(v28) = v27 {
                let v29 = &C::inst_data_value(ctx, v28);
                if let &InstructionData::UnaryImm {
                    opcode: ref v30,
                    imm: v31,
                } = v29 {
                    if let &Opcode::Iconst = v30 {
                        let v32 = C::u64_from_imm64(ctx, v31);
                        let v33 = C::u64_matches_non_zero(ctx, v32);
                        if let Some(v34) = v33 {
                            if v34 == true {
                                let v35 = C::imm12_from_u64(ctx, v32);
                                if let Some(v36) = v35 {
                                    let v37 = constructor_zext(ctx, arg1);
                                    let v38 = constructor_rv_sltiu(ctx, v37, v36);
                                    // Rule at src\isa\riscv64\lower.isle line 2292.
                                    return v38;
                                }
                            }
                        }
                    }
                }
            }
        }
        _ => {}
    }
    let v3 = constructor_icmp_to_int_compare(ctx, arg0, arg1, arg2);
    let v4 = constructor_lower_int_compare(ctx, v3);
    // Rule at src\isa\riscv64\lower.isle line 2266.
    return v4;
}

// Generated as internal constructor for term lower_int_compare.
pub fn constructor_lower_int_compare<C: Context>(
    ctx: &mut C,
    arg0: IntegerCompare,
) -> XReg {
    let v1 = C::int_compare_decompose(ctx, arg0);
    match &v1.0 {
        &IntCC::Equal => {
            let v10 = C::is_zero_reg(ctx, v1.1);
            if let Some(v11) = v10 {
                let v12 = constructor_rv_seqz(ctx, v1.2);
                // Rule at src\isa\riscv64\lower.isle line 2316.
                return v12;
            }
            let v7 = C::is_zero_reg(ctx, v1.2);
            if let Some(v8) = v7 {
                let v9 = constructor_rv_seqz(ctx, v1.1);
                // Rule at src\isa\riscv64\lower.isle line 2314.
                return v9;
            }
            let v5 = constructor_rv_xor(ctx, v1.1, v1.2);
            let v6 = constructor_rv_seqz(ctx, v5);
            // Rule at src\isa\riscv64\lower.isle line 2312.
            return v6;
        }
        &IntCC::NotEqual => {
            let v10 = C::is_zero_reg(ctx, v1.1);
            if let Some(v11) = v10 {
                let v15 = constructor_rv_snez(ctx, v1.2);
                // Rule at src\isa\riscv64\lower.isle line 2323.
                return v15;
            }
            let v7 = C::is_zero_reg(ctx, v1.2);
            if let Some(v8) = v7 {
                let v14 = constructor_rv_snez(ctx, v1.1);
                // Rule at src\isa\riscv64\lower.isle line 2321.
                return v14;
            }
            let v5 = constructor_rv_xor(ctx, v1.1, v1.2);
            let v13 = constructor_rv_snez(ctx, v5);
            // Rule at src\isa\riscv64\lower.isle line 2319.
            return v13;
        }
        &IntCC::SignedGreaterThan => {
            let v18 = constructor_rv_slt(ctx, v1.2, v1.1);
            // Rule at src\isa\riscv64\lower.isle line 2331.
            return v18;
        }
        &IntCC::SignedGreaterThanOrEqual => {
            let v16 = constructor_rv_slt(ctx, v1.1, v1.2);
            let v21 = C::imm12_const(ctx, 1_i32);
            let v24 = constructor_rv_xori(ctx, v16, v21);
            // Rule at src\isa\riscv64\lower.isle line 2341.
            return v24;
        }
        &IntCC::SignedLessThan => {
            let v16 = constructor_rv_slt(ctx, v1.1, v1.2);
            // Rule at src\isa\riscv64\lower.isle line 2326.
            return v16;
        }
        &IntCC::SignedLessThanOrEqual => {
            let v18 = constructor_rv_slt(ctx, v1.2, v1.1);
            let v21 = C::imm12_const(ctx, 1_i32);
            let v22 = constructor_rv_xori(ctx, v18, v21);
            // Rule at src\isa\riscv64\lower.isle line 2336.
            return v22;
        }
        &IntCC::UnsignedGreaterThan => {
            let v19 = constructor_rv_sltu(ctx, v1.2, v1.1);
            // Rule at src\isa\riscv64\lower.isle line 2333.
            return v19;
        }
        &IntCC::UnsignedGreaterThanOrEqual => {
            let v17 = constructor_rv_sltu(ctx, v1.1, v1.2);
            let v21 = C::imm12_const(ctx, 1_i32);
            let v25 = constructor_rv_xori(ctx, v17, v21);
            // Rule at src\isa\riscv64\lower.isle line 2343.
            return v25;
        }
        &IntCC::UnsignedLessThan => {
            let v17 = constructor_rv_sltu(ctx, v1.1, v1.2);
            // Rule at src\isa\riscv64\lower.isle line 2328.
            return v17;
        }
        &IntCC::UnsignedLessThanOrEqual => {
            let v19 = constructor_rv_sltu(ctx, v1.2, v1.1);
            let v21 = C::imm12_const(ctx, 1_i32);
            let v23 = constructor_rv_xori(ctx, v19, v21);
            // Rule at src\isa\riscv64\lower.isle line 2338.
            return v23;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "lower_int_compare", "src\\isa\\riscv64\\lower.isle line 2309")
}

// Generated as internal constructor for term lower_icmp_i128.
pub fn constructor_lower_icmp_i128<C: Context>(
    ctx: &mut C,
    arg0: &IntCC,
    arg1: ValueRegs,
    arg2: ValueRegs,
) -> XReg {
    let v25 = &C::intcc_unsigned(ctx, arg0);
    if let &IntCC::UnsignedLessThan = v25 {
        let v4 = C::value_regs_get(ctx, arg1, 0x0_usize);
        let v26 = C::value_regs_get(ctx, arg1, 0x1_usize);
        let v6 = C::value_regs_get(ctx, arg2, 0x0_usize);
        let v27 = C::value_regs_get(ctx, arg2, 0x1_usize);
        let v28 = C::xreg_new(ctx, v26);
        let v29 = C::xreg_new(ctx, v27);
        let v30 = C::int_compare(ctx, arg0, v28, v29);
        let v31 = constructor_lower_int_compare(ctx, v30);
        let v32 = C::xreg_new(ctx, v4);
        let v33 = C::xreg_new(ctx, v6);
        let v34 = constructor_rv_sltu(ctx, v32, v33);
        let v35 = C::xreg_new(ctx, v26);
        let v36 = C::xreg_new(ctx, v27);
        let v37 = constructor_rv_xor(ctx, v35, v36);
        let v38 = constructor_cmp_eqz(ctx, v37);
        let v39 = constructor_gen_select_xreg(ctx, v38, v34, v31);
        // Rule at src\isa\riscv64\lower.isle line 2384.
        return v39;
    }
    match arg0 {
        &IntCC::Equal => {
            let v4 = C::value_regs_get(ctx, arg1, 0x0_usize);
            let v5 = C::xreg_new(ctx, v4);
            let v6 = C::value_regs_get(ctx, arg2, 0x0_usize);
            let v7 = C::xreg_new(ctx, v6);
            let v8 = constructor_rv_xor(ctx, v5, v7);
            let v10 = C::value_regs_get(ctx, arg1, 0x1_usize);
            let v11 = C::xreg_new(ctx, v10);
            let v12 = C::value_regs_get(ctx, arg2, 0x1_usize);
            let v13 = C::xreg_new(ctx, v12);
            let v14 = constructor_rv_xor(ctx, v11, v13);
            let v15 = constructor_rv_or(ctx, v8, v14);
            let v16 = constructor_rv_seqz(ctx, v15);
            // Rule at src\isa\riscv64\lower.isle line 2355.
            return v16;
        }
        &IntCC::NotEqual => {
            let v4 = C::value_regs_get(ctx, arg1, 0x0_usize);
            let v5 = C::xreg_new(ctx, v4);
            let v6 = C::value_regs_get(ctx, arg2, 0x0_usize);
            let v7 = C::xreg_new(ctx, v6);
            let v8 = constructor_rv_xor(ctx, v5, v7);
            let v10 = C::value_regs_get(ctx, arg1, 0x1_usize);
            let v11 = C::xreg_new(ctx, v10);
            let v12 = C::value_regs_get(ctx, arg2, 0x1_usize);
            let v13 = C::xreg_new(ctx, v12);
            let v14 = constructor_rv_xor(ctx, v11, v13);
            let v15 = constructor_rv_or(ctx, v8, v14);
            let v17 = constructor_rv_snez(ctx, v15);
            // Rule at src\isa\riscv64\lower.isle line 2359.
            return v17;
        }
        &IntCC::SignedGreaterThan => {
            let v18 = &C::intcc_swap_args(ctx, arg0);
            let v19 = constructor_lower_icmp_i128(ctx, v18, arg2, arg1);
            // Rule at src\isa\riscv64\lower.isle line 2365.
            return v19;
        }
        &IntCC::SignedGreaterThanOrEqual => {
            let v20 = &C::intcc_complement(ctx, arg0);
            let v21 = constructor_lower_icmp_i128(ctx, v20, arg1, arg2);
            let v23 = C::imm12_const(ctx, 1_i32);
            let v24 = constructor_rv_xori(ctx, v21, v23);
            // Rule at src\isa\riscv64\lower.isle line 2373.
            return v24;
        }
        &IntCC::SignedLessThanOrEqual => {
            let v20 = &C::intcc_complement(ctx, arg0);
            let v21 = constructor_lower_icmp_i128(ctx, v20, arg1, arg2);
            let v23 = C::imm12_const(ctx, 1_i32);
            let v24 = constructor_rv_xori(ctx, v21, v23);
            // Rule at src\isa\riscv64\lower.isle line 2371.
            return v24;
        }
        &IntCC::UnsignedGreaterThan => {
            let v18 = &C::intcc_swap_args(ctx, arg0);
            let v19 = constructor_lower_icmp_i128(ctx, v18, arg2, arg1);
            // Rule at src\isa\riscv64\lower.isle line 2367.
            return v19;
        }
        &IntCC::UnsignedGreaterThanOrEqual => {
            let v20 = &C::intcc_complement(ctx, arg0);
            let v21 = constructor_lower_icmp_i128(ctx, v20, arg1, arg2);
            let v23 = C::imm12_const(ctx, 1_i32);
            let v24 = constructor_rv_xori(ctx, v21, v23);
            // Rule at src\isa\riscv64\lower.isle line 2377.
            return v24;
        }
        &IntCC::UnsignedLessThanOrEqual => {
            let v20 = &C::intcc_complement(ctx, arg0);
            let v21 = constructor_lower_icmp_i128(ctx, v20, arg1, arg2);
            let v23 = C::imm12_const(ctx, 1_i32);
            let v24 = constructor_rv_xori(ctx, v21, v23);
            // Rule at src\isa\riscv64\lower.isle line 2375.
            return v24;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "lower_icmp_i128", "src\\isa\\riscv64\\lower.isle line 2354")
}

// Generated as internal constructor for term lower_float_compare.
pub fn constructor_lower_float_compare<C: Context>(
    ctx: &mut C,
    arg0: &FloatCompare,
) -> XReg {
    match arg0 {
        &FloatCompare::One {
            r: v1,
        } => {
            // Rule at src\isa\riscv64\lower.isle line 2404.
            return v1;
        }
        &FloatCompare::Zero {
            r: v2,
        } => {
            let v3 = constructor_rv_seqz(ctx, v2);
            // Rule at src\isa\riscv64\lower.isle line 2405.
            return v3;
        }
        _ => {}
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "lower_float_compare", "src\\isa\\riscv64\\lower.isle line 2403")
}

// Generated as internal constructor for term lower_inbounds_fcvt_to_uint.
pub fn constructor_lower_inbounds_fcvt_to_uint<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Type,
    arg2: FReg,
) -> XReg {
    if arg0 == I64 {
        let v7 = constructor_rv_fcvtlu(ctx, arg1, &FRM::RTZ, arg2);
        // Rule at src\isa\riscv64\lower.isle line 2435.
        return v7;
    }
    let v1 = C::fits_in_32(ctx, arg0);
    if let Some(v2) = v1 {
        let v6 = constructor_rv_fcvtwu(ctx, arg1, &FRM::RTZ, arg2);
        // Rule at src\isa\riscv64\lower.isle line 2433.
        return v6;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "lower_inbounds_fcvt_to_uint", "src\\isa\\riscv64\\lower.isle line 2432")
}

// Generated as internal constructor for term lower_inbounds_fcvt_to_sint.
pub fn constructor_lower_inbounds_fcvt_to_sint<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Type,
    arg2: FReg,
) -> XReg {
    if arg0 == I64 {
        let v7 = constructor_rv_fcvtl(ctx, arg1, &FRM::RTZ, arg2);
        // Rule at src\isa\riscv64\lower.isle line 2452.
        return v7;
    }
    let v1 = C::fits_in_32(ctx, arg0);
    if let Some(v2) = v1 {
        let v6 = constructor_rv_fcvtw(ctx, arg1, &FRM::RTZ, arg2);
        // Rule at src\isa\riscv64\lower.isle line 2450.
        return v6;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "lower_inbounds_fcvt_to_sint", "src\\isa\\riscv64\\lower.isle line 2449")
}

// Generated as internal constructor for term lower_fcvt_to_sint_sat.
pub fn constructor_lower_fcvt_to_sint_sat<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Type,
    arg2: FReg,
) -> XReg {
    match arg1 {
        I32 => {
            let v16 = constructor_rv_fcvtw(ctx, arg0, &FRM::RTZ, arg2);
            // Rule at src\isa\riscv64\lower.isle line 2468.
            return v16;
        }
        I64 => {
            let v17 = constructor_rv_fcvtl(ctx, arg0, &FRM::RTZ, arg2);
            // Rule at src\isa\riscv64\lower.isle line 2469.
            return v17;
        }
        _ => {}
    }
    let v2 = C::fits_in_16(ctx, arg1);
    if let Some(v3) = v2 {
        let v5 = true;
        let v6 = C::fcvt_smax_bound(ctx, arg0, v3, v5);
        let v7 = constructor_imm(ctx, arg0, v6);
        let v8 = C::freg_new(ctx, v7);
        let v9 = C::fcvt_smin_bound(ctx, arg0, v3, v5);
        let v10 = constructor_imm(ctx, arg0, v9);
        let v11 = C::freg_new(ctx, v10);
        let v12 = constructor_rv_fmax(ctx, arg0, v11, arg2);
        let v13 = constructor_rv_fmin(ctx, arg0, v8, v12);
        let v15 = constructor_rv_fcvtw(ctx, arg0, &FRM::RTZ, v13);
        // Rule at src\isa\riscv64\lower.isle line 2463.
        return v15;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "lower_fcvt_to_sint_sat", "src\\isa\\riscv64\\lower.isle line 2462")
}

// Generated as internal constructor for term handle_fcvt_to_int_nan.
pub fn constructor_handle_fcvt_to_int_nan<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: FReg,
    arg2: XReg,
) -> XReg {
    let v3 = constructor_rv_feq(ctx, arg0, arg1, arg1);
    let v4 = constructor_rv_neg(ctx, v3);
    let v5 = constructor_rv_and(ctx, arg2, v4);
    // Rule at src\isa\riscv64\lower.isle line 2487.
    return v5;
}

// Generated as internal constructor for term lower_fcvt_to_uint_sat.
pub fn constructor_lower_fcvt_to_uint_sat<C: Context>(
    ctx: &mut C,
    arg0: Type,
    arg1: Type,
    arg2: FReg,
) -> XReg {
    match arg1 {
        I32 => {
            let v15 = constructor_rv_fcvtwu(ctx, arg0, &FRM::RTZ, arg2);
            // Rule at src\isa\riscv64\lower.isle line 2511.
            return v15;
        }
        I64 => {
            let v16 = constructor_rv_fcvtlu(ctx, arg0, &FRM::RTZ, arg2);
            // Rule at src\isa\riscv64\lower.isle line 2512.
            return v16;
        }
        _ => {}
    }
    let v2 = C::fits_in_16(ctx, arg1);
    if let Some(v3) = v2 {
        let v5 = true;
        let v6 = C::fcvt_umax_bound(ctx, arg0, v3, v5);
        let v7 = constructor_imm(ctx, arg0, v6);
        let v8 = C::freg_new(ctx, v7);
        let v9 = C::zero_reg(ctx);
        let v10 = constructor_rv_fmvdx(ctx, v9);
        let v11 = constructor_rv_fmax(ctx, arg0, v10, arg2);
        let v12 = constructor_rv_fmin(ctx, arg0, v8, v11);
        let v14 = constructor_rv_fcvtwu(ctx, arg0, &FRM::RTZ, v12);
        // Rule at src\isa\riscv64\lower.isle line 2506.
        return v14;
    }
    unreachable!("no rule matched for term {} at {}; should it be partial?", "lower_fcvt_to_uint_sat", "src\\isa\\riscv64\\lower.isle line 2505")
}
