{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508346321863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508346321868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 13:05:21 2017 " "Processing started: Wed Oct 18 13:05:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508346321868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508346321868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508346321868 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1508346322552 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part1.v(95) " "Verilog HDL information at part1.v(95): always construct contains both blocking and non-blocking assignments" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 95 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1508346331489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 10 10 " "Found 10 design units, including 10 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508346331491 ""} { "Info" "ISGN_ENTITY_NAME" "2 TFF_POS_AR_LOW " "Found entity 2: TFF_POS_AR_LOW" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508346331491 ""} { "Info" "ISGN_ENTITY_NAME" "3 hexdecoder " "Found entity 3: hexdecoder" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508346331491 ""} { "Info" "ISGN_ENTITY_NAME" "4 segment0 " "Found entity 4: segment0" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508346331491 ""} { "Info" "ISGN_ENTITY_NAME" "5 segment1 " "Found entity 5: segment1" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508346331491 ""} { "Info" "ISGN_ENTITY_NAME" "6 segment2 " "Found entity 6: segment2" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508346331491 ""} { "Info" "ISGN_ENTITY_NAME" "7 segment3 " "Found entity 7: segment3" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508346331491 ""} { "Info" "ISGN_ENTITY_NAME" "8 segment4 " "Found entity 8: segment4" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508346331491 ""} { "Info" "ISGN_ENTITY_NAME" "9 segment5 " "Found entity 9: segment5" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508346331491 ""} { "Info" "ISGN_ENTITY_NAME" "10 segment6 " "Found entity 10: segment6" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508346331491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508346331491 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "KEY part1.v(16) " "Verilog HDL error at part1.v(16): can't index object \"KEY\" with zero packed or unpacked array dimensions" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 16 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1508346331492 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "KEY part1.v(16) " "Verilog HDL Expression error at part1.v(16): indexed name specifies too many indices for array \"KEY\"" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 16 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508346331492 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "KEY part1.v(24) " "Verilog HDL error at part1.v(24): can't index object \"KEY\" with zero packed or unpacked array dimensions" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 24 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1508346331492 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "KEY part1.v(24) " "Verilog HDL Expression error at part1.v(24): indexed name specifies too many indices for array \"KEY\"" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 24 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508346331492 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "KEY part1.v(32) " "Verilog HDL error at part1.v(32): can't index object \"KEY\" with zero packed or unpacked array dimensions" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 32 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1508346331492 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "KEY part1.v(32) " "Verilog HDL Expression error at part1.v(32): indexed name specifies too many indices for array \"KEY\"" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 32 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508346331492 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "KEY part1.v(40) " "Verilog HDL error at part1.v(40): can't index object \"KEY\" with zero packed or unpacked array dimensions" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 40 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1508346331492 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "KEY part1.v(40) " "Verilog HDL Expression error at part1.v(40): indexed name specifies too many indices for array \"KEY\"" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 40 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508346331492 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "KEY part1.v(48) " "Verilog HDL error at part1.v(48): can't index object \"KEY\" with zero packed or unpacked array dimensions" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 48 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1508346331492 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "KEY part1.v(48) " "Verilog HDL Expression error at part1.v(48): indexed name specifies too many indices for array \"KEY\"" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 48 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508346331492 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "KEY part1.v(56) " "Verilog HDL error at part1.v(56): can't index object \"KEY\" with zero packed or unpacked array dimensions" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 56 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1508346331492 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "KEY part1.v(56) " "Verilog HDL Expression error at part1.v(56): indexed name specifies too many indices for array \"KEY\"" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 56 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508346331492 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "KEY part1.v(64) " "Verilog HDL error at part1.v(64): can't index object \"KEY\" with zero packed or unpacked array dimensions" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 64 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1508346331493 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "KEY part1.v(64) " "Verilog HDL Expression error at part1.v(64): indexed name specifies too many indices for array \"KEY\"" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 64 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508346331493 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "KEY part1.v(72) " "Verilog HDL error at part1.v(72): can't index object \"KEY\" with zero packed or unpacked array dimensions" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 72 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1508346331493 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "KEY part1.v(72) " "Verilog HDL Expression error at part1.v(72): indexed name specifies too many indices for array \"KEY\"" {  } { { "part1.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/part1.v" 72 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508346331493 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/output_files/part1.map.smsg " "Generated suppressed messages file D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 5/part1/output_files/part1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508346331507 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "864 " "Peak virtual memory: 864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508346331561 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 18 13:05:31 2017 " "Processing ended: Wed Oct 18 13:05:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508346331561 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508346331561 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508346331561 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508346331561 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 1  " "Quartus Prime Full Compilation was unsuccessful. 18 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508346332175 ""}
