// Seed: 3958760910
module module_0 (
    output tri0 id_0,
    input  wire id_1
);
  assign id_0 = id_1 == id_1;
  module_2 modCall_1 ();
endmodule
module module_1 #(
    parameter id_0 = 32'd26,
    parameter id_5 = 32'd72
) (
    input  tri   _id_0,
    output uwire id_1,
    input  wor   id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  uwire _id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_1,
      id_4
  );
  assign modCall_1.id_1 = 0;
  wire [1 : id_0  >>  id_5] id_8;
endmodule
module module_2;
  wire id_1, id_2 = id_1;
  assign module_0.id_0 = 0;
  wire id_3;
endmodule
