<!--
â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•— â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•— â–ˆâ–ˆâ•—â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—  â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•— â–ˆâ–ˆâ•—   â–ˆâ–ˆâ•—
â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•‘   â–ˆâ–ˆâ•‘
â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘  â–ˆâ–ˆâ•‘â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘   â–ˆâ–ˆâ•‘
â–ˆâ–ˆâ•”â•â•â•â• â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘  â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘   â–ˆâ–ˆâ•‘
â–ˆâ–ˆâ•‘     â–ˆâ–ˆâ•‘  â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•â–ˆâ–ˆâ•‘  â–ˆâ–ˆâ•‘â•šâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•
â•šâ•â•     â•šâ•â•  â•šâ•â•â•šâ•â•â•šâ•â•â•â•â•â• â•šâ•â•  â•šâ•â• â•šâ•â•â•â•â•â•
-->
<div align="center">
  
<img src="https://capsule-render.vercel.app/api?type=rect&color=gradient&height=105&section=header&text=RISC-V%20Reference%20SoC%20Tapeout%20Program%20VSD&fontSize=38&fontAlign=50&fontColor=F7F7F7" width="100%">

<img src="https://readme-typing-svg.demolab.com?font=Fira+Mono&size=28&pause=1200&color=FFB300&center=true&vCenter=true&width=800&lines=RTLDesign+%E2%9E%9E+Synthesis+%E2%9E%9E+PhysicalDesign+%E2%9E%9E+Tapeout" alt="pipeline" />

<p>
  <img src="https://img.shields.io/badge/RISC--V-SoC%20Tapeout-1976d2?style=for-the-badge&logo=riscv"/>
  <img src="https://img.shields.io/badge/VSD-Program-ff9800?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Participants-3500%2B-43a047?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Made%20in-India-fcba03?style=for-the-badge"/>
</p>
</div>

---
<div align="center">

## ğŸš© _**RTL to Gates: My Week 1 Digital Design Journey!**_

</div>

---

<div align="center">
  
> **"This week marks my hands-on entry into open-source digital hardware design. From simulating Verilog to synthesizing and verifying at the gate levelâ€”every day built my foundation for SoC and VLSI innovation!"**

</div>

---

## ğŸ§­ Quick Nav

- **WEEK 1 OVERVIEW**
- **DAY-WISE JOURNAL**
- **KNOWLEDGE TABLES**
- **FLOW DIAGRAM**
- **KEY TAKEAWAYS**
- **ACKNOWLEDGMENTS**

---

## ğŸ“… Week 1 â€” RTL Design & Synthesis

<details>
<summary><b>ğŸ“˜ Day 1: RTL Design & Simulation Basics</b></summary>

- [ğŸ”¹ Verilog & Tools Intro](./Day1/Intro.md)
- [ğŸ”¹ 2:1 MUX â€“ Code & Simulation](./Day1/mux2x1.v)
- [ğŸ”¹ GTKWave Output](./Day1/Images/mux_waveform.png)
- [ğŸ”¹ Yosys Synthesis Flow](./Day1/yosys_flow.md)
</details>

<details>
<summary><b>ğŸ“˜ Day 2: Logic Synthesis & Gate-level Simulation</b></summary>

- [ğŸ”¹ Yosys Synthesis](./Day2/synthesis.md)
- [ğŸ”¹ Gate-Level Simulation (GLS)](./Day2/gls.md)
- [ğŸ”¹ Inferred Latch Example](./Day2/inferred_latch.v)
- [ğŸ”¹ Observations & Waveforms](./Day2/Images/)
</details>

<details>
<summary><b>ğŸ“˜ Day 3: Blocking vs Non-blocking, Sensitivity Lists</b></summary>

- [ğŸ”¹ Blocking vs Non-blocking](./Day3/blocking_nonblocking.v)
- [ğŸ”¹ Sensitivity List Mismatches](./Day3/sensitivity_list.v)
- [ğŸ”¹ Simulation vs Synthesis Labs](./Day3/labs.md)
- [ğŸ”¹ GTKWave Examples](./Day3/Images/)
</details>

<details>
<summary><b>ğŸ“˜ Day 4: If-Else & Case Constructs</b></summary>

- [ğŸ”¹ Priority Logic with If-Else](./Day4/if_else.v)
- [ğŸ”¹ Case Statement MUX](./Day4/case_mux.v)
- [ğŸ”¹ Incomplete If/Case Issues](./Day4/incomplete_if_case.md)
- [ğŸ”¹ Labs & Netlists](./Day4/Images/)
</details>

<details>
<summary><b>ğŸ“˜ Day 5: Synthesis Optimization & Coding Pitfalls</b></summary>

- [ğŸ”¹ Incomplete If/Case Labs](./Day5/incomp_if.v)
- [ğŸ”¹ Overlapping Case Labs](./Day5/bad_case.v)
- [ğŸ”¹ Procedural For Loop](./Day5/mux32x1.v)
- [ğŸ”¹ Generate Loop for RCA](./Day5/rca_generate.v)
- [ğŸ”¹ Ripple Carry Adder](./Day5/rca.v)
- [ğŸ”¹ Labs & Netlists](./Day5/Images/)
- [ğŸ”¹ Day 5 Recap](./Day5/summary.md)
</details>

---

## ğŸ·ï¸ Quick Access

- ğŸ“„ [Full Week 1 Summary](./Week1_Summary.md)
- ğŸ–¼ï¸ [All Images](./Images/)
- ğŸ“š [References](./References.md)

---

## ğŸŒŸ Week 1 â€“ Highlight Reel

### Day 1: **RTL Simulation Flow**
- ğŸš€ Explored **Icarus Verilog â†’ GTKWave** workflow.
- ğŸ› ï¸ Designed and simulated a **2:1 MUX**.
- ğŸ¯ *Key*: Visualize RTL behavior before hardware mapping!

### Day 2: **RTL to Gates**
- ğŸ—ï¸ Synthesized designs with **Yosys**.
- ğŸ”¬ Compared **RTL code** to **netlist hardware**.
- ğŸ’¡ *Insight*: Synthesis = mapping logic to real gates.

### Day 3: **GLS & Coding Mismatches**
- ğŸ”„ Ran **GLS** (Gate-Level Simulation).
- ğŸ•µï¸ Identified **simulation-synthesis mismatches**.
- âš ï¸ Bad sensitivity lists or blocking = bugs!

### Day 4: **RTL Coding Caveats**
- ğŸ§© Compared **if-else** vs **case** for logic.
- ğŸ©¹ Caught **latch inference** & mismatches.
- ğŸš¨ *Lesson*: Small code mistakes, big hardware problems!

### Day 5: **Optimization Masterclass**
- ğŸŸ¢ Saw how **incomplete if/case** infer latches.
- ğŸ” Explored **for loops**: procedural vs generate.
- âš¡ Built scalable designs (MUXes, RCA) with `generate`.

---

## ğŸ“Š Knowledge Tables

#### If vs Case

| Feature              | `if-else` (Priority) | `case` (Multiplexer) |
|----------------------|----------------------|----------------------|
| Synthesized As       | MUX chain            | Multiplexer          |
| Use Case             | Priority logic       | Clean, scalable      |
| Caveat               | Missing else â†’ latch | Overlaps â†’ undefined |

---

#### Procedural vs Generate Loops

| Feature         | Procedural `for` | `generate for` |
|-----------------|------------------|---------------|
| Where?          | Inside `always`  | Outside `always` |
| Purpose         | Model behavior   | Structure/replicate hardware |
| Example         | Testbenches, sequential logic | MUX, adders, busses |

---

## ğŸ”„ RTL to GDSII Flow

```plaintext
Verilog RTL
   â”‚
   â–¼
Simulation (Icarus) â”€â”€â–¶ Waveform (GTKWave)
   â”‚
   â–¼
Synthesis (Yosys) â”€â”€â–¶ Netlist
   â”‚
   â–¼
Gate-Level Simulation (GLS)
```

---

## ğŸ What I Gained

- ğŸ§© **End-to-end digital flow:** RTL â†’ Simulation â†’ Synthesis â†’ GLS
- ğŸ•µï¸ **Pitfall hunting:** incomplete if/case, blocking/non-blocking, sensitivity list issues
- ğŸ§ª **Hands-on labs:** MUX, DEMUX, RCA â€“ built & simulated
- ğŸš¦ **Open-source EDA confidence:** Icarus, GTKWave, Yosys
- ğŸ’¡ **Big takeaway:** _Clean, complete RTL code = reliable hardware!_

---

## ğŸ™ Acknowledgment

> **Thanks to [Kunal Ghosh](https://github.com/kunalg123) and the [VSD Team](https://vsdiat.vlsisystemdesign.com/) for pioneering open-source VLSI education.**

---

## ğŸ“š References

1. [Icarus Verilog](http://iverilog.icarus.com/) â€“ Simulation  
2. [GTKWave](http://gtkwave.sourceforge.net/) â€“ Waveform Viewer  
3. [Yosys HQ](https://yosyshq.net/yosys/) â€“ Synthesis  
4. [Sky130 PDK](https://skywater-pdk.readthedocs.io/) â€“ Open source cell libraries  
5. Sudip Misra NPTEL â€“ *Industry 4.0 and IIoT (Verilog Synthesis Part)*

---

<div align="center">

**ğŸ‘¨â€ğŸ’» Crafted with passion by [PRIY4DH4RS4N-D](https://github.com/PRIY4DH4RS4N-D)**

</div>
