--------------------------------------------------------------------------------
Release 11.1 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

C:\Xilinx\11.1\ISE\bin\nt\unwrapped\trce.exe -ise
D:/fpga-ke usar este/fpga/fifo/fifo.ise -intstyle ise -v 3 -s 4 -fastpaths -xml
fifo_test.twx fifo_test.ncd -o fifo_test.twr fifo_test.pcf

Design file:              fifo_test.ncd
Physical constraint file: fifo_test.pcf
Device,package,speed:     xc3s50,pq208,-4 (PRODUCTION 1.39 2009-03-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
btn<0>      |    1.874(R)|    0.549(R)|clk_BUFGP         |   0.000|
btn<1>      |    1.558(R)|    0.654(R)|clk_BUFGP         |   0.000|
sw<0>       |    1.079(R)|   -0.057(R)|clk_BUFGP         |   0.000|
sw<1>       |    0.742(R)|    0.212(R)|clk_BUFGP         |   0.000|
sw<2>       |    0.768(R)|    0.185(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<0>      |   10.759(R)|clk_BUFGP         |   0.000|
led<1>      |   10.791(R)|clk_BUFGP         |   0.000|
led<2>      |   10.721(R)|clk_BUFGP         |   0.000|
led<6>      |    8.601(R)|clk_BUFGP         |   0.000|
led<7>      |    9.262(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.720|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Oct 12 12:59:30 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 72 MB



