#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Feb 19 15:48:15 2025
# Process ID: 17252
# Current directory: D:/Digital IC/FPGA/fir_filter/fir_ip/project_1/project_1.runs/fir_compiler_0_synth_1
# Command line: vivado.exe -log fir_compiler_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_compiler_0.tcl
# Log file: D:/Digital IC/FPGA/fir_filter/fir_ip/project_1/project_1.runs/fir_compiler_0_synth_1/fir_compiler_0.vds
# Journal file: D:/Digital IC/FPGA/fir_filter/fir_ip/project_1/project_1.runs/fir_compiler_0_synth_1\vivado.jou
#-----------------------------------------------------------
source fir_compiler_0.tcl -notrace
