
*** Running vivado
    with args -log system_top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
INFO: [Vivado 12-1425] Replacing existing reference 'system_axi_ad9361_dac_dma_0' with 'system_axi_ad9361_adc_dma_0' for the XDC constraint: c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/ipshared/analog.com/axi_dmac_v1_0/b096c3cf/axi_dmac_constr.tcl
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 3360 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_0/system_sys_mb_0.xdc] for cell 'i_system_wrapper/system_i/sys_mb/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_0/system_sys_mb_0.xdc] for cell 'i_system_wrapper/system_i/sys_mb/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_sys_dlmb_0/system_sys_dlmb_0.xdc] for cell 'i_system_wrapper/system_i/sys_dlmb/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_sys_dlmb_0/system_sys_dlmb_0.xdc] for cell 'i_system_wrapper/system_i/sys_dlmb/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_sys_ilmb_0/system_sys_ilmb_0.xdc] for cell 'i_system_wrapper/system_i/sys_ilmb/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_sys_ilmb_0/system_sys_ilmb_0.xdc] for cell 'i_system_wrapper/system_i/sys_ilmb/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_debug_0/system_sys_mb_debug_0.xdc] for cell 'i_system_wrapper/system_i/sys_mb_debug/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_debug_0/system_sys_mb_debug_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1744.441 ; gain = 567.254
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_debug_0/system_sys_mb_debug_0.xdc] for cell 'i_system_wrapper/system_i/sys_mb_debug/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/constraints/system_axi_ddr_cntrl_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/user_design/constraints/system_axi_ddr_cntrl_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0.xdc] for cell 'i_system_wrapper/system_i/axi_uart/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0.xdc] for cell 'i_system_wrapper/system_i/axi_uart/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uart/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uart/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_timer_0/system_axi_timer_0.xdc] for cell 'i_system_wrapper/system_i/axi_timer'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_timer_0/system_axi_timer_0.xdc] for cell 'i_system_wrapper/system_i/axi_timer'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_gpio_lcd_0/system_axi_gpio_lcd_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_lcd/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_gpio_lcd_0/system_axi_gpio_lcd_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_lcd/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_gpio_lcd_0/system_axi_gpio_lcd_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_lcd/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_gpio_lcd_0/system_axi_gpio_lcd_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_lcd/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_gpio_sw_led_0/system_axi_gpio_sw_led_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_sw_led/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_gpio_sw_led_0/system_axi_gpio_sw_led_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_sw_led/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_gpio_sw_led_0/system_axi_gpio_sw_led_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_sw_led/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_gpio_sw_led_0/system_axi_gpio_sw_led_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_sw_led/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0.xdc] for cell 'i_system_wrapper/system_i/axi_intc/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0.xdc] for cell 'i_system_wrapper/system_i/axi_intc/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/008f4d65/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
INFO: [Timing 38-2] Deriving generated clocks [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/008f4d65/axi_hdmi_tx_constr.xdc:2]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1798.207 ; gain = 20.230
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/008f4d65/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1798.207 ; gain = 0.000
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/7e62f61d/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/ipshared/analog.com/axi_spdif_tx_v1_0/7e62f61d/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_dma_0/system_axi_spdif_tx_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_dma/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_dma_0/system_axi_spdif_tx_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_dma/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_linear_flash_0/system_axi_linear_flash_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_linear_flash'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_linear_flash_0/system_axi_linear_flash_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_linear_flash'
Sourcing Tcl File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/ipshared/analog.com/axi_dmac_v1_0/b096c3cf/axi_dmac_constr.tcl] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
Finished Sourcing Tcl File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/ipshared/analog.com/axi_dmac_v1_0/b096c3cf/axi_dmac_constr.tcl] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_fmcomms2_spi_0/system_axi_fmcomms2_spi_0.xdc] for cell 'i_system_wrapper/system_i/axi_fmcomms2_spi/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_fmcomms2_spi_0/system_axi_fmcomms2_spi_0.xdc] for cell 'i_system_wrapper/system_i/axi_fmcomms2_spi/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_fmcomms2_spi_0/system_axi_fmcomms2_spi_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_fmcomms2_spi/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_fmcomms2_spi_0/system_axi_fmcomms2_spi_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_fmcomms2_spi/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_fmcomms2_gpio_0/system_axi_fmcomms2_gpio_0.xdc] for cell 'i_system_wrapper/system_i/axi_fmcomms2_gpio/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_fmcomms2_gpio_0/system_axi_fmcomms2_gpio_0.xdc] for cell 'i_system_wrapper/system_i/axi_fmcomms2_gpio/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_fmcomms2_gpio_0/system_axi_fmcomms2_gpio_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_fmcomms2_gpio/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_fmcomms2_gpio_0/system_axi_fmcomms2_gpio_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_fmcomms2_gpio/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/ipshared/xilinx.com/ila_v4_0/54adf773/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/ila_adc'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/ipshared/xilinx.com/ila_v4_0/54adf773/constraints/ila.xdc] for cell 'i_system_wrapper/system_i/ila_adc'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_wfifo_mem_0/system_wfifo_mem_0/system_wfifo_mem_0.xdc] for cell 'i_system_wrapper/system_i/sys_wfifo_0/wfifo_mem/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_wfifo_mem_0/system_wfifo_mem_0/system_wfifo_mem_0.xdc] for cell 'i_system_wrapper/system_i/sys_wfifo_0/wfifo_mem/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_wfifo_mem_1/system_wfifo_mem_1/system_wfifo_mem_1.xdc] for cell 'i_system_wrapper/system_i/sys_wfifo_1/wfifo_mem/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_wfifo_mem_1/system_wfifo_mem_1/system_wfifo_mem_1.xdc] for cell 'i_system_wrapper/system_i/sys_wfifo_1/wfifo_mem/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_wfifo_mem_2/system_wfifo_mem_2/system_wfifo_mem_2.xdc] for cell 'i_system_wrapper/system_i/sys_wfifo_2/wfifo_mem/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_wfifo_mem_2/system_wfifo_mem_2/system_wfifo_mem_2.xdc] for cell 'i_system_wrapper/system_i/sys_wfifo_2/wfifo_mem/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_wfifo_mem_3/system_wfifo_mem_3/system_wfifo_mem_3.xdc] for cell 'i_system_wrapper/system_i/sys_wfifo_3/wfifo_mem/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_wfifo_mem_3/system_wfifo_mem_3/system_wfifo_mem_3.xdc] for cell 'i_system_wrapper/system_i/sys_wfifo_3/wfifo_mem/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_rst_axi_ddr_cntrl_200M_0/system_rst_axi_ddr_cntrl_200M_0.xdc] for cell 'i_system_wrapper/system_i/rst_axi_ddr_cntrl_200M'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_rst_axi_ddr_cntrl_200M_0/system_rst_axi_ddr_cntrl_200M_0.xdc] for cell 'i_system_wrapper/system_i/rst_axi_ddr_cntrl_200M'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_rst_axi_ddr_cntrl_200M_0/system_rst_axi_ddr_cntrl_200M_0_board.xdc] for cell 'i_system_wrapper/system_i/rst_axi_ddr_cntrl_200M'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_rst_axi_ddr_cntrl_200M_0/system_rst_axi_ddr_cntrl_200M_0_board.xdc] for cell 'i_system_wrapper/system_i/rst_axi_ddr_cntrl_200M'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1821.922 ; gain = 16.184
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'i_system_wrapper/system_i/clk_wiz_0/inst'
Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.runs/impl_1/.Xil/Vivado-6816-LAPAR01-PC/dcp/system_top_early.xdc]
Finished Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.runs/impl_1/.Xil/Vivado-6816-LAPAR01-PC/dcp/system_top_early.xdc]
Parsing XDC File [C:/Projetos_git/repo_analog/hdl/projects/fmcomms2/kc705/system_constr.xdc]
Finished Parsing XDC File [C:/Projetos_git/repo_analog/hdl/projects/fmcomms2/kc705/system_constr.xdc]
Parsing XDC File [C:/Projetos_git/repo_analog/hdl/projects/common/kc705/kc705_system_constr.xdc]
Finished Parsing XDC File [C:/Projetos_git/repo_analog/hdl/projects/common/kc705/kc705_system_constr.xdc]
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_intc/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_intc/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_dma_0/system_axi_spdif_tx_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_dma/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_dma_0/system_axi_spdif_tx_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_dma/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_fmcomms2_spi_0/system_axi_fmcomms2_spi_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_fmcomms2_spi/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_axi_fmcomms2_spi_0/system_axi_fmcomms2_spi_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_fmcomms2_spi/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_wfifo_mem_0/system_wfifo_mem_0/system_wfifo_mem_0_clocks.xdc] for cell 'i_system_wrapper/system_i/sys_wfifo_0/wfifo_mem/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_wfifo_mem_0/system_wfifo_mem_0/system_wfifo_mem_0_clocks.xdc] for cell 'i_system_wrapper/system_i/sys_wfifo_0/wfifo_mem/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_wfifo_mem_1/system_wfifo_mem_1/system_wfifo_mem_1_clocks.xdc] for cell 'i_system_wrapper/system_i/sys_wfifo_1/wfifo_mem/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_wfifo_mem_1/system_wfifo_mem_1/system_wfifo_mem_1_clocks.xdc] for cell 'i_system_wrapper/system_i/sys_wfifo_1/wfifo_mem/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_wfifo_mem_2/system_wfifo_mem_2/system_wfifo_mem_2_clocks.xdc] for cell 'i_system_wrapper/system_i/sys_wfifo_2/wfifo_mem/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_wfifo_mem_2/system_wfifo_mem_2/system_wfifo_mem_2_clocks.xdc] for cell 'i_system_wrapper/system_i/sys_wfifo_2/wfifo_mem/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_wfifo_mem_3/system_wfifo_mem_3/system_wfifo_mem_3_clocks.xdc] for cell 'i_system_wrapper/system_i/sys_wfifo_3/wfifo_mem/U0'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_wfifo_mem_3/system_wfifo_mem_3/system_wfifo_mem_3_clocks.xdc] for cell 'i_system_wrapper/system_i/sys_wfifo_3/wfifo_mem/U0'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_0/system_auto_us_cc_df_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_0/system_auto_us_cc_df_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_cc_df/inst'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_1/system_auto_us_cc_df_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_1/system_auto_us_cc_df_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_cc_df/inst'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_2/system_auto_us_cc_df_2_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_2/system_auto_us_cc_df_2_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_cc_df/inst'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_3/system_auto_us_cc_df_3_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_3/system_auto_us_cc_df_3_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_cc_df/inst'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_4/system_auto_us_cc_df_4_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_4/system_auto_us_cc_df_4_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_cc_df/inst'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_cc/inst'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_auto_cc_1/system_auto_cc_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_cc/inst'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_auto_cc_2/system_auto_cc_2_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_cc/inst'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_auto_us_df_0/system_auto_us_df_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_auto_us_df_0/system_auto_us_df_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_df/inst'
Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_auto_us_df_1/system_auto_us_df_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst'
Finished Parsing XDC File [c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_auto_us_df_1/system_auto_us_df_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_df/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/62751c34/data/mb_bootloop_le.elf 

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1239 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 136 instances
  IOBUF => IOBUF (IBUF, OBUFT): 60 instances
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 108 instances
  OBUFDS => OBUFDS: 8 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 718 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 67 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 56 instances

link_design: Time (s): cpu = 00:02:57 ; elapsed = 00:02:49 . Memory (MB): peak = 1821.922 ; gain = 1638.027
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1821.922 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
INFO: [IP_Flow 19-3826] Re-using generated and synthesized IP, "xilinx.com:ip:labtools_xsdb_master_lib:3.0", from Vivado Debug IP cache, "c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.cache/8e97dfc7".
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1846.625 ; gain = 24.703
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.667 . Memory (MB): peak = 1846.625 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1bd325838

Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1846.625 ; gain = 24.703

Phase 2 Retarget

INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1436faeb7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 1846.625 ; gain = 24.703

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 12 inverter(s) to 20 load pin(s).
INFO: [Opt 31-10] Eliminated 9459 cells.
Phase 3 Constant Propagation | Checksum: 153ca8be1

Time (s): cpu = 00:01:35 ; elapsed = 00:01:34 . Memory (MB): peak = 1846.625 ; gain = 24.703

Phase 4 Sweep
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/last_beat_ii.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/next_word_wrap.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/last_beat_curr_word.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/next_word_wrap.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Decode_I/I2.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.DTLB_I/Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare/Carry_In.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.DTLB_I/Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare/I1.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.DTLB_I/Lookup_Shadow_Reg[2].No_C_STORE_TID.Mask_bits_compare/I1.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.DTLB_I/Lookup_Shadow_Reg[3].No_C_STORE_TID.Mask_bits_compare/I1.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.ITLB_I/Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare/Carry_In.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.ITLB_I/Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare/I1.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/eqa1_carry_compare/Carry_In.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/eqa1_carry_compare_mask/Carry_In.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/eqa1_carry_compare_mask/O1.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/eqa3_carry_compare_mask_I1/I2.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/eqa3_carry_compare_mask_I1/O1.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/eqapid_carry_compare_mask_I1/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/eqapid_carry_compare_mask_I1/I2.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/eqb1_carry_compare/O1.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare/O1.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/I1.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/eqb3_carry_compare_mask_I1/I1.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/eqb3_carry_compare_mask_I1/O1.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/eqbpid_carry_compare_mask_I1/I2.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/eqbpid_carry_compare_mask_I1/O1.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Carry_IN.
INFO: [Opt 31-12] Eliminated 19085 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 18270 unconnected cells.
Phase 4 Sweep | Checksum: ca594ddb

Time (s): cpu = 00:02:45 ; elapsed = 00:02:46 . Memory (MB): peak = 1846.625 ; gain = 24.703

Phase 5 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 1 cells.
Phase 5 Constant Propagation | Checksum: af4b2120

Time (s): cpu = 00:03:00 ; elapsed = 00:03:01 . Memory (MB): peak = 1846.625 ; gain = 24.703

Phase 6 Sweep
INFO: [Opt 31-12] Eliminated 17 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 16 unconnected cells.
Phase 6 Sweep | Checksum: ca4d76d4

Time (s): cpu = 00:03:15 ; elapsed = 00:03:15 . Memory (MB): peak = 1846.625 ; gain = 24.703
Ending Logic Optimization Task | Checksum: ca4d76d4

Time (s): cpu = 00:00:00 ; elapsed = 00:03:17 . Memory (MB): peak = 1846.625 ; gain = 24.703
Implement Debug Cores | Checksum: 1bd325838
Logic Optimization | Checksum: 21950f39c

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 185 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 12 Total Ports: 370
Ending PowerOpt Patch Enables Task | Checksum: dda6cd71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.333 . Memory (MB): peak = 2314.961 ; gain = 0.000
Ending Power Optimization Task | Checksum: dda6cd71

Time (s): cpu = 00:00:00 ; elapsed = 00:01:19 . Memory (MB): peak = 2314.961 ; gain = 468.336
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 27 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:48 ; elapsed = 00:04:50 . Memory (MB): peak = 2314.961 ; gain = 493.039
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2314.961 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2314.961 ; gain = 0.000
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 5985052c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2314.961 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.541 . Memory (MB): peak = 2314.961 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.551 . Memory (MB): peak = 2314.961 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 40aa3f58

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2314.961 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 40aa3f58

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2314.961 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 40aa3f58

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2314.961 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: f47a094a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2314.961 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: f47a094a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2314.961 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 71acce25

Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2314.961 ; gain = 0.000
WARNING: [Place 30-568] A LUT 'i_system_wrapper/system_i/axi_ethernet/gpr1.dout_i_reg[5]_i_2' is driving clock pin of 42 registers. This could lead to large hold time violations. First few involved registers are:
	i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to {FDRE}
	i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/CDC_PHY_TX_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 {FDRE}
	i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to {FDRE}
	i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/CDC_TX_EN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 {FDRE}
	i_system_wrapper/system_i/axi_ethernet/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0] {FDCE}
WARNING: [Place 30-12] An IO Bus gpio_led with more than one IO standard is found. Components associated with this bus are: 
	gpio_led[7] of IOStandard LVCMOS25
	gpio_led[6] of IOStandard LVCMOS25
	gpio_led[5] of IOStandard LVCMOS25
	gpio_led[4] of IOStandard LVCMOS25
	gpio_led[3] of IOStandard LVCMOS15
	gpio_led[2] of IOStandard LVCMOS15
	gpio_led[1] of IOStandard LVCMOS15
	gpio_led[0] of IOStandard LVCMOS15
WARNING: [Place 30-12] An IO Bus gpio_sw with more than one IO standard is found. Components associated with this bus are: 
	gpio_sw[8] of IOStandard LVCMOS25
	gpio_sw[7] of IOStandard LVCMOS15
	gpio_sw[6] of IOStandard LVCMOS15
	gpio_sw[5] of IOStandard LVCMOS15
	gpio_sw[4] of IOStandard LVCMOS15
	gpio_sw[3] of IOStandard LVCMOS25
	gpio_sw[2] of IOStandard LVCMOS25
	gpio_sw[1] of IOStandard LVCMOS25
	gpio_sw[0] of IOStandard LVCMOS25
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
WARNING: [Place 30-575] Sub-optimal placement for a clock-capable IO pin and MMCM pair. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk (IBUFDS.O) is locked to IOB_X1Y76
	i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_iodelay_ctrl/clk_ref_mmcm_gen.mmcm_i (MMCME2_ADV.CLKIN1) is provisionally placed by clockplacer on MMCME2_ADV_X1Y2
Resolution: A dedicated routing path between the two can be used if: (a) The clock-capable IO (CCIO) is placed on a CCIO capable site (b) The MMCM is placed in the same clock region as the CCIO pin. If the IOB is driving multiple MMCMs, all MMCMs must be placed in the same clock region, one clock region above or one clock region below the IOB. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 71acce25

Time (s): cpu = 00:01:40 ; elapsed = 00:01:19 . Memory (MB): peak = 2314.961 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 71acce25

Time (s): cpu = 00:01:41 ; elapsed = 00:01:20 . Memory (MB): peak = 2314.961 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 91cc0f20

Time (s): cpu = 00:01:41 ; elapsed = 00:01:20 . Memory (MB): peak = 2314.961 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1459bd912

Time (s): cpu = 00:01:41 ; elapsed = 00:01:20 . Memory (MB): peak = 2314.961 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 1934cc6f1

Time (s): cpu = 00:01:53 ; elapsed = 00:01:33 . Memory (MB): peak = 2314.961 ; gain = 0.000

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 1cf7d1f46

Time (s): cpu = 00:04:34 ; elapsed = 00:03:00 . Memory (MB): peak = 2314.961 ; gain = 0.000

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 1fdce6b19

Time (s): cpu = 00:04:41 ; elapsed = 00:03:08 . Memory (MB): peak = 2314.961 ; gain = 0.000
Phase 2.1.6.1 Place Init Design | Checksum: 1545bfb9e

Time (s): cpu = 00:04:42 ; elapsed = 00:03:08 . Memory (MB): peak = 2314.961 ; gain = 0.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: 1545bfb9e

Time (s): cpu = 00:04:43 ; elapsed = 00:03:09 . Memory (MB): peak = 2314.961 ; gain = 0.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 1545bfb9e

Time (s): cpu = 00:04:43 ; elapsed = 00:03:09 . Memory (MB): peak = 2314.961 ; gain = 0.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 1545bfb9e

Time (s): cpu = 00:04:43 ; elapsed = 00:03:09 . Memory (MB): peak = 2314.961 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 1545bfb9e

Time (s): cpu = 00:04:44 ; elapsed = 00:03:10 . Memory (MB): peak = 2314.961 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 1545bfb9e

Time (s): cpu = 00:04:44 ; elapsed = 00:03:10 . Memory (MB): peak = 2314.961 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 2a976c067

Time (s): cpu = 00:13:06 ; elapsed = 00:08:48 . Memory (MB): peak = 2314.961 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 2a976c067

Time (s): cpu = 00:13:07 ; elapsed = 00:08:49 . Memory (MB): peak = 2314.961 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 28adbd3dc

Time (s): cpu = 00:14:15 ; elapsed = 00:09:34 . Memory (MB): peak = 2314.961 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 274796190

Time (s): cpu = 00:14:19 ; elapsed = 00:09:37 . Memory (MB): peak = 2314.961 ; gain = 0.000

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 2ef4115bb

Time (s): cpu = 00:14:50 ; elapsed = 00:09:55 . Memory (MB): peak = 2314.961 ; gain = 0.000

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 25f3861ff

Time (s): cpu = 00:14:53 ; elapsed = 00:09:58 . Memory (MB): peak = 2314.961 ; gain = 0.000
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 28b878822

Time (s): cpu = 00:16:14 ; elapsed = 00:11:20 . Memory (MB): peak = 2314.961 ; gain = 0.000

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 28b878822

Time (s): cpu = 00:16:25 ; elapsed = 00:11:31 . Memory (MB): peak = 2314.961 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 28b878822

Time (s): cpu = 00:16:26 ; elapsed = 00:11:32 . Memory (MB): peak = 2314.961 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 14f121256

Time (s): cpu = 00:16:29 ; elapsed = 00:11:34 . Memory (MB): peak = 2314.961 ; gain = 0.000

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 20c82bcd9

Time (s): cpu = 00:19:38 ; elapsed = 00:14:18 . Memory (MB): peak = 2314.961 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.201. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 20c82bcd9

Time (s): cpu = 00:19:38 ; elapsed = 00:14:18 . Memory (MB): peak = 2314.961 ; gain = 0.000
Phase 5.2 Post Placement Optimization | Checksum: 20c82bcd9

Time (s): cpu = 00:19:39 ; elapsed = 00:14:19 . Memory (MB): peak = 2314.961 ; gain = 0.000

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 20c82bcd9

Time (s): cpu = 00:19:40 ; elapsed = 00:14:20 . Memory (MB): peak = 2314.961 ; gain = 0.000

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 20c82bcd9

Time (s): cpu = 00:19:41 ; elapsed = 00:14:21 . Memory (MB): peak = 2314.961 ; gain = 0.000
Phase 5.4 Placer Reporting | Checksum: 20c82bcd9

Time (s): cpu = 00:19:42 ; elapsed = 00:14:22 . Memory (MB): peak = 2314.961 ; gain = 0.000

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 1fa1ca7f4

Time (s): cpu = 00:19:42 ; elapsed = 00:14:22 . Memory (MB): peak = 2314.961 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1fa1ca7f4

Time (s): cpu = 00:19:43 ; elapsed = 00:14:23 . Memory (MB): peak = 2314.961 ; gain = 0.000
Ending Placer Task | Checksum: 1be06eddf

Time (s): cpu = 00:00:00 ; elapsed = 00:14:23 . Memory (MB): peak = 2314.961 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 31 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:20:02 ; elapsed = 00:14:37 . Memory (MB): peak = 2314.961 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2314.961 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2314.961 ; gain = 0.000
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2314.961 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2314.961 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 31 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:50 ; elapsed = 00:01:11 . Memory (MB): peak = 2314.961 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2314.961 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2314.961 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: cfa95677

Time (s): cpu = 00:02:53 ; elapsed = 00:02:01 . Memory (MB): peak = 2560.020 ; gain = 47.129

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cfa95677

Time (s): cpu = 00:02:57 ; elapsed = 00:02:06 . Memory (MB): peak = 2560.020 ; gain = 47.129
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 174df45ad

Time (s): cpu = 00:04:55 ; elapsed = 00:03:20 . Memory (MB): peak = 2633.074 ; gain = 120.184
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.142  | TNS=0      | WHS=-0.488 | THS=-6.39e+03|

Phase 2 Router Initialization | Checksum: 174df45ad

Time (s): cpu = 00:05:58 ; elapsed = 00:04:06 . Memory (MB): peak = 2633.074 ; gain = 120.184

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f1a3ff0f

Time (s): cpu = 00:07:06 ; elapsed = 00:04:43 . Memory (MB): peak = 2633.074 ; gain = 120.184

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11697
 Number of Nodes with overlaps = 975
 Number of Nodes with overlaps = 149
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1040ccb14

Time (s): cpu = 00:09:59 ; elapsed = 00:06:22 . Memory (MB): peak = 2633.074 ; gain = 120.184
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0144| TNS=-0.233 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1b0dfb7fa

Time (s): cpu = 00:10:04 ; elapsed = 00:06:27 . Memory (MB): peak = 2633.074 ; gain = 120.184

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1b0dfb7fa

Time (s): cpu = 00:10:12 ; elapsed = 00:06:35 . Memory (MB): peak = 2669.762 ; gain = 156.871
Phase 4.1.2 GlobIterForTiming | Checksum: 102fe214a

Time (s): cpu = 00:10:15 ; elapsed = 00:06:37 . Memory (MB): peak = 2669.762 ; gain = 156.871
Phase 4.1 Global Iteration 0 | Checksum: 102fe214a

Time (s): cpu = 00:10:15 ; elapsed = 00:06:38 . Memory (MB): peak = 2669.762 ; gain = 156.871

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 457
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: c11983bb

Time (s): cpu = 00:10:48 ; elapsed = 00:07:01 . Memory (MB): peak = 2669.762 ; gain = 156.871
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0146 | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: c11983bb

Time (s): cpu = 00:10:50 ; elapsed = 00:07:03 . Memory (MB): peak = 2669.762 ; gain = 156.871
Phase 4 Rip-up And Reroute | Checksum: c11983bb

Time (s): cpu = 00:10:50 ; elapsed = 00:07:03 . Memory (MB): peak = 2669.762 ; gain = 156.871

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: c11983bb

Time (s): cpu = 00:11:11 ; elapsed = 00:07:15 . Memory (MB): peak = 2669.762 ; gain = 156.871
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0296 | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: c11983bb

Time (s): cpu = 00:11:11 ; elapsed = 00:07:16 . Memory (MB): peak = 2669.762 ; gain = 156.871

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: c11983bb

Time (s): cpu = 00:11:12 ; elapsed = 00:07:16 . Memory (MB): peak = 2669.762 ; gain = 156.871

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: c11983bb

Time (s): cpu = 00:11:41 ; elapsed = 00:07:33 . Memory (MB): peak = 2669.762 ; gain = 156.871
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0296 | TNS=0      | WHS=0.042  | THS=0      |

Phase 7 Post Hold Fix | Checksum: c11983bb

Time (s): cpu = 00:11:42 ; elapsed = 00:07:34 . Memory (MB): peak = 2669.762 ; gain = 156.871

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: c11983bb

Time (s): cpu = 00:12:19 ; elapsed = 00:07:55 . Memory (MB): peak = 2669.762 ; gain = 156.871
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0296 | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 8 Timing Verification | Checksum: c11983bb

Time (s): cpu = 00:12:20 ; elapsed = 00:07:55 . Memory (MB): peak = 2669.762 ; gain = 156.871

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.8012 %
  Global Horizontal Routing Utilization  = 11.5868 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 9 Route finalize | Checksum: c11983bb

Time (s): cpu = 00:12:21 ; elapsed = 00:07:56 . Memory (MB): peak = 2669.762 ; gain = 156.871

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: c11983bb

Time (s): cpu = 00:12:21 ; elapsed = 00:07:56 . Memory (MB): peak = 2669.762 ; gain = 156.871

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: b3511165

Time (s): cpu = 00:12:33 ; elapsed = 00:08:08 . Memory (MB): peak = 2669.762 ; gain = 156.871

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.032  | TNS=0.000  | WHS=0.219  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 12 Post Router Timing | Checksum: b3511165

Time (s): cpu = 00:14:21 ; elapsed = 00:09:06 . Memory (MB): peak = 2669.762 ; gain = 156.871
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: b3511165

Time (s): cpu = 00:00:00 ; elapsed = 00:09:07 . Memory (MB): peak = 2669.762 ; gain = 156.871

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:09:08 . Memory (MB): peak = 2669.762 ; gain = 156.871
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 31 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:14:59 ; elapsed = 00:09:29 . Memory (MB): peak = 2669.762 ; gain = 354.801
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2669.762 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2669.762 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.runs/impl_1/system_top_drc_routed.rpt.
report_drc: Time (s): cpu = 00:01:02 ; elapsed = 00:00:43 . Memory (MB): peak = 2669.762 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:02:15 ; elapsed = 00:01:20 . Memory (MB): peak = 2669.762 ; gain = 0.000
WARNING: [Power 33-249] Failed to set toggle rate on a clock net Ext_JTAG_UPDATE. Acceptable value is 200.
WARNING: [Power 33-249] Failed to set toggle rate on a clock net Ext_JTAG_UPDATE__0. Acceptable value is 200.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0]]'  to set the static_probability to '1'  if desired.
report_power: Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2750.234 ; gain = 80.473

Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 25 Warnings, 101 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'system_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/62751c34/data/mb_bootloop_le.elf 

Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:03:40 ; elapsed = 00:03:32 . Memory (MB): peak = 3197.082 ; gain = 437.898
INFO: [Common 17-206] Exiting Vivado at Sun Sep 13 13:16:35 2015...

*** Running vivado
    with args -log system_top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
Command: open_checkpoint system_top_routed.dcp
INFO: [Netlist 29-17] Analyzing 3206 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/ConfigModes.xml
Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.runs/impl_1/.Xil/Vivado-9888-LAPAR01-PC/dcp/system_top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_debug_0/system_sys_mb_debug_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1643.070 ; gain = 556.043
INFO: [Timing 38-2] Deriving generated clocks [C:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/ipshared/analog.com/axi_hdmi_tx_v1_0/008f4d65/axi_hdmi_tx_constr.xdc:2]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1681.305 ; gain = 22.492
INFO: [Timing 38-2] Deriving generated clocks [C:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [C:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.758 ; gain = 18.984
Finished Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.runs/impl_1/.Xil/Vivado-9888-LAPAR01-PC/dcp/system_top_early.xdc]
Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.runs/impl_1/.Xil/Vivado-9888-LAPAR01-PC/dcp/system_top.xdc]
Finished Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.runs/impl_1/.Xil/Vivado-9888-LAPAR01-PC/dcp/system_top.xdc]
Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.runs/impl_1/.Xil/Vivado-9888-LAPAR01-PC/dcp/system_top_late.xdc]
Finished Parsing XDC File [C:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.runs/impl_1/.Xil/Vivado-9888-LAPAR01-PC/dcp/system_top_late.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1777.504 ; gain = 62.746
Restoring placement.
Restored 19707 out of 19707 XDEF sites from archive | CPU: 45.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1153 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 136 instances
  IOBUF => IOBUF (IBUF, OBUFT): 60 instances
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 98 instances
  OBUFDS => OBUFDS: 8 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 714 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 51 instances

INFO: [Project 1-484] Checkpoint was created with build 932637
open_checkpoint: Time (s): cpu = 00:02:59 ; elapsed = 00:03:42 . Memory (MB): peak = 1866.441 ; gain = 1692.145

Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 25 Warnings, 101 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Projetos_git/repo/vivado_projects/project_Analog-AES/fmcomms2_kc705.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/62751c34/data/mb_bootloop_le.elf 

Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:03:42 ; elapsed = 00:03:33 . Memory (MB): peak = 2383.555 ; gain = 517.113
INFO: [Common 17-206] Exiting Vivado at Mon Sep 14 17:25:55 2015...
