{
    "code": "```verilog\nmodule TopModule(\n    input logic [15:0] scancode,\n    output logic left,\n    output logic down,\n    output logic right,\n    output logic up\n);\n\nalways @(*) begin\n    case (scancode)\n        16'hE06B: begin\n            left = 1;\n            down = 0;\n            right = 0;\n            up = 0;\n        end\n        16'hE072: begin\n            left = 0;\n            down = 1;\n            right = 0;\n            up = 0;\n        end\n        16'hE074: begin\n            left = 0;\n            down = 0;\n            right = 1;\n            up = 0;\n        end\n        16'hE075: begin\n            left = 0;\n            down = 0;\n            right = 0;\n            up = 1;\n        end\n        default: begin\n            left = 0;\n            down = 0;\n            right = 0;\n            up = 0;\n        end\n    endcase\nend\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}