==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'pingpong.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.78 seconds. CPU system time: 1.05 seconds. Elapsed time: 4.86 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 198 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/other_application/system_level/hlsc_pingpong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/other_application/system_level/hlsc_pingpong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/other_application/system_level/hlsc_pingpong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 99 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/other_application/system_level/hlsc_pingpong/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'update_paddle(int&, int, int)' into 'pingpong_game(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<GameState, 0>&)' (pingpong.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'update_ball(GameState&)' into 'pingpong_game(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<GameState, 0>&)' (pingpong.cpp:56:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.52 seconds. CPU system time: 0.88 seconds. Elapsed time: 7.99 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.452 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_1' (pingpong.cpp:72) in function 'pingpong_game' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pingpong_game' (pingpong.cpp:21:22)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.472 GB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_72_1' (pingpong.cpp:72:22) in function 'pingpong_game' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pingpong_game' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pingpong_game' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_1'.
WARNING: [HLS 200-880] The II Violation in module 'pingpong_game' (loop 'VITIS_LOOP_72_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation ('state.ball_dx', pingpong.cpp:48->pingpong.cpp:80) and 'icmp' operation ('icmp_ln36', pingpong.cpp:36->pingpong.cpp:80).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_72_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.472 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pingpong_game' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pingpong_game/input1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pingpong_game/input2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pingpong_game/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'pingpong_game' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pingpong_game'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.472 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for pingpong_game.
INFO: [VLOG 209-307] Generating Verilog RTL for pingpong_game.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 147.96 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.89 seconds. CPU system time: 2.14 seconds. Elapsed time: 14.66 seconds; current allocated memory: 24.273 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -rtl verilog -output pingpong_ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file pingpong_ip.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 20.34 seconds. CPU system time: 1.88 seconds. Elapsed time: 21.29 seconds; current allocated memory: 5.371 MB.
