/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [19:0] celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  reg [10:0] celloutsig_0_18z;
  wire [13:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_54z;
  wire [3:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [5:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [10:0] celloutsig_0_9z;
  reg [11:0] celloutsig_1_0z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_54z = celloutsig_0_34z | ~(celloutsig_0_45z);
  assign celloutsig_1_1z = celloutsig_1_0z[0] | ~(in_data[137]);
  assign celloutsig_1_17z = celloutsig_1_4z | ~(celloutsig_1_2z);
  assign celloutsig_0_17z = celloutsig_0_15z | ~(celloutsig_0_15z);
  assign celloutsig_0_30z = celloutsig_0_17z | ~(celloutsig_0_24z);
  assign celloutsig_0_41z = celloutsig_0_9z[0] | celloutsig_0_10z[11];
  assign celloutsig_0_14z = celloutsig_0_2z[2] | celloutsig_0_6z[4];
  assign celloutsig_0_20z = celloutsig_0_3z | celloutsig_0_18z[8];
  assign celloutsig_0_56z = celloutsig_0_50z ^ celloutsig_0_54z;
  assign celloutsig_0_27z = celloutsig_0_6z[1] ^ celloutsig_0_18z[8];
  assign celloutsig_0_45z = { celloutsig_0_11z[7:5], celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_41z, celloutsig_0_41z, celloutsig_0_1z } === { celloutsig_0_11z[4], celloutsig_0_29z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_30z };
  assign celloutsig_0_3z = { celloutsig_0_1z[4:2], celloutsig_0_0z, celloutsig_0_0z } >= { celloutsig_0_2z[0], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[63:54] < in_data[35:26];
  assign celloutsig_0_35z = { celloutsig_0_10z[11:1], celloutsig_0_17z } < { in_data[27:22], celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_21z = celloutsig_0_9z[4:2] < { celloutsig_0_6z[3:2], celloutsig_0_4z };
  assign celloutsig_1_19z = celloutsig_1_0z[9:3] * in_data[161:155];
  assign celloutsig_0_10z = { celloutsig_0_9z[7:3], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z } * in_data[42:29];
  assign celloutsig_0_1z = in_data[36:32] * { in_data[78:77], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_18z = ~ { celloutsig_1_17z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_13z = ~ { in_data[43:35], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_34z = ^ { celloutsig_0_13z[11:3], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_1_2z = ^ celloutsig_1_0z[8:2];
  assign celloutsig_0_8z = ^ { in_data[32], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_15z = ^ { celloutsig_0_12z[15], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_24z = ^ celloutsig_0_10z[6:0];
  assign celloutsig_0_29z = ^ { celloutsig_0_10z[7:6], celloutsig_0_20z, celloutsig_0_21z };
  assign celloutsig_0_33z = celloutsig_0_10z[5:1] >> { celloutsig_0_19z[5:2], celloutsig_0_20z };
  assign celloutsig_0_11z = { in_data[6:2], celloutsig_0_2z } >> { celloutsig_0_5z[5], celloutsig_0_5z[5:1], celloutsig_0_5z[1], celloutsig_0_7z };
  assign celloutsig_0_12z = { celloutsig_0_9z[10:3], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z } >> { celloutsig_0_11z[5], celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_2z = celloutsig_0_1z[3:1] >> celloutsig_0_1z[2:0];
  assign celloutsig_0_55z = celloutsig_0_33z[3:0] >> { celloutsig_0_5z[3:1], celloutsig_0_7z };
  assign celloutsig_0_6z = { celloutsig_0_1z[4:1], celloutsig_0_4z } >> in_data[24:20];
  assign celloutsig_0_19z = { in_data[41:29], celloutsig_0_0z } >> { celloutsig_0_13z[12:4], celloutsig_0_6z };
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 12'h000;
    else if (!clkin_data[32]) celloutsig_1_0z = in_data[112:101];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_9z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_9z = { celloutsig_0_5z[2:1], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_18z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_18z = in_data[24:14];
  assign celloutsig_0_4z = ~((celloutsig_0_1z[0] & celloutsig_0_2z[1]) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_0_50z = ~((in_data[9] & celloutsig_0_2z[1]) | (celloutsig_0_35z & celloutsig_0_1z[3]));
  assign celloutsig_1_4z = ~((in_data[179] & celloutsig_1_2z) | (celloutsig_1_1z & celloutsig_1_0z[7]));
  assign celloutsig_0_7z = ~((celloutsig_0_3z & celloutsig_0_0z) | (celloutsig_0_6z[2] & celloutsig_0_5z[1]));
  assign celloutsig_0_23z = ~((celloutsig_0_3z & celloutsig_0_1z[4]) | (celloutsig_0_13z[7] & celloutsig_0_11z[0]));
  assign celloutsig_0_5z[5:1] = ~ { celloutsig_0_1z[3:0], celloutsig_0_0z };
  assign celloutsig_0_5z[0] = celloutsig_0_5z[1];
  assign { out_data[130:128], out_data[102:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
