// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_91 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
input  [17:0] p_read22;
input  [17:0] p_read23;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_418_p2;
reg   [0:0] icmp_ln86_reg_1406;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1406_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1406_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1406_pp0_iter3_reg;
wire   [0:0] icmp_ln86_219_fu_424_p2;
reg   [0:0] icmp_ln86_219_reg_1417;
wire   [0:0] icmp_ln86_220_fu_430_p2;
reg   [0:0] icmp_ln86_220_reg_1422;
reg   [0:0] icmp_ln86_220_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_220_reg_1422_pp0_iter2_reg;
wire   [0:0] icmp_ln86_221_fu_436_p2;
reg   [0:0] icmp_ln86_221_reg_1428;
wire   [0:0] icmp_ln86_222_fu_442_p2;
reg   [0:0] icmp_ln86_222_reg_1434;
reg   [0:0] icmp_ln86_222_reg_1434_pp0_iter1_reg;
wire   [0:0] icmp_ln86_223_fu_448_p2;
reg   [0:0] icmp_ln86_223_reg_1440;
reg   [0:0] icmp_ln86_223_reg_1440_pp0_iter1_reg;
reg   [0:0] icmp_ln86_223_reg_1440_pp0_iter2_reg;
reg   [0:0] icmp_ln86_223_reg_1440_pp0_iter3_reg;
wire   [0:0] icmp_ln86_224_fu_454_p2;
reg   [0:0] icmp_ln86_224_reg_1446;
reg   [0:0] icmp_ln86_224_reg_1446_pp0_iter1_reg;
reg   [0:0] icmp_ln86_224_reg_1446_pp0_iter2_reg;
reg   [0:0] icmp_ln86_224_reg_1446_pp0_iter3_reg;
wire   [0:0] icmp_ln86_225_fu_460_p2;
reg   [0:0] icmp_ln86_225_reg_1452;
wire   [0:0] icmp_ln86_226_fu_466_p2;
reg   [0:0] icmp_ln86_226_reg_1458;
reg   [0:0] icmp_ln86_226_reg_1458_pp0_iter1_reg;
wire   [0:0] icmp_ln86_227_fu_472_p2;
reg   [0:0] icmp_ln86_227_reg_1464;
reg   [0:0] icmp_ln86_227_reg_1464_pp0_iter1_reg;
reg   [0:0] icmp_ln86_227_reg_1464_pp0_iter2_reg;
wire   [0:0] icmp_ln86_228_fu_478_p2;
reg   [0:0] icmp_ln86_228_reg_1470;
reg   [0:0] icmp_ln86_228_reg_1470_pp0_iter1_reg;
reg   [0:0] icmp_ln86_228_reg_1470_pp0_iter2_reg;
reg   [0:0] icmp_ln86_228_reg_1470_pp0_iter3_reg;
wire   [0:0] icmp_ln86_229_fu_484_p2;
reg   [0:0] icmp_ln86_229_reg_1476;
reg   [0:0] icmp_ln86_229_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_229_reg_1476_pp0_iter2_reg;
reg   [0:0] icmp_ln86_229_reg_1476_pp0_iter3_reg;
wire   [0:0] icmp_ln86_230_fu_490_p2;
reg   [0:0] icmp_ln86_230_reg_1482;
reg   [0:0] icmp_ln86_230_reg_1482_pp0_iter1_reg;
reg   [0:0] icmp_ln86_230_reg_1482_pp0_iter2_reg;
reg   [0:0] icmp_ln86_230_reg_1482_pp0_iter3_reg;
reg   [0:0] icmp_ln86_230_reg_1482_pp0_iter4_reg;
wire   [0:0] icmp_ln86_231_fu_496_p2;
reg   [0:0] icmp_ln86_231_reg_1488;
reg   [0:0] icmp_ln86_231_reg_1488_pp0_iter1_reg;
reg   [0:0] icmp_ln86_231_reg_1488_pp0_iter2_reg;
reg   [0:0] icmp_ln86_231_reg_1488_pp0_iter3_reg;
reg   [0:0] icmp_ln86_231_reg_1488_pp0_iter4_reg;
reg   [0:0] icmp_ln86_231_reg_1488_pp0_iter5_reg;
wire   [0:0] icmp_ln86_232_fu_502_p2;
reg   [0:0] icmp_ln86_232_reg_1494;
reg   [0:0] icmp_ln86_232_reg_1494_pp0_iter1_reg;
reg   [0:0] icmp_ln86_232_reg_1494_pp0_iter2_reg;
reg   [0:0] icmp_ln86_232_reg_1494_pp0_iter3_reg;
reg   [0:0] icmp_ln86_232_reg_1494_pp0_iter4_reg;
reg   [0:0] icmp_ln86_232_reg_1494_pp0_iter5_reg;
reg   [0:0] icmp_ln86_232_reg_1494_pp0_iter6_reg;
wire   [0:0] icmp_ln86_233_fu_508_p2;
reg   [0:0] icmp_ln86_233_reg_1500;
reg   [0:0] icmp_ln86_233_reg_1500_pp0_iter1_reg;
wire   [0:0] icmp_ln86_234_fu_514_p2;
reg   [0:0] icmp_ln86_234_reg_1505;
wire   [0:0] icmp_ln86_235_fu_520_p2;
reg   [0:0] icmp_ln86_235_reg_1510;
reg   [0:0] icmp_ln86_235_reg_1510_pp0_iter1_reg;
wire   [0:0] icmp_ln86_236_fu_526_p2;
reg   [0:0] icmp_ln86_236_reg_1515;
reg   [0:0] icmp_ln86_236_reg_1515_pp0_iter1_reg;
wire   [0:0] icmp_ln86_237_fu_532_p2;
reg   [0:0] icmp_ln86_237_reg_1520;
reg   [0:0] icmp_ln86_237_reg_1520_pp0_iter1_reg;
reg   [0:0] icmp_ln86_237_reg_1520_pp0_iter2_reg;
wire   [0:0] icmp_ln86_238_fu_538_p2;
reg   [0:0] icmp_ln86_238_reg_1525;
reg   [0:0] icmp_ln86_238_reg_1525_pp0_iter1_reg;
reg   [0:0] icmp_ln86_238_reg_1525_pp0_iter2_reg;
wire   [0:0] icmp_ln86_239_fu_544_p2;
reg   [0:0] icmp_ln86_239_reg_1530;
reg   [0:0] icmp_ln86_239_reg_1530_pp0_iter1_reg;
reg   [0:0] icmp_ln86_239_reg_1530_pp0_iter2_reg;
wire   [0:0] icmp_ln86_240_fu_550_p2;
reg   [0:0] icmp_ln86_240_reg_1535;
reg   [0:0] icmp_ln86_240_reg_1535_pp0_iter1_reg;
reg   [0:0] icmp_ln86_240_reg_1535_pp0_iter2_reg;
reg   [0:0] icmp_ln86_240_reg_1535_pp0_iter3_reg;
wire   [0:0] icmp_ln86_241_fu_556_p2;
reg   [0:0] icmp_ln86_241_reg_1540;
reg   [0:0] icmp_ln86_241_reg_1540_pp0_iter1_reg;
reg   [0:0] icmp_ln86_241_reg_1540_pp0_iter2_reg;
reg   [0:0] icmp_ln86_241_reg_1540_pp0_iter3_reg;
wire   [0:0] icmp_ln86_242_fu_562_p2;
reg   [0:0] icmp_ln86_242_reg_1545;
reg   [0:0] icmp_ln86_242_reg_1545_pp0_iter1_reg;
reg   [0:0] icmp_ln86_242_reg_1545_pp0_iter2_reg;
reg   [0:0] icmp_ln86_242_reg_1545_pp0_iter3_reg;
wire   [0:0] icmp_ln86_243_fu_568_p2;
reg   [0:0] icmp_ln86_243_reg_1550;
reg   [0:0] icmp_ln86_243_reg_1550_pp0_iter1_reg;
reg   [0:0] icmp_ln86_243_reg_1550_pp0_iter2_reg;
reg   [0:0] icmp_ln86_243_reg_1550_pp0_iter3_reg;
reg   [0:0] icmp_ln86_243_reg_1550_pp0_iter4_reg;
wire   [0:0] icmp_ln86_244_fu_574_p2;
reg   [0:0] icmp_ln86_244_reg_1555;
reg   [0:0] icmp_ln86_244_reg_1555_pp0_iter1_reg;
reg   [0:0] icmp_ln86_244_reg_1555_pp0_iter2_reg;
reg   [0:0] icmp_ln86_244_reg_1555_pp0_iter3_reg;
reg   [0:0] icmp_ln86_244_reg_1555_pp0_iter4_reg;
wire   [0:0] icmp_ln86_245_fu_580_p2;
reg   [0:0] icmp_ln86_245_reg_1560;
reg   [0:0] icmp_ln86_245_reg_1560_pp0_iter1_reg;
reg   [0:0] icmp_ln86_245_reg_1560_pp0_iter2_reg;
reg   [0:0] icmp_ln86_245_reg_1560_pp0_iter3_reg;
reg   [0:0] icmp_ln86_245_reg_1560_pp0_iter4_reg;
wire   [0:0] icmp_ln86_246_fu_586_p2;
reg   [0:0] icmp_ln86_246_reg_1565;
reg   [0:0] icmp_ln86_246_reg_1565_pp0_iter1_reg;
reg   [0:0] icmp_ln86_246_reg_1565_pp0_iter2_reg;
reg   [0:0] icmp_ln86_246_reg_1565_pp0_iter3_reg;
reg   [0:0] icmp_ln86_246_reg_1565_pp0_iter4_reg;
reg   [0:0] icmp_ln86_246_reg_1565_pp0_iter5_reg;
wire   [0:0] icmp_ln86_247_fu_592_p2;
reg   [0:0] icmp_ln86_247_reg_1570;
reg   [0:0] icmp_ln86_247_reg_1570_pp0_iter1_reg;
reg   [0:0] icmp_ln86_247_reg_1570_pp0_iter2_reg;
reg   [0:0] icmp_ln86_247_reg_1570_pp0_iter3_reg;
reg   [0:0] icmp_ln86_247_reg_1570_pp0_iter4_reg;
reg   [0:0] icmp_ln86_247_reg_1570_pp0_iter5_reg;
wire   [0:0] icmp_ln86_248_fu_598_p2;
reg   [0:0] icmp_ln86_248_reg_1575;
reg   [0:0] icmp_ln86_248_reg_1575_pp0_iter1_reg;
reg   [0:0] icmp_ln86_248_reg_1575_pp0_iter2_reg;
reg   [0:0] icmp_ln86_248_reg_1575_pp0_iter3_reg;
reg   [0:0] icmp_ln86_248_reg_1575_pp0_iter4_reg;
reg   [0:0] icmp_ln86_248_reg_1575_pp0_iter5_reg;
reg   [0:0] icmp_ln86_248_reg_1575_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_604_p2;
reg   [0:0] and_ln102_reg_1580;
reg   [0:0] and_ln102_reg_1580_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1580_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_615_p2;
reg   [0:0] and_ln104_reg_1590;
wire   [0:0] and_ln102_269_fu_620_p2;
reg   [0:0] and_ln102_269_reg_1596;
wire   [0:0] and_ln104_42_fu_629_p2;
reg   [0:0] and_ln104_42_reg_1603;
wire   [0:0] and_ln102_273_fu_634_p2;
reg   [0:0] and_ln102_273_reg_1608;
wire   [0:0] and_ln102_274_fu_644_p2;
reg   [0:0] and_ln102_274_reg_1614;
wire   [0:0] or_ln117_fu_660_p2;
reg   [0:0] or_ln117_reg_1620;
wire   [0:0] xor_ln104_fu_666_p2;
reg   [0:0] xor_ln104_reg_1625;
wire   [0:0] and_ln102_270_fu_671_p2;
reg   [0:0] and_ln102_270_reg_1631;
wire   [0:0] and_ln104_43_fu_680_p2;
reg   [0:0] and_ln104_43_reg_1637;
reg   [0:0] and_ln104_43_reg_1637_pp0_iter3_reg;
wire   [0:0] and_ln102_275_fu_690_p2;
reg   [0:0] and_ln102_275_reg_1643;
wire   [3:0] select_ln117_218_fu_791_p3;
reg   [3:0] select_ln117_218_reg_1648;
wire   [0:0] or_ln117_202_fu_798_p2;
reg   [0:0] or_ln117_202_reg_1653;
wire   [0:0] and_ln102_268_fu_803_p2;
reg   [0:0] and_ln102_268_reg_1659;
wire   [0:0] and_ln104_41_fu_812_p2;
reg   [0:0] and_ln104_41_reg_1665;
wire   [0:0] and_ln102_271_fu_817_p2;
reg   [0:0] and_ln102_271_reg_1671;
wire   [0:0] and_ln102_277_fu_831_p2;
reg   [0:0] and_ln102_277_reg_1677;
wire   [0:0] or_ln117_206_fu_905_p2;
reg   [0:0] or_ln117_206_reg_1683;
wire   [3:0] select_ln117_224_fu_919_p3;
reg   [3:0] select_ln117_224_reg_1688;
wire   [0:0] and_ln104_44_fu_932_p2;
reg   [0:0] and_ln104_44_reg_1693;
wire   [0:0] and_ln102_272_fu_937_p2;
reg   [0:0] and_ln102_272_reg_1698;
reg   [0:0] and_ln102_272_reg_1698_pp0_iter5_reg;
wire   [0:0] and_ln104_45_fu_946_p2;
reg   [0:0] and_ln104_45_reg_1705;
reg   [0:0] and_ln104_45_reg_1705_pp0_iter5_reg;
reg   [0:0] and_ln104_45_reg_1705_pp0_iter6_reg;
wire   [0:0] and_ln102_278_fu_961_p2;
reg   [0:0] and_ln102_278_reg_1711;
wire   [0:0] or_ln117_211_fu_1044_p2;
reg   [0:0] or_ln117_211_reg_1716;
wire   [4:0] select_ln117_230_fu_1056_p3;
reg   [4:0] select_ln117_230_reg_1721;
wire   [0:0] or_ln117_213_fu_1064_p2;
reg   [0:0] or_ln117_213_reg_1726;
wire   [0:0] or_ln117_215_fu_1070_p2;
reg   [0:0] or_ln117_215_reg_1732;
reg   [0:0] or_ln117_215_reg_1732_pp0_iter5_reg;
wire   [0:0] or_ln117_217_fu_1146_p2;
reg   [0:0] or_ln117_217_reg_1740;
wire   [4:0] select_ln117_236_fu_1159_p3;
reg   [4:0] select_ln117_236_reg_1745;
wire   [0:0] or_ln117_221_fu_1221_p2;
reg   [0:0] or_ln117_221_reg_1750;
wire   [4:0] select_ln117_240_fu_1235_p3;
reg   [4:0] select_ln117_240_reg_1755;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_104_fu_610_p2;
wire   [0:0] xor_ln104_106_fu_624_p2;
wire   [0:0] xor_ln104_110_fu_639_p2;
wire   [0:0] and_ln102_282_fu_649_p2;
wire   [0:0] and_ln102_283_fu_654_p2;
wire   [0:0] xor_ln104_107_fu_675_p2;
wire   [0:0] xor_ln104_111_fu_685_p2;
wire   [0:0] and_ln102_285_fu_703_p2;
wire   [0:0] and_ln102_281_fu_695_p2;
wire   [0:0] xor_ln117_fu_713_p2;
wire   [1:0] zext_ln117_fu_719_p1;
wire   [1:0] select_ln117_fu_723_p3;
wire   [1:0] select_ln117_213_fu_730_p3;
wire   [0:0] and_ln102_284_fu_699_p2;
wire   [2:0] zext_ln117_25_fu_737_p1;
wire   [0:0] or_ln117_198_fu_741_p2;
wire   [2:0] select_ln117_214_fu_746_p3;
wire   [0:0] or_ln117_199_fu_753_p2;
wire   [0:0] and_ln102_286_fu_708_p2;
wire   [2:0] select_ln117_215_fu_757_p3;
wire   [0:0] or_ln117_200_fu_765_p2;
wire   [2:0] select_ln117_216_fu_771_p3;
wire   [2:0] select_ln117_217_fu_779_p3;
wire   [3:0] zext_ln117_26_fu_787_p1;
wire   [0:0] xor_ln104_105_fu_807_p2;
wire   [0:0] xor_ln104_112_fu_822_p2;
wire   [0:0] and_ln102_288_fu_840_p2;
wire   [0:0] and_ln102_276_fu_827_p2;
wire   [0:0] and_ln102_287_fu_836_p2;
wire   [0:0] or_ln117_201_fu_855_p2;
wire   [0:0] and_ln102_289_fu_845_p2;
wire   [3:0] select_ln117_219_fu_860_p3;
wire   [0:0] or_ln117_203_fu_867_p2;
wire   [3:0] select_ln117_220_fu_872_p3;
wire   [0:0] or_ln117_204_fu_879_p2;
wire   [0:0] and_ln102_290_fu_850_p2;
wire   [3:0] select_ln117_221_fu_883_p3;
wire   [0:0] or_ln117_205_fu_891_p2;
wire   [3:0] select_ln117_222_fu_897_p3;
wire   [3:0] select_ln117_223_fu_911_p3;
wire   [0:0] xor_ln104_108_fu_927_p2;
wire   [0:0] xor_ln104_109_fu_941_p2;
wire   [0:0] xor_ln104_113_fu_951_p2;
wire   [0:0] and_ln102_291_fu_966_p2;
wire   [0:0] xor_ln104_114_fu_956_p2;
wire   [0:0] and_ln102_294_fu_980_p2;
wire   [0:0] and_ln102_292_fu_971_p2;
wire   [0:0] or_ln117_207_fu_990_p2;
wire   [3:0] select_ln117_225_fu_995_p3;
wire   [0:0] and_ln102_293_fu_976_p2;
wire   [4:0] zext_ln117_27_fu_1002_p1;
wire   [0:0] or_ln117_208_fu_1006_p2;
wire   [4:0] select_ln117_226_fu_1011_p3;
wire   [0:0] or_ln117_209_fu_1018_p2;
wire   [0:0] and_ln102_295_fu_985_p2;
wire   [4:0] select_ln117_227_fu_1022_p3;
wire   [0:0] or_ln117_210_fu_1030_p2;
wire   [4:0] select_ln117_228_fu_1036_p3;
wire   [4:0] select_ln117_229_fu_1048_p3;
wire   [0:0] xor_ln104_115_fu_1074_p2;
wire   [0:0] and_ln102_297_fu_1087_p2;
wire   [0:0] and_ln102_279_fu_1079_p2;
wire   [0:0] and_ln102_296_fu_1083_p2;
wire   [0:0] or_ln117_212_fu_1102_p2;
wire   [0:0] and_ln102_298_fu_1092_p2;
wire   [4:0] select_ln117_231_fu_1107_p3;
wire   [0:0] or_ln117_214_fu_1114_p2;
wire   [4:0] select_ln117_232_fu_1119_p3;
wire   [0:0] and_ln102_299_fu_1097_p2;
wire   [4:0] select_ln117_233_fu_1126_p3;
wire   [0:0] or_ln117_216_fu_1134_p2;
wire   [4:0] select_ln117_234_fu_1139_p3;
wire   [4:0] select_ln117_235_fu_1151_p3;
wire   [0:0] xor_ln104_116_fu_1167_p2;
wire   [0:0] and_ln102_300_fu_1176_p2;
wire   [0:0] and_ln102_280_fu_1172_p2;
wire   [0:0] and_ln102_301_fu_1181_p2;
wire   [0:0] or_ln117_218_fu_1191_p2;
wire   [0:0] or_ln117_219_fu_1196_p2;
wire   [0:0] and_ln102_302_fu_1186_p2;
wire   [4:0] select_ln117_237_fu_1200_p3;
wire   [0:0] or_ln117_220_fu_1207_p2;
wire   [4:0] select_ln117_238_fu_1213_p3;
wire   [4:0] select_ln117_239_fu_1227_p3;
wire   [0:0] xor_ln104_117_fu_1243_p2;
wire   [0:0] and_ln102_303_fu_1248_p2;
wire   [0:0] and_ln102_304_fu_1253_p2;
wire   [0:0] or_ln117_222_fu_1258_p2;
wire   [11:0] agg_result_fu_1270_p65;
wire   [4:0] agg_result_fu_1270_p66;
wire   [11:0] agg_result_fu_1270_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
reg   [17:0] p_read22_int_reg;
reg   [17:0] p_read23_int_reg;
wire   [4:0] agg_result_fu_1270_p1;
wire   [4:0] agg_result_fu_1270_p3;
wire   [4:0] agg_result_fu_1270_p5;
wire   [4:0] agg_result_fu_1270_p7;
wire   [4:0] agg_result_fu_1270_p9;
wire   [4:0] agg_result_fu_1270_p11;
wire   [4:0] agg_result_fu_1270_p13;
wire   [4:0] agg_result_fu_1270_p15;
wire   [4:0] agg_result_fu_1270_p17;
wire   [4:0] agg_result_fu_1270_p19;
wire   [4:0] agg_result_fu_1270_p21;
wire   [4:0] agg_result_fu_1270_p23;
wire   [4:0] agg_result_fu_1270_p25;
wire   [4:0] agg_result_fu_1270_p27;
wire   [4:0] agg_result_fu_1270_p29;
wire   [4:0] agg_result_fu_1270_p31;
wire  signed [4:0] agg_result_fu_1270_p33;
wire  signed [4:0] agg_result_fu_1270_p35;
wire  signed [4:0] agg_result_fu_1270_p37;
wire  signed [4:0] agg_result_fu_1270_p39;
wire  signed [4:0] agg_result_fu_1270_p41;
wire  signed [4:0] agg_result_fu_1270_p43;
wire  signed [4:0] agg_result_fu_1270_p45;
wire  signed [4:0] agg_result_fu_1270_p47;
wire  signed [4:0] agg_result_fu_1270_p49;
wire  signed [4:0] agg_result_fu_1270_p51;
wire  signed [4:0] agg_result_fu_1270_p53;
wire  signed [4:0] agg_result_fu_1270_p55;
wire  signed [4:0] agg_result_fu_1270_p57;
wire  signed [4:0] agg_result_fu_1270_p59;
wire  signed [4:0] agg_result_fu_1270_p61;
wire  signed [4:0] agg_result_fu_1270_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x5 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x5_U459(
    .din0(12'd4020),
    .din1(12'd59),
    .din2(12'd68),
    .din3(12'd253),
    .din4(12'd725),
    .din5(12'd77),
    .din6(12'd671),
    .din7(12'd223),
    .din8(12'd159),
    .din9(12'd3709),
    .din10(12'd3987),
    .din11(12'd454),
    .din12(12'd3630),
    .din13(12'd139),
    .din14(12'd1505),
    .din15(12'd427),
    .din16(12'd1),
    .din17(12'd451),
    .din18(12'd210),
    .din19(12'd22),
    .din20(12'd416),
    .din21(12'd4044),
    .din22(12'd4037),
    .din23(12'd232),
    .din24(12'd246),
    .din25(12'd3678),
    .din26(12'd380),
    .din27(12'd955),
    .din28(12'd4033),
    .din29(12'd116),
    .din30(12'd4058),
    .din31(12'd3878),
    .def(agg_result_fu_1270_p65),
    .sel(agg_result_fu_1270_p66),
    .dout(agg_result_fu_1270_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_268_reg_1659 <= and_ln102_268_fu_803_p2;
        and_ln102_269_reg_1596 <= and_ln102_269_fu_620_p2;
        and_ln102_270_reg_1631 <= and_ln102_270_fu_671_p2;
        and_ln102_271_reg_1671 <= and_ln102_271_fu_817_p2;
        and_ln102_272_reg_1698 <= and_ln102_272_fu_937_p2;
        and_ln102_272_reg_1698_pp0_iter5_reg <= and_ln102_272_reg_1698;
        and_ln102_273_reg_1608 <= and_ln102_273_fu_634_p2;
        and_ln102_274_reg_1614 <= and_ln102_274_fu_644_p2;
        and_ln102_275_reg_1643 <= and_ln102_275_fu_690_p2;
        and_ln102_277_reg_1677 <= and_ln102_277_fu_831_p2;
        and_ln102_278_reg_1711 <= and_ln102_278_fu_961_p2;
        and_ln102_reg_1580 <= and_ln102_fu_604_p2;
        and_ln102_reg_1580_pp0_iter1_reg <= and_ln102_reg_1580;
        and_ln102_reg_1580_pp0_iter2_reg <= and_ln102_reg_1580_pp0_iter1_reg;
        and_ln104_41_reg_1665 <= and_ln104_41_fu_812_p2;
        and_ln104_42_reg_1603 <= and_ln104_42_fu_629_p2;
        and_ln104_43_reg_1637 <= and_ln104_43_fu_680_p2;
        and_ln104_43_reg_1637_pp0_iter3_reg <= and_ln104_43_reg_1637;
        and_ln104_44_reg_1693 <= and_ln104_44_fu_932_p2;
        and_ln104_45_reg_1705 <= and_ln104_45_fu_946_p2;
        and_ln104_45_reg_1705_pp0_iter5_reg <= and_ln104_45_reg_1705;
        and_ln104_45_reg_1705_pp0_iter6_reg <= and_ln104_45_reg_1705_pp0_iter5_reg;
        and_ln104_reg_1590 <= and_ln104_fu_615_p2;
        icmp_ln86_219_reg_1417 <= icmp_ln86_219_fu_424_p2;
        icmp_ln86_220_reg_1422 <= icmp_ln86_220_fu_430_p2;
        icmp_ln86_220_reg_1422_pp0_iter1_reg <= icmp_ln86_220_reg_1422;
        icmp_ln86_220_reg_1422_pp0_iter2_reg <= icmp_ln86_220_reg_1422_pp0_iter1_reg;
        icmp_ln86_221_reg_1428 <= icmp_ln86_221_fu_436_p2;
        icmp_ln86_222_reg_1434 <= icmp_ln86_222_fu_442_p2;
        icmp_ln86_222_reg_1434_pp0_iter1_reg <= icmp_ln86_222_reg_1434;
        icmp_ln86_223_reg_1440 <= icmp_ln86_223_fu_448_p2;
        icmp_ln86_223_reg_1440_pp0_iter1_reg <= icmp_ln86_223_reg_1440;
        icmp_ln86_223_reg_1440_pp0_iter2_reg <= icmp_ln86_223_reg_1440_pp0_iter1_reg;
        icmp_ln86_223_reg_1440_pp0_iter3_reg <= icmp_ln86_223_reg_1440_pp0_iter2_reg;
        icmp_ln86_224_reg_1446 <= icmp_ln86_224_fu_454_p2;
        icmp_ln86_224_reg_1446_pp0_iter1_reg <= icmp_ln86_224_reg_1446;
        icmp_ln86_224_reg_1446_pp0_iter2_reg <= icmp_ln86_224_reg_1446_pp0_iter1_reg;
        icmp_ln86_224_reg_1446_pp0_iter3_reg <= icmp_ln86_224_reg_1446_pp0_iter2_reg;
        icmp_ln86_225_reg_1452 <= icmp_ln86_225_fu_460_p2;
        icmp_ln86_226_reg_1458 <= icmp_ln86_226_fu_466_p2;
        icmp_ln86_226_reg_1458_pp0_iter1_reg <= icmp_ln86_226_reg_1458;
        icmp_ln86_227_reg_1464 <= icmp_ln86_227_fu_472_p2;
        icmp_ln86_227_reg_1464_pp0_iter1_reg <= icmp_ln86_227_reg_1464;
        icmp_ln86_227_reg_1464_pp0_iter2_reg <= icmp_ln86_227_reg_1464_pp0_iter1_reg;
        icmp_ln86_228_reg_1470 <= icmp_ln86_228_fu_478_p2;
        icmp_ln86_228_reg_1470_pp0_iter1_reg <= icmp_ln86_228_reg_1470;
        icmp_ln86_228_reg_1470_pp0_iter2_reg <= icmp_ln86_228_reg_1470_pp0_iter1_reg;
        icmp_ln86_228_reg_1470_pp0_iter3_reg <= icmp_ln86_228_reg_1470_pp0_iter2_reg;
        icmp_ln86_229_reg_1476 <= icmp_ln86_229_fu_484_p2;
        icmp_ln86_229_reg_1476_pp0_iter1_reg <= icmp_ln86_229_reg_1476;
        icmp_ln86_229_reg_1476_pp0_iter2_reg <= icmp_ln86_229_reg_1476_pp0_iter1_reg;
        icmp_ln86_229_reg_1476_pp0_iter3_reg <= icmp_ln86_229_reg_1476_pp0_iter2_reg;
        icmp_ln86_230_reg_1482 <= icmp_ln86_230_fu_490_p2;
        icmp_ln86_230_reg_1482_pp0_iter1_reg <= icmp_ln86_230_reg_1482;
        icmp_ln86_230_reg_1482_pp0_iter2_reg <= icmp_ln86_230_reg_1482_pp0_iter1_reg;
        icmp_ln86_230_reg_1482_pp0_iter3_reg <= icmp_ln86_230_reg_1482_pp0_iter2_reg;
        icmp_ln86_230_reg_1482_pp0_iter4_reg <= icmp_ln86_230_reg_1482_pp0_iter3_reg;
        icmp_ln86_231_reg_1488 <= icmp_ln86_231_fu_496_p2;
        icmp_ln86_231_reg_1488_pp0_iter1_reg <= icmp_ln86_231_reg_1488;
        icmp_ln86_231_reg_1488_pp0_iter2_reg <= icmp_ln86_231_reg_1488_pp0_iter1_reg;
        icmp_ln86_231_reg_1488_pp0_iter3_reg <= icmp_ln86_231_reg_1488_pp0_iter2_reg;
        icmp_ln86_231_reg_1488_pp0_iter4_reg <= icmp_ln86_231_reg_1488_pp0_iter3_reg;
        icmp_ln86_231_reg_1488_pp0_iter5_reg <= icmp_ln86_231_reg_1488_pp0_iter4_reg;
        icmp_ln86_232_reg_1494 <= icmp_ln86_232_fu_502_p2;
        icmp_ln86_232_reg_1494_pp0_iter1_reg <= icmp_ln86_232_reg_1494;
        icmp_ln86_232_reg_1494_pp0_iter2_reg <= icmp_ln86_232_reg_1494_pp0_iter1_reg;
        icmp_ln86_232_reg_1494_pp0_iter3_reg <= icmp_ln86_232_reg_1494_pp0_iter2_reg;
        icmp_ln86_232_reg_1494_pp0_iter4_reg <= icmp_ln86_232_reg_1494_pp0_iter3_reg;
        icmp_ln86_232_reg_1494_pp0_iter5_reg <= icmp_ln86_232_reg_1494_pp0_iter4_reg;
        icmp_ln86_232_reg_1494_pp0_iter6_reg <= icmp_ln86_232_reg_1494_pp0_iter5_reg;
        icmp_ln86_233_reg_1500 <= icmp_ln86_233_fu_508_p2;
        icmp_ln86_233_reg_1500_pp0_iter1_reg <= icmp_ln86_233_reg_1500;
        icmp_ln86_234_reg_1505 <= icmp_ln86_234_fu_514_p2;
        icmp_ln86_235_reg_1510 <= icmp_ln86_235_fu_520_p2;
        icmp_ln86_235_reg_1510_pp0_iter1_reg <= icmp_ln86_235_reg_1510;
        icmp_ln86_236_reg_1515 <= icmp_ln86_236_fu_526_p2;
        icmp_ln86_236_reg_1515_pp0_iter1_reg <= icmp_ln86_236_reg_1515;
        icmp_ln86_237_reg_1520 <= icmp_ln86_237_fu_532_p2;
        icmp_ln86_237_reg_1520_pp0_iter1_reg <= icmp_ln86_237_reg_1520;
        icmp_ln86_237_reg_1520_pp0_iter2_reg <= icmp_ln86_237_reg_1520_pp0_iter1_reg;
        icmp_ln86_238_reg_1525 <= icmp_ln86_238_fu_538_p2;
        icmp_ln86_238_reg_1525_pp0_iter1_reg <= icmp_ln86_238_reg_1525;
        icmp_ln86_238_reg_1525_pp0_iter2_reg <= icmp_ln86_238_reg_1525_pp0_iter1_reg;
        icmp_ln86_239_reg_1530 <= icmp_ln86_239_fu_544_p2;
        icmp_ln86_239_reg_1530_pp0_iter1_reg <= icmp_ln86_239_reg_1530;
        icmp_ln86_239_reg_1530_pp0_iter2_reg <= icmp_ln86_239_reg_1530_pp0_iter1_reg;
        icmp_ln86_240_reg_1535 <= icmp_ln86_240_fu_550_p2;
        icmp_ln86_240_reg_1535_pp0_iter1_reg <= icmp_ln86_240_reg_1535;
        icmp_ln86_240_reg_1535_pp0_iter2_reg <= icmp_ln86_240_reg_1535_pp0_iter1_reg;
        icmp_ln86_240_reg_1535_pp0_iter3_reg <= icmp_ln86_240_reg_1535_pp0_iter2_reg;
        icmp_ln86_241_reg_1540 <= icmp_ln86_241_fu_556_p2;
        icmp_ln86_241_reg_1540_pp0_iter1_reg <= icmp_ln86_241_reg_1540;
        icmp_ln86_241_reg_1540_pp0_iter2_reg <= icmp_ln86_241_reg_1540_pp0_iter1_reg;
        icmp_ln86_241_reg_1540_pp0_iter3_reg <= icmp_ln86_241_reg_1540_pp0_iter2_reg;
        icmp_ln86_242_reg_1545 <= icmp_ln86_242_fu_562_p2;
        icmp_ln86_242_reg_1545_pp0_iter1_reg <= icmp_ln86_242_reg_1545;
        icmp_ln86_242_reg_1545_pp0_iter2_reg <= icmp_ln86_242_reg_1545_pp0_iter1_reg;
        icmp_ln86_242_reg_1545_pp0_iter3_reg <= icmp_ln86_242_reg_1545_pp0_iter2_reg;
        icmp_ln86_243_reg_1550 <= icmp_ln86_243_fu_568_p2;
        icmp_ln86_243_reg_1550_pp0_iter1_reg <= icmp_ln86_243_reg_1550;
        icmp_ln86_243_reg_1550_pp0_iter2_reg <= icmp_ln86_243_reg_1550_pp0_iter1_reg;
        icmp_ln86_243_reg_1550_pp0_iter3_reg <= icmp_ln86_243_reg_1550_pp0_iter2_reg;
        icmp_ln86_243_reg_1550_pp0_iter4_reg <= icmp_ln86_243_reg_1550_pp0_iter3_reg;
        icmp_ln86_244_reg_1555 <= icmp_ln86_244_fu_574_p2;
        icmp_ln86_244_reg_1555_pp0_iter1_reg <= icmp_ln86_244_reg_1555;
        icmp_ln86_244_reg_1555_pp0_iter2_reg <= icmp_ln86_244_reg_1555_pp0_iter1_reg;
        icmp_ln86_244_reg_1555_pp0_iter3_reg <= icmp_ln86_244_reg_1555_pp0_iter2_reg;
        icmp_ln86_244_reg_1555_pp0_iter4_reg <= icmp_ln86_244_reg_1555_pp0_iter3_reg;
        icmp_ln86_245_reg_1560 <= icmp_ln86_245_fu_580_p2;
        icmp_ln86_245_reg_1560_pp0_iter1_reg <= icmp_ln86_245_reg_1560;
        icmp_ln86_245_reg_1560_pp0_iter2_reg <= icmp_ln86_245_reg_1560_pp0_iter1_reg;
        icmp_ln86_245_reg_1560_pp0_iter3_reg <= icmp_ln86_245_reg_1560_pp0_iter2_reg;
        icmp_ln86_245_reg_1560_pp0_iter4_reg <= icmp_ln86_245_reg_1560_pp0_iter3_reg;
        icmp_ln86_246_reg_1565 <= icmp_ln86_246_fu_586_p2;
        icmp_ln86_246_reg_1565_pp0_iter1_reg <= icmp_ln86_246_reg_1565;
        icmp_ln86_246_reg_1565_pp0_iter2_reg <= icmp_ln86_246_reg_1565_pp0_iter1_reg;
        icmp_ln86_246_reg_1565_pp0_iter3_reg <= icmp_ln86_246_reg_1565_pp0_iter2_reg;
        icmp_ln86_246_reg_1565_pp0_iter4_reg <= icmp_ln86_246_reg_1565_pp0_iter3_reg;
        icmp_ln86_246_reg_1565_pp0_iter5_reg <= icmp_ln86_246_reg_1565_pp0_iter4_reg;
        icmp_ln86_247_reg_1570 <= icmp_ln86_247_fu_592_p2;
        icmp_ln86_247_reg_1570_pp0_iter1_reg <= icmp_ln86_247_reg_1570;
        icmp_ln86_247_reg_1570_pp0_iter2_reg <= icmp_ln86_247_reg_1570_pp0_iter1_reg;
        icmp_ln86_247_reg_1570_pp0_iter3_reg <= icmp_ln86_247_reg_1570_pp0_iter2_reg;
        icmp_ln86_247_reg_1570_pp0_iter4_reg <= icmp_ln86_247_reg_1570_pp0_iter3_reg;
        icmp_ln86_247_reg_1570_pp0_iter5_reg <= icmp_ln86_247_reg_1570_pp0_iter4_reg;
        icmp_ln86_248_reg_1575 <= icmp_ln86_248_fu_598_p2;
        icmp_ln86_248_reg_1575_pp0_iter1_reg <= icmp_ln86_248_reg_1575;
        icmp_ln86_248_reg_1575_pp0_iter2_reg <= icmp_ln86_248_reg_1575_pp0_iter1_reg;
        icmp_ln86_248_reg_1575_pp0_iter3_reg <= icmp_ln86_248_reg_1575_pp0_iter2_reg;
        icmp_ln86_248_reg_1575_pp0_iter4_reg <= icmp_ln86_248_reg_1575_pp0_iter3_reg;
        icmp_ln86_248_reg_1575_pp0_iter5_reg <= icmp_ln86_248_reg_1575_pp0_iter4_reg;
        icmp_ln86_248_reg_1575_pp0_iter6_reg <= icmp_ln86_248_reg_1575_pp0_iter5_reg;
        icmp_ln86_reg_1406 <= icmp_ln86_fu_418_p2;
        icmp_ln86_reg_1406_pp0_iter1_reg <= icmp_ln86_reg_1406;
        icmp_ln86_reg_1406_pp0_iter2_reg <= icmp_ln86_reg_1406_pp0_iter1_reg;
        icmp_ln86_reg_1406_pp0_iter3_reg <= icmp_ln86_reg_1406_pp0_iter2_reg;
        or_ln117_202_reg_1653 <= or_ln117_202_fu_798_p2;
        or_ln117_206_reg_1683 <= or_ln117_206_fu_905_p2;
        or_ln117_211_reg_1716 <= or_ln117_211_fu_1044_p2;
        or_ln117_213_reg_1726 <= or_ln117_213_fu_1064_p2;
        or_ln117_215_reg_1732 <= or_ln117_215_fu_1070_p2;
        or_ln117_215_reg_1732_pp0_iter5_reg <= or_ln117_215_reg_1732;
        or_ln117_217_reg_1740 <= or_ln117_217_fu_1146_p2;
        or_ln117_221_reg_1750 <= or_ln117_221_fu_1221_p2;
        or_ln117_reg_1620 <= or_ln117_fu_660_p2;
        select_ln117_218_reg_1648 <= select_ln117_218_fu_791_p3;
        select_ln117_224_reg_1688 <= select_ln117_224_fu_919_p3;
        select_ln117_230_reg_1721 <= select_ln117_230_fu_1056_p3;
        select_ln117_236_reg_1745 <= select_ln117_236_fu_1159_p3;
        select_ln117_240_reg_1755 <= select_ln117_240_fu_1235_p3;
        xor_ln104_reg_1625 <= xor_ln104_fu_666_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read23_int_reg <= p_read23;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1270_p65 = 'bx;

assign agg_result_fu_1270_p66 = ((or_ln117_222_fu_1258_p2[0:0] == 1'b1) ? select_ln117_240_reg_1755 : 5'd31);

assign and_ln102_268_fu_803_p2 = (xor_ln104_reg_1625 & icmp_ln86_220_reg_1422_pp0_iter2_reg);

assign and_ln102_269_fu_620_p2 = (icmp_ln86_221_reg_1428 & and_ln102_reg_1580);

assign and_ln102_270_fu_671_p2 = (icmp_ln86_222_reg_1434_pp0_iter1_reg & and_ln104_reg_1590);

assign and_ln102_271_fu_817_p2 = (icmp_ln86_223_reg_1440_pp0_iter2_reg & and_ln102_268_fu_803_p2);

assign and_ln102_272_fu_937_p2 = (icmp_ln86_224_reg_1446_pp0_iter3_reg & and_ln104_41_reg_1665);

assign and_ln102_273_fu_634_p2 = (icmp_ln86_225_reg_1452 & and_ln102_269_fu_620_p2);

assign and_ln102_274_fu_644_p2 = (icmp_ln86_226_reg_1458 & and_ln104_42_fu_629_p2);

assign and_ln102_275_fu_690_p2 = (icmp_ln86_227_reg_1464_pp0_iter1_reg & and_ln102_270_fu_671_p2);

assign and_ln102_276_fu_827_p2 = (icmp_ln86_228_reg_1470_pp0_iter2_reg & and_ln104_43_reg_1637);

assign and_ln102_277_fu_831_p2 = (icmp_ln86_229_reg_1476_pp0_iter2_reg & and_ln102_271_fu_817_p2);

assign and_ln102_278_fu_961_p2 = (icmp_ln86_230_reg_1482_pp0_iter3_reg & and_ln104_44_fu_932_p2);

assign and_ln102_279_fu_1079_p2 = (icmp_ln86_231_reg_1488_pp0_iter4_reg & and_ln102_272_reg_1698);

assign and_ln102_280_fu_1172_p2 = (icmp_ln86_232_reg_1494_pp0_iter5_reg & and_ln104_45_reg_1705_pp0_iter5_reg);

assign and_ln102_281_fu_695_p2 = (icmp_ln86_233_reg_1500_pp0_iter1_reg & and_ln102_273_reg_1608);

assign and_ln102_282_fu_649_p2 = (xor_ln104_110_fu_639_p2 & icmp_ln86_234_reg_1505);

assign and_ln102_283_fu_654_p2 = (and_ln102_282_fu_649_p2 & and_ln102_269_fu_620_p2);

assign and_ln102_284_fu_699_p2 = (icmp_ln86_235_reg_1510_pp0_iter1_reg & and_ln102_274_reg_1614);

assign and_ln102_285_fu_703_p2 = (xor_ln104_111_fu_685_p2 & icmp_ln86_236_reg_1515_pp0_iter1_reg);

assign and_ln102_286_fu_708_p2 = (and_ln104_42_reg_1603 & and_ln102_285_fu_703_p2);

assign and_ln102_287_fu_836_p2 = (icmp_ln86_237_reg_1520_pp0_iter2_reg & and_ln102_275_reg_1643);

assign and_ln102_288_fu_840_p2 = (xor_ln104_112_fu_822_p2 & icmp_ln86_238_reg_1525_pp0_iter2_reg);

assign and_ln102_289_fu_845_p2 = (and_ln102_288_fu_840_p2 & and_ln102_270_reg_1631);

assign and_ln102_290_fu_850_p2 = (icmp_ln86_239_reg_1530_pp0_iter2_reg & and_ln102_276_fu_827_p2);

assign and_ln102_291_fu_966_p2 = (xor_ln104_113_fu_951_p2 & icmp_ln86_240_reg_1535_pp0_iter3_reg);

assign and_ln102_292_fu_971_p2 = (and_ln104_43_reg_1637_pp0_iter3_reg & and_ln102_291_fu_966_p2);

assign and_ln102_293_fu_976_p2 = (icmp_ln86_241_reg_1540_pp0_iter3_reg & and_ln102_277_reg_1677);

assign and_ln102_294_fu_980_p2 = (xor_ln104_114_fu_956_p2 & icmp_ln86_242_reg_1545_pp0_iter3_reg);

assign and_ln102_295_fu_985_p2 = (and_ln102_294_fu_980_p2 & and_ln102_271_reg_1671);

assign and_ln102_296_fu_1083_p2 = (icmp_ln86_243_reg_1550_pp0_iter4_reg & and_ln102_278_reg_1711);

assign and_ln102_297_fu_1087_p2 = (xor_ln104_115_fu_1074_p2 & icmp_ln86_244_reg_1555_pp0_iter4_reg);

assign and_ln102_298_fu_1092_p2 = (and_ln104_44_reg_1693 & and_ln102_297_fu_1087_p2);

assign and_ln102_299_fu_1097_p2 = (icmp_ln86_245_reg_1560_pp0_iter4_reg & and_ln102_279_fu_1079_p2);

assign and_ln102_300_fu_1176_p2 = (xor_ln104_116_fu_1167_p2 & icmp_ln86_246_reg_1565_pp0_iter5_reg);

assign and_ln102_301_fu_1181_p2 = (and_ln102_300_fu_1176_p2 & and_ln102_272_reg_1698_pp0_iter5_reg);

assign and_ln102_302_fu_1186_p2 = (icmp_ln86_247_reg_1570_pp0_iter5_reg & and_ln102_280_fu_1172_p2);

assign and_ln102_303_fu_1248_p2 = (xor_ln104_117_fu_1243_p2 & icmp_ln86_248_reg_1575_pp0_iter6_reg);

assign and_ln102_304_fu_1253_p2 = (and_ln104_45_reg_1705_pp0_iter6_reg & and_ln102_303_fu_1248_p2);

assign and_ln102_fu_604_p2 = (icmp_ln86_fu_418_p2 & icmp_ln86_219_fu_424_p2);

assign and_ln104_41_fu_812_p2 = (xor_ln104_reg_1625 & xor_ln104_105_fu_807_p2);

assign and_ln104_42_fu_629_p2 = (xor_ln104_106_fu_624_p2 & and_ln102_reg_1580);

assign and_ln104_43_fu_680_p2 = (xor_ln104_107_fu_675_p2 & and_ln104_reg_1590);

assign and_ln104_44_fu_932_p2 = (xor_ln104_108_fu_927_p2 & and_ln102_268_reg_1659);

assign and_ln104_45_fu_946_p2 = (xor_ln104_109_fu_941_p2 & and_ln104_41_reg_1665);

assign and_ln104_fu_615_p2 = (xor_ln104_104_fu_610_p2 & icmp_ln86_reg_1406);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1270_p67;

assign icmp_ln86_219_fu_424_p2 = (($signed(p_read22_int_reg) < $signed(18'd71738)) ? 1'b1 : 1'b0);

assign icmp_ln86_220_fu_430_p2 = (($signed(p_read7_int_reg) < $signed(18'd469)) ? 1'b1 : 1'b0);

assign icmp_ln86_221_fu_436_p2 = (($signed(p_read1_int_reg) < $signed(18'd80932)) ? 1'b1 : 1'b0);

assign icmp_ln86_222_fu_442_p2 = (($signed(p_read17_int_reg) < $signed(18'd10)) ? 1'b1 : 1'b0);

assign icmp_ln86_223_fu_448_p2 = (($signed(p_read23_int_reg) < $signed(18'd59905)) ? 1'b1 : 1'b0);

assign icmp_ln86_224_fu_454_p2 = (($signed(p_read3_int_reg) < $signed(18'd49469)) ? 1'b1 : 1'b0);

assign icmp_ln86_225_fu_460_p2 = (($signed(p_read10_int_reg) < $signed(18'd57684)) ? 1'b1 : 1'b0);

assign icmp_ln86_226_fu_466_p2 = (($signed(p_read5_int_reg) < $signed(18'd727)) ? 1'b1 : 1'b0);

assign icmp_ln86_227_fu_472_p2 = (($signed(p_read18_int_reg) < $signed(18'd1829)) ? 1'b1 : 1'b0);

assign icmp_ln86_228_fu_478_p2 = (($signed(p_read6_int_reg) < $signed(18'd259671)) ? 1'b1 : 1'b0);

assign icmp_ln86_229_fu_484_p2 = (($signed(p_read11_int_reg) < $signed(18'd142)) ? 1'b1 : 1'b0);

assign icmp_ln86_230_fu_490_p2 = (($signed(p_read9_int_reg) < $signed(18'd31)) ? 1'b1 : 1'b0);

assign icmp_ln86_231_fu_496_p2 = (($signed(p_read12_int_reg) < $signed(18'd137)) ? 1'b1 : 1'b0);

assign icmp_ln86_232_fu_502_p2 = (($signed(p_read1_int_reg) < $signed(18'd25451)) ? 1'b1 : 1'b0);

assign icmp_ln86_233_fu_508_p2 = (($signed(p_read2_int_reg) < $signed(18'd887)) ? 1'b1 : 1'b0);

assign icmp_ln86_234_fu_514_p2 = (($signed(p_read2_int_reg) < $signed(18'd880)) ? 1'b1 : 1'b0);

assign icmp_ln86_235_fu_520_p2 = (($signed(p_read2_int_reg) < $signed(18'd260657)) ? 1'b1 : 1'b0);

assign icmp_ln86_236_fu_526_p2 = (($signed(p_read21_int_reg) < $signed(18'd31887)) ? 1'b1 : 1'b0);

assign icmp_ln86_237_fu_532_p2 = (($signed(p_read16_int_reg) < $signed(18'd305)) ? 1'b1 : 1'b0);

assign icmp_ln86_238_fu_538_p2 = (($signed(p_read21_int_reg) < $signed(18'd95218)) ? 1'b1 : 1'b0);

assign icmp_ln86_239_fu_544_p2 = (($signed(p_read15_int_reg) < $signed(18'd10896)) ? 1'b1 : 1'b0);

assign icmp_ln86_240_fu_550_p2 = (($signed(p_read19_int_reg) < $signed(18'd82)) ? 1'b1 : 1'b0);

assign icmp_ln86_241_fu_556_p2 = (($signed(p_read18_int_reg) < $signed(18'd851)) ? 1'b1 : 1'b0);

assign icmp_ln86_242_fu_562_p2 = (($signed(p_read8_int_reg) < $signed(18'd3)) ? 1'b1 : 1'b0);

assign icmp_ln86_243_fu_568_p2 = (($signed(p_read1_int_reg) < $signed(18'd55836)) ? 1'b1 : 1'b0);

assign icmp_ln86_244_fu_574_p2 = (($signed(p_read13_int_reg) < $signed(18'd24)) ? 1'b1 : 1'b0);

assign icmp_ln86_245_fu_580_p2 = (($signed(p_read14_int_reg) < $signed(18'd468)) ? 1'b1 : 1'b0);

assign icmp_ln86_246_fu_586_p2 = (($signed(p_read20_int_reg) < $signed(18'd258)) ? 1'b1 : 1'b0);

assign icmp_ln86_247_fu_592_p2 = (($signed(p_read4_int_reg) < $signed(18'd18430)) ? 1'b1 : 1'b0);

assign icmp_ln86_248_fu_598_p2 = (($signed(p_read23_int_reg) < $signed(18'd78337)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_418_p2 = (($signed(p_read23_int_reg) < $signed(18'd44545)) ? 1'b1 : 1'b0);

assign or_ln117_198_fu_741_p2 = (and_ln102_284_fu_699_p2 | and_ln102_269_reg_1596);

assign or_ln117_199_fu_753_p2 = (and_ln102_274_reg_1614 | and_ln102_269_reg_1596);

assign or_ln117_200_fu_765_p2 = (or_ln117_199_fu_753_p2 | and_ln102_286_fu_708_p2);

assign or_ln117_201_fu_855_p2 = (and_ln102_reg_1580_pp0_iter2_reg | and_ln102_287_fu_836_p2);

assign or_ln117_202_fu_798_p2 = (and_ln102_reg_1580_pp0_iter1_reg | and_ln102_275_fu_690_p2);

assign or_ln117_203_fu_867_p2 = (or_ln117_202_reg_1653 | and_ln102_289_fu_845_p2);

assign or_ln117_204_fu_879_p2 = (and_ln102_reg_1580_pp0_iter2_reg | and_ln102_270_reg_1631);

assign or_ln117_205_fu_891_p2 = (or_ln117_204_fu_879_p2 | and_ln102_290_fu_850_p2);

assign or_ln117_206_fu_905_p2 = (or_ln117_204_fu_879_p2 | and_ln102_276_fu_827_p2);

assign or_ln117_207_fu_990_p2 = (or_ln117_206_reg_1683 | and_ln102_292_fu_971_p2);

assign or_ln117_208_fu_1006_p2 = (icmp_ln86_reg_1406_pp0_iter3_reg | and_ln102_293_fu_976_p2);

assign or_ln117_209_fu_1018_p2 = (icmp_ln86_reg_1406_pp0_iter3_reg | and_ln102_277_reg_1677);

assign or_ln117_210_fu_1030_p2 = (or_ln117_209_fu_1018_p2 | and_ln102_295_fu_985_p2);

assign or_ln117_211_fu_1044_p2 = (icmp_ln86_reg_1406_pp0_iter3_reg | and_ln102_271_reg_1671);

assign or_ln117_212_fu_1102_p2 = (or_ln117_211_reg_1716 | and_ln102_296_fu_1083_p2);

assign or_ln117_213_fu_1064_p2 = (or_ln117_211_fu_1044_p2 | and_ln102_278_fu_961_p2);

assign or_ln117_214_fu_1114_p2 = (or_ln117_213_reg_1726 | and_ln102_298_fu_1092_p2);

assign or_ln117_215_fu_1070_p2 = (icmp_ln86_reg_1406_pp0_iter3_reg | and_ln102_268_reg_1659);

assign or_ln117_216_fu_1134_p2 = (or_ln117_215_reg_1732 | and_ln102_299_fu_1097_p2);

assign or_ln117_217_fu_1146_p2 = (or_ln117_215_reg_1732 | and_ln102_279_fu_1079_p2);

assign or_ln117_218_fu_1191_p2 = (or_ln117_217_reg_1740 | and_ln102_301_fu_1181_p2);

assign or_ln117_219_fu_1196_p2 = (or_ln117_215_reg_1732_pp0_iter5_reg | and_ln102_272_reg_1698_pp0_iter5_reg);

assign or_ln117_220_fu_1207_p2 = (or_ln117_219_fu_1196_p2 | and_ln102_302_fu_1186_p2);

assign or_ln117_221_fu_1221_p2 = (or_ln117_219_fu_1196_p2 | and_ln102_280_fu_1172_p2);

assign or_ln117_222_fu_1258_p2 = (or_ln117_221_reg_1750 | and_ln102_304_fu_1253_p2);

assign or_ln117_fu_660_p2 = (and_ln102_283_fu_654_p2 | and_ln102_273_fu_634_p2);

assign select_ln117_213_fu_730_p3 = ((or_ln117_reg_1620[0:0] == 1'b1) ? select_ln117_fu_723_p3 : 2'd3);

assign select_ln117_214_fu_746_p3 = ((and_ln102_269_reg_1596[0:0] == 1'b1) ? zext_ln117_25_fu_737_p1 : 3'd4);

assign select_ln117_215_fu_757_p3 = ((or_ln117_198_fu_741_p2[0:0] == 1'b1) ? select_ln117_214_fu_746_p3 : 3'd5);

assign select_ln117_216_fu_771_p3 = ((or_ln117_199_fu_753_p2[0:0] == 1'b1) ? select_ln117_215_fu_757_p3 : 3'd6);

assign select_ln117_217_fu_779_p3 = ((or_ln117_200_fu_765_p2[0:0] == 1'b1) ? select_ln117_216_fu_771_p3 : 3'd7);

assign select_ln117_218_fu_791_p3 = ((and_ln102_reg_1580_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_26_fu_787_p1 : 4'd8);

assign select_ln117_219_fu_860_p3 = ((or_ln117_201_fu_855_p2[0:0] == 1'b1) ? select_ln117_218_reg_1648 : 4'd9);

assign select_ln117_220_fu_872_p3 = ((or_ln117_202_reg_1653[0:0] == 1'b1) ? select_ln117_219_fu_860_p3 : 4'd10);

assign select_ln117_221_fu_883_p3 = ((or_ln117_203_fu_867_p2[0:0] == 1'b1) ? select_ln117_220_fu_872_p3 : 4'd11);

assign select_ln117_222_fu_897_p3 = ((or_ln117_204_fu_879_p2[0:0] == 1'b1) ? select_ln117_221_fu_883_p3 : 4'd12);

assign select_ln117_223_fu_911_p3 = ((or_ln117_205_fu_891_p2[0:0] == 1'b1) ? select_ln117_222_fu_897_p3 : 4'd13);

assign select_ln117_224_fu_919_p3 = ((or_ln117_206_fu_905_p2[0:0] == 1'b1) ? select_ln117_223_fu_911_p3 : 4'd14);

assign select_ln117_225_fu_995_p3 = ((or_ln117_207_fu_990_p2[0:0] == 1'b1) ? select_ln117_224_reg_1688 : 4'd15);

assign select_ln117_226_fu_1011_p3 = ((icmp_ln86_reg_1406_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_27_fu_1002_p1 : 5'd16);

assign select_ln117_227_fu_1022_p3 = ((or_ln117_208_fu_1006_p2[0:0] == 1'b1) ? select_ln117_226_fu_1011_p3 : 5'd17);

assign select_ln117_228_fu_1036_p3 = ((or_ln117_209_fu_1018_p2[0:0] == 1'b1) ? select_ln117_227_fu_1022_p3 : 5'd18);

assign select_ln117_229_fu_1048_p3 = ((or_ln117_210_fu_1030_p2[0:0] == 1'b1) ? select_ln117_228_fu_1036_p3 : 5'd19);

assign select_ln117_230_fu_1056_p3 = ((or_ln117_211_fu_1044_p2[0:0] == 1'b1) ? select_ln117_229_fu_1048_p3 : 5'd20);

assign select_ln117_231_fu_1107_p3 = ((or_ln117_212_fu_1102_p2[0:0] == 1'b1) ? select_ln117_230_reg_1721 : 5'd21);

assign select_ln117_232_fu_1119_p3 = ((or_ln117_213_reg_1726[0:0] == 1'b1) ? select_ln117_231_fu_1107_p3 : 5'd22);

assign select_ln117_233_fu_1126_p3 = ((or_ln117_214_fu_1114_p2[0:0] == 1'b1) ? select_ln117_232_fu_1119_p3 : 5'd23);

assign select_ln117_234_fu_1139_p3 = ((or_ln117_215_reg_1732[0:0] == 1'b1) ? select_ln117_233_fu_1126_p3 : 5'd24);

assign select_ln117_235_fu_1151_p3 = ((or_ln117_216_fu_1134_p2[0:0] == 1'b1) ? select_ln117_234_fu_1139_p3 : 5'd25);

assign select_ln117_236_fu_1159_p3 = ((or_ln117_217_fu_1146_p2[0:0] == 1'b1) ? select_ln117_235_fu_1151_p3 : 5'd26);

assign select_ln117_237_fu_1200_p3 = ((or_ln117_218_fu_1191_p2[0:0] == 1'b1) ? select_ln117_236_reg_1745 : 5'd27);

assign select_ln117_238_fu_1213_p3 = ((or_ln117_219_fu_1196_p2[0:0] == 1'b1) ? select_ln117_237_fu_1200_p3 : 5'd28);

assign select_ln117_239_fu_1227_p3 = ((or_ln117_220_fu_1207_p2[0:0] == 1'b1) ? select_ln117_238_fu_1213_p3 : 5'd29);

assign select_ln117_240_fu_1235_p3 = ((or_ln117_221_fu_1221_p2[0:0] == 1'b1) ? select_ln117_239_fu_1227_p3 : 5'd30);

assign select_ln117_fu_723_p3 = ((and_ln102_273_reg_1608[0:0] == 1'b1) ? zext_ln117_fu_719_p1 : 2'd2);

assign xor_ln104_104_fu_610_p2 = (icmp_ln86_219_reg_1417 ^ 1'd1);

assign xor_ln104_105_fu_807_p2 = (icmp_ln86_220_reg_1422_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_106_fu_624_p2 = (icmp_ln86_221_reg_1428 ^ 1'd1);

assign xor_ln104_107_fu_675_p2 = (icmp_ln86_222_reg_1434_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_108_fu_927_p2 = (icmp_ln86_223_reg_1440_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_109_fu_941_p2 = (icmp_ln86_224_reg_1446_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_110_fu_639_p2 = (icmp_ln86_225_reg_1452 ^ 1'd1);

assign xor_ln104_111_fu_685_p2 = (icmp_ln86_226_reg_1458_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_112_fu_822_p2 = (icmp_ln86_227_reg_1464_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_113_fu_951_p2 = (icmp_ln86_228_reg_1470_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_114_fu_956_p2 = (icmp_ln86_229_reg_1476_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_115_fu_1074_p2 = (icmp_ln86_230_reg_1482_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_116_fu_1167_p2 = (icmp_ln86_231_reg_1488_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_117_fu_1243_p2 = (icmp_ln86_232_reg_1494_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_666_p2 = (icmp_ln86_reg_1406_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_713_p2 = (1'd1 ^ and_ln102_281_fu_695_p2);

assign zext_ln117_25_fu_737_p1 = select_ln117_213_fu_730_p3;

assign zext_ln117_26_fu_787_p1 = select_ln117_217_fu_779_p3;

assign zext_ln117_27_fu_1002_p1 = select_ln117_225_fu_995_p3;

assign zext_ln117_fu_719_p1 = xor_ln117_fu_713_p2;

endmodule //conifer_jettag_accelerator_decision_function_91
