// Seed: 2995568418
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output reg id_1;
  always @(1 == id_4 or posedge 1'b0 or posedge 1) id_1 <= 1;
  logic id_5 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  inout reg id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_5,
      id_10
  );
  assign modCall_1.id_1 = 0;
  inout reg id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_7;
  wire id_11;
  ;
  always @((id_4) or negedge -1) begin : LABEL_0
    id_8 <= id_8;
    begin : LABEL_1
      id_8 = id_10;
      $unsigned(42);
      ;
    end
    id_3 = -1;
  end
endmodule
