VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf-dirty
Revision: v8.0.0-rc2-2909-gdadca7ecf-dirty
Compiled: 2025-06-26T11:09:53
Compiler: GNU 12.2.0 on Linux-4.4.0-26100-Microsoft x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml pwm_ctrl.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/rps/ugv/build/pwm_ctrl_dummy.sdc --fix_clusters pwm_ctrl_constraints.place --place


Architecture file: /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: pwm_ctrl

# Loading Architecture Description
# Loading Architecture Description took 0.40 seconds (max_rss 25.4 MiB, delta_rss +22.6 MiB)
# Building complex block graph
# Building complex block graph took 0.10 seconds (max_rss 32.1 MiB, delta_rss +6.7 MiB)
# Load circuit
# Load circuit took 0.00 seconds (max_rss 32.2 MiB, delta_rss +0.1 MiB)
# Clean circuit
Absorbed 187 LUT buffers
Inferred    4 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    3 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 7
# Clean circuit took 0.00 seconds (max_rss 32.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 32.3 MiB, delta_rss +0.1 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 32.3 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 47
    .input    :       4
    .output   :       5
    BIDIR_CELL:       8
    CLOCK_CELL:       1
    C_FRAG    :       3
    GMUX_IP   :       1
    GND       :       1
    Q_FRAG    :       9
    T_FRAG    :      14
    VCC       :       1
  Nets  : 42
    Avg Fanout:     5.5
    Max Fanout:    91.0
    Min Fanout:     1.0
Warning 1: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1366.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1366.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 2: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.gmux (GMUX_IP) from pin $auto$clkbufmap.cc:252:execute$1366.gmux.IP[0] to $auto$clkbufmap.cc:252:execute$1366.gmux.IZ[0] (assuming a non-inverting buffer).
Warning 3: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1366.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1366.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 4: Assumed 3 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
  Netlist Clocks: 1
# Build Timing Graph
Warning 5: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1366.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1366.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 6: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.gmux (GMUX_IP) from pin $auto$clkbufmap.cc:252:execute$1366.gmux.IP[0] to $auto$clkbufmap.cc:252:execute$1366.gmux.IZ[0] (assuming a non-inverting buffer).
Warning 7: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1366.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1366.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 8: Assumed 3 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Adding edge from '$auto$clkbufmap.cc:252:execute$1366.clock.I_PAD[0]' (tnode: 11) -> '$auto$clkbufmap.cc:252:execute$1366.clock.O_CLK[0]' (tnode: 12) to allow clocks to propagate
Adding edge from '$auto$clkbufmap.cc:252:execute$1366.gmux.IP[0]' (tnode: 14) -> '$auto$clkbufmap.cc:252:execute$1366.gmux.IZ[0]' (tnode: 15) to allow clocks to propagate
  Timing Graph Nodes: 274
  Timing Graph Edges: 433
  Timing Graph Levels: 14
# Build Timing Graph took 0.00 seconds (max_rss 32.4 MiB, delta_rss +0.1 MiB)
Warning 9: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1366.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1366.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 10: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.gmux (GMUX_IP) from pin $auto$clkbufmap.cc:252:execute$1366.gmux.IP[0] to $auto$clkbufmap.cc:252:execute$1366.gmux.IZ[0] (assuming a non-inverting buffer).
Warning 11: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1366.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1366.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 12: Assumed 3 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 1 pins (0.4%), 1 blocks (2.1%)
# Load Timing Constraints
Warning 13: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1366.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1366.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 14: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.gmux (GMUX_IP) from pin $auto$clkbufmap.cc:252:execute$1366.gmux.IP[0] to $auto$clkbufmap.cc:252:execute$1366.gmux.IZ[0] (assuming a non-inverting buffer).
Warning 15: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1366.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1366.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 16: Assumed 3 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.

SDC file '/home/rps/ugv/build/pwm_ctrl_dummy.sdc' contained no SDC commands
Warning 17: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1366.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1366.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 18: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.gmux (GMUX_IP) from pin $auto$clkbufmap.cc:252:execute$1366.gmux.IP[0] to $auto$clkbufmap.cc:252:execute$1366.gmux.IZ[0] (assuming a non-inverting buffer).
Warning 19: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1366.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1366.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1366.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 20: Assumed 3 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 32.4 MiB, delta_rss +0.1 MiB)
Timing analysis: ON
Circuit netlist file: pwm_ctrl.net
Circuit placement file: pwm_ctrl.place
Circuit routing file: pwm_ctrl.route
Circuit SDC file: /home/rps/ugv/build/pwm_ctrl_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'pwm_ctrl_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'pwm_ctrl.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.0625 seconds).
# Load Packing took 0.05 seconds (max_rss 70.7 MiB, delta_rss +38.2 MiB)
Warning 21: Netlist contains 0 global net to non-global architecture pin connections
Warning 22: Logic block #21 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 23: Logic block #22 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 24
Netlist num_blocks: 23
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 1.
Netlist PB-LOGIC blocks: 11.
Netlist PB-CLOCK blocks: 1.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 8.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 0.
Netlist inputs pins: 4
Netlist output pins: 21


Pb types usage...
  PB-GMUX           : 1
   GMUX             : 1
    IP              : 1
     gmux           : 1
  PB-LOGIC          : 11
   LOGIC            : 11
    FRAGS           : 11
     c_frag_modes   : 11
      SINGLE        : 3
       c_frag       : 3
      SPLIT         : 8
       b_frag       : 8
       t_frag       : 6
     q_frag_modes   : 9
      INT           : 9
       q_frag       : 9
  PB-CLOCK          : 1
   CLOCK            : 1
    clock_buf       : 1
    inpad           : 1
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 8
   BIDIR            : 8
    INPUT           : 3
     bidir          : 3
     inpad          : 3
    OUTPUT          : 5
     bidir          : 5
     outpad         : 5
  PB-SYN_GND        : 1
   GND              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		11	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		1	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		8	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		0	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.02 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.01 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.25 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.20 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.20 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 0.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 70.8 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph



Warning 24: This architecture version is for VPR 8.1.0-dev+dadca7ecf-dirty while your current VPR version is 8.1.0-dev+dadca7ecf compatability issues may arise

## Loading routing resource graph took 0.80 seconds (max_rss 341.1 MiB, delta_rss +270.4 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 2.06 seconds (max_rss 388.9 MiB, delta_rss +318.1 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 25: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 26: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 27: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 28: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 29.12 seconds (max_rss 388.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 388.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 29.12 seconds (max_rss 388.9 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 1.12 seconds (max_rss 447.0 MiB, delta_rss +58.1 MiB)
Warning 29: CHANX place cost fac is 0 at 2 2
Warning 30: CHANX place cost fac is 0 at 34 34
Warning 31: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading pwm_ctrl_constraints.place.

Successfully read pwm_ctrl_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 447.0 MiB, delta_rss +0.0 MiB)

There are 208 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 1195

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 1.76021 td_cost: 3.28413e-07
Initial placement estimated Critical Path Delay (CPD): 34.1238 ns
Initial placement estimated setup Total Negative Slack (sTNS): -305.855 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -34.1238 ns

Initial placement estimated setup slack histogram:
[ -3.4e-08: -3.2e-08) 5 ( 41.7%) |*************************************************
[ -3.2e-08: -2.9e-08) 2 ( 16.7%) |********************
[ -2.9e-08: -2.6e-08) 0 (  0.0%) |
[ -2.6e-08: -2.4e-08) 1 (  8.3%) |**********
[ -2.4e-08: -2.1e-08) 0 (  0.0%) |
[ -2.1e-08: -1.9e-08) 1 (  8.3%) |**********
[ -1.9e-08: -1.6e-08) 0 (  0.0%) |
[ -1.6e-08: -1.3e-08) 1 (  8.3%) |**********
[ -1.3e-08: -1.1e-08) 1 (  8.3%) |**********
[ -1.1e-08: -8.3e-09) 1 (  8.3%) |**********
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 65
Warning 32: Starting t: 18 of 23 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 9.5e-01   0.951       1.81 3.2094e-07  37.689       -312  -37.689   0.815  0.0662   38.0     1.00        65  0.200
   2    0.0 8.6e-01   0.959       1.76 3.0151e-07  37.657       -330  -37.657   0.815  0.0357   38.0     1.00       130  0.900
   3    0.0 7.7e-01   0.938       1.71 2.8397e-07  39.566       -326  -39.566   0.754  0.0400   38.0     1.00       195  0.900
   4    0.0 7.3e-01   0.939       1.68 2.9967e-07  39.367       -337  -39.367   0.815  0.0376   38.0     1.00       260  0.950
   5    0.0 6.6e-01   1.015       1.66 3.1498e-07  34.566       -293  -34.566   0.923  0.0503   38.0     1.00       325  0.900
   6    0.0 5.9e-01   1.033       1.77 2.9656e-07  38.862       -326  -38.862   0.815  0.0370   38.0     1.00       390  0.900
   7    0.0 5.3e-01   0.917       1.65 2.4677e-07  44.788       -295  -44.788   0.785  0.0632   38.0     1.00       455  0.900
   8    0.0 5.1e-01   1.042       1.65 3.0256e-07  34.347       -307  -34.347   0.754  0.0460   38.0     1.00       520  0.950
   9    0.0 4.8e-01   1.060       1.73 2.8279e-07  39.389       -300  -39.389   0.815  0.0552   38.0     1.00       585  0.950
  10    0.0 4.3e-01   0.946       1.65 2.7715e-07  40.459       -319  -40.459   0.815  0.0456   38.0     1.00       650  0.900
  11    0.0 3.9e-01   1.027       1.64 2.9029e-07  35.410       -309  -35.410   0.738  0.0406   38.0     1.00       715  0.900
  12    0.0 3.7e-01   0.890       1.67 2.957e-07   37.198       -318  -37.198   0.708  0.0402   38.0     1.00       780  0.950
  13    0.0 3.5e-01   1.030       1.72 3.0808e-07  35.044       -310  -35.044   0.708  0.0573   38.0     1.00       845  0.950
  14    0.0 3.3e-01   1.034       1.78 3.1021e-07  39.557       -334  -39.557   0.785  0.0580   38.0     1.00       910  0.950
  15    0.0 3.2e-01   0.988       1.69 2.9074e-07  40.455       -343  -40.455   0.692  0.0486   38.0     1.00       975  0.950
  16    0.0 3.0e-01   0.984       1.79 3.0615e-07  38.293       -326  -38.293   0.692  0.0398   38.0     1.00      1040  0.950
  17    0.0 2.9e-01   0.946       1.70 2.7925e-07  41.658       -331  -41.658   0.800  0.0269   38.0     1.00      1105  0.950
  18    0.0 2.6e-01   0.992       1.68 2.6957e-07  39.958       -300  -39.958   0.738  0.0615   38.0     1.00      1170  0.900
  19    0.0 2.5e-01   0.946       1.66 2.8242e-07  38.755       -316  -38.755   0.677  0.0762   38.0     1.00      1235  0.950
  20    0.0 2.3e-01   0.996       1.70 2.692e-07   43.149       -362  -43.149   0.738  0.0464   38.0     1.00      1300  0.950
  21    0.0 2.2e-01   0.960       1.77 2.8361e-07  41.791       -341  -41.791   0.800  0.0288   38.0     1.00      1365  0.950
  22    0.0 2.0e-01   0.943       1.72 2.6795e-07  42.158       -311  -42.158   0.785  0.0559   38.0     1.00      1430  0.900
  23    0.0 1.9e-01   0.942       1.67 3.0131e-07  37.915       -312  -37.915   0.754  0.0470   38.0     1.00      1495  0.950
  24    0.0 1.8e-01   0.979       1.69 2.6385e-07  41.403       -316  -41.403   0.738  0.0558   38.0     1.00      1560  0.950
  25    0.0 1.7e-01   0.940       1.68 2.771e-07   41.872       -316  -41.872   0.662  0.0596   38.0     1.00      1625  0.950
  26    0.0 1.6e-01   1.008       1.61 2.711e-07   36.552       -297  -36.552   0.754  0.0470   38.0     1.00      1690  0.950
  27    0.0 1.5e-01   1.048       1.63 2.5612e-07  37.481       -293  -37.481   0.723  0.0682   38.0     1.00      1755  0.950
  28    0.0 1.5e-01   0.901       1.64 2.7874e-07  38.526       -327  -38.526   0.800  0.0480   38.0     1.00      1820  0.950
  29    0.0 1.3e-01   0.973       1.68 2.7398e-07  38.419       -285  -38.419   0.754  0.0324   38.0     1.00      1885  0.900
  30    0.0 1.3e-01   0.947       1.63 2.8638e-07  37.474       -316  -37.474   0.754  0.0570   38.0     1.00      1950  0.950
  31    0.0 1.2e-01   0.945       1.65 2.7292e-07  42.182       -325  -42.182   0.677  0.0822   38.0     1.00      2015  0.950
  32    0.0 1.1e-01   1.095       1.64 2.7589e-07  36.202       -289  -36.202   0.738  0.1449   38.0     1.00      2080  0.950
  33    0.0 1.1e-01   1.042       1.78 3.3037e-07  33.137       -286  -33.137   0.754  0.0429   38.0     1.00      2145  0.950
  34    0.0 1.0e-01   1.025       1.62 2.749e-07   37.113       -295  -37.113   0.800  0.0544   38.0     1.00      2210  0.950
  35    0.0 9.2e-02   0.966       1.54 2.3109e-07  41.727       -307  -41.727   0.600  0.0425   38.0     1.00      2275  0.900
  36    0.0 8.7e-02   1.008       1.66 2.7778e-07  39.552       -285  -39.552   0.677  0.0418   38.0     1.00      2340  0.950
  37    0.0 8.3e-02   0.994       1.71 2.9202e-07  38.390       -312  -38.390   0.754  0.0565   38.0     1.00      2405  0.950
  38    0.0 7.9e-02   1.074       1.56 2.8282e-07  33.199       -297  -33.199   0.538  0.0386   38.0     1.00      2470  0.950
  39    0.0 7.5e-02   1.039       1.70 2.9009e-07  36.653       -324  -36.653   0.846  0.0377   38.0     1.00      2535  0.950
  40    0.0 6.7e-02   0.910       1.55 2.7732e-07  38.478       -324  -38.478   0.646  0.0516   38.0     1.00      2600  0.900
  41    0.0 6.4e-02   0.970       1.68 2.7403e-07  36.962       -306  -36.962   0.708  0.0563   38.0     1.00      2665  0.950
  42    0.0 6.1e-02   1.021       1.58 2.6608e-07  34.364       -292  -34.364   0.692  0.0455   38.0     1.00      2730  0.950
  43    0.0 5.8e-02   1.021       1.54 2.591e-07   35.085       -307  -35.085   0.523  0.0449   38.0     1.00      2795  0.950
  44    0.0 5.5e-02   1.144       1.64 2.6052e-07  36.290       -272  -36.290   0.600  0.0555   38.0     1.00      2860  0.950
  45    0.0 5.2e-02   0.925       1.54 2.5645e-07  36.983       -294  -36.983   0.692  0.0654   38.0     1.00      2925  0.950
  46    0.0 5.0e-02   0.927       1.65 2.9381e-07  34.692       -307  -34.692   0.677  0.0511   38.0     1.00      2990  0.950
  47    0.0 4.7e-02   1.122       1.76 2.6995e-07  39.888       -286  -39.888   0.677  0.0372   38.0     1.00      3055  0.950
  48    0.0 4.5e-02   0.827       1.50 2.3138e-07  41.706       -318  -41.706   0.600  0.0734   38.0     1.00      3120  0.950
  49    0.0 4.2e-02   1.071       1.44 2.4118e-07  35.144       -266  -35.144   0.492  0.0533   38.0     1.00      3185  0.950
  50    0.0 4.0e-02   1.051       1.56 2.5965e-07  36.349       -291  -36.349   0.631  0.0341   38.0     1.00      3250  0.950
  51    0.0 3.8e-02   0.940       1.50 2.4737e-07  37.080       -289  -37.080   0.462  0.0655   38.0     1.00      3315  0.950
  52    0.0 3.6e-02   0.977       1.39 2.2915e-07  35.072       -280  -35.072   0.508  0.0216   38.0     1.00      3380  0.950
  53    0.0 3.5e-02   1.089       1.46 2.4082e-07  34.257       -263  -34.257   0.431  0.0541   38.0     1.00      3445  0.950
  54    0.0 3.3e-02   0.953       1.54 2.3996e-07  37.713       -286  -37.713   0.492  0.0521   37.6     1.07      3510  0.950
  55    0.0 3.1e-02   1.008       1.62 2.8493e-07  37.295       -307  -37.295   0.523  0.0311   38.0     1.00      3575  0.950
  56    0.0 3.0e-02   0.939       1.68 2.6532e-07  43.192       -359  -43.192   0.600  0.0599   38.0     1.00      3640  0.950
  57    0.0 2.8e-02   0.933       1.44 2.4745e-07  36.003       -298  -36.003   0.462  0.0387   38.0     1.00      3705  0.950
  58    0.0 2.7e-02   1.076       1.53 2.6306e-07  32.027       -250  -32.027   0.431  0.0503   38.0     1.00      3770  0.950
  59    0.0 2.5e-02   0.891       1.44 2.5183e-07  35.730       -286  -35.730   0.338  0.0574   37.6     1.07      3835  0.950
  60    0.0 2.4e-02   1.008       1.38 1.6976e-07  35.532       -285  -35.532   0.415  0.0243   33.8     1.79      3900  0.950
  61    0.0 2.3e-02   0.995       1.32 1.2299e-07  39.752       -266  -39.752   0.354  0.0162   33.0     1.95      3965  0.950
  62    0.0 2.2e-02   1.093       1.48 1.5864e-07  32.809       -269  -32.809   0.492  0.0592   30.2     2.48      4030  0.950
  63    0.0 2.1e-02   0.983       1.48 1.6194e-07  37.796       -294  -37.796   0.462  0.0320   31.7     2.19      4095  0.950
  64    0.0 2.0e-02   0.971       1.36 1.3564e-07  36.394       -258  -36.394   0.292  0.0212   32.4     2.06      4160  0.950
  65    0.0 1.9e-02   1.091       1.47 1.0759e-07  37.599       -257  -37.599   0.523  0.0406   27.6     2.96      4225  0.950
  66    0.0 1.8e-02   0.978       1.49 1.4997e-07  36.334       -303  -36.334   0.338  0.0193   29.9     2.53      4290  0.950
  67    0.0 1.7e-02   0.923       1.41 1.0619e-07  37.305       -291  -37.305   0.431  0.0367   26.9     3.10      4355  0.950
  68    0.0 1.6e-02   1.056       1.34 1.0522e-07  33.942       -276  -33.942   0.354  0.0260   26.6     3.15      4420  0.950
  69    0.0 1.5e-02   1.105       1.48 9.8927e-08  33.942       -266  -33.942   0.477  0.0760   24.3     3.58      4485  0.950
  70    0.0 1.4e-02   0.935       1.33 1.1825e-07  33.805       -279  -33.805   0.262  0.0342   25.2     3.41      4550  0.950
  71    0.0 1.4e-02   0.992       1.30 7.5115e-08  33.184       -245  -33.184   0.277  0.0363   20.7     4.27      4615  0.950
  72    0.0 1.3e-02   1.025       1.36 7.8786e-08  32.075       -262  -32.075   0.354  0.0279   17.4     4.91      4680  0.950
  73    0.0 1.2e-02   0.968       1.23 4.913e-08   35.569       -249  -35.569   0.354  0.0209   15.9     5.19      4745  0.950
  74    0.0 1.2e-02   1.007       1.27 4.8962e-08  35.569       -267  -35.569   0.308  0.0256   14.5     5.45      4810  0.950
  75    0.0 1.1e-02   0.955       1.29 5.1752e-08  33.402       -256  -33.402   0.262  0.0238   12.6     5.81      4875  0.950
  76    0.0 1.1e-02   0.950       1.17 3.4353e-08  31.910       -235  -31.910   0.354  0.0192   10.3     6.23      4940  0.950
  77    0.0 1.0e-02   1.026       1.19 2.9378e-08  31.595       -225  -31.595   0.246  0.0085    9.4     6.40      5005  0.950
  78    0.0 9.6e-03   0.986       1.20 2.5751e-08  33.363       -233  -33.363   0.292  0.0136    7.6     6.75      5070  0.950
  79    0.0 9.1e-03   0.978       1.16 2.3227e-08  32.871       -226  -32.871   0.277  0.0119    6.5     6.96      5135  0.950
  80    0.0 8.7e-03   1.002       1.17 2.422e-08   34.076       -239  -34.076   0.446  0.0086    5.4     7.16      5200  0.950
  81    0.0 8.2e-03   0.976       1.18 2.6666e-08  32.096       -241  -32.096   0.462  0.0185    5.5     7.16      5265  0.950
  82    0.0 7.8e-03   0.970       1.14 2.5042e-08  33.295       -245  -33.295   0.400  0.0131    5.6     7.13      5330  0.950
  83    0.0 7.4e-03   1.004       1.18 2.6238e-08  32.462       -239  -32.462   0.354  0.0061    5.4     7.18      5395  0.950
  84    0.0 7.0e-03   0.978       1.15 2.3553e-08  32.462       -235  -32.462   0.338  0.0218    4.9     7.26      5460  0.950
  85    0.0 6.7e-03   1.017       1.16 2.1079e-08  32.956       -229  -32.956   0.415  0.0065    4.4     7.36      5525  0.950
  86    0.0 6.4e-03   0.967       1.15 2.0088e-08  32.956       -225  -32.956   0.292  0.0124    4.3     7.38      5590  0.950
  87    0.0 6.0e-03   0.988       1.16 2.0637e-08  33.253       -230  -33.253   0.462  0.0179    3.7     7.50      5655  0.950
  88    0.0 5.7e-03   0.989       1.11 1.9562e-08  33.450       -230  -33.450   0.323  0.0043    3.7     7.48      5720  0.950
  89    0.0 5.5e-03   1.000       1.11 1.7008e-08  33.450       -219  -33.450   0.246  0.0068    3.3     7.57      5785  0.950
  90    0.0 5.2e-03   1.005       1.12 1.9174e-08  32.048       -221  -32.048   0.508  0.0060    2.7     7.69      5850  0.950
  91    0.0 4.9e-03   0.994       1.10 1.7869e-08  32.048       -223  -32.048   0.400  0.0050    2.8     7.65      5915  0.950
  92    0.0 4.7e-03   0.993       1.09 1.6857e-08  33.253       -232  -33.253   0.354  0.0052    2.7     7.67      5980  0.950
  93    0.0 4.4e-03   0.987       1.07 1.655e-08   33.253       -223  -33.253   0.462  0.0037    2.5     7.72      6045  0.950
  94    0.0 4.2e-03   0.998       1.07 1.5965e-08  33.450       -217  -33.450   0.246  0.0052    2.5     7.71      6110  0.950
  95    0.0 4.0e-03   0.996       1.07 1.6107e-08  33.253       -219  -33.253   0.277  0.0076    2.1     7.80      6175  0.950
  96    0.0 3.8e-03   0.999       1.08 1.5786e-08  32.048       -217  -32.048   0.354  0.0029    1.7     7.86      6240  0.950
  97    0.0 3.6e-03   0.993       1.07 1.6403e-08  33.253       -229  -33.253   0.323  0.0052    1.6     7.89      6305  0.950
  98    0.0 3.4e-03   0.996       1.06 1.5145e-08  33.253       -213  -33.253   0.400  0.0062    1.4     7.93      6370  0.950
  99    0.0 3.3e-03   1.011       1.06 1.4206e-08  33.253       -211  -33.253   0.431  0.0055    1.3     7.94      6435  0.950
 100    0.0 3.1e-03   1.002       1.07 1.4817e-08  33.253       -215  -33.253   0.354  0.0024    1.3     7.94      6500  0.950
 101    0.0 2.9e-03   0.997       1.06 1.6105e-08  32.048       -219  -32.048   0.400  0.0033    1.2     7.96      6565  0.950
 102    0.0 2.8e-03   0.997       1.06 1.6676e-08  32.048       -218  -32.048   0.354  0.0038    1.2     7.97      6630  0.950
 103    0.0 2.7e-03   0.988       1.06 1.6487e-08  33.253       -223  -33.253   0.354  0.0053    1.1     7.99      6695  0.950
 104    0.0 2.5e-03   1.000       1.06 1.5431e-08  32.048       -212  -32.048   0.400  0.0036    1.0     8.00      6760  0.950
 105    0.0 2.4e-03   0.991       1.06 1.4668e-08  33.253       -214  -33.253   0.323  0.0049    1.0     8.00      6825  0.950
 106    0.0 2.3e-03   1.000       1.05 1.5463e-08  32.048       -212  -32.048   0.369  0.0041    1.0     8.00      6890  0.950
 107    0.0 2.2e-03   1.005       1.04 1.4245e-08  33.450       -209  -33.450   0.231  0.0033    1.0     8.00      6955  0.950
 108    0.0 2.1e-03   0.976       1.03 1.5434e-08  32.048       -214  -32.048   0.277  0.0077    1.0     8.00      7020  0.950
 109    0.0 2.0e-03   1.001       1.03 1.4045e-08  33.253       -214  -33.253   0.215  0.0014    1.0     8.00      7085  0.950
 110    0.0 1.9e-03   1.005       1.03 1.4192e-08  33.253       -218  -33.253   0.231  0.0059    1.0     8.00      7150  0.950
 111    0.0 1.8e-03   0.992       1.03 1.4919e-08  32.048       -213  -32.048   0.200  0.0046    1.0     8.00      7215  0.950
 112    0.0 1.7e-03   0.992       1.03 1.4296e-08  32.048       -207  -32.048   0.215  0.0022    1.0     8.00      7280  0.950
 113    0.0 1.6e-03   0.998       1.03 1.3848e-08  32.048       -204  -32.048   0.215  0.0025    1.0     8.00      7345  0.950
 114    0.0 1.5e-03   1.004       1.03 1.3394e-08  33.253       -205  -33.253   0.200  0.0032    1.0     8.00      7410  0.950
 115    0.0 1.4e-03   0.988       1.03 1.4322e-08  32.048       -209  -32.048   0.215  0.0042    1.0     8.00      7475  0.950
 116    0.0 1.4e-03   1.002       1.03 1.3028e-08  33.253       -207  -33.253   0.108  0.0015    1.0     8.00      7540  0.950
 117    0.0 1.1e-03   1.004       1.03 1.3064e-08  33.450       -207  -33.450   0.108  0.0009    1.0     8.00      7605  0.800
 118    0.0 8.7e-04   0.996       1.03 1.3194e-08  33.253       -207  -33.253   0.215  0.0020    1.0     8.00      7670  0.800
 119    0.0 8.3e-04   0.998       1.03 1.355e-08   32.048       -207  -32.048   0.123  0.0022    1.0     8.00      7735  0.950
 120    0.0 6.6e-04   0.999       1.02 1.3132e-08  33.253       -210  -33.253   0.092  0.0008    1.0     8.00      7800  0.800
 121    0.0 5.3e-04   0.999       1.02 1.3329e-08  33.253       -210  -33.253   0.108  0.0016    1.0     8.00      7865  0.800
 122    0.0 4.3e-04   1.000       1.02 1.3129e-08  33.253       -209  -33.253   0.031  0.0001    1.0     8.00      7930  0.800
 123    0.0 3.4e-04   1.000       1.02 1.3152e-08  33.253       -209  -33.253   0.046  0.0001    1.0     8.00      7995  0.800
 124    0.0 2.7e-04   1.000       1.02 1.3189e-08  33.253       -209  -33.253   0.077  0.0003    1.0     8.00      8060  0.800
 125    0.0 2.2e-04   1.000       1.02 1.3133e-08  33.253       -209  -33.253   0.031  0.0002    1.0     8.00      8125  0.800
 126    0.0 0.0e+00   0.997       1.01 1.3137e-08  33.253       -209  -33.253   0.046  0.0006    1.0     8.00      8190  0.800
## Placement Quench took 0.00 seconds (max_rss 447.0 MiB)

BB estimate of min-dist (placement) wire length: 690

Completed placement consistency check successfully.

Swaps called: 8213

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 33.2532 ns, Fmax: 30.0723 MHz
Placement estimated setup Worst Negative Slack (sWNS): -33.2532 ns
Placement estimated setup Total Negative Slack (sTNS): -208.874 ns

Placement estimated setup slack histogram:
[ -3.3e-08:   -3e-08) 3 ( 25.0%) |*************************************
[   -3e-08: -2.8e-08) 0 (  0.0%) |
[ -2.8e-08: -2.5e-08) 0 (  0.0%) |
[ -2.5e-08: -2.2e-08) 0 (  0.0%) |
[ -2.2e-08: -1.9e-08) 0 (  0.0%) |
[ -1.9e-08: -1.6e-08) 1 (  8.3%) |************
[ -1.6e-08: -1.4e-08) 4 ( 33.3%) |*************************************************
[ -1.4e-08: -1.1e-08) 2 ( 16.7%) |*************************
[ -1.1e-08: -8.1e-09) 0 (  0.0%) |
[ -8.1e-09: -5.3e-09) 2 ( 16.7%) |*************************

Placement estimated geomean non-virtual intra-domain period: 33.2532 ns (30.0723 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 33.2532 ns (30.0723 MHz)

Placement cost: 0.996428, bb_cost: 1.01131, td_cost: 1.31901e-08, 

Placement resource usage:
  PB-GMUX    implemented as TL-GMUX   : 1
  PB-LOGIC   implemented as TL-LOGIC  : 11
  PB-CLOCK   implemented as TL-CLOCK  : 1
  PB-SYN_VCC implemented as TL-SYN_VCC: 1
  PB-BIDIR   implemented as TL-BIDIR  : 8
  PB-SYN_GND implemented as TL-SYN_GND: 1

Placement number of temperatures: 126
Placement total # of swap attempts: 8213
	Swaps accepted: 3959 (48.2 %)
	Swaps rejected: 2576 (31.4 %)
	Swaps aborted : 1678 (20.4 %)
Placement Quench timing analysis took 4.08e-05 seconds (3.1e-05 STA, 9.8e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0070511 seconds (0.0053254 STA, 0.0017257 slack) (128 full updates: 128 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 128 in 0.0004204 sec
Full Max Req/Worst Slack updates 74 in 0.000178 sec
Incr Max Req/Worst Slack updates 54 in 0.0001018 sec
Incr Criticality updates 18 in 7.28e-05 sec
Full Criticality updates 110 in 0.000531 sec
# Placement took 1.16 seconds (max_rss 447.0 MiB, delta_rss +58.1 MiB)

Flow timing analysis took 0.0070511 seconds (0.0053254 STA, 0.0017257 slack) (128 full updates: 128 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 33.02 seconds (max_rss 447.0 MiB)
