

================================================================
== Vivado HLS Report for 'pool'
================================================================
* Date:           Wed Apr 25 14:33:04 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        pool
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.19|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  42577|  42577|  42577|  42577|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                         |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  42576|  42576|      5322|          -|          -|     8|    no    |
        | + Loop 1.1              |   5320|   5320|       380|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1          |    378|    378|        27|          -|          -|    14|    no    |
        |   +++ Loop 1.1.1.1      |     24|     24|        12|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1  |     10|     10|         5|          -|          -|     2|    no    |
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    406|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    131|
|Register         |        -|      -|     184|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     250|    776|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +-------------------------+----------------------+---------+-------+----+-----+
    |pool_fcmp_32ns_32bkb_U1  |pool_fcmp_32ns_32bkb  |        0|      0|  66|  239|
    +-------------------------+----------------------+---------+-------+----+-----+
    |Total                    |                      |        0|      0|  66|  239|
    +-------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_22_fu_338_p2     |     *    |      0|  0|  17|           5|           5|
    |tmp_4_fu_222_p2      |     *    |      0|  0|  17|           5|           5|
    |channel_1_fu_198_p2  |     +    |      0|  0|  13|           4|           1|
    |i_1_fu_306_p2        |     +    |      0|  0|  15|           5|           2|
    |j_1_fu_381_p2        |     +    |      0|  0|  15|           5|           2|
    |k_1_fu_322_p2        |     +    |      0|  0|  10|           2|           1|
    |l_1_fu_397_p2        |     +    |      0|  0|  10|           2|           1|
    |tmp_20_fu_358_p2     |     +    |      0|  0|  16|           9|           9|
    |tmp_21_fu_371_p2     |     +    |      0|  0|  19|          12|          12|
    |tmp_23_fu_413_p2     |     +    |      0|  0|  17|          10|          10|
    |tmp_25_fu_430_p2     |     +    |      0|  0|  21|          14|          14|
    |tmp_3_fu_403_p2      |     +    |      0|  0|  15|           5|           5|
    |tmp_5_fu_328_p2      |     +    |      0|  0|  15|           5|           5|
    |tmp_9_fu_278_p2      |     +    |      0|  0|  17|          10|          10|
    |tmp_8_fu_262_p2      |     -    |      0|  0|  16|           9|           9|
    |tmp_16_fu_510_p2     |    and   |      0|  0|   8|           1|           1|
    |tmp_18_fu_516_p2     |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_316_p2  |   icmp   |      0|  0|   9|           2|           3|
    |exitcond2_fu_192_p2  |   icmp   |      0|  0|  11|           4|           5|
    |exitcond_fu_391_p2   |   icmp   |      0|  0|   9|           2|           3|
    |notlhs6_fu_492_p2    |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_474_p2     |   icmp   |      0|  0|  11|           8|           2|
    |notrhs7_fu_498_p2    |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_480_p2     |   icmp   |      0|  0|  18|          23|           1|
    |tmp_1_fu_212_p2      |   icmp   |      0|  0|  11|           5|           4|
    |tmp_6_fu_268_p2      |   icmp   |      0|  0|  11|           5|           4|
    |tmp_14_fu_486_p2     |    or    |      0|  0|   8|           1|           1|
    |tmp_15_fu_504_p2     |    or    |      0|  0|   8|           1|           1|
    |max_2_fu_521_p3      |  select  |      0|  0|  32|           1|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 406|         187|         152|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  53|         12|    1|         12|
    |channel_reg_106   |   9|          2|    4|          8|
    |i_reg_118         |   9|          2|    5|         10|
    |image_r_address0  |  15|          3|   13|         39|
    |j_reg_130         |   9|          2|    5|         10|
    |k_reg_153         |   9|          2|    2|          4|
    |l_reg_176         |   9|          2|    2|          4|
    |max1_reg_142      |   9|          2|   32|         64|
    |max_1_reg_164     |   9|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             | 131|         29|   96|        215|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  11|   0|   11|          0|
    |channel_1_reg_531   |   4|   0|    4|          0|
    |channel_reg_106     |   4|   0|    4|          0|
    |i_reg_118           |   5|   0|    5|          0|
    |image_load_reg_613  |  32|   0|   32|          0|
    |j_reg_130           |   5|   0|    5|          0|
    |k_1_reg_580         |   2|   0|    2|          0|
    |k_reg_153           |   2|   0|    2|          0|
    |l_1_reg_598         |   2|   0|    2|          0|
    |l_reg_176           |   2|   0|    2|          0|
    |max1_reg_142        |  32|   0|   32|          0|
    |max_1_reg_164       |  32|   0|   32|          0|
    |tmp_17_reg_620      |   1|   0|    1|          0|
    |tmp_22_reg_585      |  10|   0|   10|          0|
    |tmp_25_reg_603      |  14|   0|   14|          0|
    |tmp_4_reg_549       |  10|   0|   10|          0|
    |tmp_8_reg_554       |   8|   0|    9|          1|
    |tmp_cast2_reg_536   |   4|   0|   14|         10|
    |tmp_cast_reg_541    |   4|   0|   12|          8|
    +--------------------+----+----+-----+-----------+
    |Total               | 184|   0|  203|         19|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     pool     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     pool     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     pool     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     pool     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     pool     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     pool     | return value |
|output_r_address0  | out |   11|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
|image_r_address0   | out |   13|  ap_memory |    image_r   |     array    |
|image_r_ce0        | out |    1|  ap_memory |    image_r   |     array    |
|image_r_q0         |  in |   32|  ap_memory |    image_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (tmp_1)
	2  / (!tmp_1)
4 --> 
	5  / (tmp_6)
	3  / (!tmp_6)
5 --> 
	6  / true
6 --> 
	7  / (!exitcond1)
	4  / (exitcond1)
7 --> 
	8  / (!exitcond)
	6  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	7  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1568 x float]* %output_r) nounwind, !map !7"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6728 x float]* %image_r) nounwind, !map !14"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @pool_str) nounwind"
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %.loopexit3" [pool/solution1/pool.c:7]

 <State 2> : 1.77ns
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%channel = phi i4 [ 0, %0 ], [ %channel_1, %.loopexit3.loopexit ]"
ST_2 : Operation 17 [1/1] (1.30ns)   --->   "%exitcond2 = icmp eq i4 %channel, -8" [pool/solution1/pool.c:7]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%channel_1 = add i4 %channel, 1" [pool/solution1/pool.c:7]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %4, label %.preheader4.preheader" [pool/solution1/pool.c:7]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_cast2 = zext i4 %channel to i14" [pool/solution1/pool.c:8]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_cast = zext i4 %channel to i12" [pool/solution1/pool.c:8]
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "br label %.preheader4" [pool/solution1/pool.c:8]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void" [pool/solution1/pool.c:18]

 <State 3> : 3.78ns
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%i = phi i5 [ %i_1, %3 ], [ 0, %.preheader4.preheader ]"
ST_3 : Operation 26 [1/1] (1.36ns)   --->   "%tmp_1 = icmp ult i5 %i, -4" [pool/solution1/pool.c:8]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind"
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader3.preheader, label %.loopexit3.loopexit" [pool/solution1/pool.c:8]
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i5 %i to i10" [pool/solution1/pool.c:11]
ST_3 : Operation 30 [1/1] (3.78ns)   --->   "%tmp_4 = mul i10 %tmp_2_cast, 29" [pool/solution1/pool.c:11]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %i, i32 1, i32 4)" [pool/solution1/pool.c:8]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_s, i4 0)" [pool/solution1/pool.c:8]
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %tmp_2 to i9" [pool/solution1/pool.c:8]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_7 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_s, i1 false)" [pool/solution1/pool.c:8]
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i5 %tmp_7 to i9" [pool/solution1/pool.c:15]
ST_3 : Operation 36 [1/1] (1.91ns)   --->   "%tmp_8 = sub i9 %p_shl_cast, %p_shl1_cast" [pool/solution1/pool.c:15]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader3" [pool/solution1/pool.c:9]
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %.loopexit3"

 <State 4> : 5.21ns
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%j = phi i5 [ %j_1, %2 ], [ 0, %.preheader3.preheader ]"
ST_4 : Operation 40 [1/1] (1.36ns)   --->   "%tmp_6 = icmp ult i5 %j, -4" [pool/solution1/pool.c:9]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14) nounwind"
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %1, label %3" [pool/solution1/pool.c:9]
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i5 %j to i10" [pool/solution1/pool.c:11]
ST_4 : Operation 44 [1/1] (1.95ns)   --->   "%tmp_9 = add i10 %tmp_4, %tmp_7_cast" [pool/solution1/pool.c:11]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %tmp_9, i32 1, i32 9)" [pool/solution1/pool.c:11]
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_11 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %tmp, i4 %channel)" [pool/solution1/pool.c:11]
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_13 = zext i13 %tmp_11 to i64" [pool/solution1/pool.c:11]
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%image_addr = getelementptr [6728 x float]* %image_r, i64 0, i64 %tmp_13" [pool/solution1/pool.c:11]
ST_4 : Operation 49 [2/2] (3.25ns)   --->   "%max = load float* %image_addr, align 4" [pool/solution1/pool.c:11]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_4 : Operation 50 [1/1] (1.78ns)   --->   "%i_1 = add i5 %i, 2" [pool/solution1/pool.c:8]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %.preheader4" [pool/solution1/pool.c:8]

 <State 5> : 5.02ns
ST_5 : Operation 52 [1/2] (3.25ns)   --->   "%max = load float* %image_addr, align 4" [pool/solution1/pool.c:11]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_5 : Operation 53 [1/1] (1.76ns)   --->   "br label %.loopexit" [pool/solution1/pool.c:12]

 <State 6> : 7.19ns
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%max1 = phi float [ %max, %1 ], [ %max_1, %.loopexit.loopexit ]"
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%k = phi i2 [ 0, %1 ], [ %k_1, %.loopexit.loopexit ]"
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%k_cast2 = zext i2 %k to i5" [pool/solution1/pool.c:12]
ST_6 : Operation 57 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %k, -2" [pool/solution1/pool.c:12]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"
ST_6 : Operation 59 [1/1] (1.56ns)   --->   "%k_1 = add i2 %k, 1" [pool/solution1/pool.c:12]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %2, label %.preheader.preheader" [pool/solution1/pool.c:12]
ST_6 : Operation 61 [1/1] (1.78ns)   --->   "%tmp_5 = add i5 %k_cast2, %i" [pool/solution1/pool.c:14]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i5 %tmp_5 to i10" [pool/solution1/pool.c:14]
ST_6 : Operation 63 [1/1] (3.78ns)   --->   "%tmp_22 = mul i10 %tmp_8_cast, 29" [pool/solution1/pool.c:14]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (1.76ns)   --->   "br label %.preheader" [pool/solution1/pool.c:13]
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_19 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %j, i32 1, i32 4)" [pool/solution1/pool.c:15]
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_cast_12 = zext i4 %tmp_19 to i9" [pool/solution1/pool.c:15]
ST_6 : Operation 67 [1/1] (1.93ns)   --->   "%tmp_20 = add i9 %tmp_8, %tmp_cast_12" [pool/solution1/pool.c:15]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_32_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_20, i3 0)" [pool/solution1/pool.c:15]
ST_6 : Operation 69 [1/1] (1.99ns)   --->   "%tmp_21 = add i12 %tmp_32_cast, %tmp_cast" [pool/solution1/pool.c:15]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_33_cast = zext i12 %tmp_21 to i64" [pool/solution1/pool.c:15]
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [1568 x float]* %output_r, i64 0, i64 %tmp_33_cast" [pool/solution1/pool.c:15]
ST_6 : Operation 72 [1/1] (3.25ns)   --->   "store float %max1, float* %output_addr, align 4" [pool/solution1/pool.c:15]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_6 : Operation 73 [1/1] (1.78ns)   --->   "%j_1 = add i5 %j, 2" [pool/solution1/pool.c:9]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "br label %.preheader3" [pool/solution1/pool.c:9]

 <State 7> : 5.75ns
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%max_1 = phi float [ %max_2, %._crit_edge ], [ %max1, %.preheader.preheader ]"
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%l = phi i2 [ %l_1, %._crit_edge ], [ 0, %.preheader.preheader ]"
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%l_cast1 = zext i2 %l to i5" [pool/solution1/pool.c:13]
ST_7 : Operation 78 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %l, -2" [pool/solution1/pool.c:13]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"
ST_7 : Operation 80 [1/1] (1.56ns)   --->   "%l_1 = add i2 %l, 1" [pool/solution1/pool.c:13]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %._crit_edge" [pool/solution1/pool.c:13]
ST_7 : Operation 82 [1/1] (1.78ns)   --->   "%tmp_3 = add i5 %j, %l_cast1" [pool/solution1/pool.c:14]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i5 %tmp_3 to i10" [pool/solution1/pool.c:14]
ST_7 : Operation 84 [1/1] (1.95ns)   --->   "%tmp_23 = add i10 %tmp_9_cast, %tmp_22" [pool/solution1/pool.c:14]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_24 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_23, i3 0)" [pool/solution1/pool.c:14]
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_37_cast = zext i13 %tmp_24 to i14" [pool/solution1/pool.c:14]
ST_7 : Operation 87 [1/1] (2.01ns)   --->   "%tmp_25 = add i14 %tmp_cast2, %tmp_37_cast" [pool/solution1/pool.c:14]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "br label %.loopexit"

 <State 8> : 3.25ns
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_38_cast = zext i14 %tmp_25 to i64" [pool/solution1/pool.c:14]
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%image_addr_1 = getelementptr [6728 x float]* %image_r, i64 0, i64 %tmp_38_cast" [pool/solution1/pool.c:14]
ST_8 : Operation 91 [2/2] (3.25ns)   --->   "%image_load = load float* %image_addr_1, align 4" [pool/solution1/pool.c:14]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>

 <State 9> : 3.25ns
ST_9 : Operation 92 [1/2] (3.25ns)   --->   "%image_load = load float* %image_addr_1, align 4" [pool/solution1/pool.c:14]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>

 <State 10> : 6.79ns
ST_10 : Operation 93 [1/1] (6.78ns)   --->   "%tmp_17 = fcmp ogt float %image_load, %max_1" [pool/solution1/pool.c:14]   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 4.75ns
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%image_load_to_int = bitcast float %image_load to i32" [pool/solution1/pool.c:14]
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %image_load_to_int, i32 23, i32 30)" [pool/solution1/pool.c:14]
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i32 %image_load_to_int to i23" [pool/solution1/pool.c:14]
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%max_1_to_int = bitcast float %max_1 to i32" [pool/solution1/pool.c:14]
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_1_to_int, i32 23, i32 30)" [pool/solution1/pool.c:14]
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i32 %max_1_to_int to i23" [pool/solution1/pool.c:14]
ST_11 : Operation 100 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_10, -1" [pool/solution1/pool.c:14]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_26, 0" [pool/solution1/pool.c:14]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_14 = or i1 %notrhs, %notlhs" [pool/solution1/pool.c:14]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [1/1] (1.55ns)   --->   "%notlhs6 = icmp ne i8 %tmp_12, -1" [pool/solution1/pool.c:14]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (2.44ns)   --->   "%notrhs7 = icmp eq i23 %tmp_27, 0" [pool/solution1/pool.c:14]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_15 = or i1 %notrhs7, %notlhs6" [pool/solution1/pool.c:14]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_16 = and i1 %tmp_14, %tmp_15" [pool/solution1/pool.c:14]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp_18 = and i1 %tmp_16, %tmp_17" [pool/solution1/pool.c:14]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (1.37ns) (out node of the LUT)   --->   "%max_2 = select i1 %tmp_18, float %image_load, float %max_1" [pool/solution1/pool.c:14]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader" [pool/solution1/pool.c:13]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_12       (specbitsmap      ) [ 000000000000]
StgValue_13       (specbitsmap      ) [ 000000000000]
StgValue_14       (spectopmodule    ) [ 000000000000]
StgValue_15       (br               ) [ 011111111111]
channel           (phi              ) [ 001011111111]
exitcond2         (icmp             ) [ 001111111111]
empty             (speclooptripcount) [ 000000000000]
channel_1         (add              ) [ 011111111111]
StgValue_20       (br               ) [ 000000000000]
tmp_cast2         (zext             ) [ 000111111111]
tmp_cast          (zext             ) [ 000111111111]
StgValue_23       (br               ) [ 001111111111]
StgValue_24       (ret              ) [ 000000000000]
i                 (phi              ) [ 000111111111]
tmp_1             (icmp             ) [ 001111111111]
empty_8           (speclooptripcount) [ 000000000000]
StgValue_28       (br               ) [ 000000000000]
tmp_2_cast        (zext             ) [ 000000000000]
tmp_4             (mul              ) [ 000011111111]
tmp_s             (partselect       ) [ 000000000000]
tmp_2             (bitconcatenate   ) [ 000000000000]
p_shl_cast        (zext             ) [ 000000000000]
tmp_7             (bitconcatenate   ) [ 000000000000]
p_shl1_cast       (zext             ) [ 000000000000]
tmp_8             (sub              ) [ 000011111111]
StgValue_37       (br               ) [ 001111111111]
StgValue_38       (br               ) [ 011111111111]
j                 (phi              ) [ 000011111111]
tmp_6             (icmp             ) [ 001111111111]
empty_9           (speclooptripcount) [ 000000000000]
StgValue_42       (br               ) [ 000000000000]
tmp_7_cast        (zext             ) [ 000000000000]
tmp_9             (add              ) [ 000000000000]
tmp               (partselect       ) [ 000000000000]
tmp_11            (bitconcatenate   ) [ 000000000000]
tmp_13            (zext             ) [ 000000000000]
image_addr        (getelementptr    ) [ 000001000000]
i_1               (add              ) [ 001111111111]
StgValue_51       (br               ) [ 001111111111]
max               (load             ) [ 001111111111]
StgValue_53       (br               ) [ 001111111111]
max1              (phi              ) [ 000000111111]
k                 (phi              ) [ 000000100000]
k_cast2           (zext             ) [ 000000000000]
exitcond1         (icmp             ) [ 001111111111]
empty_10          (speclooptripcount) [ 000000000000]
k_1               (add              ) [ 001111111111]
StgValue_60       (br               ) [ 000000000000]
tmp_5             (add              ) [ 000000000000]
tmp_8_cast        (zext             ) [ 000000000000]
tmp_22            (mul              ) [ 000000011111]
StgValue_64       (br               ) [ 001111111111]
tmp_19            (partselect       ) [ 000000000000]
tmp_cast_12       (zext             ) [ 000000000000]
tmp_20            (add              ) [ 000000000000]
tmp_32_cast       (bitconcatenate   ) [ 000000000000]
tmp_21            (add              ) [ 000000000000]
tmp_33_cast       (zext             ) [ 000000000000]
output_addr       (getelementptr    ) [ 000000000000]
StgValue_72       (store            ) [ 000000000000]
j_1               (add              ) [ 001111111111]
StgValue_74       (br               ) [ 001111111111]
max_1             (phi              ) [ 001111111111]
l                 (phi              ) [ 000000010000]
l_cast1           (zext             ) [ 000000000000]
exitcond          (icmp             ) [ 001111111111]
empty_11          (speclooptripcount) [ 000000000000]
l_1               (add              ) [ 001111111111]
StgValue_81       (br               ) [ 000000000000]
tmp_3             (add              ) [ 000000000000]
tmp_9_cast        (zext             ) [ 000000000000]
tmp_23            (add              ) [ 000000000000]
tmp_24            (bitconcatenate   ) [ 000000000000]
tmp_37_cast       (zext             ) [ 000000000000]
tmp_25            (add              ) [ 000000001000]
StgValue_88       (br               ) [ 001111111111]
tmp_38_cast       (zext             ) [ 000000000000]
image_addr_1      (getelementptr    ) [ 000000000100]
image_load        (load             ) [ 000000000011]
tmp_17            (fcmp             ) [ 000000000001]
image_load_to_int (bitcast          ) [ 000000000000]
tmp_10            (partselect       ) [ 000000000000]
tmp_26            (trunc            ) [ 000000000000]
max_1_to_int      (bitcast          ) [ 000000000000]
tmp_12            (partselect       ) [ 000000000000]
tmp_27            (trunc            ) [ 000000000000]
notlhs            (icmp             ) [ 000000000000]
notrhs            (icmp             ) [ 000000000000]
tmp_14            (or               ) [ 000000000000]
notlhs6           (icmp             ) [ 000000000000]
notrhs7           (icmp             ) [ 000000000000]
tmp_15            (or               ) [ 000000000000]
tmp_16            (and              ) [ 000000000000]
tmp_18            (and              ) [ 000000000000]
max_2             (select           ) [ 001111111111]
StgValue_109      (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="image_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="13" slack="0"/>
<pin id="78" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_addr/4 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="13" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max/4 image_load/8 "/>
</bind>
</comp>

<comp id="86" class="1004" name="output_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="12" slack="0"/>
<pin id="90" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/6 "/>
</bind>
</comp>

<comp id="93" class="1004" name="StgValue_72_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="11" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_72/6 "/>
</bind>
</comp>

<comp id="98" class="1004" name="image_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="14" slack="0"/>
<pin id="102" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_addr_1/8 "/>
</bind>
</comp>

<comp id="106" class="1005" name="channel_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="1"/>
<pin id="108" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="channel (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="channel_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="channel/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="i_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="1"/>
<pin id="120" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="1" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="130" class="1005" name="j_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="1"/>
<pin id="132" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="j_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="142" class="1005" name="max1_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max1 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="max1_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="32" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max1/6 "/>
</bind>
</comp>

<comp id="153" class="1005" name="k_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="1"/>
<pin id="155" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="k_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="2" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/6 "/>
</bind>
</comp>

<comp id="164" class="1005" name="max_1_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="max_1_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="32" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1/7 "/>
</bind>
</comp>

<comp id="176" class="1005" name="l_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="1"/>
<pin id="178" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="l_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="1" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l/7 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_17_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="0" index="1" bw="32" slack="3"/>
<pin id="190" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_17/10 "/>
</bind>
</comp>

<comp id="192" class="1004" name="exitcond2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="channel_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="channel_1/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_cast2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast2/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="5" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_2_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_4_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="0" index="1" bw="6" slack="0"/>
<pin id="225" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_s_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="5" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="0" index="3" bw="4" slack="0"/>
<pin id="233" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_shl_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_7_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_shl1_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_8_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="5" slack="0"/>
<pin id="265" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_6_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="0" index="1" bw="5" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_7_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_9_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="1"/>
<pin id="280" dir="0" index="1" bw="5" slack="0"/>
<pin id="281" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="9" slack="0"/>
<pin id="285" dir="0" index="1" bw="10" slack="0"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="0" index="3" bw="5" slack="0"/>
<pin id="288" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_11_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="13" slack="0"/>
<pin id="295" dir="0" index="1" bw="9" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="2"/>
<pin id="297" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_13_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="13" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="i_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="1"/>
<pin id="308" dir="0" index="1" bw="3" slack="0"/>
<pin id="309" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="k_cast2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="0"/>
<pin id="314" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast2/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="exitcond1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="0"/>
<pin id="318" dir="0" index="1" bw="2" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/6 "/>
</bind>
</comp>

<comp id="322" class="1004" name="k_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_5_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="0"/>
<pin id="330" dir="0" index="1" bw="5" slack="3"/>
<pin id="331" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_8_cast_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_22_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="0" index="1" bw="6" slack="0"/>
<pin id="341" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_19_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="0" index="1" bw="5" slack="2"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="0" index="3" bw="4" slack="0"/>
<pin id="349" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_cast_12_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_12/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_20_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="3"/>
<pin id="360" dir="0" index="1" bw="4" slack="0"/>
<pin id="361" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_32_cast_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="12" slack="0"/>
<pin id="365" dir="0" index="1" bw="9" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32_cast/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_21_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="12" slack="0"/>
<pin id="373" dir="0" index="1" bw="4" slack="4"/>
<pin id="374" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_33_cast_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="12" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33_cast/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="j_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="2"/>
<pin id="383" dir="0" index="1" bw="3" slack="0"/>
<pin id="384" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="l_cast1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="0"/>
<pin id="389" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="l_cast1/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="exitcond_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="2" slack="0"/>
<pin id="393" dir="0" index="1" bw="2" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="l_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="2" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_1/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_3_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="3"/>
<pin id="405" dir="0" index="1" bw="2" slack="0"/>
<pin id="406" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_9_cast_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="0"/>
<pin id="411" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_23_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="0" index="1" bw="10" slack="1"/>
<pin id="416" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_24_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="13" slack="0"/>
<pin id="420" dir="0" index="1" bw="10" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_37_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="13" slack="0"/>
<pin id="428" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37_cast/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_25_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="5"/>
<pin id="432" dir="0" index="1" bw="13" slack="0"/>
<pin id="433" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_38_cast_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="14" slack="1"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38_cast/8 "/>
</bind>
</comp>

<comp id="439" class="1004" name="image_load_to_int_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="2"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="image_load_to_int/11 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_10_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="0" index="2" bw="6" slack="0"/>
<pin id="446" dir="0" index="3" bw="6" slack="0"/>
<pin id="447" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_26_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/11 "/>
</bind>
</comp>

<comp id="456" class="1004" name="max_1_to_int_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="4"/>
<pin id="458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="max_1_to_int/11 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_12_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="0" index="2" bw="6" slack="0"/>
<pin id="464" dir="0" index="3" bw="6" slack="0"/>
<pin id="465" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_27_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/11 "/>
</bind>
</comp>

<comp id="474" class="1004" name="notlhs_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="8" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/11 "/>
</bind>
</comp>

<comp id="480" class="1004" name="notrhs_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="23" slack="0"/>
<pin id="482" dir="0" index="1" bw="23" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/11 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_14_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_14/11 "/>
</bind>
</comp>

<comp id="492" class="1004" name="notlhs6_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="0" index="1" bw="8" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs6/11 "/>
</bind>
</comp>

<comp id="498" class="1004" name="notrhs7_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="23" slack="0"/>
<pin id="500" dir="0" index="1" bw="23" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs7/11 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_15_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_15/11 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_16_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_16/11 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_18_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="1"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_18/11 "/>
</bind>
</comp>

<comp id="521" class="1004" name="max_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="2"/>
<pin id="524" dir="0" index="2" bw="32" slack="4"/>
<pin id="525" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_2/11 "/>
</bind>
</comp>

<comp id="531" class="1005" name="channel_1_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="4" slack="0"/>
<pin id="533" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="channel_1 "/>
</bind>
</comp>

<comp id="536" class="1005" name="tmp_cast2_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="14" slack="5"/>
<pin id="538" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="tmp_cast2 "/>
</bind>
</comp>

<comp id="541" class="1005" name="tmp_cast_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="12" slack="4"/>
<pin id="543" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="549" class="1005" name="tmp_4_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="10" slack="1"/>
<pin id="551" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="554" class="1005" name="tmp_8_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="9" slack="3"/>
<pin id="556" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="562" class="1005" name="image_addr_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="13" slack="1"/>
<pin id="564" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="image_addr "/>
</bind>
</comp>

<comp id="567" class="1005" name="i_1_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="5" slack="1"/>
<pin id="569" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="572" class="1005" name="max_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max "/>
</bind>
</comp>

<comp id="580" class="1005" name="k_1_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="2" slack="0"/>
<pin id="582" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="585" class="1005" name="tmp_22_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="10" slack="1"/>
<pin id="587" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="590" class="1005" name="j_1_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="1"/>
<pin id="592" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="598" class="1005" name="l_1_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="2" slack="0"/>
<pin id="600" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="l_1 "/>
</bind>
</comp>

<comp id="603" class="1005" name="tmp_25_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="14" slack="1"/>
<pin id="605" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="608" class="1005" name="image_addr_1_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="13" slack="1"/>
<pin id="610" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="image_addr_1 "/>
</bind>
</comp>

<comp id="613" class="1005" name="image_load_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_load "/>
</bind>
</comp>

<comp id="620" class="1005" name="tmp_17_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="1"/>
<pin id="622" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="625" class="1005" name="max_2_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="46" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="46" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="46" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="98" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="110" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="129"><net_src comp="122" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="141"><net_src comp="134" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="151"><net_src comp="145" pin="4"/><net_sink comp="93" pin=1"/></net>

<net id="152"><net_src comp="145" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="156"><net_src comp="50" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="164" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="174"><net_src comp="142" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="179"><net_src comp="50" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="164" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="110" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="110" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="110" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="110" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="122" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="122" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="26" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="28" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="122" pin="4"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="228" pin="4"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="10" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="238" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="228" pin="4"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="246" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="134" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="22" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="134" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="40" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="278" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="292"><net_src comp="42" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="298"><net_src comp="44" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="283" pin="4"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="106" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="293" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="310"><net_src comp="118" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="48" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="157" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="157" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="52" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="157" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="56" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="312" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="118" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="26" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="350"><net_src comp="28" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="130" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="30" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="32" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="357"><net_src comp="344" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="58" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="358" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="60" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="375"><net_src comp="363" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="371" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="385"><net_src comp="130" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="48" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="180" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="180" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="52" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="180" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="56" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="130" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="387" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="423"><net_src comp="62" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="413" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="60" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="418" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="435" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="448"><net_src comp="64" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="439" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="66" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="68" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="455"><net_src comp="439" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="164" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="466"><net_src comp="64" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="456" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="66" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="469"><net_src comp="68" pin="0"/><net_sink comp="460" pin=3"/></net>

<net id="473"><net_src comp="456" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="442" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="70" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="452" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="72" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="474" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="460" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="70" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="470" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="72" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="492" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="486" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="504" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="526"><net_src comp="516" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="164" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="534"><net_src comp="198" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="539"><net_src comp="204" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="544"><net_src comp="208" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="552"><net_src comp="222" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="557"><net_src comp="262" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="565"><net_src comp="74" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="570"><net_src comp="306" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="575"><net_src comp="81" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="583"><net_src comp="322" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="588"><net_src comp="338" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="593"><net_src comp="381" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="601"><net_src comp="397" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="606"><net_src comp="430" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="611"><net_src comp="98" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="616"><net_src comp="81" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="623"><net_src comp="187" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="628"><net_src comp="521" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="168" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {6 }
 - Input state : 
	Port: pool : image_r | {4 5 8 9 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		channel_1 : 1
		StgValue_20 : 2
		tmp_cast2 : 1
		tmp_cast : 1
	State 3
		tmp_1 : 1
		StgValue_28 : 2
		tmp_2_cast : 1
		tmp_4 : 2
		tmp_s : 1
		tmp_2 : 2
		p_shl_cast : 3
		tmp_7 : 2
		p_shl1_cast : 3
		tmp_8 : 4
	State 4
		tmp_6 : 1
		StgValue_42 : 2
		tmp_7_cast : 1
		tmp_9 : 2
		tmp : 3
		tmp_11 : 4
		tmp_13 : 5
		image_addr : 6
		max : 7
	State 5
	State 6
		k_cast2 : 1
		exitcond1 : 1
		k_1 : 1
		StgValue_60 : 2
		tmp_5 : 2
		tmp_8_cast : 3
		tmp_22 : 4
		tmp_cast_12 : 1
		tmp_20 : 2
		tmp_32_cast : 3
		tmp_21 : 4
		tmp_33_cast : 5
		output_addr : 6
		StgValue_72 : 7
	State 7
		l_cast1 : 1
		exitcond : 1
		l_1 : 1
		StgValue_81 : 2
		tmp_3 : 2
		tmp_9_cast : 3
		tmp_23 : 4
		tmp_24 : 5
		tmp_37_cast : 6
		tmp_25 : 7
	State 8
		image_addr_1 : 1
		image_load : 2
	State 9
	State 10
	State 11
		tmp_10 : 1
		tmp_26 : 1
		tmp_12 : 1
		tmp_27 : 1
		notlhs : 2
		notrhs : 2
		tmp_14 : 3
		notlhs6 : 2
		notrhs7 : 2
		tmp_15 : 3
		tmp_16 : 3
		tmp_18 : 3
		max_2 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fcmp   |    tmp_17_fu_187   |    0    |    66   |   239   |
|----------|--------------------|---------|---------|---------|
|          |  channel_1_fu_198  |    0    |    0    |    13   |
|          |    tmp_9_fu_278    |    0    |    0    |    17   |
|          |     i_1_fu_306     |    0    |    0    |    15   |
|          |     k_1_fu_322     |    0    |    0    |    10   |
|          |    tmp_5_fu_328    |    0    |    0    |    15   |
|    add   |    tmp_20_fu_358   |    0    |    0    |    16   |
|          |    tmp_21_fu_371   |    0    |    0    |    19   |
|          |     j_1_fu_381     |    0    |    0    |    15   |
|          |     l_1_fu_397     |    0    |    0    |    10   |
|          |    tmp_3_fu_403    |    0    |    0    |    15   |
|          |    tmp_23_fu_413   |    0    |    0    |    17   |
|          |    tmp_25_fu_430   |    0    |    0    |    20   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond2_fu_192  |    0    |    0    |    9    |
|          |    tmp_1_fu_212    |    0    |    0    |    11   |
|          |    tmp_6_fu_268    |    0    |    0    |    11   |
|          |  exitcond1_fu_316  |    0    |    0    |    8    |
|   icmp   |   exitcond_fu_391  |    0    |    0    |    8    |
|          |    notlhs_fu_474   |    0    |    0    |    11   |
|          |    notrhs_fu_480   |    0    |    0    |    18   |
|          |   notlhs6_fu_492   |    0    |    0    |    11   |
|          |   notrhs7_fu_498   |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|    mul   |    tmp_4_fu_222    |    0    |    0    |    26   |
|          |    tmp_22_fu_338   |    0    |    0    |    26   |
|----------|--------------------|---------|---------|---------|
|  select  |    max_2_fu_521    |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    or    |    tmp_14_fu_486   |    0    |    0    |    8    |
|          |    tmp_15_fu_504   |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|    and   |    tmp_16_fu_510   |    0    |    0    |    8    |
|          |    tmp_18_fu_516   |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|    sub   |    tmp_8_fu_262    |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|          |  tmp_cast2_fu_204  |    0    |    0    |    0    |
|          |   tmp_cast_fu_208  |    0    |    0    |    0    |
|          |  tmp_2_cast_fu_218 |    0    |    0    |    0    |
|          |  p_shl_cast_fu_246 |    0    |    0    |    0    |
|          | p_shl1_cast_fu_258 |    0    |    0    |    0    |
|          |  tmp_7_cast_fu_274 |    0    |    0    |    0    |
|          |    tmp_13_fu_301   |    0    |    0    |    0    |
|   zext   |   k_cast2_fu_312   |    0    |    0    |    0    |
|          |  tmp_8_cast_fu_334 |    0    |    0    |    0    |
|          | tmp_cast_12_fu_354 |    0    |    0    |    0    |
|          | tmp_33_cast_fu_376 |    0    |    0    |    0    |
|          |   l_cast1_fu_387   |    0    |    0    |    0    |
|          |  tmp_9_cast_fu_409 |    0    |    0    |    0    |
|          | tmp_37_cast_fu_426 |    0    |    0    |    0    |
|          | tmp_38_cast_fu_435 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_s_fu_228    |    0    |    0    |    0    |
|          |     tmp_fu_283     |    0    |    0    |    0    |
|partselect|    tmp_19_fu_344   |    0    |    0    |    0    |
|          |    tmp_10_fu_442   |    0    |    0    |    0    |
|          |    tmp_12_fu_460   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_2_fu_238    |    0    |    0    |    0    |
|          |    tmp_7_fu_250    |    0    |    0    |    0    |
|bitconcatenate|    tmp_11_fu_293   |    0    |    0    |    0    |
|          | tmp_32_cast_fu_363 |    0    |    0    |    0    |
|          |    tmp_24_fu_418   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |    tmp_26_fu_452   |    0    |    0    |    0    |
|          |    tmp_27_fu_470   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    0    |    66   |   657   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  channel_1_reg_531 |    4   |
|   channel_reg_106  |    4   |
|     i_1_reg_567    |    5   |
|      i_reg_118     |    5   |
|image_addr_1_reg_608|   13   |
| image_addr_reg_562 |   13   |
| image_load_reg_613 |   32   |
|     j_1_reg_590    |    5   |
|      j_reg_130     |    5   |
|     k_1_reg_580    |    2   |
|      k_reg_153     |    2   |
|     l_1_reg_598    |    2   |
|      l_reg_176     |    2   |
|    max1_reg_142    |   32   |
|    max_1_reg_164   |   32   |
|    max_2_reg_625   |   32   |
|     max_reg_572    |   32   |
|   tmp_17_reg_620   |    1   |
|   tmp_22_reg_585   |   10   |
|   tmp_25_reg_603   |   14   |
|    tmp_4_reg_549   |   10   |
|    tmp_8_reg_554   |    9   |
|  tmp_cast2_reg_536 |   14   |
|  tmp_cast_reg_541  |   12   |
+--------------------+--------+
|        Total       |   292  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_81 |  p0  |   4  |  13  |   52   ||    21   |
|  channel_reg_106 |  p0  |   2  |   4  |    8   ||    9    |
|     i_reg_118    |  p0  |   2  |   5  |   10   ||    9    |
|     j_reg_130    |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   80   ||  7.1675 ||    48   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   657  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   48   |
|  Register |    -   |    -   |   292  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   358  |   705  |
+-----------+--------+--------+--------+--------+
