Federico Angiolini , Luca Benini , Alberto Caprara, Polynomial-time algorithm for on-chip scratchpad memory partitioning, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA[doi>10.1145/951710.951751]
Federico Angiolini , Francesco Menichelli , Alberto Ferrero , Luca Benini , Mauro Olivieri, A post-compiler approach to scratchpad mapping of code, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA[doi>10.1145/1023833.1023869]
Oren Avissar , Rajeev Barua , Dave Stewart, An optimal memory allocation scheme for scratch-pad-based embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.1 n.1, p.6-26, November 2002[doi>10.1145/581888.581891]
Michael A. Baker , Amrit Panda , Nikhil Ghadge , Aniruddha Kadne , Karam S. Chatha, A performance model and code overlay generator for scratchpad enhanced embedded processors, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878961.1879011]
Bandyopadhyay, S. 2006. Automated memory allocation of actor code and data buffer in heterochronous dataflow models to scratchpad memory. Tech. rep. No. UCB/EECS-2006-105.
Bandyopadhyay, S., Feng, T. H., Patel, H. D., and Lee, E. A. 2008. A scratchpad memory allocation scheme for dataflow models. Tech. Rep., University of Berkeley, Berkeley, CA.
Ian Buck , Tim Foley , Daniel Horn , Jeremy Sugerman , Kayvon Fatahalian , Mike Houston , Pat Hanrahan, Brook for GPUs: stream computing on graphics hardware, ACM SIGGRAPH 2004 Papers, August 08-12, 2004, Los Angeles, California[doi>10.1145/1186562.1015800]
Weijia Che , Karam S. Chatha, Scheduling of synchronous data flow models on scratchpad memory based embedded processors, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Bernhard Egger , Chihun Kim , Choonki Jang , Yoonsung Nam , Jaejin Lee , Sang Lyul Min, A dynamic code placement technique for scratchpad memory using postpass optimization, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176788]
Flachs, B., Asano, S., Dhong, S., Hotstee, P., Gervais, G., and Kim, R. e. a. 2005. A streaming processing unit for a cell processor. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC'05). Digest of Technical Papers, Vol. 1, 134--135.
Andhi Janapsatya , Aleksandar IgnjatoviÄ‡ , Sri Parameswaran, A novel instruction scratchpad memory optimization method based on concomitance metric, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118443]
Axel Jantsch, Modeling Embedded Systems and SoC's: Concurrency and Time in Models of Computation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
Jung, S. C., Shrivastava, A., and Bai, K. 2010. Dynamic code mapping for limited local memory systems. In Proceedings of the 21st IEEE International Conference on Application-Specific Systems Architectures and Processors (ASAP). 13--20.
Michael Kistler , Michael Perrone , Fabrizio Petrini, Cell Multiprocessor Communication Network: Built for Speed, IEEE Micro, v.26 n.3, p.10-23, May 2006[doi>10.1109/MM.2006.49]
MIT. a. Streamit benchmarks. http://groups.csail.mit.edu/cag/streamit/shtml/benchmarks.shtml.
MIT. b. Streamit compiler source code. http://groups.csail.mit.edu/cag/streamit/restricted/files.shtml.
Nghi Nguyen , Angel Dominguez , Rajeev Barua, Memory allocation for embedded systems with a compile-time-unknown scratch-pad size, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA[doi>10.1145/1086297.1086313]
John Owens, GPU architecture overview, ACM SIGGRAPH 2007 courses, August 05-09, 2007, San Diego, California[doi>10.1145/1281500.1281643]
Amit Pabalkar , Aviral Shrivastava , Arun Kannan , Jongeun Lee, SDRM: simultaneous determination of regions and function-to-region mapping for scratchpad memories, Proceedings of the 15th international conference on High performance computing, December 17-20, 2008, Bangalore, India
Pham, D., Aipperspach, T., Boerstler, D., Bolliger, M., Chaudhry, R., Cox, D., Harvey, P., Harvey, P., Hofstee, H., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Masubuchi, Y., Pham, M., Pille, J., Posluszny, S., Riley, M., Stasiak, D., Suzuoki, M., Takahashi, O., Warnock, J., Weitzel, S., Wendel, D., and Yazawa, K. 2006. Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor. IEEE J. Sol.-State Circ. 41, 1, 179--196.
S. Steinke , L. Wehmeyer , B. Lee , P. Marwedel, Assigning Program and Data Objects to Scratchpad for Energy Reduction, Proceedings of the conference on Design, automation and test in Europe, p.409, March 04-08, 2002
William Thies , Michal Karczmarek , Saman P. Amarasinghe, StreamIt: A Language for Streaming Applications, Proceedings of the 11th International Conference on Compiler Construction, p.179-196, April 08-12, 2002
Truong, L. 2009. Low power consumption and a competitive price tag make the six-core tms320c6472 ideal for high-performance applications. White Paper, Texas Instruments.
Manish Verma , Peter Marwedel, Overlay techniques for scratchpad memories in low power embedded processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.8, p.802-815, August 2006[doi>10.1109/TVLSI.2006.878469]
Manish Verma , Lars Wehmeyer , Peter Marwedel, Dynamic overlay of scratchpad memory for energy minimization, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden[doi>10.1145/1016720.1016748]
Willink, E. D., Eker, J., and Janneck, J. W. 2002. Programming specification in CAL. In Proceedings of OOPSLA Workshop Generative Technology Context Model-Driven Architecture.
