
*** Running vivado
    with args -log design_1_edge_detector_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_edge_detector_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_edge_detector_0_0.tcl -notrace
Command: synth_design -top design_1_edge_detector_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1056 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 383.270 ; gain = 104.992
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_edge_detector_0_0' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ip/design_1_edge_detector_0_0/synth/design_1_edge_detector_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector.v:12]
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'edge_detector_AXILiteS_s_axi' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_THRESHOLD_DATA_0 bound to: 5'b10000 
	Parameter ADDR_THRESHOLD_CTRL bound to: 5'b10100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_AXILiteS_s_axi.v:166]
INFO: [Synth 8-256] done synthesizing module 'edge_detector_AXILiteS_s_axi' (1#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'Block_proc232' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Block_proc232.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Block_proc232.v:66]
INFO: [Synth 8-256] done synthesizing module 'Block_proc232' (2#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Block_proc232.v:10]
INFO: [Synth 8-638] synthesizing module 'AXIvideo2Mat' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AXIvideo2Mat.v:117]
INFO: [Synth 8-256] done synthesizing module 'AXIvideo2Mat' (3#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-638] synthesizing module 'CvtColor' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/CvtColor.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state9 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/CvtColor.v:88]
INFO: [Synth 8-638] synthesizing module 'edge_detector_mulbkb' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_mulbkb.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'edge_detector_mulbkb_DSP48_0' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_mulbkb.v:4]
INFO: [Synth 8-256] done synthesizing module 'edge_detector_mulbkb_DSP48_0' (4#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_mulbkb.v:4]
INFO: [Synth 8-256] done synthesizing module 'edge_detector_mulbkb' (5#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_mulbkb.v:14]
INFO: [Synth 8-638] synthesizing module 'edge_detector_maccud' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_maccud.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'edge_detector_maccud_DSP48_1' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_maccud.v:10]
INFO: [Synth 8-256] done synthesizing module 'edge_detector_maccud_DSP48_1' (6#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_maccud.v:10]
INFO: [Synth 8-256] done synthesizing module 'edge_detector_maccud' (7#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_maccud.v:34]
INFO: [Synth 8-638] synthesizing module 'edge_detector_macdEe' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_macdEe.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 23 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'edge_detector_macdEe_DSP48_2' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_macdEe.v:10]
INFO: [Synth 8-256] done synthesizing module 'edge_detector_macdEe_DSP48_2' (8#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_macdEe.v:10]
INFO: [Synth 8-256] done synthesizing module 'edge_detector_macdEe' (9#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_macdEe.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/CvtColor.v:664]
INFO: [Synth 8-256] done synthesizing module 'CvtColor' (10#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/CvtColor.v:10]
INFO: [Synth 8-638] synthesizing module 'Duplicate' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Duplicate.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Duplicate.v:67]
INFO: [Synth 8-256] done synthesizing module 'Duplicate' (11#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Duplicate.v:10]
INFO: [Synth 8-638] synthesizing module 'Filter2D102' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state9 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102.v:60]
INFO: [Synth 8-638] synthesizing module 'Filter2D102_k_bufeOg' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102_k_bufeOg.v:54]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1920 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Filter2D102_k_bufeOg_ram' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102_k_bufeOg.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1920 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102_k_bufeOg.v:24]
INFO: [Synth 8-256] done synthesizing module 'Filter2D102_k_bufeOg_ram' (12#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102_k_bufeOg.v:9]
INFO: [Synth 8-256] done synthesizing module 'Filter2D102_k_bufeOg' (13#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102_k_bufeOg.v:54]
INFO: [Synth 8-638] synthesizing module 'edge_detector_muxhbi' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_muxhbi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'edge_detector_muxhbi' (14#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_muxhbi.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102.v:935]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102.v:937]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102.v:939]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102.v:977]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102.v:983]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102.v:987]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102.v:989]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102.v:1011]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102.v:1013]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102.v:1015]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102.v:1089]
INFO: [Synth 8-256] done synthesizing module 'Filter2D102' (15#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102.v:10]
INFO: [Synth 8-638] synthesizing module 'Filter2D' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state9 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D.v:52]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D.v:870]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D.v:872]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D.v:874]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D.v:914]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D.v:916]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D.v:918]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D.v:920]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D.v:942]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D.v:944]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D.v:1022]
INFO: [Synth 8-256] done synthesizing module 'Filter2D' (16#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D.v:10]
INFO: [Synth 8-638] synthesizing module 'AddWeighted' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state35 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:59]
INFO: [Synth 8-638] synthesizing module 'edge_detector_fadlbW' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_fadlbW.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'edge_detector_ap_fadd_5_full_dsp_32' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/ip/edge_detector_ap_fadd_5_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 5 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/ip/edge_detector_ap_fadd_5_full_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'edge_detector_ap_fadd_5_full_dsp_32' (34#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/ip/edge_detector_ap_fadd_5_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'edge_detector_fadlbW' (35#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_fadlbW.v:11]
INFO: [Synth 8-638] synthesizing module 'edge_detector_fmumb6' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_fmumb6.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'edge_detector_ap_fmul_2_max_dsp_32' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/ip/edge_detector_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/ip/edge_detector_ap_fmul_2_max_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'edge_detector_ap_fmul_2_max_dsp_32' (43#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/ip/edge_detector_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'edge_detector_fmumb6' (44#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_fmumb6.v:11]
INFO: [Synth 8-638] synthesizing module 'edge_detector_sitncg' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_sitncg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'edge_detector_ap_sitofp_4_no_dsp_32' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/ip/edge_detector_ap_sitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/ip/edge_detector_ap_sitofp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'edge_detector_ap_sitofp_4_no_dsp_32' (53#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/ip/edge_detector_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'edge_detector_sitncg' (54#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_sitncg.v:11]
INFO: [Synth 8-638] synthesizing module 'edge_detector_fpeocq' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_fpeocq.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'edge_detector_ap_fpext_0_no_dsp_32' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/ip/edge_detector_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/ip/edge_detector_ap_fpext_0_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'edge_detector_ap_fpext_0_no_dsp_32' (57#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/ip/edge_detector_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'edge_detector_fpeocq' (58#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_fpeocq.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:1220]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:1228]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:1234]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:1240]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:1346]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:1348]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:1394]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:1398]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:1400]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:1404]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:1406]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:1416]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:1438]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:1440]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:1450]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:1458]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:1470]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:1472]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:1558]
INFO: [Synth 8-256] done synthesizing module 'AddWeighted' (59#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:10]
INFO: [Synth 8-638] synthesizing module 'thresholding' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/thresholding.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/thresholding.v:66]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/thresholding.v:390]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/thresholding.v:392]
INFO: [Synth 8-256] done synthesizing module 'thresholding' (60#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/thresholding.v:10]
INFO: [Synth 8-638] synthesizing module 'CvtColor_1' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/CvtColor_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/CvtColor_1.v:74]
INFO: [Synth 8-256] done synthesizing module 'CvtColor_1' (61#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/CvtColor_1.v:10]
INFO: [Synth 8-638] synthesizing module 'Mat2AXIvideo' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Mat2AXIvideo.v:77]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Mat2AXIvideo.v:256]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Mat2AXIvideo.v:282]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Mat2AXIvideo.v:308]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Mat2AXIvideo.v:370]
INFO: [Synth 8-256] done synthesizing module 'Mat2AXIvideo' (62#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d1_A' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/fifo_w12_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d1_A_shiftReg' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/fifo_w12_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d1_A_shiftReg' (63#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/fifo_w12_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d1_A' (64#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/fifo_w12_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d6_A' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/fifo_w8_d6_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d6_A_shiftReg' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/fifo_w8_d6_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d6_A_shiftReg' (65#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/fifo_w8_d6_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d6_A' (66#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/fifo_w8_d6_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/fifo_w8_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A_shiftReg' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/fifo_w8_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A_shiftReg' (67#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/fifo_w8_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A' (68#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/fifo_w8_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_threshopcA' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_threshopcA.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_threshopcA_shiftReg' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_threshopcA.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_threshopcA_shiftReg' (69#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_threshopcA.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_threshopcA' (70#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_threshopcA.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_CvtColoqcK' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_CvtColoqcK.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_CvtColoqcK_shiftReg' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_CvtColoqcK.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_CvtColoqcK_shiftReg' (71#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_CvtColoqcK.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_CvtColoqcK' (72#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_CvtColoqcK.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_DuplicarcU' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_DuplicarcU.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_DuplicarcU_shiftReg' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_DuplicarcU.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_DuplicarcU_shiftReg' (73#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_DuplicarcU.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_DuplicarcU' (74#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_DuplicarcU.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_Filter2sc4' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Filter2sc4.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_Filter2sc4_shiftReg' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Filter2sc4.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Filter2sc4_shiftReg' (75#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Filter2sc4.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_Filter2sc4' (76#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Filter2sc4.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_Filter2tde' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Filter2tde.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_Filter2tde_shiftReg' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Filter2tde.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Filter2tde_shiftReg' (77#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Filter2tde.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_Filter2tde' (78#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Filter2tde.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_AddWeigudo' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_AddWeigudo.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_AddWeigudo_shiftReg' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_AddWeigudo.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_AddWeigudo_shiftReg' (79#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_AddWeigudo.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_AddWeigudo' (80#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_AddWeigudo.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_CvtColovdy' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_CvtColovdy.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_CvtColovdy_shiftReg' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_CvtColovdy.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_CvtColovdy_shiftReg' (81#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_CvtColovdy.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_CvtColovdy' (82#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_CvtColovdy.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_Mat2AXIwdI' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Mat2AXIwdI.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_Mat2AXIwdI_shiftReg' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Mat2AXIwdI.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Mat2AXIwdI_shiftReg' (83#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Mat2AXIwdI.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_Mat2AXIwdI' (84#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Mat2AXIwdI.v:45]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (85#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_edge_detector_0_0' (86#1) [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ip/design_1_edge_detector_0_0/synth/design_1_edge_detector_0_0.v:57]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized92 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized92 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized92 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized92 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized92 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized53 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized53 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized87 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized87 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized87 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized87 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized87 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized2 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized1 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized94 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized94 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized94 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized94 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized94 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized90 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized90 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized90 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized90 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized90 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_5_viv__parameterized5 has unconnected port s_axis_c_tdata[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 528.234 ; gain = 249.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 528.234 ; gain = 249.957
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 522 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ip/design_1_edge_detector_0_0/constraints/edge_detector_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ip/design_1_edge_detector_0_0/constraints/edge_detector_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/design_1_edge_detector_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/design_1_edge_detector_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  FDE => FDRE: 38 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 846.516 ; gain = 1.086
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 846.516 ; gain = 568.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 846.516 ; gain = 568.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/design_1_edge_detector_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 846.516 ; gain = 568.238
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'edge_detector_AXILiteS_s_axi'
INFO: [Synth 8-5546] ROM "rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element t_V_6_reg_284_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AXIvideo2Mat.v:535]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element j_i_reg_208_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/CvtColor.v:332]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond3_fu_136_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_148_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_V_4_reg_125_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Duplicate.v:167]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_1087_reg[10:0]' into 'k_buf_0_val_3_addr_reg_1081_reg[10:0]' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102.v:291]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1093_reg[10:0]' into 'k_buf_0_val_3_addr_reg_1081_reg[10:0]' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102.v:307]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_4_addr_reg_1087_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102.v:291]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_5_addr_reg_1093_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102.v:307]
WARNING: [Synth 8-3936] Found unconnected internal register 'ImagLoc_x_reg_1044_reg' and it is trimmed from '12' to '11' bits. [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102.v:527]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_p2_i_i_reg_1054_reg' and it is trimmed from '12' to '11' bits. [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102.v:531]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond389_i_fu_278_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond388_i_fu_356_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_153_1_fu_324_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_318_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_V_2_reg_267_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102.v:511]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_1047_reg[10:0]' into 'k_buf_0_val_3_addr_reg_1041_reg[10:0]' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D.v:276]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1053_reg[10:0]' into 'k_buf_0_val_3_addr_reg_1041_reg[10:0]' [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D.v:292]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_4_addr_reg_1047_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D.v:276]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_5_addr_reg_1053_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D.v:292]
WARNING: [Synth 8-3936] Found unconnected internal register 'ImagLoc_x_reg_1004_reg' and it is trimmed from '12' to '11' bits. [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D.v:484]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_p2_i_i_reg_1014_reg' and it is trimmed from '12' to '11' bits. [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D.v:488]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond389_i_fu_268_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond388_i_fu_340_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_153_1_fu_314_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_fu_308_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_V_3_reg_257_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D.v:468]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter29_F2_2_reg_1085_reg' and it is trimmed from '12' to '8' bits. [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:969]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter28_F2_2_reg_1085_reg' and it is trimmed from '12' to '8' bits. [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:957]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_i_fu_229_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_241_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_396_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_8_i_fu_360_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_3_i_fu_330_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_i_i_fu_278_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Range1_all_zeros_1_fu_676_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_25_i_fu_671_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element t_V_5_reg_190_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:866]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_130_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_124_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_reg_113_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/thresholding.v:185]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_160_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_172_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element j_reg_149_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/CvtColor_1.v:183]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_200_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_212_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_last_V_fu_224_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_V_1_reg_184_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Mat2AXIvideo.v:490]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/fifo_w8_d6_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/fifo_w8_d6_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/fifo_w8_d6_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/fifo_w8_d6_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[4] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/fifo_w8_d6_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[5] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/fifo_w8_d6_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[6] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/fifo_w8_d6_A.v:36]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/fifo_w8_d6_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/fifo_w8_d6_A.v:87]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_threshopcA.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_threshopcA.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_threshopcA.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_threshopcA.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[4] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_threshopcA.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[5] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_threshopcA.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[6] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_threshopcA.v:36]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_threshopcA.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_threshopcA.v:87]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_CvtColoqcK.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_CvtColoqcK.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_CvtColoqcK.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_DuplicarcU.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_DuplicarcU.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_DuplicarcU.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Filter2sc4.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Filter2sc4.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Filter2sc4.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Filter2tde.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Filter2tde.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Filter2tde.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_AddWeigudo.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_AddWeigudo.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_AddWeigudo.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_CvtColovdy.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_CvtColovdy.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_CvtColovdy.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_CvtColovdy.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[4] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_CvtColovdy.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[5] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_CvtColovdy.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[6] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_CvtColovdy.v:36]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_CvtColovdy.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_CvtColovdy.v:87]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Mat2AXIwdI.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Mat2AXIwdI.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Mat2AXIwdI.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Mat2AXIwdI.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[4] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Mat2AXIwdI.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[5] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Mat2AXIwdI.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[6] was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Mat2AXIwdI.v:36]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Mat2AXIwdI.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Mat2AXIwdI.v:87]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'edge_detector_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:01:02 . Memory (MB): peak = 846.516 ; gain = 568.238
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'edge_detector_fadlbW:/edge_detector_ap_fadd_5_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'edge_detector_fadlbW:/edge_detector_ap_fadd_5_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'edge_detector_fadlbW:/edge_detector_ap_fadd_5_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'edge_detector_fadlbW:/edge_detector_ap_fadd_5_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'edge_detector_fmumb6:/edge_detector_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'edge_detector_fmumb6:/edge_detector_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'edge_detector_fmumb6:/edge_detector_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'edge_detector_fmumb6:/edge_detector_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'edge_detector_sitncg:/edge_detector_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'edge_detector_sitncg:/edge_detector_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'edge_detector_sitncg:/edge_detector_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'edge_detector_sitncg:/edge_detector_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'edge_detector_sitncg:/edge_detector_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'edge_detector_sitncg:/edge_detector_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'edge_detector_sitncg:/edge_detector_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'edge_detector_sitncg:/edge_detector_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'edge_detector_sitncg:/edge_detector_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'edge_detector_sitncg:/edge_detector_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'edge_detector_sitncg:/edge_detector_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'edge_detector_sitncg:/edge_detector_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'edge_detector_sitncg:/edge_detector_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'edge_detector_sitncg:/edge_detector_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'edge_detector_sitncg:/edge_detector_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized52) to 'edge_detector_sitncg:/edge_detector_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'edge_detector_sitncg:/edge_detector_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized29) to 'edge_detector_sitncg:/edge_detector_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'edge_detector_sitncg:/edge_detector_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized29) to 'edge_detector_sitncg:/edge_detector_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/AddWeighted_U0/edge_detector_fpeocq_U57/edge_detector_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/AddWeighted_U0/edge_detector_fpeocq_U57/edge_detector_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/AddWeighted_U0/edge_detector_fpeocq_U57/edge_detector_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/AddWeighted_U0/edge_detector_fpeocq_U57/edge_detector_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/AddWeighted_U0/edge_detector_fpeocq_U57/edge_detector_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/AddWeighted_U0/edge_detector_fpeocq_U57/edge_detector_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element t_V_6_reg_284_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AXIvideo2Mat.v:535]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_tmp_58_reg_377_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/CvtColor.v:347]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter3_tmp_58_reg_377_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/CvtColor.v:350]
WARNING: [Synth 8-6014] Unused sequential element tmp_59_reg_382_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/CvtColor.v:398]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter2_tmp_59_reg_382_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/CvtColor.v:348]
WARNING: [Synth 8-6014] Unused sequential element r_V_i_i_reg_387_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/CvtColor.v:204]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/CvtColor.v:204]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/CvtColor.v:204]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_macdEe.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/edge_detector_macdEe.v:26]
WARNING: [Synth 8-6014] Unused sequential element j_i_reg_208_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/CvtColor.v:332]
INFO: [Synth 8-5546] ROM "exitcond3_fu_136_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_148_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_V_4_reg_125_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Duplicate.v:167]
INFO: [Synth 8-5546] ROM "exitcond388_i_fu_356_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond389_i_fu_278_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_153_1_fu_324_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_318_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_V_2_reg_267_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D102.v:511]
INFO: [Synth 8-5546] ROM "exitcond389_i_fu_268_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond388_i_fu_340_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_fu_308_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_153_1_fu_314_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_V_3_reg_257_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Filter2D.v:468]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_i_fu_229_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_241_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_i_i_fu_278_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_8_i_fu_360_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_3_i_fu_330_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_396_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_25_i_fu_671_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Range1_all_zeros_1_fu_676_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element t_V_5_reg_190_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/AddWeighted.v:866]
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_130_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_124_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_reg_113_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/thresholding.v:185]
INFO: [Synth 8-5546] ROM "exitcond_fu_172_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_160_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element j_reg_149_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/CvtColor_1.v:183]
INFO: [Synth 8-5546] ROM "exitcond_fu_212_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_200_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_last_V_fu_224_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_V_1_reg_184_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/Mat2AXIvideo.v:490]
WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/fifo_w8_d6_A.v:87]
WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_threshopcA.v:87]
WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_CvtColovdy.v:87]
WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ipshared/d03b/hdl/verilog/start_for_Mat2AXIwdI.v:87]
INFO: [Synth 8-3886] merging instance 'inst/Filter2D_U0/k_buf_0_val_3_addr_reg_1041_reg[0]' (FDE) to 'inst/Filter2D_U0/tmp_41_reg_1036_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Filter2D_U0/k_buf_0_val_3_addr_reg_1041_reg[1]' (FDE) to 'inst/Filter2D_U0/tmp_41_reg_1036_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Filter2D_U0/ImagLoc_x_reg_1004_reg[0]' (FDE) to 'inst/Filter2D_U0/p_p2_i_i_reg_1014_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Filter2D102_U0/k_buf_0_val_3_addr_reg_1081_reg[0]' (FDE) to 'inst/Filter2D102_U0/tmp_22_reg_1076_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Filter2D102_U0/k_buf_0_val_3_addr_reg_1081_reg[1]' (FDE) to 'inst/Filter2D102_U0/tmp_22_reg_1076_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Filter2D102_U0/ImagLoc_x_reg_1044_reg[0]' (FDE) to 'inst/Filter2D102_U0/p_p2_i_i_reg_1054_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Filter2D_U0/row_assign_8_2_t_reg_990_reg[0]' (FDE) to 'inst/Filter2D_U0/tmp_35_reg_985_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Filter2D102_U0/row_assign_8_2_t_reg_1030_reg[0]' (FDE) to 'inst/Filter2D102_U0/tmp_8_reg_1020_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Filter2D102_U0/row_assign_8_1_t_reg_1025_reg[1]' (FDE) to 'inst/Filter2D102_U0/tmp_8_reg_1020_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Filter2D102_U0/tmp_28_reg_1129_reg[0] )
INFO: [Synth 8-3886] merging instance 'edge_detector_fadlbW:/edge_detector_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'edge_detector_fadlbW:/edge_detector_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[0]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[1]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[2]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[3]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[4]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[5]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[6]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[7]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[8]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[9]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[10]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[11]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[12]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[13]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[14]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[15]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[16]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[17]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[18]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[19]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[20]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[21]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[22]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[23]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[24]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[25]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[26]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[27]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[28]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[29]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[30]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[31]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[32]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[33]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[34]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[35]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[36]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[37]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[38]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[39]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[40]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[41]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[42]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[43]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[44]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[45]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[46]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[47]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[48]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[49]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[50]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[51]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[54]' (FDE) to 'inst/AddWeighted_U0/F2_reg_1046_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[59]' (FDE) to 'inst/AddWeighted_U0/tmp_reg_1026_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_reg_1026_reg[60]' (FDE) to 'inst/AddWeighted_U0/tmp_reg_1026_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[8]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[9]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[10]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[11]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[12]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[13]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[14]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[15]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[16]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[17]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[18]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[19]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[20]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[21]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[22]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[23]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[24]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[25]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[26]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[27]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[28]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[0]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[1]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[2]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[3]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[4]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[5]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[6]' (FDE) to 'inst/AddWeighted_U0/tmp_62_reg_1041_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\tmp_62_reg_1041_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_64_reg_1092_reg[0]' (FDE) to 'inst/AddWeighted_U0/p_Val2_s_reg_1064_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_64_reg_1092_reg[4]' (FDE) to 'inst/AddWeighted_U0/p_Val2_s_reg_1064_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_64_reg_1092_reg[2]' (FDE) to 'inst/AddWeighted_U0/p_Val2_s_reg_1064_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_64_reg_1092_reg[6]' (FDE) to 'inst/AddWeighted_U0/p_Val2_s_reg_1064_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_64_reg_1092_reg[1]' (FDE) to 'inst/AddWeighted_U0/p_Val2_s_reg_1064_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_64_reg_1092_reg[5]' (FDE) to 'inst/AddWeighted_U0/p_Val2_s_reg_1064_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/AddWeighted_U0/tmp_64_reg_1092_reg[3]' (FDE) to 'inst/AddWeighted_U0/p_Val2_s_reg_1064_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\tmp_24_i_reg_1139_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Filter2D102_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Filter2D_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Duplicate_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CvtColor_1_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\thresholding_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_proc232_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Block_proc232_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CvtColor_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\srcImg_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\srcImg_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\srcImg_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\srcImg_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXIvideo2Mat_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Mat2AXIvideo_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\edge_detector_AXILiteS_s_axi_U/rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\p_Val2_s_reg_1064_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\srcImg_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\srcImg_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\srcImg_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\srcImg_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\ap_reg_pp0_iter28_tmp_64_reg_1092_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\srcImg_rows_V_c20_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\srcImg_rows_V_c20_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\srcImg_cols_V_c21_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\srcImg_cols_V_c21_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\AXIvideo2Mat_U0/img_cols_V_read_reg_484_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXIvideo2Mat_U0/img_cols_V_read_reg_484_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\ap_reg_pp0_iter28_tmp_64_reg_1092_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\srcImg_rows_V_c20_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\srcImg_rows_V_c20_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\srcImg_cols_V_c21_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\srcImg_cols_V_c21_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\CvtColor_U0/p_src_cols_V_read_reg_344_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CvtColor_U0/p_src_cols_V_read_reg_344_reg[11] )
WARNING: [Synth 8-3332] Sequential element (edge_detector_AXILiteS_s_axi_U/rdata_reg[31]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/ap_done_reg_reg) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/img_cols_V_read_reg_484_reg[10]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/img_cols_V_read_reg_484_reg[11]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/ap_done_reg_reg) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[28]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[27]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[26]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[25]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[24]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[23]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[22]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[21]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[20]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[19]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[18]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[17]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[16]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[15]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[14]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[13]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[12]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[11]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[10]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[9]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[8]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[7]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[6]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[5]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[4]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[3]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[2]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[1]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/r_V_1_reg_397_reg[0]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/p_src_cols_V_read_reg_344_reg[10]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/p_src_cols_V_read_reg_344_reg[11]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (Duplicate_U0/ap_done_reg_reg) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (Filter2D102_U0/ap_done_reg_reg) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (Filter2D_U0/ap_done_reg_reg) is unused and will be removed from module edge_detector.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized3.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module AddWeighted.
WARNING: [Synth 8-3332] Sequential element (tmp_62_reg_1041_reg[7]) is unused and will be removed from module AddWeighted.
WARNING: [Synth 8-3332] Sequential element (p_Val2_s_reg_1064_reg[7]) is unused and will be removed from module AddWeighted.
WARNING: [Synth 8-3332] Sequential element (ap_reg_pp0_iter28_tmp_64_reg_1092_reg[7]) is unused and will be removed from module AddWeighted.
WARNING: [Synth 8-3332] Sequential element (thresholding_U0/ap_done_reg_reg) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/ap_done_reg_reg) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (Mat2AXIvideo_U0/ap_done_reg_reg) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (srcImg_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][3]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (srcImg_rows_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (srcImg_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][7]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (srcImg_cols_V_c_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (srcImg_rows_V_c20_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][3]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (srcImg_rows_V_c20_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (srcImg_cols_V_c21_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][7]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (srcImg_cols_V_c21_U/U_fifo_w12_d1_A_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (Block_proc232_U0/ap_done_reg_reg) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (Block_proc232_U0/ap_CS_fsm_reg[0]) is unused and will be removed from module edge_detector.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/edge_detector_sitncg_U55/\din0_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/edge_detector_sitncg_U56/\din0_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AddWeighted_U0/edge_detector_fmumb6_U53/\din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/edge_detector_fmumb6_U53/\din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AddWeighted_U0/edge_detector_fmumb6_U54/\din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/edge_detector_fmumb6_U54/\din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/edge_detector_fadlbW_U52/\din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\p_Val2_s_reg_1064_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/edge_detector_sitncg_U55/\edge_detector_ap_sitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/edge_detector_sitncg_U56/\edge_detector_ap_sitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/edge_detector_fadlbW_U52/\edge_detector_ap_fadd_5_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\ap_reg_pp0_iter28_p_Val2_s_reg_1064_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/edge_detector_sitncg_U55/\edge_detector_ap_sitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/edge_detector_sitncg_U56/\edge_detector_ap_sitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\ap_reg_pp0_iter28_p_Val2_s_reg_1064_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/edge_detector_sitncg_U55/\edge_detector_ap_sitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/edge_detector_sitncg_U56/\edge_detector_ap_sitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]) is unused and will be removed from module floating_point_v7_1_5_viv.
WARNING: [Synth 8-3332] Sequential element (din1_buf1_reg[23]) is unused and will be removed from module edge_detector_fadlbW.
WARNING: [Synth 8-3332] Sequential element (din1_buf1_reg[29]) is unused and will be removed from module edge_detector_fmumb6__1.
WARNING: [Synth 8-3332] Sequential element (din1_buf1_reg[22]) is unused and will be removed from module edge_detector_fmumb6__1.
WARNING: [Synth 8-3332] Sequential element (din1_buf1_reg[29]) is unused and will be removed from module edge_detector_fmumb6.
WARNING: [Synth 8-3332] Sequential element (din1_buf1_reg[22]) is unused and will be removed from module edge_detector_fmumb6.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized3__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.sign_op_reg) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (din0_buf1_reg[16]) is unused and will be removed from module edge_detector_sitncg__1.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.sign_op_reg) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized3.
WARNING: [Synth 8-3332] Sequential element (din0_buf1_reg[16]) is unused and will be removed from module edge_detector_sitncg.
WARNING: [Synth 8-3332] Sequential element (ap_reg_pp0_iter28_F2_2_reg_1085_reg[7]) is unused and will be removed from module AddWeighted.
WARNING: [Synth 8-3332] Sequential element (ap_reg_pp0_iter28_F2_2_reg_1085_reg[6]) is unused and will be removed from module AddWeighted.
WARNING: [Synth 8-3332] Sequential element (ap_reg_pp0_iter28_F2_2_reg_1085_reg[5]) is unused and will be removed from module AddWeighted.
WARNING: [Synth 8-3332] Sequential element (ap_reg_pp0_iter28_F2_2_reg_1085_reg[4]) is unused and will be removed from module AddWeighted.
WARNING: [Synth 8-3332] Sequential element (ap_reg_pp0_iter28_F2_2_reg_1085_reg[3]) is unused and will be removed from module AddWeighted.
WARNING: [Synth 8-3332] Sequential element (ap_reg_pp0_iter28_F2_2_reg_1085_reg[2]) is unused and will be removed from module AddWeighted.
WARNING: [Synth 8-3332] Sequential element (ap_reg_pp0_iter28_F2_2_reg_1085_reg[1]) is unused and will be removed from module AddWeighted.
WARNING: [Synth 8-3332] Sequential element (ap_reg_pp0_iter28_F2_2_reg_1085_reg[0]) is unused and will be removed from module AddWeighted.
WARNING: [Synth 8-3332] Sequential element (ap_reg_pp0_iter29_F2_2_reg_1085_reg[7]) is unused and will be removed from module AddWeighted.
WARNING: [Synth 8-3332] Sequential element (ap_reg_pp0_iter29_F2_2_reg_1085_reg[6]) is unused and will be removed from module AddWeighted.
WARNING: [Synth 8-3332] Sequential element (ap_reg_pp0_iter29_F2_2_reg_1085_reg[5]) is unused and will be removed from module AddWeighted.
WARNING: [Synth 8-3332] Sequential element (ap_reg_pp0_iter29_F2_2_reg_1085_reg[4]) is unused and will be removed from module AddWeighted.
WARNING: [Synth 8-3332] Sequential element (ap_reg_pp0_iter29_F2_2_reg_1085_reg[3]) is unused and will be removed from module AddWeighted.
WARNING: [Synth 8-3332] Sequential element (ap_reg_pp0_iter29_F2_2_reg_1085_reg[2]) is unused and will be removed from module AddWeighted.
WARNING: [Synth 8-3332] Sequential element (ap_reg_pp0_iter29_F2_2_reg_1085_reg[1]) is unused and will be removed from module AddWeighted.
WARNING: [Synth 8-3332] Sequential element (ap_reg_pp0_iter29_F2_2_reg_1085_reg[0]) is unused and will be removed from module AddWeighted.
WARNING: [Synth 8-3332] Sequential element (p_Val2_s_reg_1064_reg[0]) is unused and will be removed from module AddWeighted.
WARNING: [Synth 8-3332] Sequential element (ap_reg_pp0_iter28_p_Val2_s_reg_1064_reg[0]) is unused and will be removed from module AddWeighted.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:20 . Memory (MB): peak = 846.516 ; gain = 568.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:36 . Memory (MB): peak = 997.230 ; gain = 718.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:38 . Memory (MB): peak = 1017.449 ; gain = 739.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (AddWeighted_U0/edge_detector_fmumb6_U53/din0_buf1_reg[31]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (AddWeighted_U0/edge_detector_fmumb6_U54/din0_buf1_reg[31]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (AddWeighted_U0/edge_detector_sitncg_U55/dout_r_reg[31]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (AddWeighted_U0/edge_detector_sitncg_U56/dout_r_reg[31]) is unused and will be removed from module edge_detector.
WARNING: [Synth 8-3332] Sequential element (AddWeighted_U0/tmp_39_i_reg_983_reg[31]) is unused and will be removed from module edge_detector.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance inst/Filter2D102_U0/k_buf_0_val_3_U/Filter2D102_k_bufeOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Filter2D102_U0/k_buf_0_val_4_U/Filter2D102_k_bufeOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Filter2D102_U0/k_buf_0_val_5_U/Filter2D102_k_bufeOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Filter2D_U0/k_buf_0_val_3_U/Filter2D102_k_bufeOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Filter2D_U0/k_buf_0_val_4_U/Filter2D102_k_bufeOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Filter2D_U0/k_buf_0_val_5_U/Filter2D102_k_bufeOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:42 . Memory (MB): peak = 1053.125 ; gain = 774.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:43 . Memory (MB): peak = 1053.125 ; gain = 774.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:43 . Memory (MB): peak = 1053.125 ; gain = 774.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:45 . Memory (MB): peak = 1053.125 ; gain = 774.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:45 . Memory (MB): peak = 1053.125 ; gain = 774.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:45 . Memory (MB): peak = 1053.125 ; gain = 774.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:45 . Memory (MB): peak = 1053.125 ; gain = 774.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    82|
|2     |DSP48E1   |     2|
|3     |DSP48E1_1 |     2|
|4     |DSP48E1_2 |     2|
|5     |DSP48E1_3 |     2|
|6     |DSP48E1_4 |     2|
|7     |DSP48E1_5 |     1|
|8     |DSP48E1_6 |     1|
|9     |DSP48E1_7 |     1|
|10    |LUT1      |   132|
|11    |LUT2      |   345|
|12    |LUT3      |   760|
|13    |LUT4      |   500|
|14    |LUT5      |   575|
|15    |LUT6      |   893|
|16    |MUXCY     |   298|
|17    |MUXF7     |     6|
|18    |RAMB18E1  |     6|
|19    |SRL16E    |    15|
|20    |XORCY     |   162|
|21    |FDE       |    38|
|22    |FDRE      |  2995|
|23    |FDSE      |    92|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:45 . Memory (MB): peak = 1053.125 ; gain = 774.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 489 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:01:29 . Memory (MB): peak = 1053.125 ; gain = 456.566
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:45 . Memory (MB): peak = 1053.125 ; gain = 774.848
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 605 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 121 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 83 instances
  FDE => FDRE: 38 instances

INFO: [Common 17-83] Releasing license: Synthesis
469 Infos, 321 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:50 . Memory (MB): peak = 1053.125 ; gain = 786.500
INFO: [Common 17-1381] The checkpoint 'F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/design_1_edge_detector_0_0_synth_1/design_1_edge_detector_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP f:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.srcs/sources_1/bd/design_1/ip/design_1_edge_detector_0_0/design_1_edge_detector_0_0.xci
INFO: [Coretcl 2-1174] Renamed 378 cell refs.
INFO: [Common 17-1381] The checkpoint 'F:/ax7020/2017/course_s3_hls/vivado/10_edge_detector/edge_detector.runs/design_1_edge_detector_0_0_synth_1/design_1_edge_detector_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_edge_detector_0_0_utilization_synth.rpt -pb design_1_edge_detector_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1053.125 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Sep 21 16:40:21 2018...
