# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:19 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins[30] ins[31] ins[32] ins[33] ins[34] \
 ins[35] ins[36] ins[37] ins[38] ins[39] ins[40] ins[41] ins[42] ins[43] \
 ins[44] ins[45] ins[46] ins[47] ins[48] ins[49] ins[50] ins[51] ins[52] \
 ins[53] ins[54] ins[55] ins[56] ins[57] ins[58] ins[59] ins[60] ins[61] \
 ins[62] ins[63] ins[64] ins[65] ins[66] ins[67] ins[68] ins[69] ins[70] \
 ins[71] ins_valid[0] ins_valid[1] ins_valid[2] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] outs[0] outs[1] outs[2] \
 outs[3] outs[4] outs[5] outs[6] outs[7] outs[8] outs[9] outs[10] outs[11] \
 outs[12] outs[13] outs[14] outs[15] outs[16] outs[17] outs[18] outs[19] \
 outs[20] outs[21] outs[22] outs[23] outs_valid index[0] index[1] \
 index_valid

.latch       n222 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n227 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n232 control.tehb.dataReg[0]  0
.latch       n237 control.tehb.dataReg[1]  0
.latch       n242 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n127
01 1
.names control.tehb.control.fullReg new_n127 ins_ready[1]
01 1
.names ins_valid[0] new_n127 new_n129
00 1
.names ins_valid[2] new_n129 new_n130
11 1
.names control.tehb.control.fullReg new_n130 ins_ready[2]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n132
11 1
.names ins_ready[2] new_n132 index[1]
00 0
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n134
11 1
.names ins_ready[1] new_n134 index[0]
00 0
.names ins[0] index[0] new_n136
10 1
.names ins[24] index[0] new_n137
11 1
.names new_n136 new_n137 new_n138
00 1
.names index[1] new_n138 new_n139
00 1
.names index[1] index[0] new_n140
10 1
.names ins[48] new_n140 new_n141
11 1
.names new_n139 new_n141 outs[0]
00 0
.names ins[1] index[0] new_n143
10 1
.names ins[25] index[0] new_n144
11 1
.names new_n143 new_n144 new_n145
00 1
.names index[1] new_n145 new_n146
00 1
.names ins[49] new_n140 new_n147
11 1
.names new_n146 new_n147 outs[1]
00 0
.names ins[2] index[0] new_n149
10 1
.names ins[26] index[0] new_n150
11 1
.names new_n149 new_n150 new_n151
00 1
.names index[1] new_n151 new_n152
00 1
.names ins[50] new_n140 new_n153
11 1
.names new_n152 new_n153 outs[2]
00 0
.names ins[3] index[0] new_n155
10 1
.names ins[27] index[0] new_n156
11 1
.names new_n155 new_n156 new_n157
00 1
.names index[1] new_n157 new_n158
00 1
.names ins[51] new_n140 new_n159
11 1
.names new_n158 new_n159 outs[3]
00 0
.names ins[4] index[0] new_n161
10 1
.names ins[28] index[0] new_n162
11 1
.names new_n161 new_n162 new_n163
00 1
.names index[1] new_n163 new_n164
00 1
.names ins[52] new_n140 new_n165
11 1
.names new_n164 new_n165 outs[4]
00 0
.names ins[5] index[0] new_n167
10 1
.names ins[29] index[0] new_n168
11 1
.names new_n167 new_n168 new_n169
00 1
.names index[1] new_n169 new_n170
00 1
.names ins[53] new_n140 new_n171
11 1
.names new_n170 new_n171 outs[5]
00 0
.names ins[6] index[0] new_n173
10 1
.names ins[30] index[0] new_n174
11 1
.names new_n173 new_n174 new_n175
00 1
.names index[1] new_n175 new_n176
00 1
.names ins[54] new_n140 new_n177
11 1
.names new_n176 new_n177 outs[6]
00 0
.names ins[7] index[0] new_n179
10 1
.names ins[31] index[0] new_n180
11 1
.names new_n179 new_n180 new_n181
00 1
.names index[1] new_n181 new_n182
00 1
.names ins[55] new_n140 new_n183
11 1
.names new_n182 new_n183 outs[7]
00 0
.names ins[8] index[0] new_n185
10 1
.names ins[32] index[0] new_n186
11 1
.names new_n185 new_n186 new_n187
00 1
.names index[1] new_n187 new_n188
00 1
.names ins[56] new_n140 new_n189
11 1
.names new_n188 new_n189 outs[8]
00 0
.names ins[9] index[0] new_n191
10 1
.names ins[33] index[0] new_n192
11 1
.names new_n191 new_n192 new_n193
00 1
.names index[1] new_n193 new_n194
00 1
.names ins[57] new_n140 new_n195
11 1
.names new_n194 new_n195 outs[9]
00 0
.names ins[10] index[0] new_n197
10 1
.names ins[34] index[0] new_n198
11 1
.names new_n197 new_n198 new_n199
00 1
.names index[1] new_n199 new_n200
00 1
.names ins[58] new_n140 new_n201
11 1
.names new_n200 new_n201 outs[10]
00 0
.names ins[11] index[0] new_n203
10 1
.names ins[35] index[0] new_n204
11 1
.names new_n203 new_n204 new_n205
00 1
.names index[1] new_n205 new_n206
00 1
.names ins[59] new_n140 new_n207
11 1
.names new_n206 new_n207 outs[11]
00 0
.names ins[12] index[0] new_n209
10 1
.names ins[36] index[0] new_n210
11 1
.names new_n209 new_n210 new_n211
00 1
.names index[1] new_n211 new_n212
00 1
.names ins[60] new_n140 new_n213
11 1
.names new_n212 new_n213 outs[12]
00 0
.names ins[13] index[0] new_n215
10 1
.names ins[37] index[0] new_n216
11 1
.names new_n215 new_n216 new_n217
00 1
.names index[1] new_n217 new_n218
00 1
.names ins[61] new_n140 new_n219
11 1
.names new_n218 new_n219 outs[13]
00 0
.names ins[14] index[0] new_n221
10 1
.names ins[38] index[0] new_n222_1
11 1
.names new_n221 new_n222_1 new_n223
00 1
.names index[1] new_n223 new_n224
00 1
.names ins[62] new_n140 new_n225
11 1
.names new_n224 new_n225 outs[14]
00 0
.names ins[15] index[0] new_n227_1
10 1
.names ins[39] index[0] new_n228
11 1
.names new_n227_1 new_n228 new_n229
00 1
.names index[1] new_n229 new_n230
00 1
.names ins[63] new_n140 new_n231
11 1
.names new_n230 new_n231 outs[15]
00 0
.names ins[64] new_n140 new_n233
11 1
.names ins[16] index[0] new_n234
10 1
.names ins[40] index[0] new_n235
11 1
.names new_n234 new_n235 new_n236
00 1
.names index[1] new_n236 new_n237_1
00 1
.names new_n233 new_n237_1 outs[16]
00 0
.names ins[65] new_n140 new_n239
11 1
.names ins[17] index[0] new_n240
10 1
.names ins[41] index[0] new_n241
11 1
.names new_n240 new_n241 new_n242_1
00 1
.names index[1] new_n242_1 new_n243
00 1
.names new_n239 new_n243 outs[17]
00 0
.names ins[66] new_n140 new_n245
11 1
.names ins[18] index[0] new_n246
10 1
.names ins[42] index[0] new_n247
11 1
.names new_n246 new_n247 new_n248
00 1
.names index[1] new_n248 new_n249
00 1
.names new_n245 new_n249 outs[18]
00 0
.names ins[67] new_n140 new_n251
11 1
.names ins[19] index[0] new_n252
10 1
.names ins[43] index[0] new_n253
11 1
.names new_n252 new_n253 new_n254
00 1
.names index[1] new_n254 new_n255
00 1
.names new_n251 new_n255 outs[19]
00 0
.names ins[68] new_n140 new_n257
11 1
.names ins[20] index[0] new_n258
10 1
.names ins[44] index[0] new_n259
11 1
.names new_n258 new_n259 new_n260
00 1
.names index[1] new_n260 new_n261
00 1
.names new_n257 new_n261 outs[20]
00 0
.names ins[69] new_n140 new_n263
11 1
.names ins[21] index[0] new_n264
10 1
.names ins[45] index[0] new_n265
11 1
.names new_n264 new_n265 new_n266
00 1
.names index[1] new_n266 new_n267
00 1
.names new_n263 new_n267 outs[21]
00 0
.names ins[70] new_n140 new_n269
11 1
.names ins[22] index[0] new_n270
10 1
.names ins[46] index[0] new_n271
11 1
.names new_n270 new_n271 new_n272
00 1
.names index[1] new_n272 new_n273
00 1
.names new_n269 new_n273 outs[22]
00 0
.names ins[71] new_n140 new_n275
11 1
.names ins[23] index[0] new_n276
10 1
.names ins[47] index[0] new_n277
11 1
.names new_n276 new_n277 new_n278
00 1
.names index[1] new_n278 new_n279
00 1
.names new_n275 new_n279 outs[23]
00 0
.names new_n129 new_n130 new_n281
00 1
.names new_n130 new_n281 new_n282
00 1
.names control.tehb.control.fullReg new_n282 new_n283
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n283 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n283 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n286
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n287
01 1
.names new_n286 new_n287 new_n288
00 1
.names rst new_n288 new_n289
00 1
.names new_n283 new_n289 n242
01 1
.names new_n286 n242 n222
01 0
.names new_n287 n242 n227
01 0
.names control.tehb.control.fullReg new_n288 new_n293
00 1
.names new_n282 new_n293 new_n294
01 1
.names control.tehb.dataReg[0] new_n294 new_n295
10 1
.names new_n127 new_n294 new_n296
11 1
.names new_n295 new_n296 new_n297
00 1
.names rst new_n297 n232
00 1
.names control.tehb.dataReg[1] new_n294 new_n299
10 1
.names new_n130 new_n294 new_n300
11 1
.names new_n299 new_n300 new_n301
00 1
.names rst new_n301 n237
00 1
.end
