NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v2.sv","mvau_stream_tb_v2.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v2.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Groups","Group"],["Signals","Signal"],["Testbench","Testbench"]],[[1,0,1,"Testbench","Testbench"],[2,0,3,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv","mvau_stream_tb_v2.sv"],[3,0,1,"Signals","Signals"],[4,0,2,"rst_n","rst_n"],[5,0,2,"out_v","out_v"],[6,0,2,"out","out"],[7,0,2,"out_packed","out_packed"],[8,0,2,"in_v","in_v"],[9,0,2,"weights","weights"],[10,0,2,"in_wgt","in_wgt"],[11,0,2,"in_mat","in_mat"],[12,0,2,"in_act","in_act"],[13,0,2,"mvau_beh","mvau_beh"],[14,0,1,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[15,0,0,"CLK_GEN","CLK_GEN"],[16,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[17,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[18,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"]]);