;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @10, @2
	SUB @10, @2
	SUB @21, -6
	MOV -17, <-20
	SUB @121, 103
	MOV 1, <20
	SUB @121, 103
	SUB @21, -6
	MOV -1, <-20
	ADD 210, @60
	MOV -17, <-20
	ADD 12, @-10
	CMP @121, 103
	JMN -1, @-20
	SLT 721, 6
	SLT @10, 2
	JMZ -17, @-20
	ADD 210, @60
	SUB @121, 103
	SUB @21, -6
	SPL <127, #106
	SLT #0, -19
	SUB @21, -6
	SUB @121, 103
	SUB @121, 103
	JMN -1, @-20
	SUB 290, @61
	SUB @121, 103
	SPL @300, 91
	MOV -17, <-20
	JMZ -17, @-20
	MOV -17, <-20
	MOV 101, <20
	MOV 0, @0
	DJN 0, #20
	ADD 30, 9
	SUB 10, 0
	SPL @300, 91
	SPL <10, 5
	SPL @300, 90
	MOV -1, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
