-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             dirren@lapsrv6.epfl.ch                              
-- Generated date:           Wed Mar 08 15:22:28 CET 2023                        

Solution Settings: main.v2
  Current state: schedule
  Project: Catapult_example
  
  Design Input Files Specified
    $PROJECT_HOME/Catapult_example/example.cpp
      $MGC_HOME/shared/include/ac_std_float.h
        $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_fixed.h
            $MGC_HOME/shared/include/ac_int.h
      $MGC_HOME/shared/include/ac_channel.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /main/core                          2       1          2            1  0          
    Design Total:                       2       1          2            1  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising  5.000             20.00    0.000000 /main/core               
    
  I/O Data Ranges
    Port                 Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    -------------------- ---- -------- --------- --------- ------- -------- --------
    clk                  IN   Unsigned         1                                     
    rst                  IN   Unsigned         1                                     
    return:rsc.dat       OUT  Unsigned        32                                     
    return:rsc.triosy.lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /main/return:rsc
      Memory Component: ccs_out                      Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable     Indices Phys Memory Address     
      ------------ ------- -----------------------
      /main/return    0:31 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    Unable to generate report: can't read "hash_by_LOC(3adc7a75-fed8-477a-882a-7bbf3479c4ca-1100)": no such variable

    Multi-Cycle (Combinational) Component Usage
      Instance Component Name Delay 
      -------- -------------- -----
      
    Loops
      Process    Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
      ---------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
      /main/core core:rlp           Infinite       1            3  15.00 ns                       
      /main/core  main              Infinite       2            2  10.00 ns                       
      
    Loop Execution Profile
      Process    Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
      ---------- ---------------- ------------ -------------------------- ----------------- --------
      /main/core core:rlp                   1                       33.33                2           
      /main/core  main                      2                       66.67                2           
      
    End of Report
