// Seed: 875480197
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  inout id_4;
  inout id_3;
  output id_2;
  output id_1;
  logic id_6, id_7 = 1;
endmodule
