// Seed: 2018716258
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  module_2 modCall_1 ();
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input tri1 id_5
);
  assign id_3 = id_0;
  tri0 id_7 = 1;
  initial id_7 = 1'b0 ? id_0 : 1;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
endmodule
module module_2;
  wire id_1;
  wire id_2;
  wire id_3, id_4;
endmodule
