//! **************************************************************************
// Written by: Map P.20131013 on Thu Dec 01 13:11:30 2016
//! **************************************************************************

SCHEMATIC START;
COMP "ov7670_sioc" LOCATE = SITE "V8" LEVEL 1;
COMP "ov7670_siod" LOCATE = SITE "W8" LEVEL 1;
COMP "ov7670_vsync" LOCATE = SITE "V9" LEVEL 1;
COMP "clk100" LOCATE = SITE "Y9" LEVEL 1;
COMP "ov7670_pclk" LOCATE = SITE "W10" LEVEL 1;
PIN ov7670_pclk_pin<0> = BEL "ov7670_pclk" PINNAME PAD;
PIN "ov7670_pclk_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "vga_vsync" LOCATE = SITE "Y19" LEVEL 1;
COMP "vga_r<1>" LOCATE = SITE "U20" LEVEL 1;
COMP "vga_r<2>" LOCATE = SITE "V19" LEVEL 1;
COMP "vga_r<3>" LOCATE = SITE "V18" LEVEL 1;
COMP "vga_r<0>" LOCATE = SITE "V20" LEVEL 1;
COMP "btnc" LOCATE = SITE "P16" LEVEL 1;
COMP "btnl" LOCATE = SITE "N15" LEVEL 1;
COMP "btnr" LOCATE = SITE "R18" LEVEL 1;
COMP "vga_hsync" LOCATE = SITE "AA19" LEVEL 1;
COMP "vga_b<1>" LOCATE = SITE "Y20" LEVEL 1;
COMP "vga_b<2>" LOCATE = SITE "AB20" LEVEL 1;
COMP "vga_b<3>" LOCATE = SITE "AB19" LEVEL 1;
COMP "vga_b<0>" LOCATE = SITE "Y21" LEVEL 1;
COMP "vsyncLed" LOCATE = SITE "T21" LEVEL 1;
COMP "ov7670_reset" LOCATE = SITE "AB11" LEVEL 1;
COMP "vga_g<1>" LOCATE = SITE "AA22" LEVEL 1;
COMP "vga_g<2>" LOCATE = SITE "AB21" LEVEL 1;
COMP "vga_g<3>" LOCATE = SITE "AA21" LEVEL 1;
COMP "vga_g<0>" LOCATE = SITE "AB22" LEVEL 1;
COMP "config_finished" LOCATE = SITE "T22" LEVEL 1;
COMP "ov7670_pwdn" LOCATE = SITE "Y11" LEVEL 1;
COMP "ov7670_xclk" LOCATE = SITE "W11" LEVEL 1;
COMP "ov7670_data<0>" LOCATE = SITE "AA11" LEVEL 1;
COMP "ov7670_data<4>" LOCATE = SITE "AA9" LEVEL 1;
COMP "ov7670_data<3>" LOCATE = SITE "AB9" LEVEL 1;
COMP "ov7670_data<2>" LOCATE = SITE "Y10" LEVEL 1;
COMP "ov7670_data<1>" LOCATE = SITE "AB10" LEVEL 1;
COMP "ov7670_data<7>" LOCATE = SITE "V12" LEVEL 1;
COMP "ov7670_data<6>" LOCATE = SITE "W12" LEVEL 1;
COMP "ov7670_data<5>" LOCATE = SITE "AA8" LEVEL 1;
COMP "ov7670_href" LOCATE = SITE "V10" LEVEL 1;
PIN Inst_window/Maddsub_weights[8][4]_GND_42_o_MuLt_14_OUT_pins<117> = BEL
        "Inst_window/Maddsub_weights[8][4]_GND_42_o_MuLt_14_OUT" PINNAME CLK;
PIN Inst_window/Maddsub_weights[7][4]_GND_42_o_MuLt_13_OUT_pins<117> = BEL
        "Inst_window/Maddsub_weights[7][4]_GND_42_o_MuLt_13_OUT" PINNAME CLK;
PIN Inst_window/Maddsub_weights[6][4]_GND_42_o_MuLt_12_OUT_pins<117> = BEL
        "Inst_window/Maddsub_weights[6][4]_GND_42_o_MuLt_12_OUT" PINNAME CLK;
PIN Inst_window/Maddsub_weights[5][4]_GND_42_o_MuLt_11_OUT_pins<117> = BEL
        "Inst_window/Maddsub_weights[5][4]_GND_42_o_MuLt_11_OUT" PINNAME CLK;
PIN Inst_window/Maddsub_weights[4][4]_GND_42_o_MuLt_10_OUT_pins<117> = BEL
        "Inst_window/Maddsub_weights[4][4]_GND_42_o_MuLt_10_OUT" PINNAME CLK;
PIN Inst_window/Maddsub_weights[3][4]_GND_42_o_MuLt_9_OUT_pins<117> = BEL
        "Inst_window/Maddsub_weights[3][4]_GND_42_o_MuLt_9_OUT" PINNAME CLK;
PIN Inst_window/Maddsub_weights[2][4]_GND_42_o_MuLt_8_OUT_pins<117> = BEL
        "Inst_window/Maddsub_weights[2][4]_GND_42_o_MuLt_8_OUT" PINNAME CLK;
PIN Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT_pins<117> = BEL
        "Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT" PINNAME CLK;
PIN Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT_pins<117> = BEL
        "Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT" PINNAME CLK;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_pins<33>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKBWRCLK;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
TIMEGRP inst_vga_pll_clkout1 = BEL "Inst_debounce/o" BEL "Inst_debounce/c_0"
        BEL "Inst_debounce/c_1" BEL "Inst_debounce/c_2" BEL
        "Inst_debounce/c_3" BEL "Inst_debounce/c_4" BEL "Inst_debounce/c_5"
        BEL "Inst_debounce/c_6" BEL "Inst_debounce/c_7" BEL
        "Inst_debounce/c_8" BEL "Inst_debounce/c_9" BEL "Inst_debounce/c_10"
        BEL "Inst_debounce/c_11" BEL "Inst_debounce/c_12" BEL
        "Inst_debounce/c_13" BEL "Inst_debounce/c_14" BEL "Inst_debounce/c_15"
        BEL "Inst_debounce/c_16" BEL "Inst_debounce/c_17" BEL
        "Inst_debounce/c_18" BEL "Inst_debounce/c_19" BEL "Inst_debounce/c_20"
        BEL "Inst_debounce/c_21" BEL "Inst_debounce/c_22" BEL
        "Inst_debounce/c_23" BEL "inst_vga_pll/clkout2_buf" BEL
        "Inst_VGA/Vcnt_9" BEL "Inst_VGA/Vcnt_8" BEL "Inst_VGA/Vcnt_7" BEL
        "Inst_VGA/Vcnt_6" BEL "Inst_VGA/Vcnt_5" BEL "Inst_VGA/Vcnt_4" BEL
        "Inst_VGA/Vcnt_3" BEL "Inst_VGA/Vcnt_2" BEL "Inst_VGA/Vcnt_1" BEL
        "Inst_VGA/Vcnt_0" BEL "Inst_VGA/Hcnt_9" BEL "Inst_VGA/Hcnt_8" BEL
        "Inst_VGA/Hcnt_7" BEL "Inst_VGA/Hcnt_6" BEL "Inst_VGA/Hcnt_5" BEL
        "Inst_VGA/Hcnt_4" BEL "Inst_VGA/Hcnt_3" BEL "Inst_VGA/Hcnt_2" BEL
        "Inst_VGA/Hcnt_1" BEL "Inst_VGA/Hcnt_0" BEL
        "Inst_Address_Generator/val_18" BEL "Inst_Address_Generator/val_17"
        BEL "Inst_Address_Generator/val_16" BEL
        "Inst_Address_Generator/val_15" BEL "Inst_Address_Generator/val_14"
        BEL "Inst_Address_Generator/val_13" BEL
        "Inst_Address_Generator/val_12" BEL "Inst_Address_Generator/val_11"
        BEL "Inst_Address_Generator/val_10" BEL "Inst_Address_Generator/val_9"
        BEL "Inst_Address_Generator/val_8" BEL "Inst_Address_Generator/val_7"
        BEL "Inst_Address_Generator/val_6" BEL "Inst_Address_Generator/val_5"
        BEL "Inst_Address_Generator/val_4" BEL "Inst_Address_Generator/val_3"
        BEL "Inst_Address_Generator/val_2" BEL "Inst_Address_Generator/val_1"
        BEL "Inst_Address_Generator/val_0" PIN
        "Inst_window/Maddsub_weights[8][4]_GND_42_o_MuLt_14_OUT_pins<117>" PIN
        "Inst_window/Maddsub_weights[7][4]_GND_42_o_MuLt_13_OUT_pins<117>" PIN
        "Inst_window/Maddsub_weights[6][4]_GND_42_o_MuLt_12_OUT_pins<117>" PIN
        "Inst_window/Maddsub_weights[5][4]_GND_42_o_MuLt_11_OUT_pins<117>" PIN
        "Inst_window/Maddsub_weights[4][4]_GND_42_o_MuLt_10_OUT_pins<117>" PIN
        "Inst_window/Maddsub_weights[3][4]_GND_42_o_MuLt_9_OUT_pins<117>" PIN
        "Inst_window/Maddsub_weights[2][4]_GND_42_o_MuLt_8_OUT_pins<117>" PIN
        "Inst_window/Maddsub_weights[1][4]_GND_42_o_MuLt_7_OUT_pins<117>" PIN
        "Inst_window/Mmult_weights[0][4]_GND_42_o_MuLt_6_OUT_pins<117>" BEL
        "Inst_window/fifo2/DffOutputReg/q_8" BEL
        "Inst_window/fifo2/DffOutputReg/q_9" BEL
        "Inst_window/fifo2/dffgenerate[635].DffInternal/q_8" BEL
        "Inst_window/fifo2/dffgenerate[635].DffInternal/q_9" BEL
        "Inst_window/fifo1/DffOutputReg/q_8" BEL
        "Inst_window/fifo1/DffOutputReg/q_9" BEL
        "Inst_window/fifo1/dffgenerate[635].DffInternal/q_8" BEL
        "Inst_window/fifo1/dffgenerate[635].DffInternal/q_9" BEL
        "Inst_window/pixOut_3" BEL "Inst_window/pixOut_2" BEL
        "Inst_window/pixOut_1" BEL "Inst_window/pixOut_0" BEL "Inst_VGA/Hsync"
        BEL "Inst_VGA/Vsync" BEL "Inst_VGA/activeArea" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_0" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_1" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_2" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_3" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_4" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_5" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_6" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_7" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_8" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_9" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_10" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_11" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_12" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_13" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_14" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_15" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_16" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_17" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_18" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_8_19" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/q_81" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_0" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_1" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_2" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_3" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_4" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_5" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_6" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_7" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_8" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_9" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_10" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_11" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_12" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_13" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_14" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_15" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_16" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_17" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_18" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_9_19" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/q_91" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_0" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_1" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_2" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_3" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_4" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_5" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_6" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_7" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_8" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_9" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_10" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_11" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_12" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_13" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_14" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_15" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_16" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_17" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_18" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/Mshreg_q_9_19" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/q_91" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_0" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_1" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_2" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_3" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_4" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_5" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_6" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_7" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_8" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_9" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_10" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_11" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_12" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_13" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_14" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_15" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_16" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_17" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_18" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/Mshreg_q_8_19" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/q_81" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift1" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift2" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift3" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift4" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift5" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift6" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift7" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift8" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift9" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift10" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift11" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift12" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift13" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift14" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift15" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift16" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift17" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift18" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift19" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift20" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift21" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift22" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift23" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift24" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift25" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift26" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift27" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift28" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift29" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift30" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift31" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift32" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift33" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift34" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift35" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift36" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift37" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift38" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift39" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift40" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift41" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift42" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift43" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift44" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift45" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift46" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift47" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift48" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift49" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift50" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift51" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift52" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift53" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift54" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift55" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift56" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift57" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift58" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift59" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift60" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift61" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift62" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift63" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift64" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift65" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift66" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift67" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift68" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift69" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift70" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift71" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift72" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift73" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift74" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift75" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift76" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift77" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift78" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift79" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift80" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift81" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift82" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift83" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift84" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift85" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift86" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift87" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift88" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift89" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift90" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift91" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift92" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift93" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift94" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift95" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift96" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift97" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift98" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift99" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift100" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift101" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift102" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift103" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift104" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift105" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift106" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift107" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift108" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift109" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift110" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift111" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift112" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift113" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift114" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift115" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift116" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift117" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift118" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift119" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift120" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift121" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift122" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift123" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift124" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift125" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift126" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift127" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift128" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift129" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift130" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift131" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift132" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift133" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift134" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift135" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift136" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift137" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift138" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift139" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift140" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift141" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift142" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift143" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift144" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift145" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift146" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift147" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift148" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift149" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift150" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift151" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift152" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift153" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift154" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift155" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift156" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift157" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift158" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift159" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift160" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift161" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift162" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift163" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift164" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift165" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift166" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift167" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift168" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift169" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift170" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift171" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift172" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift173" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift174" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift175" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift176" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift177" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift178" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift179" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift180" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift181" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift182" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift183" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift184" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift185" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift186" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift187" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift188" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift189" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift190" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift191" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift192" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift193" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift194" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift195" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift196" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift197" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift198" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift199" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift200" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift201" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift202" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift203" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift204" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift205" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift206" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift207" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift208" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift209" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift210" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift211" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift212" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift213" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift214" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift215" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift216" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift217" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift218" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift219" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift220" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift221" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift222" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift223" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift224" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift225" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift226" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift227" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift228" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift229" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift230" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift231" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift232" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift233" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift234" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift235" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift236" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift237" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift238" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift239" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift240" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift241" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift242" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift243" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift244" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift245" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift246" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift247" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift248" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift249" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift250" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift251" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift252" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift253" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift254" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift255" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift256" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift257" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift258" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift259" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift260" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift261" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift262" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift263" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift264" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift265" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift266" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift267" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift268" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift269" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift270" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift271" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift272" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift273" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift274" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift275" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift276" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift277" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift278" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift279" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift280" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift281" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift282" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift283" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift284" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift285" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift286" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift287" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift288" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift289" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift290" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift291" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift292" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift293" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift294" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift295" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift296" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift297" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift298" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift299" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift300" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift301" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift302" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift303" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift304" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift305" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift306" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift307" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift308" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift309" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift310" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift311" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift312" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift313" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift314" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift315" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift316" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift317" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift318" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift319" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift320" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift321" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift322" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift323" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift324" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift325" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift326" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift327" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift328" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift329" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift330" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift331" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift332" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift333" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift334" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift335" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift336" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift337" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift338" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift339" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift340" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift341" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift342" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift343" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift344" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift345" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift346" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift347" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift348" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift349" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift350" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift351" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift352" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift353" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift354" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift355" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift356" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift357" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift358" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift359" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift360" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift361" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift362" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift363" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift364" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift365" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift366" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift367" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift368" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift369" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift370" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift371" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift372" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift373" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift374" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift375" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift376" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift377" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift378" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift379" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift380" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift381" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift382" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift383" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift384" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift385" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift386" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift387" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift388" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift389" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift390" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift391" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift392" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift393" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift394" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift395" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift396" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift397" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift398" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift399" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift400" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift401" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift402" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift403" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift404" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift405" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift406" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift407" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift408" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift409" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift410" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift411" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift412" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift413" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift414" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift415" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift416" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift417" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift418" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift419" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift420" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift421" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift422" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift423" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift424" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift425" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift426" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift427" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift428" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift429" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift430" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift431" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift432" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift433" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift434" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift435" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift436" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift437" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift438" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift439" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift440" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift441" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift442" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift443" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift444" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift445" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift446" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift447" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift448" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift449" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift450" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift451" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift452" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift453" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift454" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift455" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift456" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift457" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift458" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift459" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift460" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift461" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift462" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift463" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift464" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift465" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift466" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift467" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift468" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift469" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift470" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift471" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift472" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift473" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift474" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift475" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift476" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift477" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift478" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift479" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift480" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift481" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift482" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift483" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift484" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift485" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift486" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift487" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift488" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift489" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift490" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift491" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift492" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift493" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift494" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift495" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift496" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift497" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift498" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift499" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift500" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift501" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift502" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift503" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift504" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift505" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift506" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift507" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift508" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift509" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift510" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift511" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift512" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift513" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift514" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift515" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift516" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift517" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift518" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift519" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift520" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift521" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift522" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift523" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift524" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift525" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift526" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift527" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift528" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift529" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift530" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift531" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift532" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift533" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift534" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift535" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift536" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift537" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift538" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift539" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift540" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift541" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift542" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift543" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift544" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift545" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift546" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift547" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift548" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift549" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift550" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift551" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift552" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift553" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift554" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift555" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift556" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift557" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift558" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift559" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift560" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift561" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift562" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift563" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift564" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift565" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift566" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift567" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift568" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift569" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift570" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift571" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift572" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift573" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift574" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift575" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift576" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift577" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift578" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift579" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift580" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift581" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift582" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift583" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift584" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift585" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift586" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift587" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift588" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift589" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift590" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift591" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift592" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift593" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift594" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift595" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift596" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift597" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift598" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift599" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift600" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift601" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift602" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift603" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift604" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift605" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift606" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift607" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift608" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift609" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift610" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift611" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift612" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift613" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift614" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift615" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift616" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift617" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift618" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift619" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift620" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift621" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift622" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift623" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift624" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift625" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift626" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift627" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift628" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift629" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift630" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift631" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift632" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift633" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift634" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift635" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift636" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount<7>_shift637" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/q_8" BEL
        "Inst_window/fifo1/dffgenerate[634].DffInternal/q_9" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/q_8" BEL
        "Inst_window/fifo2/dffgenerate[634].DffInternal/q_9" BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_6"
        BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_5"
        BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_4"
        BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3"
        BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2"
        BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1"
        BEL
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_pins<33>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "Inst_frame_buffer/fb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_pins<66>";
PIN Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT_pins<32> =
        BEL "Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT"
        PINNAME CLKARDCLK;
TIMEGRP inst_vga_pll_clkout0 = BEL "inst_vga_pll/clkout1_buf" BEL
        "Inst_ov7670_controller/Inst_i3c2/state_FSM_FFd2" BEL
        "Inst_ov7670_controller/Inst_i3c2/state_FSM_FFd3" BEL
        "Inst_ov7670_controller/Inst_i3c2/state_FSM_FFd1" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_scl" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount_6" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount_5" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount_4" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount_3" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount_2" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount_1" BEL
        "Inst_ov7670_controller/Inst_i3c2/bitcount_0" BEL
        "Inst_ov7670_controller/Inst_i3c2/pcnext_9" BEL
        "Inst_ov7670_controller/Inst_i3c2/pcnext_8" BEL
        "Inst_ov7670_controller/Inst_i3c2/pcnext_7" BEL
        "Inst_ov7670_controller/Inst_i3c2/pcnext_6" BEL
        "Inst_ov7670_controller/Inst_i3c2/pcnext_5" BEL
        "Inst_ov7670_controller/Inst_i3c2/pcnext_4" BEL
        "Inst_ov7670_controller/Inst_i3c2/pcnext_3" BEL
        "Inst_ov7670_controller/Inst_i3c2/pcnext_2" BEL
        "Inst_ov7670_controller/Inst_i3c2/pcnext_1" BEL
        "Inst_ov7670_controller/Inst_i3c2/pcnext_0" BEL
        "Inst_ov7670_controller/Inst_i3c2/skip" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_started" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_data_8" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_data_7" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_data_6" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_data_5" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_data_4" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_data_3" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_data_2" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_data_1" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_data_0" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_bits_left_3" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_bits_left_2" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_bits_left_1" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_bits_left_0" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_15" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_14" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_13" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_12" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_11" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_10" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_9" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_8" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_7" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_6" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_5" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_4" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_3" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_2" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_1" BEL
        "Inst_ov7670_controller/Inst_i3c2/delay_0" BEL
        "Inst_ov7670_controller/Inst_i3c2/outputs_0" BEL
        "Inst_ov7670_controller/Inst_i3c2/state[3]_clk_DFF_164" BEL
        "Inst_ov7670_controller/Inst_i3c2/ack_flag" BEL
        "Inst_ov7670_controller/sys_clk" BEL
        "Inst_ov7670_controller/Inst_i3c2/i2c_sda" PIN
        "Inst_ov7670_controller_Mram_address[9]_GND_49_o_wide_mux_0_OUT_pins<32>";
PIN inst_vga_pll/mmcm_adv_inst_pins<2> = BEL "inst_vga_pll/mmcm_adv_inst"
        PINNAME CLKIN1;
TIMEGRP clk100 = PIN "inst_vga_pll/mmcm_adv_inst_pins<2>";
TS_clk100 = PERIOD TIMEGRP "clk100" 10 ns HIGH 50%;
TS_inst_vga_pll_clkout1 = PERIOD TIMEGRP "inst_vga_pll_clkout1" TS_clk100 /
        0.25 HIGH 50%;
TS_inst_vga_pll_clkout0 = PERIOD TIMEGRP "inst_vga_pll_clkout0" TS_clk100 /
        0.5 HIGH 50%;
SCHEMATIC END;

