                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 4.0.0 #11528 (MINGW64)
                                      4 ;--------------------------------------------------------
                                      5 	.module stm8s_clk
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _CLKPrescTable
                                     12 	.globl _HSIDivFactor
                                     13 	.globl _CLK_HSECmd
                                     14 	.globl _CLK_ClockSwitchConfig
                                     15 	.globl _CLK_GetClockFreq
                                     16 ;--------------------------------------------------------
                                     17 ; ram data
                                     18 ;--------------------------------------------------------
                                     19 	.area DATA
                                     20 ;--------------------------------------------------------
                                     21 ; ram data
                                     22 ;--------------------------------------------------------
                                     23 	.area INITIALIZED
                                     24 ;--------------------------------------------------------
                                     25 ; absolute external ram data
                                     26 ;--------------------------------------------------------
                                     27 	.area DABS (ABS)
                                     28 
                                     29 ; default segment ordering for linker
                                     30 	.area HOME
                                     31 	.area GSINIT
                                     32 	.area GSFINAL
                                     33 	.area CONST
                                     34 	.area INITIALIZER
                                     35 	.area CODE
                                     36 
                                     37 ;--------------------------------------------------------
                                     38 ; global & static initialisations
                                     39 ;--------------------------------------------------------
                                     40 	.area HOME
                                     41 	.area GSINIT
                                     42 	.area GSFINAL
                                     43 	.area GSINIT
                                     44 ;--------------------------------------------------------
                                     45 ; Home
                                     46 ;--------------------------------------------------------
                                     47 	.area HOME
                                     48 	.area HOME
                                     49 ;--------------------------------------------------------
                                     50 ; code
                                     51 ;--------------------------------------------------------
                                     52 	.area CODE
                                     53 ;	Source/Std_Lib/Src/stm8s_clk.c: 121: void CLK_HSECmd(FunctionalState NewState)
                                     54 ;	-----------------------------------------
                                     55 ;	 function CLK_HSECmd
                                     56 ;	-----------------------------------------
      000000                         57 _CLK_HSECmd:
                                     58 ;	Source/Std_Lib/Src/stm8s_clk.c: 129: CLK->ECKR |= CLK_ECKR_HSEEN;
      000000 C6 50 C1         [ 1]   59 	ld	a, 0x50c1
                                     60 ;	Source/Std_Lib/Src/stm8s_clk.c: 126: if (NewState != DISABLE)
      000003 0D 03            [ 1]   61 	tnz	(0x03, sp)
      000005 27 06            [ 1]   62 	jreq	00102$
                                     63 ;	Source/Std_Lib/Src/stm8s_clk.c: 129: CLK->ECKR |= CLK_ECKR_HSEEN;
      000007 AA 01            [ 1]   64 	or	a, #0x01
      000009 C7 50 C1         [ 1]   65 	ld	0x50c1, a
      00000C 81               [ 4]   66 	ret
      00000D                         67 00102$:
                                     68 ;	Source/Std_Lib/Src/stm8s_clk.c: 134: CLK->ECKR &= (uint8_t)(~CLK_ECKR_HSEEN);
      00000D A4 FE            [ 1]   69 	and	a, #0xfe
      00000F C7 50 C1         [ 1]   70 	ld	0x50c1, a
                                     71 ;	Source/Std_Lib/Src/stm8s_clk.c: 136: }
      000012 81               [ 4]   72 	ret
                                     73 ;	Source/Std_Lib/Src/stm8s_clk.c: 309: ErrorStatus CLK_ClockSwitchConfig(CLK_SwitchMode_TypeDef CLK_SwitchMode, CLK_Source_TypeDef CLK_NewClock, FunctionalState ITState, CLK_CurrentClockState_TypeDef CLK_CurrentClockState)
                                     74 ;	-----------------------------------------
                                     75 ;	 function CLK_ClockSwitchConfig
                                     76 ;	-----------------------------------------
      000013                         77 _CLK_ClockSwitchConfig:
                                     78 ;	Source/Std_Lib/Src/stm8s_clk.c: 322: clock_master = (CLK_Source_TypeDef)CLK->CMSR;
      000013 C6 50 C3         [ 1]   79 	ld	a, 0x50c3
      000016 90 97            [ 1]   80 	ld	yl, a
                                     81 ;	Source/Std_Lib/Src/stm8s_clk.c: 328: CLK->SWCR |= CLK_SWCR_SWEN;
      000018 C6 50 C5         [ 1]   82 	ld	a, 0x50c5
                                     83 ;	Source/Std_Lib/Src/stm8s_clk.c: 325: if (CLK_SwitchMode == CLK_SWITCHMODE_AUTO)
      00001B 88               [ 1]   84 	push	a
      00001C 7B 04            [ 1]   85 	ld	a, (0x04, sp)
      00001E 4A               [ 1]   86 	dec	a
      00001F 84               [ 1]   87 	pop	a
      000020 26 37            [ 1]   88 	jrne	00122$
                                     89 ;	Source/Std_Lib/Src/stm8s_clk.c: 328: CLK->SWCR |= CLK_SWCR_SWEN;
      000022 AA 02            [ 1]   90 	or	a, #0x02
      000024 C7 50 C5         [ 1]   91 	ld	0x50c5, a
      000027 C6 50 C5         [ 1]   92 	ld	a, 0x50c5
                                     93 ;	Source/Std_Lib/Src/stm8s_clk.c: 331: if (ITState != DISABLE)
      00002A 0D 05            [ 1]   94 	tnz	(0x05, sp)
      00002C 27 07            [ 1]   95 	jreq	00102$
                                     96 ;	Source/Std_Lib/Src/stm8s_clk.c: 333: CLK->SWCR |= CLK_SWCR_SWIEN;
      00002E AA 04            [ 1]   97 	or	a, #0x04
      000030 C7 50 C5         [ 1]   98 	ld	0x50c5, a
      000033 20 05            [ 2]   99 	jra	00103$
      000035                        100 00102$:
                                    101 ;	Source/Std_Lib/Src/stm8s_clk.c: 337: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWIEN);
      000035 A4 FB            [ 1]  102 	and	a, #0xfb
      000037 C7 50 C5         [ 1]  103 	ld	0x50c5, a
      00003A                        104 00103$:
                                    105 ;	Source/Std_Lib/Src/stm8s_clk.c: 341: CLK->SWR = (uint8_t)CLK_NewClock;
      00003A AE 50 C4         [ 2]  106 	ldw	x, #0x50c4
      00003D 7B 04            [ 1]  107 	ld	a, (0x04, sp)
      00003F F7               [ 1]  108 	ld	(x), a
                                    109 ;	Source/Std_Lib/Src/stm8s_clk.c: 344: while((((CLK->SWCR & CLK_SWCR_SWBSY) != 0 )&& (DownCounter != 0)))
      000040 5F               [ 1]  110 	clrw	x
      000041 5A               [ 2]  111 	decw	x
      000042                        112 00105$:
      000042 C6 50 C5         [ 1]  113 	ld	a, 0x50c5
      000045 44               [ 1]  114 	srl	a
      000046 24 06            [ 1]  115 	jrnc	00107$
      000048 5D               [ 2]  116 	tnzw	x
      000049 27 03            [ 1]  117 	jreq	00107$
                                    118 ;	Source/Std_Lib/Src/stm8s_clk.c: 346: DownCounter--;
      00004B 5A               [ 2]  119 	decw	x
      00004C 20 F4            [ 2]  120 	jra	00105$
      00004E                        121 00107$:
                                    122 ;	Source/Std_Lib/Src/stm8s_clk.c: 349: if(DownCounter != 0)
      00004E 5D               [ 2]  123 	tnzw	x
      00004F 27 05            [ 1]  124 	jreq	00109$
                                    125 ;	Source/Std_Lib/Src/stm8s_clk.c: 351: Swif = SUCCESS;
      000051 A6 01            [ 1]  126 	ld	a, #0x01
      000053 97               [ 1]  127 	ld	xl, a
      000054 20 34            [ 2]  128 	jra	00123$
      000056                        129 00109$:
                                    130 ;	Source/Std_Lib/Src/stm8s_clk.c: 355: Swif = ERROR;
      000056 5F               [ 1]  131 	clrw	x
      000057 20 31            [ 2]  132 	jra	00123$
      000059                        133 00122$:
                                    134 ;	Source/Std_Lib/Src/stm8s_clk.c: 361: if (ITState != DISABLE)
      000059 0D 05            [ 1]  135 	tnz	(0x05, sp)
      00005B 27 07            [ 1]  136 	jreq	00112$
                                    137 ;	Source/Std_Lib/Src/stm8s_clk.c: 363: CLK->SWCR |= CLK_SWCR_SWIEN;
      00005D AA 04            [ 1]  138 	or	a, #0x04
      00005F C7 50 C5         [ 1]  139 	ld	0x50c5, a
      000062 20 05            [ 2]  140 	jra	00113$
      000064                        141 00112$:
                                    142 ;	Source/Std_Lib/Src/stm8s_clk.c: 367: CLK->SWCR &= (uint8_t)(~CLK_SWCR_SWIEN);
      000064 A4 FB            [ 1]  143 	and	a, #0xfb
      000066 C7 50 C5         [ 1]  144 	ld	0x50c5, a
      000069                        145 00113$:
                                    146 ;	Source/Std_Lib/Src/stm8s_clk.c: 371: CLK->SWR = (uint8_t)CLK_NewClock;
      000069 AE 50 C4         [ 2]  147 	ldw	x, #0x50c4
      00006C 7B 04            [ 1]  148 	ld	a, (0x04, sp)
      00006E F7               [ 1]  149 	ld	(x), a
                                    150 ;	Source/Std_Lib/Src/stm8s_clk.c: 374: while((((CLK->SWCR & CLK_SWCR_SWIF) != 0 ) && (DownCounter != 0)))
      00006F 5F               [ 1]  151 	clrw	x
      000070 5A               [ 2]  152 	decw	x
      000071                        153 00115$:
      000071 C6 50 C5         [ 1]  154 	ld	a, 0x50c5
      000074 A5 08            [ 1]  155 	bcp	a, #0x08
      000076 27 06            [ 1]  156 	jreq	00117$
      000078 5D               [ 2]  157 	tnzw	x
      000079 27 03            [ 1]  158 	jreq	00117$
                                    159 ;	Source/Std_Lib/Src/stm8s_clk.c: 376: DownCounter--;
      00007B 5A               [ 2]  160 	decw	x
      00007C 20 F3            [ 2]  161 	jra	00115$
      00007E                        162 00117$:
                                    163 ;	Source/Std_Lib/Src/stm8s_clk.c: 379: if(DownCounter != 0)
      00007E 5D               [ 2]  164 	tnzw	x
      00007F 27 08            [ 1]  165 	jreq	00119$
                                    166 ;	Source/Std_Lib/Src/stm8s_clk.c: 382: CLK->SWCR |= CLK_SWCR_SWEN;
      000081 72 12 50 C5      [ 1]  167 	bset	20677, #1
                                    168 ;	Source/Std_Lib/Src/stm8s_clk.c: 383: Swif = SUCCESS;
      000085 A6 01            [ 1]  169 	ld	a, #0x01
      000087 97               [ 1]  170 	ld	xl, a
                                    171 ;	Source/Std_Lib/Src/stm8s_clk.c: 387: Swif = ERROR;
      000088 21                     172 	.byte 0x21
      000089                        173 00119$:
      000089 5F               [ 1]  174 	clrw	x
      00008A                        175 00123$:
                                    176 ;	Source/Std_Lib/Src/stm8s_clk.c: 390: if(Swif != ERROR)
      00008A 9F               [ 1]  177 	ld	a, xl
      00008B 4D               [ 1]  178 	tnz	a
      00008C 27 2E            [ 1]  179 	jreq	00136$
                                    180 ;	Source/Std_Lib/Src/stm8s_clk.c: 393: if((CLK_CurrentClockState == CLK_CURRENTCLOCKSTATE_DISABLE) && ( clock_master == CLK_SOURCE_HSI))
      00008E 0D 06            [ 1]  181 	tnz	(0x06, sp)
      000090 26 0C            [ 1]  182 	jrne	00132$
      000092 90 9F            [ 1]  183 	ld	a, yl
      000094 A1 E1            [ 1]  184 	cp	a, #0xe1
      000096 26 06            [ 1]  185 	jrne	00132$
                                    186 ;	Source/Std_Lib/Src/stm8s_clk.c: 395: CLK->ICKR &= (uint8_t)(~CLK_ICKR_HSIEN);
      000098 72 11 50 C0      [ 1]  187 	bres	20672, #0
      00009C 20 1E            [ 2]  188 	jra	00136$
      00009E                        189 00132$:
                                    190 ;	Source/Std_Lib/Src/stm8s_clk.c: 397: else if((CLK_CurrentClockState == CLK_CURRENTCLOCKSTATE_DISABLE) && ( clock_master == CLK_SOURCE_LSI))
      00009E 0D 06            [ 1]  191 	tnz	(0x06, sp)
      0000A0 26 0C            [ 1]  192 	jrne	00128$
      0000A2 90 9F            [ 1]  193 	ld	a, yl
      0000A4 A1 D2            [ 1]  194 	cp	a, #0xd2
      0000A6 26 06            [ 1]  195 	jrne	00128$
                                    196 ;	Source/Std_Lib/Src/stm8s_clk.c: 399: CLK->ICKR &= (uint8_t)(~CLK_ICKR_LSIEN);
      0000A8 72 17 50 C0      [ 1]  197 	bres	20672, #3
      0000AC 20 0E            [ 2]  198 	jra	00136$
      0000AE                        199 00128$:
                                    200 ;	Source/Std_Lib/Src/stm8s_clk.c: 401: else if ((CLK_CurrentClockState == CLK_CURRENTCLOCKSTATE_DISABLE) && ( clock_master == CLK_SOURCE_HSE))
      0000AE 0D 06            [ 1]  201 	tnz	(0x06, sp)
      0000B0 26 0A            [ 1]  202 	jrne	00136$
      0000B2 90 9F            [ 1]  203 	ld	a, yl
      0000B4 A1 B4            [ 1]  204 	cp	a, #0xb4
      0000B6 26 04            [ 1]  205 	jrne	00136$
                                    206 ;	Source/Std_Lib/Src/stm8s_clk.c: 403: CLK->ECKR &= (uint8_t)(~CLK_ECKR_HSEEN);
      0000B8 72 11 50 C1      [ 1]  207 	bres	20673, #0
      0000BC                        208 00136$:
                                    209 ;	Source/Std_Lib/Src/stm8s_clk.c: 406: return(Swif);
      0000BC 9F               [ 1]  210 	ld	a, xl
                                    211 ;	Source/Std_Lib/Src/stm8s_clk.c: 407: }
      0000BD 81               [ 4]  212 	ret
                                    213 ;	Source/Std_Lib/Src/stm8s_clk.c: 569: uint32_t CLK_GetClockFreq(void)
                                    214 ;	-----------------------------------------
                                    215 ;	 function CLK_GetClockFreq
                                    216 ;	-----------------------------------------
      0000BE                        217 _CLK_GetClockFreq:
      0000BE 52 04            [ 2]  218 	sub	sp, #4
                                    219 ;	Source/Std_Lib/Src/stm8s_clk.c: 576: clocksource = (CLK_Source_TypeDef)CLK->CMSR;
      0000C0 C6 50 C3         [ 1]  220 	ld	a, 0x50c3
                                    221 ;	Source/Std_Lib/Src/stm8s_clk.c: 578: if (clocksource == CLK_SOURCE_HSI)
      0000C3 6B 04            [ 1]  222 	ld	(0x04, sp), a
      0000C5 A1 E1            [ 1]  223 	cp	a, #0xe1
      0000C7 26 26            [ 1]  224 	jrne	00105$
                                    225 ;	Source/Std_Lib/Src/stm8s_clk.c: 580: tmp = (uint8_t)(CLK->CKDIVR & CLK_CKDIVR_HSIDIV);
      0000C9 C6 50 C6         [ 1]  226 	ld	a, 0x50c6
      0000CC A4 18            [ 1]  227 	and	a, #0x18
                                    228 ;	Source/Std_Lib/Src/stm8s_clk.c: 581: tmp = (uint8_t)(tmp >> 3);
      0000CE 44               [ 1]  229 	srl	a
      0000CF 44               [ 1]  230 	srl	a
      0000D0 44               [ 1]  231 	srl	a
                                    232 ;	Source/Std_Lib/Src/stm8s_clk.c: 582: presc = HSIDivFactor[tmp];
      0000D1 5F               [ 1]  233 	clrw	x
      0000D2 97               [ 1]  234 	ld	xl, a
      0000D3 1Cr00r00         [ 2]  235 	addw	x, #(_HSIDivFactor + 0)
      0000D6 F6               [ 1]  236 	ld	a, (x)
                                    237 ;	Source/Std_Lib/Src/stm8s_clk.c: 583: clockfrequency = HSI_VALUE / presc;
      0000D7 5F               [ 1]  238 	clrw	x
      0000D8 97               [ 1]  239 	ld	xl, a
      0000D9 90 5F            [ 1]  240 	clrw	y
      0000DB 89               [ 2]  241 	pushw	x
      0000DC 90 89            [ 2]  242 	pushw	y
      0000DE 4B 00            [ 1]  243 	push	#0x00
      0000E0 4B 24            [ 1]  244 	push	#0x24
      0000E2 4B F4            [ 1]  245 	push	#0xf4
      0000E4 4B 00            [ 1]  246 	push	#0x00
      0000E6 CDr00r00         [ 4]  247 	call	__divulong
      0000E9 5B 08            [ 2]  248 	addw	sp, #8
      0000EB 1F 03            [ 2]  249 	ldw	(0x03, sp), x
      0000ED 20 1A            [ 2]  250 	jra	00106$
      0000EF                        251 00105$:
                                    252 ;	Source/Std_Lib/Src/stm8s_clk.c: 585: else if ( clocksource == CLK_SOURCE_LSI)
      0000EF 7B 04            [ 1]  253 	ld	a, (0x04, sp)
      0000F1 A1 D2            [ 1]  254 	cp	a, #0xd2
      0000F3 26 0B            [ 1]  255 	jrne	00102$
                                    256 ;	Source/Std_Lib/Src/stm8s_clk.c: 587: clockfrequency = LSI_VALUE;
      0000F5 AE F4 00         [ 2]  257 	ldw	x, #0xf400
      0000F8 1F 03            [ 2]  258 	ldw	(0x03, sp), x
      0000FA 90 AE 00 01      [ 2]  259 	ldw	y, #0x0001
      0000FE 20 09            [ 2]  260 	jra	00106$
      000100                        261 00102$:
                                    262 ;	Source/Std_Lib/Src/stm8s_clk.c: 591: clockfrequency = HSE_VALUE;
      000100 AE 12 00         [ 2]  263 	ldw	x, #0x1200
      000103 1F 03            [ 2]  264 	ldw	(0x03, sp), x
      000105 90 AE 00 7A      [ 2]  265 	ldw	y, #0x007a
      000109                        266 00106$:
                                    267 ;	Source/Std_Lib/Src/stm8s_clk.c: 594: return((uint32_t)clockfrequency);
      000109 1E 03            [ 2]  268 	ldw	x, (0x03, sp)
                                    269 ;	Source/Std_Lib/Src/stm8s_clk.c: 595: }
      00010B 5B 04            [ 2]  270 	addw	sp, #4
      00010D 81               [ 4]  271 	ret
                                    272 	.area CODE
                                    273 	.area CONST
      000000                        274 _HSIDivFactor:
      000000 01                     275 	.db #0x01	; 1
      000001 02                     276 	.db #0x02	; 2
      000002 04                     277 	.db #0x04	; 4
      000003 08                     278 	.db #0x08	; 8
      000004                        279 _CLKPrescTable:
      000004 01                     280 	.db #0x01	; 1
      000005 02                     281 	.db #0x02	; 2
      000006 04                     282 	.db #0x04	; 4
      000007 08                     283 	.db #0x08	; 8
      000008 0A                     284 	.db #0x0a	; 10
      000009 10                     285 	.db #0x10	; 16
      00000A 14                     286 	.db #0x14	; 20
      00000B 28                     287 	.db #0x28	; 40
                                    288 	.area INITIALIZER
                                    289 	.area CABS (ABS)
