// Generated by stratus_hls 19.10-p100  (91500.011111)
// Sun Jan 17 16:17:26 2021
// from fix2float.cpp
#ifndef CYNTH_PART_fix2float_fix2float_rtl_h
#define CYNTH_PART_fix2float_fix2float_rtl_h

#include "systemc.h"
/* Include declarations of instantiated parts. */


/* Declaration of the synthesized module. */
struct fix2float : public sc_module {
  sc_in<bool > clk;
  sc_in<bool > rstn;
  sc_in<bool > enable;
  sc_in<sc_uint<32> > fraction_len;
  sc_in<bool > src_valid;
  sc_in<sc_int<32> > src;
  sc_out<bool > dst_valid;
  sc_out<sc_uint<32> > dst;
  fix2float( sc_module_name name );
  SC_HAS_PROCESS(fix2float);
  sc_signal<sc_uint<32> > fix2float_N_Mux_32_2_51_4_12_out1;
  sc_signal<sc_uint<1> > fix2float_N_Muxb_1_2_9_4_11_out1;
  sc_signal<sc_uint<32> > fix2float_N_Mux_32_2_51_4_10_out1;
  sc_signal<sc_uint<1> > fix2float_N_Mux_32_2_51_4_10_ctrl1;
  sc_signal<sc_int<32> > fix2float_Add2i1s32_4_9_out1;
  sc_signal<sc_int<32> > fix2float_NotBit_32S_32S_4_8_out1;
  sc_signal<sc_uint<1> > fix2float_And_1Ux1U_1U_4_13_out1;
  sc_signal<bool > r_sign;
  sc_signal<sc_uint<32> > fix2float_N_Mux_32_2_49_4_14_out1;
  sc_signal<sc_uint<8> > fix2float_MuxSubu8i127i0u1_4_7_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi1u5u1_1_56_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi2u5u1_1_55_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi2u5u1_1_55_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi3u5u1_1_54_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi3u5u1_1_54_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi4u5u1_1_53_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi4u5u1_1_53_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi5u5u1_1_52_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi5u5u1_1_52_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi6u5u1_1_51_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi6u5u1_1_51_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi7u5u1_1_50_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi7u5u1_1_50_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi8u5u1_1_49_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi8u5u1_1_49_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi9u5u1_1_48_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi9u5u1_1_48_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi10u5u1_1_47_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi10u5u1_1_47_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi11u5u1_1_46_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi11u5u1_1_46_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi12u5u1_1_45_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi12u5u1_1_45_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi13u5u1_1_44_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi13u5u1_1_44_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi14u5u1_1_43_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi14u5u1_1_43_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi15u5u1_1_42_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi15u5u1_1_42_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi16u5u1_1_41_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi16u5u1_1_41_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi17u5u1_1_40_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi17u5u1_1_40_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi18u5u1_1_39_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi18u5u1_1_39_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi19u5u1_1_38_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi19u5u1_1_38_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi20u5u1_1_37_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi20u5u1_1_37_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi21u5u1_1_36_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi21u5u1_1_36_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi22u5u1_1_35_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi22u5u1_1_35_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi23u5u1_1_34_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi23u5u1_1_34_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi24u5u1_1_33_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi24u5u1_1_33_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi25u5u1_1_32_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi25u5u1_1_32_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi26u5u1_1_31_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi26u5u1_1_31_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi27u5u1_1_30_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi27u5u1_1_30_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi28u5u1_1_29_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi28u5u1_1_29_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi29u5u1_1_28_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi29u5u1_1_28_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi30u5u1_1_27_out1;
  sc_signal<sc_uint<1> > fix2float_Muxi30u5u1_1_27_ctrl1;
  sc_signal<sc_uint<5> > fix2float_Muxi31i0u1_4_26_out1;
  sc_signal<sc_uint<5> > r2_shift_num;
  sc_signal<sc_uint<1> > fix2float_OrReduction_32S_1U_1_15_out1;
  sc_signal<sc_int<32> > fix2float_LeftShift_32Sx5U_32S_1_59_out1;
  sc_signal<sc_uint<5> > fix2float_Muxi1u5u1_1_56_out1;
  sc_signal<sc_int<32> > r_in_data;
  sc_signal<sc_uint<1> > fix2float_And_1Ux1U_1U_4_58_out1;
  sc_signal<bool > src_valid_1d;
  sc_signal<sc_uint<1> > fix2float_Not_1U_1U_4_57_out1;
  sc_signal<sc_uint<1> > fix2float_Not_1U_1U_1_18_out1;
  sc_signal<sc_uint<32> > fix2float_N_Mux_32_2_49_4_60_out1;
  sc_signal<sc_uint<1> > fix2float_OrReduction_6U_1U_1_16_out1;
  sc_signal<bool > round_bit;
  sc_signal<bool > guard;
  sc_signal<sc_int<23> > z_m;
  sc_signal<sc_uint<1> > fix2float_MuxAdd2And2Or3u1u1u1u1s23i0u1_4_25_in2;
  sc_signal<sc_int<32> > r2_in_data;
  sc_signal<sc_int<6> > fix2float_Subu5i31_1_17_out1;
  sc_signal<sc_uint<1> > fix2float_And_1Ux1U_1U_4_22_out1;
  sc_signal<bool > r2_sign;
  sc_signal<sc_uint<1> > fix2float_And_1Ux1U_1U_4_21_out1;
  sc_signal<bool > src_valid_2d;
  sc_signal<sc_uint<1> > fix2float_Not_1U_1U_4_19_out1;
  sc_signal<bool > r2_zero_sig;
  sc_signal<sc_uint<1> > fix2float_And_1Ux1U_1U_4_23_out1;
  sc_signal<sc_int<6> > fix2float_N_Mux_8_2_15_4_24_out1_slice;
  sc_signal<sc_uint<23> > fix2float_MuxAdd2And2Or3u1u1u1u1s23i0u1_4_25_out1;
  sc_signal<sc_uint<32> > fix2float_N_Mux_32_2_49_4_5_out1;
  sc_signal<sc_biguint<32> > fix2float_N_Mux_32_2_49_4_5_in2;
  sc_signal<sc_int<23> > r_z_m;
  sc_signal<bool > r_z_s;
  sc_signal<sc_uint<8> > fix2float_Add_8Ux8U_8U_4_4_out1;
  sc_signal<sc_uint<8> > r_fraction_len;
  sc_signal<sc_int<6> > r_z_e_slice;
  sc_signal<sc_uint<1> > fix2float_And_1Ux1U_1U_4_3_out1;
  sc_signal<sc_uint<1> > fix2float_Not_1U_1U_4_2_out1;
  sc_signal<bool > r3_zero_sig;
  sc_signal<sc_uint<32> > fix2float_N_Mux_32_2_51_4_6_out1;
  sc_signal<bool > src_valid_3d;
  sc_signal<sc_uint<1> > fix2float_N_Muxb_1_2_9_4_1_out1;
  void drive_dst_valid();
  void fix2float_N_Muxb_1_2_9_4_1();
  void drive_dst();
  void fix2float_Not_1U_1U_4_2();
  void fix2float_And_1Ux1U_1U_4_3();
  void fix2float_Add_8Ux8U_8U_4_4();
  void drive_fix2float_N_Mux_32_2_49_4_5_in2();
  void fix2float_N_Mux_32_2_49_4_5();
  void fix2float_N_Mux_32_2_51_4_6();
  void drive_r_z_m();
  void drive_r_z_e_slice();
  void drive_r_z_s();
  void fix2float_Not_1U_1U_4_19();
  void fix2float_And_1Ux1U_1U_4_21();
  void fix2float_And_1Ux1U_1U_4_22();
  void fix2float_And_1Ux1U_1U_4_23();
  void fix2float_N_Mux_8_2_15_4_24();
  void drive_fix2float_MuxAdd2And2Or3u1u1u1u1s23i0u1_4_25_in2();
  void fix2float_MuxAdd2And2Or3u1u1u1u1s23i0u1_4_25();
  void drive_r2_in_data();
  void fix2float_Not_1U_1U_4_57();
  void fix2float_And_1Ux1U_1U_4_58();
  void fix2float_LeftShift_32Sx5U_32S_1_59();
  void fix2float_N_Mux_32_2_49_4_60();
  void drive_round_bit();
  void drive_guard();
  void drive_z_m();
  void fix2float_OrReduction_32S_1U_1_15();
  void fix2float_OrReduction_6U_1U_1_16();
  void fix2float_Subu5i31_1_17();
  void fix2float_Not_1U_1U_1_18();
  void fix2float_Muxi31i0u1_4_26();
  void drive_fix2float_Muxi30u5u1_1_27_ctrl1();
  void fix2float_Muxi30u5u1_1_27();
  void drive_fix2float_Muxi29u5u1_1_28_ctrl1();
  void fix2float_Muxi29u5u1_1_28();
  void drive_fix2float_Muxi28u5u1_1_29_ctrl1();
  void fix2float_Muxi28u5u1_1_29();
  void drive_fix2float_Muxi27u5u1_1_30_ctrl1();
  void fix2float_Muxi27u5u1_1_30();
  void drive_fix2float_Muxi26u5u1_1_31_ctrl1();
  void fix2float_Muxi26u5u1_1_31();
  void drive_fix2float_Muxi25u5u1_1_32_ctrl1();
  void fix2float_Muxi25u5u1_1_32();
  void drive_fix2float_Muxi24u5u1_1_33_ctrl1();
  void fix2float_Muxi24u5u1_1_33();
  void drive_fix2float_Muxi23u5u1_1_34_ctrl1();
  void fix2float_Muxi23u5u1_1_34();
  void drive_fix2float_Muxi22u5u1_1_35_ctrl1();
  void fix2float_Muxi22u5u1_1_35();
  void drive_fix2float_Muxi21u5u1_1_36_ctrl1();
  void fix2float_Muxi21u5u1_1_36();
  void drive_fix2float_Muxi20u5u1_1_37_ctrl1();
  void fix2float_Muxi20u5u1_1_37();
  void drive_fix2float_Muxi19u5u1_1_38_ctrl1();
  void fix2float_Muxi19u5u1_1_38();
  void drive_fix2float_Muxi18u5u1_1_39_ctrl1();
  void fix2float_Muxi18u5u1_1_39();
  void drive_fix2float_Muxi17u5u1_1_40_ctrl1();
  void fix2float_Muxi17u5u1_1_40();
  void drive_fix2float_Muxi16u5u1_1_41_ctrl1();
  void fix2float_Muxi16u5u1_1_41();
  void drive_fix2float_Muxi15u5u1_1_42_ctrl1();
  void fix2float_Muxi15u5u1_1_42();
  void drive_fix2float_Muxi14u5u1_1_43_ctrl1();
  void fix2float_Muxi14u5u1_1_43();
  void drive_fix2float_Muxi13u5u1_1_44_ctrl1();
  void fix2float_Muxi13u5u1_1_44();
  void drive_fix2float_Muxi12u5u1_1_45_ctrl1();
  void fix2float_Muxi12u5u1_1_45();
  void drive_fix2float_Muxi11u5u1_1_46_ctrl1();
  void fix2float_Muxi11u5u1_1_46();
  void drive_fix2float_Muxi10u5u1_1_47_ctrl1();
  void fix2float_Muxi10u5u1_1_47();
  void drive_fix2float_Muxi9u5u1_1_48_ctrl1();
  void fix2float_Muxi9u5u1_1_48();
  void drive_fix2float_Muxi8u5u1_1_49_ctrl1();
  void fix2float_Muxi8u5u1_1_49();
  void drive_fix2float_Muxi7u5u1_1_50_ctrl1();
  void fix2float_Muxi7u5u1_1_50();
  void drive_fix2float_Muxi6u5u1_1_51_ctrl1();
  void fix2float_Muxi6u5u1_1_51();
  void drive_fix2float_Muxi5u5u1_1_52_ctrl1();
  void fix2float_Muxi5u5u1_1_52();
  void drive_fix2float_Muxi4u5u1_1_53_ctrl1();
  void fix2float_Muxi4u5u1_1_53();
  void drive_fix2float_Muxi3u5u1_1_54_ctrl1();
  void fix2float_Muxi3u5u1_1_54();
  void drive_fix2float_Muxi2u5u1_1_55_ctrl1();
  void fix2float_Muxi2u5u1_1_55();
  void drive_fix2float_Muxi1u5u1_1_56_ctrl1();
  void fix2float_Muxi1u5u1_1_56();
  void drive_r_fraction_len();
  void fix2float_MuxSubu8i127i0u1_4_7();
  void drive_r_in_data();
  void drive_r_sign();
  void fix2float_NotBit_32S_32S_4_8();
  void fix2float_Add2i1s32_4_9();
  void drive_fix2float_N_Mux_32_2_51_4_10_ctrl1();
  void fix2float_N_Mux_32_2_51_4_10();
  void fix2float_N_Muxb_1_2_9_4_11();
  void fix2float_N_Mux_32_2_51_4_12();
  void fix2float_And_1Ux1U_1U_4_13();
  void fix2float_N_Mux_32_2_49_4_14();
  void drive_src_valid_3d();
  void drive_r3_zero_sig();
  void drive_src_valid_2d();
  void drive_r2_zero_sig();
  void drive_r2_sign();
  void drive_src_valid_1d();
  void drive_r2_shift_num();
};

#endif
