/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [4:0] _04_;
  wire [9:0] _05_;
  reg [2:0] _06_;
  wire [15:0] _07_;
  reg [13:0] _08_;
  wire [13:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [28:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire [23:0] celloutsig_0_36z;
  wire [7:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_43z;
  wire [6:0] celloutsig_0_48z;
  wire celloutsig_0_56z;
  wire [3:0] celloutsig_0_60z;
  wire [3:0] celloutsig_0_64z;
  wire [2:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_70z;
  wire [8:0] celloutsig_0_71z;
  wire [2:0] celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_2z[3] & celloutsig_1_3z[3]);
  assign celloutsig_1_10z = ~(celloutsig_1_9z & celloutsig_1_0z[7]);
  assign celloutsig_0_9z = ~((_01_ | _02_) & (celloutsig_0_1z | celloutsig_0_2z[2]));
  assign celloutsig_0_1z = ~((in_data[83] | celloutsig_0_0z[13]) & (in_data[62] | celloutsig_0_0z[1]));
  assign celloutsig_0_56z = ~(celloutsig_0_16z[2] ^ celloutsig_0_23z[4]);
  assign celloutsig_1_18z = ~(celloutsig_1_5z ^ celloutsig_1_1z[5]);
  reg [4:0] _15_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 5'h00;
    else _15_ <= { celloutsig_0_2z, celloutsig_0_1z };
  assign { _04_[4:3], _01_, _04_[1:0] } = _15_;
  reg [9:0] _16_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _16_ <= 10'h000;
    else _16_ <= in_data[53:44];
  assign { _02_, _05_[8:3], _00_, _05_[1:0] } = _16_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _06_ <= 3'h0;
    else _06_ <= { celloutsig_1_0z[8:7], celloutsig_1_10z };
  reg [15:0] _18_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _18_ <= 16'h0000;
    else _18_ <= { in_data[43], celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_9z };
  assign { _07_[15:14], _03_, _07_[12:0] } = _18_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _08_ <= 14'h0000;
    else _08_ <= in_data[93:80];
  assign celloutsig_0_70z = { celloutsig_0_29z[5:2], celloutsig_0_56z, celloutsig_0_17z } & _07_[10:5];
  assign celloutsig_0_25z = { celloutsig_0_6z[1:0], celloutsig_0_9z } & celloutsig_0_8z[9:7];
  assign celloutsig_0_17z = celloutsig_0_10z[9] & ~(celloutsig_0_6z[1]);
  assign celloutsig_0_36z = { in_data[62:56], celloutsig_0_6z, _08_ } % { 1'h1, in_data[88:66] };
  assign celloutsig_0_64z = celloutsig_0_48z[6:3] % { 1'h1, celloutsig_0_36z[5:3] };
  assign celloutsig_0_71z = celloutsig_0_8z[12:4] % { 1'h1, celloutsig_0_60z, celloutsig_0_64z };
  assign celloutsig_1_0z = in_data[130:121] % { 1'h1, in_data[146:138] };
  assign celloutsig_1_3z = celloutsig_1_0z[4:1] % { 1'h1, celloutsig_1_0z[6:4] };
  assign celloutsig_0_6z = celloutsig_0_3z[2:0] % { 1'h1, celloutsig_0_2z[2:1] };
  assign celloutsig_1_6z = { celloutsig_1_0z[8:1], celloutsig_1_3z } % { 1'h1, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z } % { 1'h1, celloutsig_0_0z[9], _02_, _05_[8:3], _00_, _05_[1:0], celloutsig_0_6z };
  assign celloutsig_0_16z = celloutsig_0_8z[6:4] % { 1'h1, in_data[86:85] };
  assign celloutsig_0_29z = celloutsig_0_27z % { 1'h1, celloutsig_0_27z[5:1], in_data[0] };
  assign celloutsig_0_33z = { celloutsig_0_8z[9:6], celloutsig_0_12z } * { celloutsig_0_27z[2:1], celloutsig_0_2z, celloutsig_0_28z, celloutsig_0_23z };
  assign celloutsig_0_27z = - { _05_[6:3], _00_, _05_[1:0] };
  assign celloutsig_0_2z = - in_data[7:4];
  assign celloutsig_1_1z = ~ in_data[165:159];
  assign celloutsig_0_11z = ~ { celloutsig_0_7z[1:0], celloutsig_0_2z };
  assign celloutsig_0_48z = { celloutsig_0_43z[1], celloutsig_0_34z, celloutsig_0_34z } | _08_[13:7];
  assign celloutsig_0_60z = celloutsig_0_14z[3:0] | celloutsig_0_33z[7:4];
  assign celloutsig_0_7z = celloutsig_0_0z[13:11] | in_data[73:71];
  assign celloutsig_0_10z = { in_data[48:47], celloutsig_0_3z } | { celloutsig_0_7z[1:0], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_1_4z = ^ { in_data[139:133], celloutsig_1_3z };
  assign celloutsig_0_28z = ^ { _05_[7:3], _00_, _05_[1:0] };
  assign celloutsig_0_3z = { in_data[63:62], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } >>> in_data[70:63];
  assign celloutsig_0_43z = { celloutsig_0_36z[9:7], celloutsig_0_16z } >>> celloutsig_0_13z[5:0];
  assign celloutsig_1_19z = { _06_, celloutsig_1_18z, celloutsig_1_10z } >>> celloutsig_1_0z[7:3];
  assign celloutsig_0_12z = celloutsig_0_3z >>> { _02_, _05_[8:3], _00_ };
  assign celloutsig_0_13z = { celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_9z, _02_, _05_[8:3], _00_, _05_[1:0], celloutsig_0_12z } >>> { in_data[26:5], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_14z = celloutsig_0_10z >>> { _05_[7:3], _00_, _05_[1], celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[90:77] ~^ in_data[46:33];
  assign celloutsig_0_34z = { celloutsig_0_25z[2:1], celloutsig_0_17z } ~^ { _05_[3], _00_, _05_[1] };
  assign celloutsig_1_2z = { celloutsig_1_0z[1], celloutsig_1_0z } ~^ { celloutsig_1_0z[3:0], celloutsig_1_1z };
  assign celloutsig_0_23z = { celloutsig_0_14z[2], celloutsig_0_2z } ~^ { celloutsig_0_2z[1:0], celloutsig_0_6z };
  assign celloutsig_1_9z = ~((celloutsig_1_6z[3] & celloutsig_1_6z[0]) | (celloutsig_1_6z[2] & celloutsig_1_4z));
  assign _04_[2] = _01_;
  assign { _05_[9], _05_[2] } = { _02_, _00_ };
  assign _07_[13] = _03_;
  assign { out_data[128], out_data[100:96], out_data[37:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
