#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul  7 14:20:17 2025
# Process ID: 38194
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.121 ; gain = 114.992 ; free physical = 221382 ; free virtual = 418973
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38205
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2822.609 ; gain = 390.645 ; free physical = 220546 ; free virtual = 418216
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_9ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_9ns_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_9ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_9ns_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2977.484 ; gain = 545.520 ; free physical = 220251 ; free virtual = 417968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2989.359 ; gain = 557.395 ; free physical = 220174 ; free virtual = 417906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2997.363 ; gain = 565.398 ; free physical = 220166 ; free virtual = 417899
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3129.715 ; gain = 697.750 ; free physical = 219951 ; free virtual = 417718
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   18 Bit       Adders := 5     
	   3 Input   10 Bit       Adders := 40    
	   2 Input   10 Bit       Adders := 20    
	   3 Input    5 Bit       Adders := 80    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 90    
+---XORs : 
	   2 Input      1 Bit         XORs := 310   
+---Registers : 
	               12 Bit    Registers := 26    
	               10 Bit    Registers := 296   
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 51    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 45    
	                1 Bit    Registers := 609   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   2 Input   10 Bit        Muxes := 322   
	   3 Input   10 Bit        Muxes := 80    
	   7 Input   10 Bit        Muxes := 14    
	   4 Input   10 Bit        Muxes := 80    
	   6 Input   10 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 210   
	   3 Input    9 Bit        Muxes := 60    
	   5 Input    9 Bit        Muxes := 20    
	   4 Input    9 Bit        Muxes := 20    
	   5 Input    8 Bit        Muxes := 20    
	   2 Input    8 Bit        Muxes := 20    
	   2 Input    7 Bit        Muxes := 24    
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 220   
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 48    
	   2 Input    1 Bit        Muxes := 278   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U10/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U10/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U10/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U20/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U20/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U20/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U25/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U25/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U25/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U35/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U35/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U40/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U40/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U40/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U50/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U50/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U50/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U55/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U55/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U55/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U65/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U65/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U65/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U70/tmp_product, operation Mode is: A*(B:0x137).
DSP Report: operator mul_10s_10ns_18_1_1_U70/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U70/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U80/tmp_product, operation Mode is: A*(B:0x176).
DSP Report: operator mul_10s_10ns_18_1_1_U80/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U80/tmp_product.
WARNING: [Synth 8-6014] Unused sequential element tmp_6_reg_11903_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.v:3570]
WARNING: [Synth 8-6014] Unused sequential element tmp_4_reg_11834_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.v:3569]
WARNING: [Synth 8-6014] Unused sequential element tmp_8_reg_11972_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.v:3571]
WARNING: [Synth 8-6014] Unused sequential element tmp_2_reg_11766_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.v:3559]
WARNING: [Synth 8-6014] Unused sequential element tmp_15_reg_12181_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.v:3551]
WARNING: [Synth 8-6014] Unused sequential element tmp_13_reg_12114_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.v:3550]
WARNING: [Synth 8-6014] Unused sequential element tmp_17_reg_12250_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.v:3552]
WARNING: [Synth 8-6014] Unused sequential element tmp_11_reg_12045_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.v:3549]
WARNING: [Synth 8-6014] Unused sequential element tmp_25_reg_12462_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.v:3556]
WARNING: [Synth 8-6014] Unused sequential element tmp_23_reg_12393_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.v:3555]
WARNING: [Synth 8-6014] Unused sequential element tmp_27_reg_12531_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.v:3557]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_reg_12324_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.v:3554]
WARNING: [Synth 8-6014] Unused sequential element tmp_35_reg_12743_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.v:3562]
WARNING: [Synth 8-6014] Unused sequential element tmp_33_reg_12674_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.v:3561]
WARNING: [Synth 8-6014] Unused sequential element tmp_37_reg_12811_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.v:3563]
WARNING: [Synth 8-6014] Unused sequential element tmp_31_reg_12605_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.v:3560]
WARNING: [Synth 8-6014] Unused sequential element tmp_45_reg_13023_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.v:3567]
WARNING: [Synth 8-6014] Unused sequential element tmp_43_reg_12954_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.v:3566]
WARNING: [Synth 8-6014] Unused sequential element tmp_47_reg_13092_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.v:3568]
WARNING: [Synth 8-6014] Unused sequential element tmp_41_reg_12885_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c3-f1/conv-p5-c3-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.v:3565]
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U161/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U158/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U158/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U158/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U158/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U158/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U158/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U158/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U163/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U163/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U163/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U163/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U163/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U163/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U163/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U168/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U168/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U168/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U168/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U168/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U168/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U168/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U173/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U173/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U173/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U173/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U173/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U173/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U173/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U178/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x1d1).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U178/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U178/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U178/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U178/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U178/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U178/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U/p.
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (tmp_reg_11697_reg__9) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_reg_11697_reg__10) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_reg_11697_reg__11) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_reg_11697_reg__12) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_reg_11697_reg__13) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_reg_11697_reg__14) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_reg_11697_reg__15) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_reg_11697_reg__16) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_11977_reg__9) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_11977_reg__10) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_11977_reg__11) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_11977_reg__12) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_11977_reg__13) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_11977_reg__14) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_11977_reg__15) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_11977_reg__16) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_19_reg_12255_reg__9) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_19_reg_12255_reg__10) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_19_reg_12255_reg__11) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_19_reg_12255_reg__12) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_19_reg_12255_reg__13) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_19_reg_12255_reg__14) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_19_reg_12255_reg__15) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_19_reg_12255_reg__16) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_29_reg_12536_reg__9) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_29_reg_12536_reg__10) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_29_reg_12536_reg__11) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_29_reg_12536_reg__12) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_29_reg_12536_reg__13) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_29_reg_12536_reg__14) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_29_reg_12536_reg__15) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_29_reg_12536_reg__16) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_39_reg_12816_reg__9) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_39_reg_12816_reg__10) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_39_reg_12816_reg__11) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_39_reg_12816_reg__12) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_39_reg_12816_reg__13) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_39_reg_12816_reg__14) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_39_reg_12816_reg__15) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
WARNING: [Synth 8-3332] Sequential element (tmp_39_reg_12816_reg__16) is unused and will be removed from module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 4219.918 ; gain = 1787.953 ; free physical = 217918 ; free virtual = 416273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x137)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*(B:0x176)    | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*(B:0x1d1) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:00:59 . Memory (MB): peak = 4219.918 ; gain = 1787.953 ; free physical = 217874 ; free virtual = 416291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 4268.918 ; gain = 1836.953 ; free physical = 217742 ; free virtual = 416223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 4268.918 ; gain = 1836.953 ; free physical = 217604 ; free virtual = 416145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:10 . Memory (MB): peak = 4268.918 ; gain = 1836.953 ; free physical = 217586 ; free virtual = 416127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 4268.918 ; gain = 1836.953 ; free physical = 217588 ; free virtual = 416145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 4268.918 ; gain = 1836.953 ; free physical = 217585 ; free virtual = 416147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:13 . Memory (MB): peak = 4268.918 ; gain = 1836.953 ; free physical = 217552 ; free virtual = 416158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:13 . Memory (MB): peak = 4268.918 ; gain = 1836.953 ; free physical = 217547 ; free virtual = 416157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1                                             | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY8  |   904|
|3     |DSP48E2 |    55|
|4     |LUT1    |   247|
|5     |LUT2    |  2958|
|6     |LUT3    |  1998|
|7     |LUT4    |  4688|
|8     |LUT5    |   892|
|9     |LUT6    |  6345|
|10    |MUXF7   |    15|
|11    |FDRE    |  3261|
|12    |FDSE    |   138|
|13    |IBUF    |  1004|
|14    |OBUF    |    58|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|      |Instance                                                            |Module                                                                    |Cells |
+------+--------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|1     |top                                                                 |                                                                          | 22564|
|2     |  Block_entry28_proc_U0                                             |hls_dummy_Block_entry28_proc                                              |    50|
|3     |  sparse_arr_feat_conv1_out_10_U                                    |hls_dummy_fifo_w10_d2_S                                                   |    61|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_268                                      |    50|
|5     |  sparse_arr_feat_conv1_out_11_U                                    |hls_dummy_fifo_w10_d2_S_0                                                 |    40|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_267                                      |    30|
|7     |  sparse_arr_feat_conv1_out_12_U                                    |hls_dummy_fifo_w10_d2_S_1                                                 |   347|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_266                                      |   336|
|9     |  sparse_arr_feat_conv1_out_13_U                                    |hls_dummy_fifo_w10_d2_S_2                                                 |    62|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_265                                      |    50|
|11    |  sparse_arr_feat_conv1_out_14_U                                    |hls_dummy_fifo_w10_d2_S_3                                                 |    41|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_264                                      |    30|
|13    |  sparse_arr_feat_conv1_out_1_U                                     |hls_dummy_fifo_w10_d2_S_4                                                 |    59|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_263                                      |    50|
|15    |  sparse_arr_feat_conv1_out_2_U                                     |hls_dummy_fifo_w10_d2_S_5                                                 |    40|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_262                                      |    30|
|17    |  sparse_arr_feat_conv1_out_3_U                                     |hls_dummy_fifo_w10_d2_S_6                                                 |   346|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_261                                      |   336|
|19    |  sparse_arr_feat_conv1_out_4_U                                     |hls_dummy_fifo_w10_d2_S_7                                                 |    60|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_260                                      |    50|
|21    |  sparse_arr_feat_conv1_out_5_U                                     |hls_dummy_fifo_w10_d2_S_8                                                 |    41|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_259                                      |    30|
|23    |  sparse_arr_feat_conv1_out_6_U                                     |hls_dummy_fifo_w10_d2_S_9                                                 |   347|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_258                                      |   336|
|25    |  sparse_arr_feat_conv1_out_7_U                                     |hls_dummy_fifo_w10_d2_S_10                                                |    61|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_257                                      |    50|
|27    |  sparse_arr_feat_conv1_out_8_U                                     |hls_dummy_fifo_w10_d2_S_11                                                |    40|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_256                                      |    30|
|29    |  sparse_arr_feat_conv1_out_9_U                                     |hls_dummy_fifo_w10_d2_S_12                                                |   346|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_255                                      |   336|
|31    |  sparse_arr_feat_conv1_out_U                                       |hls_dummy_fifo_w10_d2_S_13                                                |   347|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_254                                      |   336|
|33    |  sparse_arr_feat_conv2_out_1_U                                     |hls_dummy_fifo_w10_d2_S_14                                                |    49|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_253                                      |    40|
|35    |  sparse_arr_feat_conv2_out_2_U                                     |hls_dummy_fifo_w10_d2_S_15                                                |    49|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_252                                      |    40|
|37    |  sparse_arr_feat_conv2_out_3_U                                     |hls_dummy_fifo_w10_d2_S_16                                                |    56|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_251                                      |    40|
|39    |  sparse_arr_feat_conv2_out_4_U                                     |hls_dummy_fifo_w10_d2_S_17                                                |    50|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_250                                      |    40|
|41    |  sparse_arr_feat_conv2_out_U                                       |hls_dummy_fifo_w10_d2_S_18                                                |    50|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_249                                      |    40|
|43    |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w10_d2_S_19                                                |   696|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_248                                      |   686|
|45    |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w10_d2_S_20                                                |   707|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_247                                      |   696|
|47    |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w10_d2_S_21                                                |   718|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_246                                      |   708|
|49    |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w10_d2_S_22                                                |   741|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_245                                      |   730|
|51    |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w10_d2_S_23                                                |   727|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg                                          |   717|
|53    |  sparse_arr_hash_reduce_out_1_c13_channel_U                        |hls_dummy_fifo_w4_d2_S                                                    |    47|
|54    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_244                                       |    37|
|55    |  sparse_arr_hash_reduce_out_1_c_U                                  |hls_dummy_fifo_w4_d2_S_24                                                 |    46|
|56    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_243                                       |    36|
|57    |  sparse_arr_hash_reduce_out_2_c14_channel_U                        |hls_dummy_fifo_w4_d2_S_25                                                 |    51|
|58    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_242                                       |    40|
|59    |  sparse_arr_hash_reduce_out_2_c_U                                  |hls_dummy_fifo_w4_d2_S_26                                                 |    52|
|60    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_241                                       |    42|
|61    |  sparse_arr_hash_reduce_out_3_c15_channel_U                        |hls_dummy_fifo_w4_d2_S_27                                                 |    50|
|62    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_240                                       |    40|
|63    |  sparse_arr_hash_reduce_out_3_c_U                                  |hls_dummy_fifo_w4_d2_S_28                                                 |    55|
|64    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_239                                       |    45|
|65    |  sparse_arr_hash_reduce_out_4_c16_channel_U                        |hls_dummy_fifo_w4_d2_S_29                                                 |    55|
|66    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_238                                       |    45|
|67    |  sparse_arr_hash_reduce_out_4_c_U                                  |hls_dummy_fifo_w4_d2_S_30                                                 |    49|
|68    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_237                                       |    39|
|69    |  sparse_arr_hash_reduce_out_5_c17_channel_U                        |hls_dummy_fifo_w4_d2_S_31                                                 |    55|
|70    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_236                                       |    45|
|71    |  sparse_arr_hash_reduce_out_5_c_U                                  |hls_dummy_fifo_w4_d2_S_32                                                 |    48|
|72    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_235                                       |    39|
|73    |  sparse_arr_hash_reduce_out_6_c18_channel_U                        |hls_dummy_fifo_w4_d2_S_33                                                 |    61|
|74    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_234                                       |    48|
|75    |  sparse_arr_hash_reduce_out_6_c_U                                  |hls_dummy_fifo_w4_d2_S_34                                                 |    42|
|76    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_233                                       |    33|
|77    |  sparse_arr_hash_reduce_out_7_c19_channel_U                        |hls_dummy_fifo_w4_d2_S_35                                                 |    58|
|78    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_232                                       |    47|
|79    |  sparse_arr_hash_reduce_out_7_c_U                                  |hls_dummy_fifo_w4_d2_S_36                                                 |    42|
|80    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_231                                       |    33|
|81    |  sparse_arr_hash_reduce_out_8_c20_channel_U                        |hls_dummy_fifo_w4_d2_S_37                                                 |    50|
|82    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_230                                       |    38|
|83    |  sparse_arr_hash_reduce_out_8_c_U                                  |hls_dummy_fifo_w4_d2_S_38                                                 |    54|
|84    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_229                                       |    45|
|85    |  sparse_arr_hash_reduce_out_9_c21_channel_U                        |hls_dummy_fifo_w4_d2_S_39                                                 |    45|
|86    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_228                                       |    35|
|87    |  sparse_arr_hash_reduce_out_9_c_U                                  |hls_dummy_fifo_w4_d2_S_40                                                 |    51|
|88    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_227                                       |    42|
|89    |  sparse_arr_hash_reduce_out_c12_channel_U                          |hls_dummy_fifo_w4_d2_S_41                                                 |    51|
|90    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_226                                       |    39|
|91    |  sparse_arr_hash_reduce_out_c_U                                    |hls_dummy_fifo_w4_d2_S_42                                                 |    45|
|92    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg                                           |    36|
|93    |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s |  6873|
|94    |    mul_10s_10ns_18_1_1_U10                                         |hls_dummy_mul_10s_10ns_18_1_1                                             |     1|
|95    |    mul_10s_10ns_18_1_1_U20                                         |hls_dummy_mul_10s_10ns_18_1_1_153                                         |     2|
|96    |    mul_10s_10ns_18_1_1_U25                                         |hls_dummy_mul_10s_10ns_18_1_1_154                                         |     2|
|97    |    mul_10s_10ns_18_1_1_U35                                         |hls_dummy_mul_10s_10ns_18_1_1_155                                         |     2|
|98    |    mul_10s_10ns_18_1_1_U40                                         |hls_dummy_mul_10s_10ns_18_1_1_156                                         |     2|
|99    |    mul_10s_10ns_18_1_1_U50                                         |hls_dummy_mul_10s_10ns_18_1_1_157                                         |     2|
|100   |    mul_10s_10ns_18_1_1_U55                                         |hls_dummy_mul_10s_10ns_18_1_1_158                                         |     2|
|101   |    mul_10s_10ns_18_1_1_U65                                         |hls_dummy_mul_10s_10ns_18_1_1_159                                         |     2|
|102   |    mul_10s_10ns_18_1_1_U70                                         |hls_dummy_mul_10s_10ns_18_1_1_160                                         |     2|
|103   |    mul_10s_10ns_18_1_1_U80                                         |hls_dummy_mul_10s_10ns_18_1_1_161                                         |     2|
|104   |    mul_10s_10s_18_1_1_U11                                          |hls_dummy_mul_10s_10s_18_1_1_162                                          |   131|
|105   |    mul_10s_10s_18_1_1_U12                                          |hls_dummy_mul_10s_10s_18_1_1_163                                          |   113|
|106   |    mul_10s_10s_18_1_1_U13                                          |hls_dummy_mul_10s_10s_18_1_1_164                                          |   113|
|107   |    mul_10s_10s_18_1_1_U14                                          |hls_dummy_mul_10s_10s_18_1_1_165                                          |   149|
|108   |    mul_10s_10s_18_1_1_U16                                          |hls_dummy_mul_10s_10s_18_1_1_166                                          |   120|
|109   |    mul_10s_10s_18_1_1_U17                                          |hls_dummy_mul_10s_10s_18_1_1_167                                          |   100|
|110   |    mul_10s_10s_18_1_1_U18                                          |hls_dummy_mul_10s_10s_18_1_1_168                                          |   100|
|111   |    mul_10s_10s_18_1_1_U19                                          |hls_dummy_mul_10s_10s_18_1_1_169                                          |   138|
|112   |    mul_10s_10s_18_1_1_U21                                          |hls_dummy_mul_10s_10s_18_1_1_170                                          |    72|
|113   |    mul_10s_10s_18_1_1_U22                                          |hls_dummy_mul_10s_10s_18_1_1_171                                          |    77|
|114   |    mul_10s_10s_18_1_1_U23                                          |hls_dummy_mul_10s_10s_18_1_1_172                                          |    77|
|115   |    mul_10s_10s_18_1_1_U24                                          |hls_dummy_mul_10s_10s_18_1_1_173                                          |    81|
|116   |    mul_10s_10s_18_1_1_U26                                          |hls_dummy_mul_10s_10s_18_1_1_174                                          |    70|
|117   |    mul_10s_10s_18_1_1_U27                                          |hls_dummy_mul_10s_10s_18_1_1_175                                          |    64|
|118   |    mul_10s_10s_18_1_1_U28                                          |hls_dummy_mul_10s_10s_18_1_1_176                                          |    64|
|119   |    mul_10s_10s_18_1_1_U29                                          |hls_dummy_mul_10s_10s_18_1_1_177                                          |    79|
|120   |    mul_10s_10s_18_1_1_U31                                          |hls_dummy_mul_10s_10s_18_1_1_178                                          |   122|
|121   |    mul_10s_10s_18_1_1_U32                                          |hls_dummy_mul_10s_10s_18_1_1_179                                          |    98|
|122   |    mul_10s_10s_18_1_1_U33                                          |hls_dummy_mul_10s_10s_18_1_1_180                                          |    98|
|123   |    mul_10s_10s_18_1_1_U34                                          |hls_dummy_mul_10s_10s_18_1_1_181                                          |   140|
|124   |    mul_10s_10s_18_1_1_U36                                          |hls_dummy_mul_10s_10s_18_1_1_182                                          |    73|
|125   |    mul_10s_10s_18_1_1_U37                                          |hls_dummy_mul_10s_10s_18_1_1_183                                          |    72|
|126   |    mul_10s_10s_18_1_1_U38                                          |hls_dummy_mul_10s_10s_18_1_1_184                                          |    72|
|127   |    mul_10s_10s_18_1_1_U39                                          |hls_dummy_mul_10s_10s_18_1_1_185                                          |    82|
|128   |    mul_10s_10s_18_1_1_U41                                          |hls_dummy_mul_10s_10s_18_1_1_186                                          |    70|
|129   |    mul_10s_10s_18_1_1_U42                                          |hls_dummy_mul_10s_10s_18_1_1_187                                          |    64|
|130   |    mul_10s_10s_18_1_1_U43                                          |hls_dummy_mul_10s_10s_18_1_1_188                                          |    64|
|131   |    mul_10s_10s_18_1_1_U44                                          |hls_dummy_mul_10s_10s_18_1_1_189                                          |    79|
|132   |    mul_10s_10s_18_1_1_U46                                          |hls_dummy_mul_10s_10s_18_1_1_190                                          |   122|
|133   |    mul_10s_10s_18_1_1_U47                                          |hls_dummy_mul_10s_10s_18_1_1_191                                          |    98|
|134   |    mul_10s_10s_18_1_1_U48                                          |hls_dummy_mul_10s_10s_18_1_1_192                                          |    98|
|135   |    mul_10s_10s_18_1_1_U49                                          |hls_dummy_mul_10s_10s_18_1_1_193                                          |   140|
|136   |    mul_10s_10s_18_1_1_U51                                          |hls_dummy_mul_10s_10s_18_1_1_194                                          |    73|
|137   |    mul_10s_10s_18_1_1_U52                                          |hls_dummy_mul_10s_10s_18_1_1_195                                          |    72|
|138   |    mul_10s_10s_18_1_1_U53                                          |hls_dummy_mul_10s_10s_18_1_1_196                                          |    72|
|139   |    mul_10s_10s_18_1_1_U54                                          |hls_dummy_mul_10s_10s_18_1_1_197                                          |    82|
|140   |    mul_10s_10s_18_1_1_U56                                          |hls_dummy_mul_10s_10s_18_1_1_198                                          |    70|
|141   |    mul_10s_10s_18_1_1_U57                                          |hls_dummy_mul_10s_10s_18_1_1_199                                          |    64|
|142   |    mul_10s_10s_18_1_1_U58                                          |hls_dummy_mul_10s_10s_18_1_1_200                                          |    64|
|143   |    mul_10s_10s_18_1_1_U59                                          |hls_dummy_mul_10s_10s_18_1_1_201                                          |    79|
|144   |    mul_10s_10s_18_1_1_U61                                          |hls_dummy_mul_10s_10s_18_1_1_202                                          |   122|
|145   |    mul_10s_10s_18_1_1_U62                                          |hls_dummy_mul_10s_10s_18_1_1_203                                          |    98|
|146   |    mul_10s_10s_18_1_1_U63                                          |hls_dummy_mul_10s_10s_18_1_1_204                                          |    98|
|147   |    mul_10s_10s_18_1_1_U64                                          |hls_dummy_mul_10s_10s_18_1_1_205                                          |   140|
|148   |    mul_10s_10s_18_1_1_U66                                          |hls_dummy_mul_10s_10s_18_1_1_206                                          |    73|
|149   |    mul_10s_10s_18_1_1_U67                                          |hls_dummy_mul_10s_10s_18_1_1_207                                          |    72|
|150   |    mul_10s_10s_18_1_1_U68                                          |hls_dummy_mul_10s_10s_18_1_1_208                                          |    72|
|151   |    mul_10s_10s_18_1_1_U69                                          |hls_dummy_mul_10s_10s_18_1_1_209                                          |    82|
|152   |    mul_10s_10s_18_1_1_U71                                          |hls_dummy_mul_10s_10s_18_1_1_210                                          |    71|
|153   |    mul_10s_10s_18_1_1_U72                                          |hls_dummy_mul_10s_10s_18_1_1_211                                          |    73|
|154   |    mul_10s_10s_18_1_1_U73                                          |hls_dummy_mul_10s_10s_18_1_1_212                                          |    73|
|155   |    mul_10s_10s_18_1_1_U74                                          |hls_dummy_mul_10s_10s_18_1_1_213                                          |    80|
|156   |    mul_10s_10s_18_1_1_U76                                          |hls_dummy_mul_10s_10s_18_1_1_214                                          |   122|
|157   |    mul_10s_10s_18_1_1_U77                                          |hls_dummy_mul_10s_10s_18_1_1_215                                          |   100|
|158   |    mul_10s_10s_18_1_1_U78                                          |hls_dummy_mul_10s_10s_18_1_1_216                                          |   100|
|159   |    mul_10s_10s_18_1_1_U79                                          |hls_dummy_mul_10s_10s_18_1_1_217                                          |   140|
|160   |    mul_10s_10s_18_1_1_U81                                          |hls_dummy_mul_10s_10s_18_1_1_218                                          |    73|
|161   |    mul_10s_10s_18_1_1_U82                                          |hls_dummy_mul_10s_10s_18_1_1_219                                          |    77|
|162   |    mul_10s_10s_18_1_1_U83                                          |hls_dummy_mul_10s_10s_18_1_1_220                                          |    77|
|163   |    mul_10s_10s_18_1_1_U84                                          |hls_dummy_mul_10s_10s_18_1_1_221                                          |    82|
|164   |    mul_10s_9ns_18_1_1_U15                                          |hls_dummy_mul_10s_9ns_18_1_1                                              |    12|
|165   |    mul_10s_9ns_18_1_1_U30                                          |hls_dummy_mul_10s_9ns_18_1_1_222                                          |    12|
|166   |    mul_10s_9ns_18_1_1_U45                                          |hls_dummy_mul_10s_9ns_18_1_1_223                                          |    12|
|167   |    mul_10s_9ns_18_1_1_U60                                          |hls_dummy_mul_10s_9ns_18_1_1_224                                          |    12|
|168   |    mul_10s_9ns_18_1_1_U75                                          |hls_dummy_mul_10s_9ns_18_1_1_225                                          |    12|
|169   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_3_1_s |  3168|
|170   |    mac_muladd_10s_10s_18ns_18_1_1_U138                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1                                  |    22|
|171   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_152                      |    22|
|172   |    mac_muladd_10s_10s_18ns_18_1_1_U139                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_43                               |    22|
|173   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_151                      |    22|
|174   |    mac_muladd_10s_10s_18ns_18_1_1_U140                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_44                               |    22|
|175   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_150                      |    22|
|176   |    mac_muladd_10s_10s_18ns_18_1_1_U141                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_45                               |    22|
|177   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_149                      |    22|
|178   |    mac_muladd_10s_10s_18ns_18_1_1_U142                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_46                               |    22|
|179   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_148                      |    22|
|180   |    mac_muladd_10s_10s_18ns_18_1_1_U143                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_47                               |    22|
|181   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_147                      |    22|
|182   |    mac_muladd_10s_10s_18ns_18_1_1_U144                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_48                               |    22|
|183   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_146                      |    22|
|184   |    mac_muladd_10s_10s_18ns_18_1_1_U145                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_49                               |    22|
|185   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_145                      |    22|
|186   |    mac_muladd_10s_10s_18ns_18_1_1_U146                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_50                               |    22|
|187   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_144                      |    22|
|188   |    mac_muladd_10s_10s_18ns_18_1_1_U147                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_51                               |    22|
|189   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_143                      |    22|
|190   |    mac_muladd_10s_10s_18ns_18_1_1_U148                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_52                               |    22|
|191   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_142                      |    22|
|192   |    mac_muladd_10s_10s_18ns_18_1_1_U149                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_53                               |    22|
|193   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_141                      |    22|
|194   |    mac_muladd_10s_10s_18ns_18_1_1_U150                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_54                               |    22|
|195   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_140                      |    22|
|196   |    mac_muladd_10s_10s_18ns_18_1_1_U151                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_55                               |    22|
|197   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_139                      |    22|
|198   |    mac_muladd_10s_10s_18ns_18_1_1_U152                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_56                               |    22|
|199   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_138                      |    22|
|200   |    mac_muladd_10s_10s_18ns_18_1_1_U153                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_57                               |    22|
|201   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_137                      |    22|
|202   |    mac_muladd_10s_10s_18ns_18_1_1_U154                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_58                               |    22|
|203   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_136                      |    22|
|204   |    mac_muladd_10s_10s_18ns_18_1_1_U155                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_59                               |    22|
|205   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_135                      |    22|
|206   |    mac_muladd_10s_10s_18ns_18_1_1_U156                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_60                               |    22|
|207   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_134                      |    22|
|208   |    mac_muladd_10s_10s_18ns_18_1_1_U157                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_61                               |    22|
|209   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_133                      |    22|
|210   |    mac_muladd_10s_10s_18ns_18_1_1_U159                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_62                               |    14|
|211   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_132                      |    14|
|212   |    mac_muladd_10s_10s_18ns_18_1_1_U160                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_63                               |    22|
|213   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_131                      |    22|
|214   |    mac_muladd_10s_10s_18ns_18_1_1_U161                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_64                               |    39|
|215   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_130                      |    39|
|216   |    mac_muladd_10s_10s_18ns_18_1_1_U162                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_65                               |    32|
|217   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_129                      |    32|
|218   |    mac_muladd_10s_10s_18ns_18_1_1_U164                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_66                               |    17|
|219   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_128                      |    17|
|220   |    mac_muladd_10s_10s_18ns_18_1_1_U165                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_67                               |    22|
|221   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_127                      |    22|
|222   |    mac_muladd_10s_10s_18ns_18_1_1_U166                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_68                               |    39|
|223   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_126                      |    39|
|224   |    mac_muladd_10s_10s_18ns_18_1_1_U167                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_69                               |    32|
|225   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_125                      |    32|
|226   |    mac_muladd_10s_10s_18ns_18_1_1_U169                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_70                               |    14|
|227   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_124                      |    14|
|228   |    mac_muladd_10s_10s_18ns_18_1_1_U170                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_71                               |    22|
|229   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_123                      |    22|
|230   |    mac_muladd_10s_10s_18ns_18_1_1_U171                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_72                               |    39|
|231   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_122                      |    39|
|232   |    mac_muladd_10s_10s_18ns_18_1_1_U172                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_73                               |    32|
|233   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_121                      |    32|
|234   |    mac_muladd_10s_10s_18ns_18_1_1_U174                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_74                               |    14|
|235   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_120                      |    14|
|236   |    mac_muladd_10s_10s_18ns_18_1_1_U175                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_75                               |    22|
|237   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_119                      |    22|
|238   |    mac_muladd_10s_10s_18ns_18_1_1_U176                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_76                               |    39|
|239   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_118                      |    39|
|240   |    mac_muladd_10s_10s_18ns_18_1_1_U177                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_77                               |    37|
|241   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_117                      |    37|
|242   |    mac_muladd_10s_10s_18ns_18_1_1_U179                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_78                               |    14|
|243   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_116                      |    14|
|244   |    mac_muladd_10s_10s_18ns_18_1_1_U180                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_79                               |    22|
|245   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_115                      |    22|
|246   |    mac_muladd_10s_10s_18ns_18_1_1_U181                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_80                               |    39|
|247   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_114                      |    39|
|248   |    mac_muladd_10s_10s_18ns_18_1_1_U182                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_81                               |    32|
|249   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0_U            |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_0                          |    32|
|250   |    mac_muladd_10s_9ns_18ns_18_1_1_U158                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1                                  |     3|
|251   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_113                      |     3|
|252   |    mac_muladd_10s_9ns_18ns_18_1_1_U163                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_82                               |     3|
|253   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_112                      |     3|
|254   |    mac_muladd_10s_9ns_18ns_18_1_1_U168                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_83                               |     3|
|255   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_111                      |     3|
|256   |    mac_muladd_10s_9ns_18ns_18_1_1_U173                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_84                               |     3|
|257   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_110                      |     3|
|258   |    mac_muladd_10s_9ns_18ns_18_1_1_U178                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_85                               |     3|
|259   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1_U            |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_1                          |     3|
|260   |    mul_10s_10s_18_1_1_U113                                         |hls_dummy_mul_10s_10s_18_1_1                                              |     9|
|261   |    mul_10s_10s_18_1_1_U114                                         |hls_dummy_mul_10s_10s_18_1_1_86                                           |    71|
|262   |    mul_10s_10s_18_1_1_U115                                         |hls_dummy_mul_10s_10s_18_1_1_87                                           |    71|
|263   |    mul_10s_10s_18_1_1_U116                                         |hls_dummy_mul_10s_10s_18_1_1_88                                           |    71|
|264   |    mul_10s_10s_18_1_1_U117                                         |hls_dummy_mul_10s_10s_18_1_1_89                                           |    71|
|265   |    mul_10s_10s_18_1_1_U118                                         |hls_dummy_mul_10s_10s_18_1_1_90                                           |     9|
|266   |    mul_10s_10s_18_1_1_U119                                         |hls_dummy_mul_10s_10s_18_1_1_91                                           |    71|
|267   |    mul_10s_10s_18_1_1_U120                                         |hls_dummy_mul_10s_10s_18_1_1_92                                           |    71|
|268   |    mul_10s_10s_18_1_1_U121                                         |hls_dummy_mul_10s_10s_18_1_1_93                                           |    71|
|269   |    mul_10s_10s_18_1_1_U122                                         |hls_dummy_mul_10s_10s_18_1_1_94                                           |    71|
|270   |    mul_10s_10s_18_1_1_U123                                         |hls_dummy_mul_10s_10s_18_1_1_95                                           |     9|
|271   |    mul_10s_10s_18_1_1_U124                                         |hls_dummy_mul_10s_10s_18_1_1_96                                           |    71|
|272   |    mul_10s_10s_18_1_1_U125                                         |hls_dummy_mul_10s_10s_18_1_1_97                                           |    71|
|273   |    mul_10s_10s_18_1_1_U126                                         |hls_dummy_mul_10s_10s_18_1_1_98                                           |    71|
|274   |    mul_10s_10s_18_1_1_U127                                         |hls_dummy_mul_10s_10s_18_1_1_99                                           |    71|
|275   |    mul_10s_10s_18_1_1_U128                                         |hls_dummy_mul_10s_10s_18_1_1_100                                          |     9|
|276   |    mul_10s_10s_18_1_1_U129                                         |hls_dummy_mul_10s_10s_18_1_1_101                                          |    71|
|277   |    mul_10s_10s_18_1_1_U130                                         |hls_dummy_mul_10s_10s_18_1_1_102                                          |    71|
|278   |    mul_10s_10s_18_1_1_U131                                         |hls_dummy_mul_10s_10s_18_1_1_103                                          |    71|
|279   |    mul_10s_10s_18_1_1_U132                                         |hls_dummy_mul_10s_10s_18_1_1_104                                          |    71|
|280   |    mul_10s_10s_18_1_1_U133                                         |hls_dummy_mul_10s_10s_18_1_1_105                                          |     9|
|281   |    mul_10s_10s_18_1_1_U134                                         |hls_dummy_mul_10s_10s_18_1_1_106                                          |    71|
|282   |    mul_10s_10s_18_1_1_U135                                         |hls_dummy_mul_10s_10s_18_1_1_107                                          |    71|
|283   |    mul_10s_10s_18_1_1_U136                                         |hls_dummy_mul_10s_10s_18_1_1_108                                          |    71|
|284   |    mul_10s_10s_18_1_1_U137                                         |hls_dummy_mul_10s_10s_18_1_1_109                                          |    71|
|285   |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4  |  4287|
+------+--------------------------------------------------------------------+--------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:13 . Memory (MB): peak = 4268.918 ; gain = 1836.953 ; free physical = 217547 ; free virtual = 416158
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 223 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:13 . Memory (MB): peak = 4268.918 ; gain = 1836.953 ; free physical = 217548 ; free virtual = 416158
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:13 . Memory (MB): peak = 4268.926 ; gain = 1836.953 ; free physical = 217547 ; free virtual = 416157
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.31 . Memory (MB): peak = 4268.926 ; gain = 0.000 ; free physical = 217793 ; free virtual = 416431
INFO: [Netlist 29-17] Analyzing 1979 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4324.945 ; gain = 0.000 ; free physical = 217604 ; free virtual = 416319
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1060 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 55 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1004 instances

Synth Design complete | Checksum: 278e4ef8
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 161 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:23 . Memory (MB): peak = 4324.945 ; gain = 1916.824 ; free physical = 217605 ; free virtual = 416319
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3921.387; main = 3647.981; forked = 369.029
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5236.281; main = 4324.949; forked = 967.359
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4388.977 ; gain = 64.031 ; free physical = 217366 ; free virtual = 416097

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e4373d29

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4428.555 ; gain = 39.578 ; free physical = 217541 ; free virtual = 416315

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 11 inverters resulting in an inversion of 835 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 23d74d40

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4569.523 ; gain = 0.000 ; free physical = 217358 ; free virtual = 416188
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 18 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e1158599

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4569.523 ; gain = 0.000 ; free physical = 217347 ; free virtual = 416185
INFO: [Opt 31-389] Phase Constant propagation created 9 cells and removed 24 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c253e19c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4569.523 ; gain = 0.000 ; free physical = 217332 ; free virtual = 416174
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: f56b2748

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4569.523 ; gain = 0.000 ; free physical = 217325 ; free virtual = 416180
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 3b603735

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4569.523 ; gain = 0.000 ; free physical = 217322 ; free virtual = 416180
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              18  |                                              0  |
|  Constant propagation         |               9  |              24  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 6b00e742

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4569.523 ; gain = 0.000 ; free physical = 217322 ; free virtual = 416180

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 6b00e742

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4569.523 ; gain = 0.000 ; free physical = 217318 ; free virtual = 416180

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 6b00e742

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4569.523 ; gain = 0.000 ; free physical = 217318 ; free virtual = 416180

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4569.523 ; gain = 0.000 ; free physical = 217318 ; free virtual = 416180
Ending Netlist Obfuscation Task | Checksum: 6b00e742

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4569.523 ; gain = 0.000 ; free physical = 217318 ; free virtual = 416180
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 4569.523 ; gain = 244.578 ; free physical = 217318 ; free virtual = 416180
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 14:22:05 2025...
