#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat May 30 19:08:39 2020
# Process ID: 24756
# Current directory: /fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/imports/ip_repo
# Command line: vivado
# Log file: /fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/imports/ip_repo/vivado.log
# Journal file: /fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/imports/ip_repo/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /fpga/projects/UIO_wIRQ/UIO_wIRQ.xpr
WARNING: [Board 49-91] Board repository path '/home/roy-m/.Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '/home/roy-m/.Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/fpga/projects/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/fpga/projects/UIO_wIRQ/ip_repo/custom_IO_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/fpga/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:module_ref:custom_IO_v1_0_S00_AXI:1.0 - custom_IO_v1_0_S00_A_0
Successfully read diagram <design_1> from BD file </fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/design_1.bd>
update_module_reference design_1_custom_IO_v1_0_S00_A_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt_out' of definition 'xilinx.com:signal:interrupt:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt_out' of definition 'xilinx.com:signal:interrupt:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt_out': Added interface parameter 'SENSITIVITY' with value 'EDGE_RISING'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/fpga/projects/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/fpga/projects/UIO_wIRQ/ip_repo/custom_IO_1.0'.
Upgrading '/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_custom_IO_v1_0_S00_A_0_0 to use current project options
Wrote  : </fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /custom_IO_v1_0_S00_A_0/S_AXI_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : </fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block custom_IO_v1_0_S00_A_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = dd9e4474d06f2eda; cache size = 21.658 MB.
[Sat May 30 19:13:24 2020] Launched design_1_custom_IO_v1_0_S00_A_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_custom_IO_v1_0_S00_A_0_0_synth_1: /fpga/projects/UIO_wIRQ/UIO_wIRQ.runs/design_1_custom_IO_v1_0_S00_A_0_0_synth_1/runme.log
synth_1: /fpga/projects/UIO_wIRQ/UIO_wIRQ.runs/synth_1/runme.log
[Sat May 30 19:13:24 2020] Launched impl_1...
Run output will be captured here: /fpga/projects/UIO_wIRQ/UIO_wIRQ.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 6913.207 ; gain = 165.652 ; free physical = 53985 ; free virtual = 123145
file copy -force /fpga/projects/UIO_wIRQ/UIO_wIRQ.runs/impl_1/design_1_wrapper.sysdef /fpga/projects/UIO_wIRQ/UIO_wIRQ.sdk/design_1_wrapper.hdf

update_module_reference design_1_custom_IO_v1_0_S00_A_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt_out' of definition 'xilinx.com:signal:interrupt:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt_out' of definition 'xilinx.com:signal:interrupt:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt_out': Added interface parameter 'SENSITIVITY' with value 'EDGE_RISING'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/fpga/projects/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/fpga/projects/UIO_wIRQ/ip_repo/custom_IO_1.0'.
Upgrading '/fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_custom_IO_v1_0_S00_A_0_0 to use current project options
Wrote  : </fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /custom_IO_v1_0_S00_A_0/S_AXI_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : </fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block custom_IO_v1_0_S00_A_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /fpga/projects/UIO_wIRQ/UIO_wIRQ.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = dd9e4474d06f2eda; cache size = 21.658 MB.
[Sat May 30 20:36:25 2020] Launched design_1_custom_IO_v1_0_S00_A_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_custom_IO_v1_0_S00_A_0_0_synth_1: /fpga/projects/UIO_wIRQ/UIO_wIRQ.runs/design_1_custom_IO_v1_0_S00_A_0_0_synth_1/runme.log
synth_1: /fpga/projects/UIO_wIRQ/UIO_wIRQ.runs/synth_1/runme.log
[Sat May 30 20:36:25 2020] Launched impl_1...
Run output will be captured here: /fpga/projects/UIO_wIRQ/UIO_wIRQ.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 7074.828 ; gain = 9.891 ; free physical = 53760 ; free virtual = 123065
file copy -force /fpga/projects/UIO_wIRQ/UIO_wIRQ.runs/impl_1/design_1_wrapper.sysdef /fpga/projects/UIO_wIRQ/UIO_wIRQ.sdk/design_1_wrapper.hdf

