 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 k6_frac_N10_frac_chain_depop50_mem32K_40nm.xml	  mkSMAdapter4B.v	  common	  64.22	  vpr	  83.32 MiB	  	  -1	  -1	  7.72	  54328	  5	  2.64	  -1	  -1	  42976	  -1	  -1	  153	  193	  5	  0	  success	  v8.0.0-12161-g489698f01-dirty	  release IPO VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-18T11:17:37	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  85316	  193	  205	  2718	  2652	  1	  1312	  556	  20	  20	  400	  memory	  auto	  42.4 MiB	  2.45	  10469	  238196	  85514	  126301	  26381	  83.3 MiB	  2.95	  0.03	  4.84027	  -2749.15	  -4.84027	  4.84027	  0.83	  0.00761474	  0.00660428	  1.09699	  0.922824	  -1	  -1	  -1	  -1	  70	  20765	  36	  2.07112e+07	  1.09858e+07	  1.91061e+06	  4776.53	  38.39	  5.373	  4.70354	  50878	  398303	  -1	  18111	  15	  5037	  13737	  1062567	  242989	  5.154	  5.154	  -2964.17	  -5.154	  -9.16196	  -0.29768	  2.38830e+06	  5970.76	  0.16	  0.72	  0.42	  -1	  -1	  0.16	  0.462225	  0.433618	 
