<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p482" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_482{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_482{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_482{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_482{left:69px;bottom:1084px;}
#t5_482{left:95px;bottom:1088px;letter-spacing:-0.19px;word-spacing:-0.69px;}
#t6_482{left:95px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_482{left:69px;bottom:1045px;}
#t8_482{left:95px;bottom:1048px;letter-spacing:-0.17px;word-spacing:-0.77px;}
#t9_482{left:95px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_482{left:69px;bottom:1007px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#tb_482{left:69px;bottom:990px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#tc_482{left:69px;bottom:973px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#td_482{left:69px;bottom:947px;}
#te_482{left:95px;bottom:950px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tf_482{left:95px;bottom:933px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_482{left:69px;bottom:907px;}
#th_482{left:95px;bottom:910px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ti_482{left:95px;bottom:894px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tj_482{left:440px;bottom:854px;letter-spacing:-0.13px;}
#tk_482{left:122px;bottom:833px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#tl_482{left:122px;bottom:816px;letter-spacing:-0.13px;}
#tm_482{left:69px;bottom:748px;letter-spacing:0.16px;}
#tn_482{left:150px;bottom:748px;letter-spacing:0.21px;word-spacing:-0.03px;}
#to_482{left:69px;bottom:723px;letter-spacing:-0.16px;word-spacing:-0.88px;}
#tp_482{left:69px;bottom:706px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_482{left:69px;bottom:689px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tr_482{left:69px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ts_482{left:69px;bottom:655px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tt_482{left:69px;bottom:631px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tu_482{left:69px;bottom:614px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#tv_482{left:69px;bottom:597px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tw_482{left:69px;bottom:580px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tx_482{left:69px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_482{left:69px;bottom:496px;letter-spacing:0.16px;}
#tz_482{left:150px;bottom:496px;letter-spacing:0.21px;word-spacing:-0.02px;}
#t10_482{left:69px;bottom:470px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#t11_482{left:69px;bottom:454px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t12_482{left:69px;bottom:437px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t13_482{left:69px;bottom:410px;}
#t14_482{left:95px;bottom:414px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t15_482{left:95px;bottom:389px;}
#t16_482{left:121px;bottom:389px;letter-spacing:-0.18px;word-spacing:-0.48px;}
#t17_482{left:95px;bottom:365px;}
#t18_482{left:121px;bottom:365px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t19_482{left:95px;bottom:341px;}
#t1a_482{left:121px;bottom:341px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t1b_482{left:95px;bottom:316px;}
#t1c_482{left:121px;bottom:316px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1d_482{left:69px;bottom:290px;}
#t1e_482{left:95px;bottom:293px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t1f_482{left:95px;bottom:269px;}
#t1g_482{left:121px;bottom:269px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t1h_482{left:121px;bottom:252px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1i_482{left:95px;bottom:228px;}
#t1j_482{left:121px;bottom:228px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1k_482{left:121px;bottom:211px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1l_482{left:69px;bottom:184px;}
#t1m_482{left:95px;bottom:188px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1n_482{left:95px;bottom:171px;letter-spacing:-0.15px;}
#t1o_482{left:69px;bottom:145px;}
#t1p_482{left:95px;bottom:148px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1q_482{left:95px;bottom:131px;letter-spacing:-0.15px;}

.s1_482{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_482{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_482{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_482{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_482{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_482{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts482" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg482Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg482" style="-webkit-user-select: none;"><object width="935" height="1210" data="482/482.svg" type="image/svg+xml" id="pdf482" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_482" class="t s1_482">13-4 </span><span id="t2_482" class="t s1_482">Vol. 3A </span>
<span id="t3_482" class="t s2_482">INTEL® MMX™ TECHNOLOGY SYSTEM PROGRAMMING </span>
<span id="t4_482" class="t s3_482">• </span><span id="t5_482" class="t s4_482">Execute an FSAVE, FNSAVE, or FXSAVE instruction to save the MMX state to memory. (The FXSAVE instruction </span>
<span id="t6_482" class="t s4_482">also saves the state of the XMM and MXCSR registers.) </span>
<span id="t7_482" class="t s3_482">• </span><span id="t8_482" class="t s4_482">Execute an FRSTOR or FXRSTOR instruction to restore the MMX state from memory. (The FXRSTOR instruction </span>
<span id="t9_482" class="t s4_482">also restores the state of the XMM and MXCSR registers.) </span>
<span id="ta_482" class="t s4_482">The save and restore methods described above are required for operating systems (see Section 13.4, “Saving MMX </span>
<span id="tb_482" class="t s4_482">State on Task or Context Switches”). Applications can in some cases save and restore only the MMX registers in the </span>
<span id="tc_482" class="t s4_482">following way: </span>
<span id="td_482" class="t s3_482">• </span><span id="te_482" class="t s4_482">Execute eight MOVQ instructions to save the contents of the MMX0 through MMX7 registers to memory. An </span>
<span id="tf_482" class="t s4_482">EMMS instruction may then (optionally) be executed to clear the MMX state in the x87 FPU. </span>
<span id="tg_482" class="t s3_482">• </span><span id="th_482" class="t s4_482">Execute eight MOVQ instructions to read the saved contents of MMX registers from memory into the MMX0 </span>
<span id="ti_482" class="t s4_482">through MMX7 registers. </span>
<span id="tj_482" class="t s5_482">NOTE </span>
<span id="tk_482" class="t s4_482">The IA-32 architecture does not support scanning the x87 FPU tag word and then only saving valid </span>
<span id="tl_482" class="t s4_482">entries. </span>
<span id="tm_482" class="t s6_482">13.4 </span><span id="tn_482" class="t s6_482">SAVING MMX STATE ON TASK OR CONTEXT SWITCHES </span>
<span id="to_482" class="t s4_482">When switching from one task or context to another, it is often necessary to save the MMX state. As a general rule, </span>
<span id="tp_482" class="t s4_482">if the existing task switching code for an operating system includes facilities for saving the state of the x87 FPU, </span>
<span id="tq_482" class="t s4_482">these facilities can also be relied upon to save the MMX state, without rewriting the task switch code. This reliance </span>
<span id="tr_482" class="t s4_482">is possible because the MMX state is aliased to the x87 FPU state (see Section 13.2, “The MMX State and MMX </span>
<span id="ts_482" class="t s4_482">Register Aliasing”). </span>
<span id="tt_482" class="t s4_482">With the introduction of the FXSAVE and FXRSTOR instructions and of SSE/SSE2/SSE3/SSSE3 extensions, it is </span>
<span id="tu_482" class="t s4_482">possible (and more efficient) to create state saving facilities in the operating system or executive that save the x87 </span>
<span id="tv_482" class="t s4_482">FPU/MMX/SSE/SSE2/SSE3/SSSE3 state in one operation. Section 14.4, “Designing OS Facilities for Saving x87 </span>
<span id="tw_482" class="t s4_482">FPU, SSE, AND EXTENDED States on Task or Context Switches,” describes how to design such facilities. The tech- </span>
<span id="tx_482" class="t s4_482">niques describes in this section can be adapted to saving only the MMX and x87 FPU state if needed. </span>
<span id="ty_482" class="t s6_482">13.5 </span><span id="tz_482" class="t s6_482">EXCEPTIONS THAT CAN OCCUR WHEN EXECUTING MMX INSTRUCTIONS </span>
<span id="t10_482" class="t s4_482">MMX instructions do not generate x87 FPU floating-point exceptions, nor do they affect the processor’s status flags </span>
<span id="t11_482" class="t s4_482">in the EFLAGS register or the x87 FPU status word. The following exceptions can be generated during the execution </span>
<span id="t12_482" class="t s4_482">of an MMX instruction: </span>
<span id="t13_482" class="t s3_482">• </span><span id="t14_482" class="t s4_482">Exceptions during memory accesses: </span>
<span id="t15_482" class="t s4_482">— </span><span id="t16_482" class="t s4_482">Stack-segment fault (#SS). </span>
<span id="t17_482" class="t s4_482">— </span><span id="t18_482" class="t s4_482">General protection (#GP). </span>
<span id="t19_482" class="t s4_482">— </span><span id="t1a_482" class="t s4_482">Page fault (#PF). </span>
<span id="t1b_482" class="t s4_482">— </span><span id="t1c_482" class="t s4_482">Alignment check (#AC), if alignment checking is enabled. </span>
<span id="t1d_482" class="t s3_482">• </span><span id="t1e_482" class="t s4_482">System exceptions: </span>
<span id="t1f_482" class="t s4_482">— </span><span id="t1g_482" class="t s4_482">Invalid Opcode (#UD), if the EM flag in control register CR0 is set when an MMX instruction is executed (see </span>
<span id="t1h_482" class="t s4_482">Section 13.1, “Emulation of the MMX Instruction Set”). </span>
<span id="t1i_482" class="t s4_482">— </span><span id="t1j_482" class="t s4_482">Device not available (#NM), if an MMX instruction is executed when the TS flag in control register CR0 is </span>
<span id="t1k_482" class="t s4_482">set. (See Section 14.4.1, “Using the TS Flag to Control the Saving of the x87 FPU and SSE State.”) </span>
<span id="t1l_482" class="t s3_482">• </span><span id="t1m_482" class="t s4_482">Floating-point error (#MF). (See Section 13.5.1, “Effect of MMX Instructions on Pending x87 Floating-Point </span>
<span id="t1n_482" class="t s4_482">Exceptions.”) </span>
<span id="t1o_482" class="t s3_482">• </span><span id="t1p_482" class="t s4_482">Other exceptions can occur indirectly due to the faulty execution of the exception handlers for the above </span>
<span id="t1q_482" class="t s4_482">exceptions. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
