
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.450257                       # Number of seconds simulated
sim_ticks                                450257359500                       # Number of ticks simulated
final_tick                               2105643286000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  28581                       # Simulator instruction rate (inst/s)
host_op_rate                                    54101                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              128690270                       # Simulator tick rate (ticks/s)
host_mem_usage                                2277744                       # Number of bytes of host memory used
host_seconds                                  3498.77                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     189286737                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst           2831424                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           7166976                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9998400                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst      2831424                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total         2831424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4180160                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4180160                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst              44241                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             111984                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                156225                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           65315                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                65315                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              6288457                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             15917510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                22205967                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         6288457                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6288457                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9283935                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9283935                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9283935                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             6288457                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            15917510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               31489902                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                         159099                       # number of replacements
system.l2.tagsinuse                        990.596072                       # Cycle average of tags in use
system.l2.total_refs                          1399005                       # Total number of references to valid blocks.
system.l2.sampled_refs                         160092                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.738756                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           206.179141                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             319.072920                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             465.344012                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.201347                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.311595                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.454438                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.967379                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst               625166                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               427505                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1052671                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           383192                       # number of Writeback hits
system.l2.Writeback_hits::total                383192                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             176899                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                176899                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                625166                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                604404                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1229570                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               625166                       # number of overall hits
system.l2.overall_hits::cpu.data               604404                       # number of overall hits
system.l2.overall_hits::total                 1229570                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst              44241                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              79190                       # number of ReadReq misses
system.l2.ReadReq_misses::total                123431                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            32794                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               32794                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst               44241                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              111984                       # number of demand (read+write) misses
system.l2.demand_misses::total                 156225                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              44241                       # number of overall misses
system.l2.overall_misses::cpu.data             111984                       # number of overall misses
system.l2.overall_misses::total                156225                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst   2313743500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   4141436500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6455180000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   1712783500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1712783500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst    2313743500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    5854220000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8167963500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   2313743500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   5854220000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8167963500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           669407                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           506695                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1176102                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       383192                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            383192                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         209693                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            209693                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            669407                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            716388                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1385795                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           669407                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           716388                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1385795                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.066090                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.156287                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.104949                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.156391                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.156391                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.066090                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.156318                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112733                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.066090                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.156318                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112733                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52298.625709                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52297.468115                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52297.883028                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52228.563152                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52228.563152                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52298.625709                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52277.289613                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52283.331733                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52298.625709                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52277.289613                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52283.331733                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                65315                       # number of writebacks
system.l2.writebacks::total                     65315                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst         44241                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         79190                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           123431                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        32794                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          32794                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          44241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         111984                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            156225                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         44241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        111984                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           156225                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst   1772298000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   3171857500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4944155500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1311920500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1311920500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1772298000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   4483778000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6256076000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1772298000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   4483778000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6256076000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.066090                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.156287                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.104949                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.156391                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.156391                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.066090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.156318                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112733                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.066090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.156318                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112733                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40060.080016                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40053.763101                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40056.027254                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40004.894188                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40004.894188                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40060.080016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40039.452065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40045.293647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40060.080016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40039.452065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40045.293647                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                23296012                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23296012                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2459436                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12400744                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11830735                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.403429                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        900514719                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           29071308                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      102232257                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    23296012                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11830735                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     195942378                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4918872                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              652794278                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  15574481                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 59517                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          880267400                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.218351                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.413127                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                688060415     78.16%     78.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                192206985     21.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            880267400                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.025870                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.113526                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                160367618                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             525667836                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 141790668                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              49981839                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2459436                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              191772510                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                2459436                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                221589983                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               465500299                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  55785198                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             134932483                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              190717682                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               40090096                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           230154777                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             445382049                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        445381060                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               989                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             228483512                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1671264                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  1                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 135289975                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             24382219                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9625991                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  189286734                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                   4                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 189286738                       # Number of instructions issued
system.cpu.iq.issued_per_cycle::samples     880267400                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.215033                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.410845                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           690980662     78.50%     78.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           189286738     21.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       880267400                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            501415      0.26%      0.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             154776705     81.77%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 408      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             24382219     12.88%     94.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9625991      5.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              189286738                       # Type of FU issued
system.cpu.iq.rate                           0.210198                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1258839975                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         189286288                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    189286287                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 900                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                450                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          450                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              188784873                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     450                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2996                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2459436                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                88002081                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              16290249                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           189286738                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1215                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              24382219                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9625991                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  4                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1445628                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1013808                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2459436                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             189286737                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              24382219                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     34008210                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 23279900                       # Number of branches executed
system.cpu.iew.exec_stores                    9625991                       # Number of stores executed
system.cpu.iew.exec_rate                     0.210198                       # Inst execution rate
system.cpu.iew.wb_sent                      189286737                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     189286737                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.210198                       # insts written-back per cycle
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitNonSpecStalls               4                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2459436                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    877807964                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.215636                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.411263                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    688521227     78.44%     78.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    189286737     21.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    877807964                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              189286737                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       34008210                       # Number of memory references committed
system.cpu.commit.loads                      24382219                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   23279900                       # Number of branches committed
system.cpu.commit.fp_insts                        450                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 188957553                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events             189286737                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    877807964                       # The number of ROB reads
system.cpu.rob.rob_writes                   381032911                       # The number of ROB writes
system.cpu.timesIdled                         1087775                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        20247319                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     189286737                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               9.005147                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         9.005147                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.111048                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.111048                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                358622204                       # number of integer regfile reads
system.cpu.int_regfile_writes               228483141                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       759                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      370                       # number of floating regfile writes
system.cpu.misc_regfile_reads                84636496                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                 669152                       # number of replacements
system.cpu.icache.tagsinuse                254.524550                       # Cycle average of tags in use
system.cpu.icache.total_refs                 14903708                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 669407                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  22.264046                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     254.524550                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.994237                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.994237                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     14903708                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14903708                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      14903708                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14903708                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     14903708                       # number of overall hits
system.cpu.icache.overall_hits::total        14903708                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       670773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        670773                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       670773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         670773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       670773                       # number of overall misses
system.cpu.icache.overall_misses::total        670773                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  10599448500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  10599448500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  10599448500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  10599448500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  10599448500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  10599448500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15574481                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15574481                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15574481                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15574481                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15574481                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15574481                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.043069                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.043069                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.043069                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.043069                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.043069                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.043069                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15801.841308                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15801.841308                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 15801.841308                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15801.841308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 15801.841308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15801.841308                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1366                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1366                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1366                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1366                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1366                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1366                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       669407                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       669407                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       669407                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       669407                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       669407                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       669407                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   9238934000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   9238934000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   9238934000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   9238934000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   9238934000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   9238934000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.042981                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.042981                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.042981                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.042981                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.042981                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.042981                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13801.669239                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13801.669239                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13801.669239                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13801.669239                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13801.669239                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13801.669239                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 716132                       # number of replacements
system.cpu.dcache.tagsinuse                255.827468                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33286694                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 716388                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  46.464617                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           1664522737000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     255.827468                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999326                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999326                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     23870397                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23870397                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      9416297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9416297                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      33286694                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33286694                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     33286694                       # number of overall hits
system.cpu.dcache.overall_hits::total        33286694                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       508826                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        508826                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       209694                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       209694                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       718520                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         718520                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       718520                       # number of overall misses
system.cpu.dcache.overall_misses::total        718520                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   9968838000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9968838000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   4110944500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4110944500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  14079782500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14079782500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  14079782500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14079782500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     24379223                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     24379223                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      9625991                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9625991                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     34005214                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34005214                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     34005214                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34005214                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.020871                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020871                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.021784                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021784                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.021130                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021130                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.021130                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021130                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19591.840826                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19591.840826                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 19604.492737                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19604.492737                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 19595.533179                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19595.533179                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 19595.533179                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19595.533179                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       383192                       # number of writebacks
system.cpu.dcache.writebacks::total            383192                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         2131                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2131                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2132                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2132                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2132                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2132                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       506695                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       506695                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       209693                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       209693                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       716388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       716388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       716388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       716388                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   8923865000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8923865000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3691549000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3691549000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  12615414000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12615414000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  12615414000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12615414000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.020784                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020784                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.021784                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021784                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.021067                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021067                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.021067                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021067                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17611.906571                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17611.906571                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 17604.540924                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17604.540924                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 17609.750582                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17609.750582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17609.750582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17609.750582                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
