<?xml version="1.0" encoding="UTF-8"?>
<testsuites>
<testsuite timestamp="2024-12-05T17:32:38" hostname="zeus" package="demo_01_impl" id="0" name="default" tests="1" errors="0" failures="2" time="0" skipped="0">
<properties>
<property name="os" value="Linux"/>
<property name="expect" value="PASS"/>
<property name="status" value="FAIL"/>
</properties>
<testcase classname="default" name="build execution" time="0">
<failure type="FAIL" message="Task returned status FAIL." />
</testcase>
<testcase classname="default" name="Property ASSERT in demo_01_impl at demo_01_impl.sv:15.2-15.28" time="0" type="ASSERT" location="demo_01_impl.sv:15.2-15.28" id="_witness_.assert_auto_verificsva_cc_1732_import_16" tracefile="engine_0/trace.vcd">
<failure type="ASSERT" message="Property ASSERT in demo_01_impl at demo_01_impl.sv:15.2-15.28 failed. Trace file: engine_0/trace.vcd" />
</testcase>
<system-out>SBY 17:32:38 [demo_01_impl] Removing directory '/home/pedro/dev/formal_verification_project/symbiyosys/example_sva/demo_01_impl'.
SBY 17:32:38 [demo_01_impl] Copy '/home/pedro/dev/formal_verification_project/symbiyosys/example_sva/seq.sv' to '/home/pedro/dev/formal_verification_project/symbiyosys/example_sva/demo_01_impl/src/seq.sv'.
SBY 17:32:38 [demo_01_impl] Copy '/home/pedro/dev/formal_verification_project/symbiyosys/example_sva/demo_01_impl.sv' to '/home/pedro/dev/formal_verification_project/symbiyosys/example_sva/demo_01_impl/src/demo_01_impl.sv'.
SBY 17:32:38 [demo_01_impl] engine_0: smtbmc
SBY 17:32:38 [demo_01_impl] base: starting process &quot;cd demo_01_impl/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 17:32:38 [demo_01_impl] base: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 17:32:38 [demo_01_impl] base: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 17:32:38 [demo_01_impl] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 17:32:38 [demo_01_impl] base: This license was issued to Pedro Palacios Almendros.
SBY 17:32:38 [demo_01_impl] base: Customer PoC: Pedro Palacios Almendros &lt;pedro.palaciosalmendros@epfl.ch&gt;.
SBY 17:32:38 [demo_01_impl] base: finished (returncode=0)
SBY 17:32:38 [demo_01_impl] prep: starting process &quot;cd demo_01_impl/model; yosys -ql design_prep.log design_prep.ys&quot;
SBY 17:32:38 [demo_01_impl] prep: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 17:32:38 [demo_01_impl] prep: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 17:32:38 [demo_01_impl] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 17:32:38 [demo_01_impl] prep: This license was issued to Pedro Palacios Almendros.
SBY 17:32:38 [demo_01_impl] prep: Customer PoC: Pedro Palacios Almendros &lt;pedro.palaciosalmendros@epfl.ch&gt;.
SBY 17:32:38 [demo_01_impl] prep: finished (returncode=0)
SBY 17:32:38 [demo_01_impl] smt2: starting process &quot;cd demo_01_impl/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 17:32:38 [demo_01_impl] smt2: This is an EVALUATION LICENSE of Tabby CAD Suite.
SBY 17:32:38 [demo_01_impl] smt2: This license is granted for the limited purpose of evaluating Tabby CAD Suite only.
SBY 17:32:38 [demo_01_impl] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 17:32:38 [demo_01_impl] smt2: This license was issued to Pedro Palacios Almendros.
SBY 17:32:38 [demo_01_impl] smt2: Customer PoC: Pedro Palacios Almendros &lt;pedro.palaciosalmendros@epfl.ch&gt;.
SBY 17:32:38 [demo_01_impl] smt2: finished (returncode=0)
SBY 17:32:38 [demo_01_impl] engine_0: starting process &quot;cd demo_01_impl; yosys-smtbmc --presat --unroll --noprogress -t 20  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2&quot;
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Solver: yices
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assumptions in step 0..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assertions in step 0..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assumptions in step 1..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assertions in step 1..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assumptions in step 2..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assertions in step 2..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assumptions in step 3..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assertions in step 3..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assumptions in step 4..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assertions in step 4..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assumptions in step 5..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assertions in step 5..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assumptions in step 6..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assertions in step 6..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assumptions in step 7..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assertions in step 7..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assumptions in step 8..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assertions in step 8..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assumptions in step 9..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assertions in step 9..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assumptions in step 10..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assertions in step 10..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assumptions in step 11..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assertions in step 11..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assumptions in step 12..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assertions in step 12..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assumptions in step 13..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assertions in step 13..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assumptions in step 14..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assertions in step 14..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assumptions in step 15..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assertions in step 15..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assumptions in step 16..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assertions in step 16..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assumptions in step 17..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assertions in step 17..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assumptions in step 18..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assertions in step 18..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assumptions in step 19..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Checking assertions in step 19..
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  BMC failed!
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Assert failed in demo_01_impl: demo_01_impl.sv:15.2-15.28 (_witness_.assert_auto_verificsva_cc_1732_import_16)
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace.vcd
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace_tb.v
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace.smtc
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace.yw
SBY 17:32:38 [demo_01_impl] engine_0: ##   0:00:00  Status: failed
SBY 17:32:38 [demo_01_impl] engine_0: finished (returncode=1)
SBY 17:32:38 [demo_01_impl] engine_0: Status returned by engine: FAIL
SBY 17:32:38 [demo_01_impl] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 17:32:38 [demo_01_impl] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 17:32:38 [demo_01_impl] summary: engine_0 (smtbmc) returned FAIL
SBY 17:32:38 [demo_01_impl] summary: counterexample trace: demo_01_impl/engine_0/trace.vcd
SBY 17:32:38 [demo_01_impl] summary:   failed assertion demo_01_impl._witness_.assert_auto_verificsva_cc_1732_import_16 at demo_01_impl.sv:15.2-15.28 in step 19
SBY 17:32:38 [demo_01_impl] DONE (FAIL, rc=2)
</system-out>
<system-err>
</system-err>
</testsuite>
</testsuites>
