{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 13:32:33 2015 " "Info: Processing started: Mon Dec 21 13:32:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register controlUnit:CU\|state.decode register dataPath:DP\|memRAM:part2\|Q\[3\] 144.65 MHz 6.913 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 144.65 MHz between source register \"controlUnit:CU\|state.decode\" and destination register \"dataPath:DP\|memRAM:part2\|Q\[3\]\" (period= 6.913 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.679 ns + Longest register register " "Info: + Longest register to register delay is 6.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controlUnit:CU\|state.decode 1 REG LCFF_X30_Y18_N25 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y18_N25; Fanout = 14; REG Node = 'controlUnit:CU\|state.decode'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { controlUnit:CU|state.decode } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.545 ns) 0.996 ns dataPath:DP\|instructionCycleOperation:part1\|multiplexer:Meminst_mux\|Output\[1\]~0 2 COMB LCCOMB_X30_Y18_N18 80 " "Info: 2: + IC(0.451 ns) + CELL(0.545 ns) = 0.996 ns; Loc. = LCCOMB_X30_Y18_N18; Fanout = 80; COMB Node = 'dataPath:DP\|instructionCycleOperation:part1\|multiplexer:Meminst_mux\|Output\[1\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { controlUnit:CU|state.decode dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[1]~0 } "NODE_NAME" } } { "../dataPath/multiplexer.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/multiplexer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.491 ns) 2.710 ns dataPath:DP\|memRAM:part2\|Mux4~7 3 COMB LCCOMB_X30_Y19_N12 1 " "Info: 3: + IC(1.223 ns) + CELL(0.491 ns) = 2.710 ns; Loc. = LCCOMB_X30_Y19_N12; Fanout = 1; COMB Node = 'dataPath:DP\|memRAM:part2\|Mux4~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[1]~0 dataPath:DP|memRAM:part2|Mux4~7 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.178 ns) 3.739 ns dataPath:DP\|memRAM:part2\|Mux4~8 4 COMB LCCOMB_X29_Y18_N14 1 " "Info: 4: + IC(0.851 ns) + CELL(0.178 ns) = 3.739 ns; Loc. = LCCOMB_X29_Y18_N14; Fanout = 1; COMB Node = 'dataPath:DP\|memRAM:part2\|Mux4~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { dataPath:DP|memRAM:part2|Mux4~7 dataPath:DP|memRAM:part2|Mux4~8 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.521 ns) 5.161 ns dataPath:DP\|memRAM:part2\|Mux4~9 5 COMB LCCOMB_X30_Y17_N6 1 " "Info: 5: + IC(0.901 ns) + CELL(0.521 ns) = 5.161 ns; Loc. = LCCOMB_X30_Y17_N6; Fanout = 1; COMB Node = 'dataPath:DP\|memRAM:part2\|Mux4~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { dataPath:DP|memRAM:part2|Mux4~8 dataPath:DP|memRAM:part2|Mux4~9 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.319 ns) 6.583 ns dataPath:DP\|memRAM:part2\|Mux4~20 6 COMB LCCOMB_X25_Y17_N24 1 " "Info: 6: + IC(1.103 ns) + CELL(0.319 ns) = 6.583 ns; Loc. = LCCOMB_X25_Y17_N24; Fanout = 1; COMB Node = 'dataPath:DP\|memRAM:part2\|Mux4~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { dataPath:DP|memRAM:part2|Mux4~9 dataPath:DP|memRAM:part2|Mux4~20 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.679 ns dataPath:DP\|memRAM:part2\|Q\[3\] 7 REG LCFF_X25_Y17_N25 3 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 6.679 ns; Loc. = LCFF_X25_Y17_N25; Fanout = 3; REG Node = 'dataPath:DP\|memRAM:part2\|Q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { dataPath:DP|memRAM:part2|Mux4~20 dataPath:DP|memRAM:part2|Q[3] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.150 ns ( 32.19 % ) " "Info: Total cell delay = 2.150 ns ( 32.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.529 ns ( 67.81 % ) " "Info: Total interconnect delay = 4.529 ns ( 67.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.679 ns" { controlUnit:CU|state.decode dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[1]~0 dataPath:DP|memRAM:part2|Mux4~7 dataPath:DP|memRAM:part2|Mux4~8 dataPath:DP|memRAM:part2|Mux4~9 dataPath:DP|memRAM:part2|Mux4~20 dataPath:DP|memRAM:part2|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.679 ns" { controlUnit:CU|state.decode {} dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[1]~0 {} dataPath:DP|memRAM:part2|Mux4~7 {} dataPath:DP|memRAM:part2|Mux4~8 {} dataPath:DP|memRAM:part2|Mux4~9 {} dataPath:DP|memRAM:part2|Mux4~20 {} dataPath:DP|memRAM:part2|Q[3] {} } { 0.000ns 0.451ns 1.223ns 0.851ns 0.901ns 1.103ns 0.000ns } { 0.000ns 0.545ns 0.491ns 0.178ns 0.521ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.855 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns dataPath:DP\|memRAM:part2\|Q\[3\] 3 REG LCFF_X25_Y17_N25 3 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X25_Y17_N25; Fanout = 3; REG Node = 'dataPath:DP\|memRAM:part2\|Q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { Clock~clkctrl dataPath:DP|memRAM:part2|Q[3] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clock Clock~clkctrl dataPath:DP|memRAM:part2|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|memRAM:part2|Q[3] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.850 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.850 ns controlUnit:CU\|state.decode 3 REG LCFF_X30_Y18_N25 14 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X30_Y18_N25; Fanout = 14; REG Node = 'controlUnit:CU\|state.decode'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { Clock~clkctrl controlUnit:CU|state.decode } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.12 % ) " "Info: Total cell delay = 1.628 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl controlUnit:CU|state.decode } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} controlUnit:CU|state.decode {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clock Clock~clkctrl dataPath:DP|memRAM:part2|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|memRAM:part2|Q[3] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl controlUnit:CU|state.decode } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} controlUnit:CU|state.decode {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.679 ns" { controlUnit:CU|state.decode dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[1]~0 dataPath:DP|memRAM:part2|Mux4~7 dataPath:DP|memRAM:part2|Mux4~8 dataPath:DP|memRAM:part2|Mux4~9 dataPath:DP|memRAM:part2|Mux4~20 dataPath:DP|memRAM:part2|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.679 ns" { controlUnit:CU|state.decode {} dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[1]~0 {} dataPath:DP|memRAM:part2|Mux4~7 {} dataPath:DP|memRAM:part2|Mux4~8 {} dataPath:DP|memRAM:part2|Mux4~9 {} dataPath:DP|memRAM:part2|Mux4~20 {} dataPath:DP|memRAM:part2|Q[3] {} } { 0.000ns 0.451ns 1.223ns 0.851ns 0.901ns 1.103ns 0.000ns } { 0.000ns 0.545ns 0.491ns 0.178ns 0.521ns 0.319ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clock Clock~clkctrl dataPath:DP|memRAM:part2|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|memRAM:part2|Q[3] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl controlUnit:CU|state.decode } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} controlUnit:CU|state.decode {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dataPath:DP\|memRAM:part2\|REGISTER\[0\]\[5\] In Clock 7.680 ns register " "Info: tsu for register \"dataPath:DP\|memRAM:part2\|REGISTER\[0\]\[5\]\" (data pin = \"In\", clock pin = \"Clock\") is 7.680 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.555 ns + Longest pin register " "Info: + Longest pin to register delay is 10.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.833 ns) 0.833 ns In 1 PIN PIN_B14 49 " "Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_B14; Fanout = 49; PIN Node = 'In'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { In } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.683 ns) + CELL(0.457 ns) 7.973 ns dataPath:DP\|memRAM:part2\|REGISTER~42 2 COMB LCCOMB_X27_Y17_N28 11 " "Info: 2: + IC(6.683 ns) + CELL(0.457 ns) = 7.973 ns; Loc. = LCCOMB_X27_Y17_N28; Fanout = 11; COMB Node = 'dataPath:DP\|memRAM:part2\|REGISTER~42'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.140 ns" { In dataPath:DP|memRAM:part2|REGISTER~42 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.169 ns) + CELL(0.413 ns) 10.555 ns dataPath:DP\|memRAM:part2\|REGISTER\[0\]\[5\] 3 REG LCFF_X31_Y20_N25 1 " "Info: 3: + IC(2.169 ns) + CELL(0.413 ns) = 10.555 ns; Loc. = LCFF_X31_Y20_N25; Fanout = 1; REG Node = 'dataPath:DP\|memRAM:part2\|REGISTER\[0\]\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.582 ns" { dataPath:DP|memRAM:part2|REGISTER~42 dataPath:DP|memRAM:part2|REGISTER[0][5] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 16.13 % ) " "Info: Total cell delay = 1.703 ns ( 16.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.852 ns ( 83.87 % ) " "Info: Total interconnect delay = 8.852 ns ( 83.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.555 ns" { In dataPath:DP|memRAM:part2|REGISTER~42 dataPath:DP|memRAM:part2|REGISTER[0][5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.555 ns" { In {} In~combout {} dataPath:DP|memRAM:part2|REGISTER~42 {} dataPath:DP|memRAM:part2|REGISTER[0][5] {} } { 0.000ns 0.000ns 6.683ns 2.169ns } { 0.000ns 0.833ns 0.457ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.837 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.602 ns) 2.837 ns dataPath:DP\|memRAM:part2\|REGISTER\[0\]\[5\] 3 REG LCFF_X31_Y20_N25 1 " "Info: 3: + IC(0.971 ns) + CELL(0.602 ns) = 2.837 ns; Loc. = LCFF_X31_Y20_N25; Fanout = 1; REG Node = 'dataPath:DP\|memRAM:part2\|REGISTER\[0\]\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { Clock~clkctrl dataPath:DP|memRAM:part2|REGISTER[0][5] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.38 % ) " "Info: Total cell delay = 1.628 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.209 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.209 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { Clock Clock~clkctrl dataPath:DP|memRAM:part2|REGISTER[0][5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|memRAM:part2|REGISTER[0][5] {} } { 0.000ns 0.000ns 0.238ns 0.971ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.555 ns" { In dataPath:DP|memRAM:part2|REGISTER~42 dataPath:DP|memRAM:part2|REGISTER[0][5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.555 ns" { In {} In~combout {} dataPath:DP|memRAM:part2|REGISTER~42 {} dataPath:DP|memRAM:part2|REGISTER[0][5] {} } { 0.000ns 0.000ns 6.683ns 2.169ns } { 0.000ns 0.833ns 0.457ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { Clock Clock~clkctrl dataPath:DP|memRAM:part2|REGISTER[0][5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|memRAM:part2|REGISTER[0][5] {} } { 0.000ns 0.000ns 0.238ns 0.971ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Output\[6\] dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[6\] 9.499 ns register " "Info: tco from clock \"Clock\" to destination pin \"Output\[6\]\" through register \"dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[6\]\" is 9.499 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.855 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[6\] 3 REG LCFF_X25_Y17_N3 18 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X25_Y17_N3; Fanout = 18; REG Node = 'dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { Clock~clkctrl dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] } "NODE_NAME" } } { "../dataPath/register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clock Clock~clkctrl dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../dataPath/register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.367 ns + Longest register pin " "Info: + Longest register to pin delay is 6.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[6\] 1 REG LCFF_X25_Y17_N3 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y17_N3; Fanout = 18; REG Node = 'dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] } "NODE_NAME" } } { "../dataPath/register.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.527 ns) + CELL(2.840 ns) 6.367 ns Output\[6\] 2 PIN PIN_J15 0 " "Info: 2: + IC(3.527 ns) + CELL(2.840 ns) = 6.367 ns; Loc. = PIN_J15; Fanout = 0; PIN Node = 'Output\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.367 ns" { dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] Output[6] } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 44.60 % ) " "Info: Total cell delay = 2.840 ns ( 44.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.527 ns ( 55.40 % ) " "Info: Total interconnect delay = 3.527 ns ( 55.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.367 ns" { dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.367 ns" { dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] {} Output[6] {} } { 0.000ns 3.527ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clock Clock~clkctrl dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.367 ns" { dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] Output[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.367 ns" { dataPath:DP|instructionSetOperation:part3|register:ARegister|out[6] {} Output[6] {} } { 0.000ns 3.527ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dataPath:DP\|memRAM:part2\|REGISTER\[7\]\[2\] In Clock -3.924 ns register " "Info: th for register \"dataPath:DP\|memRAM:part2\|REGISTER\[7\]\[2\]\" (data pin = \"In\", clock pin = \"Clock\") is -3.924 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.846 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.846 ns dataPath:DP\|memRAM:part2\|REGISTER\[7\]\[2\] 3 REG LCFF_X27_Y18_N31 1 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X27_Y18_N31; Fanout = 1; REG Node = 'dataPath:DP\|memRAM:part2\|REGISTER\[7\]\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { Clock~clkctrl dataPath:DP|memRAM:part2|REGISTER[7][2] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.20 % ) " "Info: Total cell delay = 1.628 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.218 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { Clock Clock~clkctrl dataPath:DP|memRAM:part2|REGISTER[7][2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|memRAM:part2|REGISTER[7][2] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.056 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.833 ns) 0.833 ns In 1 PIN PIN_B14 49 " "Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_B14; Fanout = 49; PIN Node = 'In'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { In } "NODE_NAME" } } { "Lab2.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.949 ns) + CELL(0.178 ns) 6.960 ns dataPath:DP\|memRAM:part2\|REGISTER~36 2 COMB LCCOMB_X27_Y18_N30 15 " "Info: 2: + IC(5.949 ns) + CELL(0.178 ns) = 6.960 ns; Loc. = LCCOMB_X27_Y18_N30; Fanout = 15; COMB Node = 'dataPath:DP\|memRAM:part2\|REGISTER~36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.127 ns" { In dataPath:DP|memRAM:part2|REGISTER~36 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.056 ns dataPath:DP\|memRAM:part2\|REGISTER\[7\]\[2\] 3 REG LCFF_X27_Y18_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.056 ns; Loc. = LCFF_X27_Y18_N31; Fanout = 1; REG Node = 'dataPath:DP\|memRAM:part2\|REGISTER\[7\]\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { dataPath:DP|memRAM:part2|REGISTER~36 dataPath:DP|memRAM:part2|REGISTER[7][2] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "C:/Users/Student/Desktop/yen/dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.107 ns ( 15.69 % ) " "Info: Total cell delay = 1.107 ns ( 15.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.949 ns ( 84.31 % ) " "Info: Total interconnect delay = 5.949 ns ( 84.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.056 ns" { In dataPath:DP|memRAM:part2|REGISTER~36 dataPath:DP|memRAM:part2|REGISTER[7][2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.056 ns" { In {} In~combout {} dataPath:DP|memRAM:part2|REGISTER~36 {} dataPath:DP|memRAM:part2|REGISTER[7][2] {} } { 0.000ns 0.000ns 5.949ns 0.000ns } { 0.000ns 0.833ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { Clock Clock~clkctrl dataPath:DP|memRAM:part2|REGISTER[7][2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { Clock {} Clock~combout {} Clock~clkctrl {} dataPath:DP|memRAM:part2|REGISTER[7][2] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.056 ns" { In dataPath:DP|memRAM:part2|REGISTER~36 dataPath:DP|memRAM:part2|REGISTER[7][2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.056 ns" { In {} In~combout {} dataPath:DP|memRAM:part2|REGISTER~36 {} dataPath:DP|memRAM:part2|REGISTER[7][2] {} } { 0.000ns 0.000ns 5.949ns 0.000ns } { 0.000ns 0.833ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 13:32:33 2015 " "Info: Processing ended: Mon Dec 21 13:32:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
