# Reading pref.tcl
# do sim.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:20:55 on Jan 06,2021
# vlog -reportprogress 300 simple_pwm.v simple_pwm_tb.v 
# -- Compiling module simple_pwm
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:20:55 on Jan 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 00:20:56 on Jan 06,2021
# Loading work.testbench
# Loading work.simple_pwm
# ** Note: $finish    : simple_pwm_tb.v(39)
#    Time: 100000200 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at simple_pwm_tb.v line 39
# 0 ps
# 105000210 ns
# End time: 00:36:09 on Jan 06,2021, Elapsed time: 0:15:13
# Errors: 0, Warnings: 0
