;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* BUSY */
BUSY__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
BUSY__0__MASK EQU 0x04
BUSY__0__PC EQU CYREG_PRT3_PC2
BUSY__0__PORT EQU 3
BUSY__0__SHIFT EQU 2
BUSY__AG EQU CYREG_PRT3_AG
BUSY__AMUX EQU CYREG_PRT3_AMUX
BUSY__BIE EQU CYREG_PRT3_BIE
BUSY__BIT_MASK EQU CYREG_PRT3_BIT_MASK
BUSY__BYP EQU CYREG_PRT3_BYP
BUSY__CTL EQU CYREG_PRT3_CTL
BUSY__DM0 EQU CYREG_PRT3_DM0
BUSY__DM1 EQU CYREG_PRT3_DM1
BUSY__DM2 EQU CYREG_PRT3_DM2
BUSY__DR EQU CYREG_PRT3_DR
BUSY__INP_DIS EQU CYREG_PRT3_INP_DIS
BUSY__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
BUSY__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
BUSY__LCD_EN EQU CYREG_PRT3_LCD_EN
BUSY__MASK EQU 0x04
BUSY__PORT EQU 3
BUSY__PRT EQU CYREG_PRT3_PRT
BUSY__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
BUSY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
BUSY__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
BUSY__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
BUSY__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
BUSY__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
BUSY__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
BUSY__PS EQU CYREG_PRT3_PS
BUSY__SHIFT EQU 2
BUSY__SLW EQU CYREG_PRT3_SLW

/* CLOCK1 */
CLOCK1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
CLOCK1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
CLOCK1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
CLOCK1__CFG2_SRC_SEL_MASK EQU 0x07
CLOCK1__INDEX EQU 0x01
CLOCK1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLOCK1__PM_ACT_MSK EQU 0x02
CLOCK1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLOCK1__PM_STBY_MSK EQU 0x02

/* CLOCK2 */
CLOCK2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CLOCK2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CLOCK2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CLOCK2__CFG2_SRC_SEL_MASK EQU 0x07
CLOCK2__INDEX EQU 0x00
CLOCK2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLOCK2__PM_ACT_MSK EQU 0x01
CLOCK2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLOCK2__PM_STBY_MSK EQU 0x01

/* CLOCK3 */
CLOCK3__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
CLOCK3__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
CLOCK3__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
CLOCK3__CFG2_SRC_SEL_MASK EQU 0x07
CLOCK3__INDEX EQU 0x02
CLOCK3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLOCK3__PM_ACT_MSK EQU 0x04
CLOCK3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLOCK3__PM_STBY_MSK EQU 0x04

/* COLLISION */
COLLISION__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
COLLISION__0__MASK EQU 0x01
COLLISION__0__PC EQU CYREG_PRT3_PC0
COLLISION__0__PORT EQU 3
COLLISION__0__SHIFT EQU 0
COLLISION__AG EQU CYREG_PRT3_AG
COLLISION__AMUX EQU CYREG_PRT3_AMUX
COLLISION__BIE EQU CYREG_PRT3_BIE
COLLISION__BIT_MASK EQU CYREG_PRT3_BIT_MASK
COLLISION__BYP EQU CYREG_PRT3_BYP
COLLISION__CTL EQU CYREG_PRT3_CTL
COLLISION__DM0 EQU CYREG_PRT3_DM0
COLLISION__DM1 EQU CYREG_PRT3_DM1
COLLISION__DM2 EQU CYREG_PRT3_DM2
COLLISION__DR EQU CYREG_PRT3_DR
COLLISION__INP_DIS EQU CYREG_PRT3_INP_DIS
COLLISION__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
COLLISION__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
COLLISION__LCD_EN EQU CYREG_PRT3_LCD_EN
COLLISION__MASK EQU 0x01
COLLISION__PORT EQU 3
COLLISION__PRT EQU CYREG_PRT3_PRT
COLLISION__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
COLLISION__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
COLLISION__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
COLLISION__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
COLLISION__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
COLLISION__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
COLLISION__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
COLLISION__PS EQU CYREG_PRT3_PS
COLLISION__SHIFT EQU 0
COLLISION__SLW EQU CYREG_PRT3_SLW

/* CollisionDelay */
CollisionDelay_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
CollisionDelay_TimerUDB_rstSts_stsreg__0__POS EQU 0
CollisionDelay_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
CollisionDelay_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
CollisionDelay_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
CollisionDelay_TimerUDB_rstSts_stsreg__2__POS EQU 2
CollisionDelay_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
CollisionDelay_TimerUDB_rstSts_stsreg__3__POS EQU 3
CollisionDelay_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
CollisionDelay_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
CollisionDelay_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
CollisionDelay_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
CollisionDelay_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
CollisionDelay_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
CollisionDelay_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
CollisionDelay_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
CollisionDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
CollisionDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
CollisionDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
CollisionDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
CollisionDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
CollisionDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
CollisionDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
CollisionDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
CollisionDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
CollisionDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
CollisionDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
CollisionDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
CollisionDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
CollisionDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
CollisionDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
CollisionDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
CollisionDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
CollisionDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
CollisionDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
CollisionDelay_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
CollisionDelay_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
CollisionDelay_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
CollisionDelay_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
CollisionDelay_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
CollisionDelay_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
CollisionDelay_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
CollisionDelay_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
CollisionDelay_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
CollisionDelay_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
CollisionDelay_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
CollisionDelay_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
CollisionDelay_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
CollisionDelay_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
CollisionDelay_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
CollisionDelay_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
CollisionDelay_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
CollisionDelay_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
CollisionDelay_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
CollisionDelay_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
CollisionDelay_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
CollisionDelay_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
CollisionDelay_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
CollisionDelay_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
CollisionDelay_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
CollisionDelay_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
CollisionDelay_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
CollisionDelay_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
CollisionDelay_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
CollisionDelay_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
CollisionDelay_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
CollisionDelay_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
CollisionDelay_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
CollisionDelay_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
CollisionDelay_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
CollisionDelay_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
CollisionDelay_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
CollisionDelayClk__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
CollisionDelayClk__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
CollisionDelayClk__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
CollisionDelayClk__CFG2_SRC_SEL_MASK EQU 0x07
CollisionDelayClk__INDEX EQU 0x03
CollisionDelayClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CollisionDelayClk__PM_ACT_MSK EQU 0x08
CollisionDelayClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CollisionDelayClk__PM_STBY_MSK EQU 0x08
CollisionDelayISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CollisionDelayISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CollisionDelayISR__INTC_MASK EQU 0x01
CollisionDelayISR__INTC_NUMBER EQU 0
CollisionDelayISR__INTC_PRIOR_NUM EQU 7
CollisionDelayISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
CollisionDelayISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CollisionDelayISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* FallEdge */
FallEdge__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
FallEdge__0__MASK EQU 0x04
FallEdge__0__PC EQU CYREG_PRT0_PC2
FallEdge__0__PORT EQU 0
FallEdge__0__SHIFT EQU 2
FallEdge__AG EQU CYREG_PRT0_AG
FallEdge__AMUX EQU CYREG_PRT0_AMUX
FallEdge__BIE EQU CYREG_PRT0_BIE
FallEdge__BIT_MASK EQU CYREG_PRT0_BIT_MASK
FallEdge__BYP EQU CYREG_PRT0_BYP
FallEdge__CTL EQU CYREG_PRT0_CTL
FallEdge__DM0 EQU CYREG_PRT0_DM0
FallEdge__DM1 EQU CYREG_PRT0_DM1
FallEdge__DM2 EQU CYREG_PRT0_DM2
FallEdge__DR EQU CYREG_PRT0_DR
FallEdge__INP_DIS EQU CYREG_PRT0_INP_DIS
FallEdge__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
FallEdge__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
FallEdge__LCD_EN EQU CYREG_PRT0_LCD_EN
FallEdge__MASK EQU 0x04
FallEdge__PORT EQU 0
FallEdge__PRT EQU CYREG_PRT0_PRT
FallEdge__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
FallEdge__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
FallEdge__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
FallEdge__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
FallEdge__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
FallEdge__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
FallEdge__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
FallEdge__PS EQU CYREG_PRT0_PS
FallEdge__SHIFT EQU 2
FallEdge__SLW EQU CYREG_PRT0_SLW

/* FallingEdgeISR */
FallingEdgeISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
FallingEdgeISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
FallingEdgeISR__INTC_MASK EQU 0x02
FallingEdgeISR__INTC_NUMBER EQU 1
FallingEdgeISR__INTC_PRIOR_NUM EQU 7
FallingEdgeISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
FallingEdgeISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
FallingEdgeISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* IDLE */
IDLE__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
IDLE__0__MASK EQU 0x02
IDLE__0__PC EQU CYREG_PRT3_PC1
IDLE__0__PORT EQU 3
IDLE__0__SHIFT EQU 1
IDLE__AG EQU CYREG_PRT3_AG
IDLE__AMUX EQU CYREG_PRT3_AMUX
IDLE__BIE EQU CYREG_PRT3_BIE
IDLE__BIT_MASK EQU CYREG_PRT3_BIT_MASK
IDLE__BYP EQU CYREG_PRT3_BYP
IDLE__CTL EQU CYREG_PRT3_CTL
IDLE__DM0 EQU CYREG_PRT3_DM0
IDLE__DM1 EQU CYREG_PRT3_DM1
IDLE__DM2 EQU CYREG_PRT3_DM2
IDLE__DR EQU CYREG_PRT3_DR
IDLE__INP_DIS EQU CYREG_PRT3_INP_DIS
IDLE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
IDLE__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
IDLE__LCD_EN EQU CYREG_PRT3_LCD_EN
IDLE__MASK EQU 0x02
IDLE__PORT EQU 3
IDLE__PRT EQU CYREG_PRT3_PRT
IDLE__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
IDLE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
IDLE__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
IDLE__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
IDLE__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
IDLE__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
IDLE__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
IDLE__PS EQU CYREG_PRT3_PS
IDLE__SHIFT EQU 1
IDLE__SLW EQU CYREG_PRT3_SLW

/* LCD_LCDPort */
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

/* RECEIVE */
RECEIVE__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
RECEIVE__0__MASK EQU 0x80
RECEIVE__0__PC EQU CYREG_PRT3_PC7
RECEIVE__0__PORT EQU 3
RECEIVE__0__SHIFT EQU 7
RECEIVE__AG EQU CYREG_PRT3_AG
RECEIVE__AMUX EQU CYREG_PRT3_AMUX
RECEIVE__BIE EQU CYREG_PRT3_BIE
RECEIVE__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RECEIVE__BYP EQU CYREG_PRT3_BYP
RECEIVE__CTL EQU CYREG_PRT3_CTL
RECEIVE__DM0 EQU CYREG_PRT3_DM0
RECEIVE__DM1 EQU CYREG_PRT3_DM1
RECEIVE__DM2 EQU CYREG_PRT3_DM2
RECEIVE__DR EQU CYREG_PRT3_DR
RECEIVE__INP_DIS EQU CYREG_PRT3_INP_DIS
RECEIVE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RECEIVE__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RECEIVE__LCD_EN EQU CYREG_PRT3_LCD_EN
RECEIVE__MASK EQU 0x80
RECEIVE__PORT EQU 3
RECEIVE__PRT EQU CYREG_PRT3_PRT
RECEIVE__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RECEIVE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RECEIVE__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RECEIVE__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RECEIVE__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RECEIVE__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RECEIVE__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RECEIVE__PS EQU CYREG_PRT3_PS
RECEIVE__SHIFT EQU 7
RECEIVE__SLW EQU CYREG_PRT3_SLW

/* ReceiveISR */
ReceiveISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ReceiveISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ReceiveISR__INTC_MASK EQU 0x04
ReceiveISR__INTC_NUMBER EQU 2
ReceiveISR__INTC_PRIOR_NUM EQU 7
ReceiveISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ReceiveISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ReceiveISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ReceiveLight */
ReceiveLight__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
ReceiveLight__0__MASK EQU 0x02
ReceiveLight__0__PC EQU CYREG_PRT0_PC1
ReceiveLight__0__PORT EQU 0
ReceiveLight__0__SHIFT EQU 1
ReceiveLight__AG EQU CYREG_PRT0_AG
ReceiveLight__AMUX EQU CYREG_PRT0_AMUX
ReceiveLight__BIE EQU CYREG_PRT0_BIE
ReceiveLight__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ReceiveLight__BYP EQU CYREG_PRT0_BYP
ReceiveLight__CTL EQU CYREG_PRT0_CTL
ReceiveLight__DM0 EQU CYREG_PRT0_DM0
ReceiveLight__DM1 EQU CYREG_PRT0_DM1
ReceiveLight__DM2 EQU CYREG_PRT0_DM2
ReceiveLight__DR EQU CYREG_PRT0_DR
ReceiveLight__INP_DIS EQU CYREG_PRT0_INP_DIS
ReceiveLight__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ReceiveLight__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ReceiveLight__LCD_EN EQU CYREG_PRT0_LCD_EN
ReceiveLight__MASK EQU 0x02
ReceiveLight__PORT EQU 0
ReceiveLight__PRT EQU CYREG_PRT0_PRT
ReceiveLight__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ReceiveLight__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ReceiveLight__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ReceiveLight__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ReceiveLight__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ReceiveLight__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ReceiveLight__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ReceiveLight__PS EQU CYREG_PRT0_PS
ReceiveLight__SHIFT EQU 1
ReceiveLight__SLW EQU CYREG_PRT0_SLW

/* RiseEdge */
RiseEdge__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
RiseEdge__0__MASK EQU 0x01
RiseEdge__0__PC EQU CYREG_PRT0_PC0
RiseEdge__0__PORT EQU 0
RiseEdge__0__SHIFT EQU 0
RiseEdge__AG EQU CYREG_PRT0_AG
RiseEdge__AMUX EQU CYREG_PRT0_AMUX
RiseEdge__BIE EQU CYREG_PRT0_BIE
RiseEdge__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RiseEdge__BYP EQU CYREG_PRT0_BYP
RiseEdge__CTL EQU CYREG_PRT0_CTL
RiseEdge__DM0 EQU CYREG_PRT0_DM0
RiseEdge__DM1 EQU CYREG_PRT0_DM1
RiseEdge__DM2 EQU CYREG_PRT0_DM2
RiseEdge__DR EQU CYREG_PRT0_DR
RiseEdge__INP_DIS EQU CYREG_PRT0_INP_DIS
RiseEdge__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RiseEdge__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RiseEdge__LCD_EN EQU CYREG_PRT0_LCD_EN
RiseEdge__MASK EQU 0x01
RiseEdge__PORT EQU 0
RiseEdge__PRT EQU CYREG_PRT0_PRT
RiseEdge__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RiseEdge__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RiseEdge__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RiseEdge__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RiseEdge__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RiseEdge__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RiseEdge__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RiseEdge__PS EQU CYREG_PRT0_PS
RiseEdge__SHIFT EQU 0
RiseEdge__SLW EQU CYREG_PRT0_SLW

/* RisingEdgeISR */
RisingEdgeISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RisingEdgeISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RisingEdgeISR__INTC_MASK EQU 0x08
RisingEdgeISR__INTC_NUMBER EQU 3
RisingEdgeISR__INTC_PRIOR_NUM EQU 7
RisingEdgeISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
RisingEdgeISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RisingEdgeISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* TRANSMIT */
TRANSMIT__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
TRANSMIT__0__MASK EQU 0x80
TRANSMIT__0__PC EQU CYREG_PRT0_PC7
TRANSMIT__0__PORT EQU 0
TRANSMIT__0__SHIFT EQU 7
TRANSMIT__AG EQU CYREG_PRT0_AG
TRANSMIT__AMUX EQU CYREG_PRT0_AMUX
TRANSMIT__BIE EQU CYREG_PRT0_BIE
TRANSMIT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
TRANSMIT__BYP EQU CYREG_PRT0_BYP
TRANSMIT__CTL EQU CYREG_PRT0_CTL
TRANSMIT__DM0 EQU CYREG_PRT0_DM0
TRANSMIT__DM1 EQU CYREG_PRT0_DM1
TRANSMIT__DM2 EQU CYREG_PRT0_DM2
TRANSMIT__DR EQU CYREG_PRT0_DR
TRANSMIT__INP_DIS EQU CYREG_PRT0_INP_DIS
TRANSMIT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
TRANSMIT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
TRANSMIT__LCD_EN EQU CYREG_PRT0_LCD_EN
TRANSMIT__MASK EQU 0x80
TRANSMIT__PORT EQU 0
TRANSMIT__PRT EQU CYREG_PRT0_PRT
TRANSMIT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
TRANSMIT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
TRANSMIT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
TRANSMIT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
TRANSMIT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
TRANSMIT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
TRANSMIT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
TRANSMIT__PS EQU CYREG_PRT0_PS
TRANSMIT__SHIFT EQU 7
TRANSMIT__SLW EQU CYREG_PRT0_SLW

/* Timer */
Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
TimerISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
TimerISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
TimerISR__INTC_MASK EQU 0x10
TimerISR__INTC_NUMBER EQU 4
TimerISR__INTC_PRIOR_NUM EQU 7
TimerISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
TimerISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
TimerISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
TimerRX_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
TimerRX_TimerUDB_rstSts_stsreg__0__POS EQU 0
TimerRX_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
TimerRX_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
TimerRX_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
TimerRX_TimerUDB_rstSts_stsreg__2__POS EQU 2
TimerRX_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
TimerRX_TimerUDB_rstSts_stsreg__3__POS EQU 3
TimerRX_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
TimerRX_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
TimerRX_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
TimerRX_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
TimerRX_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
TimerRX_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
TimerRX_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
TimerRX_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
TimerRX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
TimerRX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
TimerRX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
TimerRX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
TimerRX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
TimerRX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
TimerRX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
TimerRX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
TimerRX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
TimerRX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
TimerRX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
TimerRX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
TimerRX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
TimerRX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
TimerRX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
TimerRX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
TimerRX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
TimerRX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
TimerRX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
TimerRX_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
TimerRX_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
TimerRX_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
TimerRX_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
TimerRX_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
TimerRX_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
TimerRX_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
TimerRX_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
TimerRX_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
TimerRX_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
TimerRX_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
TimerRX_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
TimerRX_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
TimerRX_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
TimerRX_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
TimerRX_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
TimerRX_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
TimerRX_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
TimerRX_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
TimerRX_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
TimerRX_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
TimerRX_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
TimerRX_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
TimerRX_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
TimerRX_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
TimerRX_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
TimerRX_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
TimerRX_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
TimerRX_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
TimerRX_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
TimerRX_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
TimerRX_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
TimerRX_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
TimerRX_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
TimerRX_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
TimerRX_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
TimerRX_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
TimerTX_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
TimerTX_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
TimerTX_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
TimerTX_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
TimerTX_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
TimerTX_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
TimerTX_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
TimerTX_TimerHW__PER0 EQU CYREG_TMR0_PER0
TimerTX_TimerHW__PER1 EQU CYREG_TMR0_PER1
TimerTX_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
TimerTX_TimerHW__PM_ACT_MSK EQU 0x01
TimerTX_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
TimerTX_TimerHW__PM_STBY_MSK EQU 0x01
TimerTX_TimerHW__RT0 EQU CYREG_TMR0_RT0
TimerTX_TimerHW__RT1 EQU CYREG_TMR0_RT1
TimerTX_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* TransmitISR */
TransmitISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
TransmitISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
TransmitISR__INTC_MASK EQU 0x20000
TransmitISR__INTC_NUMBER EQU 17
TransmitISR__INTC_PRIOR_NUM EQU 7
TransmitISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
TransmitISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
TransmitISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART */
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x20
USBUART_ep_1__INTC_NUMBER EQU 5
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x40
USBUART_ep_2__INTC_NUMBER EQU 6
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x80
USBUART_ep_3__INTC_NUMBER EQU 7
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ord_int__INTC_MASK EQU 0x2000000
USBUART_ord_int__INTC_NUMBER EQU 25
USBUART_ord_int__INTC_PRIOR_NUM EQU 7
USBUART_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBUART_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0002001F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
