Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/work_soft/vivado2021/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_512CIM_behav xil_defaultlib.tb_512CIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cimd_accu_default
Compiling module xil_defaultlib.cimd_colgrp_nr_default
Compiling module xil_defaultlib.cimd_accu_nordy_default
Compiling module xil_defaultlib.cimd_colgrp_nordy_nr_default
Compiling module xil_defaultlib.cimd_repair_en_512
Compiling module xil_defaultlib.CIMD512X64NR_default
Compiling module xil_defaultlib.tb_512CIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_512CIM_behav
