

================================================================
== Vitis HLS Report for 'Attention_layer_Pipeline_l_norm_i2_l_j1'
================================================================
* Date:           Tue Sep  5 02:11:08 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.972 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      156|      156|  1.560 us|  1.560 us|  156|  156|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_norm_i2_l_j1  |      154|      154|        12|          1|          1|   144|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1074|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    100|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     684|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     684|   1406|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+---------------+---------+----+---+----+-----+
    |       Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+---------------+---------+----+---+----+-----+
    |mux_42_24_1_1_U1314  |mux_42_24_1_1  |        0|   0|  0|  20|    0|
    |mux_42_24_1_1_U1315  |mux_42_24_1_1  |        0|   0|  0|  20|    0|
    |mux_42_24_1_1_U1316  |mux_42_24_1_1  |        0|   0|  0|  20|    0|
    |mux_42_24_1_1_U1317  |mux_42_24_1_1  |        0|   0|  0|  20|    0|
    |mux_42_24_1_1_U1318  |mux_42_24_1_1  |        0|   0|  0|  20|    0|
    +---------------------+---------------+---------+----+---+----+-----+
    |Total                |               |        0|   0|  0| 100|    0|
    +---------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln1150_fu_744_p2     |         +|   0|  0|   31|          24|           6|
    |add_ln1159_fu_785_p2     |         +|   0|  0|   39|          32|           6|
    |add_ln1170_fu_864_p2     |         +|   0|  0|    8|           8|           8|
    |add_ln91_1_fu_406_p2     |         +|   0|  0|   15|           8|           1|
    |add_ln91_fu_418_p2       |         +|   0|  0|   13|           4|           1|
    |add_ln92_fu_474_p2       |         +|   0|  0|   13|           4|           1|
    |add_ln94_fu_514_p2       |         +|   0|  0|    7|           4|           4|
    |add_ln97_fu_931_p2       |         +|   0|  0|    8|           8|           8|
    |lsb_index_fu_677_p2      |         +|   0|  0|   39|          32|           6|
    |m_15_fu_825_p2           |         +|   0|  0|   71|          64|          64|
    |sub_ln1145_fu_659_p2     |         -|   0|  0|   39|           5|          32|
    |sub_ln1148_fu_698_p2     |         -|   0|  0|   13|           5|           5|
    |sub_ln1160_fu_800_p2     |         -|   0|  0|   39|           5|          32|
    |sub_ln1165_fu_859_p2     |         -|   0|  0|    8|           4|           8|
    |sub_ln94_fu_505_p2       |         -|   0|  0|    7|           4|           4|
    |sub_ln97_fu_922_p2       |         -|   0|  0|    8|           8|           8|
    |tmp_V_fu_618_p2          |         -|   0|  0|   31|           1|          24|
    |a_fu_724_p2              |       and|   0|  0|    2|           1|           1|
    |and_ln1150_fu_756_p2     |       and|   0|  0|    2|           1|           1|
    |p_Result_65_fu_713_p2    |       and|   0|  0|   24|          24|          24|
    |icmp_ln1136_fu_613_p2    |      icmp|   0|  0|   15|          24|           1|
    |icmp_ln1147_fu_692_p2    |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln1148_fu_718_p2    |      icmp|   0|  0|   15|          24|           1|
    |icmp_ln1159_fu_776_p2    |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln91_fu_400_p2      |      icmp|   0|  0|   11|           8|           8|
    |icmp_ln92_fu_424_p2      |      icmp|   0|  0|    9|           4|           4|
    |lshr_ln1148_fu_707_p2    |      lshr|   0|  0|   67|           2|          24|
    |lshr_ln1159_fu_794_p2    |      lshr|   0|  0|  182|          64|          64|
    |or_ln1150_fu_762_p2      |        or|   0|  0|    2|           1|           1|
    |m_14_fu_815_p3           |    select|   0|  0|   64|           1|          64|
    |select_ln1144_fu_852_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln91_1_fu_438_p3  |    select|   0|  0|    4|           1|           4|
    |select_ln91_fu_430_p3    |    select|   0|  0|    4|           1|           1|
    |tmp_V_8_fu_623_p3        |    select|   0|  0|   24|           1|          24|
    |v48_fu_897_p3            |    select|   0|  0|   32|           1|           1|
    |shl_ln1160_fu_809_p2     |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |xor_ln1150_fu_738_p2     |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1074|         508|         518|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i2_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten72_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_j1_load                |   9|          2|    4|          8|
    |i2_fu_148                               |   9|          2|    4|          8|
    |indvar_flatten72_fu_152                 |   9|          2|    8|         16|
    |j1_fu_144                               |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   34|         68|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |LD_reg_1149                        |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i2_fu_148                          |   4|   0|    4|          0|
    |icmp_ln1136_reg_1095               |   1|   0|    1|          0|
    |icmp_ln1159_reg_1134               |   1|   0|    1|          0|
    |indvar_flatten72_fu_152            |   8|   0|    8|          0|
    |j1_fu_144                          |   4|   0|    4|          0|
    |lshr_ln94_1_reg_997                |   2|   0|    2|          0|
    |m_16_reg_1139                      |  63|   0|   63|          0|
    |or_ln_reg_1129                     |   1|   0|    2|          1|
    |p_Result_67_reg_1144               |   1|   0|    1|          0|
    |p_Result_69_reg_1089               |   1|   0|    1|          0|
    |select_ln91_1_reg_972              |   4|   0|    4|          0|
    |select_ln91_reg_967                |   4|   0|    4|          0|
    |sub_ln1145_reg_1107                |  32|   0|   32|          0|
    |sub_ln1145_reg_1107_pp0_iter4_reg  |  32|   0|   32|          0|
    |tmp_V_8_reg_1100                   |  24|   0|   24|          0|
    |tmp_V_8_reg_1100_pp0_iter4_reg     |  24|   0|   24|          0|
    |trunc_ln1144_reg_1124              |   8|   0|    8|          0|
    |trunc_ln1145_reg_1114              |  24|   0|   24|          0|
    |trunc_ln1148_reg_1119              |   5|   0|    5|          0|
    |trunc_ln91_reg_978                 |   2|   0|    2|          0|
    |trunc_ln91_reg_978_pp0_iter1_reg   |   2|   0|    2|          0|
    |trunc_ln92_reg_989                 |   2|   0|    2|          0|
    |trunc_ln92_reg_989_pp0_iter1_reg   |   2|   0|    2|          0|
    |v46_V_reg_1082                     |  24|   0|   24|          0|
    |v48_reg_1159                       |  32|   0|   32|          0|
    |zext_ln92_mid2_v_reg_983           |   2|   0|    2|          0|
    |icmp_ln1136_reg_1095               |  64|  32|    1|          0|
    |p_Result_69_reg_1089               |  64|  32|    1|          0|
    |select_ln91_1_reg_972              |  64|  32|    4|          0|
    |select_ln91_reg_967                |  64|  32|    4|          0|
    |trunc_ln1144_reg_1124              |  64|  32|    8|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 684| 160|  383|          1|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Attention_layer_Pipeline_l_norm_i2_l_j1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Attention_layer_Pipeline_l_norm_i2_l_j1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Attention_layer_Pipeline_l_norm_i2_l_j1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Attention_layer_Pipeline_l_norm_i2_l_j1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Attention_layer_Pipeline_l_norm_i2_l_j1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Attention_layer_Pipeline_l_norm_i2_l_j1|  return value|
|grp_fu_232_p_din0   |  out|   32|  ap_ctrl_hs|  Attention_layer_Pipeline_l_norm_i2_l_j1|  return value|
|grp_fu_232_p_din1   |  out|   32|  ap_ctrl_hs|  Attention_layer_Pipeline_l_norm_i2_l_j1|  return value|
|grp_fu_232_p_dout0  |   in|   32|  ap_ctrl_hs|  Attention_layer_Pipeline_l_norm_i2_l_j1|  return value|
|grp_fu_232_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer_Pipeline_l_norm_i2_l_j1|  return value|
|v22_address0        |  out|    8|   ap_memory|                                      v22|         array|
|v22_ce0             |  out|    1|   ap_memory|                                      v22|         array|
|v22_we0             |  out|    1|   ap_memory|                                      v22|         array|
|v22_d0              |  out|   32|   ap_memory|                                      v22|         array|
|outp_V_address0     |  out|    4|   ap_memory|                                   outp_V|         array|
|outp_V_ce0          |  out|    1|   ap_memory|                                   outp_V|         array|
|outp_V_q0           |   in|   24|   ap_memory|                                   outp_V|         array|
|outp_V_1_address0   |  out|    4|   ap_memory|                                 outp_V_1|         array|
|outp_V_1_ce0        |  out|    1|   ap_memory|                                 outp_V_1|         array|
|outp_V_1_q0         |   in|   24|   ap_memory|                                 outp_V_1|         array|
|outp_V_2_address0   |  out|    4|   ap_memory|                                 outp_V_2|         array|
|outp_V_2_ce0        |  out|    1|   ap_memory|                                 outp_V_2|         array|
|outp_V_2_q0         |   in|   24|   ap_memory|                                 outp_V_2|         array|
|outp_V_3_address0   |  out|    4|   ap_memory|                                 outp_V_3|         array|
|outp_V_3_ce0        |  out|    1|   ap_memory|                                 outp_V_3|         array|
|outp_V_3_q0         |   in|   24|   ap_memory|                                 outp_V_3|         array|
|outp_V_4_address0   |  out|    4|   ap_memory|                                 outp_V_4|         array|
|outp_V_4_ce0        |  out|    1|   ap_memory|                                 outp_V_4|         array|
|outp_V_4_q0         |   in|   24|   ap_memory|                                 outp_V_4|         array|
|outp_V_5_address0   |  out|    4|   ap_memory|                                 outp_V_5|         array|
|outp_V_5_ce0        |  out|    1|   ap_memory|                                 outp_V_5|         array|
|outp_V_5_q0         |   in|   24|   ap_memory|                                 outp_V_5|         array|
|outp_V_6_address0   |  out|    4|   ap_memory|                                 outp_V_6|         array|
|outp_V_6_ce0        |  out|    1|   ap_memory|                                 outp_V_6|         array|
|outp_V_6_q0         |   in|   24|   ap_memory|                                 outp_V_6|         array|
|outp_V_7_address0   |  out|    4|   ap_memory|                                 outp_V_7|         array|
|outp_V_7_ce0        |  out|    1|   ap_memory|                                 outp_V_7|         array|
|outp_V_7_q0         |   in|   24|   ap_memory|                                 outp_V_7|         array|
|outp_V_8_address0   |  out|    4|   ap_memory|                                 outp_V_8|         array|
|outp_V_8_ce0        |  out|    1|   ap_memory|                                 outp_V_8|         array|
|outp_V_8_q0         |   in|   24|   ap_memory|                                 outp_V_8|         array|
|outp_V_9_address0   |  out|    4|   ap_memory|                                 outp_V_9|         array|
|outp_V_9_ce0        |  out|    1|   ap_memory|                                 outp_V_9|         array|
|outp_V_9_q0         |   in|   24|   ap_memory|                                 outp_V_9|         array|
|outp_V_10_address0  |  out|    4|   ap_memory|                                outp_V_10|         array|
|outp_V_10_ce0       |  out|    1|   ap_memory|                                outp_V_10|         array|
|outp_V_10_q0        |   in|   24|   ap_memory|                                outp_V_10|         array|
|outp_V_11_address0  |  out|    4|   ap_memory|                                outp_V_11|         array|
|outp_V_11_ce0       |  out|    1|   ap_memory|                                outp_V_11|         array|
|outp_V_11_q0        |   in|   24|   ap_memory|                                outp_V_11|         array|
|outp_V_12_address0  |  out|    4|   ap_memory|                                outp_V_12|         array|
|outp_V_12_ce0       |  out|    1|   ap_memory|                                outp_V_12|         array|
|outp_V_12_q0        |   in|   24|   ap_memory|                                outp_V_12|         array|
|outp_V_13_address0  |  out|    4|   ap_memory|                                outp_V_13|         array|
|outp_V_13_ce0       |  out|    1|   ap_memory|                                outp_V_13|         array|
|outp_V_13_q0        |   in|   24|   ap_memory|                                outp_V_13|         array|
|outp_V_14_address0  |  out|    4|   ap_memory|                                outp_V_14|         array|
|outp_V_14_ce0       |  out|    1|   ap_memory|                                outp_V_14|         array|
|outp_V_14_q0        |   in|   24|   ap_memory|                                outp_V_14|         array|
|outp_V_15_address0  |  out|    4|   ap_memory|                                outp_V_15|         array|
|outp_V_15_ce0       |  out|    1|   ap_memory|                                outp_V_15|         array|
|outp_V_15_q0        |   in|   24|   ap_memory|                                outp_V_15|         array|
+--------------------+-----+-----+------------+-----------------------------------------+--------------+

