// Seed: 2772766257
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output wand id_2,
    input supply0 id_3,
    output tri0 id_4,
    input uwire id_5,
    input wire id_6,
    input wire id_7,
    output wor id_8,
    input uwire id_9,
    output supply1 id_10,
    output wand id_11,
    input wor id_12,
    output supply0 id_13,
    input uwire id_14
);
  always
    if (id_0) begin
      $display({$display(id_14, 1), id_3});
    end
  assign id_10 = 1;
  supply0 id_16 = 1;
  assign id_8 = id_7;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output wand id_3,
    input supply1 id_4,
    input tri1 id_5,
    input supply0 id_6,
    input wor id_7,
    output supply0 id_8,
    input wire id_9,
    input wor id_10,
    input supply0 id_11,
    output supply1 id_12,
    input tri id_13,
    output supply1 id_14,
    output wire id_15,
    input tri0 id_16,
    input wor id_17,
    input supply1 id_18,
    output supply0 id_19,
    output tri0 id_20,
    input supply1 id_21,
    output logic id_22,
    input tri0 id_23,
    input tri id_24,
    input tri1 id_25,
    input tri0 id_26,
    input uwire id_27,
    input tri1 id_28,
    output tri0 id_29,
    input wire id_30,
    output wire id_31,
    output wand id_32,
    input tri0 id_33,
    input supply0 id_34,
    output tri1 id_35,
    output wor id_36,
    output tri0 id_37,
    input supply1 id_38,
    output tri id_39,
    input wor id_40,
    output tri id_41,
    input uwire id_42,
    input tri0 id_43,
    output wand id_44,
    input tri0 id_45,
    input wand id_46,
    output wire id_47,
    input wor id_48,
    input tri0 id_49,
    output supply1 id_50,
    output tri1 id_51,
    input uwire id_52,
    input tri id_53
);
  initial
    for (id_44 = id_9; 1 && 1; id_44 = 1'b0) begin
      if (1) begin
        fork
          id_22 <= 1;
        join : id_55
      end else if (id_28) begin
        assert (1);
      end
    end
  module_0(
      id_4,
      id_18,
      id_19,
      id_4,
      id_47,
      id_4,
      id_38,
      id_30,
      id_14,
      id_23,
      id_47,
      id_12,
      id_21,
      id_3,
      id_38
  );
endmodule
