/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [21:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [19:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = celloutsig_0_1z ? celloutsig_0_1z : in_data[78];
  assign celloutsig_1_15z = ~((celloutsig_1_12z | celloutsig_1_14z[5]) & celloutsig_1_10z[3]);
  assign celloutsig_1_19z = ~((celloutsig_1_16z[16] | celloutsig_1_15z) & celloutsig_1_8z);
  assign celloutsig_1_1z = in_data[167] | celloutsig_1_0z[3];
  assign celloutsig_1_4z = celloutsig_1_2z | celloutsig_1_3z[1];
  assign celloutsig_1_18z = celloutsig_1_14z[2:0] + { celloutsig_1_14z[3:2], celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_0z[5:2], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z } + { in_data[102:97], celloutsig_1_1z };
  reg [6:0] _10_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _10_ <= 7'h00;
    else _10_ <= { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign { _02_[6], _01_, _02_[4:2], _00_, _02_[0] } = _10_;
  assign celloutsig_1_13z = { celloutsig_1_0z[15:10], celloutsig_1_7z, celloutsig_1_2z } == { in_data[145:139], celloutsig_1_1z };
  assign celloutsig_1_8z = celloutsig_1_6z[12:8] == celloutsig_1_0z[16:12];
  assign celloutsig_1_5z = in_data[126:124] && celloutsig_1_0z[8:6];
  assign celloutsig_1_7z = in_data[171:152] < { celloutsig_1_6z[13:10], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_1z = in_data[33:10] != in_data[78:55];
  assign celloutsig_1_12z = { in_data[144:141], celloutsig_1_7z } !== { celloutsig_1_6z[6], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_6z = ~ { in_data[144:134], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_3z = in_data[80] & celloutsig_0_1z;
  assign celloutsig_1_2z = in_data[157] & in_data[113];
  assign celloutsig_0_19z = ~^ { celloutsig_0_0z[3:1], celloutsig_0_5z };
  assign celloutsig_1_11z = ~^ { celloutsig_1_10z[4:1], celloutsig_1_2z };
  assign celloutsig_0_5z = ^ { _02_[4:2], celloutsig_0_2z };
  assign celloutsig_1_3z = { in_data[150], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } >> { celloutsig_1_0z[3:1], celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[92:89] <<< in_data[37:34];
  assign celloutsig_1_16z = { celloutsig_1_6z[9:0], celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_1z } <<< { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_13z };
  assign celloutsig_1_0z = in_data[178:157] <<< in_data[178:157];
  assign celloutsig_1_9z = { celloutsig_1_0z[21:13], celloutsig_1_5z, celloutsig_1_1z } <<< { in_data[118:110], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_0z[0], celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_7z } >>> { celloutsig_1_9z[6:0], celloutsig_1_13z };
  assign celloutsig_0_20z = ~((celloutsig_0_3z & celloutsig_0_2z) | _02_[6]);
  assign { _02_[5], _02_[1] } = { _01_, _00_ };
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
