#define HDMIRX_P0_EMP_BASE 0x170600
//Page P0_HDMI_EMP_1
#define REG_0000_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x00)//0x1706_00h
    #define REG_0000_P0_HDMI_EMP_REG_EMP_FIRST_MASK Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0000_P0_HDMI_EMP_REG_EMP_SEQUENCE_MASK Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0000_P0_HDMI_EMP_REG_EMP_VENDOR_FIRST_MASK Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0000_P0_HDMI_EMP_REG_EMP_VENDOR_SEQUENCE_MASK Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0000_P0_HDMI_EMP_REG_EMP_VENDOR_END_MASK Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0000_P0_HDMI_EMP_REG_EMP_VENDOR_NEW_MASK Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0000_P0_HDMI_EMP_REG_EMP_VENDOR_LAST_MASK Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0000_P0_HDMI_EMP_REG_EMP_HDR_FIRST_MASK Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0000_P0_HDMI_EMP_REG_EMP_HDR_LAST_MASK Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0000_P0_HDMI_EMP_REG_EMP_HDR_SEQUENCE_MASK Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0000_P0_HDMI_EMP_REG_EMP_HDR_END_MASK Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0000_P0_HDMI_EMP_REG_EMP_HDR_NEW_MASK Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0000_P0_HDMI_EMP_REG_EMP_HDR_DATA_SET_LENGTH_MASK Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0000_P0_HDMI_EMP_REG_EMP_HDR_TY1_TAG_MASK Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0000_P0_HDMI_EMP_REG_EMP_HDR_TY2_TAG_MASK Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0000_P0_HDMI_EMP_REG_EMP_HDR_TY3_TAG_MASK Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0004_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x02)//0x1706_01h
    #define REG_0004_P0_HDMI_EMP_REG_EMP_HDR_TY4_TAG_MASK Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0004_P0_HDMI_EMP_REG_EMP_DSC_FIRST_MASK Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0004_P0_HDMI_EMP_REG_EMP_DSC_LAST_MASK Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0004_P0_HDMI_EMP_REG_EMP_DSC_SEQUENCE_MASK Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0004_P0_HDMI_EMP_REG_EMP_DSC_END_MASK Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0004_P0_HDMI_EMP_REG_EMP_DSC_NEW_MASK Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0004_P0_HDMI_EMP_REG_EMP_DSC_DATA_SET_LENGTH_MASK Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0004_P0_HDMI_EMP_REG_EMP_VIDEO_TIMING_FIRST_MASK Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0004_P0_HDMI_EMP_REG_EMP_VIDEO_TIMING_LAST_MASK Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0004_P0_HDMI_EMP_REG_EMP_VIDEO_TIMING_SEQUENCE_MASK Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0004_P0_HDMI_EMP_REG_EMP_VIDEO_TIMING_NEW_MASK Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0004_P0_HDMI_EMP_REG_EMP_VIDEO_TIMING_END_MASK Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0004_P0_HDMI_EMP_REG_EMP_VIDEO_TIMING_DATA_SET_LENGTH_MASK Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0004_P0_HDMI_EMP_REG_EMP_HDR_ENABLE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0008_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x04)//0x1706_02h
    #define REG_0008_P0_HDMI_EMP_REG_EMP_DSC_ENABLE Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0008_P0_HDMI_EMP_REG_EMP_VRR_ENABLE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0008_P0_HDMI_EMP_REG_EMP_VENDOR_ENABLE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0008_P0_HDMI_EMP_REG_EMP_FVA_ENABLE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0008_P0_HDMI_EMP_REG_ALL_OUTVALID Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0008_P0_HDMI_EMP_REG_DSC_LAST_EVENT_BUF_MASK Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0008_P0_HDMI_EMP_REG_DSC_SEQUENCE_EVENT_BUF_MASK Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0008_P0_HDMI_EMP_REG_DSC_FIRST_EVENT_BUF_MASK Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0008_P0_HDMI_EMP_REG_DSC_INTERRUPT_MASK Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0008_P0_HDMI_EMP_REG_HDR_INTERRUPT_MASK Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0008_P0_HDMI_EMP_REG_VIDEO_TIMING_INTERRUPT_MASK Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0008_P0_HDMI_EMP_REG_VENDOR_INTERRUPT_MASK Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0008_P0_HDMI_EMP_REG_EMP_TIMER_PULSE_ENABLE Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0008_P0_HDMI_EMP_REG_EMP_SW_RESET Fld(1,15,AC_MSKB1)//[15:15]
#define REG_000C_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x06)//0x1706_03h
    #define REG_000C_P0_HDMI_EMP_REG_ORGANIZATION_ID Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_000C_P0_HDMI_EMP_REG_EMP_SEQUENCE Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0010_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x08)//0x1706_04h
    #define REG_0010_P0_HDMI_EMP_REG_DATA_SET_TAG Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0014_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x0a)//0x1706_05h
    #define REG_0014_P0_HDMI_EMP_REG_EMP_VS_R Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0014_P0_HDMI_EMP_REG_EMP_VS_F Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0014_P0_HDMI_EMP_REG_LINE_EXTENDTION Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0014_P0_HDMI_EMP_REG_END_LINE_DECREASE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0014_P0_HDMI_EMP_REG_GENERAL_EMP_UPDATE_PULSE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0014_P0_HDMI_EMP_REG_END_LINE_PULSE_SELECT_MTW Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0014_P0_HDMI_EMP_REG_HCATIVE_BYTE_SWAP Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0014_P0_HDMI_EMP_REG_ORGANIZATION_ID_TAG_SELECT Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0014_P0_HDMI_EMP_REG_EMP2MIU_REP_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0018_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x0c)//0x1706_06h
    #define REG_0018_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0018_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_1 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0018_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_2 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0018_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_3 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0018_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_4 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0018_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_5 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0018_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_6 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0018_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_7 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0018_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_8 Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0018_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_9 Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0018_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_10 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0018_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_11 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0018_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_12 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0018_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_13 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0018_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_14 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0018_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_15 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_001C_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x0e)//0x1706_07h
    #define REG_001C_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_2_0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_001C_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_2_1 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_001C_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_2_2 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_001C_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_2_3 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_001C_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_2_4 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_001C_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_2_5 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_001C_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_2_6 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_001C_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_2_7 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_001C_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_2_8 Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_001C_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_2_9 Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_001C_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_2_10 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_001C_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_2_11 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_001C_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_2_12 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_001C_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_2_13 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_001C_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_2_14 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_001C_P0_HDMI_EMP_REG_HDMI_IRQ_STATUS_2_15 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0020_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x10)//0x1706_08h
    #define REG_0020_P0_HDMI_EMP_REG_INT_MASK Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0024_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x12)//0x1706_09h
    #define REG_0024_P0_HDMI_EMP_REG_INT_MASK_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0028_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x14)//0x1706_0ah
    #define REG_0028_P0_HDMI_EMP_REG_INT_FORCE Fld(16,0,AC_FULLW10)//[15:0]
#define REG_002C_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x16)//0x1706_0bh
    #define REG_002C_P0_HDMI_EMP_REG_INT_FORCE_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0034_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x1a)//0x1706_0dh
    #define REG_0034_P0_HDMI_EMP_REG_M_CONST_RSTZ Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0034_P0_HDMI_EMP_REG_EMP_PKT_HDR_B0 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0038_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x1c)//0x1706_0eh
    #define REG_0038_P0_HDMI_EMP_REG_VENDOR_ORGANIZATION_ID Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0038_P0_HDMI_EMP_REG_DSC_ORGANIZATION_ID Fld(8,8,AC_FULLB1)//[15:8]
#define REG_003C_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x1e)//0x1706_0fh
    #define REG_003C_P0_HDMI_EMP_REG_HDR_ORGANIZATION_ID Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_003C_P0_HDMI_EMP_REG_VIDEO_TIMING_ORGANIZATION_ID Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0040_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x20)//0x1706_10h
    #define REG_0040_P0_HDMI_EMP_REG_DSC_DATA_SET_TAG Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0044_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x22)//0x1706_11h
    #define REG_0044_P0_HDMI_EMP_REG_VIDEO_TIMING_DATA_SET_TAG Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0048_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x24)//0x1706_12h
    #define REG_0048_P0_HDMI_EMP_REG_EMP_PKT_DIFF_EN Fld(16,0,AC_FULLW10)//[15:0]
#define REG_004C_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x26)//0x1706_13h
    #define REG_004C_P0_HDMI_EMP_REG_DIS_EMP_PKT Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_004C_P0_HDMI_EMP_REG_DSC_TIME_OUT_SEL Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_004C_P0_HDMI_EMP_REG_HDR_TIME_OUT_SEL Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_004C_P0_HDMI_EMP_REG_VENDOR_TIME_OUT_SEL Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_004C_P0_HDMI_EMP_REG_VIDEO_TIMING_TIME_OUT_SEL Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_004C_P0_HDMI_EMP_REG_EMP_PKT_TYPE Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0068_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x34)//0x1706_1ah
    #define REG_0068_P0_HDMI_EMP_REG_NO_DSC_CNT Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0068_P0_HDMI_EMP_REG_NO_HDR_CNT Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0068_P0_HDMI_EMP_REG_NO_VENDOR_CNT Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0068_P0_HDMI_EMP_REG_NO_VIDEO_TIMING_CNT Fld(4,12,AC_MSKB1)//[15:12]
#define REG_006C_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x36)//0x1706_1bh
    #define REG_006C_P0_HDMI_EMP_REG_EMP_TIMER_CNT Fld(14,0,AC_MSKW10)//[13:0]
#define REG_0070_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x38)//0x1706_1ch
    #define REG_0070_P0_HDMI_EMP_REG_END_LINE_TIMER_BASED_CNT Fld(14,0,AC_MSKW10)//[13:0]
    #define REG_0070_P0_HDMI_EMP_REG_EMP_TIMER_SELECT Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0074_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x3a)//0x1706_1dh
    #define REG_0074_P0_HDMI_EMP_REG_DSC_PB0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0074_P0_HDMI_EMP_REG_DSC_PB1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0078_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x3c)//0x1706_1eh
    #define REG_0078_P0_HDMI_EMP_REG_DSC_PB2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0078_P0_HDMI_EMP_REG_DSC_PB3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_007C_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x3e)//0x1706_1fh
    #define REG_007C_P0_HDMI_EMP_REG_DSC_PB4 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_007C_P0_HDMI_EMP_REG_DSC_PB5 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0080_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x40)//0x1706_20h
    #define REG_0080_P0_HDMI_EMP_REG_DSC_UPDATE_PULSE_SELCET Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0080_P0_HDMI_EMP_REG_EMP_FVA_ENABLE_OVE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0080_P0_HDMI_EMP_REG_EMP_FVA_ENABLE_OVE_SELECT Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0080_P0_HDMI_EMP_REG_EMP_VRR_ENABLE_OVE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0080_P0_HDMI_EMP_REG_EMP_VRR_ENABLE_OVE_SELECT Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0080_P0_HDMI_EMP_REG_EMP_HDR_ENABLE_OVE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0080_P0_HDMI_EMP_REG_EMP_HDR_ENABLE_OVE_SELECT Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0080_P0_HDMI_EMP_REG_EMP_VIDEO_TIMING_ENABLE_OVE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0080_P0_HDMI_EMP_REG_EMP_VIDEO_TIMING_ENABLE_OVE_SELECT Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0080_P0_HDMI_EMP_REG_EMP_VENDOR_ENABLE_OVE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0080_P0_HDMI_EMP_REG_EMP_VENDOR_ENABLE_OVE_SELECT Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0080_P0_HDMI_EMP_REG_DSC_SINGLE_MASK Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0080_P0_HDMI_EMP_REG_HDR_SINGLE_MASK Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0080_P0_HDMI_EMP_REG_VIDEO_TIMING_SINGLE_MASK Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0080_P0_HDMI_EMP_REG_VENDOR_SINGLE_MASK Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0080_P0_HDMI_EMP_REG_DSC_LINE_PULSE_UPDATE_SELECT Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0084_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x42)//0x1706_21h
    #define REG_0084_P0_HDMI_EMP_REG_DSC_UPDATE_LINE_CNT Fld(14,0,AC_MSKW10)//[13:0]
    #define REG_0084_P0_HDMI_EMP_REG_EMP_M_CONST_ENABLE_OVE Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0084_P0_HDMI_EMP_REG_EMP_M_CONST_ENABLE_OVE_SELECT Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0098_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x4c)//0x1706_26h
    #define REG_0098_P0_HDMI_EMP_REG_EMP_VENDOR_FILTER Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0098_P0_HDMI_EMP_REG_EMP_DSC_FILTER Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0098_P0_HDMI_EMP_REG_EMP_HDR_FILTER_TYPE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0098_P0_HDMI_EMP_REG_EMP_HDR_FILTER_TYPE1 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0098_P0_HDMI_EMP_REG_EMP_HDR_FILTER_TYPE2 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0098_P0_HDMI_EMP_REG_EMP_HDR_FILTER_TYPE3 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0098_P0_HDMI_EMP_REG_EMP_HDR_FILTER_TYPE4 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0098_P0_HDMI_EMP_REG_EMP_VIDEO_TIMING_FILTER Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0098_P0_HDMI_EMP_REG_SEQUENCE_OFF Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0098_P0_HDMI_EMP_REG_FAPA_LOCATION Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0098_P0_HDMI_EMP_REG_HDMIRX2XC_M_CONST_SEL Fld(1,10,AC_MSKB1)//[10:10]
#define REG_009C_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x4e)//0x1706_27h
    #define REG_009C_P0_HDMI_EMP_REG_END_LINE_CNT Fld(14,2,AC_MSKW10)//[15:2]
#define REG_00A0_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x50)//0x1706_28h
    #define REG_00A0_P0_HDMI_EMP_REG_M_CONST Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_00A0_P0_HDMI_EMP_REG_RB Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_00A0_P0_HDMI_EMP_REG_FVA_FACTOR_M1 Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_00A0_P0_HDMI_EMP_REG_BASE_VFRONT Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00A4_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x52)//0x1706_29h
    #define REG_00A4_P0_HDMI_EMP_REG_DSC_END_LINE_PULSE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_00A4_P0_HDMI_EMP_REG_DSC_PPS_END_LINE_UPDATE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_00A4_P0_HDMI_EMP_REG_DSC_PPS_LAST_PACKET_UPDATE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_00A4_P0_HDMI_EMP_REG_EMP_DSC_ENABLE_OVE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00A4_P0_HDMI_EMP_REG_EMP_DSC_ENABLE_OVE_SELECT Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_00A4_P0_HDMI_EMP_REG_BASE_REFRESH_RATE Fld(10,6,AC_MSKW10)//[15:6]
#define REG_00A8_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x54)//0x1706_2ah
    #define REG_00A8_P0_HDMI_EMP_REG_EMP_HFRONT Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00AC_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x56)//0x1706_2bh
    #define REG_00AC_P0_HDMI_EMP_REG_EMP_HSYNC Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00B0_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x58)//0x1706_2ch
    #define REG_00B0_P0_HDMI_EMP_REG_EMP_HBACK Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00B4_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x5a)//0x1706_2dh
    #define REG_00B4_P0_HDMI_EMP_REG_EMP_HCATIVE_BYTE Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00B8_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x5c)//0x1706_2eh
    #define REG_00B8_P0_HDMI_EMP_REG_DSC_PB6 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_00BC_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x5e)//0x1706_2fh
    #define REG_00BC_P0_HDMI_EMP_REG_DSC_HB1_FIRST Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00BC_P0_HDMI_EMP_REG_DSC_HB1_LAST Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00C0_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x60)//0x1706_30h
    #define REG_00C0_P0_HDMI_EMP_REG_PB26 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00C0_P0_HDMI_EMP_REG_PB27 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00C4_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x62)//0x1706_31h
    #define REG_00C4_P0_HDMI_EMP_REG_PB24 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00C4_P0_HDMI_EMP_REG_PB25 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00C8_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x64)//0x1706_32h
    #define REG_00C8_P0_HDMI_EMP_REG_PB22 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00C8_P0_HDMI_EMP_REG_PB23 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00CC_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x66)//0x1706_33h
    #define REG_00CC_P0_HDMI_EMP_REG_PB20 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00CC_P0_HDMI_EMP_REG_PB21 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00D0_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x68)//0x1706_34h
    #define REG_00D0_P0_HDMI_EMP_REG_PB18 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00D0_P0_HDMI_EMP_REG_PB19 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00D4_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x6a)//0x1706_35h
    #define REG_00D4_P0_HDMI_EMP_REG_PB16 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00D4_P0_HDMI_EMP_REG_PB17 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00D8_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x6c)//0x1706_36h
    #define REG_00D8_P0_HDMI_EMP_REG_PB14 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00D8_P0_HDMI_EMP_REG_PB15 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00DC_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x6e)//0x1706_37h
    #define REG_00DC_P0_HDMI_EMP_REG_PB12 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00DC_P0_HDMI_EMP_REG_PB13 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00E0_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x70)//0x1706_38h
    #define REG_00E0_P0_HDMI_EMP_REG_PB10 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00E0_P0_HDMI_EMP_REG_PB11 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00E4_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x72)//0x1706_39h
    #define REG_00E4_P0_HDMI_EMP_REG_PB8 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00E4_P0_HDMI_EMP_REG_PB9 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00E8_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x74)//0x1706_3ah
    #define REG_00E8_P0_HDMI_EMP_REG_PB6 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00E8_P0_HDMI_EMP_REG_PB7 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00EC_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x76)//0x1706_3bh
    #define REG_00EC_P0_HDMI_EMP_REG_PB4 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00EC_P0_HDMI_EMP_REG_PB5 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00F0_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x78)//0x1706_3ch
    #define REG_00F0_P0_HDMI_EMP_REG_PB2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00F0_P0_HDMI_EMP_REG_PB3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00F4_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x7a)//0x1706_3dh
    #define REG_00F4_P0_HDMI_EMP_REG_PB0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00F4_P0_HDMI_EMP_REG_PB1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00F8_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x7c)//0x1706_3eh
    #define REG_00F8_P0_HDMI_EMP_REG_HB1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00F8_P0_HDMI_EMP_REG_HB0 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00FC_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x7e)//0x1706_3fh
    #define REG_00FC_P0_HDMI_EMP_REG_PACKET_VALID Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00FC_P0_HDMI_EMP_REG_HB2 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0100_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x80)//0x1706_40h
    #define REG_0100_P0_HDMI_EMP_REG_PPS_126 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0100_P0_HDMI_EMP_REG_PPS_127 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0104_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x82)//0x1706_41h
    #define REG_0104_P0_HDMI_EMP_REG_PPS_124 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0104_P0_HDMI_EMP_REG_PPS_125 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0108_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x84)//0x1706_42h
    #define REG_0108_P0_HDMI_EMP_REG_PPS_122 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0108_P0_HDMI_EMP_REG_PPS_123 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_010C_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x86)//0x1706_43h
    #define REG_010C_P0_HDMI_EMP_REG_PPS_120 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_010C_P0_HDMI_EMP_REG_PPS_121 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0110_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x88)//0x1706_44h
    #define REG_0110_P0_HDMI_EMP_REG_PPS_118 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0110_P0_HDMI_EMP_REG_PPS_119 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0114_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x8a)//0x1706_45h
    #define REG_0114_P0_HDMI_EMP_REG_PPS_116 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0114_P0_HDMI_EMP_REG_PPS_117 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0118_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x8c)//0x1706_46h
    #define REG_0118_P0_HDMI_EMP_REG_PPS_114 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0118_P0_HDMI_EMP_REG_PPS_115 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_011C_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x8e)//0x1706_47h
    #define REG_011C_P0_HDMI_EMP_REG_PPS_112 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_011C_P0_HDMI_EMP_REG_PPS_113 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0120_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x90)//0x1706_48h
    #define REG_0120_P0_HDMI_EMP_REG_PPS_110 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0120_P0_HDMI_EMP_REG_PPS_111 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0124_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x92)//0x1706_49h
    #define REG_0124_P0_HDMI_EMP_REG_PPS_108 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0124_P0_HDMI_EMP_REG_PPS_109 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0128_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x94)//0x1706_4ah
    #define REG_0128_P0_HDMI_EMP_REG_PPS_106 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0128_P0_HDMI_EMP_REG_PPS_107 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_012C_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x96)//0x1706_4bh
    #define REG_012C_P0_HDMI_EMP_REG_PPS_104 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_012C_P0_HDMI_EMP_REG_PPS_105 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0130_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x98)//0x1706_4ch
    #define REG_0130_P0_HDMI_EMP_REG_PPS_102 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0130_P0_HDMI_EMP_REG_PPS_103 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0134_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x9a)//0x1706_4dh
    #define REG_0134_P0_HDMI_EMP_REG_PPS_100 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0134_P0_HDMI_EMP_REG_PPS_101 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0138_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x9c)//0x1706_4eh
    #define REG_0138_P0_HDMI_EMP_REG_PPS_98 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0138_P0_HDMI_EMP_REG_PPS_99 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_013C_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0x9e)//0x1706_4fh
    #define REG_013C_P0_HDMI_EMP_REG_PPS_96 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_013C_P0_HDMI_EMP_REG_PPS_97 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0140_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xa0)//0x1706_50h
    #define REG_0140_P0_HDMI_EMP_REG_PPS_94 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0140_P0_HDMI_EMP_REG_PPS_95 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0144_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xa2)//0x1706_51h
    #define REG_0144_P0_HDMI_EMP_REG_PPS_92 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0144_P0_HDMI_EMP_REG_PPS_93 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0148_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xa4)//0x1706_52h
    #define REG_0148_P0_HDMI_EMP_REG_PPS_90 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0148_P0_HDMI_EMP_REG_PPS_91 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_014C_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xa6)//0x1706_53h
    #define REG_014C_P0_HDMI_EMP_REG_PPS_88 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_014C_P0_HDMI_EMP_REG_PPS_89 Fld(8,8,AC_FULLB1)//[15:8]

//Page P0_HDMI_EMP_2
#define REG_0150_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xa8)//0x1706_54h
    #define REG_0150_P0_HDMI_EMP_REG_PPS_86 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0150_P0_HDMI_EMP_REG_PPS_87 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0154_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xaa)//0x1706_55h
    #define REG_0154_P0_HDMI_EMP_REG_PPS_84 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0154_P0_HDMI_EMP_REG_PPS_85 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0158_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xac)//0x1706_56h
    #define REG_0158_P0_HDMI_EMP_REG_PPS_82 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0158_P0_HDMI_EMP_REG_PPS_83 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_015C_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xae)//0x1706_57h
    #define REG_015C_P0_HDMI_EMP_REG_PPS_80 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_015C_P0_HDMI_EMP_REG_PPS_81 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0160_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xb0)//0x1706_58h
    #define REG_0160_P0_HDMI_EMP_REG_PPS_78 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0160_P0_HDMI_EMP_REG_PPS_79 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0164_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xb2)//0x1706_59h
    #define REG_0164_P0_HDMI_EMP_REG_PPS_76 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0164_P0_HDMI_EMP_REG_PPS_77 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0168_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xb4)//0x1706_5ah
    #define REG_0168_P0_HDMI_EMP_REG_PPS_74 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0168_P0_HDMI_EMP_REG_PPS_75 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_016C_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xb6)//0x1706_5bh
    #define REG_016C_P0_HDMI_EMP_REG_PPS_72 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_016C_P0_HDMI_EMP_REG_PPS_73 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0170_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xb8)//0x1706_5ch
    #define REG_0170_P0_HDMI_EMP_REG_PPS_70 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0170_P0_HDMI_EMP_REG_PPS_71 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0174_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xba)//0x1706_5dh
    #define REG_0174_P0_HDMI_EMP_REG_PPS_68 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0174_P0_HDMI_EMP_REG_PPS_69 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0178_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xbc)//0x1706_5eh
    #define REG_0178_P0_HDMI_EMP_REG_PPS_66 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0178_P0_HDMI_EMP_REG_PPS_67 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_017C_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xbe)//0x1706_5fh
    #define REG_017C_P0_HDMI_EMP_REG_PPS_64 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_017C_P0_HDMI_EMP_REG_PPS_65 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0180_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xc0)//0x1706_60h
    #define REG_0180_P0_HDMI_EMP_REG_PPS_62 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0180_P0_HDMI_EMP_REG_PPS_63 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0184_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xc2)//0x1706_61h
    #define REG_0184_P0_HDMI_EMP_REG_PPS_60 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0184_P0_HDMI_EMP_REG_PPS_61 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0188_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xc4)//0x1706_62h
    #define REG_0188_P0_HDMI_EMP_REG_PPS_58 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0188_P0_HDMI_EMP_REG_PPS_59 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_018C_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xc6)//0x1706_63h
    #define REG_018C_P0_HDMI_EMP_REG_PPS_56 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_018C_P0_HDMI_EMP_REG_PPS_57 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0190_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xc8)//0x1706_64h
    #define REG_0190_P0_HDMI_EMP_REG_PPS_54 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0190_P0_HDMI_EMP_REG_PPS_55 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0194_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xca)//0x1706_65h
    #define REG_0194_P0_HDMI_EMP_REG_PPS_52 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0194_P0_HDMI_EMP_REG_PPS_53 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0198_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xcc)//0x1706_66h
    #define REG_0198_P0_HDMI_EMP_REG_PPS_50 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0198_P0_HDMI_EMP_REG_PPS_51 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_019C_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xce)//0x1706_67h
    #define REG_019C_P0_HDMI_EMP_REG_PPS_48 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_019C_P0_HDMI_EMP_REG_PPS_49 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01A0_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xd0)//0x1706_68h
    #define REG_01A0_P0_HDMI_EMP_REG_PPS_46 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01A0_P0_HDMI_EMP_REG_PPS_47 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01A4_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xd2)//0x1706_69h
    #define REG_01A4_P0_HDMI_EMP_REG_PPS_44 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01A4_P0_HDMI_EMP_REG_PPS_45 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01A8_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xd4)//0x1706_6ah
    #define REG_01A8_P0_HDMI_EMP_REG_PPS_42 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01A8_P0_HDMI_EMP_REG_PPS_43 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01AC_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xd6)//0x1706_6bh
    #define REG_01AC_P0_HDMI_EMP_REG_PPS_40 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01AC_P0_HDMI_EMP_REG_PPS_41 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01B0_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xd8)//0x1706_6ch
    #define REG_01B0_P0_HDMI_EMP_REG_PPS_38 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01B0_P0_HDMI_EMP_REG_PPS_39 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01B4_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xda)//0x1706_6dh
    #define REG_01B4_P0_HDMI_EMP_REG_PPS_36 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01B4_P0_HDMI_EMP_REG_PPS_37 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01B8_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xdc)//0x1706_6eh
    #define REG_01B8_P0_HDMI_EMP_REG_PPS_34 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01B8_P0_HDMI_EMP_REG_PPS_35 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01BC_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xde)//0x1706_6fh
    #define REG_01BC_P0_HDMI_EMP_REG_PPS_32 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01BC_P0_HDMI_EMP_REG_PPS_33 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01C0_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xe0)//0x1706_70h
    #define REG_01C0_P0_HDMI_EMP_REG_PPS_30 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01C0_P0_HDMI_EMP_REG_PPS_31 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01C4_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xe2)//0x1706_71h
    #define REG_01C4_P0_HDMI_EMP_REG_PPS_28 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01C4_P0_HDMI_EMP_REG_PPS_29 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01C8_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xe4)//0x1706_72h
    #define REG_01C8_P0_HDMI_EMP_REG_PPS_26 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01C8_P0_HDMI_EMP_REG_PPS_27 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01CC_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xe6)//0x1706_73h
    #define REG_01CC_P0_HDMI_EMP_REG_PPS_24 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01CC_P0_HDMI_EMP_REG_PPS_25 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01D0_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xe8)//0x1706_74h
    #define REG_01D0_P0_HDMI_EMP_REG_PPS_22 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01D0_P0_HDMI_EMP_REG_PPS_23 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01D4_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xea)//0x1706_75h
    #define REG_01D4_P0_HDMI_EMP_REG_PPS_20 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01D4_P0_HDMI_EMP_REG_PPS_21 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01D8_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xec)//0x1706_76h
    #define REG_01D8_P0_HDMI_EMP_REG_PPS_18 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01D8_P0_HDMI_EMP_REG_PPS_19 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01DC_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xee)//0x1706_77h
    #define REG_01DC_P0_HDMI_EMP_REG_PPS_16 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01DC_P0_HDMI_EMP_REG_PPS_17 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01E0_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xf0)//0x1706_78h
    #define REG_01E0_P0_HDMI_EMP_REG_PPS_14 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01E0_P0_HDMI_EMP_REG_PPS_15 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01E4_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xf2)//0x1706_79h
    #define REG_01E4_P0_HDMI_EMP_REG_PPS_12 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01E4_P0_HDMI_EMP_REG_PPS_13 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01E8_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xf4)//0x1706_7ah
    #define REG_01E8_P0_HDMI_EMP_REG_PPS_10 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01E8_P0_HDMI_EMP_REG_PPS_11 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01EC_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xf6)//0x1706_7bh
    #define REG_01EC_P0_HDMI_EMP_REG_PPS_8 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01EC_P0_HDMI_EMP_REG_PPS_9 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01F0_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xf8)//0x1706_7ch
    #define REG_01F0_P0_HDMI_EMP_REG_PPS_6 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01F0_P0_HDMI_EMP_REG_PPS_7 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01F4_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xfa)//0x1706_7dh
    #define REG_01F4_P0_HDMI_EMP_REG_PPS_4 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01F4_P0_HDMI_EMP_REG_PPS_5 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01F8_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xfc)//0x1706_7eh
    #define REG_01F8_P0_HDMI_EMP_REG_PPS_2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01F8_P0_HDMI_EMP_REG_PPS_3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01FC_P0_HDMI_EMP (HDMIRX_P0_EMP_BASE +0xfe)//0x1706_7fh
    #define REG_01FC_P0_HDMI_EMP_REG_PPS_0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01FC_P0_HDMI_EMP_REG_PPS_1 Fld(8,8,AC_FULLB1)//[15:8]

