

================================================================
== Vivado HLS Report for 'aes_main'
================================================================
* Date:           Sat Apr 10 22:35:07 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES_Solutions
* Solution:       unoptimized
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.706|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |- Loop 2  |   48|   48|         3|          -|          -|    16|    no    |
        |- Loop 3  |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |- Loop 4  |   48|   48|         3|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 17 
14 --> 15 
15 --> 16 
16 --> 13 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 23 
21 --> 22 
22 --> 20 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 33 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 28 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 34 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "store i32 43, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 0), align 16" [aes/aes.c:100]   --->   Operation 37 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "store i32 126, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 1), align 4" [aes/aes.c:101]   --->   Operation 38 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "store i6 0, i6* @round_val, align 1" [aes/aes_enc.c:79->aes/aes.c:117]   --->   Operation 39 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "store i32 4, i32* @nb, align 4" [aes/aes_enc.c:80->aes/aes.c:117]   --->   Operation 40 'store' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 41 [1/1] (3.25ns)   --->   "store i32 21, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 2), align 8" [aes/aes.c:102]   --->   Operation 41 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 42 [1/1] (3.25ns)   --->   "store i32 22, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 3), align 4" [aes/aes.c:103]   --->   Operation 42 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 43 [1/1] (3.25ns)   --->   "store i32 50, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 0), align 16" [aes/aes.c:83]   --->   Operation 43 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 44 [1/1] (3.25ns)   --->   "store i32 67, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 1), align 4" [aes/aes.c:84]   --->   Operation 44 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 45 [1/1] (3.25ns)   --->   "store i32 40, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 4), align 16" [aes/aes.c:104]   --->   Operation 45 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 46 [1/1] (3.25ns)   --->   "store i32 174, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 5), align 4" [aes/aes.c:105]   --->   Operation 46 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 47 [1/1] (3.25ns)   --->   "store i32 246, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 2), align 8" [aes/aes.c:85]   --->   Operation 47 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 48 [1/1] (3.25ns)   --->   "store i32 168, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 3), align 4" [aes/aes.c:86]   --->   Operation 48 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 49 [1/1] (3.25ns)   --->   "store i32 210, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 6), align 8" [aes/aes.c:106]   --->   Operation 49 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 50 [1/1] (3.25ns)   --->   "store i32 166, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 7), align 4" [aes/aes.c:107]   --->   Operation 50 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 51 [1/1] (3.25ns)   --->   "store i32 136, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 4), align 16" [aes/aes.c:87]   --->   Operation 51 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 52 [1/1] (3.25ns)   --->   "store i32 90, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 5), align 4" [aes/aes.c:88]   --->   Operation 52 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 53 [1/1] (3.25ns)   --->   "store i32 171, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 8), align 16" [aes/aes.c:108]   --->   Operation 53 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 54 [1/1] (3.25ns)   --->   "store i32 247, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 9), align 4" [aes/aes.c:109]   --->   Operation 54 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 55 [1/1] (3.25ns)   --->   "store i32 48, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 6), align 8" [aes/aes.c:89]   --->   Operation 55 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 56 [1/1] (3.25ns)   --->   "store i32 141, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 7), align 4" [aes/aes.c:90]   --->   Operation 56 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 57 [1/1] (3.25ns)   --->   "store i32 21, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 10), align 8" [aes/aes.c:110]   --->   Operation 57 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 58 [1/1] (3.25ns)   --->   "store i32 136, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 11), align 4" [aes/aes.c:111]   --->   Operation 58 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 59 [1/1] (3.25ns)   --->   "store i32 49, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 8), align 16" [aes/aes.c:91]   --->   Operation 59 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 60 [1/1] (3.25ns)   --->   "store i32 49, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 9), align 4" [aes/aes.c:92]   --->   Operation 60 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 61 [1/1] (3.25ns)   --->   "store i32 9, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 12), align 16" [aes/aes.c:112]   --->   Operation 61 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 62 [1/1] (3.25ns)   --->   "store i32 207, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 13), align 4" [aes/aes.c:113]   --->   Operation 62 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 63 [1/1] (3.25ns)   --->   "store i32 152, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 10), align 8" [aes/aes.c:93]   --->   Operation 63 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 64 [1/1] (3.25ns)   --->   "store i32 162, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 11), align 4" [aes/aes.c:94]   --->   Operation 64 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 65 [1/1] (3.25ns)   --->   "store i32 79, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 14), align 8" [aes/aes.c:114]   --->   Operation 65 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 66 [1/1] (3.25ns)   --->   "store i32 60, i32* getelementptr inbounds ([32 x i32]* @key, i64 0, i64 15), align 4" [aes/aes.c:115]   --->   Operation 66 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 67 [1/1] (3.25ns)   --->   "store i32 224, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 12), align 16" [aes/aes.c:95]   --->   Operation 67 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 68 [1/1] (3.25ns)   --->   "store i32 55, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 13), align 4" [aes/aes.c:96]   --->   Operation 68 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 69 [2/2] (1.76ns)   --->   "call fastcc void @KeySchedule([32 x i32]* @key) nounwind" [aes/aes_enc.c:75->aes/aes.c:117]   --->   Operation 69 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 70 [1/1] (3.25ns)   --->   "store i32 7, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 14), align 8" [aes/aes.c:97]   --->   Operation 70 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 71 [1/1] (3.25ns)   --->   "store i32 52, i32* getelementptr inbounds ([32 x i32]* @statemt, i64 0, i64 15), align 4" [aes/aes.c:98]   --->   Operation 71 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 72 [1/2] (0.00ns)   --->   "call fastcc void @KeySchedule([32 x i32]* @key) nounwind" [aes/aes_enc.c:75->aes/aes.c:117]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.86>
ST_11 : Operation 73 [2/2] (1.86ns)   --->   "call fastcc void @AddRoundKey([32 x i32]* @statemt, i32 0) nounwind" [aes/aes_enc.c:106->aes/aes.c:117]   --->   Operation 73 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.76>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !79"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @aes_main_str) nounwind"   --->   Operation 75 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey([32 x i32]* @statemt, i32 0) nounwind" [aes/aes_enc.c:106->aes/aes.c:117]   --->   Operation 76 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 77 [1/1] (1.76ns)   --->   "br label %1" [aes/aes_enc.c:107->aes/aes.c:117]   --->   Operation 77 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 12> <Delay = 4.25>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%i_0_i = phi i32 [ 1, %0 ], [ %i, %2 ]"   --->   Operation 78 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%round_val_load = load i6* @round_val, align 1" [aes/aes_enc.c:107->aes/aes.c:117]   --->   Operation 79 'load' 'round_val_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i6 %round_val_load to i5" [aes/aes_enc.c:107->aes/aes.c:117]   --->   Operation 80 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (1.78ns)   --->   "%add_ln107 = add i5 9, %trunc_ln107" [aes/aes_enc.c:107->aes/aes.c:117]   --->   Operation 81 'add' 'add_ln107' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i5 %add_ln107 to i32" [aes/aes_enc.c:107->aes/aes.c:117]   --->   Operation 82 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (2.47ns)   --->   "%icmp_ln107 = icmp sgt i32 %i_0_i, %zext_ln107" [aes/aes_enc.c:107->aes/aes.c:117]   --->   Operation 83 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln107, label %.preheader.preheader.i, label %2" [aes/aes_enc.c:107->aes/aes.c:117]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%nb_load_1 = load i32* @nb, align 4" [aes/aes_enc.c:109->aes/aes.c:117]   --->   Operation 85 'load' 'nb_load_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_13 : Operation 86 [2/2] (3.07ns)   --->   "call fastcc void @ByteSub_ShiftRow([32 x i32]* @statemt, i32 %nb_load_1) nounwind" [aes/aes_enc.c:109->aes/aes.c:117]   --->   Operation 86 'call' <Predicate = (!icmp_ln107)> <Delay = 3.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%nb_load = load i32* @nb, align 4" [aes/aes_enc.c:112->aes/aes.c:117]   --->   Operation 87 'load' 'nb_load' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_13 : Operation 88 [2/2] (3.07ns)   --->   "call fastcc void @ByteSub_ShiftRow([32 x i32]* @statemt, i32 %nb_load) nounwind" [aes/aes_enc.c:112->aes/aes.c:117]   --->   Operation 88 'call' <Predicate = (icmp_ln107)> <Delay = 3.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @ByteSub_ShiftRow([32 x i32]* @statemt, i32 %nb_load_1) nounwind" [aes/aes_enc.c:109->aes/aes.c:117]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 8.51>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%nb_load_2 = load i32* @nb, align 4" [aes/aes_enc.c:110->aes/aes.c:117]   --->   Operation 90 'load' 'nb_load_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 91 [2/2] (8.51ns)   --->   "call fastcc void @MixColumn_AddRoundKe([32 x i32]* @statemt, i32 %nb_load_2, i32 %i_0_i) nounwind" [aes/aes_enc.c:110->aes/aes.c:117]   --->   Operation 91 'call' <Predicate = true> <Delay = 8.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 92 [1/1] (2.55ns)   --->   "%i = add nsw i32 %i_0_i, 1" [aes/aes_enc.c:107->aes/aes.c:117]   --->   Operation 92 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 93 [1/2] (0.00ns)   --->   "call fastcc void @MixColumn_AddRoundKe([32 x i32]* @statemt, i32 %nb_load_2, i32 %i_0_i) nounwind" [aes/aes_enc.c:110->aes/aes.c:117]   --->   Operation 93 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "br label %1" [aes/aes_enc.c:107->aes/aes.c:117]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 13> <Delay = 0.00>
ST_17 : Operation 95 [1/2] (0.00ns)   --->   "call fastcc void @ByteSub_ShiftRow([32 x i32]* @statemt, i32 %nb_load) nounwind" [aes/aes_enc.c:112->aes/aes.c:117]   --->   Operation 95 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 14> <Delay = 1.86>
ST_18 : Operation 96 [2/2] (1.86ns)   --->   "call fastcc void @AddRoundKey([32 x i32]* @statemt, i32 %i_0_i) nounwind" [aes/aes_enc.c:113->aes/aes.c:117]   --->   Operation 96 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 15> <Delay = 1.76>
ST_19 : Operation 97 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey([32 x i32]* @statemt, i32 %i_0_i) nounwind" [aes/aes_enc.c:113->aes/aes.c:117]   --->   Operation 97 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 98 [1/1] (1.76ns)   --->   "br label %.preheader.i" [aes/aes_enc.c:123->aes/aes.c:117]   --->   Operation 98 'br' <Predicate = true> <Delay = 1.76>

State 20 <SV = 16> <Delay = 3.25>
ST_20 : Operation 99 [1/1] (0.00ns)   --->   "%i_2_i = phi i5 [ %i_1, %3 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 99 'phi' 'i_2_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 100 [1/1] (1.36ns)   --->   "%icmp_ln123 = icmp eq i5 %i_2_i, -16" [aes/aes_enc.c:123->aes/aes.c:117]   --->   Operation 100 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 101 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 101 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 102 [1/1] (1.78ns)   --->   "%i_1 = add i5 %i_2_i, 1" [aes/aes_enc.c:123->aes/aes.c:117]   --->   Operation 102 'add' 'i_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %icmp_ln123, label %encrypt.exit, label %3" [aes/aes_enc.c:123->aes/aes.c:117]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i5 %i_2_i to i64" [aes/aes_enc.c:124->aes/aes.c:117]   --->   Operation 104 'zext' 'zext_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "%statemt_addr = getelementptr [32 x i32]* @statemt, i64 0, i64 %zext_ln124" [aes/aes_enc.c:124->aes/aes.c:117]   --->   Operation 105 'getelementptr' 'statemt_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_20 : Operation 106 [2/2] (3.25ns)   --->   "%statemt_load = load i32* %statemt_addr, align 4" [aes/aes_enc.c:124->aes/aes.c:117]   --->   Operation 106 'load' 'statemt_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "%out_enc_statemt_addr = getelementptr [16 x i8]* @out_enc_statemt, i64 0, i64 %zext_ln124" [aes/aes_enc.c:124->aes/aes.c:117]   --->   Operation 107 'getelementptr' 'out_enc_statemt_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_20 : Operation 108 [2/2] (3.25ns)   --->   "%out_enc_statemt_load = load i8* %out_enc_statemt_addr, align 1" [aes/aes_enc.c:124->aes/aes.c:117]   --->   Operation 108 'load' 'out_enc_statemt_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_20 : Operation 109 [2/2] (1.76ns)   --->   "call fastcc void @KeySchedule([32 x i32]* @key) nounwind" [aes/aes_dec.c:73->aes/aes.c:118]   --->   Operation 109 'call' <Predicate = (icmp_ln123)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 110 [1/1] (1.76ns)   --->   "store i6 10, i6* @round_val, align 1" [aes/aes_dec.c:78->aes/aes.c:118]   --->   Operation 110 'store' <Predicate = (icmp_ln123)> <Delay = 1.76>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "store i32 4, i32* @nb, align 4" [aes/aes_dec.c:79->aes/aes.c:118]   --->   Operation 111 'store' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 21 <SV = 17> <Delay = 5.72>
ST_21 : Operation 112 [1/2] (3.25ns)   --->   "%statemt_load = load i32* %statemt_addr, align 4" [aes/aes_enc.c:124->aes/aes.c:117]   --->   Operation 112 'load' 'statemt_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 113 [1/2] (3.25ns)   --->   "%out_enc_statemt_load = load i8* %out_enc_statemt_addr, align 1" [aes/aes_enc.c:124->aes/aes.c:117]   --->   Operation 113 'load' 'out_enc_statemt_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_21 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i8 %out_enc_statemt_load to i32" [aes/aes_enc.c:124->aes/aes.c:117]   --->   Operation 114 'zext' 'zext_ln124_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 115 [1/1] (2.47ns)   --->   "%icmp_ln124 = icmp ne i32 %statemt_load, %zext_ln124_1" [aes/aes_enc.c:124->aes/aes.c:117]   --->   Operation 115 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 4.32>
ST_22 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln124_2 = zext i1 %icmp_ln124 to i32" [aes/aes_enc.c:124->aes/aes.c:117]   --->   Operation 116 'zext' 'zext_ln124_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%main_result_load = load i32* @main_result, align 4" [aes/aes_enc.c:124->aes/aes.c:117]   --->   Operation 117 'load' 'main_result_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 118 [1/1] (2.55ns)   --->   "%add_ln124 = add nsw i32 %main_result_load, %zext_ln124_2" [aes/aes_enc.c:124->aes/aes.c:117]   --->   Operation 118 'add' 'add_ln124' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 119 [1/1] (1.76ns)   --->   "store i32 %add_ln124, i32* @main_result, align 4" [aes/aes_enc.c:124->aes/aes.c:117]   --->   Operation 119 'store' <Predicate = true> <Delay = 1.76>
ST_22 : Operation 120 [1/1] (0.00ns)   --->   "br label %.preheader.i" [aes/aes_enc.c:123->aes/aes.c:117]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 17> <Delay = 0.00>
ST_23 : Operation 121 [1/2] (0.00ns)   --->   "call fastcc void @KeySchedule([32 x i32]* @key) nounwind" [aes/aes_dec.c:73->aes/aes.c:118]   --->   Operation 121 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 18> <Delay = 1.86>
ST_24 : Operation 122 [2/2] (1.86ns)   --->   "call fastcc void @AddRoundKey([32 x i32]* @statemt, i32 10) nounwind" [aes/aes_dec.c:109->aes/aes.c:118]   --->   Operation 122 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 19> <Delay = 0.00>
ST_25 : Operation 123 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey([32 x i32]* @statemt, i32 10) nounwind" [aes/aes_dec.c:109->aes/aes.c:118]   --->   Operation 123 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 20> <Delay = 3.07>
ST_26 : Operation 124 [1/1] (0.00ns)   --->   "%nb_load_3 = load i32* @nb, align 4" [aes/aes_dec.c:111->aes/aes.c:118]   --->   Operation 124 'load' 'nb_load_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 125 [2/2] (3.07ns)   --->   "call fastcc void @InversShiftRow_ByteS([32 x i32]* @statemt, i32 %nb_load_3) nounwind" [aes/aes_dec.c:111->aes/aes.c:118]   --->   Operation 125 'call' <Predicate = true> <Delay = 3.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 21> <Delay = 1.76>
ST_27 : Operation 126 [1/2] (0.00ns)   --->   "call fastcc void @InversShiftRow_ByteS([32 x i32]* @statemt, i32 %nb_load_3) nounwind" [aes/aes_dec.c:111->aes/aes.c:118]   --->   Operation 126 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 127 [1/1] (0.00ns)   --->   "%round_val_load_1 = load i6* @round_val, align 1" [aes/aes_dec.c:113->aes/aes.c:118]   --->   Operation 127 'load' 'round_val_load_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i6 %round_val_load_1 to i32" [aes/aes_dec.c:113->aes/aes.c:118]   --->   Operation 128 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 129 [1/1] (1.76ns)   --->   "br label %4" [aes/aes_dec.c:113->aes/aes.c:118]   --->   Operation 129 'br' <Predicate = true> <Delay = 1.76>

State 28 <SV = 22> <Delay = 5.02>
ST_28 : Operation 130 [1/1] (0.00ns)   --->   "%i_0_in_i = phi i32 [ %zext_ln113, %encrypt.exit ], [ %i_2, %5 ]"   --->   Operation 130 'phi' 'i_0_in_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 131 [1/1] (2.55ns)   --->   "%i_2 = add nsw i32 %i_0_in_i, -1" [aes/aes_dec.c:113->aes/aes.c:118]   --->   Operation 131 'add' 'i_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 132 [1/1] (2.47ns)   --->   "%icmp_ln113 = icmp sgt i32 %i_2, 0" [aes/aes_dec.c:113->aes/aes.c:118]   --->   Operation 132 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113, label %5, label %.preheader.preheader.i4" [aes/aes_dec.c:113->aes/aes.c:118]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 134 [2/2] (1.86ns)   --->   "call fastcc void @AddRoundKey([32 x i32]* @statemt, i32 0) nounwind" [aes/aes_dec.c:119->aes/aes.c:118]   --->   Operation 134 'call' <Predicate = (!icmp_ln113)> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 23> <Delay = 8.51>
ST_29 : Operation 135 [1/1] (0.00ns)   --->   "%nb_load_4 = load i32* @nb, align 4" [aes/aes_dec.c:115->aes/aes.c:118]   --->   Operation 135 'load' 'nb_load_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 136 [2/2] (8.51ns)   --->   "call fastcc void @AddRoundKey_InversMi([32 x i32]* @statemt, i32 %nb_load_4, i32 %i_2) nounwind" [aes/aes_dec.c:115->aes/aes.c:118]   --->   Operation 136 'call' <Predicate = true> <Delay = 8.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 24> <Delay = 0.00>
ST_30 : Operation 137 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey_InversMi([32 x i32]* @statemt, i32 %nb_load_4, i32 %i_2) nounwind" [aes/aes_dec.c:115->aes/aes.c:118]   --->   Operation 137 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 25> <Delay = 3.07>
ST_31 : Operation 138 [1/1] (0.00ns)   --->   "%nb_load_5 = load i32* @nb, align 4" [aes/aes_dec.c:116->aes/aes.c:118]   --->   Operation 138 'load' 'nb_load_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 139 [2/2] (3.07ns)   --->   "call fastcc void @InversShiftRow_ByteS([32 x i32]* @statemt, i32 %nb_load_5) nounwind" [aes/aes_dec.c:116->aes/aes.c:118]   --->   Operation 139 'call' <Predicate = true> <Delay = 3.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 26> <Delay = 0.00>
ST_32 : Operation 140 [1/2] (0.00ns)   --->   "call fastcc void @InversShiftRow_ByteS([32 x i32]* @statemt, i32 %nb_load_5) nounwind" [aes/aes_dec.c:116->aes/aes.c:118]   --->   Operation 140 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 141 [1/1] (0.00ns)   --->   "br label %4" [aes/aes_dec.c:113->aes/aes.c:118]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 23> <Delay = 1.76>
ST_33 : Operation 142 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey([32 x i32]* @statemt, i32 0) nounwind" [aes/aes_dec.c:119->aes/aes.c:118]   --->   Operation 142 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 143 [1/1] (1.76ns)   --->   "br label %.preheader.i6" [aes/aes_dec.c:129->aes/aes.c:118]   --->   Operation 143 'br' <Predicate = true> <Delay = 1.76>

State 34 <SV = 24> <Delay = 3.25>
ST_34 : Operation 144 [1/1] (0.00ns)   --->   "%i_2_i5 = phi i5 [ %i_3, %6 ], [ 0, %.preheader.preheader.i4 ]"   --->   Operation 144 'phi' 'i_2_i5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 145 [1/1] (1.36ns)   --->   "%icmp_ln129 = icmp eq i5 %i_2_i5, -16" [aes/aes_dec.c:129->aes/aes.c:118]   --->   Operation 145 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 146 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 146 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 147 [1/1] (1.78ns)   --->   "%i_3 = add i5 %i_2_i5, 1" [aes/aes_dec.c:129->aes/aes.c:118]   --->   Operation 147 'add' 'i_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %decrypt.exit, label %6" [aes/aes_dec.c:129->aes/aes.c:118]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i5 %i_2_i5 to i64" [aes/aes_dec.c:130->aes/aes.c:118]   --->   Operation 149 'zext' 'zext_ln130' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_34 : Operation 150 [1/1] (0.00ns)   --->   "%statemt_addr_1 = getelementptr [32 x i32]* @statemt, i64 0, i64 %zext_ln130" [aes/aes_dec.c:130->aes/aes.c:118]   --->   Operation 150 'getelementptr' 'statemt_addr_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_34 : Operation 151 [2/2] (3.25ns)   --->   "%statemt_load_1 = load i32* %statemt_addr_1, align 4" [aes/aes_dec.c:130->aes/aes.c:118]   --->   Operation 151 'load' 'statemt_load_1' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_34 : Operation 152 [1/1] (0.00ns)   --->   "%out_dec_statemt_addr = getelementptr [16 x i8]* @out_dec_statemt, i64 0, i64 %zext_ln130" [aes/aes_dec.c:130->aes/aes.c:118]   --->   Operation 152 'getelementptr' 'out_dec_statemt_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_34 : Operation 153 [2/2] (3.25ns)   --->   "%out_dec_statemt_load = load i8* %out_dec_statemt_addr, align 1" [aes/aes_dec.c:130->aes/aes.c:118]   --->   Operation 153 'load' 'out_dec_statemt_load' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_34 : Operation 154 [1/1] (0.00ns)   --->   "ret i32 0" [aes/aes.c:119]   --->   Operation 154 'ret' <Predicate = (icmp_ln129)> <Delay = 0.00>

State 35 <SV = 25> <Delay = 5.72>
ST_35 : Operation 155 [1/2] (3.25ns)   --->   "%statemt_load_1 = load i32* %statemt_addr_1, align 4" [aes/aes_dec.c:130->aes/aes.c:118]   --->   Operation 155 'load' 'statemt_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_35 : Operation 156 [1/2] (3.25ns)   --->   "%out_dec_statemt_load = load i8* %out_dec_statemt_addr, align 1" [aes/aes_dec.c:130->aes/aes.c:118]   --->   Operation 156 'load' 'out_dec_statemt_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_35 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln130_1 = zext i8 %out_dec_statemt_load to i32" [aes/aes_dec.c:130->aes/aes.c:118]   --->   Operation 157 'zext' 'zext_ln130_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 158 [1/1] (2.47ns)   --->   "%icmp_ln130 = icmp ne i32 %statemt_load_1, %zext_ln130_1" [aes/aes_dec.c:130->aes/aes.c:118]   --->   Operation 158 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 26> <Delay = 4.32>
ST_36 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln130_2 = zext i1 %icmp_ln130 to i32" [aes/aes_dec.c:130->aes/aes.c:118]   --->   Operation 159 'zext' 'zext_ln130_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 160 [1/1] (0.00ns)   --->   "%main_result_load_1 = load i32* @main_result, align 4" [aes/aes_dec.c:130->aes/aes.c:118]   --->   Operation 160 'load' 'main_result_load_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 161 [1/1] (2.55ns)   --->   "%add_ln130 = add nsw i32 %main_result_load_1, %zext_ln130_2" [aes/aes_dec.c:130->aes/aes.c:118]   --->   Operation 161 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 162 [1/1] (1.76ns)   --->   "store i32 %add_ln130, i32* @main_result, align 4" [aes/aes_dec.c:130->aes/aes.c:118]   --->   Operation 162 'store' <Predicate = true> <Delay = 1.76>
ST_36 : Operation 163 [1/1] (0.00ns)   --->   "br label %.preheader.i6" [aes/aes_dec.c:129->aes/aes.c:118]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln100', aes/aes.c:100) of constant 43 on array 'key' [30]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln102', aes/aes.c:102) of constant 21 on array 'key' [32]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln83', aes/aes.c:83) of constant 50 on array 'statemt' [14]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln85', aes/aes.c:85) of constant 246 on array 'statemt' [16]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln87', aes/aes.c:87) of constant 136 on array 'statemt' [18]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln89', aes/aes.c:89) of constant 48 on array 'statemt' [20]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln91', aes/aes.c:91) of constant 49 on array 'statemt' [22]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln93', aes/aes.c:93) of constant 152 on array 'statemt' [24]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln95', aes/aes.c:95) of constant 224 on array 'statemt' [26]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln97', aes/aes.c:97) of constant 7 on array 'statemt' [28]  (3.25 ns)

 <State 11>: 1.86ns
The critical path consists of the following:
	'call' operation ('call_ln106', aes/aes_enc.c:106->aes/aes.c:117) to 'AddRoundKey' [49]  (1.86 ns)

 <State 12>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', aes/aes_enc.c:107->aes/aes.c:117) [52]  (1.77 ns)

 <State 13>: 4.25ns
The critical path consists of the following:
	'load' operation ('round_val_load', aes/aes_enc.c:107->aes/aes.c:117) on static variable 'round_val' [53]  (0 ns)
	'add' operation ('add_ln107', aes/aes_enc.c:107->aes/aes.c:117) [55]  (1.78 ns)
	'icmp' operation ('icmp_ln107', aes/aes_enc.c:107->aes/aes.c:117) [57]  (2.47 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 8.51ns
The critical path consists of the following:
	'load' operation ('nb_load_2', aes/aes_enc.c:110->aes/aes.c:117) on global variable 'nb' [62]  (0 ns)
	'call' operation ('call_ln110', aes/aes_enc.c:110->aes/aes.c:117) to 'MixColumn_AddRoundKe' [63]  (8.51 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 1.86ns
The critical path consists of the following:
	'call' operation ('call_ln113', aes/aes_enc.c:113->aes/aes.c:117) to 'AddRoundKey' [69]  (1.86 ns)

 <State 19>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', aes/aes_enc.c:123->aes/aes.c:117) [72]  (1.77 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aes/aes_enc.c:123->aes/aes.c:117) [72]  (0 ns)
	'getelementptr' operation ('statemt_addr', aes/aes_enc.c:124->aes/aes.c:117) [79]  (0 ns)
	'load' operation ('statemt_load', aes/aes_enc.c:124->aes/aes.c:117) on array 'statemt' [80]  (3.25 ns)

 <State 21>: 5.73ns
The critical path consists of the following:
	'load' operation ('statemt_load', aes/aes_enc.c:124->aes/aes.c:117) on array 'statemt' [80]  (3.25 ns)
	'icmp' operation ('icmp_ln124', aes/aes_enc.c:124->aes/aes.c:117) [84]  (2.47 ns)

 <State 22>: 4.32ns
The critical path consists of the following:
	'add' operation ('add_ln124', aes/aes_enc.c:124->aes/aes.c:117) [87]  (2.55 ns)
	'store' operation ('store_ln124', aes/aes_enc.c:124->aes/aes.c:117) of variable 'add_ln124', aes/aes_enc.c:124->aes/aes.c:117 on static variable 'main_result' [88]  (1.77 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 1.86ns
The critical path consists of the following:
	'call' operation ('call_ln109', aes/aes_dec.c:109->aes/aes.c:118) to 'AddRoundKey' [94]  (1.86 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 3.07ns
The critical path consists of the following:
	'load' operation ('nb_load_3', aes/aes_dec.c:111->aes/aes.c:118) on global variable 'nb' [95]  (0 ns)
	'call' operation ('call_ln111', aes/aes_dec.c:111->aes/aes.c:118) to 'InversShiftRow_ByteS' [96]  (3.07 ns)

 <State 27>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('zext_ln113', aes/aes_dec.c:113->aes/aes.c:118) ('i', aes/aes_dec.c:113->aes/aes.c:118) [101]  (1.77 ns)

 <State 28>: 5.03ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('zext_ln113', aes/aes_dec.c:113->aes/aes.c:118) ('i', aes/aes_dec.c:113->aes/aes.c:118) [101]  (0 ns)
	'add' operation ('i', aes/aes_dec.c:113->aes/aes.c:118) [102]  (2.55 ns)
	'icmp' operation ('icmp_ln113', aes/aes_dec.c:113->aes/aes.c:118) [103]  (2.47 ns)

 <State 29>: 8.51ns
The critical path consists of the following:
	'load' operation ('nb_load_4', aes/aes_dec.c:115->aes/aes.c:118) on global variable 'nb' [106]  (0 ns)
	'call' operation ('call_ln115', aes/aes_dec.c:115->aes/aes.c:118) to 'AddRoundKey_InversMi' [107]  (8.51 ns)

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 3.07ns
The critical path consists of the following:
	'load' operation ('nb_load_5', aes/aes_dec.c:116->aes/aes.c:118) on global variable 'nb' [108]  (0 ns)
	'call' operation ('call_ln116', aes/aes_dec.c:116->aes/aes.c:118) to 'InversShiftRow_ByteS' [109]  (3.07 ns)

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', aes/aes_dec.c:129->aes/aes.c:118) [115]  (1.77 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aes/aes_dec.c:129->aes/aes.c:118) [115]  (0 ns)
	'getelementptr' operation ('statemt_addr_1', aes/aes_dec.c:130->aes/aes.c:118) [122]  (0 ns)
	'load' operation ('statemt_load_1', aes/aes_dec.c:130->aes/aes.c:118) on array 'statemt' [123]  (3.25 ns)

 <State 35>: 5.73ns
The critical path consists of the following:
	'load' operation ('statemt_load_1', aes/aes_dec.c:130->aes/aes.c:118) on array 'statemt' [123]  (3.25 ns)
	'icmp' operation ('icmp_ln130', aes/aes_dec.c:130->aes/aes.c:118) [127]  (2.47 ns)

 <State 36>: 4.32ns
The critical path consists of the following:
	'add' operation ('add_ln130', aes/aes_dec.c:130->aes/aes.c:118) [130]  (2.55 ns)
	'store' operation ('store_ln130', aes/aes_dec.c:130->aes/aes.c:118) of variable 'add_ln130', aes/aes_dec.c:130->aes/aes.c:118 on static variable 'main_result' [131]  (1.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
