Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jun  2 12:40:12 2025
| Host         : LLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            2 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             802 |          110 |
| No           | No                    | Yes                    |              42 |            6 |
| No           | Yes                   | No                     |             128 |           17 |
| Yes          | No                    | No                     |              72 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              72 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+---------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+---------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG |               | state0              |                1 |              2 |
|  clk_IBUF_BUFG | prevScore0    |                     |                1 |              8 |
|  clk_IBUF_BUFG | questionCount | difficulty          |                1 |              8 |
|  clk_IBUF_BUFG |               | seg[6]_i_1_n_0      |                3 |             22 |
|  clk_IBUF_BUFG |               | reset_edge          |                6 |             42 |
|  clk_IBUF_BUFG |               | hcnt[25]_i_1_n_0    |                7 |             50 |
|  clk_IBUF_BUFG |               | scnt[26]_i_1_n_0    |                6 |             54 |
|  clk_IBUF_BUFG | led_reg       | led_reg[15]_i_1_n_0 |               11 |             64 |
|  clk_IBUF_BUFG | led_reg0      |                     |               19 |             64 |
|  clk_IBUF_BUFG |               |                     |              110 |            802 |
+----------------+---------------+---------------------+------------------+----------------+


