
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
date
Thu May 13 23:35:46 2021
set_host_options -max_cores 8
1
set enable_keep_signal_dt_net              true
true
set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set write_sdc_output_net_resistance        false
false
set timing_separate_clock_gating_group     true
true
set design [getenv DESIGN]
c3540
set lib [getenv LIB]
2ip
sh mkdir -p ../Results/$design
sh mkdir -p ../files/netlists/
set search_path [concat * $search_path]
* . /opt/programs/synopsys/dc/libraries/syn /opt/programs/synopsys/dc/minpower/syn /opt/programs/synopsys/dc/dw/syn_ver /opt/programs/synopsys/dc/dw/sim_ver
define_design_lib WORK -path ./work
1
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set_dont_use [get_lib_cells NangateOpenCellLibrary/*]
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
1
set_attribute [get_lib_cells NangateOpenCellLibrary/NAND2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/AND2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/NOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/OR2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/OR2_X1 NangateOpenCellLibrary/OR2_X2 NangateOpenCellLibrary/OR2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/XOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 2 objects. (UID-186)
NangateOpenCellLibrary/XOR2_X1 NangateOpenCellLibrary/XOR2_X2
set_attribute [get_lib_cells NangateOpenCellLibrary/XNOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 2 objects. (UID-186)
NangateOpenCellLibrary/XNOR2_X1 NangateOpenCellLibrary/XNOR2_X2
set_attribute [get_lib_cells NangateOpenCellLibrary/INV_*] dont_use false
Information: Attribute 'dont_use' is set on 6 objects. (UID-186)
NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32
analyze -library WORK -format sverilog ../files/$design.v
Running PRESTO HDLC
Compiling source file ../files/c3540.v
Presto compilation completed successfully.
1
elaborate $design
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'c3540'.
1
create_clock -name VCLK -period 10 -waveform {0 5}
Warning: Creating virtual clock named 'VCLK' with no sources. (UID-348)
1
set input_ports  [all_inputs]
{G1 G13 G20 G33 G41 G45 G50 G58 G68 G77 G87 G97 G107 G116 G124 G125 G128 G132 G137 G143 G150 G159 G169 G179 G190 G200 G213 G222 G223 G226 G232 G238 G244 G250 G257 G264 G270 G274 G283 G294 G303 G311 G317 G322 G326 G329 G330 G343 G1698 G2897}
set output_ports [all_outputs]
{G353 G355 G361 G358 G351 G372 G369 G399 G364 G396 G384 G367 G387 G393 G390 G378 G375 G381 G407 G409 G405 G402}
set_input_delay -max 1 [get_ports $input_ports ] -clock [get_clocks VCLK]
1
set_input_delay -min 0 [get_ports $input_ports ] -clock [get_clocks VCLK]
1
set_output_delay -max 2 [get_ports $output_ports ] -clock [get_clocks VCLK]
1
set_output_delay -min 1 [get_ports $output_ports ] -clock [get_clocks VCLK]
1
check_design
1
date
Thu May 13 23:35:48 2021
compile_ultra -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.2 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.2 |     *     |
============================================================================

  Simplifying Design 'c3540'

Loaded alib file './alib-52/Nangate_Library_slow_ccs.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'c3540'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     744.5      0.00       0.0      48.5                           11232.8301
    0:00:03     744.5      0.00       0.0      48.5                           11232.8301
    0:00:03     744.5      0.00       0.0      48.5                           11232.8301
    0:00:03     744.5      0.00       0.0      48.5                           11232.8301

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03     743.2      0.00       0.0      48.5                           11206.2578
    0:00:03     743.2      0.00       0.0      48.5                           11206.2578
    0:00:03     743.2      0.00       0.0      48.5                           11206.2578
    0:00:03     743.2      0.00       0.0      48.5                           11206.2578
    0:00:03     743.2      0.00       0.0      48.5                           11206.2578
    0:00:03     743.2      0.00       0.0      48.5                           11206.2578
    0:00:03     743.2      0.00       0.0      48.5                           11206.2578
    0:00:03     743.2      0.00       0.0      48.5                           11206.2578
    0:00:03     743.2      0.00       0.0      48.5                           11206.2578
    0:00:03     743.2      0.00       0.0      48.5                           11206.2578
    0:00:03     743.2      0.00       0.0      48.5                           11206.2578
    0:00:03     743.2      0.00       0.0      48.5                           11206.2578
    0:00:03     743.2      0.00       0.0      48.5                           11206.2578
    0:00:03     743.2      0.00       0.0      48.5                           11206.2578
    0:00:03     743.2      0.00       0.0      48.5                           11206.2578
    0:00:03     743.2      0.00       0.0      48.5                           11206.2578
    0:00:03     743.2      0.00       0.0      48.5                           11206.2578
    0:00:03     743.2      0.00       0.0      48.5                           11206.2578
    0:00:03     743.2      0.00       0.0      48.5                           11206.2578
    0:00:03     743.2      0.00       0.0      48.5                           11206.2578


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     743.2      0.00       0.0      48.5                           11206.2578
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:03     746.4      0.00       0.0       0.0                           11283.2285
    0:00:03     746.4      0.00       0.0       0.0                           11283.2285


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     746.4      0.00       0.0       0.0                           11283.2285
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
    0:00:03     745.9      0.00       0.0       0.0                           11270.4004
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
write -format verilog -hierarchy -output ../files/netlists/${design}_${lib}.v
Writing verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/KBM-SAT_attack/Defense/files/netlists/c3540_2ip.v'.
1
exit

Thank you...

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#!/usr/bin/tclsh
set design [getenv "DESIGN"]
c3540
set lib [getenv LIB]
2ip
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db }
../../../library_files/Nangate_Library_slow_ccs.db 
sh mkdir -p ../Results
sh mkdir -p ../Results/$design
read_verilog -netlist ../files/netlists/${design}_${lib}.v
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/KBM-SAT_attack/Defense/files/netlists/c3540_2ip.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nsl278/from_newnano/CASLock_TCHES_Artifact/KBM-SAT_attack/Defense/files/netlists/c3540_2ip.v
Verilog netlist reader completed successfully.
Current design is now '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/KBM-SAT_attack/Defense/files/netlists/c3540.db:c3540'
Loaded 1 design.
Current design is 'c3540'.
c3540
set all_output_ports [get_attribute [all_outputs] full_name]
G353 G355 G361 G358 G351 G372 G369 G399 G364 G396 G384 G367 G387 G393 G390 G378 G375 G381 G407 G409 G405 G402
set max 0
0
set PO U
U
foreach port $all_output_ports {
    set size [sizeof_collection [all_fanin -to $port -only_cells]]
    if {$size > $max} {
        set max $size
        set PO $port
    }
}
echo "number of gates in $PO = $max" > ../Results/$design/num_of_gates.txt
proc listdiff {a b} {
    set diff {}
    foreach i $a {
        if { [lsearch -exact $b $i]==-1} {
            lappend diff $i
        }
    }
    return $diff
}
set all_ports [get_attribute [get_ports * -filter "direction == out"] full_name]
G353 G355 G361 G358 G351 G372 G369 G399 G364 G396 G384 G367 G387 G393 G390 G378 G375 G381 G407 G409 G405 G402
set rem_ports [listdiff $all_ports $PO]
G353 G355 G361 G358 G351 G372 G369 G399 G364 G396 G384 G367 G387 G393 G390 G378 G375 G381 G407 G409 G402
foreach f $rem_ports {
    remove_port $f
}
Removing port 'G353' in design 'c3540'.
Removing port 'G355' in design 'c3540'.
Removing port 'G361' in design 'c3540'.
Removing port 'G358' in design 'c3540'.
Removing port 'G351' in design 'c3540'.
Removing port 'G372' in design 'c3540'.
Removing port 'G369' in design 'c3540'.
Removing port 'G399' in design 'c3540'.
Removing port 'G364' in design 'c3540'.
Removing port 'G396' in design 'c3540'.
Removing port 'G384' in design 'c3540'.
Removing port 'G367' in design 'c3540'.
Removing port 'G387' in design 'c3540'.
Removing port 'G393' in design 'c3540'.
Removing port 'G390' in design 'c3540'.
Removing port 'G378' in design 'c3540'.
Removing port 'G375' in design 'c3540'.
Removing port 'G381' in design 'c3540'.
Removing port 'G407' in design 'c3540'.
Removing port 'G409' in design 'c3540'.
Removing port 'G402' in design 'c3540'.
set all_cells [get_attribute [get_cells] full_name]
U892 U893 U894 U895 U896 U897 U898 U899 U900 U901 U902 U903 U904 U905 U906 U907 U908 U909 U910 U911 U912 U913 U914 U915 U916 U917 U918 U919 U920 U921 U922 U923 U924 U925 U926 U927 U928 U929 U930 U931 U932 U933 U934 U935 U936 U937 U938 U939 U940 U941 U942 U943 U944 U945 U946 U947 U948 U949 U950 U951 U952 U953 U954 U955 U956 U957 U958 U959 U960 U961 U962 U963 U964 U965 U966 U967 U968 U969 U970 U971 U972 U973 U974 U975 U976 U977 U978 U979 U980 U981 U982 U983 U984 U985 U986 U987 U988 U989 U990 U991 U992 U993 U994 U995 U996 U997 U998 U999 U1000 U1001 U1002 U1003 U1004 U1005 U1006 U1007 U1008 U1009 U1010 U1011 U1012 U1013 U1014 U1015 U1016 U1017 U1018 U1019 U1020 U1021 U1022 U1023 U1024 U1025 U1026 U1027 U1028 U1029 U1030 U1031 U1032 U1033 U1034 U1035 U1036 U1037 U1038 U1039 U1040 U1041 U1042 U1043 U1044 U1045 U1046 U1047 U1048 U1049 U1050 U1051 U1052 U1053 U1054 U1055 U1056 U1057 U1058 U1059 U1060 U1061 U1062 U1063 U1064 U1065 U1066 U1067 U1068 U1069 U1070 U1071 U1072 U1073 U1074 U1075 U1076 U1077 U1078 U1079 U1080 U1081 U1082 U1083 U1084 U1085 U1086 U1087 U1088 U1089 U1090 U1091 U1092 U1093 U1094 U1095 U1096 U1097 U1098 U1099 U1100 U1101 U1102 U1103 U1104 U1105 U1106 U1107 U1108 U1109 U1110 U1111 U1112 U1113 U1114 U1115 U1116 U1117 U1118 U1119 U1120 U1121 U1122 U1123 U1124 U1125 U1126 U1127 U1128 U1129 U1130 U1131 U1132 U1133 U1134 U1135 U1136 U1137 U1138 U1139 U1140 U1141 U1142 U1143 U1144 U1145 U1146 U1147 U1148 U1149 U1150 U1151 U1152 U1153 U1154 U1155 U1156 U1157 U1158 U1159 U1160 U1161 U1162 U1163 U1164 U1165 U1166 U1167 U1168 U1169 U1170 U1171 U1172 U1173 U1174 U1175 U1176 U1177 U1178 U1179 U1180 U1181 U1182 U1183 U1184 U1185 U1186 U1187 U1188 U1189 U1190 U1191 U1192 U1193 U1194 U1195 U1196 U1197 U1198 U1199 U1200 U1201 U1202 U1203 U1204 U1205 U1206 U1207 U1208 U1209 U1210 U1211 U1212 U1213 U1214 U1215 U1216 U1217 U1218 U1219 U1220 U1221 U1222 U1223 U1224 U1225 U1226 U1227 U1228 U1229 U1230 U1231 U1232 U1233 U1234 U1235 U1236 U1237 U1238 U1239 U1240 U1241 U1242 U1243 U1244 U1245 U1246 U1247 U1248 U1249 U1250 U1251 U1252 U1253 U1254 U1255 U1256 U1257 U1258 U1259 U1260 U1261 U1262 U1263 U1264 U1265 U1266 U1267 U1268 U1269 U1270 U1271 U1272 U1273 U1274 U1275 U1276 U1277 U1278 U1279 U1280 U1281 U1282 U1283 U1284 U1285 U1286 U1287 U1288 U1289 U1290 U1291 U1292 U1293 U1294 U1295 U1296 U1297 U1298 U1299 U1300 U1301 U1302 U1303 U1304 U1305 U1306 U1307 U1308 U1309 U1310 U1311 U1312 U1313 U1314 U1315 U1316 U1317 U1318 U1319 U1320 U1321 U1322 U1323 U1324 U1325 U1326 U1327 U1328 U1329 U1330 U1331 U1332 U1333 U1334 U1335 U1336 U1337 U1338 U1339 U1340 U1341 U1342 U1343 U1344 U1345 U1346 U1347 U1348 U1349 U1350 U1351 U1352 U1353 U1354 U1355 U1356 U1357 U1358 U1359 U1360 U1361 U1362 U1363 U1364 U1365 U1366 U1367 U1368 U1369 U1370 U1371 U1372 U1373 U1374 U1375 U1376 U1377 U1378 U1379 U1380 U1381 U1382 U1383 U1384 U1385 U1386 U1387 U1388 U1389 U1390 U1391 U1392 U1393 U1394 U1395 U1396 U1397 U1398 U1399 U1400 U1401 U1402 U1403 U1404 U1405 U1406 U1407 U1408 U1409 U1410 U1411 U1412 U1413 U1414 U1415 U1416 U1417 U1418 U1419 U1420 U1421 U1422 U1423 U1424 U1425 U1426 U1427 U1428 U1429 U1430 U1431 U1432 U1433 U1434 U1435 U1436 U1437 U1438 U1439 U1440 U1441 U1442 U1443 U1444 U1445 U1446 U1447 U1448 U1449 U1450 U1451 U1452 U1453 U1454 U1455 U1456 U1457 U1458 U1459 U1460 U1461 U1462 U1463 U1464 U1465 U1466 U1467 U1468 U1469 U1470 U1471 U1472 U1473 U1474 U1475 U1476 U1477 U1478 U1479 U1480 U1481 U1482 U1483 U1484 U1485 U1486 U1487 U1488 U1489 U1490 U1491 U1492 U1493 U1494 U1495 U1496 U1497 U1498 U1499 U1500 U1501 U1502 U1503 U1504 U1505 U1506 U1507 U1508 U1509 U1510 U1511 U1512 U1513 U1514 U1515 U1516 U1517 U1518 U1519 U1520 U1521 U1522 U1523 U1524 U1525 U1526 U1527 U1528 U1529 U1530 U1531 U1532 U1533 U1534 U1535 U1536 U1537 U1538 U1539 U1540 U1541 U1542 U1543 U1544 U1545 U1546 U1547 U1548 U1549 U1550 U1551 U1552 U1553 U1554 U1555 U1556 U1557 U1558 U1559 U1560 U1561 U1562 U1563 U1564 U1565 U1566 U1567 U1568 U1569 U1570 U1571 U1572 U1573 U1574 U1575 U1576 U1577 U1578 U1579 U1580 U1581 U1582 U1583 U1584 U1585 U1586 U1587 U1588 U1589 U1590 U1591 U1592 U1593 U1594 U1595 U1596 U1597 U1598 U1599 U1600 U1601 U1602 U1603 U1604 U1605 U1606 U1607 U1608 U1609 U1610 U1611 U1612 U1613 U1614 U1615 U1616 U1617 U1618 U1619 U1620 U1621 U1622 U1623 U1624 U1625 U1626 U1627 U1628 U1629 U1630 U1631 U1632 U1633 U1634 U1635 U1636 U1637 U1638 U1639 U1640 U1641 U1642 U1643 U1644 U1645 U1646 U1647 U1648 U1649 U1650 U1651 U1652 U1653 U1654 U1655 U1656 U1657 U1658 U1659 U1660 U1661 U1662 U1663 U1664 U1665 U1666 U1667 U1668 U1669 U1670 U1671 U1672 U1673 U1674 U1675 U1676 U1677 U1678 U1679 U1680 U1681 U1682 U1683 U1684 U1685 U1686 U1687 U1688 U1689 U1690 U1691 U1692 U1693 U1694 U1695 U1696 U1697 U1698 U1699 U1700 U1701 U1702 U1703 U1704 U1705 U1706 U1707 U1708 U1709 U1710 U1711 U1712 U1713 U1714 U1715 U1716 U1717 U1718 U1719 U1720 U1721 U1722 U1723 U1724 U1725 U1726 U1727 U1728 U1729 U1730 U1731 U1732 U1733 U1734 U1735 U1736 U1737 U1738 U1739 U1740 U1741 U1742 U1743 U1744 U1745 U1746 U1747 U1748 U1749 U1750 U1751 U1752 U1753 U1754 U1755 U1756 U1757 U1758 U1759 U1760 U1761 U1762 U1763 U1764 U1765 U1766 U1767 U1768 U1769 U1770 U1771 U1772 U1773 U1774 U1775 U1776 U1777 U1778 U1779 U1780 U1781 U1782 U1783 U1784 U1785 U1786 U1787 U1788 U1789 U1790
set cur_cells [get_attribute [all_fanin -to $PO -only_cells] full_name]
U1546 U1548 U1547 U1484 U1691 U1690 U1688 U1687 U1684 U1678 U1677 U1675 U1674 U1641 U1639 U1638 U1101 U1324 U1323 U1549 U1114 U1485 U1483 U1481 U1480 U1218 U1161 U1160 U1158 U1692 U1689 U1685 U1679 U1676 U1672 U1642 U1640 U1636 U1105 U1104 U1102 U1100 U1583 U1582 U1580 U1579 U1576 U1575 U1570 U1569 U1567 U1566 U1325 U1550 U1115 U1486 U1482 U1478 U1477 U1470 U1469 U1467 U1466 U1463 U1462 U1070 U1219 U1005 U996 U972 U1162 U1159 U1173 U1696 U1695 U1693 U1686 U1680 U1673 U1670 U1669 U1658 U1656 U1655 U1652 U1651 U1649 U1648 U1643 U1637 U1634 U1633 U1106 U1103 U1086 U1085 U1074 U1073 U1584 U1581 U1577 U1571 U1568 U1564 U1552 U1551 U933 U917 U925 U926 U1120 U1119 U1191 U989 U994 U1045 U1235 U1234 U1232 U1487 U1479 U1471 U1468 U1464 U1253 U1267 U1266 U927 U1749 U1748 U1746 U1745 U1742 U1741 U1736 U1735 U1733 U1683 U1265 U1330 U997 U1071 U1135 U1134 U1132 U1072 U1142 U1251 U1006 U1000 U998 U992 U973 U969 U978 U931 U916 U953 U952 U950 U949 U946 U938 U937 U935 U932 U924 U921 U920 U918 U915 U1164 U1163 U1175 U1174 U1171 U1170 U1332 U1697 U1694 U1681 U1671 U1128 U1127 U1659 U1657 U1653 U1650 U1644 U1635 U1326 U1108 U1107 U975 U1087 U1077 U1075 U1068 U1067 U1588 U1587 U1585 U1578 U1572 U1565 U1562 U1561 U1118 U1116 U1553 U1524 U934 U896 U897 U1122 U1121 U1196 U1195 U1192 U990 U995 U1046 U1044 U991 U1042 U1036 U943 U971 U1236 U1233 U974 U1228 U1226 U1225 U1220 U1488 U1476 U944 U1221 U1472 U1465 U1460 U1459 U1258 U1257 U1255 U1254 U1273 U1272 U1269 U1268 U1426 U1425 U1423 U1422 U1419 U1418 U1416 U1415 U1410 U928 U1408 U1407 U1404 U1403 U1401 U1400 U1750 U1747 U1743 U1737 U1734 U1731 U894 U1271 U1331 U1117 U1076 U1136 U1133 U1153 U970 U1143 U1141 U1252 U1007 U1004 U1001 U999 U982 U979 U893 U954 U951 U947 U945 U939 U936 U929 U895 U898 U1205 U1167 U1165 U1176 U1172 U1168 U1166 U1333 U1698 U1682 U1129 U1660 U1654 U1645 U1327 U1111 U1109 U984 U976 U1088 U1084 U1078 U1069 U1589 U1586 U1573 U1563 U1351 U1556 U1555 U1533 U1532 U1530 U1529 U1526 U1525 U1522 U1521 U1517 U1516 U1514 U1513 U1510 U1509 U1507 U1506 U1207 U1124 U1123 U1197 U1193 U1187 U1003 U1047 U1043 U1037 U1035 U1033 U1032 U1238 U1237 U1229 U1227 U1223 U1222 U1247 U1246 U1489 U1475 U1473 U1461 U1370 U1259 U1256 U1279 U1278 U1274 U1270 U1427 U1424 U1420 U1417 U1411 U1409 U1405 U1402 U1754 U1753 U1751 U1744 U1738 U1732 U1729 U1728 U1319 U1722 U1716 U1360 U1138 U1137 U1154 U1152 U1145 U1144 U1287 U1286 U1283 U1008 U1002 U986 U983 U980 U977 U1018 U1017 U958 U957 U955 U948 U940 U930 U922 U919 U1206 U1183 U1182 U1178 U1177 U1169 U1334 U1699 U1130 U1661 U1646 U1328 U1554 U1112 U1110 U1617 U985 U1090 U1089 U1081 U1079 U1590 U1574 U1558 U1557 U1534 U1531 U1527 U1523 U1518 U1515 U1511 U1508 U1208 U1204 U1125 U1198 U1194 U1188 U1049 U1048 U1053 U1038 U1034 U1241 U1239 U1230 U1224 U1248 U1244 U1490 U1474 U1371 U1262 U1260 U1280 U1275 U1428 U1421 U1412 U1406 U1755 U1752 U1739 U1730 U1724 U1723 U1720 U1719 U1022 U1139 U1140 U1155 U1147 U1146 U1288 U1284 U1011 U1009 U987 U981 U1019 U1015 U959 U956 U941 U923 U1609 U1348 U1184 U1179 U1180 U1705 U1704 U1701 U1700 U1131 U1662 U1647 U1630 U1629 U1624 U1623 U1113 U1619 U1618 U1096 U1095 U1092 U1091 U1082 U1080 U1339 U1338 U1591 U1559 U910 U1535 U1528 U1519 U1512 U1209 U1126 U1199 U1189 U912 U1052 U1050 U1012 U1054 U1051 U1039 U1377 U1376 U1242 U1240 U1231 U1249 U1245 U1491 U1372 U1380 U1379 U1263 U1261 U1281 U1276 U1364 U1277 U1429 U1413 U1756 U1740 U1725 U1721 U1023 U1150 U1149 U1156 U1148 U1214 U1213 U1064 U1291 U1289 U1285 U1013 U1010 U988 U1020 U1016 U960 U942 U1610 U1347 U1185 U1181 U1613 U1709 U1706 U1702 U1664 U1663 U1631 U1625 U1346 U1621 U1620 U1614 U1337 U1598 U1097 U1093 U1083 U1594 U1340 U1592 U1560 U913 U911 U1536 U1520 U1210 U1066 U1200 U1190 U1057 U1056 U1059 U1055 U1040 U901 U1378 U1243 U1367 U1365 U1250 U1493 U1492 U1448 U1440 U1381 U1264 U1282 U1434 U1430 U1414 U993 U1397 U905 U1757 U1545 U1726 U892 U1151 U1157 U1341 U1215 U1203 U1292 U1290 U1014 U1027 U1025 U1021 U961 U1611 U1186 U1711 U1710 U1707 U1703 U1665 U1632 U1626 U1622 U1615 U1345 U1599 U1098 U1094 U1595 U1593 U914 U1537 U1394 U1211 U1201 U1065 U1058 U1060 U1041 U907 U906 U902 U1445 U1444 U1368 U1366 U1494 U1456 U1455 U1449 U1441 U1436 U1435 U1431 U1395 U1398 U1544 U1758 U1727 U1343 U1342 U1216 U1293 U963 U903 U1028 U1026 U966 U962 U1612 U1712 U1708 U1666 U1627 U1616 U1605 U1600 U1099 U1602 U1596 U965 U1538 U1505 U1212 U1202 U1062 U1061 U908 U904 U1446 U1369 U1443 U1499 U1496 U1495 U1457 U1350 U1450 U1442 U1437 U1396 U1432 U1399 U1760 U1759 U1344 U1217 U1294 U964 U1029 U967 U1714 U1713 U1667 U1628 U1606 U1601 U1603 U1597 U1540 U1539 U1356 U1063 U909 U899 U1447 U1500 U1497 U1458 U1451 U1438 U1433 U1761 U1717 U1296 U1295 U1030 U968 U1715 U1668 U1607 U1604 U1541 U1452 U1503 U900 U1501 U1498 U1453 U1439 U1762 U1718 U1297 U1031 U1770 U1608 U1542 U1504 U1502 U1454 U1024 U1763 U1298 U1771 U1543 U1767 U1765 U1764 U1773 U1772 U1768 U1766 U1774 U1769 U1775
set rem_cells [listdiff $all_cells $cur_cells]
U1299 U1300 U1301 U1302 U1303 U1304 U1305 U1306 U1307 U1308 U1309 U1310 U1311 U1312 U1313 U1314 U1315 U1316 U1317 U1318 U1320 U1321 U1322 U1329 U1335 U1336 U1349 U1352 U1353 U1354 U1355 U1357 U1358 U1359 U1361 U1362 U1363 U1373 U1374 U1375 U1382 U1383 U1384 U1385 U1386 U1387 U1388 U1389 U1390 U1391 U1392 U1393 U1776 U1777 U1778 U1779 U1780 U1781 U1782 U1783 U1784 U1785 U1786 U1787 U1788 U1789 U1790
foreach c $rem_cells {
    remove_cell $c
}
Removing cell 'U1299' in design 'c3540'.
Removing cell 'U1300' in design 'c3540'.
Removing cell 'U1301' in design 'c3540'.
Removing cell 'U1302' in design 'c3540'.
Removing cell 'U1303' in design 'c3540'.
Removing cell 'U1304' in design 'c3540'.
Removing cell 'U1305' in design 'c3540'.
Removing cell 'U1306' in design 'c3540'.
Removing cell 'U1307' in design 'c3540'.
Removing cell 'U1308' in design 'c3540'.
Removing cell 'U1309' in design 'c3540'.
Removing cell 'U1310' in design 'c3540'.
Removing cell 'U1311' in design 'c3540'.
Removing cell 'U1312' in design 'c3540'.
Removing cell 'U1313' in design 'c3540'.
Removing cell 'U1314' in design 'c3540'.
Removing cell 'U1315' in design 'c3540'.
Removing cell 'U1316' in design 'c3540'.
Removing cell 'U1317' in design 'c3540'.
Removing cell 'U1318' in design 'c3540'.
Removing cell 'U1320' in design 'c3540'.
Removing cell 'U1321' in design 'c3540'.
Removing cell 'U1322' in design 'c3540'.
Removing cell 'U1329' in design 'c3540'.
Removing cell 'U1335' in design 'c3540'.
Removing cell 'U1336' in design 'c3540'.
Removing cell 'U1349' in design 'c3540'.
Removing cell 'U1352' in design 'c3540'.
Removing cell 'U1353' in design 'c3540'.
Removing cell 'U1354' in design 'c3540'.
Removing cell 'U1355' in design 'c3540'.
Removing cell 'U1357' in design 'c3540'.
Removing cell 'U1358' in design 'c3540'.
Removing cell 'U1359' in design 'c3540'.
Removing cell 'U1361' in design 'c3540'.
Removing cell 'U1362' in design 'c3540'.
Removing cell 'U1363' in design 'c3540'.
Removing cell 'U1373' in design 'c3540'.
Removing cell 'U1374' in design 'c3540'.
Removing cell 'U1375' in design 'c3540'.
Removing cell 'U1382' in design 'c3540'.
Removing cell 'U1383' in design 'c3540'.
Removing cell 'U1384' in design 'c3540'.
Removing cell 'U1385' in design 'c3540'.
Removing cell 'U1386' in design 'c3540'.
Removing cell 'U1387' in design 'c3540'.
Removing cell 'U1388' in design 'c3540'.
Removing cell 'U1389' in design 'c3540'.
Removing cell 'U1390' in design 'c3540'.
Removing cell 'U1391' in design 'c3540'.
Removing cell 'U1392' in design 'c3540'.
Removing cell 'U1393' in design 'c3540'.
Removing cell 'U1776' in design 'c3540'.
Removing cell 'U1777' in design 'c3540'.
Removing cell 'U1778' in design 'c3540'.
Removing cell 'U1779' in design 'c3540'.
Removing cell 'U1780' in design 'c3540'.
Removing cell 'U1781' in design 'c3540'.
Removing cell 'U1782' in design 'c3540'.
Removing cell 'U1783' in design 'c3540'.
Removing cell 'U1784' in design 'c3540'.
Removing cell 'U1785' in design 'c3540'.
Removing cell 'U1786' in design 'c3540'.
Removing cell 'U1787' in design 'c3540'.
Removing cell 'U1788' in design 'c3540'.
Removing cell 'U1789' in design 'c3540'.
Removing cell 'U1790' in design 'c3540'.
set PI [get_attribute  [get_ports * -filter "direction == in"] full_name]
G1 G13 G20 G33 G41 G45 G50 G58 G68 G77 G87 G97 G107 G116 G124 G125 G128 G132 G137 G143 G150 G159 G169 G179 G190 G200 G213 G222 G223 G226 G232 G238 G244 G250 G257 G264 G270 G274 G283 G294 G303 G311 G317 G322 G326 G329 G330 G343 G1698 G2897
foreach p $PI {
    set len [sizeof_collection  [all_connected $p]]
    echo $len
    if {$len == 1} {
        echo $p
        remove_port $p
    }
}
9
5
9
16
4
6
15
14
11
9
14
13
14
15
2
3
4
5
6
7
9
10
6
9
11
13
3
2
3
5
5
5
5
5
5
4
3
4
11
9
8
6
5
4
3
2
4
2
3
2
write -format verilog -hierarchy -output ../Results/$design/${design}_${PO}.v
Writing verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/KBM-SAT_attack/Defense/Results/c3540/c3540_G405.v'.
1
exit

Thank you...
G405
  NOR2_X1 U892 ( .A1(n1276), .A2(n1749), .ZN(n1542) );
  NOR2_X2 U893 ( .A1(n892), .A2(n889), .ZN(n1692) );
  NOR2_X2 U894 ( .A1(G200), .A2(n880), .ZN(n1686) );
  NOR2_X2 U895 ( .A1(n884), .A2(n877), .ZN(n1705) );
  NOR2_X2 U896 ( .A1(n892), .A2(n891), .ZN(n1696) );
  NOR2_X2 U897 ( .A1(n890), .A2(n889), .ZN(n1697) );
  NOR2_X2 U898 ( .A1(n883), .A2(n880), .ZN(n1704) );
  NOR2_X1 U899 ( .A1(G41), .A2(n1657), .ZN(n1643) );
  NOR2_X1 U900 ( .A1(n1643), .A2(n1530), .ZN(n1655) );
  NAND2_X1 U901 ( .A1(G20), .A2(G1), .ZN(n1220) );
  INV_X1 U902 ( .A(n1220), .ZN(n920) );
  INV_X1 U903 ( .A(G13), .ZN(n1257) );
  NAND2_X1 U904 ( .A1(n920), .A2(n1257), .ZN(n1657) );
  INV_X1 U905 ( .A(G20), .ZN(n1452) );
  NAND2_X1 U906 ( .A1(n1452), .A2(G13), .ZN(n951) );
  INV_X1 U907 ( .A(G45), .ZN(n1458) );
  OR2_X1 U908 ( .A1(n951), .A2(n1458), .ZN(n875) );
  NAND2_X1 U909 ( .A1(G1), .A2(n875), .ZN(n1530) );
  NAND2_X1 U910 ( .A1(G13), .A2(G1), .ZN(n932) );
  INV_X1 U911 ( .A(n932), .ZN(n1224) );
  INV_X1 U912 ( .A(G169), .ZN(n1163) );
  NAND2_X1 U913 ( .A1(G20), .A2(n1163), .ZN(n876) );
  NAND2_X1 U914 ( .A1(n1224), .A2(n876), .ZN(n1713) );
  INV_X1 U915 ( .A(G200), .ZN(n883) );
  NAND2_X1 U916 ( .A1(G20), .A2(G179), .ZN(n892) );
  NOR2_X1 U917 ( .A1(n1452), .A2(G190), .ZN(n886) );
  OR2_X1 U918 ( .A1(n892), .A2(n886), .ZN(n880) );
  NAND2_X1 U919 ( .A1(G132), .A2(n1704), .ZN(n879) );
  NAND2_X1 U920 ( .A1(G20), .A2(G200), .ZN(n884) );
  NAND2_X1 U921 ( .A1(G190), .A2(n892), .ZN(n877) );
  NAND2_X1 U922 ( .A1(n1705), .A2(G159), .ZN(n878) );
  NAND2_X1 U923 ( .A1(n879), .A2(n878), .ZN(n900) );
  NAND2_X1 U924 ( .A1(n1686), .A2(G137), .ZN(n881) );
  NAND2_X1 U925 ( .A1(G200), .A2(n886), .ZN(n891) );
  INV_X1 U926 ( .A(n892), .ZN(n890) );
  NOR2_X1 U927 ( .A1(n891), .A2(n890), .ZN(n1687) );
  NAND2_X1 U928 ( .A1(G58), .A2(n1687), .ZN(n1306) );
  NAND2_X1 U929 ( .A1(n881), .A2(n1306), .ZN(n882) );
  NOR2_X1 U930 ( .A1(G33), .A2(n882), .ZN(n898) );
  NAND2_X1 U931 ( .A1(n886), .A2(n883), .ZN(n889) );
  NAND2_X1 U932 ( .A1(n1692), .A2(G150), .ZN(n888) );
  NAND2_X1 U933 ( .A1(n892), .A2(n884), .ZN(n885) );
  NOR2_X1 U934 ( .A1(n886), .A2(n885), .ZN(n1693) );
  NAND2_X1 U935 ( .A1(n1693), .A2(G50), .ZN(n887) );
  NAND2_X1 U936 ( .A1(n888), .A2(n887), .ZN(n896) );
  NAND2_X1 U937 ( .A1(n1697), .A2(G128), .ZN(n894) );
  NAND2_X1 U938 ( .A1(n1696), .A2(G143), .ZN(n893) );
  NAND2_X1 U939 ( .A1(n894), .A2(n893), .ZN(n895) );
  NOR2_X1 U940 ( .A1(n896), .A2(n895), .ZN(n897) );
  NAND2_X1 U941 ( .A1(n898), .A2(n897), .ZN(n899) );
  NOR2_X1 U942 ( .A1(n900), .A2(n899), .ZN(n915) );
  INV_X1 U943 ( .A(G77), .ZN(n1736) );
  INV_X1 U944 ( .A(n1687), .ZN(n1380) );
  NOR2_X1 U945 ( .A1(n1736), .A2(n1380), .ZN(n1559) );
  NAND2_X1 U946 ( .A1(G87), .A2(n1693), .ZN(n1473) );
  NAND2_X1 U947 ( .A1(G33), .A2(n1473), .ZN(n901) );
  NOR2_X1 U948 ( .A1(n1559), .A2(n901), .ZN(n909) );
  NAND2_X1 U949 ( .A1(G283), .A2(n1686), .ZN(n903) );
  NAND2_X1 U950 ( .A1(G294), .A2(n1704), .ZN(n902) );
  NAND2_X1 U951 ( .A1(n903), .A2(n902), .ZN(n907) );
  NAND2_X1 U952 ( .A1(G303), .A2(n1697), .ZN(n905) );
  NAND2_X1 U953 ( .A1(G116), .A2(n1696), .ZN(n904) );
  NAND2_X1 U954 ( .A1(n905), .A2(n904), .ZN(n906) );
  NOR2_X1 U955 ( .A1(n907), .A2(n906), .ZN(n908) );
  NAND2_X1 U956 ( .A1(n909), .A2(n908), .ZN(n913) );
  NAND2_X1 U957 ( .A1(n1705), .A2(G97), .ZN(n911) );
  NAND2_X1 U958 ( .A1(n1692), .A2(G107), .ZN(n910) );
  NAND2_X1 U959 ( .A1(n911), .A2(n910), .ZN(n912) );
  NOR2_X1 U960 ( .A1(n913), .A2(n912), .ZN(n914) );
  NOR2_X1 U961 ( .A1(n915), .A2(n914), .ZN(n916) );
  NOR2_X1 U962 ( .A1(n1713), .A2(n916), .ZN(n918) );
  INV_X1 U963 ( .A(G33), .ZN(n1691) );
  NAND2_X1 U964 ( .A1(n1257), .A2(n1691), .ZN(n1466) );
  NAND2_X1 U965 ( .A1(n1466), .A2(n1713), .ZN(n1446) );
  NOR2_X1 U966 ( .A1(G68), .A2(n1446), .ZN(n917) );
  NOR2_X1 U967 ( .A1(n918), .A2(n917), .ZN(n919) );
  NAND2_X1 U968 ( .A1(n1655), .A2(n919), .ZN(n960) );
  NOR2_X1 U969 ( .A1(G1), .A2(n1452), .ZN(n925) );
  NAND2_X1 U970 ( .A1(G13), .A2(n925), .ZN(n1168) );
  INV_X1 U971 ( .A(n1168), .ZN(n1074) );
  NAND2_X1 U972 ( .A1(n920), .A2(G33), .ZN(n921) );
  NAND2_X1 U973 ( .A1(n932), .A2(n921), .ZN(n999) );
  NAND2_X1 U974 ( .A1(G20), .A2(n999), .ZN(n1126) );
  INV_X1 U975 ( .A(n1126), .ZN(n1175) );
  NOR2_X1 U976 ( .A1(n1074), .A2(n1175), .ZN(n1004) );
  OR2_X1 U977 ( .A1(n1004), .A2(G68), .ZN(n924) );
  NAND2_X1 U978 ( .A1(G33), .A2(n1224), .ZN(n922) );
  NOR2_X1 U979 ( .A1(G20), .A2(n922), .ZN(n1120) );
  NAND2_X1 U980 ( .A1(n1120), .A2(G77), .ZN(n923) );
  NAND2_X1 U981 ( .A1(n924), .A2(n923), .ZN(n929) );
  NOR2_X1 U982 ( .A1(n925), .A2(n999), .ZN(n1123) );
  NAND2_X1 U983 ( .A1(n1123), .A2(G68), .ZN(n927) );
  NAND2_X1 U984 ( .A1(n1224), .A2(n1691), .ZN(n938) );
  NOR2_X1 U985 ( .A1(G20), .A2(n938), .ZN(n1171) );
  NAND2_X1 U986 ( .A1(G50), .A2(n1171), .ZN(n926) );
  NAND2_X1 U987 ( .A1(n927), .A2(n926), .ZN(n928) );
  OR2_X1 U988 ( .A1(n929), .A2(n928), .ZN(n953) );
  NOR2_X1 U989 ( .A1(G41), .A2(G45), .ZN(n930) );
  NOR2_X1 U990 ( .A1(G1), .A2(n930), .ZN(n936) );
  NAND2_X1 U991 ( .A1(G274), .A2(n936), .ZN(n1133) );
  INV_X1 U992 ( .A(n1133), .ZN(n1153) );
  INV_X1 U993 ( .A(G41), .ZN(n1296) );
  NOR2_X1 U994 ( .A1(n1296), .A2(n1691), .ZN(n931) );
  NOR2_X1 U995 ( .A1(n932), .A2(n931), .ZN(n1015) );
  NAND2_X1 U996 ( .A1(G33), .A2(n1015), .ZN(n1151) );
  INV_X1 U997 ( .A(G97), .ZN(n1073) );
  NOR2_X1 U998 ( .A1(n1151), .A2(n1073), .ZN(n933) );
  NOR2_X1 U999 ( .A1(n1153), .A2(n933), .ZN(n935) );
  NOR2_X1 U1000 ( .A1(G1698), .A2(n938), .ZN(n1154) );
  NAND2_X1 U1001 ( .A1(n1154), .A2(G226), .ZN(n934) );
  NAND2_X1 U1002 ( .A1(n935), .A2(n934), .ZN(n942) );
  NOR2_X1 U1003 ( .A1(n1015), .A2(n936), .ZN(n1157) );
  NAND2_X1 U1004 ( .A1(n1157), .A2(G238), .ZN(n940) );
  INV_X1 U1005 ( .A(G1698), .ZN(n937) );
  NOR2_X1 U1006 ( .A1(n938), .A2(n937), .ZN(n1158) );
  NAND2_X1 U1007 ( .A1(G232), .A2(n1158), .ZN(n939) );
  NAND2_X1 U1008 ( .A1(n940), .A2(n939), .ZN(n941) );
  NOR2_X1 U1009 ( .A1(n942), .A2(n941), .ZN(n946) );
  NOR2_X1 U1010 ( .A1(n946), .A2(n1163), .ZN(n944) );
  INV_X1 U1011 ( .A(n946), .ZN(n945) );
  INV_X1 U1012 ( .A(G179), .ZN(n1164) );
  NOR2_X1 U1013 ( .A1(n945), .A2(n1164), .ZN(n943) );
  OR2_X1 U1014 ( .A1(n944), .A2(n943), .ZN(n955) );
  NAND2_X1 U1015 ( .A1(n953), .A2(n955), .ZN(n1118) );
  INV_X1 U1016 ( .A(n1118), .ZN(n1273) );
  NAND2_X1 U1017 ( .A1(G200), .A2(n945), .ZN(n948) );
  NAND2_X1 U1018 ( .A1(G190), .A2(n946), .ZN(n947) );
  NAND2_X1 U1019 ( .A1(n948), .A2(n947), .ZN(n949) );
  NOR2_X1 U1020 ( .A1(n949), .A2(n953), .ZN(n950) );
  NOR2_X1 U1021 ( .A1(n1273), .A2(n950), .ZN(n1191) );
  NOR2_X1 U1022 ( .A1(G1), .A2(n951), .ZN(n952) );
  NAND2_X1 U1023 ( .A1(G213), .A2(n952), .ZN(n1276) );
  INV_X1 U1024 ( .A(G343), .ZN(n1749) );
  NAND2_X1 U1025 ( .A1(n1542), .A2(n953), .ZN(n954) );
  NAND2_X1 U1026 ( .A1(n1191), .A2(n954), .ZN(n958) );
  INV_X1 U1027 ( .A(n954), .ZN(n956) );
  NAND2_X1 U1028 ( .A1(n956), .A2(n955), .ZN(n957) );
  NAND2_X1 U1029 ( .A1(n958), .A2(n957), .ZN(n1349) );
  NOR2_X1 U1030 ( .A1(n1349), .A2(n1466), .ZN(n959) );
  NOR2_X1 U1031 ( .A1(n960), .A2(n959), .ZN(n1203) );
  NAND2_X1 U1032 ( .A1(n1074), .A2(n1736), .ZN(n962) );
  NAND2_X1 U1033 ( .A1(G87), .A2(n1120), .ZN(n961) );
  NAND2_X1 U1034 ( .A1(n962), .A2(n961), .ZN(n966) );
  NAND2_X1 U1035 ( .A1(n1171), .A2(G58), .ZN(n964) );
  OR2_X1 U1036 ( .A1(n1175), .A2(n1123), .ZN(n1176) );
  NAND2_X1 U1037 ( .A1(G77), .A2(n1176), .ZN(n963) );
  NAND2_X1 U1038 ( .A1(n964), .A2(n963), .ZN(n965) );
  NOR2_X1 U1039 ( .A1(n966), .A2(n965), .ZN(n982) );
  INV_X1 U1040 ( .A(n982), .ZN(n975) );
  NAND2_X1 U1041 ( .A1(n975), .A2(n1542), .ZN(n984) );
  NAND2_X1 U1042 ( .A1(n1158), .A2(G238), .ZN(n967) );
  NAND2_X1 U1043 ( .A1(n967), .A2(n1133), .ZN(n971) );
  NAND2_X1 U1044 ( .A1(n1154), .A2(G232), .ZN(n969) );
  INV_X1 U1045 ( .A(n1151), .ZN(n1131) );
  NAND2_X1 U1046 ( .A1(n1131), .A2(G107), .ZN(n968) );
  NAND2_X1 U1047 ( .A1(n969), .A2(n968), .ZN(n970) );
  NOR2_X1 U1048 ( .A1(n971), .A2(n970), .ZN(n973) );
  NAND2_X1 U1049 ( .A1(G244), .A2(n1157), .ZN(n972) );
  NAND2_X1 U1050 ( .A1(n973), .A2(n972), .ZN(n978) );
  NAND2_X1 U1051 ( .A1(n978), .A2(G200), .ZN(n977) );
  INV_X1 U1052 ( .A(n978), .ZN(n979) );
  AND2_X1 U1053 ( .A1(G190), .A2(n979), .ZN(n974) );
  NOR2_X1 U1054 ( .A1(n975), .A2(n974), .ZN(n976) );
  AND2_X1 U1055 ( .A1(n977), .A2(n976), .ZN(n983) );
  NOR2_X1 U1056 ( .A1(n1164), .A2(n978), .ZN(n981) );
  NOR2_X1 U1057 ( .A1(n979), .A2(n1163), .ZN(n980) );
  NOR2_X1 U1058 ( .A1(n981), .A2(n980), .ZN(n985) );
  NOR2_X1 U1059 ( .A1(n985), .A2(n982), .ZN(n1117) );
  NOR2_X1 U1060 ( .A1(n983), .A2(n1117), .ZN(n1192) );
  AND2_X1 U1061 ( .A1(n984), .A2(n1192), .ZN(n987) );
  NOR2_X1 U1062 ( .A1(n985), .A2(n984), .ZN(n986) );
  NOR2_X1 U1063 ( .A1(n987), .A2(n986), .ZN(n1411) );
  INV_X1 U1064 ( .A(n1411), .ZN(n1265) );
  INV_X1 U1065 ( .A(G330), .ZN(n1343) );
  INV_X1 U1066 ( .A(n1542), .ZN(n1533) );
  NAND2_X1 U1067 ( .A1(G250), .A2(n1154), .ZN(n989) );
  NAND2_X1 U1068 ( .A1(G257), .A2(n1158), .ZN(n988) );
  NAND2_X1 U1069 ( .A1(n989), .A2(n988), .ZN(n996) );
  NOR2_X1 U1070 ( .A1(G1), .A2(n1458), .ZN(n1016) );
  AND2_X1 U1071 ( .A1(n1296), .A2(n1016), .ZN(n992) );
  NAND2_X1 U1072 ( .A1(n992), .A2(G274), .ZN(n1063) );
  INV_X1 U1073 ( .A(n1063), .ZN(n991) );
  AND2_X1 U1074 ( .A1(G294), .A2(n1131), .ZN(n990) );
  NOR2_X1 U1075 ( .A1(n991), .A2(n990), .ZN(n994) );
  NOR2_X1 U1076 ( .A1(n1015), .A2(n992), .ZN(n1068) );
  NAND2_X1 U1077 ( .A1(n1068), .A2(G264), .ZN(n993) );
  NAND2_X1 U1078 ( .A1(n994), .A2(n993), .ZN(n995) );
  NOR2_X1 U1079 ( .A1(n996), .A2(n995), .ZN(n1010) );
  NOR2_X1 U1080 ( .A1(G169), .A2(n1010), .ZN(n998) );
  INV_X1 U1081 ( .A(n1010), .ZN(n1099) );
  NOR2_X1 U1082 ( .A1(G179), .A2(n1099), .ZN(n997) );
  NOR2_X1 U1083 ( .A1(n998), .A2(n997), .ZN(n1009) );
  NAND2_X1 U1084 ( .A1(G116), .A2(n1120), .ZN(n1003) );
  OR2_X1 U1085 ( .A1(n999), .A2(n1074), .ZN(n1001) );
  NOR2_X1 U1086 ( .A1(G1), .A2(n1691), .ZN(n1000) );
  NOR2_X1 U1087 ( .A1(n1001), .A2(n1000), .ZN(n1077) );
  NAND2_X1 U1088 ( .A1(n1077), .A2(G107), .ZN(n1002) );
  NAND2_X1 U1089 ( .A1(n1003), .A2(n1002), .ZN(n1006) );
  NOR2_X1 U1090 ( .A1(G107), .A2(n1004), .ZN(n1005) );
  NOR2_X1 U1091 ( .A1(n1006), .A2(n1005), .ZN(n1008) );
  NAND2_X1 U1092 ( .A1(G87), .A2(n1171), .ZN(n1007) );
  NAND2_X1 U1093 ( .A1(n1008), .A2(n1007), .ZN(n1236) );
  NAND2_X1 U1094 ( .A1(n1009), .A2(n1236), .ZN(n1237) );
  NAND2_X1 U1095 ( .A1(G200), .A2(n1099), .ZN(n1012) );
  NAND2_X1 U1096 ( .A1(n1010), .A2(G190), .ZN(n1011) );
  NAND2_X1 U1097 ( .A1(n1012), .A2(n1011), .ZN(n1013) );
  OR2_X1 U1098 ( .A1(n1236), .A2(n1013), .ZN(n1014) );
  AND2_X1 U1099 ( .A1(n1237), .A2(n1014), .ZN(n1515) );
  NAND2_X1 U1100 ( .A1(n1016), .A2(G274), .ZN(n1019) );
  NOR2_X1 U1101 ( .A1(n1016), .A2(n1015), .ZN(n1017) );
  NAND2_X1 U1102 ( .A1(G250), .A2(n1017), .ZN(n1018) );
  NAND2_X1 U1103 ( .A1(n1019), .A2(n1018), .ZN(n1023) );
  NAND2_X1 U1104 ( .A1(G238), .A2(n1154), .ZN(n1021) );
  NAND2_X1 U1105 ( .A1(G244), .A2(n1158), .ZN(n1020) );
  NAND2_X1 U1106 ( .A1(n1021), .A2(n1020), .ZN(n1022) );
  NOR2_X1 U1107 ( .A1(n1023), .A2(n1022), .ZN(n1025) );
  NAND2_X1 U1108 ( .A1(n1131), .A2(G116), .ZN(n1024) );
  NAND2_X1 U1109 ( .A1(n1025), .A2(n1024), .ZN(n1096) );
  NAND2_X1 U1110 ( .A1(G169), .A2(n1096), .ZN(n1027) );
  INV_X1 U1111 ( .A(n1096), .ZN(n1093) );
  NAND2_X1 U1112 ( .A1(G179), .A2(n1093), .ZN(n1026) );
  NAND2_X1 U1113 ( .A1(n1027), .A2(n1026), .ZN(n1538) );
  NAND2_X1 U1114 ( .A1(n1077), .A2(G87), .ZN(n1028) );
  NAND2_X1 U1115 ( .A1(n1028), .A2(n1126), .ZN(n1029) );
  INV_X1 U1116 ( .A(G107), .ZN(n1463) );
  NAND2_X1 U1117 ( .A1(n1463), .A2(n1073), .ZN(n1653) );
  OR2_X1 U1118 ( .A1(n1653), .A2(G87), .ZN(n1246) );
  NAND2_X1 U1119 ( .A1(n1029), .A2(n1246), .ZN(n1031) );
  NAND2_X1 U1120 ( .A1(n1120), .A2(G97), .ZN(n1030) );
  NAND2_X1 U1121 ( .A1(n1031), .A2(n1030), .ZN(n1033) );
  NOR2_X1 U1122 ( .A1(G87), .A2(n1168), .ZN(n1032) );
  NOR2_X1 U1123 ( .A1(n1033), .A2(n1032), .ZN(n1035) );
  NAND2_X1 U1124 ( .A1(n1171), .A2(G68), .ZN(n1034) );
  NAND2_X1 U1125 ( .A1(n1035), .A2(n1034), .ZN(n1535) );
  NAND2_X1 U1126 ( .A1(n1538), .A2(n1535), .ZN(n1113) );
  NAND2_X1 U1127 ( .A1(G200), .A2(n1096), .ZN(n1037) );
  NAND2_X1 U1128 ( .A1(G190), .A2(n1093), .ZN(n1036) );
  NAND2_X1 U1129 ( .A1(n1037), .A2(n1036), .ZN(n1038) );
  OR2_X1 U1130 ( .A1(n1535), .A2(n1038), .ZN(n1039) );
  NAND2_X1 U1131 ( .A1(n1113), .A2(n1039), .ZN(n1589) );
  NAND2_X1 U1132 ( .A1(n1131), .A2(G303), .ZN(n1040) );
  NAND2_X1 U1133 ( .A1(n1063), .A2(n1040), .ZN(n1044) );
  NAND2_X1 U1134 ( .A1(n1154), .A2(G257), .ZN(n1042) );
  NAND2_X1 U1135 ( .A1(n1158), .A2(G264), .ZN(n1041) );
  NAND2_X1 U1136 ( .A1(n1042), .A2(n1041), .ZN(n1043) );
  NOR2_X1 U1137 ( .A1(n1044), .A2(n1043), .ZN(n1046) );
  NAND2_X1 U1138 ( .A1(n1068), .A2(G270), .ZN(n1045) );
  NAND2_X1 U1139 ( .A1(n1046), .A2(n1045), .ZN(n1098) );
  NAND2_X1 U1140 ( .A1(n1163), .A2(n1098), .ZN(n1054) );
  NAND2_X1 U1141 ( .A1(n1120), .A2(G283), .ZN(n1049) );
  OR2_X1 U1142 ( .A1(n1077), .A2(n1175), .ZN(n1047) );
  NAND2_X1 U1143 ( .A1(G116), .A2(n1047), .ZN(n1048) );
  NAND2_X1 U1144 ( .A1(n1049), .A2(n1048), .ZN(n1051) );
  NOR2_X1 U1145 ( .A1(G116), .A2(n1168), .ZN(n1050) );
  NOR2_X1 U1146 ( .A1(n1051), .A2(n1050), .ZN(n1053) );
  NAND2_X1 U1147 ( .A1(n1171), .A2(G97), .ZN(n1052) );
  NAND2_X1 U1148 ( .A1(n1053), .A2(n1052), .ZN(n1240) );
  NAND2_X1 U1149 ( .A1(n1054), .A2(n1240), .ZN(n1056) );
  NOR2_X1 U1150 ( .A1(G179), .A2(n1098), .ZN(n1055) );
  NOR2_X1 U1151 ( .A1(n1056), .A2(n1055), .ZN(n1509) );
  NAND2_X1 U1152 ( .A1(G200), .A2(n1098), .ZN(n1059) );
  INV_X1 U1153 ( .A(n1098), .ZN(n1057) );
  NAND2_X1 U1154 ( .A1(G190), .A2(n1057), .ZN(n1058) );
  NAND2_X1 U1155 ( .A1(n1059), .A2(n1058), .ZN(n1060) );
  NOR2_X1 U1156 ( .A1(n1240), .A2(n1060), .ZN(n1061) );
  NOR2_X1 U1157 ( .A1(n1509), .A2(n1061), .ZN(n1241) );
  NAND2_X1 U1158 ( .A1(n1131), .A2(G283), .ZN(n1062) );
  NAND2_X1 U1159 ( .A1(n1063), .A2(n1062), .ZN(n1067) );
  NAND2_X1 U1160 ( .A1(G244), .A2(n1154), .ZN(n1065) );
  NAND2_X1 U1161 ( .A1(G250), .A2(n1158), .ZN(n1064) );
  NAND2_X1 U1162 ( .A1(n1065), .A2(n1064), .ZN(n1066) );
  NOR2_X1 U1163 ( .A1(n1067), .A2(n1066), .ZN(n1070) );
  NAND2_X1 U1164 ( .A1(n1068), .A2(G257), .ZN(n1069) );
  NAND2_X1 U1165 ( .A1(n1070), .A2(n1069), .ZN(n1097) );
  NOR2_X1 U1166 ( .A1(G179), .A2(n1097), .ZN(n1072) );
  INV_X1 U1167 ( .A(n1097), .ZN(n1085) );
  NOR2_X1 U1168 ( .A1(G169), .A2(n1085), .ZN(n1071) );
  NOR2_X1 U1169 ( .A1(n1072), .A2(n1071), .ZN(n1084) );
  NAND2_X1 U1170 ( .A1(G107), .A2(n1120), .ZN(n1076) );
  NAND2_X1 U1171 ( .A1(n1074), .A2(n1073), .ZN(n1075) );
  NAND2_X1 U1172 ( .A1(n1076), .A2(n1075), .ZN(n1081) );
  XNOR2_X1 U1173 ( .A(G97), .B(G107), .ZN(n1254) );
  NAND2_X1 U1174 ( .A1(n1254), .A2(n1175), .ZN(n1079) );
  NAND2_X1 U1175 ( .A1(G97), .A2(n1077), .ZN(n1078) );
  NAND2_X1 U1176 ( .A1(n1079), .A2(n1078), .ZN(n1080) );
  NOR2_X1 U1177 ( .A1(n1081), .A2(n1080), .ZN(n1083) );
  NAND2_X1 U1178 ( .A1(n1171), .A2(G77), .ZN(n1082) );
  NAND2_X1 U1179 ( .A1(n1083), .A2(n1082), .ZN(n1524) );
  NAND2_X1 U1180 ( .A1(n1084), .A2(n1524), .ZN(n1110) );
  INV_X1 U1181 ( .A(n1110), .ZN(n1541) );
  NAND2_X1 U1182 ( .A1(G200), .A2(n1097), .ZN(n1087) );
  NAND2_X1 U1183 ( .A1(G190), .A2(n1085), .ZN(n1086) );
  NAND2_X1 U1184 ( .A1(n1087), .A2(n1086), .ZN(n1088) );
  NOR2_X1 U1185 ( .A1(n1524), .A2(n1088), .ZN(n1089) );
  NOR2_X1 U1186 ( .A1(n1541), .A2(n1089), .ZN(n1544) );
  NAND2_X1 U1187 ( .A1(n1241), .A2(n1544), .ZN(n1090) );
  NOR2_X1 U1188 ( .A1(n1589), .A2(n1090), .ZN(n1091) );
  NAND2_X1 U1189 ( .A1(n1515), .A2(n1091), .ZN(n1235) );
  NAND2_X1 U1190 ( .A1(n1533), .A2(n1235), .ZN(n1107) );
  NAND2_X1 U1191 ( .A1(n1098), .A2(n1097), .ZN(n1092) );
  NOR2_X1 U1192 ( .A1(n1093), .A2(n1092), .ZN(n1094) );
  NAND2_X1 U1193 ( .A1(n1094), .A2(n1099), .ZN(n1095) );
  NAND2_X1 U1194 ( .A1(n1095), .A2(n1164), .ZN(n1104) );
  NOR2_X1 U1195 ( .A1(n1097), .A2(n1096), .ZN(n1101) );
  NOR2_X1 U1196 ( .A1(n1099), .A2(n1098), .ZN(n1100) );
  NAND2_X1 U1197 ( .A1(n1101), .A2(n1100), .ZN(n1102) );
  NAND2_X1 U1198 ( .A1(G179), .A2(n1102), .ZN(n1103) );
  NAND2_X1 U1199 ( .A1(n1104), .A2(n1103), .ZN(n1105) );
  NAND2_X1 U1200 ( .A1(n1542), .A2(n1105), .ZN(n1106) );
  NAND2_X1 U1201 ( .A1(n1107), .A2(n1106), .ZN(n1269) );
  NOR2_X1 U1202 ( .A1(n1343), .A2(n1269), .ZN(n1251) );
  AND2_X1 U1203 ( .A1(n1265), .A2(n1251), .ZN(n1350) );
  INV_X1 U1204 ( .A(n1589), .ZN(n1111) );
  NAND2_X1 U1205 ( .A1(n1515), .A2(n1509), .ZN(n1108) );
  NAND2_X1 U1206 ( .A1(n1237), .A2(n1108), .ZN(n1245) );
  NAND2_X1 U1207 ( .A1(n1544), .A2(n1245), .ZN(n1109) );
  NAND2_X1 U1208 ( .A1(n1110), .A2(n1109), .ZN(n1532) );
  NAND2_X1 U1209 ( .A1(n1111), .A2(n1532), .ZN(n1112) );
  NAND2_X1 U1210 ( .A1(n1113), .A2(n1112), .ZN(n1739) );
  NAND2_X1 U1211 ( .A1(n1533), .A2(n1739), .ZN(n1195) );
  INV_X1 U1212 ( .A(n1195), .ZN(n1250) );
  NAND2_X1 U1213 ( .A1(n1250), .A2(n1192), .ZN(n1115) );
  NAND2_X1 U1214 ( .A1(n1117), .A2(n1533), .ZN(n1114) );
  NAND2_X1 U1215 ( .A1(n1115), .A2(n1114), .ZN(n1272) );
  NOR2_X1 U1216 ( .A1(n1350), .A2(n1272), .ZN(n1116) );
  XNOR2_X1 U1217 ( .A(n1116), .B(n1349), .ZN(n1361) );
  NAND2_X1 U1218 ( .A1(n1191), .A2(n1117), .ZN(n1119) );
  NAND2_X1 U1219 ( .A1(n1119), .A2(n1118), .ZN(n1148) );
  INV_X1 U1220 ( .A(n1120), .ZN(n1167) );
  INV_X1 U1221 ( .A(G68), .ZN(n1453) );
  NOR2_X1 U1222 ( .A1(n1167), .A2(n1453), .ZN(n1122) );
  NOR2_X1 U1223 ( .A1(G58), .A2(n1168), .ZN(n1121) );
  NOR2_X1 U1224 ( .A1(n1122), .A2(n1121), .ZN(n1130) );
  NAND2_X1 U1225 ( .A1(G58), .A2(n1123), .ZN(n1125) );
  NAND2_X1 U1226 ( .A1(G159), .A2(n1171), .ZN(n1124) );
  NAND2_X1 U1227 ( .A1(n1125), .A2(n1124), .ZN(n1128) );
  XOR2_X1 U1228 ( .A(G68), .B(G58), .Z(n1231) );
  NOR2_X1 U1229 ( .A1(n1231), .A2(n1126), .ZN(n1127) );
  NOR2_X1 U1230 ( .A1(n1128), .A2(n1127), .ZN(n1129) );
  NAND2_X1 U1231 ( .A1(n1130), .A2(n1129), .ZN(n1258) );
  NAND2_X1 U1232 ( .A1(n1131), .A2(G87), .ZN(n1132) );
  NAND2_X1 U1233 ( .A1(n1133), .A2(n1132), .ZN(n1137) );
  NAND2_X1 U1234 ( .A1(G223), .A2(n1154), .ZN(n1135) );
  NAND2_X1 U1235 ( .A1(G226), .A2(n1158), .ZN(n1134) );
  NAND2_X1 U1236 ( .A1(n1135), .A2(n1134), .ZN(n1136) );
  NOR2_X1 U1237 ( .A1(n1137), .A2(n1136), .ZN(n1139) );
  NAND2_X1 U1238 ( .A1(n1157), .A2(G232), .ZN(n1138) );
  NAND2_X1 U1239 ( .A1(n1139), .A2(n1138), .ZN(n1142) );
  NAND2_X1 U1240 ( .A1(G169), .A2(n1142), .ZN(n1141) );
  INV_X1 U1241 ( .A(n1142), .ZN(n1143) );
  NAND2_X1 U1242 ( .A1(G179), .A2(n1143), .ZN(n1140) );
  NAND2_X1 U1243 ( .A1(n1141), .A2(n1140), .ZN(n1261) );
  NAND2_X1 U1244 ( .A1(n1258), .A2(n1261), .ZN(n1149) );
  INV_X1 U1245 ( .A(n1149), .ZN(n1277) );
  NAND2_X1 U1246 ( .A1(G200), .A2(n1142), .ZN(n1145) );
  NAND2_X1 U1247 ( .A1(G190), .A2(n1143), .ZN(n1144) );
  NAND2_X1 U1248 ( .A1(n1145), .A2(n1144), .ZN(n1146) );
  NOR2_X1 U1249 ( .A1(n1146), .A2(n1258), .ZN(n1147) );
  NOR2_X1 U1250 ( .A1(n1277), .A2(n1147), .ZN(n1259) );
  NAND2_X1 U1251 ( .A1(n1148), .A2(n1259), .ZN(n1150) );
  NAND2_X1 U1252 ( .A1(n1150), .A2(n1149), .ZN(n1188) );
  NOR2_X1 U1253 ( .A1(n1151), .A2(n1736), .ZN(n1152) );
  NOR2_X1 U1254 ( .A1(n1153), .A2(n1152), .ZN(n1156) );
  NAND2_X1 U1255 ( .A1(n1154), .A2(G222), .ZN(n1155) );
  NAND2_X1 U1256 ( .A1(n1156), .A2(n1155), .ZN(n1162) );
  NAND2_X1 U1257 ( .A1(G226), .A2(n1157), .ZN(n1160) );
  NAND2_X1 U1258 ( .A1(G223), .A2(n1158), .ZN(n1159) );
  NAND2_X1 U1259 ( .A1(n1160), .A2(n1159), .ZN(n1161) );
  NOR2_X1 U1260 ( .A1(n1162), .A2(n1161), .ZN(n1183) );
  NOR2_X1 U1261 ( .A1(n1183), .A2(n1163), .ZN(n1166) );
  INV_X1 U1262 ( .A(n1183), .ZN(n1182) );
  NOR2_X1 U1263 ( .A1(n1182), .A2(n1164), .ZN(n1165) );
  NOR2_X1 U1264 ( .A1(n1166), .A2(n1165), .ZN(n1337) );
  INV_X1 U1265 ( .A(G58), .ZN(n1174) );
  NOR2_X1 U1266 ( .A1(n1167), .A2(n1174), .ZN(n1170) );
  NOR2_X1 U1267 ( .A1(G50), .A2(n1168), .ZN(n1169) );
  NOR2_X1 U1268 ( .A1(n1170), .A2(n1169), .ZN(n1173) );
  NAND2_X1 U1269 ( .A1(n1171), .A2(G150), .ZN(n1172) );
  NAND2_X1 U1270 ( .A1(n1173), .A2(n1172), .ZN(n1180) );
  NAND2_X1 U1271 ( .A1(n1453), .A2(n1174), .ZN(n1738) );
  NAND2_X1 U1272 ( .A1(n1175), .A2(n1738), .ZN(n1178) );
  NAND2_X1 U1273 ( .A1(G50), .A2(n1176), .ZN(n1177) );
  NAND2_X1 U1274 ( .A1(n1178), .A2(n1177), .ZN(n1179) );
  NOR2_X1 U1275 ( .A1(n1180), .A2(n1179), .ZN(n1181) );
  NOR2_X1 U1276 ( .A1(n1337), .A2(n1181), .ZN(n1189) );
  INV_X1 U1277 ( .A(n1181), .ZN(n1334) );
  NAND2_X1 U1278 ( .A1(G200), .A2(n1182), .ZN(n1185) );
  NAND2_X1 U1279 ( .A1(G190), .A2(n1183), .ZN(n1184) );
  NAND2_X1 U1280 ( .A1(n1185), .A2(n1184), .ZN(n1186) );
  NOR2_X1 U1281 ( .A1(n1334), .A2(n1186), .ZN(n1187) );
  NOR2_X1 U1282 ( .A1(n1189), .A2(n1187), .ZN(n1335) );
  AND2_X1 U1283 ( .A1(n1188), .A2(n1335), .ZN(n1190) );
  NOR2_X1 U1284 ( .A1(n1190), .A2(n1189), .ZN(n1742) );
  INV_X1 U1285 ( .A(n1742), .ZN(n1197) );
  AND2_X1 U1286 ( .A1(n1259), .A2(n1335), .ZN(n1194) );
  AND2_X1 U1287 ( .A1(n1192), .A2(n1191), .ZN(n1193) );
  NAND2_X1 U1288 ( .A1(n1194), .A2(n1193), .ZN(n1268) );
  NOR2_X1 U1289 ( .A1(n1268), .A2(n1195), .ZN(n1196) );
  NOR2_X1 U1290 ( .A1(n1197), .A2(n1196), .ZN(n1282) );
  INV_X1 U1291 ( .A(n1268), .ZN(n1740) );
  NAND2_X1 U1292 ( .A1(n1251), .A2(n1740), .ZN(n1198) );
  NAND2_X1 U1293 ( .A1(n1282), .A2(n1198), .ZN(n1404) );
  XNOR2_X1 U1294 ( .A(n1361), .B(n1404), .ZN(n1199) );
  NAND2_X1 U1295 ( .A1(n1199), .A2(n1643), .ZN(n1201) );
  NAND2_X1 U1296 ( .A1(n1361), .A2(n1530), .ZN(n1200) );
  NAND2_X1 U1297 ( .A1(n1201), .A2(n1200), .ZN(n1202) );
  OR2_X1 U1298 ( .A1(n1203), .A2(n1202), .ZN(G381) );
  NAND2_X1 U1319 ( .A1(G50), .A2(n1738), .ZN(n1664) );
  XOR2_X1 U1323 ( .A(G226), .B(G232), .Z(n1228) );
  XNOR2_X1 U1324 ( .A(G244), .B(G238), .ZN(n1227) );
  XNOR2_X1 U1325 ( .A(n1228), .B(n1227), .ZN(n1459) );
  XNOR2_X1 U1326 ( .A(G257), .B(G250), .ZN(n1229) );
  XNOR2_X1 U1327 ( .A(n1229), .B(G270), .ZN(n1230) );
  XNOR2_X1 U1328 ( .A(G264), .B(n1230), .ZN(n1552) );
  XNOR2_X1 U1330 ( .A(G50), .B(n1231), .ZN(n1232) );
  XNOR2_X1 U1331 ( .A(n1232), .B(n1736), .ZN(n1661) );
  XNOR2_X1 U1332 ( .A(G87), .B(G116), .ZN(n1233) );
  XNOR2_X1 U1333 ( .A(n1233), .B(G97), .ZN(n1234) );
  XNOR2_X1 U1334 ( .A(G107), .B(n1234), .ZN(n1634) );
  NAND2_X1 U1337 ( .A1(n1236), .A2(n1542), .ZN(n1510) );
  AND2_X1 U1338 ( .A1(n1510), .A2(n1515), .ZN(n1239) );
  NOR2_X1 U1339 ( .A1(n1237), .A2(n1533), .ZN(n1238) );
  NOR2_X1 U1340 ( .A1(n1239), .A2(n1238), .ZN(n1505) );
  NAND2_X1 U1341 ( .A1(n1240), .A2(n1542), .ZN(n1242) );
  NAND2_X1 U1342 ( .A1(n1242), .A2(n1241), .ZN(n1244) );
  NAND2_X1 U1343 ( .A1(n1509), .A2(n1542), .ZN(n1243) );
  NAND2_X1 U1344 ( .A1(n1244), .A2(n1243), .ZN(n1716) );
  NAND2_X1 U1345 ( .A1(G330), .A2(n1716), .ZN(n1512) );
  NOR2_X1 U1346 ( .A1(n1505), .A2(n1512), .ZN(n1547) );
  INV_X1 U1347 ( .A(n1547), .ZN(n1527) );
  NAND2_X1 U1348 ( .A1(n1533), .A2(n1245), .ZN(n1525) );
  INV_X1 U1350 ( .A(n1643), .ZN(n1519) );
  NOR2_X1 U1351 ( .A1(G116), .A2(n1246), .ZN(n1467) );
  NOR2_X1 U1356 ( .A1(n1251), .A2(n1250), .ZN(n1640) );
  INV_X1 U1360 ( .A(G116), .ZN(n1656) );
  INV_X1 U1364 ( .A(n1276), .ZN(n1333) );
  NAND2_X1 U1365 ( .A1(n1333), .A2(n1258), .ZN(n1260) );
  NAND2_X1 U1366 ( .A1(n1259), .A2(n1260), .ZN(n1264) );
  INV_X1 U1367 ( .A(n1260), .ZN(n1262) );
  NAND2_X1 U1368 ( .A1(n1262), .A2(n1261), .ZN(n1263) );
  NAND2_X1 U1369 ( .A1(n1264), .A2(n1263), .ZN(n1396) );
  NAND2_X1 U1370 ( .A1(n1265), .A2(n1396), .ZN(n1266) );
  NOR2_X1 U1371 ( .A1(n1269), .A2(n1266), .ZN(n1267) );
  NAND2_X1 U1372 ( .A1(n1267), .A2(n1349), .ZN(n1342) );
  NAND2_X1 U1376 ( .A1(n1272), .A2(n1349), .ZN(n1275) );
  NAND2_X1 U1377 ( .A1(n1273), .A2(n1533), .ZN(n1274) );
  NAND2_X1 U1378 ( .A1(n1275), .A2(n1274), .ZN(n1348) );
  NAND2_X1 U1379 ( .A1(n1348), .A2(n1396), .ZN(n1279) );
  NAND2_X1 U1380 ( .A1(n1277), .A2(n1276), .ZN(n1278) );
  NAND2_X1 U1381 ( .A1(n1279), .A2(n1278), .ZN(n1345) );
  INV_X1 U1394 ( .A(n1713), .ZN(n1443) );
  NAND2_X1 U1395 ( .A1(n1443), .A2(n1296), .ZN(n1330) );
  INV_X1 U1396 ( .A(n1466), .ZN(n1658) );
  NOR2_X1 U1397 ( .A1(n1658), .A2(G50), .ZN(n1297) );
  NAND2_X1 U1398 ( .A1(n1330), .A2(n1297), .ZN(n1298) );
  NAND2_X1 U1399 ( .A1(n1655), .A2(n1298), .ZN(n1332) );
  NAND2_X1 U1400 ( .A1(n1704), .A2(G116), .ZN(n1300) );
  NAND2_X1 U1401 ( .A1(n1692), .A2(G87), .ZN(n1299) );
  NAND2_X1 U1402 ( .A1(n1300), .A2(n1299), .ZN(n1304) );
  NAND2_X1 U1403 ( .A1(n1697), .A2(G283), .ZN(n1302) );
  NAND2_X1 U1404 ( .A1(n1696), .A2(G97), .ZN(n1301) );
  NAND2_X1 U1405 ( .A1(n1302), .A2(n1301), .ZN(n1303) );
  NOR2_X1 U1406 ( .A1(n1304), .A2(n1303), .ZN(n1310) );
  NAND2_X1 U1407 ( .A1(G68), .A2(n1693), .ZN(n1562) );
  NAND2_X1 U1408 ( .A1(G107), .A2(n1686), .ZN(n1305) );
  NAND2_X1 U1409 ( .A1(n1562), .A2(n1305), .ZN(n1308) );
  NAND2_X1 U1410 ( .A1(G77), .A2(n1705), .ZN(n1472) );
  NAND2_X1 U1411 ( .A1(n1306), .A2(n1472), .ZN(n1307) );
  NOR2_X1 U1412 ( .A1(n1308), .A2(n1307), .ZN(n1309) );
  NAND2_X1 U1413 ( .A1(n1310), .A2(n1309), .ZN(n1311) );
  NAND2_X1 U1414 ( .A1(G33), .A2(n1311), .ZN(n1328) );
  NAND2_X1 U1415 ( .A1(G124), .A2(n1697), .ZN(n1313) );
  NAND2_X1 U1416 ( .A1(G137), .A2(n1692), .ZN(n1312) );
  NAND2_X1 U1417 ( .A1(n1313), .A2(n1312), .ZN(n1317) );
  NAND2_X1 U1418 ( .A1(G132), .A2(n1696), .ZN(n1315) );
  NAND2_X1 U1419 ( .A1(n1687), .A2(G159), .ZN(n1314) );
  NAND2_X1 U1420 ( .A1(n1315), .A2(n1314), .ZN(n1316) );
  NOR2_X1 U1421 ( .A1(n1317), .A2(n1316), .ZN(n1325) );
  NAND2_X1 U1422 ( .A1(G143), .A2(n1705), .ZN(n1319) );
  NAND2_X1 U1423 ( .A1(n1693), .A2(G150), .ZN(n1318) );
  NAND2_X1 U1424 ( .A1(n1319), .A2(n1318), .ZN(n1323) );
  NAND2_X1 U1425 ( .A1(G125), .A2(n1704), .ZN(n1321) );
  NAND2_X1 U1426 ( .A1(G128), .A2(n1686), .ZN(n1320) );
  NAND2_X1 U1427 ( .A1(n1321), .A2(n1320), .ZN(n1322) );
  NOR2_X1 U1428 ( .A1(n1323), .A2(n1322), .ZN(n1324) );
  NAND2_X1 U1429 ( .A1(n1325), .A2(n1324), .ZN(n1326) );
  NAND2_X1 U1430 ( .A1(n1691), .A2(n1326), .ZN(n1327) );
  NAND2_X1 U1431 ( .A1(n1328), .A2(n1327), .ZN(n1329) );
  NOR2_X1 U1432 ( .A1(n1330), .A2(n1329), .ZN(n1331) );
  NOR2_X1 U1433 ( .A1(n1332), .A2(n1331), .ZN(n1341) );
  NAND2_X1 U1434 ( .A1(n1334), .A2(n1333), .ZN(n1336) );
  AND2_X1 U1435 ( .A1(n1336), .A2(n1335), .ZN(n1339) );
  NOR2_X1 U1436 ( .A1(n1337), .A2(n1336), .ZN(n1338) );
  NOR2_X1 U1437 ( .A1(n1339), .A2(n1338), .ZN(n1346) );
  NAND2_X1 U1438 ( .A1(n1658), .A2(n1346), .ZN(n1340) );
  NAND2_X1 U1439 ( .A1(n1341), .A2(n1340), .ZN(n1360) );
  NOR2_X1 U1440 ( .A1(n1343), .A2(n1342), .ZN(n1344) );
  NOR2_X1 U1441 ( .A1(n1345), .A2(n1344), .ZN(n1347) );
  XNOR2_X1 U1442 ( .A(n1347), .B(n1346), .ZN(n1357) );
  INV_X1 U1443 ( .A(n1530), .ZN(n1521) );
  INV_X1 U1444 ( .A(n1348), .ZN(n1352) );
  NAND2_X1 U1445 ( .A1(n1350), .A2(n1349), .ZN(n1351) );
  NAND2_X1 U1446 ( .A1(n1352), .A2(n1351), .ZN(n1353) );
  XOR2_X1 U1447 ( .A(n1396), .B(n1353), .Z(n1406) );
  NAND2_X1 U1448 ( .A1(n1361), .A2(n1406), .ZN(n1354) );
  NAND2_X1 U1449 ( .A1(n1521), .A2(n1354), .ZN(n1355) );
  NOR2_X1 U1450 ( .A1(n1404), .A2(n1355), .ZN(n1356) );
  NOR2_X1 U1451 ( .A1(n1357), .A2(n1356), .ZN(n1358) );
  INV_X1 U1452 ( .A(n1655), .ZN(n1721) );
  NAND2_X1 U1453 ( .A1(n1358), .A2(n1721), .ZN(n1359) );
  NAND2_X1 U1454 ( .A1(n1360), .A2(n1359), .ZN(G375) );
  XOR2_X1 U1455 ( .A(n1361), .B(n1406), .Z(n1363) );
  INV_X1 U1456 ( .A(n1404), .ZN(n1362) );
  NAND2_X1 U1457 ( .A1(n1363), .A2(n1362), .ZN(n1364) );
  NOR2_X1 U1458 ( .A1(n1519), .A2(n1364), .ZN(n1403) );
  NAND2_X1 U1459 ( .A1(G128), .A2(n1704), .ZN(n1366) );
  NAND2_X1 U1460 ( .A1(n1705), .A2(G150), .ZN(n1365) );
  NAND2_X1 U1461 ( .A1(n1366), .A2(n1365), .ZN(n1379) );
  NAND2_X1 U1462 ( .A1(G132), .A2(n1686), .ZN(n1368) );
  NAND2_X1 U1463 ( .A1(n1687), .A2(G50), .ZN(n1367) );
  NAND2_X1 U1464 ( .A1(n1368), .A2(n1367), .ZN(n1369) );
  NOR2_X1 U1465 ( .A1(G33), .A2(n1369), .ZN(n1377) );
  NAND2_X1 U1466 ( .A1(G143), .A2(n1692), .ZN(n1371) );
  NAND2_X1 U1467 ( .A1(n1693), .A2(G159), .ZN(n1370) );
  NAND2_X1 U1468 ( .A1(n1371), .A2(n1370), .ZN(n1375) );
  NAND2_X1 U1469 ( .A1(G137), .A2(n1696), .ZN(n1373) );
  NAND2_X1 U1470 ( .A1(G125), .A2(n1697), .ZN(n1372) );
  NAND2_X1 U1471 ( .A1(n1373), .A2(n1372), .ZN(n1374) );
  NOR2_X1 U1472 ( .A1(n1375), .A2(n1374), .ZN(n1376) );
  NAND2_X1 U1473 ( .A1(n1377), .A2(n1376), .ZN(n1378) );
  NOR2_X1 U1474 ( .A1(n1379), .A2(n1378), .ZN(n1394) );
  NOR2_X1 U1475 ( .A1(n1453), .A2(n1380), .ZN(n1414) );
  NAND2_X1 U1476 ( .A1(G87), .A2(n1705), .ZN(n1673) );
  NAND2_X1 U1477 ( .A1(n1704), .A2(G283), .ZN(n1382) );
  NAND2_X1 U1478 ( .A1(n1686), .A2(G116), .ZN(n1381) );
  NAND2_X1 U1479 ( .A1(n1382), .A2(n1381), .ZN(n1390) );
  AND2_X1 U1480 ( .A1(G97), .A2(n1692), .ZN(n1384) );
  AND2_X1 U1481 ( .A1(G294), .A2(n1697), .ZN(n1383) );
  NOR2_X1 U1482 ( .A1(n1384), .A2(n1383), .ZN(n1388) );
  AND2_X1 U1483 ( .A1(G77), .A2(n1693), .ZN(n1604) );
  NAND2_X1 U1484 ( .A1(G107), .A2(n1696), .ZN(n1385) );
  NAND2_X1 U1485 ( .A1(G33), .A2(n1385), .ZN(n1386) );
  NOR2_X1 U1486 ( .A1(n1604), .A2(n1386), .ZN(n1387) );
  NAND2_X1 U1487 ( .A1(n1388), .A2(n1387), .ZN(n1389) );
  NOR2_X1 U1488 ( .A1(n1390), .A2(n1389), .ZN(n1391) );
  NAND2_X1 U1489 ( .A1(n1673), .A2(n1391), .ZN(n1392) );
  NOR2_X1 U1490 ( .A1(n1414), .A2(n1392), .ZN(n1393) );
  NOR2_X1 U1491 ( .A1(n1394), .A2(n1393), .ZN(n1395) );
  NOR2_X1 U1492 ( .A1(n1395), .A2(n1713), .ZN(n1398) );
  NOR2_X1 U1493 ( .A1(n1396), .A2(n1466), .ZN(n1397) );
  NOR2_X1 U1494 ( .A1(n1398), .A2(n1397), .ZN(n1399) );
  NAND2_X1 U1495 ( .A1(n1655), .A2(n1399), .ZN(n1401) );
  NOR2_X1 U1496 ( .A1(n1446), .A2(G58), .ZN(n1400) );
  NOR2_X1 U1497 ( .A1(n1401), .A2(n1400), .ZN(n1402) );
  NOR2_X1 U1498 ( .A1(n1403), .A2(n1402), .ZN(n1409) );
  NAND2_X1 U1499 ( .A1(n1404), .A2(n1643), .ZN(n1405) );
  NAND2_X1 U1500 ( .A1(n1405), .A2(n1521), .ZN(n1407) );
  NAND2_X1 U1501 ( .A1(n1407), .A2(n1406), .ZN(n1408) );
  NAND2_X1 U1502 ( .A1(n1409), .A2(n1408), .ZN(G378) );
  XOR2_X1 U1503 ( .A(n1411), .B(n1640), .Z(n1410) );
  NOR2_X1 U1504 ( .A1(n1655), .A2(n1410), .ZN(n1451) );
  NAND2_X1 U1505 ( .A1(n1411), .A2(n1658), .ZN(n1445) );
  NAND2_X1 U1506 ( .A1(G132), .A2(n1697), .ZN(n1413) );
  NAND2_X1 U1507 ( .A1(n1696), .A2(G150), .ZN(n1412) );
  NAND2_X1 U1508 ( .A1(n1413), .A2(n1412), .ZN(n1418) );
  NOR2_X1 U1509 ( .A1(G33), .A2(n1414), .ZN(n1416) );
  NAND2_X1 U1510 ( .A1(n1686), .A2(G143), .ZN(n1415) );
  NAND2_X1 U1511 ( .A1(n1416), .A2(n1415), .ZN(n1417) );
  NOR2_X1 U1512 ( .A1(n1418), .A2(n1417), .ZN(n1426) );
  NAND2_X1 U1513 ( .A1(G137), .A2(n1704), .ZN(n1420) );
  NAND2_X1 U1514 ( .A1(n1705), .A2(G50), .ZN(n1419) );
  NAND2_X1 U1515 ( .A1(n1420), .A2(n1419), .ZN(n1424) );
  NAND2_X1 U1516 ( .A1(n1692), .A2(G159), .ZN(n1422) );
  NAND2_X1 U1517 ( .A1(n1693), .A2(G58), .ZN(n1421) );
  NAND2_X1 U1518 ( .A1(n1422), .A2(n1421), .ZN(n1423) );
  NOR2_X1 U1519 ( .A1(n1424), .A2(n1423), .ZN(n1425) );
  NAND2_X1 U1520 ( .A1(n1426), .A2(n1425), .ZN(n1441) );
  NAND2_X1 U1521 ( .A1(G311), .A2(n1697), .ZN(n1428) );
  NAND2_X1 U1522 ( .A1(n1692), .A2(G116), .ZN(n1427) );
  NAND2_X1 U1523 ( .A1(n1428), .A2(n1427), .ZN(n1432) );
  AND2_X1 U1524 ( .A1(G87), .A2(n1687), .ZN(n1601) );
  NOR2_X1 U1525 ( .A1(n1601), .A2(n1691), .ZN(n1430) );
  NAND2_X1 U1526 ( .A1(G283), .A2(n1696), .ZN(n1429) );
  NAND2_X1 U1527 ( .A1(n1430), .A2(n1429), .ZN(n1431) );
  NOR2_X1 U1528 ( .A1(n1432), .A2(n1431), .ZN(n1439) );
  NAND2_X1 U1529 ( .A1(G97), .A2(n1693), .ZN(n1677) );
  NAND2_X1 U1530 ( .A1(G294), .A2(n1686), .ZN(n1433) );
  NAND2_X1 U1531 ( .A1(n1677), .A2(n1433), .ZN(n1437) );
  NAND2_X1 U1532 ( .A1(n1704), .A2(G303), .ZN(n1435) );
  NAND2_X1 U1533 ( .A1(n1705), .A2(G107), .ZN(n1434) );
  NAND2_X1 U1534 ( .A1(n1435), .A2(n1434), .ZN(n1436) );
  NOR2_X1 U1535 ( .A1(n1437), .A2(n1436), .ZN(n1438) );
  NAND2_X1 U1536 ( .A1(n1439), .A2(n1438), .ZN(n1440) );
  NAND2_X1 U1537 ( .A1(n1441), .A2(n1440), .ZN(n1442) );
  NAND2_X1 U1538 ( .A1(n1443), .A2(n1442), .ZN(n1444) );
  NAND2_X1 U1539 ( .A1(n1445), .A2(n1444), .ZN(n1448) );
  NOR2_X1 U1540 ( .A1(G77), .A2(n1446), .ZN(n1447) );
  NOR2_X1 U1541 ( .A1(n1448), .A2(n1447), .ZN(n1449) );
  NOR2_X1 U1542 ( .A1(n1721), .A2(n1449), .ZN(n1450) );
  NOR2_X1 U1543 ( .A1(n1451), .A2(n1450), .ZN(G384) );
  NAND2_X1 U1544 ( .A1(n1658), .A2(n1452), .ZN(n1717) );
  NAND2_X1 U1545 ( .A1(n1713), .A2(n1717), .ZN(n1669) );
  INV_X1 U1546 ( .A(G50), .ZN(n1735) );
  NAND2_X1 U1547 ( .A1(n1467), .A2(n1735), .ZN(n1455) );
  NOR2_X1 U1548 ( .A1(n1736), .A2(n1453), .ZN(n1454) );
  NOR2_X1 U1549 ( .A1(n1455), .A2(n1454), .ZN(n1456) );
  NAND2_X1 U1550 ( .A1(n1456), .A2(G58), .ZN(n1457) );
  NAND2_X1 U1551 ( .A1(n1458), .A2(n1457), .ZN(n1461) );
  NAND2_X1 U1552 ( .A1(G45), .A2(n1459), .ZN(n1460) );
  NAND2_X1 U1553 ( .A1(n1461), .A2(n1460), .ZN(n1462) );
  NOR2_X1 U1554 ( .A1(n1657), .A2(n1691), .ZN(n1663) );
  NAND2_X1 U1555 ( .A1(n1462), .A2(n1663), .ZN(n1465) );
  NAND2_X1 U1556 ( .A1(n1463), .A2(n1657), .ZN(n1464) );
  NAND2_X1 U1557 ( .A1(n1465), .A2(n1464), .ZN(n1469) );
  NOR2_X1 U1558 ( .A1(n1467), .A2(n1466), .ZN(n1468) );
  NOR2_X1 U1559 ( .A1(n1469), .A2(n1468), .ZN(n1470) );
  NOR2_X1 U1560 ( .A1(n1669), .A2(n1470), .ZN(n1504) );
  NAND2_X1 U1561 ( .A1(G97), .A2(n1687), .ZN(n1581) );
  NAND2_X1 U1562 ( .A1(G50), .A2(n1686), .ZN(n1471) );
  NAND2_X1 U1563 ( .A1(n1581), .A2(n1471), .ZN(n1484) );
  NAND2_X1 U1564 ( .A1(n1473), .A2(n1472), .ZN(n1474) );
  NOR2_X1 U1565 ( .A1(G33), .A2(n1474), .ZN(n1482) );
  NAND2_X1 U1566 ( .A1(n1704), .A2(G159), .ZN(n1476) );
  NAND2_X1 U1567 ( .A1(n1692), .A2(G68), .ZN(n1475) );
  NAND2_X1 U1568 ( .A1(n1476), .A2(n1475), .ZN(n1480) );
  NAND2_X1 U1569 ( .A1(n1697), .A2(G150), .ZN(n1478) );
  NAND2_X1 U1570 ( .A1(n1696), .A2(G58), .ZN(n1477) );
  NAND2_X1 U1571 ( .A1(n1478), .A2(n1477), .ZN(n1479) );
  NOR2_X1 U1572 ( .A1(n1480), .A2(n1479), .ZN(n1481) );
  NAND2_X1 U1573 ( .A1(n1482), .A2(n1481), .ZN(n1483) );
  NOR2_X1 U1574 ( .A1(n1484), .A2(n1483), .ZN(n1501) );
  NAND2_X1 U1575 ( .A1(G317), .A2(n1686), .ZN(n1486) );
  NAND2_X1 U1576 ( .A1(n1687), .A2(G116), .ZN(n1485) );
  NAND2_X1 U1577 ( .A1(n1486), .A2(n1485), .ZN(n1487) );
  NOR2_X1 U1578 ( .A1(n1691), .A2(n1487), .ZN(n1495) );
  NAND2_X1 U1579 ( .A1(n1693), .A2(G283), .ZN(n1489) );
  NAND2_X1 U1580 ( .A1(n1692), .A2(G303), .ZN(n1488) );
  NAND2_X1 U1581 ( .A1(n1489), .A2(n1488), .ZN(n1493) );
  NAND2_X1 U1582 ( .A1(G311), .A2(n1696), .ZN(n1491) );
  NAND2_X1 U1583 ( .A1(G326), .A2(n1697), .ZN(n1490) );
  NAND2_X1 U1584 ( .A1(n1491), .A2(n1490), .ZN(n1492) );
  NOR2_X1 U1585 ( .A1(n1493), .A2(n1492), .ZN(n1494) );
  NAND2_X1 U1586 ( .A1(n1495), .A2(n1494), .ZN(n1499) );
  NAND2_X1 U1587 ( .A1(G322), .A2(n1704), .ZN(n1497) );
  NAND2_X1 U1588 ( .A1(n1705), .A2(G294), .ZN(n1496) );
  NAND2_X1 U1589 ( .A1(n1497), .A2(n1496), .ZN(n1498) );
  NOR2_X1 U1590 ( .A1(n1499), .A2(n1498), .ZN(n1500) );
  NOR2_X1 U1591 ( .A1(n1501), .A2(n1500), .ZN(n1502) );
  NOR2_X1 U1592 ( .A1(n1713), .A2(n1502), .ZN(n1503) );
  NOR2_X1 U1593 ( .A1(n1504), .A2(n1503), .ZN(n1507) );
  INV_X1 U1594 ( .A(n1717), .ZN(n1590) );
  NAND2_X1 U1595 ( .A1(n1505), .A2(n1590), .ZN(n1506) );
  NAND2_X1 U1596 ( .A1(n1507), .A2(n1506), .ZN(n1508) );
  NOR2_X1 U1597 ( .A1(n1721), .A2(n1508), .ZN(n1518) );
  NAND2_X1 U1598 ( .A1(n1509), .A2(n1533), .ZN(n1511) );
  NAND2_X1 U1599 ( .A1(n1511), .A2(n1510), .ZN(n1513) );
  XNOR2_X1 U1600 ( .A(n1513), .B(n1512), .ZN(n1514) );
  XOR2_X1 U1601 ( .A(n1515), .B(n1514), .Z(n1641) );
  NAND2_X1 U1602 ( .A1(n1640), .A2(n1643), .ZN(n1516) );
  NOR2_X1 U1603 ( .A1(n1641), .A2(n1516), .ZN(n1517) );
  NOR2_X1 U1604 ( .A1(n1518), .A2(n1517), .ZN(n1523) );
  OR2_X1 U1605 ( .A1(n1519), .A2(n1640), .ZN(n1520) );
  NAND2_X1 U1606 ( .A1(n1521), .A2(n1520), .ZN(n1649) );
  NAND2_X1 U1607 ( .A1(n1641), .A2(n1649), .ZN(n1522) );
  NAND2_X1 U1608 ( .A1(n1523), .A2(n1522), .ZN(G393) );
  NAND2_X1 U1609 ( .A1(n1542), .A2(n1524), .ZN(n1543) );
  NAND2_X1 U1610 ( .A1(n1525), .A2(n1543), .ZN(n1526) );
  XOR2_X1 U1611 ( .A(n1527), .B(n1526), .Z(n1528) );
  XNOR2_X1 U1612 ( .A(n1544), .B(n1528), .ZN(n1650) );
  NAND2_X1 U1613 ( .A1(n1650), .A2(n1641), .ZN(n1644) );
  NAND2_X1 U1614 ( .A1(n1640), .A2(n1644), .ZN(n1529) );
  NOR2_X1 U1615 ( .A1(n1530), .A2(n1529), .ZN(n1531) );
  NOR2_X1 U1616 ( .A1(n1655), .A2(n1531), .ZN(n1551) );
  NAND2_X1 U1617 ( .A1(n1533), .A2(n1532), .ZN(n1534) );
  XNOR2_X1 U1618 ( .A(n1534), .B(n1589), .ZN(n1536) );
  NAND2_X1 U1619 ( .A1(n1542), .A2(n1535), .ZN(n1537) );
  NAND2_X1 U1620 ( .A1(n1536), .A2(n1537), .ZN(n1540) );
  OR2_X1 U1621 ( .A1(n1538), .A2(n1537), .ZN(n1539) );
  NAND2_X1 U1622 ( .A1(n1540), .A2(n1539), .ZN(n1549) );
  NAND2_X1 U1623 ( .A1(n1542), .A2(n1541), .ZN(n1546) );
  NAND2_X1 U1624 ( .A1(n1544), .A2(n1543), .ZN(n1545) );
  NAND2_X1 U1625 ( .A1(n1546), .A2(n1545), .ZN(n1630) );
  NAND2_X1 U1626 ( .A1(n1547), .A2(n1630), .ZN(n1548) );
  XOR2_X1 U1627 ( .A(n1549), .B(n1548), .Z(n1550) );
  NAND2_X1 U1628 ( .A1(n1551), .A2(n1550), .ZN(n1597) );
  NAND2_X1 U1629 ( .A1(n1663), .A2(n1552), .ZN(n1554) );
  NAND2_X1 U1630 ( .A1(G87), .A2(n1657), .ZN(n1553) );
  NAND2_X1 U1631 ( .A1(n1554), .A2(n1553), .ZN(n1555) );
  NOR2_X1 U1632 ( .A1(n1555), .A2(n1669), .ZN(n1594) );
  NAND2_X1 U1633 ( .A1(G143), .A2(n1704), .ZN(n1557) );
  NAND2_X1 U1634 ( .A1(n1705), .A2(G58), .ZN(n1556) );
  NAND2_X1 U1635 ( .A1(n1557), .A2(n1556), .ZN(n1569) );
  AND2_X1 U1636 ( .A1(n1686), .A2(G150), .ZN(n1558) );
  NOR2_X1 U1637 ( .A1(n1559), .A2(n1558), .ZN(n1567) );
  NAND2_X1 U1638 ( .A1(G137), .A2(n1697), .ZN(n1561) );
  NAND2_X1 U1639 ( .A1(n1692), .A2(G50), .ZN(n1560) );
  NAND2_X1 U1640 ( .A1(n1561), .A2(n1560), .ZN(n1565) );
  NAND2_X1 U1641 ( .A1(G159), .A2(n1696), .ZN(n1563) );
  NAND2_X1 U1642 ( .A1(n1563), .A2(n1562), .ZN(n1564) );
  NOR2_X1 U1643 ( .A1(n1565), .A2(n1564), .ZN(n1566) );
  NAND2_X1 U1644 ( .A1(n1567), .A2(n1566), .ZN(n1568) );
  NOR2_X1 U1645 ( .A1(n1569), .A2(n1568), .ZN(n1570) );
  NOR2_X1 U1646 ( .A1(G33), .A2(n1570), .ZN(n1571) );
  NOR2_X1 U1647 ( .A1(n1713), .A2(n1571), .ZN(n1588) );
  NAND2_X1 U1648 ( .A1(n1692), .A2(G283), .ZN(n1573) );
  NAND2_X1 U1649 ( .A1(n1693), .A2(G107), .ZN(n1572) );
  NAND2_X1 U1650 ( .A1(n1573), .A2(n1572), .ZN(n1577) );
  NAND2_X1 U1651 ( .A1(G317), .A2(n1697), .ZN(n1575) );
  NAND2_X1 U1652 ( .A1(n1696), .A2(G294), .ZN(n1574) );
  NAND2_X1 U1653 ( .A1(n1575), .A2(n1574), .ZN(n1576) );
  NOR2_X1 U1654 ( .A1(n1577), .A2(n1576), .ZN(n1585) );
  NAND2_X1 U1655 ( .A1(G311), .A2(n1704), .ZN(n1579) );
  NAND2_X1 U1656 ( .A1(n1705), .A2(G116), .ZN(n1578) );
  NAND2_X1 U1657 ( .A1(n1579), .A2(n1578), .ZN(n1583) );
  NAND2_X1 U1658 ( .A1(G303), .A2(n1686), .ZN(n1580) );
  NAND2_X1 U1659 ( .A1(n1581), .A2(n1580), .ZN(n1582) );
  NOR2_X1 U1660 ( .A1(n1583), .A2(n1582), .ZN(n1584) );
  NAND2_X1 U1661 ( .A1(n1585), .A2(n1584), .ZN(n1586) );
  NAND2_X1 U1662 ( .A1(G33), .A2(n1586), .ZN(n1587) );
  NAND2_X1 U1663 ( .A1(n1588), .A2(n1587), .ZN(n1592) );
  NAND2_X1 U1664 ( .A1(n1590), .A2(n1589), .ZN(n1591) );
  NAND2_X1 U1665 ( .A1(n1592), .A2(n1591), .ZN(n1593) );
  NOR2_X1 U1666 ( .A1(n1594), .A2(n1593), .ZN(n1595) );
  NAND2_X1 U1667 ( .A1(n1595), .A2(n1655), .ZN(n1596) );
  NAND2_X1 U1668 ( .A1(n1597), .A2(n1596), .ZN(G387) );
  NAND2_X1 U1669 ( .A1(n1704), .A2(G150), .ZN(n1599) );
  NAND2_X1 U1670 ( .A1(n1705), .A2(G68), .ZN(n1598) );
  NAND2_X1 U1671 ( .A1(n1599), .A2(n1598), .ZN(n1612) );
  AND2_X1 U1672 ( .A1(n1696), .A2(G50), .ZN(n1600) );
  NOR2_X1 U1673 ( .A1(n1601), .A2(n1600), .ZN(n1610) );
  NAND2_X1 U1674 ( .A1(G143), .A2(n1697), .ZN(n1603) );
  NAND2_X1 U1675 ( .A1(n1692), .A2(G58), .ZN(n1602) );
  NAND2_X1 U1676 ( .A1(n1603), .A2(n1602), .ZN(n1608) );
  NOR2_X1 U1677 ( .A1(G33), .A2(n1604), .ZN(n1606) );
  NAND2_X1 U1678 ( .A1(G159), .A2(n1686), .ZN(n1605) );
  NAND2_X1 U1679 ( .A1(n1606), .A2(n1605), .ZN(n1607) );
  NOR2_X1 U1680 ( .A1(n1608), .A2(n1607), .ZN(n1609) );
  NAND2_X1 U1681 ( .A1(n1610), .A2(n1609), .ZN(n1611) );
  NOR2_X1 U1682 ( .A1(n1612), .A2(n1611), .ZN(n1628) );
  NAND2_X1 U1683 ( .A1(G107), .A2(n1687), .ZN(n1674) );
  NAND2_X1 U1684 ( .A1(n1686), .A2(G311), .ZN(n1613) );
  NAND2_X1 U1685 ( .A1(n1674), .A2(n1613), .ZN(n1614) );
  NOR2_X1 U1686 ( .A1(n1691), .A2(n1614), .ZN(n1622) );
  NAND2_X1 U1687 ( .A1(n1693), .A2(G116), .ZN(n1616) );
  NAND2_X1 U1688 ( .A1(n1692), .A2(G294), .ZN(n1615) );
  NAND2_X1 U1689 ( .A1(n1616), .A2(n1615), .ZN(n1620) );
  NAND2_X1 U1690 ( .A1(G322), .A2(n1697), .ZN(n1618) );
  NAND2_X1 U1691 ( .A1(n1696), .A2(G303), .ZN(n1617) );
  NAND2_X1 U1692 ( .A1(n1618), .A2(n1617), .ZN(n1619) );
  NOR2_X1 U1693 ( .A1(n1620), .A2(n1619), .ZN(n1621) );
  NAND2_X1 U1694 ( .A1(n1622), .A2(n1621), .ZN(n1626) );
  NAND2_X1 U1695 ( .A1(G317), .A2(n1704), .ZN(n1624) );
  NAND2_X1 U1696 ( .A1(n1705), .A2(G283), .ZN(n1623) );
  NAND2_X1 U1697 ( .A1(n1624), .A2(n1623), .ZN(n1625) );
  NOR2_X1 U1698 ( .A1(n1626), .A2(n1625), .ZN(n1627) );
  NOR2_X1 U1699 ( .A1(n1628), .A2(n1627), .ZN(n1629) );
  NOR2_X1 U1700 ( .A1(n1713), .A2(n1629), .ZN(n1632) );
  NOR2_X1 U1701 ( .A1(n1717), .A2(n1630), .ZN(n1631) );
  NOR2_X1 U1702 ( .A1(n1632), .A2(n1631), .ZN(n1633) );
  NAND2_X1 U1703 ( .A1(n1655), .A2(n1633), .ZN(n1639) );
  NAND2_X1 U1704 ( .A1(n1663), .A2(n1634), .ZN(n1636) );
  NAND2_X1 U1705 ( .A1(G97), .A2(n1657), .ZN(n1635) );
  NAND2_X1 U1706 ( .A1(n1636), .A2(n1635), .ZN(n1637) );
  NOR2_X1 U1707 ( .A1(n1669), .A2(n1637), .ZN(n1638) );
  NOR2_X1 U1708 ( .A1(n1639), .A2(n1638), .ZN(n1648) );
  AND2_X1 U1709 ( .A1(n1641), .A2(n1640), .ZN(n1642) );
  NOR2_X1 U1710 ( .A1(n1650), .A2(n1642), .ZN(n1646) );
  NAND2_X1 U1711 ( .A1(n1644), .A2(n1643), .ZN(n1645) );
  NOR2_X1 U1712 ( .A1(n1646), .A2(n1645), .ZN(n1647) );
  NOR2_X1 U1713 ( .A1(n1648), .A2(n1647), .ZN(n1652) );
  NAND2_X1 U1714 ( .A1(n1650), .A2(n1649), .ZN(n1651) );
  NAND2_X1 U1715 ( .A1(n1652), .A2(n1651), .ZN(G390) );
  NAND2_X1 U1716 ( .A1(G87), .A2(n1653), .ZN(G355) );
  XOR2_X1 U1717 ( .A(G330), .B(n1716), .Z(n1654) );
  NOR2_X1 U1718 ( .A1(n1655), .A2(n1654), .ZN(n1723) );
  NAND2_X1 U1719 ( .A1(n1657), .A2(n1656), .ZN(n1660) );
  NAND2_X1 U1720 ( .A1(n1658), .A2(G355), .ZN(n1659) );
  NAND2_X1 U1721 ( .A1(n1660), .A2(n1659), .ZN(n1668) );
  NAND2_X1 U1722 ( .A1(G45), .A2(n1661), .ZN(n1662) );
  NAND2_X1 U1723 ( .A1(n1663), .A2(n1662), .ZN(n1666) );
  NOR2_X1 U1724 ( .A1(G45), .A2(n1664), .ZN(n1665) );
  NOR2_X1 U1725 ( .A1(n1666), .A2(n1665), .ZN(n1667) );
  NOR2_X1 U1726 ( .A1(n1668), .A2(n1667), .ZN(n1670) );
  NOR2_X1 U1727 ( .A1(n1670), .A2(n1669), .ZN(n1715) );
  NAND2_X1 U1728 ( .A1(n1704), .A2(G50), .ZN(n1672) );
  NAND2_X1 U1729 ( .A1(n1686), .A2(G58), .ZN(n1671) );
  NAND2_X1 U1730 ( .A1(n1672), .A2(n1671), .ZN(n1685) );
  NAND2_X1 U1731 ( .A1(n1674), .A2(n1673), .ZN(n1675) );
  NOR2_X1 U1732 ( .A1(G33), .A2(n1675), .ZN(n1683) );
  NAND2_X1 U1733 ( .A1(G77), .A2(n1692), .ZN(n1676) );
  NAND2_X1 U1734 ( .A1(n1677), .A2(n1676), .ZN(n1681) );
  NAND2_X1 U1735 ( .A1(n1697), .A2(G159), .ZN(n1679) );
  NAND2_X1 U1736 ( .A1(n1696), .A2(G68), .ZN(n1678) );
  NAND2_X1 U1737 ( .A1(n1679), .A2(n1678), .ZN(n1680) );
  NOR2_X1 U1738 ( .A1(n1681), .A2(n1680), .ZN(n1682) );
  NAND2_X1 U1739 ( .A1(n1683), .A2(n1682), .ZN(n1684) );
  NOR2_X1 U1740 ( .A1(n1685), .A2(n1684), .ZN(n1711) );
  NAND2_X1 U1741 ( .A1(G322), .A2(n1686), .ZN(n1689) );
  NAND2_X1 U1742 ( .A1(n1687), .A2(G283), .ZN(n1688) );
  NAND2_X1 U1743 ( .A1(n1689), .A2(n1688), .ZN(n1690) );
  NOR2_X1 U1744 ( .A1(n1691), .A2(n1690), .ZN(n1703) );
  NAND2_X1 U1745 ( .A1(G311), .A2(n1692), .ZN(n1695) );
  NAND2_X1 U1746 ( .A1(n1693), .A2(G294), .ZN(n1694) );
  NAND2_X1 U1747 ( .A1(n1695), .A2(n1694), .ZN(n1701) );
  NAND2_X1 U1748 ( .A1(G317), .A2(n1696), .ZN(n1699) );
  NAND2_X1 U1749 ( .A1(G329), .A2(n1697), .ZN(n1698) );
  NAND2_X1 U1750 ( .A1(n1699), .A2(n1698), .ZN(n1700) );
  NOR2_X1 U1751 ( .A1(n1701), .A2(n1700), .ZN(n1702) );
  NAND2_X1 U1752 ( .A1(n1703), .A2(n1702), .ZN(n1709) );
  NAND2_X1 U1753 ( .A1(G326), .A2(n1704), .ZN(n1707) );
  NAND2_X1 U1754 ( .A1(n1705), .A2(G303), .ZN(n1706) );
  NAND2_X1 U1755 ( .A1(n1707), .A2(n1706), .ZN(n1708) );
  NOR2_X1 U1756 ( .A1(n1709), .A2(n1708), .ZN(n1710) );
  NOR2_X1 U1757 ( .A1(n1711), .A2(n1710), .ZN(n1712) );
  NOR2_X1 U1758 ( .A1(n1713), .A2(n1712), .ZN(n1714) );
  OR2_X1 U1759 ( .A1(n1715), .A2(n1714), .ZN(n1719) );
  NOR2_X1 U1760 ( .A1(n1717), .A2(n1716), .ZN(n1718) );
  NOR2_X1 U1761 ( .A1(n1719), .A2(n1718), .ZN(n1720) );
  NOR2_X1 U1762 ( .A1(n1721), .A2(n1720), .ZN(n1722) );
  NOR2_X1 U1763 ( .A1(n1723), .A2(n1722), .ZN(G396) );
  NAND2_X1 U1764 ( .A1(G213), .A2(n1749), .ZN(n1724) );
  XOR2_X1 U1765 ( .A(G375), .B(G378), .Z(n1733) );
  NAND2_X1 U1766 ( .A1(n1724), .A2(n1733), .ZN(n1727) );
  INV_X1 U1767 ( .A(n1724), .ZN(n1725) );
  NAND2_X1 U1768 ( .A1(n1725), .A2(G2897), .ZN(n1726) );
  NAND2_X1 U1769 ( .A1(n1727), .A2(n1726), .ZN(n1732) );
  XOR2_X1 U1770 ( .A(G387), .B(G390), .Z(n1728) );
  XNOR2_X1 U1771 ( .A(G393), .B(n1728), .ZN(n1729) );
  XNOR2_X1 U1772 ( .A(G384), .B(n1729), .ZN(n1731) );
  XNOR2_X1 U1773 ( .A(G381), .B(G396), .ZN(n1730) );
  XNOR2_X1 U1774 ( .A(n1731), .B(n1730), .ZN(n1734) );
  XNOR2_X1 U1775 ( .A(n1732), .B(n1734), .ZN(G405) );
G405 c3540
Locked O/P: G405
('AND(1)/OR(0) combination (R-->L): ', '0b10001110101000101000100010110010')
('XOR(0)/XNOR(1) combination for K1 R-->L :', '0b00111000000100111111101000110010')
('XOR(0)/XNOR(1) combination for K2 R-->L :', '0b00111011011000111101101000001101')
('K1 ^ K2: ', '0b00000011011100000010000000111111')
ABC command line: "read_bench c3540_lock.bench; write_verilog c3540_lock.v;".

