
BMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c294  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000754  0800c468  0800c468  0001c468  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cbbc  0800cbbc  000225cc  2**0
                  CONTENTS
  4 .ARM          00000008  0800cbbc  0800cbbc  0001cbbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cbc4  0800cbc4  000225cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cbc4  0800cbc4  0001cbc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cbc8  0800cbc8  0001cbc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000025cc  20000000  0800cbcc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000560  200025cc  0800f198  000225cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002b2c  0800f198  00022b2c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000225cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ca86  00000000  00000000  000225fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f4f  00000000  00000000  0003f082  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001898  00000000  00000000  00042fd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000016d8  00000000  00000000  00044870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002883e  00000000  00000000  00045f48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f92c  00000000  00000000  0006e786  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e5ae0  00000000  00000000  0008e0b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00173b92  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000077f8  00000000  00000000  00173be4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200025cc 	.word	0x200025cc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c44c 	.word	0x0800c44c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200025d0 	.word	0x200025d0
 800020c:	0800c44c 	.word	0x0800c44c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cdc:	f000 b974 	b.w	8000fc8 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9d08      	ldr	r5, [sp, #32]
 8000cfe:	4604      	mov	r4, r0
 8000d00:	468e      	mov	lr, r1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d14d      	bne.n	8000da2 <__udivmoddi4+0xaa>
 8000d06:	428a      	cmp	r2, r1
 8000d08:	4694      	mov	ip, r2
 8000d0a:	d969      	bls.n	8000de0 <__udivmoddi4+0xe8>
 8000d0c:	fab2 f282 	clz	r2, r2
 8000d10:	b152      	cbz	r2, 8000d28 <__udivmoddi4+0x30>
 8000d12:	fa01 f302 	lsl.w	r3, r1, r2
 8000d16:	f1c2 0120 	rsb	r1, r2, #32
 8000d1a:	fa20 f101 	lsr.w	r1, r0, r1
 8000d1e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d22:	ea41 0e03 	orr.w	lr, r1, r3
 8000d26:	4094      	lsls	r4, r2
 8000d28:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d2c:	0c21      	lsrs	r1, r4, #16
 8000d2e:	fbbe f6f8 	udiv	r6, lr, r8
 8000d32:	fa1f f78c 	uxth.w	r7, ip
 8000d36:	fb08 e316 	mls	r3, r8, r6, lr
 8000d3a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d3e:	fb06 f107 	mul.w	r1, r6, r7
 8000d42:	4299      	cmp	r1, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x64>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d4e:	f080 811f 	bcs.w	8000f90 <__udivmoddi4+0x298>
 8000d52:	4299      	cmp	r1, r3
 8000d54:	f240 811c 	bls.w	8000f90 <__udivmoddi4+0x298>
 8000d58:	3e02      	subs	r6, #2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	1a5b      	subs	r3, r3, r1
 8000d5e:	b2a4      	uxth	r4, r4
 8000d60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d64:	fb08 3310 	mls	r3, r8, r0, r3
 8000d68:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d6c:	fb00 f707 	mul.w	r7, r0, r7
 8000d70:	42a7      	cmp	r7, r4
 8000d72:	d90a      	bls.n	8000d8a <__udivmoddi4+0x92>
 8000d74:	eb1c 0404 	adds.w	r4, ip, r4
 8000d78:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d7c:	f080 810a 	bcs.w	8000f94 <__udivmoddi4+0x29c>
 8000d80:	42a7      	cmp	r7, r4
 8000d82:	f240 8107 	bls.w	8000f94 <__udivmoddi4+0x29c>
 8000d86:	4464      	add	r4, ip
 8000d88:	3802      	subs	r0, #2
 8000d8a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d8e:	1be4      	subs	r4, r4, r7
 8000d90:	2600      	movs	r6, #0
 8000d92:	b11d      	cbz	r5, 8000d9c <__udivmoddi4+0xa4>
 8000d94:	40d4      	lsrs	r4, r2
 8000d96:	2300      	movs	r3, #0
 8000d98:	e9c5 4300 	strd	r4, r3, [r5]
 8000d9c:	4631      	mov	r1, r6
 8000d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d909      	bls.n	8000dba <__udivmoddi4+0xc2>
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	f000 80ef 	beq.w	8000f8a <__udivmoddi4+0x292>
 8000dac:	2600      	movs	r6, #0
 8000dae:	e9c5 0100 	strd	r0, r1, [r5]
 8000db2:	4630      	mov	r0, r6
 8000db4:	4631      	mov	r1, r6
 8000db6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dba:	fab3 f683 	clz	r6, r3
 8000dbe:	2e00      	cmp	r6, #0
 8000dc0:	d14a      	bne.n	8000e58 <__udivmoddi4+0x160>
 8000dc2:	428b      	cmp	r3, r1
 8000dc4:	d302      	bcc.n	8000dcc <__udivmoddi4+0xd4>
 8000dc6:	4282      	cmp	r2, r0
 8000dc8:	f200 80f9 	bhi.w	8000fbe <__udivmoddi4+0x2c6>
 8000dcc:	1a84      	subs	r4, r0, r2
 8000dce:	eb61 0303 	sbc.w	r3, r1, r3
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	469e      	mov	lr, r3
 8000dd6:	2d00      	cmp	r5, #0
 8000dd8:	d0e0      	beq.n	8000d9c <__udivmoddi4+0xa4>
 8000dda:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dde:	e7dd      	b.n	8000d9c <__udivmoddi4+0xa4>
 8000de0:	b902      	cbnz	r2, 8000de4 <__udivmoddi4+0xec>
 8000de2:	deff      	udf	#255	; 0xff
 8000de4:	fab2 f282 	clz	r2, r2
 8000de8:	2a00      	cmp	r2, #0
 8000dea:	f040 8092 	bne.w	8000f12 <__udivmoddi4+0x21a>
 8000dee:	eba1 010c 	sub.w	r1, r1, ip
 8000df2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000df6:	fa1f fe8c 	uxth.w	lr, ip
 8000dfa:	2601      	movs	r6, #1
 8000dfc:	0c20      	lsrs	r0, r4, #16
 8000dfe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e02:	fb07 1113 	mls	r1, r7, r3, r1
 8000e06:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0a:	fb0e f003 	mul.w	r0, lr, r3
 8000e0e:	4288      	cmp	r0, r1
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x12c>
 8000e12:	eb1c 0101 	adds.w	r1, ip, r1
 8000e16:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e1a:	d202      	bcs.n	8000e22 <__udivmoddi4+0x12a>
 8000e1c:	4288      	cmp	r0, r1
 8000e1e:	f200 80cb 	bhi.w	8000fb8 <__udivmoddi4+0x2c0>
 8000e22:	4643      	mov	r3, r8
 8000e24:	1a09      	subs	r1, r1, r0
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e2c:	fb07 1110 	mls	r1, r7, r0, r1
 8000e30:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e34:	fb0e fe00 	mul.w	lr, lr, r0
 8000e38:	45a6      	cmp	lr, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x156>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e44:	d202      	bcs.n	8000e4c <__udivmoddi4+0x154>
 8000e46:	45a6      	cmp	lr, r4
 8000e48:	f200 80bb 	bhi.w	8000fc2 <__udivmoddi4+0x2ca>
 8000e4c:	4608      	mov	r0, r1
 8000e4e:	eba4 040e 	sub.w	r4, r4, lr
 8000e52:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e56:	e79c      	b.n	8000d92 <__udivmoddi4+0x9a>
 8000e58:	f1c6 0720 	rsb	r7, r6, #32
 8000e5c:	40b3      	lsls	r3, r6
 8000e5e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e62:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e66:	fa20 f407 	lsr.w	r4, r0, r7
 8000e6a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6e:	431c      	orrs	r4, r3
 8000e70:	40f9      	lsrs	r1, r7
 8000e72:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e76:	fa00 f306 	lsl.w	r3, r0, r6
 8000e7a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e7e:	0c20      	lsrs	r0, r4, #16
 8000e80:	fa1f fe8c 	uxth.w	lr, ip
 8000e84:	fb09 1118 	mls	r1, r9, r8, r1
 8000e88:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e8c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e90:	4288      	cmp	r0, r1
 8000e92:	fa02 f206 	lsl.w	r2, r2, r6
 8000e96:	d90b      	bls.n	8000eb0 <__udivmoddi4+0x1b8>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000ea0:	f080 8088 	bcs.w	8000fb4 <__udivmoddi4+0x2bc>
 8000ea4:	4288      	cmp	r0, r1
 8000ea6:	f240 8085 	bls.w	8000fb4 <__udivmoddi4+0x2bc>
 8000eaa:	f1a8 0802 	sub.w	r8, r8, #2
 8000eae:	4461      	add	r1, ip
 8000eb0:	1a09      	subs	r1, r1, r0
 8000eb2:	b2a4      	uxth	r4, r4
 8000eb4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000eb8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ebc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ec0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ec4:	458e      	cmp	lr, r1
 8000ec6:	d908      	bls.n	8000eda <__udivmoddi4+0x1e2>
 8000ec8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ecc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000ed0:	d26c      	bcs.n	8000fac <__udivmoddi4+0x2b4>
 8000ed2:	458e      	cmp	lr, r1
 8000ed4:	d96a      	bls.n	8000fac <__udivmoddi4+0x2b4>
 8000ed6:	3802      	subs	r0, #2
 8000ed8:	4461      	add	r1, ip
 8000eda:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ede:	fba0 9402 	umull	r9, r4, r0, r2
 8000ee2:	eba1 010e 	sub.w	r1, r1, lr
 8000ee6:	42a1      	cmp	r1, r4
 8000ee8:	46c8      	mov	r8, r9
 8000eea:	46a6      	mov	lr, r4
 8000eec:	d356      	bcc.n	8000f9c <__udivmoddi4+0x2a4>
 8000eee:	d053      	beq.n	8000f98 <__udivmoddi4+0x2a0>
 8000ef0:	b15d      	cbz	r5, 8000f0a <__udivmoddi4+0x212>
 8000ef2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ef6:	eb61 010e 	sbc.w	r1, r1, lr
 8000efa:	fa01 f707 	lsl.w	r7, r1, r7
 8000efe:	fa22 f306 	lsr.w	r3, r2, r6
 8000f02:	40f1      	lsrs	r1, r6
 8000f04:	431f      	orrs	r7, r3
 8000f06:	e9c5 7100 	strd	r7, r1, [r5]
 8000f0a:	2600      	movs	r6, #0
 8000f0c:	4631      	mov	r1, r6
 8000f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f12:	f1c2 0320 	rsb	r3, r2, #32
 8000f16:	40d8      	lsrs	r0, r3
 8000f18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f1c:	fa21 f303 	lsr.w	r3, r1, r3
 8000f20:	4091      	lsls	r1, r2
 8000f22:	4301      	orrs	r1, r0
 8000f24:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f28:	fa1f fe8c 	uxth.w	lr, ip
 8000f2c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f30:	fb07 3610 	mls	r6, r7, r0, r3
 8000f34:	0c0b      	lsrs	r3, r1, #16
 8000f36:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f3a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f3e:	429e      	cmp	r6, r3
 8000f40:	fa04 f402 	lsl.w	r4, r4, r2
 8000f44:	d908      	bls.n	8000f58 <__udivmoddi4+0x260>
 8000f46:	eb1c 0303 	adds.w	r3, ip, r3
 8000f4a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f4e:	d22f      	bcs.n	8000fb0 <__udivmoddi4+0x2b8>
 8000f50:	429e      	cmp	r6, r3
 8000f52:	d92d      	bls.n	8000fb0 <__udivmoddi4+0x2b8>
 8000f54:	3802      	subs	r0, #2
 8000f56:	4463      	add	r3, ip
 8000f58:	1b9b      	subs	r3, r3, r6
 8000f5a:	b289      	uxth	r1, r1
 8000f5c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f60:	fb07 3316 	mls	r3, r7, r6, r3
 8000f64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f68:	fb06 f30e 	mul.w	r3, r6, lr
 8000f6c:	428b      	cmp	r3, r1
 8000f6e:	d908      	bls.n	8000f82 <__udivmoddi4+0x28a>
 8000f70:	eb1c 0101 	adds.w	r1, ip, r1
 8000f74:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f78:	d216      	bcs.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f7a:	428b      	cmp	r3, r1
 8000f7c:	d914      	bls.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f7e:	3e02      	subs	r6, #2
 8000f80:	4461      	add	r1, ip
 8000f82:	1ac9      	subs	r1, r1, r3
 8000f84:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f88:	e738      	b.n	8000dfc <__udivmoddi4+0x104>
 8000f8a:	462e      	mov	r6, r5
 8000f8c:	4628      	mov	r0, r5
 8000f8e:	e705      	b.n	8000d9c <__udivmoddi4+0xa4>
 8000f90:	4606      	mov	r6, r0
 8000f92:	e6e3      	b.n	8000d5c <__udivmoddi4+0x64>
 8000f94:	4618      	mov	r0, r3
 8000f96:	e6f8      	b.n	8000d8a <__udivmoddi4+0x92>
 8000f98:	454b      	cmp	r3, r9
 8000f9a:	d2a9      	bcs.n	8000ef0 <__udivmoddi4+0x1f8>
 8000f9c:	ebb9 0802 	subs.w	r8, r9, r2
 8000fa0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fa4:	3801      	subs	r0, #1
 8000fa6:	e7a3      	b.n	8000ef0 <__udivmoddi4+0x1f8>
 8000fa8:	4646      	mov	r6, r8
 8000faa:	e7ea      	b.n	8000f82 <__udivmoddi4+0x28a>
 8000fac:	4620      	mov	r0, r4
 8000fae:	e794      	b.n	8000eda <__udivmoddi4+0x1e2>
 8000fb0:	4640      	mov	r0, r8
 8000fb2:	e7d1      	b.n	8000f58 <__udivmoddi4+0x260>
 8000fb4:	46d0      	mov	r8, sl
 8000fb6:	e77b      	b.n	8000eb0 <__udivmoddi4+0x1b8>
 8000fb8:	3b02      	subs	r3, #2
 8000fba:	4461      	add	r1, ip
 8000fbc:	e732      	b.n	8000e24 <__udivmoddi4+0x12c>
 8000fbe:	4630      	mov	r0, r6
 8000fc0:	e709      	b.n	8000dd6 <__udivmoddi4+0xde>
 8000fc2:	4464      	add	r4, ip
 8000fc4:	3802      	subs	r0, #2
 8000fc6:	e742      	b.n	8000e4e <__udivmoddi4+0x156>

08000fc8 <__aeabi_idiv0>:
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop

08000fcc <FEB_BMS_Precharge_Open>:
extern CAN_HandleTypeDef hcan1;
extern UART_HandleTypeDef huart2;

// ********************************** Functions **********************************

void FEB_BMS_Precharge_Open(void) {
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	2104      	movs	r1, #4
 8000fd4:	4802      	ldr	r0, [pc, #8]	; (8000fe0 <FEB_BMS_Precharge_Open+0x14>)
 8000fd6:	f005 fc15 	bl	8006804 <HAL_GPIO_WritePin>
}
 8000fda:	bf00      	nop
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	40020800 	.word	0x40020800

08000fe4 <FEB_BMS_Precharge_Close>:

void FEB_BMS_Precharge_Close(void) {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 8000fe8:	2201      	movs	r2, #1
 8000fea:	2104      	movs	r1, #4
 8000fec:	4802      	ldr	r0, [pc, #8]	; (8000ff8 <FEB_BMS_Precharge_Close+0x14>)
 8000fee:	f005 fc09 	bl	8006804 <HAL_GPIO_WritePin>
}
 8000ff2:	bf00      	nop
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40020800 	.word	0x40020800

08000ffc <FEB_BMS_Shutdown_Startup>:
extern CAN_HandleTypeDef hcan1;
extern UART_HandleTypeDef huart2;

// ********************************** Functions **********************************

void FEB_BMS_Shutdown_Startup(void) {
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8001000:	2201      	movs	r2, #1
 8001002:	2102      	movs	r1, #2
 8001004:	4802      	ldr	r0, [pc, #8]	; (8001010 <FEB_BMS_Shutdown_Startup+0x14>)
 8001006:	f005 fbfd 	bl	8006804 <HAL_GPIO_WritePin>
}
 800100a:	bf00      	nop
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	40020800 	.word	0x40020800

08001014 <FEB_BMS_Shutdown_Initiate>:

void FEB_BMS_Shutdown_Initiate(char shutdown_message[]) {
 8001014:	b580      	push	{r7, lr}
 8001016:	b0a2      	sub	sp, #136	; 0x88
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
	// Shutdown Circuit
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 800101c:	2200      	movs	r2, #0
 800101e:	2102      	movs	r1, #2
 8001020:	480b      	ldr	r0, [pc, #44]	; (8001050 <FEB_BMS_Shutdown_Initiate+0x3c>)
 8001022:	f005 fbef 	bl	8006804 <HAL_GPIO_WritePin>

	// Broadcast Message
	char str[128];
	sprintf(str, "Shutdown: %s.", shutdown_message);
 8001026:	f107 0308 	add.w	r3, r7, #8
 800102a:	687a      	ldr	r2, [r7, #4]
 800102c:	4909      	ldr	r1, [pc, #36]	; (8001054 <FEB_BMS_Shutdown_Initiate+0x40>)
 800102e:	4618      	mov	r0, r3
 8001030:	f009 f832 	bl	800a098 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), 100);
 8001034:	f107 0308 	add.w	r3, r7, #8
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff f8e9 	bl	8000210 <strlen>
 800103e:	4603      	mov	r3, r0
 8001040:	b29a      	uxth	r2, r3
 8001042:	f107 0108 	add.w	r1, r7, #8
 8001046:	2364      	movs	r3, #100	; 0x64
 8001048:	4803      	ldr	r0, [pc, #12]	; (8001058 <FEB_BMS_Shutdown_Initiate+0x44>)
 800104a:	f007 ff14 	bl	8008e76 <HAL_UART_Transmit>
	if (FEB_CAN_CHARGER_START_CHARGE == 1) {
		FEB_CAN_Charger_Stop_Charge(&hcan1);
	}

	// Do nothing
	while (1) {}
 800104e:	e7fe      	b.n	800104e <FEB_BMS_Shutdown_Initiate+0x3a>
 8001050:	40020800 	.word	0x40020800
 8001054:	0800c468 	.word	0x0800c468
 8001058:	20002acc 	.word	0x20002acc

0800105c <FEB_BMS_State_Validate>:

#include "FEB_BMS_State.h"

// ********************************** Functions **********************************

void FEB_BMS_State_Validate(void) {
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
	if (FEB_CAN_CHARGER_START_CHARGE == 1 && FEB_LTC6811_Balance_Cells_State == 1) {
		FEB_BMS_Shutdown_Initiate("Charge state and balance state enabled");
	}
}
 8001060:	bf00      	nop
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
	...

0800106c <FEB_CAN_Init>:
uint8_t FEB_CAN_RxData[8];
uint32_t FEB_CAN_TxMailbox;

// ******************** CAN ********************

void FEB_CAN_Init() {
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
	FEB_CAN_Filter_Config();
 8001070:	f000 f818 	bl	80010a4 <FEB_CAN_Filter_Config>
	if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 8001074:	4808      	ldr	r0, [pc, #32]	; (8001098 <FEB_CAN_Init+0x2c>)
 8001076:	f004 fd73 	bl	8005b60 <HAL_CAN_Start>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d002      	beq.n	8001086 <FEB_CAN_Init+0x1a>
		FEB_BMS_Shutdown_Initiate("CAN perhipheral startup error");
 8001080:	4806      	ldr	r0, [pc, #24]	; (800109c <FEB_CAN_Init+0x30>)
 8001082:	f7ff ffc7 	bl	8001014 <FEB_BMS_Shutdown_Initiate>
	}
	HAL_CAN_ActivateNotification(&hcan1, FEB_CAN_FIFO_Interrupt);
 8001086:	4b06      	ldr	r3, [pc, #24]	; (80010a0 <FEB_CAN_Init+0x34>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4619      	mov	r1, r3
 800108c:	4802      	ldr	r0, [pc, #8]	; (8001098 <FEB_CAN_Init+0x2c>)
 800108e:	f004 febd 	bl	8005e0c <HAL_CAN_ActivateNotification>
}
 8001092:	bf00      	nop
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	2000294c 	.word	0x2000294c
 800109c:	0800c478 	.word	0x0800c478
 80010a0:	20000000 	.word	0x20000000

080010a4 <FEB_CAN_Filter_Config>:

void FEB_CAN_Filter_Config() {
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
	uint8_t bank = 0;
 80010aa:	2300      	movs	r3, #0
 80010ac:	71fb      	strb	r3, [r7, #7]
	bank = FEB_CAN_IVT_Filter_Config(&hcan1, FEB_CAN_FIFO_Assignment, bank);
 80010ae:	4b0f      	ldr	r3, [pc, #60]	; (80010ec <FEB_CAN_Filter_Config+0x48>)
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	79fa      	ldrb	r2, [r7, #7]
 80010b4:	4619      	mov	r1, r3
 80010b6:	480e      	ldr	r0, [pc, #56]	; (80010f0 <FEB_CAN_Filter_Config+0x4c>)
 80010b8:	f000 f8fc 	bl	80012b4 <FEB_CAN_IVT_Filter_Config>
 80010bc:	4603      	mov	r3, r0
 80010be:	71fb      	strb	r3, [r7, #7]
	bank = FEB_CAN_Charger_Filter_Config(&hcan1, FEB_CAN_FIFO_Assignment, bank);
 80010c0:	4b0a      	ldr	r3, [pc, #40]	; (80010ec <FEB_CAN_Filter_Config+0x48>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	79fa      	ldrb	r2, [r7, #7]
 80010c6:	4619      	mov	r1, r3
 80010c8:	4809      	ldr	r0, [pc, #36]	; (80010f0 <FEB_CAN_Filter_Config+0x4c>)
 80010ca:	f000 f841 	bl	8001150 <FEB_CAN_Charger_Filter_Config>
 80010ce:	4603      	mov	r3, r0
 80010d0:	71fb      	strb	r3, [r7, #7]
	bank = FEB_CAN_Inverter_Filter_Config(&hcan1, FEB_CAN_FIFO_Assignment, bank);
 80010d2:	4b06      	ldr	r3, [pc, #24]	; (80010ec <FEB_CAN_Filter_Config+0x48>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	79fa      	ldrb	r2, [r7, #7]
 80010d8:	4619      	mov	r1, r3
 80010da:	4805      	ldr	r0, [pc, #20]	; (80010f0 <FEB_CAN_Filter_Config+0x4c>)
 80010dc:	f000 fa4c 	bl	8001578 <FEB_CAN_Inverter_Filter_Config>
 80010e0:	4603      	mov	r3, r0
 80010e2:	71fb      	strb	r3, [r7, #7]
}
 80010e4:	bf00      	nop
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	20002604 	.word	0x20002604
 80010f0:	2000294c 	.word	0x2000294c

080010f4 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(hcan, FEB_CAN_FIFO_Assignment, &FEB_CAN_RxHeader, FEB_CAN_RxData) == HAL_OK) {
 80010fc:	4b0d      	ldr	r3, [pc, #52]	; (8001134 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	4619      	mov	r1, r3
 8001102:	4b0d      	ldr	r3, [pc, #52]	; (8001138 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8001104:	4a0d      	ldr	r2, [pc, #52]	; (800113c <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8001106:	6878      	ldr	r0, [r7, #4]
 8001108:	f004 fd6e 	bl	8005be8 <HAL_CAN_GetRxMessage>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d10b      	bne.n	800112a <HAL_CAN_RxFifo0MsgPendingCallback+0x36>
		FEB_CAN_IVT_Store_Msg(&FEB_CAN_RxHeader, FEB_CAN_RxData);
 8001112:	4909      	ldr	r1, [pc, #36]	; (8001138 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8001114:	4809      	ldr	r0, [pc, #36]	; (800113c <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8001116:	f000 f90f 	bl	8001338 <FEB_CAN_IVT_Store_Msg>
		FEB_CAN_Charger_Store_Msg(&FEB_CAN_RxHeader, FEB_CAN_RxData);
 800111a:	4907      	ldr	r1, [pc, #28]	; (8001138 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 800111c:	4807      	ldr	r0, [pc, #28]	; (800113c <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 800111e:	f000 f84d 	bl	80011bc <FEB_CAN_Charger_Store_Msg>
		FEB_CAN_Inverter_Store_Msg(&FEB_CAN_RxHeader, FEB_CAN_RxData);
 8001122:	4905      	ldr	r1, [pc, #20]	; (8001138 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8001124:	4805      	ldr	r0, [pc, #20]	; (800113c <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8001126:	f000 fa69 	bl	80015fc <FEB_CAN_Inverter_Store_Msg>
	}
}
 800112a:	bf00      	nop
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	20002604 	.word	0x20002604
 8001138:	20002608 	.word	0x20002608
 800113c:	200025e8 	.word	0x200025e8

08001140 <FEB_CAN_Charger_Init>:

// ********************************** Functions **********************************

// ******************** Startup ********************

void FEB_CAN_Charger_Init() {
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
	if (FEB_CAN_CHARGER_START_CHARGE == 0) {
		return;
 8001144:	bf00      	nop
	FEB_CAN_Charger_BMS_Message.max_voltage = (uint16_t) (MAX_VOLTAGE * CELLS_PER_BANK * NUM_BANKS * 10);
	FEB_CAN_Charger_BMS_Message.max_current = (uint16_t) (FEB_CAN_CHARGER_MAX_CHARGING_CURRENT * 10);
	FEB_CAN_Charger_BMS_Message.control = 0;

	FEB_CAN_Charger_State_Bool = 0;
}
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
	...

08001150 <FEB_CAN_Charger_Filter_Config>:

// ******************** CAN ********************

uint8_t FEB_CAN_Charger_Filter_Config(CAN_HandleTypeDef* hcan, uint8_t FIFO_Assignment, uint8_t bank) {
 8001150:	b580      	push	{r7, lr}
 8001152:	b08c      	sub	sp, #48	; 0x30
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	460b      	mov	r3, r1
 800115a:	70fb      	strb	r3, [r7, #3]
 800115c:	4613      	mov	r3, r2
 800115e:	70bb      	strb	r3, [r7, #2]
	CAN_FilterTypeDef my_can_filter_config;

	my_can_filter_config.FilterActivation = CAN_FILTER_ENABLE;
 8001160:	2301      	movs	r3, #1
 8001162:	62bb      	str	r3, [r7, #40]	; 0x28
	my_can_filter_config.FilterBank = bank;
 8001164:	78bb      	ldrb	r3, [r7, #2]
 8001166:	61fb      	str	r3, [r7, #28]
	my_can_filter_config.FilterFIFOAssignment = FIFO_Assignment;
 8001168:	78fb      	ldrb	r3, [r7, #3]
 800116a:	61bb      	str	r3, [r7, #24]
	my_can_filter_config.FilterIdHigh = FEB_CAN_CHARGER_CHARGER_ID >> 13; 			// First 16 bits
 800116c:	f24c 73fa 	movw	r3, #51194	; 0xc7fa
 8001170:	60bb      	str	r3, [r7, #8]
	my_can_filter_config.FilterIdLow = (FEB_CAN_CHARGER_CHARGER_ID & 0x1FFF) << 3;	// Last 13 bits
 8001172:	f248 7328 	movw	r3, #34600	; 0x8728
 8001176:	60fb      	str	r3, [r7, #12]
	my_can_filter_config.FilterMaskIdHigh = 0xFFFF; 								// Mask first 16 bits
 8001178:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800117c:	613b      	str	r3, [r7, #16]
	my_can_filter_config.FilterMaskIdLow = 0xFFF8;									// Mask last 13 bits
 800117e:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001182:	617b      	str	r3, [r7, #20]
	my_can_filter_config.FilterMode = CAN_FILTERMODE_IDMASK;
 8001184:	2300      	movs	r3, #0
 8001186:	623b      	str	r3, [r7, #32]
	my_can_filter_config.FilterScale = CAN_FILTERSCALE_32BIT;
 8001188:	2301      	movs	r3, #1
 800118a:	627b      	str	r3, [r7, #36]	; 0x24
	my_can_filter_config.SlaveStartFilterBank = 27;
 800118c:	231b      	movs	r3, #27
 800118e:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (HAL_CAN_ConfigFilter(hcan, &my_can_filter_config)) {
 8001190:	f107 0308 	add.w	r3, r7, #8
 8001194:	4619      	mov	r1, r3
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f004 fc02 	bl	80059a0 <HAL_CAN_ConfigFilter>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d002      	beq.n	80011a8 <FEB_CAN_Charger_Filter_Config+0x58>
		FEB_BMS_Shutdown_Initiate("Invalid charger CAN filter configuration");
 80011a2:	4805      	ldr	r0, [pc, #20]	; (80011b8 <FEB_CAN_Charger_Filter_Config+0x68>)
 80011a4:	f7ff ff36 	bl	8001014 <FEB_BMS_Shutdown_Initiate>
	}

	return ++bank;
 80011a8:	78bb      	ldrb	r3, [r7, #2]
 80011aa:	3301      	adds	r3, #1
 80011ac:	70bb      	strb	r3, [r7, #2]
 80011ae:	78bb      	ldrb	r3, [r7, #2]
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3730      	adds	r7, #48	; 0x30
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	0800c498 	.word	0x0800c498

080011bc <FEB_CAN_Charger_Store_Msg>:
	if (HAL_CAN_AddTxMessage(hcan, &FEB_CAN_TxHeader, FEB_CAN_TxData, &FEB_CAN_TxMailbox) != HAL_OK) {
	  Error_Handler();
	}
}

void FEB_CAN_Charger_Store_Msg(CAN_RxHeaderTypeDef* pHeader, uint8_t RxData[]) {
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
 80011c4:	6039      	str	r1, [r7, #0]
	switch(pHeader->ExtId) {
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	4a17      	ldr	r2, [pc, #92]	; (8001228 <FEB_CAN_Charger_Store_Msg+0x6c>)
 80011cc:	4293      	cmp	r3, r2
 80011ce:	d127      	bne.n	8001220 <FEB_CAN_Charger_Store_Msg+0x64>
	    	case FEB_CAN_CHARGER_CHARGER_ID:
	    		FEB_CAN_Charger_Charger_Message.operating_voltage = (RxData[0] << 8) + RxData[1];
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	b29b      	uxth	r3, r3
 80011d6:	021b      	lsls	r3, r3, #8
 80011d8:	b29a      	uxth	r2, r3
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	3301      	adds	r3, #1
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	b29b      	uxth	r3, r3
 80011e2:	4413      	add	r3, r2
 80011e4:	b29a      	uxth	r2, r3
 80011e6:	4b11      	ldr	r3, [pc, #68]	; (800122c <FEB_CAN_Charger_Store_Msg+0x70>)
 80011e8:	801a      	strh	r2, [r3, #0]
	    		FEB_CAN_Charger_Charger_Message.operating_current = (RxData[2] << 8) + RxData[3];
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	3302      	adds	r3, #2
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	b29b      	uxth	r3, r3
 80011f2:	021b      	lsls	r3, r3, #8
 80011f4:	b29a      	uxth	r2, r3
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	3303      	adds	r3, #3
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	b29b      	uxth	r3, r3
 80011fe:	4413      	add	r3, r2
 8001200:	b29a      	uxth	r2, r3
 8001202:	4b0a      	ldr	r3, [pc, #40]	; (800122c <FEB_CAN_Charger_Store_Msg+0x70>)
 8001204:	805a      	strh	r2, [r3, #2]
	    		FEB_CAN_Charger_Charger_Message.status = RxData[4];
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	3304      	adds	r3, #4
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	b29a      	uxth	r2, r3
 800120e:	4b07      	ldr	r3, [pc, #28]	; (800122c <FEB_CAN_Charger_Store_Msg+0x70>)
 8001210:	809a      	strh	r2, [r3, #4]
				FEB_CAN_Charger_Validate_Status(RxData[4]);
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	3304      	adds	r3, #4
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	4618      	mov	r0, r3
 800121a:	f000 f809 	bl	8001230 <FEB_CAN_Charger_Validate_Status>
				break;
 800121e:	bf00      	nop
	}
}
 8001220:	bf00      	nop
 8001222:	3708      	adds	r7, #8
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	18ff50e5 	.word	0x18ff50e5
 800122c:	20002610 	.word	0x20002610

08001230 <FEB_CAN_Charger_Validate_Status>:



// ******************** Charger Process Data ********************

void FEB_CAN_Charger_Validate_Status(uint8_t status) {
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	4603      	mov	r3, r0
 8001238:	71fb      	strb	r3, [r7, #7]
	// Failure bits, 0 (no error), 1 (error)
	uint8_t hardware_failure 			= (status >> 7) & 0b1;
 800123a:	79fb      	ldrb	r3, [r7, #7]
 800123c:	09db      	lsrs	r3, r3, #7
 800123e:	73fb      	strb	r3, [r7, #15]
	uint8_t temperature_failure 		= (status >> 6) & 0b1;
 8001240:	79fb      	ldrb	r3, [r7, #7]
 8001242:	099b      	lsrs	r3, r3, #6
 8001244:	b2db      	uxtb	r3, r3
 8001246:	f003 0301 	and.w	r3, r3, #1
 800124a:	73bb      	strb	r3, [r7, #14]
	uint8_t input_voltage_failure 		= (status >> 5) & 0b1;
 800124c:	79fb      	ldrb	r3, [r7, #7]
 800124e:	095b      	lsrs	r3, r3, #5
 8001250:	b2db      	uxtb	r3, r3
 8001252:	f003 0301 	and.w	r3, r3, #1
 8001256:	737b      	strb	r3, [r7, #13]
	uint8_t starting_state_failure 		= (status >> 4) & 0b1;
 8001258:	79fb      	ldrb	r3, [r7, #7]
 800125a:	091b      	lsrs	r3, r3, #4
 800125c:	b2db      	uxtb	r3, r3
 800125e:	f003 0301 	and.w	r3, r3, #1
 8001262:	733b      	strb	r3, [r7, #12]
	uint8_t communication_state_failure = (status >> 3) & 0b1;
 8001264:	79fb      	ldrb	r3, [r7, #7]
 8001266:	08db      	lsrs	r3, r3, #3
 8001268:	b2db      	uxtb	r3, r3
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	72fb      	strb	r3, [r7, #11]

	if (hardware_failure == 1 			||
 8001270:	7bfb      	ldrb	r3, [r7, #15]
 8001272:	2b01      	cmp	r3, #1
 8001274:	d00b      	beq.n	800128e <FEB_CAN_Charger_Validate_Status+0x5e>
 8001276:	7bbb      	ldrb	r3, [r7, #14]
 8001278:	2b01      	cmp	r3, #1
 800127a:	d008      	beq.n	800128e <FEB_CAN_Charger_Validate_Status+0x5e>
		temperature_failure == 1 		||
 800127c:	7b7b      	ldrb	r3, [r7, #13]
 800127e:	2b01      	cmp	r3, #1
 8001280:	d005      	beq.n	800128e <FEB_CAN_Charger_Validate_Status+0x5e>
		input_voltage_failure == 1		||
 8001282:	7b3b      	ldrb	r3, [r7, #12]
 8001284:	2b01      	cmp	r3, #1
 8001286:	d002      	beq.n	800128e <FEB_CAN_Charger_Validate_Status+0x5e>
		starting_state_failure == 1		||
 8001288:	7afb      	ldrb	r3, [r7, #11]
 800128a:	2b01      	cmp	r3, #1
 800128c:	d102      	bne.n	8001294 <FEB_CAN_Charger_Validate_Status+0x64>
		communication_state_failure == 1) {
		FEB_BMS_Shutdown_Initiate("Charger status error");
 800128e:	4803      	ldr	r0, [pc, #12]	; (800129c <FEB_CAN_Charger_Validate_Status+0x6c>)
 8001290:	f7ff fec0 	bl	8001014 <FEB_BMS_Shutdown_Initiate>
	}
}
 8001294:	bf00      	nop
 8001296:	3710      	adds	r7, #16
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	0800c4c4 	.word	0x0800c4c4

080012a0 <FEB_CAN_Charger_Process>:

void FEB_CAN_Charger_Process(CAN_HandleTypeDef* hcan) {
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
	if (FEB_CAN_CHARGER_START_CHARGE == 0 || FEB_CAN_Charger_State_Bool == 1) {
		return;
 80012a8:	bf00      	nop
	if (FEB_LTC6811_Cells_Charged() == 1) {
		FEB_CAN_Charger_Stop_Charge(hcan);
	} else {
		FEB_CAN_Charger_Transmit(hcan);
	}
}
 80012aa:	370c      	adds	r7, #12
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <FEB_CAN_IVT_Filter_Config>:
// ********************************** Functions **********************************


// ******************** CAN ********************

uint8_t FEB_CAN_IVT_Filter_Config(CAN_HandleTypeDef* hcan, uint8_t FIFO_Assignment, uint8_t bank) {
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b08e      	sub	sp, #56	; 0x38
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	460b      	mov	r3, r1
 80012be:	70fb      	strb	r3, [r7, #3]
 80012c0:	4613      	mov	r3, r2
 80012c2:	70bb      	strb	r3, [r7, #2]
	for (int i = 0; i < 4; i++, bank++) {
 80012c4:	2300      	movs	r3, #0
 80012c6:	637b      	str	r3, [r7, #52]	; 0x34
 80012c8:	e02a      	b.n	8001320 <FEB_CAN_IVT_Filter_Config+0x6c>
		CAN_FilterTypeDef filter_config;

		filter_config.FilterActivation = CAN_FILTER_ENABLE;
 80012ca:	2301      	movs	r3, #1
 80012cc:	62fb      	str	r3, [r7, #44]	; 0x2c
		filter_config.FilterBank = bank;
 80012ce:	78bb      	ldrb	r3, [r7, #2]
 80012d0:	623b      	str	r3, [r7, #32]
		filter_config.FilterFIFOAssignment = FIFO_Assignment;
 80012d2:	78fb      	ldrb	r3, [r7, #3]
 80012d4:	61fb      	str	r3, [r7, #28]
		filter_config.FilterIdHigh = FEB_CAN_IVT_Filter_ID_Arr[i] << 5;
 80012d6:	4a16      	ldr	r2, [pc, #88]	; (8001330 <FEB_CAN_IVT_Filter_Config+0x7c>)
 80012d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012de:	015b      	lsls	r3, r3, #5
 80012e0:	60fb      	str	r3, [r7, #12]
		filter_config.FilterIdLow = 0;
 80012e2:	2300      	movs	r3, #0
 80012e4:	613b      	str	r3, [r7, #16]
		filter_config.FilterMaskIdHigh = 0x7FF << 5;
 80012e6:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80012ea:	617b      	str	r3, [r7, #20]
		filter_config.FilterMaskIdLow = 0;
 80012ec:	2300      	movs	r3, #0
 80012ee:	61bb      	str	r3, [r7, #24]
		filter_config.FilterMode = CAN_FILTERMODE_IDMASK;
 80012f0:	2300      	movs	r3, #0
 80012f2:	627b      	str	r3, [r7, #36]	; 0x24
		filter_config.FilterScale = CAN_FILTERSCALE_32BIT;
 80012f4:	2301      	movs	r3, #1
 80012f6:	62bb      	str	r3, [r7, #40]	; 0x28
		filter_config.SlaveStartFilterBank = 27;
 80012f8:	231b      	movs	r3, #27
 80012fa:	633b      	str	r3, [r7, #48]	; 0x30

		if(HAL_CAN_ConfigFilter(hcan, &filter_config)) {
 80012fc:	f107 030c 	add.w	r3, r7, #12
 8001300:	4619      	mov	r1, r3
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	f004 fb4c 	bl	80059a0 <HAL_CAN_ConfigFilter>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d002      	beq.n	8001314 <FEB_CAN_IVT_Filter_Config+0x60>
			FEB_BMS_Shutdown_Initiate("Invalid IVT CAN filter configuration");
 800130e:	4809      	ldr	r0, [pc, #36]	; (8001334 <FEB_CAN_IVT_Filter_Config+0x80>)
 8001310:	f7ff fe80 	bl	8001014 <FEB_BMS_Shutdown_Initiate>
	for (int i = 0; i < 4; i++, bank++) {
 8001314:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001316:	3301      	adds	r3, #1
 8001318:	637b      	str	r3, [r7, #52]	; 0x34
 800131a:	78bb      	ldrb	r3, [r7, #2]
 800131c:	3301      	adds	r3, #1
 800131e:	70bb      	strb	r3, [r7, #2]
 8001320:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001322:	2b03      	cmp	r3, #3
 8001324:	ddd1      	ble.n	80012ca <FEB_CAN_IVT_Filter_Config+0x16>
		}
	}
	return bank;
 8001326:	78bb      	ldrb	r3, [r7, #2]
}
 8001328:	4618      	mov	r0, r3
 800132a:	3738      	adds	r7, #56	; 0x38
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	20000004 	.word	0x20000004
 8001334:	0800c4dc 	.word	0x0800c4dc

08001338 <FEB_CAN_IVT_Store_Msg>:

void FEB_CAN_IVT_Store_Msg(CAN_RxHeaderTypeDef* pHeader, uint8_t RxData[]) {
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
 8001340:	6039      	str	r1, [r7, #0]
	uint32_t value;
    switch(pHeader->StdId) {
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f2a3 5321 	subw	r3, r3, #1313	; 0x521
 800134a:	2b03      	cmp	r3, #3
 800134c:	d87e      	bhi.n	800144c <FEB_CAN_IVT_Store_Msg+0x114>
 800134e:	a201      	add	r2, pc, #4	; (adr r2, 8001354 <FEB_CAN_IVT_Store_Msg+0x1c>)
 8001350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001354:	08001365 	.word	0x08001365
 8001358:	0800139f 	.word	0x0800139f
 800135c:	080013d9 	.word	0x080013d9
 8001360:	08001413 	.word	0x08001413
    	case FEB_CAN_IVT_CURRENT_ID:
    		value = (RxData[2] << 24) + (RxData[3] << 16) + (RxData[4] << 8) + RxData[5];
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	3302      	adds	r3, #2
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	061a      	lsls	r2, r3, #24
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	3303      	adds	r3, #3
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	041b      	lsls	r3, r3, #16
 8001374:	441a      	add	r2, r3
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	3304      	adds	r3, #4
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	021b      	lsls	r3, r3, #8
 800137e:	4413      	add	r3, r2
 8001380:	683a      	ldr	r2, [r7, #0]
 8001382:	3205      	adds	r2, #5
 8001384:	7812      	ldrb	r2, [r2, #0]
 8001386:	4413      	add	r3, r2
 8001388:	60fb      	str	r3, [r7, #12]
    	    FEB_CAN_IVT_MESSAGE.IVT_Current = unsignedToSignedLong(value);
 800138a:	68f8      	ldr	r0, [r7, #12]
 800138c:	f001 fa84 	bl	8002898 <unsignedToSignedLong>
 8001390:	4603      	mov	r3, r0
 8001392:	4a30      	ldr	r2, [pc, #192]	; (8001454 <FEB_CAN_IVT_Store_Msg+0x11c>)
 8001394:	6013      	str	r3, [r2, #0]
    	    FEB_CAN_IVT_FLAG.IVT_Current = 1;
 8001396:	4b30      	ldr	r3, [pc, #192]	; (8001458 <FEB_CAN_IVT_Store_Msg+0x120>)
 8001398:	2201      	movs	r2, #1
 800139a:	701a      	strb	r2, [r3, #0]
    		break;
 800139c:	e056      	b.n	800144c <FEB_CAN_IVT_Store_Msg+0x114>
    	case FEB_CAN_IVT_VOLTAGE1_ID:
    		value = (RxData[2] << 24) + (RxData[3] << 16) + (RxData[4] << 8) + RxData[5];
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	3302      	adds	r3, #2
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	061a      	lsls	r2, r3, #24
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	3303      	adds	r3, #3
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	041b      	lsls	r3, r3, #16
 80013ae:	441a      	add	r2, r3
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	3304      	adds	r3, #4
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	021b      	lsls	r3, r3, #8
 80013b8:	4413      	add	r3, r2
 80013ba:	683a      	ldr	r2, [r7, #0]
 80013bc:	3205      	adds	r2, #5
 80013be:	7812      	ldrb	r2, [r2, #0]
 80013c0:	4413      	add	r3, r2
 80013c2:	60fb      	str	r3, [r7, #12]
    	    FEB_CAN_IVT_MESSAGE.IVT_Voltage1 = unsignedToSignedLong(value);
 80013c4:	68f8      	ldr	r0, [r7, #12]
 80013c6:	f001 fa67 	bl	8002898 <unsignedToSignedLong>
 80013ca:	4603      	mov	r3, r0
 80013cc:	4a21      	ldr	r2, [pc, #132]	; (8001454 <FEB_CAN_IVT_Store_Msg+0x11c>)
 80013ce:	6053      	str	r3, [r2, #4]
    	    FEB_CAN_IVT_FLAG.IVT_Voltage1 = 1;
 80013d0:	4b21      	ldr	r3, [pc, #132]	; (8001458 <FEB_CAN_IVT_Store_Msg+0x120>)
 80013d2:	2201      	movs	r2, #1
 80013d4:	705a      	strb	r2, [r3, #1]
    		break;
 80013d6:	e039      	b.n	800144c <FEB_CAN_IVT_Store_Msg+0x114>
    	case FEB_CAN_IVT_VOLTAGE2_ID:
    		value = (RxData[2] << 24) + (RxData[3] << 16) + (RxData[4] << 8) + RxData[5];
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	3302      	adds	r3, #2
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	061a      	lsls	r2, r3, #24
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	3303      	adds	r3, #3
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	041b      	lsls	r3, r3, #16
 80013e8:	441a      	add	r2, r3
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	3304      	adds	r3, #4
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	021b      	lsls	r3, r3, #8
 80013f2:	4413      	add	r3, r2
 80013f4:	683a      	ldr	r2, [r7, #0]
 80013f6:	3205      	adds	r2, #5
 80013f8:	7812      	ldrb	r2, [r2, #0]
 80013fa:	4413      	add	r3, r2
 80013fc:	60fb      	str	r3, [r7, #12]
    	    FEB_CAN_IVT_MESSAGE.IVT_Voltage2 = unsignedToSignedLong(value);
 80013fe:	68f8      	ldr	r0, [r7, #12]
 8001400:	f001 fa4a 	bl	8002898 <unsignedToSignedLong>
 8001404:	4603      	mov	r3, r0
 8001406:	4a13      	ldr	r2, [pc, #76]	; (8001454 <FEB_CAN_IVT_Store_Msg+0x11c>)
 8001408:	6093      	str	r3, [r2, #8]
    	    FEB_CAN_IVT_FLAG.IVT_Voltage2 = 1;
 800140a:	4b13      	ldr	r3, [pc, #76]	; (8001458 <FEB_CAN_IVT_Store_Msg+0x120>)
 800140c:	2201      	movs	r2, #1
 800140e:	709a      	strb	r2, [r3, #2]
    		break;
 8001410:	e01c      	b.n	800144c <FEB_CAN_IVT_Store_Msg+0x114>
    	case FEB_CAN_IVT_VOLTAGE3_ID:
    		value = (RxData[2] << 24) + (RxData[3] << 16) + (RxData[4] << 8) + RxData[5];
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	3302      	adds	r3, #2
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	061a      	lsls	r2, r3, #24
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	3303      	adds	r3, #3
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	041b      	lsls	r3, r3, #16
 8001422:	441a      	add	r2, r3
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	3304      	adds	r3, #4
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	021b      	lsls	r3, r3, #8
 800142c:	4413      	add	r3, r2
 800142e:	683a      	ldr	r2, [r7, #0]
 8001430:	3205      	adds	r2, #5
 8001432:	7812      	ldrb	r2, [r2, #0]
 8001434:	4413      	add	r3, r2
 8001436:	60fb      	str	r3, [r7, #12]
    		FEB_CAN_IVT_MESSAGE.IVT_Voltage3 = unsignedToSignedLong(value);
 8001438:	68f8      	ldr	r0, [r7, #12]
 800143a:	f001 fa2d 	bl	8002898 <unsignedToSignedLong>
 800143e:	4603      	mov	r3, r0
 8001440:	4a04      	ldr	r2, [pc, #16]	; (8001454 <FEB_CAN_IVT_Store_Msg+0x11c>)
 8001442:	60d3      	str	r3, [r2, #12]
    		FEB_CAN_IVT_FLAG.IVT_Voltage3 = 1;
 8001444:	4b04      	ldr	r3, [pc, #16]	; (8001458 <FEB_CAN_IVT_Store_Msg+0x120>)
 8001446:	2201      	movs	r2, #1
 8001448:	70da      	strb	r2, [r3, #3]
    		break;
 800144a:	bf00      	nop
    }
}
 800144c:	bf00      	nop
 800144e:	3710      	adds	r7, #16
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	2000261c 	.word	0x2000261c
 8001458:	20002618 	.word	0x20002618
 800145c:	00000000 	.word	0x00000000

08001460 <FEB_CAN_IVT_Process>:

// ******************** IVT Process Data  ********************

void FEB_CAN_IVT_Process(void) {
 8001460:	b5b0      	push	{r4, r5, r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
	if (FEB_CAN_CHARGER_START_CHARGE == 1 || FEB_LTC6811_Balance_Cells_State == 1) {
		return;
	}
	if (FEB_CAN_IVT_FLAG.IVT_Current == 1) {
 8001466:	4b40      	ldr	r3, [pc, #256]	; (8001568 <FEB_CAN_IVT_Process+0x108>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	2b01      	cmp	r3, #1
 800146c:	d125      	bne.n	80014ba <FEB_CAN_IVT_Process+0x5a>
		FEB_CAN_IVT_FLAG.IVT_Current = 0;
 800146e:	4b3e      	ldr	r3, [pc, #248]	; (8001568 <FEB_CAN_IVT_Process+0x108>)
 8001470:	2200      	movs	r2, #0
 8001472:	701a      	strb	r2, [r3, #0]
		float Ivt_Current_A = (float) FEB_CAN_IVT_MESSAGE.IVT_Voltage3 * 0.001;
 8001474:	4b3d      	ldr	r3, [pc, #244]	; (800156c <FEB_CAN_IVT_Process+0x10c>)
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	ee07 3a90 	vmov	s15, r3
 800147c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001480:	ee17 0a90 	vmov	r0, s15
 8001484:	f7ff f880 	bl	8000588 <__aeabi_f2d>
 8001488:	a333      	add	r3, pc, #204	; (adr r3, 8001558 <FEB_CAN_IVT_Process+0xf8>)
 800148a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800148e:	f7ff f8d3 	bl	8000638 <__aeabi_dmul>
 8001492:	4602      	mov	r2, r0
 8001494:	460b      	mov	r3, r1
 8001496:	4610      	mov	r0, r2
 8001498:	4619      	mov	r1, r3
 800149a:	f7ff fbc5 	bl	8000c28 <__aeabi_d2f>
 800149e:	4603      	mov	r3, r0
 80014a0:	607b      	str	r3, [r7, #4]
		if (Ivt_Current_A > MAX_OPERATING_CURRENT) {
 80014a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80014a6:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8001570 <FEB_CAN_IVT_Process+0x110>
 80014aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b2:	dd02      	ble.n	80014ba <FEB_CAN_IVT_Process+0x5a>
			FEB_BMS_Shutdown_Initiate("Over current");
 80014b4:	482f      	ldr	r0, [pc, #188]	; (8001574 <FEB_CAN_IVT_Process+0x114>)
 80014b6:	f7ff fdad 	bl	8001014 <FEB_BMS_Shutdown_Initiate>
		}
	}
	if (FEB_CAN_IVT_FLAG.IVT_Voltage1 == 1) {
 80014ba:	4b2b      	ldr	r3, [pc, #172]	; (8001568 <FEB_CAN_IVT_Process+0x108>)
 80014bc:	785b      	ldrb	r3, [r3, #1]
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d102      	bne.n	80014c8 <FEB_CAN_IVT_Process+0x68>
		FEB_CAN_IVT_FLAG.IVT_Voltage1 = 0;
 80014c2:	4b29      	ldr	r3, [pc, #164]	; (8001568 <FEB_CAN_IVT_Process+0x108>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	705a      	strb	r2, [r3, #1]
		// Do something

	}
	if (FEB_CAN_IVT_FLAG.IVT_Voltage2 == 1) {
 80014c8:	4b27      	ldr	r3, [pc, #156]	; (8001568 <FEB_CAN_IVT_Process+0x108>)
 80014ca:	789b      	ldrb	r3, [r3, #2]
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d102      	bne.n	80014d6 <FEB_CAN_IVT_Process+0x76>
		FEB_CAN_IVT_FLAG.IVT_Voltage2 = 0;
 80014d0:	4b25      	ldr	r3, [pc, #148]	; (8001568 <FEB_CAN_IVT_Process+0x108>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	709a      	strb	r2, [r3, #2]
		// Do Something
	}
	if (FEB_CAN_IVT_FLAG.IVT_Voltage3 == 1) {
 80014d6:	4b24      	ldr	r3, [pc, #144]	; (8001568 <FEB_CAN_IVT_Process+0x108>)
 80014d8:	78db      	ldrb	r3, [r3, #3]
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d138      	bne.n	8001550 <FEB_CAN_IVT_Process+0xf0>
		FEB_CAN_IVT_FLAG.IVT_Voltage3 = 0;
 80014de:	4b22      	ldr	r3, [pc, #136]	; (8001568 <FEB_CAN_IVT_Process+0x108>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	70da      	strb	r2, [r3, #3]
		float Ivt_Voltage_V = ((float) FEB_CAN_IVT_MESSAGE.IVT_Voltage3) * 0.001;
 80014e4:	4b21      	ldr	r3, [pc, #132]	; (800156c <FEB_CAN_IVT_Process+0x10c>)
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	ee07 3a90 	vmov	s15, r3
 80014ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014f0:	ee17 0a90 	vmov	r0, s15
 80014f4:	f7ff f848 	bl	8000588 <__aeabi_f2d>
 80014f8:	a317      	add	r3, pc, #92	; (adr r3, 8001558 <FEB_CAN_IVT_Process+0xf8>)
 80014fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014fe:	f7ff f89b 	bl	8000638 <__aeabi_dmul>
 8001502:	4602      	mov	r2, r0
 8001504:	460b      	mov	r3, r1
 8001506:	4610      	mov	r0, r2
 8001508:	4619      	mov	r1, r3
 800150a:	f7ff fb8d 	bl	8000c28 <__aeabi_d2f>
 800150e:	4603      	mov	r3, r0
 8001510:	603b      	str	r3, [r7, #0]
		if (Ivt_Voltage_V > FEB_LTC6811_Total_Bank_Voltage() * 0.9) {
 8001512:	6838      	ldr	r0, [r7, #0]
 8001514:	f7ff f838 	bl	8000588 <__aeabi_f2d>
 8001518:	4604      	mov	r4, r0
 800151a:	460d      	mov	r5, r1
 800151c:	f000 fd4a 	bl	8001fb4 <FEB_LTC6811_Total_Bank_Voltage>
 8001520:	ee10 3a10 	vmov	r3, s0
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff f82f 	bl	8000588 <__aeabi_f2d>
 800152a:	a30d      	add	r3, pc, #52	; (adr r3, 8001560 <FEB_CAN_IVT_Process+0x100>)
 800152c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001530:	f7ff f882 	bl	8000638 <__aeabi_dmul>
 8001534:	4602      	mov	r2, r0
 8001536:	460b      	mov	r3, r1
 8001538:	4620      	mov	r0, r4
 800153a:	4629      	mov	r1, r5
 800153c:	f7ff fb0c 	bl	8000b58 <__aeabi_dcmpgt>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d002      	beq.n	800154c <FEB_CAN_IVT_Process+0xec>
			// Broadcast Message
			FEB_BMS_Precharge_Close();
 8001546:	f7ff fd4d 	bl	8000fe4 <FEB_BMS_Precharge_Close>
 800154a:	e001      	b.n	8001550 <FEB_CAN_IVT_Process+0xf0>
		} else {
			FEB_BMS_Precharge_Open();
 800154c:	f7ff fd3e 	bl	8000fcc <FEB_BMS_Precharge_Open>
		}
	}
}
 8001550:	3708      	adds	r7, #8
 8001552:	46bd      	mov	sp, r7
 8001554:	bdb0      	pop	{r4, r5, r7, pc}
 8001556:	bf00      	nop
 8001558:	d2f1a9fc 	.word	0xd2f1a9fc
 800155c:	3f50624d 	.word	0x3f50624d
 8001560:	cccccccd 	.word	0xcccccccd
 8001564:	3feccccc 	.word	0x3feccccc
 8001568:	20002618 	.word	0x20002618
 800156c:	2000261c 	.word	0x2000261c
 8001570:	425c0000 	.word	0x425c0000
 8001574:	0800c504 	.word	0x0800c504

08001578 <FEB_CAN_Inverter_Filter_Config>:
	&FEB_CAN_Inverter_Temperature_3_Message.motor
};

// ********************************** Functions **********************************

uint8_t FEB_CAN_Inverter_Filter_Config(CAN_HandleTypeDef* hcan, uint8_t FIFO_Assignment, uint8_t bank) {
 8001578:	b580      	push	{r7, lr}
 800157a:	b08e      	sub	sp, #56	; 0x38
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	460b      	mov	r3, r1
 8001582:	70fb      	strb	r3, [r7, #3]
 8001584:	4613      	mov	r3, r2
 8001586:	70bb      	strb	r3, [r7, #2]
	for (int i = 0; i < 2; i++, bank++) {
 8001588:	2300      	movs	r3, #0
 800158a:	637b      	str	r3, [r7, #52]	; 0x34
 800158c:	e02a      	b.n	80015e4 <FEB_CAN_Inverter_Filter_Config+0x6c>
		CAN_FilterTypeDef filter_config;

		filter_config.FilterActivation = CAN_FILTER_ENABLE;
 800158e:	2301      	movs	r3, #1
 8001590:	62fb      	str	r3, [r7, #44]	; 0x2c
		filter_config.FilterBank = bank;
 8001592:	78bb      	ldrb	r3, [r7, #2]
 8001594:	623b      	str	r3, [r7, #32]
		filter_config.FilterFIFOAssignment = FIFO_Assignment;
 8001596:	78fb      	ldrb	r3, [r7, #3]
 8001598:	61fb      	str	r3, [r7, #28]
		filter_config.FilterIdHigh = FEB_CAN_Inverter_Filter_ID_Arr[i] << 5;
 800159a:	4a16      	ldr	r2, [pc, #88]	; (80015f4 <FEB_CAN_Inverter_Filter_Config+0x7c>)
 800159c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800159e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015a2:	015b      	lsls	r3, r3, #5
 80015a4:	60fb      	str	r3, [r7, #12]
		filter_config.FilterIdLow = 0;
 80015a6:	2300      	movs	r3, #0
 80015a8:	613b      	str	r3, [r7, #16]
		filter_config.FilterMaskIdHigh = 0x7FF << 5;
 80015aa:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80015ae:	617b      	str	r3, [r7, #20]
		filter_config.FilterMaskIdLow = 0;
 80015b0:	2300      	movs	r3, #0
 80015b2:	61bb      	str	r3, [r7, #24]
		filter_config.FilterMode = CAN_FILTERMODE_IDMASK;
 80015b4:	2300      	movs	r3, #0
 80015b6:	627b      	str	r3, [r7, #36]	; 0x24
		filter_config.FilterScale = CAN_FILTERSCALE_32BIT;
 80015b8:	2301      	movs	r3, #1
 80015ba:	62bb      	str	r3, [r7, #40]	; 0x28
		filter_config.SlaveStartFilterBank = 27;
 80015bc:	231b      	movs	r3, #27
 80015be:	633b      	str	r3, [r7, #48]	; 0x30

		if (HAL_CAN_ConfigFilter(hcan, &filter_config)) {
 80015c0:	f107 030c 	add.w	r3, r7, #12
 80015c4:	4619      	mov	r1, r3
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f004 f9ea 	bl	80059a0 <HAL_CAN_ConfigFilter>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d002      	beq.n	80015d8 <FEB_CAN_Inverter_Filter_Config+0x60>
			FEB_BMS_Shutdown_Initiate("Invalid inverter CAN filter configuration");
 80015d2:	4809      	ldr	r0, [pc, #36]	; (80015f8 <FEB_CAN_Inverter_Filter_Config+0x80>)
 80015d4:	f7ff fd1e 	bl	8001014 <FEB_BMS_Shutdown_Initiate>
	for (int i = 0; i < 2; i++, bank++) {
 80015d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015da:	3301      	adds	r3, #1
 80015dc:	637b      	str	r3, [r7, #52]	; 0x34
 80015de:	78bb      	ldrb	r3, [r7, #2]
 80015e0:	3301      	adds	r3, #1
 80015e2:	70bb      	strb	r3, [r7, #2]
 80015e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	ddd1      	ble.n	800158e <FEB_CAN_Inverter_Filter_Config+0x16>
		}
	}
	return bank;
 80015ea:	78bb      	ldrb	r3, [r7, #2]
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3738      	adds	r7, #56	; 0x38
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	2000000c 	.word	0x2000000c
 80015f8:	0800c514 	.word	0x0800c514

080015fc <FEB_CAN_Inverter_Store_Msg>:

void FEB_CAN_Inverter_Store_Msg(CAN_RxHeaderTypeDef* pHeader, uint8_t RxData[]) {
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	6039      	str	r1, [r7, #0]
	switch (pHeader->StdId) {
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	2ba0      	cmp	r3, #160	; 0xa0
 800160c:	d002      	beq.n	8001614 <FEB_CAN_Inverter_Store_Msg+0x18>
 800160e:	2ba2      	cmp	r3, #162	; 0xa2
 8001610:	d04c      	beq.n	80016ac <FEB_CAN_Inverter_Store_Msg+0xb0>
			break;
		case FEB_CAN_Inverter_Temperature_3_ID:
			FEB_CAN_Inverter_Temperature_3_Message.motor = unsignedToSigned16((RxData[4] << 8) + RxData[5]);
			break;
	}
}
 8001612:	e05f      	b.n	80016d4 <FEB_CAN_Inverter_Store_Msg+0xd8>
			FEB_CAN_Inverter_Temperature_1_Message.phase_a = unsignedToSigned16((RxData[0] << 8) + RxData[1]);
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	b29b      	uxth	r3, r3
 800161a:	021b      	lsls	r3, r3, #8
 800161c:	b29a      	uxth	r2, r3
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	3301      	adds	r3, #1
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	b29b      	uxth	r3, r3
 8001626:	4413      	add	r3, r2
 8001628:	b29b      	uxth	r3, r3
 800162a:	4618      	mov	r0, r3
 800162c:	f001 f943 	bl	80028b6 <unsignedToSigned16>
 8001630:	4603      	mov	r3, r0
 8001632:	461a      	mov	r2, r3
 8001634:	4b29      	ldr	r3, [pc, #164]	; (80016dc <FEB_CAN_Inverter_Store_Msg+0xe0>)
 8001636:	801a      	strh	r2, [r3, #0]
			FEB_CAN_Inverter_Temperature_1_Message.phase_b = unsignedToSigned16((RxData[2] << 8) + RxData[3]);
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	3302      	adds	r3, #2
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	b29b      	uxth	r3, r3
 8001640:	021b      	lsls	r3, r3, #8
 8001642:	b29a      	uxth	r2, r3
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	3303      	adds	r3, #3
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	b29b      	uxth	r3, r3
 800164c:	4413      	add	r3, r2
 800164e:	b29b      	uxth	r3, r3
 8001650:	4618      	mov	r0, r3
 8001652:	f001 f930 	bl	80028b6 <unsignedToSigned16>
 8001656:	4603      	mov	r3, r0
 8001658:	461a      	mov	r2, r3
 800165a:	4b20      	ldr	r3, [pc, #128]	; (80016dc <FEB_CAN_Inverter_Store_Msg+0xe0>)
 800165c:	805a      	strh	r2, [r3, #2]
			FEB_CAN_Inverter_Temperature_1_Message.phase_c = unsignedToSigned16((RxData[4] << 8) + RxData[5]);
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	3304      	adds	r3, #4
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	b29b      	uxth	r3, r3
 8001666:	021b      	lsls	r3, r3, #8
 8001668:	b29a      	uxth	r2, r3
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	3305      	adds	r3, #5
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	b29b      	uxth	r3, r3
 8001672:	4413      	add	r3, r2
 8001674:	b29b      	uxth	r3, r3
 8001676:	4618      	mov	r0, r3
 8001678:	f001 f91d 	bl	80028b6 <unsignedToSigned16>
 800167c:	4603      	mov	r3, r0
 800167e:	461a      	mov	r2, r3
 8001680:	4b16      	ldr	r3, [pc, #88]	; (80016dc <FEB_CAN_Inverter_Store_Msg+0xe0>)
 8001682:	809a      	strh	r2, [r3, #4]
			FEB_CAN_Inverter_Temperature_1_Message.gate_driver_board = unsignedToSigned16((RxData[6] << 8) + RxData[7]);
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	3306      	adds	r3, #6
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	b29b      	uxth	r3, r3
 800168c:	021b      	lsls	r3, r3, #8
 800168e:	b29a      	uxth	r2, r3
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	3307      	adds	r3, #7
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	b29b      	uxth	r3, r3
 8001698:	4413      	add	r3, r2
 800169a:	b29b      	uxth	r3, r3
 800169c:	4618      	mov	r0, r3
 800169e:	f001 f90a 	bl	80028b6 <unsignedToSigned16>
 80016a2:	4603      	mov	r3, r0
 80016a4:	461a      	mov	r2, r3
 80016a6:	4b0d      	ldr	r3, [pc, #52]	; (80016dc <FEB_CAN_Inverter_Store_Msg+0xe0>)
 80016a8:	80da      	strh	r2, [r3, #6]
			break;
 80016aa:	e013      	b.n	80016d4 <FEB_CAN_Inverter_Store_Msg+0xd8>
			FEB_CAN_Inverter_Temperature_3_Message.motor = unsignedToSigned16((RxData[4] << 8) + RxData[5]);
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	3304      	adds	r3, #4
 80016b0:	781b      	ldrb	r3, [r3, #0]
 80016b2:	b29b      	uxth	r3, r3
 80016b4:	021b      	lsls	r3, r3, #8
 80016b6:	b29a      	uxth	r2, r3
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	3305      	adds	r3, #5
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	b29b      	uxth	r3, r3
 80016c0:	4413      	add	r3, r2
 80016c2:	b29b      	uxth	r3, r3
 80016c4:	4618      	mov	r0, r3
 80016c6:	f001 f8f6 	bl	80028b6 <unsignedToSigned16>
 80016ca:	4603      	mov	r3, r0
 80016cc:	461a      	mov	r2, r3
 80016ce:	4b04      	ldr	r3, [pc, #16]	; (80016e0 <FEB_CAN_Inverter_Store_Msg+0xe4>)
 80016d0:	801a      	strh	r2, [r3, #0]
			break;
 80016d2:	bf00      	nop
}
 80016d4:	bf00      	nop
 80016d6:	3708      	adds	r7, #8
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	2000262c 	.word	0x2000262c
 80016e0:	20002634 	.word	0x20002634

080016e4 <FEB_CAN_Inverter_Process>:

void FEB_CAN_Inverter_Process(void) {
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 5; i++) {
 80016ea:	2300      	movs	r3, #0
 80016ec:	71fb      	strb	r3, [r7, #7]
 80016ee:	e00d      	b.n	800170c <FEB_CAN_Inverter_Process+0x28>
		if (*FEB_CAN_Inverter_Temperatures[i] > FEB_CAN_Inverter_Temperature_Max) {
 80016f0:	79fb      	ldrb	r3, [r7, #7]
 80016f2:	4a0a      	ldr	r2, [pc, #40]	; (800171c <FEB_CAN_Inverter_Process+0x38>)
 80016f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016fc:	2b3b      	cmp	r3, #59	; 0x3b
 80016fe:	dd02      	ble.n	8001706 <FEB_CAN_Inverter_Process+0x22>
			FEB_BMS_Shutdown_Initiate("Inverter over temperature");
 8001700:	4807      	ldr	r0, [pc, #28]	; (8001720 <FEB_CAN_Inverter_Process+0x3c>)
 8001702:	f7ff fc87 	bl	8001014 <FEB_BMS_Shutdown_Initiate>
	for (uint8_t i = 0; i < 5; i++) {
 8001706:	79fb      	ldrb	r3, [r7, #7]
 8001708:	3301      	adds	r3, #1
 800170a:	71fb      	strb	r3, [r7, #7]
 800170c:	79fb      	ldrb	r3, [r7, #7]
 800170e:	2b04      	cmp	r3, #4
 8001710:	d9ee      	bls.n	80016f0 <FEB_CAN_Inverter_Process+0xc>
		} else if (*FEB_CAN_Inverter_Temperatures[i] > FEB_CAN_Inverter_Temperature_Limit_Torque) {
			// TODO: Limit torque
		}
	}
}
 8001712:	bf00      	nop
 8001714:	bf00      	nop
 8001716:	3708      	adds	r7, #8
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	20000010 	.word	0x20000010
 8001720:	0800c540 	.word	0x0800c540

08001724 <FEB_Fan_Init>:
static uint8_t FEB_Fan_3_Speed = 0;		// 0-255
static uint8_t FEB_Fan_4_Speed = 0;		// 0-255

// ********************************** Initialize **********************************

void FEB_Fan_Init(void) {
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
	FEB_Fan_PWM_Start();
 8001728:	f000 f810 	bl	800174c <FEB_Fan_PWM_Start>
	FEB_Fan_Init_Speed_Set();
 800172c:	f000 f826 	bl	800177c <FEB_Fan_Init_Speed_Set>
	FEB_Fan_Reset_Shift_Register();
 8001730:	f000 f894 	bl	800185c <FEB_Fan_Reset_Shift_Register>
	HAL_ADC_Start(&hadc1);
 8001734:	4803      	ldr	r0, [pc, #12]	; (8001744 <FEB_Fan_Init+0x20>)
 8001736:	f003 fc9f 	bl	8005078 <HAL_ADC_Start>
	HAL_ADC_Start(&hadc2);
 800173a:	4803      	ldr	r0, [pc, #12]	; (8001748 <FEB_Fan_Init+0x24>)
 800173c:	f003 fc9c 	bl	8005078 <HAL_ADC_Start>
}
 8001740:	bf00      	nop
 8001742:	bd80      	pop	{r7, pc}
 8001744:	200028bc 	.word	0x200028bc
 8001748:	20002904 	.word	0x20002904

0800174c <FEB_Fan_PWM_Start>:

// ********************************** PWM **********************************

void FEB_Fan_PWM_Start(void) {
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001750:	2100      	movs	r1, #0
 8001752:	4808      	ldr	r0, [pc, #32]	; (8001774 <FEB_Fan_PWM_Start+0x28>)
 8001754:	f006 fd12 	bl	800817c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001758:	2104      	movs	r1, #4
 800175a:	4806      	ldr	r0, [pc, #24]	; (8001774 <FEB_Fan_PWM_Start+0x28>)
 800175c:	f006 fd0e 	bl	800817c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001760:	2100      	movs	r1, #0
 8001762:	4805      	ldr	r0, [pc, #20]	; (8001778 <FEB_Fan_PWM_Start+0x2c>)
 8001764:	f006 fd0a 	bl	800817c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001768:	2104      	movs	r1, #4
 800176a:	4803      	ldr	r0, [pc, #12]	; (8001778 <FEB_Fan_PWM_Start+0x2c>)
 800176c:	f006 fd06 	bl	800817c <HAL_TIM_PWM_Start>
}
 8001770:	bf00      	nop
 8001772:	bd80      	pop	{r7, pc}
 8001774:	200029f4 	.word	0x200029f4
 8001778:	20002a3c 	.word	0x20002a3c

0800177c <FEB_Fan_Init_Speed_Set>:

void FEB_Fan_Init_Speed_Set(void) {
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
	if (FEB_CAN_CHARGER_START_CHARGE == 0) {
		FEB_Fan_1_Speed_Set(255);
 8001780:	20ff      	movs	r0, #255	; 0xff
 8001782:	f000 f80b 	bl	800179c <FEB_Fan_1_Speed_Set>
		FEB_Fan_2_Speed_Set(255);
 8001786:	20ff      	movs	r0, #255	; 0xff
 8001788:	f000 f820 	bl	80017cc <FEB_Fan_2_Speed_Set>
		FEB_Fan_3_Speed_Set(255);
 800178c:	20ff      	movs	r0, #255	; 0xff
 800178e:	f000 f835 	bl	80017fc <FEB_Fan_3_Speed_Set>
		FEB_Fan_4_Speed_Set(255);
 8001792:	20ff      	movs	r0, #255	; 0xff
 8001794:	f000 f84a 	bl	800182c <FEB_Fan_4_Speed_Set>
		FEB_Fan_2_Speed_Set(127);
		FEB_Fan_3_Speed_Set(127);
		FEB_Fan_4_Speed_Set(127);
	}

}
 8001798:	bf00      	nop
 800179a:	bd80      	pop	{r7, pc}

0800179c <FEB_Fan_1_Speed_Set>:

void FEB_Fan_1_Speed_Set(uint8_t speed) {
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	4603      	mov	r3, r0
 80017a4:	71fb      	strb	r3, [r7, #7]
	FEB_Fan_1_Speed = speed;
 80017a6:	4a07      	ldr	r2, [pc, #28]	; (80017c4 <FEB_Fan_1_Speed_Set+0x28>)
 80017a8:	79fb      	ldrb	r3, [r7, #7]
 80017aa:	7013      	strb	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, FEB_Fan_1_Speed);
 80017ac:	4b05      	ldr	r3, [pc, #20]	; (80017c4 <FEB_Fan_1_Speed_Set+0x28>)
 80017ae:	781a      	ldrb	r2, [r3, #0]
 80017b0:	4b05      	ldr	r3, [pc, #20]	; (80017c8 <FEB_Fan_1_Speed_Set+0x2c>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	635a      	str	r2, [r3, #52]	; 0x34
}
 80017b6:	bf00      	nop
 80017b8:	370c      	adds	r7, #12
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	20002636 	.word	0x20002636
 80017c8:	200029f4 	.word	0x200029f4

080017cc <FEB_Fan_2_Speed_Set>:

void FEB_Fan_2_Speed_Set(uint8_t speed) {
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	4603      	mov	r3, r0
 80017d4:	71fb      	strb	r3, [r7, #7]
	FEB_Fan_2_Speed = speed;
 80017d6:	4a07      	ldr	r2, [pc, #28]	; (80017f4 <FEB_Fan_2_Speed_Set+0x28>)
 80017d8:	79fb      	ldrb	r3, [r7, #7]
 80017da:	7013      	strb	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, FEB_Fan_2_Speed);
 80017dc:	4b05      	ldr	r3, [pc, #20]	; (80017f4 <FEB_Fan_2_Speed_Set+0x28>)
 80017de:	781a      	ldrb	r2, [r3, #0]
 80017e0:	4b05      	ldr	r3, [pc, #20]	; (80017f8 <FEB_Fan_2_Speed_Set+0x2c>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	639a      	str	r2, [r3, #56]	; 0x38
}
 80017e6:	bf00      	nop
 80017e8:	370c      	adds	r7, #12
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop
 80017f4:	20002637 	.word	0x20002637
 80017f8:	200029f4 	.word	0x200029f4

080017fc <FEB_Fan_3_Speed_Set>:

void FEB_Fan_3_Speed_Set(uint8_t speed) {
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	71fb      	strb	r3, [r7, #7]
	FEB_Fan_3_Speed = speed;
 8001806:	4a07      	ldr	r2, [pc, #28]	; (8001824 <FEB_Fan_3_Speed_Set+0x28>)
 8001808:	79fb      	ldrb	r3, [r7, #7]
 800180a:	7013      	strb	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, FEB_Fan_3_Speed);
 800180c:	4b05      	ldr	r3, [pc, #20]	; (8001824 <FEB_Fan_3_Speed_Set+0x28>)
 800180e:	781a      	ldrb	r2, [r3, #0]
 8001810:	4b05      	ldr	r3, [pc, #20]	; (8001828 <FEB_Fan_3_Speed_Set+0x2c>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001816:	bf00      	nop
 8001818:	370c      	adds	r7, #12
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	20002638 	.word	0x20002638
 8001828:	20002a3c 	.word	0x20002a3c

0800182c <FEB_Fan_4_Speed_Set>:

void FEB_Fan_4_Speed_Set(uint8_t speed) {
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	4603      	mov	r3, r0
 8001834:	71fb      	strb	r3, [r7, #7]
	FEB_Fan_4_Speed = speed;
 8001836:	4a07      	ldr	r2, [pc, #28]	; (8001854 <FEB_Fan_4_Speed_Set+0x28>)
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	7013      	strb	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, FEB_Fan_4_Speed);
 800183c:	4b05      	ldr	r3, [pc, #20]	; (8001854 <FEB_Fan_4_Speed_Set+0x28>)
 800183e:	781a      	ldrb	r2, [r3, #0]
 8001840:	4b05      	ldr	r3, [pc, #20]	; (8001858 <FEB_Fan_4_Speed_Set+0x2c>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001846:	bf00      	nop
 8001848:	370c      	adds	r7, #12
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr
 8001852:	bf00      	nop
 8001854:	20002639 	.word	0x20002639
 8001858:	20002a3c 	.word	0x20002a3c

0800185c <FEB_Fan_Reset_Shift_Register>:

// ********************************** Shift Register Control **********************************

void FEB_Fan_Reset_Shift_Register(void) {
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8001860:	2200      	movs	r2, #0
 8001862:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001866:	4807      	ldr	r0, [pc, #28]	; (8001884 <FEB_Fan_Reset_Shift_Register+0x28>)
 8001868:	f004 ffcc 	bl	8006804 <HAL_GPIO_WritePin>
	FEB_Timer_Delay_Micro(10);
 800186c:	200a      	movs	r0, #10
 800186e:	f001 f843 	bl	80028f8 <FEB_Timer_Delay_Micro>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8001872:	2201      	movs	r2, #1
 8001874:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001878:	4802      	ldr	r0, [pc, #8]	; (8001884 <FEB_Fan_Reset_Shift_Register+0x28>)
 800187a:	f004 ffc3 	bl	8006804 <HAL_GPIO_WritePin>
}
 800187e:	bf00      	nop
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	40020800 	.word	0x40020800

08001888 <FEB_Fan_Serial_High>:

void FEB_Fan_Serial_High(void) {
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 800188c:	2201      	movs	r2, #1
 800188e:	2104      	movs	r1, #4
 8001890:	4802      	ldr	r0, [pc, #8]	; (800189c <FEB_Fan_Serial_High+0x14>)
 8001892:	f004 ffb7 	bl	8006804 <HAL_GPIO_WritePin>
}
 8001896:	bf00      	nop
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	40020400 	.word	0x40020400

080018a0 <FEB_Fan_Serial_Low>:

void FEB_Fan_Serial_Low(void) {
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80018a4:	2200      	movs	r2, #0
 80018a6:	2104      	movs	r1, #4
 80018a8:	4802      	ldr	r0, [pc, #8]	; (80018b4 <FEB_Fan_Serial_Low+0x14>)
 80018aa:	f004 ffab 	bl	8006804 <HAL_GPIO_WritePin>
}
 80018ae:	bf00      	nop
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	40020400 	.word	0x40020400

080018b8 <FEB_Fan_Clock_High>:

void FEB_Fan_Clock_High(void) {
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 80018bc:	2201      	movs	r2, #1
 80018be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018c2:	4802      	ldr	r0, [pc, #8]	; (80018cc <FEB_Fan_Clock_High+0x14>)
 80018c4:	f004 ff9e 	bl	8006804 <HAL_GPIO_WritePin>
}
 80018c8:	bf00      	nop
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	40020400 	.word	0x40020400

080018d0 <FEB_Fan_Clock_Low>:

void FEB_Fan_Clock_Low(void) {
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80018d4:	2200      	movs	r2, #0
 80018d6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018da:	4802      	ldr	r0, [pc, #8]	; (80018e4 <FEB_Fan_Clock_Low+0x14>)
 80018dc:	f004 ff92 	bl	8006804 <HAL_GPIO_WritePin>
}
 80018e0:	bf00      	nop
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	40020400 	.word	0x40020400

080018e8 <FEB_Fan_Clock_Pulse>:

void FEB_Fan_Clock_Pulse(void) {
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
	FEB_Fan_Clock_High();
 80018ec:	f7ff ffe4 	bl	80018b8 <FEB_Fan_Clock_High>
	FEB_Timer_Delay_Micro(10);
 80018f0:	200a      	movs	r0, #10
 80018f2:	f001 f801 	bl	80028f8 <FEB_Timer_Delay_Micro>
	FEB_Fan_Clock_Low();
 80018f6:	f7ff ffeb 	bl	80018d0 <FEB_Fan_Clock_Low>
	FEB_Timer_Delay_Micro(10);
 80018fa:	200a      	movs	r0, #10
 80018fc:	f000 fffc 	bl	80028f8 <FEB_Timer_Delay_Micro>
}
 8001900:	bf00      	nop
 8001902:	bd80      	pop	{r7, pc}

08001904 <FEB_Fan_Process>:

// ********************************** Tachometer **********************************

void FEB_Fan_Process(void) {
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
	for (uint8_t tach = 0; tach < 12; tach++) {
 800190a:	2300      	movs	r3, #0
 800190c:	71fb      	strb	r3, [r7, #7]
 800190e:	e02a      	b.n	8001966 <FEB_Fan_Process+0x62>
		uint8_t multiplex = tach < 6 ? 0 : 1;
 8001910:	79fb      	ldrb	r3, [r7, #7]
 8001912:	2b05      	cmp	r3, #5
 8001914:	bf8c      	ite	hi
 8001916:	2301      	movhi	r3, #1
 8001918:	2300      	movls	r3, #0
 800191a:	b2db      	uxtb	r3, r3
 800191c:	71bb      	strb	r3, [r7, #6]
		uint8_t tach_pin = tach < 6 ? tach : (tach - 6) << 3;
 800191e:	79fb      	ldrb	r3, [r7, #7]
 8001920:	2b05      	cmp	r3, #5
 8001922:	d905      	bls.n	8001930 <FEB_Fan_Process+0x2c>
 8001924:	79fb      	ldrb	r3, [r7, #7]
 8001926:	3b06      	subs	r3, #6
 8001928:	b2db      	uxtb	r3, r3
 800192a:	00db      	lsls	r3, r3, #3
 800192c:	b2db      	uxtb	r3, r3
 800192e:	e000      	b.n	8001932 <FEB_Fan_Process+0x2e>
 8001930:	79fb      	ldrb	r3, [r7, #7]
 8001932:	717b      	strb	r3, [r7, #5]
		uint8_t fan_bank = (tach / 3) + 1;
 8001934:	79fb      	ldrb	r3, [r7, #7]
 8001936:	4a10      	ldr	r2, [pc, #64]	; (8001978 <FEB_Fan_Process+0x74>)
 8001938:	fba2 2303 	umull	r2, r3, r2, r3
 800193c:	085b      	lsrs	r3, r3, #1
 800193e:	b2db      	uxtb	r3, r3
 8001940:	3301      	adds	r3, #1
 8001942:	713b      	strb	r3, [r7, #4]
		FEB_Fan_Set_Tachometer(tach_pin);
 8001944:	797b      	ldrb	r3, [r7, #5]
 8001946:	4618      	mov	r0, r3
 8001948:	f000 f818 	bl	800197c <FEB_Fan_Set_Tachometer>
		uint32_t adc_value = FEB_Fan_Read_Tachometer(multiplex);
 800194c:	79bb      	ldrb	r3, [r7, #6]
 800194e:	4618      	mov	r0, r3
 8001950:	f000 f836 	bl	80019c0 <FEB_Fan_Read_Tachometer>
 8001954:	6038      	str	r0, [r7, #0]
		FEB_Fan_Validate_Speed(adc_value, fan_bank);
 8001956:	793b      	ldrb	r3, [r7, #4]
 8001958:	4619      	mov	r1, r3
 800195a:	6838      	ldr	r0, [r7, #0]
 800195c:	f000 f850 	bl	8001a00 <FEB_Fan_Validate_Speed>
	for (uint8_t tach = 0; tach < 12; tach++) {
 8001960:	79fb      	ldrb	r3, [r7, #7]
 8001962:	3301      	adds	r3, #1
 8001964:	71fb      	strb	r3, [r7, #7]
 8001966:	79fb      	ldrb	r3, [r7, #7]
 8001968:	2b0b      	cmp	r3, #11
 800196a:	d9d1      	bls.n	8001910 <FEB_Fan_Process+0xc>
	}
}
 800196c:	bf00      	nop
 800196e:	bf00      	nop
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	aaaaaaab 	.word	0xaaaaaaab

0800197c <FEB_Fan_Set_Tachometer>:

void FEB_Fan_Set_Tachometer(uint8_t value) {
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af00      	add	r7, sp, #0
 8001982:	4603      	mov	r3, r0
 8001984:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < 8; i++) {
 8001986:	2300      	movs	r3, #0
 8001988:	73fb      	strb	r3, [r7, #15]
 800198a:	e011      	b.n	80019b0 <FEB_Fan_Set_Tachometer+0x34>
		// Set multiplex
		if (((value << i) & 0b1) == 1) {
 800198c:	79fa      	ldrb	r2, [r7, #7]
 800198e:	7bfb      	ldrb	r3, [r7, #15]
 8001990:	fa02 f303 	lsl.w	r3, r2, r3
 8001994:	f003 0301 	and.w	r3, r3, #1
 8001998:	2b00      	cmp	r3, #0
 800199a:	d002      	beq.n	80019a2 <FEB_Fan_Set_Tachometer+0x26>
			FEB_Fan_Serial_High();
 800199c:	f7ff ff74 	bl	8001888 <FEB_Fan_Serial_High>
 80019a0:	e001      	b.n	80019a6 <FEB_Fan_Set_Tachometer+0x2a>
		} else {
			FEB_Fan_Serial_Low();
 80019a2:	f7ff ff7d 	bl	80018a0 <FEB_Fan_Serial_Low>
		}
		FEB_Fan_Clock_Pulse();
 80019a6:	f7ff ff9f 	bl	80018e8 <FEB_Fan_Clock_Pulse>
	for (uint8_t i = 0; i < 8; i++) {
 80019aa:	7bfb      	ldrb	r3, [r7, #15]
 80019ac:	3301      	adds	r3, #1
 80019ae:	73fb      	strb	r3, [r7, #15]
 80019b0:	7bfb      	ldrb	r3, [r7, #15]
 80019b2:	2b07      	cmp	r3, #7
 80019b4:	d9ea      	bls.n	800198c <FEB_Fan_Set_Tachometer+0x10>
	}
}
 80019b6:	bf00      	nop
 80019b8:	bf00      	nop
 80019ba:	3710      	adds	r7, #16
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}

080019c0 <FEB_Fan_Read_Tachometer>:

uint32_t FEB_Fan_Read_Tachometer(uint8_t multiplex) {
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b084      	sub	sp, #16
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	4603      	mov	r3, r0
 80019c8:	71fb      	strb	r3, [r7, #7]
	ADC_HandleTypeDef* hadc_pointer;
	if (multiplex == 0) {
 80019ca:	79fb      	ldrb	r3, [r7, #7]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d102      	bne.n	80019d6 <FEB_Fan_Read_Tachometer+0x16>
		hadc_pointer = &hadc1;
 80019d0:	4b09      	ldr	r3, [pc, #36]	; (80019f8 <FEB_Fan_Read_Tachometer+0x38>)
 80019d2:	60fb      	str	r3, [r7, #12]
 80019d4:	e004      	b.n	80019e0 <FEB_Fan_Read_Tachometer+0x20>
	} else if (multiplex == 1) {
 80019d6:	79fb      	ldrb	r3, [r7, #7]
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d101      	bne.n	80019e0 <FEB_Fan_Read_Tachometer+0x20>
		hadc_pointer = &hadc2;
 80019dc:	4b07      	ldr	r3, [pc, #28]	; (80019fc <FEB_Fan_Read_Tachometer+0x3c>)
 80019de:	60fb      	str	r3, [r7, #12]
	}
	HAL_ADC_PollForConversion(hadc_pointer, 10);
 80019e0:	210a      	movs	r1, #10
 80019e2:	68f8      	ldr	r0, [r7, #12]
 80019e4:	f003 fc1a 	bl	800521c <HAL_ADC_PollForConversion>
	return HAL_ADC_GetValue(hadc_pointer);
 80019e8:	68f8      	ldr	r0, [r7, #12]
 80019ea:	f003 fca2 	bl	8005332 <HAL_ADC_GetValue>
 80019ee:	4603      	mov	r3, r0
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3710      	adds	r7, #16
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	200028bc 	.word	0x200028bc
 80019fc:	20002904 	.word	0x20002904

08001a00 <FEB_Fan_Validate_Speed>:

void FEB_Fan_Validate_Speed(uint32_t adc_value, uint8_t fan_bank) {
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
 8001a08:	460b      	mov	r3, r1
 8001a0a:	70fb      	strb	r3, [r7, #3]
	if (adc_value < FEB_Fan_ADC_Value_Limit) {
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2b63      	cmp	r3, #99	; 0x63
 8001a10:	d81e      	bhi.n	8001a50 <FEB_Fan_Validate_Speed+0x50>
		switch (fan_bank) {
 8001a12:	78fb      	ldrb	r3, [r7, #3]
 8001a14:	3b01      	subs	r3, #1
 8001a16:	2b03      	cmp	r3, #3
 8001a18:	d81b      	bhi.n	8001a52 <FEB_Fan_Validate_Speed+0x52>
 8001a1a:	a201      	add	r2, pc, #4	; (adr r2, 8001a20 <FEB_Fan_Validate_Speed+0x20>)
 8001a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a20:	08001a31 	.word	0x08001a31
 8001a24:	08001a39 	.word	0x08001a39
 8001a28:	08001a41 	.word	0x08001a41
 8001a2c:	08001a49 	.word	0x08001a49
			case 1:
				FEB_Fan_1_Speed_Set(0);
 8001a30:	2000      	movs	r0, #0
 8001a32:	f7ff feb3 	bl	800179c <FEB_Fan_1_Speed_Set>
				break;
 8001a36:	e00c      	b.n	8001a52 <FEB_Fan_Validate_Speed+0x52>
			case 2:
				FEB_Fan_2_Speed_Set(0);
 8001a38:	2000      	movs	r0, #0
 8001a3a:	f7ff fec7 	bl	80017cc <FEB_Fan_2_Speed_Set>
				break;
 8001a3e:	e008      	b.n	8001a52 <FEB_Fan_Validate_Speed+0x52>
			case 3:
				FEB_Fan_3_Speed_Set(0);
 8001a40:	2000      	movs	r0, #0
 8001a42:	f7ff fedb 	bl	80017fc <FEB_Fan_3_Speed_Set>
				break;
 8001a46:	e004      	b.n	8001a52 <FEB_Fan_Validate_Speed+0x52>
			case 4:
				FEB_Fan_4_Speed_Set(0);
 8001a48:	2000      	movs	r0, #0
 8001a4a:	f7ff feef 	bl	800182c <FEB_Fan_4_Speed_Set>
				break;
 8001a4e:	e000      	b.n	8001a52 <FEB_Fan_Validate_Speed+0x52>
		}
	}
 8001a50:	bf00      	nop
}
 8001a52:	bf00      	nop
 8001a54:	3708      	adds	r7, #8
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop

08001a5c <FEB_LTC6811_Setup>:
// Set accumulator
static Accumulator accumulator;

// ********************************** Functions **********************************

void FEB_LTC6811_Setup(void) {
 8001a5c:	b590      	push	{r4, r7, lr}
 8001a5e:	b089      	sub	sp, #36	; 0x24
 8001a60:	af06      	add	r7, sp, #24
	FEB_LTC6811_Config_Cell_Discharge();
 8001a62:	f000 f83f 	bl	8001ae4 <FEB_LTC6811_Config_Cell_Discharge>

	LTC6811_init_cfg(NUM_IC, accumulator.IC_config);
 8001a66:	4917      	ldr	r1, [pc, #92]	; (8001ac4 <FEB_LTC6811_Setup+0x68>)
 8001a68:	2002      	movs	r0, #2
 8001a6a:	f001 f823 	bl	8002ab4 <LTC6811_init_cfg>
	for (uint8_t current_ic = 0; current_ic < NUM_IC; current_ic++) {
 8001a6e:	2300      	movs	r3, #0
 8001a70:	71fb      	strb	r3, [r7, #7]
 8001a72:	e018      	b.n	8001aa6 <FEB_LTC6811_Setup+0x4a>
		LTC6811_set_cfgr(current_ic, accumulator.IC_config, REFON, ADCOPT, GPIOBITS_A, DCCBITS_A, DCTOBITS, UV, OV);
 8001a74:	4b14      	ldr	r3, [pc, #80]	; (8001ac8 <FEB_LTC6811_Setup+0x6c>)
 8001a76:	7819      	ldrb	r1, [r3, #0]
 8001a78:	4b14      	ldr	r3, [pc, #80]	; (8001acc <FEB_LTC6811_Setup+0x70>)
 8001a7a:	781c      	ldrb	r4, [r3, #0]
 8001a7c:	4b14      	ldr	r3, [pc, #80]	; (8001ad0 <FEB_LTC6811_Setup+0x74>)
 8001a7e:	881b      	ldrh	r3, [r3, #0]
 8001a80:	4a14      	ldr	r2, [pc, #80]	; (8001ad4 <FEB_LTC6811_Setup+0x78>)
 8001a82:	8812      	ldrh	r2, [r2, #0]
 8001a84:	79f8      	ldrb	r0, [r7, #7]
 8001a86:	9204      	str	r2, [sp, #16]
 8001a88:	9303      	str	r3, [sp, #12]
 8001a8a:	4b13      	ldr	r3, [pc, #76]	; (8001ad8 <FEB_LTC6811_Setup+0x7c>)
 8001a8c:	9302      	str	r3, [sp, #8]
 8001a8e:	4b13      	ldr	r3, [pc, #76]	; (8001adc <FEB_LTC6811_Setup+0x80>)
 8001a90:	9301      	str	r3, [sp, #4]
 8001a92:	4b13      	ldr	r3, [pc, #76]	; (8001ae0 <FEB_LTC6811_Setup+0x84>)
 8001a94:	9300      	str	r3, [sp, #0]
 8001a96:	4623      	mov	r3, r4
 8001a98:	460a      	mov	r2, r1
 8001a9a:	490a      	ldr	r1, [pc, #40]	; (8001ac4 <FEB_LTC6811_Setup+0x68>)
 8001a9c:	f001 f819 	bl	8002ad2 <LTC6811_set_cfgr>
	for (uint8_t current_ic = 0; current_ic < NUM_IC; current_ic++) {
 8001aa0:	79fb      	ldrb	r3, [r7, #7]
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	71fb      	strb	r3, [r7, #7]
 8001aa6:	79fb      	ldrb	r3, [r7, #7]
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d9e3      	bls.n	8001a74 <FEB_LTC6811_Setup+0x18>
	}
	LTC6811_reset_crc_count(NUM_IC, accumulator.IC_config);
 8001aac:	4905      	ldr	r1, [pc, #20]	; (8001ac4 <FEB_LTC6811_Setup+0x68>)
 8001aae:	2002      	movs	r0, #2
 8001ab0:	f000 fff1 	bl	8002a96 <LTC6811_reset_crc_count>
	LTC6811_init_reg_limits(NUM_IC, accumulator.IC_config);
 8001ab4:	4903      	ldr	r1, [pc, #12]	; (8001ac4 <FEB_LTC6811_Setup+0x68>)
 8001ab6:	2002      	movs	r0, #2
 8001ab8:	f000 ff38 	bl	800292c <LTC6811_init_reg_limits>
}
 8001abc:	bf00      	nop
 8001abe:	370c      	adds	r7, #12
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd90      	pop	{r4, r7, pc}
 8001ac4:	20002664 	.word	0x20002664
 8001ac8:	20000035 	.word	0x20000035
 8001acc:	20002654 	.word	0x20002654
 8001ad0:	2000003e 	.word	0x2000003e
 8001ad4:	20000040 	.word	0x20000040
 8001ad8:	20000044 	.word	0x20000044
 8001adc:	20002658 	.word	0x20002658
 8001ae0:	20000038 	.word	0x20000038

08001ae4 <FEB_LTC6811_Config_Cell_Discharge>:

void FEB_LTC6811_Config_Cell_Discharge(void) {
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < NUM_IC; i++) {
 8001aea:	2300      	movs	r3, #0
 8001aec:	71fb      	strb	r3, [r7, #7]
 8001aee:	e016      	b.n	8001b1e <FEB_LTC6811_Config_Cell_Discharge+0x3a>
		for (uint8_t j = 0; j < CELLS_PER_DAUGHTER_BOARD; j++) {
 8001af0:	2300      	movs	r3, #0
 8001af2:	71bb      	strb	r3, [r7, #6]
 8001af4:	e00d      	b.n	8001b12 <FEB_LTC6811_Config_Cell_Discharge+0x2e>
			FEB_LTC6811_Cell_Discharge[i][j] = 0;
 8001af6:	79fa      	ldrb	r2, [r7, #7]
 8001af8:	79b9      	ldrb	r1, [r7, #6]
 8001afa:	480e      	ldr	r0, [pc, #56]	; (8001b34 <FEB_LTC6811_Config_Cell_Discharge+0x50>)
 8001afc:	4613      	mov	r3, r2
 8001afe:	005b      	lsls	r3, r3, #1
 8001b00:	4413      	add	r3, r2
 8001b02:	009b      	lsls	r3, r3, #2
 8001b04:	4403      	add	r3, r0
 8001b06:	440b      	add	r3, r1
 8001b08:	2200      	movs	r2, #0
 8001b0a:	701a      	strb	r2, [r3, #0]
		for (uint8_t j = 0; j < CELLS_PER_DAUGHTER_BOARD; j++) {
 8001b0c:	79bb      	ldrb	r3, [r7, #6]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	71bb      	strb	r3, [r7, #6]
 8001b12:	79bb      	ldrb	r3, [r7, #6]
 8001b14:	2b0b      	cmp	r3, #11
 8001b16:	d9ee      	bls.n	8001af6 <FEB_LTC6811_Config_Cell_Discharge+0x12>
	for (uint8_t i = 0; i < NUM_IC; i++) {
 8001b18:	79fb      	ldrb	r3, [r7, #7]
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	71fb      	strb	r3, [r7, #7]
 8001b1e:	79fb      	ldrb	r3, [r7, #7]
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d9e5      	bls.n	8001af0 <FEB_LTC6811_Config_Cell_Discharge+0xc>
		}
	}
}
 8001b24:	bf00      	nop
 8001b26:	bf00      	nop
 8001b28:	370c      	adds	r7, #12
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	2000263c 	.word	0x2000263c

08001b38 <FEB_LTC6811_Poll_Voltage>:

// ******************** Read Voltage ********************

void FEB_LTC6811_Poll_Voltage(void) {
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
	FEB_LTC6811_Start_Cell_ADC_Measurement();
 8001b3c:	f000 f806 	bl	8001b4c <FEB_LTC6811_Start_Cell_ADC_Measurement>
	FEB_LTC6811_Read_Cell_Voltage_Registers();
 8001b40:	f000 f812 	bl	8001b68 <FEB_LTC6811_Read_Cell_Voltage_Registers>
	FEB_LTC6811_Store_Voltage();
 8001b44:	f000 f81e 	bl	8001b84 <FEB_LTC6811_Store_Voltage>
}
 8001b48:	bf00      	nop
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <FEB_LTC6811_Start_Cell_ADC_Measurement>:

void FEB_LTC6811_Start_Cell_ADC_Measurement(void) {
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
	wakeup_sleep(NUM_IC);
 8001b50:	2002      	movs	r0, #2
 8001b52:	f000 fffc 	bl	8002b4e <wakeup_sleep>
	LTC6811_adcv(ADC_CONVERSION_MODE, ADC_DCP, CELL_CH_TO_CONVERT);
 8001b56:	2200      	movs	r2, #0
 8001b58:	2101      	movs	r1, #1
 8001b5a:	2002      	movs	r0, #2
 8001b5c:	f000 ff42 	bl	80029e4 <LTC6811_adcv>
	LTC6811_pollAdc();
 8001b60:	f000 ff92 	bl	8002a88 <LTC6811_pollAdc>
}
 8001b64:	bf00      	nop
 8001b66:	bd80      	pop	{r7, pc}

08001b68 <FEB_LTC6811_Read_Cell_Voltage_Registers>:

void FEB_LTC6811_Read_Cell_Voltage_Registers(void) {
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
	wakeup_sleep(NUM_IC);
 8001b6c:	2002      	movs	r0, #2
 8001b6e:	f000 ffee 	bl	8002b4e <wakeup_sleep>
	LTC6811_rdcv(SEL_ALL_REG, NUM_IC, accumulator.IC_config);
 8001b72:	4a03      	ldr	r2, [pc, #12]	; (8001b80 <FEB_LTC6811_Read_Cell_Voltage_Registers+0x18>)
 8001b74:	2102      	movs	r1, #2
 8001b76:	2000      	movs	r0, #0
 8001b78:	f000 ff59 	bl	8002a2e <LTC6811_rdcv>
}
 8001b7c:	bf00      	nop
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	20002664 	.word	0x20002664

08001b84 <FEB_LTC6811_Store_Voltage>:

void FEB_LTC6811_Store_Voltage(void) {
 8001b84:	b5b0      	push	{r4, r5, r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
    for (uint16_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	80fb      	strh	r3, [r7, #6]
 8001b8e:	e037      	b.n	8001c00 <FEB_LTC6811_Store_Voltage+0x7c>
    	for (uint8_t cell = 0; cell < CELLS_PER_BANK; cell++) {
 8001b90:	2300      	movs	r3, #0
 8001b92:	717b      	strb	r3, [r7, #5]
 8001b94:	e02e      	b.n	8001bf4 <FEB_LTC6811_Store_Voltage+0x70>
    		uint8_t ic = FEB_LTC6811_Get_IC(bank_idx, cell);
 8001b96:	88fb      	ldrh	r3, [r7, #6]
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	797a      	ldrb	r2, [r7, #5]
 8001b9c:	4611      	mov	r1, r2
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f000 f864 	bl	8001c6c <FEB_LTC6811_Get_IC>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	713b      	strb	r3, [r7, #4]
    		uint8_t cell_idx = FEB_LTC6811_Cell_Idx(cell);
 8001ba8:	797b      	ldrb	r3, [r7, #5]
 8001baa:	4618      	mov	r0, r3
 8001bac:	f000 f878 	bl	8001ca0 <FEB_LTC6811_Cell_Idx>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	70fb      	strb	r3, [r7, #3]
    		accumulator.banks[bank_idx].cells[cell].voltage = FEB_LTC6811_Convert_Voltage(accumulator.IC_config[ic].cells.c_codes[cell_idx]);
 8001bb4:	793a      	ldrb	r2, [r7, #4]
 8001bb6:	78fb      	ldrb	r3, [r7, #3]
 8001bb8:	4915      	ldr	r1, [pc, #84]	; (8001c10 <FEB_LTC6811_Store_Voltage+0x8c>)
 8001bba:	2074      	movs	r0, #116	; 0x74
 8001bbc:	fb00 f202 	mul.w	r2, r0, r2
 8001bc0:	4413      	add	r3, r2
 8001bc2:	330c      	adds	r3, #12
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	440b      	add	r3, r1
 8001bc8:	88db      	ldrh	r3, [r3, #6]
 8001bca:	88fc      	ldrh	r4, [r7, #6]
 8001bcc:	797d      	ldrb	r5, [r7, #5]
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f000 f822 	bl	8001c18 <FEB_LTC6811_Convert_Voltage>
 8001bd4:	eef0 7a40 	vmov.f32	s15, s0
 8001bd8:	4a0d      	ldr	r2, [pc, #52]	; (8001c10 <FEB_LTC6811_Store_Voltage+0x8c>)
 8001bda:	4623      	mov	r3, r4
 8001bdc:	011b      	lsls	r3, r3, #4
 8001bde:	4423      	add	r3, r4
 8001be0:	442b      	add	r3, r5
 8001be2:	333a      	adds	r3, #58	; 0x3a
 8001be4:	00db      	lsls	r3, r3, #3
 8001be6:	4413      	add	r3, r2
 8001be8:	3304      	adds	r3, #4
 8001bea:	edc3 7a00 	vstr	s15, [r3]
    	for (uint8_t cell = 0; cell < CELLS_PER_BANK; cell++) {
 8001bee:	797b      	ldrb	r3, [r7, #5]
 8001bf0:	3301      	adds	r3, #1
 8001bf2:	717b      	strb	r3, [r7, #5]
 8001bf4:	797b      	ldrb	r3, [r7, #5]
 8001bf6:	2b10      	cmp	r3, #16
 8001bf8:	d9cd      	bls.n	8001b96 <FEB_LTC6811_Store_Voltage+0x12>
    for (uint16_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001bfa:	88fb      	ldrh	r3, [r7, #6]
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	80fb      	strh	r3, [r7, #6]
 8001c00:	88fb      	ldrh	r3, [r7, #6]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d0c4      	beq.n	8001b90 <FEB_LTC6811_Store_Voltage+0xc>
    	}
    }
}
 8001c06:	bf00      	nop
 8001c08:	bf00      	nop
 8001c0a:	3708      	adds	r7, #8
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bdb0      	pop	{r4, r5, r7, pc}
 8001c10:	20002664 	.word	0x20002664
 8001c14:	00000000 	.word	0x00000000

08001c18 <FEB_LTC6811_Convert_Voltage>:

/*
 * @param value := Voltage (100uV) from LTC6811
 */
float FEB_LTC6811_Convert_Voltage(uint16_t value) {
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	4603      	mov	r3, r0
 8001c20:	80fb      	strh	r3, [r7, #6]
	// Check for error: value = 2^16 - 1
	if (value == 65535) {
 8001c22:	88fb      	ldrh	r3, [r7, #6]
 8001c24:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d101      	bne.n	8001c30 <FEB_LTC6811_Convert_Voltage+0x18>
		return -42;
 8001c2c:	4b0e      	ldr	r3, [pc, #56]	; (8001c68 <FEB_LTC6811_Convert_Voltage+0x50>)
 8001c2e:	e00f      	b.n	8001c50 <FEB_LTC6811_Convert_Voltage+0x38>
	}
	return value * 0.0001;
 8001c30:	88fb      	ldrh	r3, [r7, #6]
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7fe fc96 	bl	8000564 <__aeabi_i2d>
 8001c38:	a309      	add	r3, pc, #36	; (adr r3, 8001c60 <FEB_LTC6811_Convert_Voltage+0x48>)
 8001c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c3e:	f7fe fcfb 	bl	8000638 <__aeabi_dmul>
 8001c42:	4602      	mov	r2, r0
 8001c44:	460b      	mov	r3, r1
 8001c46:	4610      	mov	r0, r2
 8001c48:	4619      	mov	r1, r3
 8001c4a:	f7fe ffed 	bl	8000c28 <__aeabi_d2f>
 8001c4e:	4603      	mov	r3, r0
}
 8001c50:	ee07 3a90 	vmov	s15, r3
 8001c54:	eeb0 0a67 	vmov.f32	s0, s15
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	eb1c432d 	.word	0xeb1c432d
 8001c64:	3f1a36e2 	.word	0x3f1a36e2
 8001c68:	c2280000 	.word	0xc2280000

08001c6c <FEB_LTC6811_Get_IC>:

// ******************** Voltage Cell Balance ********************

uint8_t FEB_LTC6811_Get_IC(uint8_t bank, uint8_t cell) {
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	4603      	mov	r3, r0
 8001c74:	460a      	mov	r2, r1
 8001c76:	71fb      	strb	r3, [r7, #7]
 8001c78:	4613      	mov	r3, r2
 8001c7a:	71bb      	strb	r3, [r7, #6]
	if (cell < 9) {
 8001c7c:	79bb      	ldrb	r3, [r7, #6]
 8001c7e:	2b08      	cmp	r3, #8
 8001c80:	d805      	bhi.n	8001c8e <FEB_LTC6811_Get_IC+0x22>
		return bank * 2 + 1;
 8001c82:	79fb      	ldrb	r3, [r7, #7]
 8001c84:	005b      	lsls	r3, r3, #1
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	3301      	adds	r3, #1
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	e002      	b.n	8001c94 <FEB_LTC6811_Get_IC+0x28>
	} else {
		return bank * 2;
 8001c8e:	79fb      	ldrb	r3, [r7, #7]
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	b2db      	uxtb	r3, r3
	}
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	370c      	adds	r7, #12
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr

08001ca0 <FEB_LTC6811_Cell_Idx>:

uint8_t FEB_LTC6811_Cell_Idx(uint8_t cell) {
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	71fb      	strb	r3, [r7, #7]
	return FEB_LTC6811_Cell_Idx_Map[cell];
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	4a03      	ldr	r2, [pc, #12]	; (8001cbc <FEB_LTC6811_Cell_Idx+0x1c>)
 8001cae:	5cd3      	ldrb	r3, [r2, r3]
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr
 8001cbc:	20000024 	.word	0x20000024

08001cc0 <FEB_LTC6811_Balance_Cells>:
	// Set target voltage
	FEB_LTC6811_Target_Voltage = lowest_voltage;
	FEB_LTC6811_Target_Voltage_Set = 1;
}

void FEB_LTC6811_Balance_Cells(void) {
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
	if (FEB_LTC6811_Balance_Cells_State == 0 || FEB_LTC6811_Cells_Balanced == 1) {
		return;
 8001cc4:	bf00      	nop
	if (cells_balanced == 1) {
		FEB_LTC6811_Cells_Balanced = 1;
		FEB_LTC6811_Clear_Balance_Cells();
	}

}
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
	...

08001cd0 <FEB_LTC6811_Configure_DCCBITS_A>:

void FEB_LTC6811_Clear_Balance_Cell(uint8_t bank, uint8_t cell) {
	FEB_LTC6811_Cell_Discharge[FEB_LTC6811_Get_IC(bank, cell)][FEB_LTC6811_Cell_Idx(cell)] = 0;
}

void FEB_LTC6811_Configure_DCCBITS_A(uint8_t ic) {
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < CELLS_PER_DAUGHTER_BOARD; i++) {
 8001cda:	2300      	movs	r3, #0
 8001cdc:	73fb      	strb	r3, [r7, #15]
 8001cde:	e014      	b.n	8001d0a <FEB_LTC6811_Configure_DCCBITS_A+0x3a>
		DCCBITS_A[i] = FEB_LTC6811_Cell_Discharge[ic][i];
 8001ce0:	79fa      	ldrb	r2, [r7, #7]
 8001ce2:	7bf9      	ldrb	r1, [r7, #15]
 8001ce4:	480e      	ldr	r0, [pc, #56]	; (8001d20 <FEB_LTC6811_Configure_DCCBITS_A+0x50>)
 8001ce6:	4613      	mov	r3, r2
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	4413      	add	r3, r2
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	4403      	add	r3, r0
 8001cf0:	440b      	add	r3, r1
 8001cf2:	781a      	ldrb	r2, [r3, #0]
 8001cf4:	7bfb      	ldrb	r3, [r7, #15]
 8001cf6:	2a00      	cmp	r2, #0
 8001cf8:	bf14      	ite	ne
 8001cfa:	2201      	movne	r2, #1
 8001cfc:	2200      	moveq	r2, #0
 8001cfe:	b2d1      	uxtb	r1, r2
 8001d00:	4a08      	ldr	r2, [pc, #32]	; (8001d24 <FEB_LTC6811_Configure_DCCBITS_A+0x54>)
 8001d02:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < CELLS_PER_DAUGHTER_BOARD; i++) {
 8001d04:	7bfb      	ldrb	r3, [r7, #15]
 8001d06:	3301      	adds	r3, #1
 8001d08:	73fb      	strb	r3, [r7, #15]
 8001d0a:	7bfb      	ldrb	r3, [r7, #15]
 8001d0c:	2b0b      	cmp	r3, #11
 8001d0e:	d9e7      	bls.n	8001ce0 <FEB_LTC6811_Configure_DCCBITS_A+0x10>
	}
}
 8001d10:	bf00      	nop
 8001d12:	bf00      	nop
 8001d14:	3714      	adds	r7, #20
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	2000263c 	.word	0x2000263c
 8001d24:	20002658 	.word	0x20002658

08001d28 <FEB_LTC6811_UART_Transmit_Discharge>:

void FEB_LTC6811_UART_Transmit_Discharge(void) {
 8001d28:	b590      	push	{r4, r7, lr}
 8001d2a:	f2ad 5d0c 	subw	sp, sp, #1292	; 0x50c
 8001d2e:	af00      	add	r7, sp, #0
	char UART_str[1024];
	char temp_str[256];

	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001d30:	2300      	movs	r3, #0
 8001d32:	f887 3507 	strb.w	r3, [r7, #1287]	; 0x507
 8001d36:	e067      	b.n	8001e08 <FEB_LTC6811_UART_Transmit_Discharge+0xe0>
		// Add bank_idx, cell_idx to {@code UART_Str}
		sprintf(UART_str, "%d", (bank_idx << UART_BITS_PER_MESSAGE) + UART_DISCHARGE_ID);
 8001d38:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8001d3c:	00db      	lsls	r3, r3, #3
 8001d3e:	1c9a      	adds	r2, r3, #2
 8001d40:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001d44:	4935      	ldr	r1, [pc, #212]	; (8001e1c <FEB_LTC6811_UART_Transmit_Discharge+0xf4>)
 8001d46:	4618      	mov	r0, r3
 8001d48:	f008 f9a6 	bl	800a098 <siprintf>


		// Add values to {@code UART_Str}
		for (uint16_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	f8a7 3504 	strh.w	r3, [r7, #1284]	; 0x504
 8001d52:	e033      	b.n	8001dbc <FEB_LTC6811_UART_Transmit_Discharge+0x94>
			uint8_t state = FEB_LTC6811_Cell_Discharge[FEB_LTC6811_Get_IC(bank_idx, cell_idx)][FEB_LTC6811_Cell_Idx(cell_idx)];
 8001d54:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 8001d58:	b2da      	uxtb	r2, r3
 8001d5a:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8001d5e:	4611      	mov	r1, r2
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7ff ff83 	bl	8001c6c <FEB_LTC6811_Get_IC>
 8001d66:	4603      	mov	r3, r0
 8001d68:	461c      	mov	r4, r3
 8001d6a:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff ff95 	bl	8001ca0 <FEB_LTC6811_Cell_Idx>
 8001d76:	4603      	mov	r3, r0
 8001d78:	4619      	mov	r1, r3
 8001d7a:	4a29      	ldr	r2, [pc, #164]	; (8001e20 <FEB_LTC6811_UART_Transmit_Discharge+0xf8>)
 8001d7c:	4623      	mov	r3, r4
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	4423      	add	r3, r4
 8001d82:	009b      	lsls	r3, r3, #2
 8001d84:	4413      	add	r3, r2
 8001d86:	440b      	add	r3, r1
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	f887 3503 	strb.w	r3, [r7, #1283]	; 0x503
			sprintf(temp_str, " %d", state);
 8001d8e:	f897 2503 	ldrb.w	r2, [r7, #1283]	; 0x503
 8001d92:	463b      	mov	r3, r7
 8001d94:	4923      	ldr	r1, [pc, #140]	; (8001e24 <FEB_LTC6811_UART_Transmit_Discharge+0xfc>)
 8001d96:	4618      	mov	r0, r3
 8001d98:	f008 f97e 	bl	800a098 <siprintf>
			strncat(UART_str, temp_str, strlen(temp_str));
 8001d9c:	463b      	mov	r3, r7
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7fe fa36 	bl	8000210 <strlen>
 8001da4:	4602      	mov	r2, r0
 8001da6:	4639      	mov	r1, r7
 8001da8:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001dac:	4618      	mov	r0, r3
 8001dae:	f008 f993 	bl	800a0d8 <strncat>
		for (uint16_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8001db2:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 8001db6:	3301      	adds	r3, #1
 8001db8:	f8a7 3504 	strh.w	r3, [r7, #1284]	; 0x504
 8001dbc:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 8001dc0:	2b10      	cmp	r3, #16
 8001dc2:	d9c7      	bls.n	8001d54 <FEB_LTC6811_UART_Transmit_Discharge+0x2c>
		}

		// Add '\n' to {@code UART_Str}
		sprintf(temp_str, "\n");
 8001dc4:	463b      	mov	r3, r7
 8001dc6:	4918      	ldr	r1, [pc, #96]	; (8001e28 <FEB_LTC6811_UART_Transmit_Discharge+0x100>)
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f008 f965 	bl	800a098 <siprintf>
		strncat(UART_str, temp_str, strlen(temp_str));
 8001dce:	463b      	mov	r3, r7
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7fe fa1d 	bl	8000210 <strlen>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	4639      	mov	r1, r7
 8001dda:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001dde:	4618      	mov	r0, r3
 8001de0:	f008 f97a 	bl	800a0d8 <strncat>

		HAL_UART_Transmit(&huart2, (uint8_t*) UART_str, strlen(UART_str), 100);
 8001de4:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7fe fa11 	bl	8000210 <strlen>
 8001dee:	4603      	mov	r3, r0
 8001df0:	b29a      	uxth	r2, r3
 8001df2:	f507 7180 	add.w	r1, r7, #256	; 0x100
 8001df6:	2364      	movs	r3, #100	; 0x64
 8001df8:	480c      	ldr	r0, [pc, #48]	; (8001e2c <FEB_LTC6811_UART_Transmit_Discharge+0x104>)
 8001dfa:	f007 f83c 	bl	8008e76 <HAL_UART_Transmit>
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001dfe:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8001e02:	3301      	adds	r3, #1
 8001e04:	f887 3507 	strb.w	r3, [r7, #1287]	; 0x507
 8001e08:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d093      	beq.n	8001d38 <FEB_LTC6811_UART_Transmit_Discharge+0x10>
	}
}
 8001e10:	bf00      	nop
 8001e12:	bf00      	nop
 8001e14:	f207 570c 	addw	r7, r7, #1292	; 0x50c
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd90      	pop	{r4, r7, pc}
 8001e1c:	0800c55c 	.word	0x0800c55c
 8001e20:	2000263c 	.word	0x2000263c
 8001e24:	0800c560 	.word	0x0800c560
 8001e28:	0800c564 	.word	0x0800c564
 8001e2c:	20002acc 	.word	0x20002acc

08001e30 <FEB_LTC6811_Validate_Voltage>:

// ******************** Voltage Interface ********************

void FEB_LTC6811_Validate_Voltage(void) {
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001e36:	2300      	movs	r3, #0
 8001e38:	71fb      	strb	r3, [r7, #7]
 8001e3a:	e031      	b.n	8001ea0 <FEB_LTC6811_Validate_Voltage+0x70>
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	71bb      	strb	r3, [r7, #6]
 8001e40:	e028      	b.n	8001e94 <FEB_LTC6811_Validate_Voltage+0x64>
			float voltage = accumulator.banks[bank_idx].cells[cell_idx].voltage;
 8001e42:	79fa      	ldrb	r2, [r7, #7]
 8001e44:	79b9      	ldrb	r1, [r7, #6]
 8001e46:	481a      	ldr	r0, [pc, #104]	; (8001eb0 <FEB_LTC6811_Validate_Voltage+0x80>)
 8001e48:	4613      	mov	r3, r2
 8001e4a:	011b      	lsls	r3, r3, #4
 8001e4c:	4413      	add	r3, r2
 8001e4e:	440b      	add	r3, r1
 8001e50:	333a      	adds	r3, #58	; 0x3a
 8001e52:	00db      	lsls	r3, r3, #3
 8001e54:	4403      	add	r3, r0
 8001e56:	3304      	adds	r3, #4
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	603b      	str	r3, [r7, #0]
			if (voltage < MIN_VOLTAGE) {
 8001e5c:	edd7 7a00 	vldr	s15, [r7]
 8001e60:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8001e64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e6c:	d503      	bpl.n	8001e76 <FEB_LTC6811_Validate_Voltage+0x46>
				FEB_BMS_Shutdown_Initiate("Module under voltage");
 8001e6e:	4811      	ldr	r0, [pc, #68]	; (8001eb4 <FEB_LTC6811_Validate_Voltage+0x84>)
 8001e70:	f7ff f8d0 	bl	8001014 <FEB_BMS_Shutdown_Initiate>
 8001e74:	e00b      	b.n	8001e8e <FEB_LTC6811_Validate_Voltage+0x5e>
			} else if (voltage > MAX_VOLTAGE) {
 8001e76:	edd7 7a00 	vldr	s15, [r7]
 8001e7a:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8001e7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e86:	dd02      	ble.n	8001e8e <FEB_LTC6811_Validate_Voltage+0x5e>
				FEB_BMS_Shutdown_Initiate("Module over voltage");
 8001e88:	480b      	ldr	r0, [pc, #44]	; (8001eb8 <FEB_LTC6811_Validate_Voltage+0x88>)
 8001e8a:	f7ff f8c3 	bl	8001014 <FEB_BMS_Shutdown_Initiate>
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8001e8e:	79bb      	ldrb	r3, [r7, #6]
 8001e90:	3301      	adds	r3, #1
 8001e92:	71bb      	strb	r3, [r7, #6]
 8001e94:	79bb      	ldrb	r3, [r7, #6]
 8001e96:	2b10      	cmp	r3, #16
 8001e98:	d9d3      	bls.n	8001e42 <FEB_LTC6811_Validate_Voltage+0x12>
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001e9a:	79fb      	ldrb	r3, [r7, #7]
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	71fb      	strb	r3, [r7, #7]
 8001ea0:	79fb      	ldrb	r3, [r7, #7]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d0ca      	beq.n	8001e3c <FEB_LTC6811_Validate_Voltage+0xc>
			}
		}
	}
}
 8001ea6:	bf00      	nop
 8001ea8:	bf00      	nop
 8001eaa:	3708      	adds	r7, #8
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	20002664 	.word	0x20002664
 8001eb4:	0800c568 	.word	0x0800c568
 8001eb8:	0800c580 	.word	0x0800c580

08001ebc <FEB_LTC6811_UART_Transmit_Voltage>:

void FEB_LTC6811_UART_Transmit_Voltage() {
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	f5ad 6da1 	sub.w	sp, sp, #1288	; 0x508
 8001ec2:	af00      	add	r7, sp, #0
	char UART_str[1024];
	char temp_str[256];

	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	f887 3507 	strb.w	r3, [r7, #1287]	; 0x507
 8001eca:	e05e      	b.n	8001f8a <FEB_LTC6811_UART_Transmit_Voltage+0xce>
		// Add bank_idx, cell_idx to {@code UART_Str}
		sprintf(UART_str, "%d", (bank_idx << UART_BITS_PER_MESSAGE) + UART_VOLTAGE_ID);
 8001ecc:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8001ed0:	00da      	lsls	r2, r3, #3
 8001ed2:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001ed6:	4932      	ldr	r1, [pc, #200]	; (8001fa0 <FEB_LTC6811_UART_Transmit_Voltage+0xe4>)
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f008 f8dd 	bl	800a098 <siprintf>


		// Add values to {@code UART_Str}
		for (uint16_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8001ede:	2300      	movs	r3, #0
 8001ee0:	f8a7 3504 	strh.w	r3, [r7, #1284]	; 0x504
 8001ee4:	e02b      	b.n	8001f3e <FEB_LTC6811_UART_Transmit_Voltage+0x82>
			float voltage = accumulator.banks[bank_idx].cells[cell_idx].voltage;
 8001ee6:	f897 2507 	ldrb.w	r2, [r7, #1287]	; 0x507
 8001eea:	f8b7 1504 	ldrh.w	r1, [r7, #1284]	; 0x504
 8001eee:	482d      	ldr	r0, [pc, #180]	; (8001fa4 <FEB_LTC6811_UART_Transmit_Voltage+0xe8>)
 8001ef0:	4613      	mov	r3, r2
 8001ef2:	011b      	lsls	r3, r3, #4
 8001ef4:	4413      	add	r3, r2
 8001ef6:	440b      	add	r3, r1
 8001ef8:	333a      	adds	r3, #58	; 0x3a
 8001efa:	00db      	lsls	r3, r3, #3
 8001efc:	4403      	add	r3, r0
 8001efe:	3304      	adds	r3, #4
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f507 62a0 	add.w	r2, r7, #1280	; 0x500
 8001f06:	6013      	str	r3, [r2, #0]

			sprintf(temp_str, " %f", voltage);
 8001f08:	f507 63a0 	add.w	r3, r7, #1280	; 0x500
 8001f0c:	6818      	ldr	r0, [r3, #0]
 8001f0e:	f7fe fb3b 	bl	8000588 <__aeabi_f2d>
 8001f12:	4602      	mov	r2, r0
 8001f14:	460b      	mov	r3, r1
 8001f16:	4638      	mov	r0, r7
 8001f18:	4923      	ldr	r1, [pc, #140]	; (8001fa8 <FEB_LTC6811_UART_Transmit_Voltage+0xec>)
 8001f1a:	f008 f8bd 	bl	800a098 <siprintf>
			strncat(UART_str, temp_str, strlen(temp_str));
 8001f1e:	463b      	mov	r3, r7
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7fe f975 	bl	8000210 <strlen>
 8001f26:	4602      	mov	r2, r0
 8001f28:	4639      	mov	r1, r7
 8001f2a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f008 f8d2 	bl	800a0d8 <strncat>
		for (uint16_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8001f34:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 8001f38:	3301      	adds	r3, #1
 8001f3a:	f8a7 3504 	strh.w	r3, [r7, #1284]	; 0x504
 8001f3e:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 8001f42:	2b10      	cmp	r3, #16
 8001f44:	d9cf      	bls.n	8001ee6 <FEB_LTC6811_UART_Transmit_Voltage+0x2a>
		}

		// Add '\n' to {@code UART_Str}
		sprintf(temp_str, "\n");
 8001f46:	463b      	mov	r3, r7
 8001f48:	4918      	ldr	r1, [pc, #96]	; (8001fac <FEB_LTC6811_UART_Transmit_Voltage+0xf0>)
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f008 f8a4 	bl	800a098 <siprintf>
		strncat(UART_str, temp_str, strlen(temp_str));
 8001f50:	463b      	mov	r3, r7
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7fe f95c 	bl	8000210 <strlen>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	4639      	mov	r1, r7
 8001f5c:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001f60:	4618      	mov	r0, r3
 8001f62:	f008 f8b9 	bl	800a0d8 <strncat>

		HAL_UART_Transmit(&huart2, (uint8_t*) UART_str, strlen(UART_str), 100);
 8001f66:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f7fe f950 	bl	8000210 <strlen>
 8001f70:	4603      	mov	r3, r0
 8001f72:	b29a      	uxth	r2, r3
 8001f74:	f507 7180 	add.w	r1, r7, #256	; 0x100
 8001f78:	2364      	movs	r3, #100	; 0x64
 8001f7a:	480d      	ldr	r0, [pc, #52]	; (8001fb0 <FEB_LTC6811_UART_Transmit_Voltage+0xf4>)
 8001f7c:	f006 ff7b 	bl	8008e76 <HAL_UART_Transmit>
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001f80:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8001f84:	3301      	adds	r3, #1
 8001f86:	f887 3507 	strb.w	r3, [r7, #1287]	; 0x507
 8001f8a:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d09c      	beq.n	8001ecc <FEB_LTC6811_UART_Transmit_Voltage+0x10>
	}
}
 8001f92:	bf00      	nop
 8001f94:	bf00      	nop
 8001f96:	f507 67a1 	add.w	r7, r7, #1288	; 0x508
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	0800c55c 	.word	0x0800c55c
 8001fa4:	20002664 	.word	0x20002664
 8001fa8:	0800c594 	.word	0x0800c594
 8001fac:	0800c564 	.word	0x0800c564
 8001fb0:	20002acc 	.word	0x20002acc

08001fb4 <FEB_LTC6811_Total_Bank_Voltage>:

float FEB_LTC6811_Total_Bank_Voltage(void) {
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
	float total_voltage = 0;
 8001fba:	f04f 0300 	mov.w	r3, #0
 8001fbe:	607b      	str	r3, [r7, #4]

	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	70fb      	strb	r3, [r7, #3]
 8001fc4:	e01e      	b.n	8002004 <FEB_LTC6811_Total_Bank_Voltage+0x50>
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	70bb      	strb	r3, [r7, #2]
 8001fca:	e015      	b.n	8001ff8 <FEB_LTC6811_Total_Bank_Voltage+0x44>
			total_voltage += accumulator.banks[bank_idx].cells[cell_idx].voltage;
 8001fcc:	78fa      	ldrb	r2, [r7, #3]
 8001fce:	78b9      	ldrb	r1, [r7, #2]
 8001fd0:	4813      	ldr	r0, [pc, #76]	; (8002020 <FEB_LTC6811_Total_Bank_Voltage+0x6c>)
 8001fd2:	4613      	mov	r3, r2
 8001fd4:	011b      	lsls	r3, r3, #4
 8001fd6:	4413      	add	r3, r2
 8001fd8:	440b      	add	r3, r1
 8001fda:	333a      	adds	r3, #58	; 0x3a
 8001fdc:	00db      	lsls	r3, r3, #3
 8001fde:	4403      	add	r3, r0
 8001fe0:	3304      	adds	r3, #4
 8001fe2:	edd3 7a00 	vldr	s15, [r3]
 8001fe6:	ed97 7a01 	vldr	s14, [r7, #4]
 8001fea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fee:	edc7 7a01 	vstr	s15, [r7, #4]
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8001ff2:	78bb      	ldrb	r3, [r7, #2]
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	70bb      	strb	r3, [r7, #2]
 8001ff8:	78bb      	ldrb	r3, [r7, #2]
 8001ffa:	2b10      	cmp	r3, #16
 8001ffc:	d9e6      	bls.n	8001fcc <FEB_LTC6811_Total_Bank_Voltage+0x18>
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8001ffe:	78fb      	ldrb	r3, [r7, #3]
 8002000:	3301      	adds	r3, #1
 8002002:	70fb      	strb	r3, [r7, #3]
 8002004:	78fb      	ldrb	r3, [r7, #3]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d0dd      	beq.n	8001fc6 <FEB_LTC6811_Total_Bank_Voltage+0x12>
		}
	}

	return total_voltage;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	ee07 3a90 	vmov	s15, r3
}
 8002010:	eeb0 0a67 	vmov.f32	s0, s15
 8002014:	370c      	adds	r7, #12
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	20002664 	.word	0x20002664

08002024 <FEB_LTC6811_Clear_Voltage>:
		}
	}
	return 0;
}

void FEB_LTC6811_Clear_Voltage(void) {
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 800202a:	2300      	movs	r3, #0
 800202c:	71fb      	strb	r3, [r7, #7]
 800202e:	e019      	b.n	8002064 <FEB_LTC6811_Clear_Voltage+0x40>
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8002030:	2300      	movs	r3, #0
 8002032:	71bb      	strb	r3, [r7, #6]
 8002034:	e010      	b.n	8002058 <FEB_LTC6811_Clear_Voltage+0x34>
			accumulator.banks[bank_idx].cells[cell_idx].voltage = 0;
 8002036:	79fa      	ldrb	r2, [r7, #7]
 8002038:	79b9      	ldrb	r1, [r7, #6]
 800203a:	480f      	ldr	r0, [pc, #60]	; (8002078 <FEB_LTC6811_Clear_Voltage+0x54>)
 800203c:	4613      	mov	r3, r2
 800203e:	011b      	lsls	r3, r3, #4
 8002040:	4413      	add	r3, r2
 8002042:	440b      	add	r3, r1
 8002044:	333a      	adds	r3, #58	; 0x3a
 8002046:	00db      	lsls	r3, r3, #3
 8002048:	4403      	add	r3, r0
 800204a:	3304      	adds	r3, #4
 800204c:	f04f 0200 	mov.w	r2, #0
 8002050:	601a      	str	r2, [r3, #0]
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8002052:	79bb      	ldrb	r3, [r7, #6]
 8002054:	3301      	adds	r3, #1
 8002056:	71bb      	strb	r3, [r7, #6]
 8002058:	79bb      	ldrb	r3, [r7, #6]
 800205a:	2b10      	cmp	r3, #16
 800205c:	d9eb      	bls.n	8002036 <FEB_LTC6811_Clear_Voltage+0x12>
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 800205e:	79fb      	ldrb	r3, [r7, #7]
 8002060:	3301      	adds	r3, #1
 8002062:	71fb      	strb	r3, [r7, #7]
 8002064:	79fb      	ldrb	r3, [r7, #7]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d0e2      	beq.n	8002030 <FEB_LTC6811_Clear_Voltage+0xc>
		}
	}
}
 800206a:	bf00      	nop
 800206c:	bf00      	nop
 800206e:	370c      	adds	r7, #12
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr
 8002078:	20002664 	.word	0x20002664

0800207c <FEB_LTC6811_Poll_Temperature>:

// ******************** Read Temperature ********************

void FEB_LTC6811_Poll_Temperature(void) {
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
	for (uint8_t channel = 0; channel <= 4; channel++) {
 8002082:	2300      	movs	r3, #0
 8002084:	71fb      	strb	r3, [r7, #7]
 8002086:	e00e      	b.n	80020a6 <FEB_LTC6811_Poll_Temperature+0x2a>
		FEB_LTC6811_Update_GPIO(channel);
 8002088:	79fb      	ldrb	r3, [r7, #7]
 800208a:	4618      	mov	r0, r3
 800208c:	f000 f814 	bl	80020b8 <FEB_LTC6811_Update_GPIO>
		FEB_LTC6811_Start_GPIO_ADC_Measurement();
 8002090:	f000 f880 	bl	8002194 <FEB_LTC6811_Start_GPIO_ADC_Measurement>
		FEB_LTC6811_Read_Aux_Voltages();
 8002094:	f000 f88c 	bl	80021b0 <FEB_LTC6811_Read_Aux_Voltages>
		FEB_LTC6811_Store_Temperature(channel);
 8002098:	79fb      	ldrb	r3, [r7, #7]
 800209a:	4618      	mov	r0, r3
 800209c:	f000 f896 	bl	80021cc <FEB_LTC6811_Store_Temperature>
	for (uint8_t channel = 0; channel <= 4; channel++) {
 80020a0:	79fb      	ldrb	r3, [r7, #7]
 80020a2:	3301      	adds	r3, #1
 80020a4:	71fb      	strb	r3, [r7, #7]
 80020a6:	79fb      	ldrb	r3, [r7, #7]
 80020a8:	2b04      	cmp	r3, #4
 80020aa:	d9ed      	bls.n	8002088 <FEB_LTC6811_Poll_Temperature+0xc>
	}
}
 80020ac:	bf00      	nop
 80020ae:	bf00      	nop
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
	...

080020b8 <FEB_LTC6811_Update_GPIO>:

void FEB_LTC6811_Update_GPIO(uint8_t channel) {
 80020b8:	b590      	push	{r4, r7, lr}
 80020ba:	b08b      	sub	sp, #44	; 0x2c
 80020bc:	af06      	add	r7, sp, #24
 80020be:	4603      	mov	r3, r0
 80020c0:	71fb      	strb	r3, [r7, #7]
	GPIOBITS_A[0] = 0b1;					// ADC
 80020c2:	4b2c      	ldr	r3, [pc, #176]	; (8002174 <FEB_LTC6811_Update_GPIO+0xbc>)
 80020c4:	2201      	movs	r2, #1
 80020c6:	701a      	strb	r2, [r3, #0]
	GPIOBITS_A[1] = 0b1;					// ADC
 80020c8:	4b2a      	ldr	r3, [pc, #168]	; (8002174 <FEB_LTC6811_Update_GPIO+0xbc>)
 80020ca:	2201      	movs	r2, #1
 80020cc:	705a      	strb	r2, [r3, #1]
	GPIOBITS_A[2] = (channel >> 0) & 0b1;	// MUX Select
 80020ce:	79fb      	ldrb	r3, [r7, #7]
 80020d0:	f003 0301 	and.w	r3, r3, #1
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	bf14      	ite	ne
 80020d8:	2301      	movne	r3, #1
 80020da:	2300      	moveq	r3, #0
 80020dc:	b2da      	uxtb	r2, r3
 80020de:	4b25      	ldr	r3, [pc, #148]	; (8002174 <FEB_LTC6811_Update_GPIO+0xbc>)
 80020e0:	709a      	strb	r2, [r3, #2]
	GPIOBITS_A[3] = (channel >> 1) & 0b1;	// MUX Select
 80020e2:	79fb      	ldrb	r3, [r7, #7]
 80020e4:	085b      	lsrs	r3, r3, #1
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	f003 0301 	and.w	r3, r3, #1
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	bf14      	ite	ne
 80020f0:	2301      	movne	r3, #1
 80020f2:	2300      	moveq	r3, #0
 80020f4:	b2da      	uxtb	r2, r3
 80020f6:	4b1f      	ldr	r3, [pc, #124]	; (8002174 <FEB_LTC6811_Update_GPIO+0xbc>)
 80020f8:	70da      	strb	r2, [r3, #3]
	GPIOBITS_A[4] = (channel >> 2) & 0b1;	// MUX Select
 80020fa:	79fb      	ldrb	r3, [r7, #7]
 80020fc:	089b      	lsrs	r3, r3, #2
 80020fe:	b2db      	uxtb	r3, r3
 8002100:	f003 0301 	and.w	r3, r3, #1
 8002104:	2b00      	cmp	r3, #0
 8002106:	bf14      	ite	ne
 8002108:	2301      	movne	r3, #1
 800210a:	2300      	moveq	r3, #0
 800210c:	b2da      	uxtb	r2, r3
 800210e:	4b19      	ldr	r3, [pc, #100]	; (8002174 <FEB_LTC6811_Update_GPIO+0xbc>)
 8002110:	711a      	strb	r2, [r3, #4]

    wakeup_sleep(NUM_IC);
 8002112:	2002      	movs	r0, #2
 8002114:	f000 fd1b 	bl	8002b4e <wakeup_sleep>
    for (uint8_t current_ic = 0; current_ic < NUM_IC; current_ic++) {
 8002118:	2300      	movs	r3, #0
 800211a:	73fb      	strb	r3, [r7, #15]
 800211c:	e01c      	b.n	8002158 <FEB_LTC6811_Update_GPIO+0xa0>
    	FEB_LTC6811_Configure_DCCBITS_A(current_ic);
 800211e:	7bfb      	ldrb	r3, [r7, #15]
 8002120:	4618      	mov	r0, r3
 8002122:	f7ff fdd5 	bl	8001cd0 <FEB_LTC6811_Configure_DCCBITS_A>
		LTC6811_set_cfgr(current_ic, accumulator.IC_config, REFON, ADCOPT, GPIOBITS_A, DCCBITS_A, DCTOBITS, UV, OV);
 8002126:	4b14      	ldr	r3, [pc, #80]	; (8002178 <FEB_LTC6811_Update_GPIO+0xc0>)
 8002128:	7819      	ldrb	r1, [r3, #0]
 800212a:	4b14      	ldr	r3, [pc, #80]	; (800217c <FEB_LTC6811_Update_GPIO+0xc4>)
 800212c:	781c      	ldrb	r4, [r3, #0]
 800212e:	4b14      	ldr	r3, [pc, #80]	; (8002180 <FEB_LTC6811_Update_GPIO+0xc8>)
 8002130:	881b      	ldrh	r3, [r3, #0]
 8002132:	4a14      	ldr	r2, [pc, #80]	; (8002184 <FEB_LTC6811_Update_GPIO+0xcc>)
 8002134:	8812      	ldrh	r2, [r2, #0]
 8002136:	7bf8      	ldrb	r0, [r7, #15]
 8002138:	9204      	str	r2, [sp, #16]
 800213a:	9303      	str	r3, [sp, #12]
 800213c:	4b12      	ldr	r3, [pc, #72]	; (8002188 <FEB_LTC6811_Update_GPIO+0xd0>)
 800213e:	9302      	str	r3, [sp, #8]
 8002140:	4b12      	ldr	r3, [pc, #72]	; (800218c <FEB_LTC6811_Update_GPIO+0xd4>)
 8002142:	9301      	str	r3, [sp, #4]
 8002144:	4b0b      	ldr	r3, [pc, #44]	; (8002174 <FEB_LTC6811_Update_GPIO+0xbc>)
 8002146:	9300      	str	r3, [sp, #0]
 8002148:	4623      	mov	r3, r4
 800214a:	460a      	mov	r2, r1
 800214c:	4910      	ldr	r1, [pc, #64]	; (8002190 <FEB_LTC6811_Update_GPIO+0xd8>)
 800214e:	f000 fcc0 	bl	8002ad2 <LTC6811_set_cfgr>
    for (uint8_t current_ic = 0; current_ic < NUM_IC; current_ic++) {
 8002152:	7bfb      	ldrb	r3, [r7, #15]
 8002154:	3301      	adds	r3, #1
 8002156:	73fb      	strb	r3, [r7, #15]
 8002158:	7bfb      	ldrb	r3, [r7, #15]
 800215a:	2b01      	cmp	r3, #1
 800215c:	d9df      	bls.n	800211e <FEB_LTC6811_Update_GPIO+0x66>
    }
    wakeup_idle(NUM_IC);
 800215e:	2002      	movs	r0, #2
 8002160:	f000 fcd8 	bl	8002b14 <wakeup_idle>
    LTC6811_wrcfg(NUM_IC, accumulator.IC_config);
 8002164:	490a      	ldr	r1, [pc, #40]	; (8002190 <FEB_LTC6811_Update_GPIO+0xd8>)
 8002166:	2002      	movs	r0, #2
 8002168:	f000 fc2d 	bl	80029c6 <LTC6811_wrcfg>
}
 800216c:	bf00      	nop
 800216e:	3714      	adds	r7, #20
 8002170:	46bd      	mov	sp, r7
 8002172:	bd90      	pop	{r4, r7, pc}
 8002174:	20000038 	.word	0x20000038
 8002178:	20000035 	.word	0x20000035
 800217c:	20002654 	.word	0x20002654
 8002180:	2000003e 	.word	0x2000003e
 8002184:	20000040 	.word	0x20000040
 8002188:	20000044 	.word	0x20000044
 800218c:	20002658 	.word	0x20002658
 8002190:	20002664 	.word	0x20002664

08002194 <FEB_LTC6811_Start_GPIO_ADC_Measurement>:

void FEB_LTC6811_Start_GPIO_ADC_Measurement(void) {
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
	wakeup_sleep(NUM_IC);
 8002198:	2002      	movs	r0, #2
 800219a:	f000 fcd8 	bl	8002b4e <wakeup_sleep>
	LTC6811_adax(ADC_CONVERSION_MODE, AUX_CH_TO_CONVERT);
 800219e:	2100      	movs	r1, #0
 80021a0:	2002      	movs	r0, #2
 80021a2:	f000 fc32 	bl	8002a0a <LTC6811_adax>
	LTC6811_pollAdc();
 80021a6:	f000 fc6f 	bl	8002a88 <LTC6811_pollAdc>
}
 80021aa:	bf00      	nop
 80021ac:	bd80      	pop	{r7, pc}
	...

080021b0 <FEB_LTC6811_Read_Aux_Voltages>:

void FEB_LTC6811_Read_Aux_Voltages(void) {
 80021b0:	b580      	push	{r7, lr}
 80021b2:	af00      	add	r7, sp, #0
	wakeup_sleep(NUM_IC);
 80021b4:	2002      	movs	r0, #2
 80021b6:	f000 fcca 	bl	8002b4e <wakeup_sleep>
	LTC6811_rdaux(SEL_ALL_REG, NUM_IC, accumulator.IC_config);
 80021ba:	4a03      	ldr	r2, [pc, #12]	; (80021c8 <FEB_LTC6811_Read_Aux_Voltages+0x18>)
 80021bc:	2102      	movs	r1, #2
 80021be:	2000      	movs	r0, #0
 80021c0:	f000 fc4c 	bl	8002a5c <LTC6811_rdaux>
}
 80021c4:	bf00      	nop
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	20002664 	.word	0x20002664

080021cc <FEB_LTC6811_Store_Temperature>:

void FEB_LTC6811_Store_Temperature(uint8_t channel) {
 80021cc:	b590      	push	{r4, r7, lr}
 80021ce:	b085      	sub	sp, #20
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	4603      	mov	r3, r0
 80021d4:	71fb      	strb	r3, [r7, #7]
    for (uint16_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 80021d6:	2300      	movs	r3, #0
 80021d8:	81fb      	strh	r3, [r7, #14]
 80021da:	e1cd      	b.n	8002578 <FEB_LTC6811_Store_Temperature+0x3ac>
    	switch (channel) {
 80021dc:	79fb      	ldrb	r3, [r7, #7]
 80021de:	2b04      	cmp	r3, #4
 80021e0:	f200 81c7 	bhi.w	8002572 <FEB_LTC6811_Store_Temperature+0x3a6>
 80021e4:	a201      	add	r2, pc, #4	; (adr r2, 80021ec <FEB_LTC6811_Store_Temperature+0x20>)
 80021e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ea:	bf00      	nop
 80021ec:	08002201 	.word	0x08002201
 80021f0:	080022cf 	.word	0x080022cf
 80021f4:	0800239d 	.word	0x0800239d
 80021f8:	0800246b 	.word	0x0800246b
 80021fc:	0800253d 	.word	0x0800253d
    		case 0:
    			accumulator.banks[bank_idx].cells[12].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[0]);
 8002200:	89fb      	ldrh	r3, [r7, #14]
 8002202:	005b      	lsls	r3, r3, #1
 8002204:	4acc      	ldr	r2, [pc, #816]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002206:	21e8      	movs	r1, #232	; 0xe8
 8002208:	fb01 f303 	mul.w	r3, r1, r3
 800220c:	4413      	add	r3, r2
 800220e:	3348      	adds	r3, #72	; 0x48
 8002210:	881b      	ldrh	r3, [r3, #0]
 8002212:	89fc      	ldrh	r4, [r7, #14]
 8002214:	4618      	mov	r0, r3
 8002216:	f000 f9bb 	bl	8002590 <FEB_LTC6811_Convert_Temperature>
 800221a:	eef0 7a40 	vmov.f32	s15, s0
 800221e:	4ac6      	ldr	r2, [pc, #792]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002220:	4623      	mov	r3, r4
 8002222:	011b      	lsls	r3, r3, #4
 8002224:	4423      	add	r3, r4
 8002226:	00db      	lsls	r3, r3, #3
 8002228:	4413      	add	r3, r2
 800222a:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800222e:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[16].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[1]);
 8002232:	89fb      	ldrh	r3, [r7, #14]
 8002234:	005b      	lsls	r3, r3, #1
 8002236:	4ac0      	ldr	r2, [pc, #768]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002238:	21e8      	movs	r1, #232	; 0xe8
 800223a:	fb01 f303 	mul.w	r3, r1, r3
 800223e:	4413      	add	r3, r2
 8002240:	334a      	adds	r3, #74	; 0x4a
 8002242:	881b      	ldrh	r3, [r3, #0]
 8002244:	89fc      	ldrh	r4, [r7, #14]
 8002246:	4618      	mov	r0, r3
 8002248:	f000 f9a2 	bl	8002590 <FEB_LTC6811_Convert_Temperature>
 800224c:	eef0 7a40 	vmov.f32	s15, s0
 8002250:	4ab9      	ldr	r2, [pc, #740]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002252:	4623      	mov	r3, r4
 8002254:	011b      	lsls	r3, r3, #4
 8002256:	4423      	add	r3, r4
 8002258:	00db      	lsls	r3, r3, #3
 800225a:	4413      	add	r3, r2
 800225c:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8002260:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[4].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[0]);
 8002264:	89fb      	ldrh	r3, [r7, #14]
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	3301      	adds	r3, #1
 800226a:	4ab3      	ldr	r2, [pc, #716]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 800226c:	21e8      	movs	r1, #232	; 0xe8
 800226e:	fb01 f303 	mul.w	r3, r1, r3
 8002272:	4413      	add	r3, r2
 8002274:	3348      	adds	r3, #72	; 0x48
 8002276:	881b      	ldrh	r3, [r3, #0]
 8002278:	89fc      	ldrh	r4, [r7, #14]
 800227a:	4618      	mov	r0, r3
 800227c:	f000 f988 	bl	8002590 <FEB_LTC6811_Convert_Temperature>
 8002280:	eef0 7a40 	vmov.f32	s15, s0
 8002284:	4aac      	ldr	r2, [pc, #688]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002286:	4623      	mov	r3, r4
 8002288:	011b      	lsls	r3, r3, #4
 800228a:	4423      	add	r3, r4
 800228c:	00db      	lsls	r3, r3, #3
 800228e:	4413      	add	r3, r2
 8002290:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 8002294:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[8].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[1]);
 8002298:	89fb      	ldrh	r3, [r7, #14]
 800229a:	005b      	lsls	r3, r3, #1
 800229c:	3301      	adds	r3, #1
 800229e:	4aa6      	ldr	r2, [pc, #664]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 80022a0:	21e8      	movs	r1, #232	; 0xe8
 80022a2:	fb01 f303 	mul.w	r3, r1, r3
 80022a6:	4413      	add	r3, r2
 80022a8:	334a      	adds	r3, #74	; 0x4a
 80022aa:	881b      	ldrh	r3, [r3, #0]
 80022ac:	89fc      	ldrh	r4, [r7, #14]
 80022ae:	4618      	mov	r0, r3
 80022b0:	f000 f96e 	bl	8002590 <FEB_LTC6811_Convert_Temperature>
 80022b4:	eef0 7a40 	vmov.f32	s15, s0
 80022b8:	4a9f      	ldr	r2, [pc, #636]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 80022ba:	4623      	mov	r3, r4
 80022bc:	011b      	lsls	r3, r3, #4
 80022be:	4423      	add	r3, r4
 80022c0:	00db      	lsls	r3, r3, #3
 80022c2:	4413      	add	r3, r2
 80022c4:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80022c8:	edc3 7a00 	vstr	s15, [r3]
    			break;
 80022cc:	e151      	b.n	8002572 <FEB_LTC6811_Store_Temperature+0x3a6>
    		case 1:
    			accumulator.banks[bank_idx].cells[11].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[0]);
 80022ce:	89fb      	ldrh	r3, [r7, #14]
 80022d0:	005b      	lsls	r3, r3, #1
 80022d2:	4a99      	ldr	r2, [pc, #612]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 80022d4:	21e8      	movs	r1, #232	; 0xe8
 80022d6:	fb01 f303 	mul.w	r3, r1, r3
 80022da:	4413      	add	r3, r2
 80022dc:	3348      	adds	r3, #72	; 0x48
 80022de:	881b      	ldrh	r3, [r3, #0]
 80022e0:	89fc      	ldrh	r4, [r7, #14]
 80022e2:	4618      	mov	r0, r3
 80022e4:	f000 f954 	bl	8002590 <FEB_LTC6811_Convert_Temperature>
 80022e8:	eef0 7a40 	vmov.f32	s15, s0
 80022ec:	4a92      	ldr	r2, [pc, #584]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 80022ee:	4623      	mov	r3, r4
 80022f0:	011b      	lsls	r3, r3, #4
 80022f2:	4423      	add	r3, r4
 80022f4:	00db      	lsls	r3, r3, #3
 80022f6:	4413      	add	r3, r2
 80022f8:	f503 730a 	add.w	r3, r3, #552	; 0x228
 80022fc:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[15].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[1]);
 8002300:	89fb      	ldrh	r3, [r7, #14]
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	4a8c      	ldr	r2, [pc, #560]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002306:	21e8      	movs	r1, #232	; 0xe8
 8002308:	fb01 f303 	mul.w	r3, r1, r3
 800230c:	4413      	add	r3, r2
 800230e:	334a      	adds	r3, #74	; 0x4a
 8002310:	881b      	ldrh	r3, [r3, #0]
 8002312:	89fc      	ldrh	r4, [r7, #14]
 8002314:	4618      	mov	r0, r3
 8002316:	f000 f93b 	bl	8002590 <FEB_LTC6811_Convert_Temperature>
 800231a:	eef0 7a40 	vmov.f32	s15, s0
 800231e:	4a86      	ldr	r2, [pc, #536]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002320:	4623      	mov	r3, r4
 8002322:	011b      	lsls	r3, r3, #4
 8002324:	4423      	add	r3, r4
 8002326:	00db      	lsls	r3, r3, #3
 8002328:	4413      	add	r3, r2
 800232a:	f503 7312 	add.w	r3, r3, #584	; 0x248
 800232e:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[3].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[0]);
 8002332:	89fb      	ldrh	r3, [r7, #14]
 8002334:	005b      	lsls	r3, r3, #1
 8002336:	3301      	adds	r3, #1
 8002338:	4a7f      	ldr	r2, [pc, #508]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 800233a:	21e8      	movs	r1, #232	; 0xe8
 800233c:	fb01 f303 	mul.w	r3, r1, r3
 8002340:	4413      	add	r3, r2
 8002342:	3348      	adds	r3, #72	; 0x48
 8002344:	881b      	ldrh	r3, [r3, #0]
 8002346:	89fc      	ldrh	r4, [r7, #14]
 8002348:	4618      	mov	r0, r3
 800234a:	f000 f921 	bl	8002590 <FEB_LTC6811_Convert_Temperature>
 800234e:	eef0 7a40 	vmov.f32	s15, s0
 8002352:	4a79      	ldr	r2, [pc, #484]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002354:	4623      	mov	r3, r4
 8002356:	011b      	lsls	r3, r3, #4
 8002358:	4423      	add	r3, r4
 800235a:	00db      	lsls	r3, r3, #3
 800235c:	4413      	add	r3, r2
 800235e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8002362:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[7].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[1]);
 8002366:	89fb      	ldrh	r3, [r7, #14]
 8002368:	005b      	lsls	r3, r3, #1
 800236a:	3301      	adds	r3, #1
 800236c:	4a72      	ldr	r2, [pc, #456]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 800236e:	21e8      	movs	r1, #232	; 0xe8
 8002370:	fb01 f303 	mul.w	r3, r1, r3
 8002374:	4413      	add	r3, r2
 8002376:	334a      	adds	r3, #74	; 0x4a
 8002378:	881b      	ldrh	r3, [r3, #0]
 800237a:	89fc      	ldrh	r4, [r7, #14]
 800237c:	4618      	mov	r0, r3
 800237e:	f000 f907 	bl	8002590 <FEB_LTC6811_Convert_Temperature>
 8002382:	eef0 7a40 	vmov.f32	s15, s0
 8002386:	4a6c      	ldr	r2, [pc, #432]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002388:	4623      	mov	r3, r4
 800238a:	011b      	lsls	r3, r3, #4
 800238c:	4423      	add	r3, r4
 800238e:	00db      	lsls	r3, r3, #3
 8002390:	4413      	add	r3, r2
 8002392:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002396:	edc3 7a00 	vstr	s15, [r3]
    			break;
 800239a:	e0ea      	b.n	8002572 <FEB_LTC6811_Store_Temperature+0x3a6>
    		case 2:
    			accumulator.banks[bank_idx].cells[10].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[0]);
 800239c:	89fb      	ldrh	r3, [r7, #14]
 800239e:	005b      	lsls	r3, r3, #1
 80023a0:	4a65      	ldr	r2, [pc, #404]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 80023a2:	21e8      	movs	r1, #232	; 0xe8
 80023a4:	fb01 f303 	mul.w	r3, r1, r3
 80023a8:	4413      	add	r3, r2
 80023aa:	3348      	adds	r3, #72	; 0x48
 80023ac:	881b      	ldrh	r3, [r3, #0]
 80023ae:	89fc      	ldrh	r4, [r7, #14]
 80023b0:	4618      	mov	r0, r3
 80023b2:	f000 f8ed 	bl	8002590 <FEB_LTC6811_Convert_Temperature>
 80023b6:	eef0 7a40 	vmov.f32	s15, s0
 80023ba:	4a5f      	ldr	r2, [pc, #380]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 80023bc:	4623      	mov	r3, r4
 80023be:	011b      	lsls	r3, r3, #4
 80023c0:	4423      	add	r3, r4
 80023c2:	00db      	lsls	r3, r3, #3
 80023c4:	4413      	add	r3, r2
 80023c6:	f503 7308 	add.w	r3, r3, #544	; 0x220
 80023ca:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[14].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[1]);
 80023ce:	89fb      	ldrh	r3, [r7, #14]
 80023d0:	005b      	lsls	r3, r3, #1
 80023d2:	4a59      	ldr	r2, [pc, #356]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 80023d4:	21e8      	movs	r1, #232	; 0xe8
 80023d6:	fb01 f303 	mul.w	r3, r1, r3
 80023da:	4413      	add	r3, r2
 80023dc:	334a      	adds	r3, #74	; 0x4a
 80023de:	881b      	ldrh	r3, [r3, #0]
 80023e0:	89fc      	ldrh	r4, [r7, #14]
 80023e2:	4618      	mov	r0, r3
 80023e4:	f000 f8d4 	bl	8002590 <FEB_LTC6811_Convert_Temperature>
 80023e8:	eef0 7a40 	vmov.f32	s15, s0
 80023ec:	4a52      	ldr	r2, [pc, #328]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 80023ee:	4623      	mov	r3, r4
 80023f0:	011b      	lsls	r3, r3, #4
 80023f2:	4423      	add	r3, r4
 80023f4:	00db      	lsls	r3, r3, #3
 80023f6:	4413      	add	r3, r2
 80023f8:	f503 7310 	add.w	r3, r3, #576	; 0x240
 80023fc:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[2].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[0]);
 8002400:	89fb      	ldrh	r3, [r7, #14]
 8002402:	005b      	lsls	r3, r3, #1
 8002404:	3301      	adds	r3, #1
 8002406:	4a4c      	ldr	r2, [pc, #304]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002408:	21e8      	movs	r1, #232	; 0xe8
 800240a:	fb01 f303 	mul.w	r3, r1, r3
 800240e:	4413      	add	r3, r2
 8002410:	3348      	adds	r3, #72	; 0x48
 8002412:	881b      	ldrh	r3, [r3, #0]
 8002414:	89fc      	ldrh	r4, [r7, #14]
 8002416:	4618      	mov	r0, r3
 8002418:	f000 f8ba 	bl	8002590 <FEB_LTC6811_Convert_Temperature>
 800241c:	eef0 7a40 	vmov.f32	s15, s0
 8002420:	4a45      	ldr	r2, [pc, #276]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002422:	4623      	mov	r3, r4
 8002424:	011b      	lsls	r3, r3, #4
 8002426:	4423      	add	r3, r4
 8002428:	00db      	lsls	r3, r3, #3
 800242a:	4413      	add	r3, r2
 800242c:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8002430:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[6].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[1]);
 8002434:	89fb      	ldrh	r3, [r7, #14]
 8002436:	005b      	lsls	r3, r3, #1
 8002438:	3301      	adds	r3, #1
 800243a:	4a3f      	ldr	r2, [pc, #252]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 800243c:	21e8      	movs	r1, #232	; 0xe8
 800243e:	fb01 f303 	mul.w	r3, r1, r3
 8002442:	4413      	add	r3, r2
 8002444:	334a      	adds	r3, #74	; 0x4a
 8002446:	881b      	ldrh	r3, [r3, #0]
 8002448:	89fc      	ldrh	r4, [r7, #14]
 800244a:	4618      	mov	r0, r3
 800244c:	f000 f8a0 	bl	8002590 <FEB_LTC6811_Convert_Temperature>
 8002450:	eef0 7a40 	vmov.f32	s15, s0
 8002454:	4a38      	ldr	r2, [pc, #224]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002456:	4623      	mov	r3, r4
 8002458:	011b      	lsls	r3, r3, #4
 800245a:	4423      	add	r3, r4
 800245c:	00db      	lsls	r3, r3, #3
 800245e:	4413      	add	r3, r2
 8002460:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002464:	edc3 7a00 	vstr	s15, [r3]
    			break;
 8002468:	e083      	b.n	8002572 <FEB_LTC6811_Store_Temperature+0x3a6>
    		case 3:
    			accumulator.banks[bank_idx].cells[9].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[0]);
 800246a:	89fb      	ldrh	r3, [r7, #14]
 800246c:	005b      	lsls	r3, r3, #1
 800246e:	4a32      	ldr	r2, [pc, #200]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002470:	21e8      	movs	r1, #232	; 0xe8
 8002472:	fb01 f303 	mul.w	r3, r1, r3
 8002476:	4413      	add	r3, r2
 8002478:	3348      	adds	r3, #72	; 0x48
 800247a:	881b      	ldrh	r3, [r3, #0]
 800247c:	89fc      	ldrh	r4, [r7, #14]
 800247e:	4618      	mov	r0, r3
 8002480:	f000 f886 	bl	8002590 <FEB_LTC6811_Convert_Temperature>
 8002484:	eef0 7a40 	vmov.f32	s15, s0
 8002488:	4a2b      	ldr	r2, [pc, #172]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 800248a:	4623      	mov	r3, r4
 800248c:	011b      	lsls	r3, r3, #4
 800248e:	4423      	add	r3, r4
 8002490:	00db      	lsls	r3, r3, #3
 8002492:	4413      	add	r3, r2
 8002494:	f503 7306 	add.w	r3, r3, #536	; 0x218
 8002498:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[13].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2].aux.a_codes[1]);
 800249c:	89fb      	ldrh	r3, [r7, #14]
 800249e:	005b      	lsls	r3, r3, #1
 80024a0:	4a25      	ldr	r2, [pc, #148]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 80024a2:	21e8      	movs	r1, #232	; 0xe8
 80024a4:	fb01 f303 	mul.w	r3, r1, r3
 80024a8:	4413      	add	r3, r2
 80024aa:	334a      	adds	r3, #74	; 0x4a
 80024ac:	881b      	ldrh	r3, [r3, #0]
 80024ae:	89fc      	ldrh	r4, [r7, #14]
 80024b0:	4618      	mov	r0, r3
 80024b2:	f000 f86d 	bl	8002590 <FEB_LTC6811_Convert_Temperature>
 80024b6:	eef0 7a40 	vmov.f32	s15, s0
 80024ba:	4a1f      	ldr	r2, [pc, #124]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 80024bc:	4623      	mov	r3, r4
 80024be:	011b      	lsls	r3, r3, #4
 80024c0:	4423      	add	r3, r4
 80024c2:	00db      	lsls	r3, r3, #3
 80024c4:	4413      	add	r3, r2
 80024c6:	f503 730e 	add.w	r3, r3, #568	; 0x238
 80024ca:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[1].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[0]);
 80024ce:	89fb      	ldrh	r3, [r7, #14]
 80024d0:	005b      	lsls	r3, r3, #1
 80024d2:	3301      	adds	r3, #1
 80024d4:	4a18      	ldr	r2, [pc, #96]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 80024d6:	21e8      	movs	r1, #232	; 0xe8
 80024d8:	fb01 f303 	mul.w	r3, r1, r3
 80024dc:	4413      	add	r3, r2
 80024de:	3348      	adds	r3, #72	; 0x48
 80024e0:	881b      	ldrh	r3, [r3, #0]
 80024e2:	89fc      	ldrh	r4, [r7, #14]
 80024e4:	4618      	mov	r0, r3
 80024e6:	f000 f853 	bl	8002590 <FEB_LTC6811_Convert_Temperature>
 80024ea:	eef0 7a40 	vmov.f32	s15, s0
 80024ee:	4a12      	ldr	r2, [pc, #72]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 80024f0:	4623      	mov	r3, r4
 80024f2:	011b      	lsls	r3, r3, #4
 80024f4:	4423      	add	r3, r4
 80024f6:	00db      	lsls	r3, r3, #3
 80024f8:	4413      	add	r3, r2
 80024fa:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 80024fe:	edc3 7a00 	vstr	s15, [r3]
    			accumulator.banks[bank_idx].cells[5].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[1]);
 8002502:	89fb      	ldrh	r3, [r7, #14]
 8002504:	005b      	lsls	r3, r3, #1
 8002506:	3301      	adds	r3, #1
 8002508:	4a0b      	ldr	r2, [pc, #44]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 800250a:	21e8      	movs	r1, #232	; 0xe8
 800250c:	fb01 f303 	mul.w	r3, r1, r3
 8002510:	4413      	add	r3, r2
 8002512:	334a      	adds	r3, #74	; 0x4a
 8002514:	881b      	ldrh	r3, [r3, #0]
 8002516:	89fc      	ldrh	r4, [r7, #14]
 8002518:	4618      	mov	r0, r3
 800251a:	f000 f839 	bl	8002590 <FEB_LTC6811_Convert_Temperature>
 800251e:	eef0 7a40 	vmov.f32	s15, s0
 8002522:	4a05      	ldr	r2, [pc, #20]	; (8002538 <FEB_LTC6811_Store_Temperature+0x36c>)
 8002524:	4623      	mov	r3, r4
 8002526:	011b      	lsls	r3, r3, #4
 8002528:	4423      	add	r3, r4
 800252a:	00db      	lsls	r3, r3, #3
 800252c:	4413      	add	r3, r2
 800252e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002532:	edc3 7a00 	vstr	s15, [r3]
    			break;
 8002536:	e01c      	b.n	8002572 <FEB_LTC6811_Store_Temperature+0x3a6>
 8002538:	20002664 	.word	0x20002664
    		case 4:
    			accumulator.banks[bank_idx].cells[0].temperature = FEB_LTC6811_Convert_Temperature(accumulator.IC_config[bank_idx * 2 + 1].aux.a_codes[0]);
 800253c:	89fb      	ldrh	r3, [r7, #14]
 800253e:	005b      	lsls	r3, r3, #1
 8002540:	3301      	adds	r3, #1
 8002542:	4a12      	ldr	r2, [pc, #72]	; (800258c <FEB_LTC6811_Store_Temperature+0x3c0>)
 8002544:	21e8      	movs	r1, #232	; 0xe8
 8002546:	fb01 f303 	mul.w	r3, r1, r3
 800254a:	4413      	add	r3, r2
 800254c:	3348      	adds	r3, #72	; 0x48
 800254e:	881b      	ldrh	r3, [r3, #0]
 8002550:	89fc      	ldrh	r4, [r7, #14]
 8002552:	4618      	mov	r0, r3
 8002554:	f000 f81c 	bl	8002590 <FEB_LTC6811_Convert_Temperature>
 8002558:	eef0 7a40 	vmov.f32	s15, s0
 800255c:	4a0b      	ldr	r2, [pc, #44]	; (800258c <FEB_LTC6811_Store_Temperature+0x3c0>)
 800255e:	4623      	mov	r3, r4
 8002560:	011b      	lsls	r3, r3, #4
 8002562:	4423      	add	r3, r4
 8002564:	00db      	lsls	r3, r3, #3
 8002566:	4413      	add	r3, r2
 8002568:	f503 73e8 	add.w	r3, r3, #464	; 0x1d0
 800256c:	edc3 7a00 	vstr	s15, [r3]
    			break;
 8002570:	bf00      	nop
    for (uint16_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8002572:	89fb      	ldrh	r3, [r7, #14]
 8002574:	3301      	adds	r3, #1
 8002576:	81fb      	strh	r3, [r7, #14]
 8002578:	89fb      	ldrh	r3, [r7, #14]
 800257a:	2b00      	cmp	r3, #0
 800257c:	f43f ae2e 	beq.w	80021dc <FEB_LTC6811_Store_Temperature+0x10>
    	}
    }
}
 8002580:	bf00      	nop
 8002582:	bf00      	nop
 8002584:	3714      	adds	r7, #20
 8002586:	46bd      	mov	sp, r7
 8002588:	bd90      	pop	{r4, r7, pc}
 800258a:	bf00      	nop
 800258c:	20002664 	.word	0x20002664

08002590 <FEB_LTC6811_Convert_Temperature>:

/*
 * @param value := Voltage (100uV) from LTC6811
 */
float FEB_LTC6811_Convert_Temperature(uint16_t value) {
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
 8002596:	4603      	mov	r3, r0
 8002598:	80fb      	strh	r3, [r7, #6]
	// Check for error: value = 2^16 - 1
	if (value == 65535) {
 800259a:	88fb      	ldrh	r3, [r7, #6]
 800259c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d102      	bne.n	80025aa <FEB_LTC6811_Convert_Temperature+0x1a>
		return -42;
 80025a4:	eddf 7a10 	vldr	s15, [pc, #64]	; 80025e8 <FEB_LTC6811_Convert_Temperature+0x58>
 80025a8:	e015      	b.n	80025d6 <FEB_LTC6811_Convert_Temperature+0x46>
	}
	//return value * 0.0001;
	return FEB_LTC6811_Temp_LUT_Get_Temperature(value * 0.0001);
 80025aa:	88fb      	ldrh	r3, [r7, #6]
 80025ac:	4618      	mov	r0, r3
 80025ae:	f7fd ffd9 	bl	8000564 <__aeabi_i2d>
 80025b2:	a30b      	add	r3, pc, #44	; (adr r3, 80025e0 <FEB_LTC6811_Convert_Temperature+0x50>)
 80025b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025b8:	f7fe f83e 	bl	8000638 <__aeabi_dmul>
 80025bc:	4602      	mov	r2, r0
 80025be:	460b      	mov	r3, r1
 80025c0:	4610      	mov	r0, r2
 80025c2:	4619      	mov	r1, r3
 80025c4:	f7fe fb30 	bl	8000c28 <__aeabi_d2f>
 80025c8:	4603      	mov	r3, r0
 80025ca:	ee00 3a10 	vmov	s0, r3
 80025ce:	f000 f903 	bl	80027d8 <FEB_LTC6811_Temp_LUT_Get_Temperature>
 80025d2:	eef0 7a40 	vmov.f32	s15, s0
}
 80025d6:	eeb0 0a67 	vmov.f32	s0, s15
 80025da:	3708      	adds	r7, #8
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	eb1c432d 	.word	0xeb1c432d
 80025e4:	3f1a36e2 	.word	0x3f1a36e2
 80025e8:	c2280000 	.word	0xc2280000

080025ec <FEB_LTC6811_Validate_Temperature>:

// ******************** Temperature Interface ********************

void FEB_LTC6811_Validate_Temperature(void) {
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b084      	sub	sp, #16
 80025f0:	af00      	add	r7, sp, #0
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 80025f2:	2300      	movs	r3, #0
 80025f4:	73fb      	strb	r3, [r7, #15]
 80025f6:	e034      	b.n	8002662 <FEB_LTC6811_Validate_Temperature+0x76>
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 80025f8:	2300      	movs	r3, #0
 80025fa:	73bb      	strb	r3, [r7, #14]
 80025fc:	e02b      	b.n	8002656 <FEB_LTC6811_Validate_Temperature+0x6a>
			float temperature = accumulator.banks[bank_idx].cells[cell_idx].temperature;
 80025fe:	7bfa      	ldrb	r2, [r7, #15]
 8002600:	7bb9      	ldrb	r1, [r7, #14]
 8002602:	481c      	ldr	r0, [pc, #112]	; (8002674 <FEB_LTC6811_Validate_Temperature+0x88>)
 8002604:	4613      	mov	r3, r2
 8002606:	011b      	lsls	r3, r3, #4
 8002608:	4413      	add	r3, r2
 800260a:	440b      	add	r3, r1
 800260c:	333a      	adds	r3, #58	; 0x3a
 800260e:	00db      	lsls	r3, r3, #3
 8002610:	4403      	add	r3, r0
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	60bb      	str	r3, [r7, #8]
			float min_temperature = MIN_OPERATION_TEMPERATURE;
 8002616:	4b18      	ldr	r3, [pc, #96]	; (8002678 <FEB_LTC6811_Validate_Temperature+0x8c>)
 8002618:	607b      	str	r3, [r7, #4]
			float max_temperature = MAX_OPERATION_TEMPERATURE;
 800261a:	4b18      	ldr	r3, [pc, #96]	; (800267c <FEB_LTC6811_Validate_Temperature+0x90>)
 800261c:	603b      	str	r3, [r7, #0]
			if (FEB_CAN_CHARGER_START_CHARGE == 1) {
				min_temperature = MIN_CHARGING_TEMPERATURE;
				max_temperature = MAX_CHARGING_TEMPERATURE;
			}
			if (temperature < min_temperature) {
 800261e:	ed97 7a02 	vldr	s14, [r7, #8]
 8002622:	edd7 7a01 	vldr	s15, [r7, #4]
 8002626:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800262a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800262e:	d503      	bpl.n	8002638 <FEB_LTC6811_Validate_Temperature+0x4c>
				FEB_BMS_Shutdown_Initiate("Module under temperature");
 8002630:	4813      	ldr	r0, [pc, #76]	; (8002680 <FEB_LTC6811_Validate_Temperature+0x94>)
 8002632:	f7fe fcef 	bl	8001014 <FEB_BMS_Shutdown_Initiate>
 8002636:	e00b      	b.n	8002650 <FEB_LTC6811_Validate_Temperature+0x64>
			} else if (temperature > max_temperature) {
 8002638:	ed97 7a02 	vldr	s14, [r7, #8]
 800263c:	edd7 7a00 	vldr	s15, [r7]
 8002640:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002648:	dd02      	ble.n	8002650 <FEB_LTC6811_Validate_Temperature+0x64>
				FEB_BMS_Shutdown_Initiate("Module over temperature");
 800264a:	480e      	ldr	r0, [pc, #56]	; (8002684 <FEB_LTC6811_Validate_Temperature+0x98>)
 800264c:	f7fe fce2 	bl	8001014 <FEB_BMS_Shutdown_Initiate>
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8002650:	7bbb      	ldrb	r3, [r7, #14]
 8002652:	3301      	adds	r3, #1
 8002654:	73bb      	strb	r3, [r7, #14]
 8002656:	7bbb      	ldrb	r3, [r7, #14]
 8002658:	2b10      	cmp	r3, #16
 800265a:	d9d0      	bls.n	80025fe <FEB_LTC6811_Validate_Temperature+0x12>
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 800265c:	7bfb      	ldrb	r3, [r7, #15]
 800265e:	3301      	adds	r3, #1
 8002660:	73fb      	strb	r3, [r7, #15]
 8002662:	7bfb      	ldrb	r3, [r7, #15]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d0c7      	beq.n	80025f8 <FEB_LTC6811_Validate_Temperature+0xc>
			}
		}
	}
}
 8002668:	bf00      	nop
 800266a:	bf00      	nop
 800266c:	3710      	adds	r7, #16
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	20002664 	.word	0x20002664
 8002678:	c1a00000 	.word	0xc1a00000
 800267c:	42700000 	.word	0x42700000
 8002680:	0800c598 	.word	0x0800c598
 8002684:	0800c5b4 	.word	0x0800c5b4

08002688 <FEB_LTC6811_UART_Transmit_Temperature>:

void FEB_LTC6811_UART_Transmit_Temperature() {
 8002688:	b580      	push	{r7, lr}
 800268a:	f5ad 6da1 	sub.w	sp, sp, #1288	; 0x508
 800268e:	af00      	add	r7, sp, #0
	char UART_Str[1024];
	char temp_str[256];

	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8002690:	2300      	movs	r3, #0
 8002692:	f887 3507 	strb.w	r3, [r7, #1287]	; 0x507
 8002696:	e05e      	b.n	8002756 <FEB_LTC6811_UART_Transmit_Temperature+0xce>
		// Add bank_idx, cell_idx to {@code UART_Str}
		sprintf(UART_Str, "%d", (bank_idx << UART_BITS_PER_MESSAGE) + UART_TEMPERATURE_ID);
 8002698:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 800269c:	00db      	lsls	r3, r3, #3
 800269e:	1c5a      	adds	r2, r3, #1
 80026a0:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80026a4:	4931      	ldr	r1, [pc, #196]	; (800276c <FEB_LTC6811_UART_Transmit_Temperature+0xe4>)
 80026a6:	4618      	mov	r0, r3
 80026a8:	f007 fcf6 	bl	800a098 <siprintf>


		// Add values to {@code UART_Str}
		for (uint16_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 80026ac:	2300      	movs	r3, #0
 80026ae:	f8a7 3504 	strh.w	r3, [r7, #1284]	; 0x504
 80026b2:	e02a      	b.n	800270a <FEB_LTC6811_UART_Transmit_Temperature+0x82>
			float temperature = accumulator.banks[bank_idx].cells[cell_idx].temperature;
 80026b4:	f897 2507 	ldrb.w	r2, [r7, #1287]	; 0x507
 80026b8:	f8b7 1504 	ldrh.w	r1, [r7, #1284]	; 0x504
 80026bc:	482c      	ldr	r0, [pc, #176]	; (8002770 <FEB_LTC6811_UART_Transmit_Temperature+0xe8>)
 80026be:	4613      	mov	r3, r2
 80026c0:	011b      	lsls	r3, r3, #4
 80026c2:	4413      	add	r3, r2
 80026c4:	440b      	add	r3, r1
 80026c6:	333a      	adds	r3, #58	; 0x3a
 80026c8:	00db      	lsls	r3, r3, #3
 80026ca:	4403      	add	r3, r0
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f507 62a0 	add.w	r2, r7, #1280	; 0x500
 80026d2:	6013      	str	r3, [r2, #0]

			sprintf(temp_str, " %f", temperature);
 80026d4:	f507 63a0 	add.w	r3, r7, #1280	; 0x500
 80026d8:	6818      	ldr	r0, [r3, #0]
 80026da:	f7fd ff55 	bl	8000588 <__aeabi_f2d>
 80026de:	4602      	mov	r2, r0
 80026e0:	460b      	mov	r3, r1
 80026e2:	4638      	mov	r0, r7
 80026e4:	4923      	ldr	r1, [pc, #140]	; (8002774 <FEB_LTC6811_UART_Transmit_Temperature+0xec>)
 80026e6:	f007 fcd7 	bl	800a098 <siprintf>
			strncat(UART_Str, temp_str, strlen(temp_str));
 80026ea:	463b      	mov	r3, r7
 80026ec:	4618      	mov	r0, r3
 80026ee:	f7fd fd8f 	bl	8000210 <strlen>
 80026f2:	4602      	mov	r2, r0
 80026f4:	4639      	mov	r1, r7
 80026f6:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80026fa:	4618      	mov	r0, r3
 80026fc:	f007 fcec 	bl	800a0d8 <strncat>
		for (uint16_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 8002700:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 8002704:	3301      	adds	r3, #1
 8002706:	f8a7 3504 	strh.w	r3, [r7, #1284]	; 0x504
 800270a:	f8b7 3504 	ldrh.w	r3, [r7, #1284]	; 0x504
 800270e:	2b10      	cmp	r3, #16
 8002710:	d9d0      	bls.n	80026b4 <FEB_LTC6811_UART_Transmit_Temperature+0x2c>
		}

		// Add '\n' to {@code UART_Str}
		sprintf(temp_str, "\n");
 8002712:	463b      	mov	r3, r7
 8002714:	4918      	ldr	r1, [pc, #96]	; (8002778 <FEB_LTC6811_UART_Transmit_Temperature+0xf0>)
 8002716:	4618      	mov	r0, r3
 8002718:	f007 fcbe 	bl	800a098 <siprintf>
		strncat(UART_Str, temp_str, strlen(temp_str));
 800271c:	463b      	mov	r3, r7
 800271e:	4618      	mov	r0, r3
 8002720:	f7fd fd76 	bl	8000210 <strlen>
 8002724:	4602      	mov	r2, r0
 8002726:	4639      	mov	r1, r7
 8002728:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800272c:	4618      	mov	r0, r3
 800272e:	f007 fcd3 	bl	800a0d8 <strncat>
		HAL_UART_Transmit(&huart2, (uint8_t*) UART_Str, strlen(UART_Str), 100);
 8002732:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002736:	4618      	mov	r0, r3
 8002738:	f7fd fd6a 	bl	8000210 <strlen>
 800273c:	4603      	mov	r3, r0
 800273e:	b29a      	uxth	r2, r3
 8002740:	f507 7180 	add.w	r1, r7, #256	; 0x100
 8002744:	2364      	movs	r3, #100	; 0x64
 8002746:	480d      	ldr	r0, [pc, #52]	; (800277c <FEB_LTC6811_UART_Transmit_Temperature+0xf4>)
 8002748:	f006 fb95 	bl	8008e76 <HAL_UART_Transmit>
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 800274c:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 8002750:	3301      	adds	r3, #1
 8002752:	f887 3507 	strb.w	r3, [r7, #1287]	; 0x507
 8002756:	f897 3507 	ldrb.w	r3, [r7, #1287]	; 0x507
 800275a:	2b00      	cmp	r3, #0
 800275c:	d09c      	beq.n	8002698 <FEB_LTC6811_UART_Transmit_Temperature+0x10>
	}
}
 800275e:	bf00      	nop
 8002760:	bf00      	nop
 8002762:	f507 67a1 	add.w	r7, r7, #1288	; 0x508
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	0800c55c 	.word	0x0800c55c
 8002770:	20002664 	.word	0x20002664
 8002774:	0800c594 	.word	0x0800c594
 8002778:	0800c564 	.word	0x0800c564
 800277c:	20002acc 	.word	0x20002acc

08002780 <FEB_LTC6811_Clear_Temperature>:

void FEB_LTC6811_Clear_Temperature(void) {
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 8002786:	2300      	movs	r3, #0
 8002788:	71fb      	strb	r3, [r7, #7]
 800278a:	e018      	b.n	80027be <FEB_LTC6811_Clear_Temperature+0x3e>
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 800278c:	2300      	movs	r3, #0
 800278e:	71bb      	strb	r3, [r7, #6]
 8002790:	e00f      	b.n	80027b2 <FEB_LTC6811_Clear_Temperature+0x32>
			accumulator.banks[bank_idx].cells[cell_idx].temperature = 0;
 8002792:	79fa      	ldrb	r2, [r7, #7]
 8002794:	79b9      	ldrb	r1, [r7, #6]
 8002796:	480f      	ldr	r0, [pc, #60]	; (80027d4 <FEB_LTC6811_Clear_Temperature+0x54>)
 8002798:	4613      	mov	r3, r2
 800279a:	011b      	lsls	r3, r3, #4
 800279c:	4413      	add	r3, r2
 800279e:	440b      	add	r3, r1
 80027a0:	333a      	adds	r3, #58	; 0x3a
 80027a2:	00db      	lsls	r3, r3, #3
 80027a4:	4403      	add	r3, r0
 80027a6:	f04f 0200 	mov.w	r2, #0
 80027aa:	601a      	str	r2, [r3, #0]
		for (uint8_t cell_idx = 0; cell_idx < CELLS_PER_BANK; cell_idx++) {
 80027ac:	79bb      	ldrb	r3, [r7, #6]
 80027ae:	3301      	adds	r3, #1
 80027b0:	71bb      	strb	r3, [r7, #6]
 80027b2:	79bb      	ldrb	r3, [r7, #6]
 80027b4:	2b10      	cmp	r3, #16
 80027b6:	d9ec      	bls.n	8002792 <FEB_LTC6811_Clear_Temperature+0x12>
	for (uint8_t bank_idx = 0; bank_idx < NUM_BANKS; bank_idx++) {
 80027b8:	79fb      	ldrb	r3, [r7, #7]
 80027ba:	3301      	adds	r3, #1
 80027bc:	71fb      	strb	r3, [r7, #7]
 80027be:	79fb      	ldrb	r3, [r7, #7]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d0e3      	beq.n	800278c <FEB_LTC6811_Clear_Temperature+0xc>
		}
	}
}
 80027c4:	bf00      	nop
 80027c6:	bf00      	nop
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr
 80027d2:	bf00      	nop
 80027d4:	20002664 	.word	0x20002664

080027d8 <FEB_LTC6811_Temp_LUT_Get_Temperature>:

float FEB_LTC6811_TEMP_MAP[][2] = {{1.3, 120.0}, {1.301, 119.5}, {1.302, 119.0}, {1.303, 118.5}, {1.304, 118.0}, {1.305, 117.5}, {1.306, 117.0}, {1.307, 116.5}, {1.308, 116.0}, {1.309, 115.5}, {1.31, 115.0}, {1.311, 114.5}, {1.312, 114.0}, {1.313, 113.5}, {1.314, 113.0}, {1.315, 112.5}, {1.316, 112.0}, {1.317, 111.5}, {1.318, 111.0}, {1.319, 110.5}, {1.32, 110.0}, {1.321, 109.5}, {1.322, 109.0}, {1.323, 108.5}, {1.324, 108.0}, {1.325, 107.5}, {1.326, 107.0}, {1.327, 106.5}, {1.328, 106.0}, {1.329, 105.5}, {1.33, 105.0}, {1.331, 104.5}, {1.332, 104.0}, {1.333, 103.5}, {1.334, 103.0}, {1.335, 102.5}, {1.336, 102.0}, {1.337, 101.5}, {1.338, 101.0}, {1.339, 100.5}, {1.34, 100.0}, {1.341, 99.5}, {1.342, 99.0}, {1.343, 98.5}, {1.344, 98.0}, {1.345, 97.5}, {1.346, 97.0}, {1.347, 96.5}, {1.348, 96.0}, {1.349, 95.5}, {1.35, 95.0}, {1.351, 94.75}, {1.352, 94.5}, {1.353, 94.25}, {1.354, 94.0}, {1.355, 93.75}, {1.356, 93.5}, {1.357, 93.25}, {1.358, 93.0}, {1.359, 92.75}, {1.36, 92.5}, {1.361, 92.25}, {1.362, 92.0}, {1.363, 91.75}, {1.364, 91.5}, {1.365, 91.25}, {1.366, 91.0}, {1.367, 90.75}, {1.368, 90.5}, {1.369, 90.25}, {1.37, 90.0}, {1.371, 89.5}, {1.372, 89.0}, {1.373, 88.5}, {1.374, 88.0}, {1.375, 87.5}, {1.376, 87.0}, {1.377, 86.5}, {1.378, 86.0}, {1.379, 85.5}, {1.38, 85.0}, {1.381, 84.75}, {1.382, 84.5}, {1.383, 84.25}, {1.384, 84.0}, {1.385, 83.75}, {1.386, 83.5}, {1.387, 83.25}, {1.388, 83.0}, {1.389, 82.75}, {1.39, 82.5}, {1.391, 82.25}, {1.392, 82.0}, {1.393, 81.75}, {1.394, 81.5}, {1.395, 81.25}, {1.396, 81.0}, {1.397, 80.75}, {1.398, 80.5}, {1.399, 80.25}, {1.4, 80.0}, {1.401, 79.8333}, {1.402, 79.6667}, {1.403, 79.5}, {1.404, 79.3333}, {1.405, 79.1667}, {1.406, 79.0}, {1.407, 78.8333}, {1.408, 78.6667}, {1.409, 78.5}, {1.41, 78.3333}, {1.411, 78.1667}, {1.412, 78.0}, {1.413, 77.8333}, {1.414, 77.6667}, {1.415, 77.5}, {1.416, 77.3333}, {1.417, 77.1667}, {1.418, 77.0}, {1.419, 76.8333}, {1.42, 76.6667}, {1.421, 76.5}, {1.422, 76.3333}, {1.423, 76.1667}, {1.424, 76.0}, {1.425, 75.8333}, {1.426, 75.6667}, {1.427, 75.5}, {1.428, 75.3333}, {1.429, 75.1667}, {1.43, 75.0}, {1.431, 74.75}, {1.432, 74.5}, {1.433, 74.25}, {1.434, 74.0}, {1.435, 73.75}, {1.436, 73.5}, {1.437, 73.25}, {1.438, 73.0}, {1.439, 72.75}, {1.44, 72.5}, {1.441, 72.25}, {1.442, 72.0}, {1.443, 71.75}, {1.444, 71.5}, {1.445, 71.25}, {1.446, 71.0}, {1.447, 70.75}, {1.448, 70.5}, {1.449, 70.25}, {1.45, 70.0}, {1.451, 69.8333}, {1.452, 69.6667}, {1.453, 69.5}, {1.454, 69.3333}, {1.455, 69.1667}, {1.456, 69.0}, {1.457, 68.8333}, {1.458, 68.6667}, {1.459, 68.5}, {1.46, 68.3333}, {1.461, 68.1667}, {1.462, 68.0}, {1.463, 67.8333}, {1.464, 67.6667}, {1.465, 67.5}, {1.466, 67.3333}, {1.467, 67.1667}, {1.468, 67.0}, {1.469, 66.8333}, {1.47, 66.6667}, {1.471, 66.5}, {1.472, 66.3333}, {1.473, 66.1667}, {1.474, 66.0}, {1.475, 65.8333}, {1.476, 65.6667}, {1.477, 65.5}, {1.478, 65.3333}, {1.479, 65.1667}, {1.48, 65.0}, {1.481, 64.8333}, {1.482, 64.6667}, {1.483, 64.5}, {1.484, 64.3333}, {1.485, 64.1667}, {1.486, 64.0}, {1.487, 63.8333}, {1.488, 63.6667}, {1.489, 63.5}, {1.49, 63.3333}, {1.491, 63.1667}, {1.492, 63.0}, {1.493, 62.8333}, {1.494, 62.6667}, {1.495, 62.5}, {1.496, 62.3333}, {1.497, 62.1667}, {1.498, 62.0}, {1.499, 61.8333}, {1.5, 61.6667}, {1.501, 61.5}, {1.502, 61.3333}, {1.503, 61.1667}, {1.504, 61.0}, {1.505, 60.8333}, {1.506, 60.6667}, {1.507, 60.5}, {1.508, 60.3333}, {1.509, 60.1667}, {1.51, 60.0}, {1.511, 59.875}, {1.512, 59.75}, {1.513, 59.625}, {1.514, 59.5}, {1.515, 59.375}, {1.516, 59.25}, {1.517, 59.125}, {1.518, 59.0}, {1.519, 58.875}, {1.52, 58.75}, {1.521, 58.625}, {1.522, 58.5}, {1.523, 58.375}, {1.524, 58.25}, {1.525, 58.125}, {1.526, 58.0}, {1.527, 57.875}, {1.528, 57.75}, {1.529, 57.625}, {1.53, 57.5}, {1.531, 57.375}, {1.532, 57.25}, {1.533, 57.125}, {1.534, 57.0}, {1.535, 56.875}, {1.536, 56.75}, {1.537, 56.625}, {1.538, 56.5}, {1.539, 56.375}, {1.54, 56.25}, {1.541, 56.125}, {1.542, 56.0}, {1.543, 55.875}, {1.544, 55.75}, {1.545, 55.625}, {1.546, 55.5}, {1.547, 55.375}, {1.548, 55.25}, {1.549, 55.125}, {1.55, 55.0}, {1.551, 54.875}, {1.552, 54.75}, {1.553, 54.625}, {1.554, 54.5}, {1.555, 54.375}, {1.556, 54.25}, {1.557, 54.125}, {1.558, 54.0}, {1.559, 53.875}, {1.56, 53.75}, {1.561, 53.625}, {1.562, 53.5}, {1.563, 53.375}, {1.564, 53.25}, {1.565, 53.125}, {1.566, 53.0}, {1.567, 52.875}, {1.568, 52.75}, {1.569, 52.625}, {1.57, 52.5}, {1.571, 52.375}, {1.572, 52.25}, {1.573, 52.125}, {1.574, 52.0}, {1.575, 51.875}, {1.576, 51.75}, {1.577, 51.625}, {1.578, 51.5}, {1.579, 51.375}, {1.58, 51.25}, {1.581, 51.125}, {1.582, 51.0}, {1.583, 50.875}, {1.584, 50.75}, {1.585, 50.625}, {1.586, 50.5}, {1.587, 50.375}, {1.588, 50.25}, {1.589, 50.125}, {1.59, 50.0}, {1.591, 49.875}, {1.592, 49.75}, {1.593, 49.625}, {1.594, 49.5}, {1.595, 49.375}, {1.596, 49.25}, {1.597, 49.125}, {1.598, 49.0}, {1.599, 48.875}, {1.6, 48.75}, {1.601, 48.625}, {1.602, 48.5}, {1.603, 48.375}, {1.604, 48.25}, {1.605, 48.125}, {1.606, 48.0}, {1.607, 47.875}, {1.608, 47.75}, {1.609, 47.625}, {1.61, 47.5}, {1.611, 47.375}, {1.612, 47.25}, {1.613, 47.125}, {1.614, 47.0}, {1.615, 46.875}, {1.616, 46.75}, {1.617, 46.625}, {1.618, 46.5}, {1.619, 46.375}, {1.62, 46.25}, {1.621, 46.125}, {1.622, 46.0}, {1.623, 45.875}, {1.624, 45.75}, {1.625, 45.625}, {1.626, 45.5}, {1.627, 45.375}, {1.628, 45.25}, {1.629, 45.125}, {1.63, 45.0}, {1.631, 44.9}, {1.632, 44.8}, {1.633, 44.7}, {1.634, 44.6}, {1.635, 44.5}, {1.636, 44.4}, {1.637, 44.3}, {1.638, 44.2}, {1.639, 44.1}, {1.64, 44.0}, {1.641, 43.9}, {1.642, 43.8}, {1.643, 43.7}, {1.644, 43.6}, {1.645, 43.5}, {1.646, 43.4}, {1.647, 43.3}, {1.648, 43.2}, {1.649, 43.1}, {1.65, 43.0}, {1.651, 42.9}, {1.652, 42.8}, {1.653, 42.7}, {1.654, 42.6}, {1.655, 42.5}, {1.656, 42.4}, {1.657, 42.3}, {1.658, 42.2}, {1.659, 42.1}, {1.66, 42.0}, {1.661, 41.9}, {1.662, 41.8}, {1.663, 41.7}, {1.664, 41.6}, {1.665, 41.5}, {1.666, 41.4}, {1.667, 41.3}, {1.668, 41.2}, {1.669, 41.1}, {1.67, 41.0}, {1.671, 40.9}, {1.672, 40.8}, {1.673, 40.7}, {1.674, 40.6}, {1.675, 40.5}, {1.676, 40.4}, {1.677, 40.3}, {1.678, 40.2}, {1.679, 40.1}, {1.68, 40.0}, {1.681, 39.9167}, {1.682, 39.8333}, {1.683, 39.75}, {1.684, 39.6667}, {1.685, 39.5833}, {1.686, 39.5}, {1.687, 39.4167}, {1.688, 39.3333}, {1.689, 39.25}, {1.69, 39.1667}, {1.691, 39.0833}, {1.692, 39.0}, {1.693, 38.9167}, {1.694, 38.8333}, {1.695, 38.75}, {1.696, 38.6667}, {1.697, 38.5833}, {1.698, 38.5}, {1.699, 38.4167}, {1.7, 38.3333}, {1.701, 38.25}, {1.702, 38.1667}, {1.703, 38.0833}, {1.704, 38.0}, {1.705, 37.9167}, {1.706, 37.8333}, {1.707, 37.75}, {1.708, 37.6667}, {1.709, 37.5833}, {1.71, 37.5}, {1.711, 37.4167}, {1.712, 37.3333}, {1.713, 37.25}, {1.714, 37.1667}, {1.715, 37.0833}, {1.716, 37.0}, {1.717, 36.9167}, {1.718, 36.8333}, {1.719, 36.75}, {1.72, 36.6667}, {1.721, 36.5833}, {1.722, 36.5}, {1.723, 36.4167}, {1.724, 36.3333}, {1.725, 36.25}, {1.726, 36.1667}, {1.727, 36.0833}, {1.728, 36.0}, {1.729, 35.9167}, {1.73, 35.8333}, {1.731, 35.75}, {1.732, 35.6667}, {1.733, 35.5833}, {1.734, 35.5}, {1.735, 35.4167}, {1.736, 35.3333}, {1.737, 35.25}, {1.738, 35.1667}, {1.739, 35.0833}, {1.74, 35.0}, {1.741, 34.9167}, {1.742, 34.8333}, {1.743, 34.75}, {1.744, 34.6667}, {1.745, 34.5833}, {1.746, 34.5}, {1.747, 34.4167}, {1.748, 34.3333}, {1.749, 34.25}, {1.75, 34.1667}, {1.751, 34.0833}, {1.752, 34.0}, {1.753, 33.9167}, {1.754, 33.8333}, {1.755, 33.75}, {1.756, 33.6667}, {1.757, 33.5833}, {1.758, 33.5}, {1.759, 33.4167}, {1.76, 33.3333}, {1.761, 33.25}, {1.762, 33.1667}, {1.763, 33.0833}, {1.764, 33.0}, {1.765, 32.9167}, {1.766, 32.8333}, {1.767, 32.75}, {1.768, 32.6667}, {1.769, 32.5833}, {1.77, 32.5}, {1.771, 32.4167}, {1.772, 32.3333}, {1.773, 32.25}, {1.774, 32.1667}, {1.775, 32.0833}, {1.776, 32.0}, {1.777, 31.9167}, {1.778, 31.8333}, {1.779, 31.75}, {1.78, 31.6667}, {1.781, 31.5833}, {1.782, 31.5}, {1.783, 31.4167}, {1.784, 31.3333}, {1.785, 31.25}, {1.786, 31.1667}, {1.787, 31.0833}, {1.788, 31.0}, {1.789, 30.9167}, {1.79, 30.8333}, {1.791, 30.75}, {1.792, 30.6667}, {1.793, 30.5833}, {1.794, 30.5}, {1.795, 30.4167}, {1.796, 30.3333}, {1.797, 30.25}, {1.798, 30.1667}, {1.799, 30.0833}, {1.8, 30.0}, {1.801, 29.9167}, {1.802, 29.8333}, {1.803, 29.75}, {1.804, 29.6667}, {1.805, 29.5833}, {1.806, 29.5}, {1.807, 29.4167}, {1.808, 29.3333}, {1.809, 29.25}, {1.81, 29.1667}, {1.811, 29.0833}, {1.812, 29.0}, {1.813, 28.9167}, {1.814, 28.8333}, {1.815, 28.75}, {1.816, 28.6667}, {1.817, 28.5833}, {1.818, 28.5}, {1.819, 28.4167}, {1.82, 28.3333}, {1.821, 28.25}, {1.822, 28.1667}, {1.823, 28.0833}, {1.824, 28.0}, {1.825, 27.9167}, {1.826, 27.8333}, {1.827, 27.75}, {1.828, 27.6667}, {1.829, 27.5833}, {1.83, 27.5}, {1.831, 27.4167}, {1.832, 27.3333}, {1.833, 27.25}, {1.834, 27.1667}, {1.835, 27.0833}, {1.836, 27.0}, {1.837, 26.9167}, {1.838, 26.8333}, {1.839, 26.75}, {1.84, 26.6667}, {1.841, 26.5833}, {1.842, 26.5}, {1.843, 26.4167}, {1.844, 26.3333}, {1.845, 26.25}, {1.846, 26.1667}, {1.847, 26.0833}, {1.848, 26.0}, {1.849, 25.9167}, {1.85, 25.8333}, {1.851, 25.75}, {1.852, 25.6667}, {1.853, 25.5833}, {1.854, 25.5}, {1.855, 25.4167}, {1.856, 25.3333}, {1.857, 25.25}, {1.858, 25.1667}, {1.859, 25.0833}, {1.86, 25.0}, {1.861, 24.9167}, {1.862, 24.8333}, {1.863, 24.75}, {1.864, 24.6667}, {1.865, 24.5833}, {1.866, 24.5}, {1.867, 24.4167}, {1.868, 24.3333}, {1.869, 24.25}, {1.87, 24.1667}, {1.871, 24.0833}, {1.872, 24.0}, {1.873, 23.9167}, {1.874, 23.8333}, {1.875, 23.75}, {1.876, 23.6667}, {1.877, 23.5833}, {1.878, 23.5}, {1.879, 23.4167}, {1.88, 23.3333}, {1.881, 23.25}, {1.882, 23.1667}, {1.883, 23.0833}, {1.884, 23.0}, {1.885, 22.9167}, {1.886, 22.8333}, {1.887, 22.75}, {1.888, 22.6667}, {1.889, 22.5833}, {1.89, 22.5}, {1.891, 22.4167}, {1.892, 22.3333}, {1.893, 22.25}, {1.894, 22.1667}, {1.895, 22.0833}, {1.896, 22.0}, {1.897, 21.9167}, {1.898, 21.8333}, {1.899, 21.75}, {1.9, 21.6667}, {1.901, 21.5833}, {1.902, 21.5}, {1.903, 21.4167}, {1.904, 21.3333}, {1.905, 21.25}, {1.906, 21.1667}, {1.907, 21.0833}, {1.908, 21.0}, {1.909, 20.9167}, {1.91, 20.8333}, {1.911, 20.75}, {1.912, 20.6667}, {1.913, 20.5833}, {1.914, 20.5}, {1.915, 20.4167}, {1.916, 20.3333}, {1.917, 20.25}, {1.918, 20.1667}, {1.919, 20.0833}, {1.92, 20.0}, {1.921, 19.9286}, {1.922, 19.8571}, {1.923, 19.7857}, {1.924, 19.7143}, {1.925, 19.6429}, {1.926, 19.5714}, {1.927, 19.5}, {1.928, 19.4286}, {1.929, 19.3571}, {1.93, 19.2857}, {1.931, 19.2143}, {1.932, 19.1429}, {1.933, 19.0714}, {1.934, 19.0}, {1.935, 18.9286}, {1.936, 18.8571}, {1.937, 18.7857}, {1.938, 18.7143}, {1.939, 18.6429}, {1.94, 18.5714}, {1.941, 18.5}, {1.942, 18.4286}, {1.943, 18.3571}, {1.944, 18.2857}, {1.945, 18.2143}, {1.946, 18.1429}, {1.947, 18.0714}, {1.948, 18.0}, {1.949, 17.9286}, {1.95, 17.8571}, {1.951, 17.7857}, {1.952, 17.7143}, {1.953, 17.6429}, {1.954, 17.5714}, {1.955, 17.5}, {1.956, 17.4286}, {1.957, 17.3571}, {1.958, 17.2857}, {1.959, 17.2143}, {1.96, 17.1429}, {1.961, 17.0714}, {1.962, 17.0}, {1.963, 16.9286}, {1.964, 16.8571}, {1.965, 16.7857}, {1.966, 16.7143}, {1.967, 16.6429}, {1.968, 16.5714}, {1.969, 16.5}, {1.97, 16.4286}, {1.971, 16.3571}, {1.972, 16.2857}, {1.973, 16.2143}, {1.974, 16.1429}, {1.975, 16.0714}, {1.976, 16.0}, {1.977, 15.9286}, {1.978, 15.8571}, {1.979, 15.7857}, {1.98, 15.7143}, {1.981, 15.6429}, {1.982, 15.5714}, {1.983, 15.5}, {1.984, 15.4286}, {1.985, 15.3571}, {1.986, 15.2857}, {1.987, 15.2143}, {1.988, 15.1429}, {1.989, 15.0714}, {1.99, 15.0}, {1.991, 14.9167}, {1.992, 14.8333}, {1.993, 14.75}, {1.994, 14.6667}, {1.995, 14.5833}, {1.996, 14.5}, {1.997, 14.4167}, {1.998, 14.3333}, {1.999, 14.25}, {2.0, 14.1667}, {2.001, 14.0833}, {2.002, 14.0}, {2.003, 13.9167}, {2.004, 13.8333}, {2.005, 13.75}, {2.006, 13.6667}, {2.007, 13.5833}, {2.008, 13.5}, {2.009, 13.4167}, {2.01, 13.3333}, {2.011, 13.25}, {2.012, 13.1667}, {2.013, 13.0833}, {2.014, 13.0}, {2.015, 12.9167}, {2.016, 12.8333}, {2.017, 12.75}, {2.018, 12.6667}, {2.019, 12.5833}, {2.02, 12.5}, {2.021, 12.4167}, {2.022, 12.3333}, {2.023, 12.25}, {2.024, 12.1667}, {2.025, 12.0833}, {2.026, 12.0}, {2.027, 11.9167}, {2.028, 11.8333}, {2.029, 11.75}, {2.03, 11.6667}, {2.031, 11.5833}, {2.032, 11.5}, {2.033, 11.4167}, {2.034, 11.3333}, {2.035, 11.25}, {2.036, 11.1667}, {2.037, 11.0833}, {2.038, 11.0}, {2.039, 10.9167}, {2.04, 10.8333}, {2.041, 10.75}, {2.042, 10.6667}, {2.043, 10.5833}, {2.044, 10.5}, {2.045, 10.4167}, {2.046, 10.3333}, {2.047, 10.25}, {2.048, 10.1667}, {2.049, 10.0833}, {2.05, 10.0}, {2.051, 9.9167}, {2.052, 9.8333}, {2.053, 9.75}, {2.054, 9.6667}, {2.055, 9.5833}, {2.056, 9.5}, {2.057, 9.4167}, {2.058, 9.3333}, {2.059, 9.25}, {2.06, 9.1667}, {2.061, 9.0833}, {2.062, 9.0}, {2.063, 8.9167}, {2.064, 8.8333}, {2.065, 8.75}, {2.066, 8.6667}, {2.067, 8.5833}, {2.068, 8.5}, {2.069, 8.4167}, {2.07, 8.3333}, {2.071, 8.25}, {2.072, 8.1667}, {2.073, 8.0833}, {2.074, 8.0}, {2.075, 7.9167}, {2.076, 7.8333}, {2.077, 7.75}, {2.078, 7.6667}, {2.079, 7.5833}, {2.08, 7.5}, {2.081, 7.4167}, {2.082, 7.3333}, {2.083, 7.25}, {2.084, 7.1667}, {2.085, 7.0833}, {2.086, 7.0}, {2.087, 6.9167}, {2.088, 6.8333}, {2.089, 6.75}, {2.09, 6.6667}, {2.091, 6.5833}, {2.092, 6.5}, {2.093, 6.4167}, {2.094, 6.3333}, {2.095, 6.25}, {2.096, 6.1667}, {2.097, 6.0833}, {2.098, 6.0}, {2.099, 5.9167}, {2.1, 5.8333}, {2.101, 5.75}, {2.102, 5.6667}, {2.103, 5.5833}, {2.104, 5.5}, {2.105, 5.4167}, {2.106, 5.3333}, {2.107, 5.25}, {2.108, 5.1667}, {2.109, 5.0833}, {2.11, 5.0}, {2.111, 4.9167}, {2.112, 4.8333}, {2.113, 4.75}, {2.114, 4.6667}, {2.115, 4.5833}, {2.116, 4.5}, {2.117, 4.4167}, {2.118, 4.3333}, {2.119, 4.25}, {2.12, 4.1667}, {2.121, 4.0833}, {2.122, 4.0}, {2.123, 3.9167}, {2.124, 3.8333}, {2.125, 3.75}, {2.126, 3.6667}, {2.127, 3.5833}, {2.128, 3.5}, {2.129, 3.4167}, {2.13, 3.3333}, {2.131, 3.25}, {2.132, 3.1667}, {2.133, 3.0833}, {2.134, 3.0}, {2.135, 2.9167}, {2.136, 2.8333}, {2.137, 2.75}, {2.138, 2.6667}, {2.139, 2.5833}, {2.14, 2.5}, {2.141, 2.4167}, {2.142, 2.3333}, {2.143, 2.25}, {2.144, 2.1667}, {2.145, 2.0833}, {2.146, 2.0}, {2.147, 1.9167}, {2.148, 1.8333}, {2.149, 1.75}, {2.15, 1.6667}, {2.151, 1.5833}, {2.152, 1.5}, {2.153, 1.4167}, {2.154, 1.3333}, {2.155, 1.25}, {2.156, 1.1667}, {2.157, 1.0833}, {2.158, 1.0}, {2.159, 0.9167}, {2.16, 0.8333}, {2.161, 0.75}, {2.162, 0.6667}, {2.163, 0.5833}, {2.164, 0.5}, {2.165, 0.4167}, {2.166, 0.3333}, {2.167, 0.25}, {2.168, 0.1667}, {2.169, 0.0833}, {2.17, 0.0}, {2.171, -0.0833}, {2.172, -0.1667}, {2.173, -0.25}, {2.174, -0.3333}, {2.175, -0.4167}, {2.176, -0.5}, {2.177, -0.5833}, {2.178, -0.6667}, {2.179, -0.75}, {2.18, -0.8333}, {2.181, -0.9167}, {2.182, -1.0}, {2.183, -1.0833}, {2.184, -1.1667}, {2.185, -1.25}, {2.186, -1.3333}, {2.187, -1.4167}, {2.188, -1.5}, {2.189, -1.5833}, {2.19, -1.6667}, {2.191, -1.75}, {2.192, -1.8333}, {2.193, -1.9167}, {2.194, -2.0}, {2.195, -2.0833}, {2.196, -2.1667}, {2.197, -2.25}, {2.198, -2.3333}, {2.199, -2.4167}, {2.2, -2.5}, {2.201, -2.5833}, {2.202, -2.6667}, {2.203, -2.75}, {2.204, -2.8333}, {2.205, -2.9167}, {2.206, -3.0}, {2.207, -3.0833}, {2.208, -3.1667}, {2.209, -3.25}, {2.21, -3.3333}, {2.211, -3.4167}, {2.212, -3.5}, {2.213, -3.5833}, {2.214, -3.6667}, {2.215, -3.75}, {2.216, -3.8333}, {2.217, -3.9167}, {2.218, -4.0}, {2.219, -4.0833}, {2.22, -4.1667}, {2.221, -4.25}, {2.222, -4.3333}, {2.223, -4.4167}, {2.224, -4.5}, {2.225, -4.5833}, {2.226, -4.6667}, {2.227, -4.75}, {2.228, -4.8333}, {2.229, -4.9167}, {2.23, -5.0}, {2.231, -5.125}, {2.232, -5.25}, {2.233, -5.375}, {2.234, -5.5}, {2.235, -5.625}, {2.236, -5.75}, {2.237, -5.875}, {2.238, -6.0}, {2.239, -6.125}, {2.24, -6.25}, {2.241, -6.375}, {2.242, -6.5}, {2.243, -6.625}, {2.244, -6.75}, {2.245, -6.875}, {2.246, -7.0}, {2.247, -7.125}, {2.248, -7.25}, {2.249, -7.375}, {2.25, -7.5}, {2.251, -7.625}, {2.252, -7.75}, {2.253, -7.875}, {2.254, -8.0}, {2.255, -8.125}, {2.256, -8.25}, {2.257, -8.375}, {2.258, -8.5}, {2.259, -8.625}, {2.26, -8.75}, {2.261, -8.875}, {2.262, -9.0}, {2.263, -9.125}, {2.264, -9.25}, {2.265, -9.375}, {2.266, -9.5}, {2.267, -9.625}, {2.268, -9.75}, {2.269, -9.875}, {2.27, -10.0}, {2.271, -10.1}, {2.272, -10.2}, {2.273, -10.3}, {2.274, -10.4}, {2.275, -10.5}, {2.276, -10.6}, {2.277, -10.7}, {2.278, -10.8}, {2.279, -10.9}, {2.28, -11.0}, {2.281, -11.1}, {2.282, -11.2}, {2.283, -11.3}, {2.284, -11.4}, {2.285, -11.5}, {2.286, -11.6}, {2.287, -11.7}, {2.288, -11.8}, {2.289, -11.9}, {2.29, -12.0}, {2.291, -12.1}, {2.292, -12.2}, {2.293, -12.3}, {2.294, -12.4}, {2.295, -12.5}, {2.296, -12.6}, {2.297, -12.7}, {2.298, -12.8}, {2.299, -12.9}, {2.3, -13.0}, {2.301, -13.1}, {2.302, -13.2}, {2.303, -13.3}, {2.304, -13.4}, {2.305, -13.5}, {2.306, -13.6}, {2.307, -13.7}, {2.308, -13.8}, {2.309, -13.9}, {2.31, -14.0}, {2.311, -14.1}, {2.312, -14.2}, {2.313, -14.3}, {2.314, -14.4}, {2.315, -14.5}, {2.316, -14.6}, {2.317, -14.7}, {2.318, -14.8}, {2.319, -14.9}, {2.32, -15.0}, {2.321, -15.1667}, {2.322, -15.3333}, {2.323, -15.5}, {2.324, -15.6667}, {2.325, -15.8333}, {2.326, -16.0}, {2.327, -16.1667}, {2.328, -16.3333}, {2.329, -16.5}, {2.33, -16.6667}, {2.331, -16.8333}, {2.332, -17.0}, {2.333, -17.1667}, {2.334, -17.3333}, {2.335, -17.5}, {2.336, -17.6667}, {2.337, -17.8333}, {2.338, -18.0}, {2.339, -18.1667}, {2.34, -18.3333}, {2.341, -18.5}, {2.342, -18.6667}, {2.343, -18.8333}, {2.344, -19.0}, {2.345, -19.1667}, {2.346, -19.3333}, {2.347, -19.5}, {2.348, -19.6667}, {2.349, -19.8333}, {2.35, -20.0}, {2.351, -20.1667}, {2.352, -20.3333}, {2.353, -20.5}, {2.354, -20.6667}, {2.355, -20.8333}, {2.356, -21.0}, {2.357, -21.1667}, {2.358, -21.3333}, {2.359, -21.5}, {2.36, -21.6667}, {2.361, -21.8333}, {2.362, -22.0}, {2.363, -22.1667}, {2.364, -22.3333}, {2.365, -22.5}, {2.366, -22.6667}, {2.367, -22.8333}, {2.368, -23.0}, {2.369, -23.1667}, {2.37, -23.3333}, {2.371, -23.5}, {2.372, -23.6667}, {2.373, -23.8333}, {2.374, -24.0}, {2.375, -24.1667}, {2.376, -24.3333}, {2.377, -24.5}, {2.378, -24.6667}, {2.379, -24.8333}, {2.38, -25.0}, {2.381, -25.25}, {2.382, -25.5}, {2.383, -25.75}, {2.384, -26.0}, {2.385, -26.25}, {2.386, -26.5}, {2.387, -26.75}, {2.388, -27.0}, {2.389, -27.25}, {2.39, -27.5}, {2.391, -27.75}, {2.392, -28.0}, {2.393, -28.25}, {2.394, -28.5}, {2.395, -28.75}, {2.396, -29.0}, {2.397, -29.25}, {2.398, -29.5}, {2.399, -29.75}, {2.4, -30.0}, {2.401, -30.25}, {2.402, -30.5}, {2.403, -30.75}, {2.404, -31.0}, {2.405, -31.25}, {2.406, -31.5}, {2.407, -31.75}, {2.408, -32.0}, {2.409, -32.25}, {2.41, -32.5}, {2.411, -32.75}, {2.412, -33.0}, {2.413, -33.25}, {2.414, -33.5}, {2.415, -33.75}, {2.416, -34.0}, {2.417, -34.25}, {2.418, -34.5}, {2.419, -34.75}, {2.42, -35.0}, {2.421, -35.25}, {2.422, -35.5}, {2.423, -35.75}, {2.424, -36.0}, {2.425, -36.25}, {2.426, -36.5}, {2.427, -36.75}, {2.428, -37.0}, {2.429, -37.25}, {2.43, -37.5}, {2.431, -37.75}, {2.432, -38.0}, {2.433, -38.25}, {2.434, -38.5}, {2.435, -38.75}, {2.436, -39.0}, {2.437, -39.25}, {2.438, -39.5}, {2.439, -39.75}, {2.44, -40.0}};

// ********************************** Functions **********************************

float FEB_LTC6811_Temp_LUT_Get_Temperature(float voltage) {
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	ed87 0a01 	vstr	s0, [r7, #4]
	if (voltage < FEB_LTC6811_TEMP_LUT_MIN_MAP_VOLT || voltage > FEB_LTC6811_TEMP_LUT_MAX_MAP_VOLT) {
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f7fd fed0 	bl	8000588 <__aeabi_f2d>
 80027e8:	a323      	add	r3, pc, #140	; (adr r3, 8002878 <FEB_LTC6811_Temp_LUT_Get_Temperature+0xa0>)
 80027ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ee:	f7fe f995 	bl	8000b1c <__aeabi_dcmplt>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d10a      	bne.n	800280e <FEB_LTC6811_Temp_LUT_Get_Temperature+0x36>
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	f7fd fec5 	bl	8000588 <__aeabi_f2d>
 80027fe:	a324      	add	r3, pc, #144	; (adr r3, 8002890 <FEB_LTC6811_Temp_LUT_Get_Temperature+0xb8>)
 8002800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002804:	f7fe f9a8 	bl	8000b58 <__aeabi_dcmpgt>
 8002808:	4603      	mov	r3, r0
 800280a:	2b00      	cmp	r3, #0
 800280c:	d001      	beq.n	8002812 <FEB_LTC6811_Temp_LUT_Get_Temperature+0x3a>
		return -42.0;
 800280e:	4b1e      	ldr	r3, [pc, #120]	; (8002888 <FEB_LTC6811_Temp_LUT_Get_Temperature+0xb0>)
 8002810:	e028      	b.n	8002864 <FEB_LTC6811_Temp_LUT_Get_Temperature+0x8c>
	}

	uint16_t index = (uint16_t) round((voltage - FEB_LTC6811_TEMP_LUT_MIN_MAP_VOLT) / FEB_LTC6811_TEMP_LUT_RESOLUTION);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f7fd feb8 	bl	8000588 <__aeabi_f2d>
 8002818:	a317      	add	r3, pc, #92	; (adr r3, 8002878 <FEB_LTC6811_Temp_LUT_Get_Temperature+0xa0>)
 800281a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800281e:	f7fd fd53 	bl	80002c8 <__aeabi_dsub>
 8002822:	4602      	mov	r2, r0
 8002824:	460b      	mov	r3, r1
 8002826:	4610      	mov	r0, r2
 8002828:	4619      	mov	r1, r3
 800282a:	a315      	add	r3, pc, #84	; (adr r3, 8002880 <FEB_LTC6811_Temp_LUT_Get_Temperature+0xa8>)
 800282c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002830:	f7fe f82c 	bl	800088c <__aeabi_ddiv>
 8002834:	4602      	mov	r2, r0
 8002836:	460b      	mov	r3, r1
 8002838:	ec43 2b17 	vmov	d7, r2, r3
 800283c:	eeb0 0a47 	vmov.f32	s0, s14
 8002840:	eef0 0a67 	vmov.f32	s1, s15
 8002844:	f009 fdbc 	bl	800c3c0 <round>
 8002848:	ec53 2b10 	vmov	r2, r3, d0
 800284c:	4610      	mov	r0, r2
 800284e:	4619      	mov	r1, r3
 8002850:	f7fe f9ca 	bl	8000be8 <__aeabi_d2uiz>
 8002854:	4603      	mov	r3, r0
 8002856:	81fb      	strh	r3, [r7, #14]
	return FEB_LTC6811_TEMP_MAP[index][1];
 8002858:	89fb      	ldrh	r3, [r7, #14]
 800285a:	4a0c      	ldr	r2, [pc, #48]	; (800288c <FEB_LTC6811_Temp_LUT_Get_Temperature+0xb4>)
 800285c:	00db      	lsls	r3, r3, #3
 800285e:	4413      	add	r3, r2
 8002860:	3304      	adds	r3, #4
 8002862:	681b      	ldr	r3, [r3, #0]
}
 8002864:	ee07 3a90 	vmov	s15, r3
 8002868:	eeb0 0a67 	vmov.f32	s0, s15
 800286c:	3710      	adds	r7, #16
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	f3af 8000 	nop.w
 8002878:	cccccccd 	.word	0xcccccccd
 800287c:	3ff4cccc 	.word	0x3ff4cccc
 8002880:	d2f1a9fc 	.word	0xd2f1a9fc
 8002884:	3f50624d 	.word	0x3f50624d
 8002888:	c2280000 	.word	0xc2280000
 800288c:	20000048 	.word	0x20000048
 8002890:	b851eb85 	.word	0xb851eb85
 8002894:	4003851e 	.word	0x4003851e

08002898 <unsignedToSignedLong>:

#include "FEB_Math.h"

// ********************************** Functions **********************************

long unsignedToSignedLong(uint32_t value) {
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
	return (value & 0x7FFFFFFF) - (value & (0b1 << 31));
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80028a6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	370c      	adds	r7, #12
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr

080028b6 <unsignedToSigned16>:

int16_t unsignedToSigned16(uint16_t value) {
 80028b6:	b480      	push	{r7}
 80028b8:	b083      	sub	sp, #12
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	4603      	mov	r3, r0
 80028be:	80fb      	strh	r3, [r7, #6]
	return (value & 0x7FFF) - (value & (0b1 << 15));
 80028c0:	88fb      	ldrh	r3, [r7, #6]
 80028c2:	f083 437f 	eor.w	r3, r3, #4278190080	; 0xff000000
 80028c6:	f483 037f 	eor.w	r3, r3, #16711680	; 0xff0000
 80028ca:	f483 4300 	eor.w	r3, r3, #32768	; 0x8000
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 80028d4:	b29b      	uxth	r3, r3
 80028d6:	b21b      	sxth	r3, r3
}
 80028d8:	4618      	mov	r0, r3
 80028da:	370c      	adds	r7, #12
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr

080028e4 <FEB_Timer_Init>:

extern TIM_HandleTypeDef htim4;

// ********************************** Initialize **********************************

void FEB_Timer_Init(void) {
 80028e4:	b580      	push	{r7, lr}
 80028e6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim4);
 80028e8:	4802      	ldr	r0, [pc, #8]	; (80028f4 <FEB_Timer_Init+0x10>)
 80028ea:	f005 fb85 	bl	8007ff8 <HAL_TIM_Base_Start>
}
 80028ee:	bf00      	nop
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	20002a84 	.word	0x20002a84

080028f8 <FEB_Timer_Delay_Micro>:

// ********************************** Functions **********************************

void FEB_Timer_Delay_Micro(uint16_t delay) {
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	4603      	mov	r3, r0
 8002900:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 8002902:	4b09      	ldr	r3, [pc, #36]	; (8002928 <FEB_Timer_Delay_Micro+0x30>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	2200      	movs	r2, #0
 8002908:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim4) < delay);
 800290a:	bf00      	nop
 800290c:	4b06      	ldr	r3, [pc, #24]	; (8002928 <FEB_Timer_Delay_Micro+0x30>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002912:	88fb      	ldrh	r3, [r7, #6]
 8002914:	429a      	cmp	r2, r3
 8002916:	d3f9      	bcc.n	800290c <FEB_Timer_Delay_Micro+0x14>
}
 8002918:	bf00      	nop
 800291a:	bf00      	nop
 800291c:	370c      	adds	r7, #12
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr
 8002926:	bf00      	nop
 8002928:	20002a84 	.word	0x20002a84

0800292c <LTC6811_init_reg_limits>:

/* Initialize the Register limits */
void LTC6811_init_reg_limits(uint8_t total_ic, //The number of ICs in the system
							cell_asic *ic  //A two dimensional array where data will be written
							)
{
 800292c:	b480      	push	{r7}
 800292e:	b085      	sub	sp, #20
 8002930:	af00      	add	r7, sp, #0
 8002932:	4603      	mov	r3, r0
 8002934:	6039      	str	r1, [r7, #0]
 8002936:	71fb      	strb	r3, [r7, #7]
  for (uint8_t cic=0; cic<total_ic; cic++)
 8002938:	2300      	movs	r3, #0
 800293a:	73fb      	strb	r3, [r7, #15]
 800293c:	e038      	b.n	80029b0 <LTC6811_init_reg_limits+0x84>
  {
    ic[cic].ic_reg.cell_channels=12;
 800293e:	7bfb      	ldrb	r3, [r7, #15]
 8002940:	22e8      	movs	r2, #232	; 0xe8
 8002942:	fb02 f303 	mul.w	r3, r2, r3
 8002946:	683a      	ldr	r2, [r7, #0]
 8002948:	4413      	add	r3, r2
 800294a:	220c      	movs	r2, #12
 800294c:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
    ic[cic].ic_reg.stat_channels=4;
 8002950:	7bfb      	ldrb	r3, [r7, #15]
 8002952:	22e8      	movs	r2, #232	; 0xe8
 8002954:	fb02 f303 	mul.w	r3, r2, r3
 8002958:	683a      	ldr	r2, [r7, #0]
 800295a:	4413      	add	r3, r2
 800295c:	2204      	movs	r2, #4
 800295e:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
    ic[cic].ic_reg.aux_channels=6;
 8002962:	7bfb      	ldrb	r3, [r7, #15]
 8002964:	22e8      	movs	r2, #232	; 0xe8
 8002966:	fb02 f303 	mul.w	r3, r2, r3
 800296a:	683a      	ldr	r2, [r7, #0]
 800296c:	4413      	add	r3, r2
 800296e:	2206      	movs	r2, #6
 8002970:	f883 20de 	strb.w	r2, [r3, #222]	; 0xde
    ic[cic].ic_reg.num_cv_reg=4;
 8002974:	7bfb      	ldrb	r3, [r7, #15]
 8002976:	22e8      	movs	r2, #232	; 0xe8
 8002978:	fb02 f303 	mul.w	r3, r2, r3
 800297c:	683a      	ldr	r2, [r7, #0]
 800297e:	4413      	add	r3, r2
 8002980:	2204      	movs	r2, #4
 8002982:	f883 20df 	strb.w	r2, [r3, #223]	; 0xdf
    ic[cic].ic_reg.num_gpio_reg=2;
 8002986:	7bfb      	ldrb	r3, [r7, #15]
 8002988:	22e8      	movs	r2, #232	; 0xe8
 800298a:	fb02 f303 	mul.w	r3, r2, r3
 800298e:	683a      	ldr	r2, [r7, #0]
 8002990:	4413      	add	r3, r2
 8002992:	2202      	movs	r2, #2
 8002994:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
    ic[cic].ic_reg.num_stat_reg=3;
 8002998:	7bfb      	ldrb	r3, [r7, #15]
 800299a:	22e8      	movs	r2, #232	; 0xe8
 800299c:	fb02 f303 	mul.w	r3, r2, r3
 80029a0:	683a      	ldr	r2, [r7, #0]
 80029a2:	4413      	add	r3, r2
 80029a4:	2203      	movs	r2, #3
 80029a6:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
  for (uint8_t cic=0; cic<total_ic; cic++)
 80029aa:	7bfb      	ldrb	r3, [r7, #15]
 80029ac:	3301      	adds	r3, #1
 80029ae:	73fb      	strb	r3, [r7, #15]
 80029b0:	7bfa      	ldrb	r2, [r7, #15]
 80029b2:	79fb      	ldrb	r3, [r7, #7]
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d3c2      	bcc.n	800293e <LTC6811_init_reg_limits+0x12>
  }
}
 80029b8:	bf00      	nop
 80029ba:	bf00      	nop
 80029bc:	3714      	adds	r7, #20
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr

080029c6 <LTC6811_wrcfg>:
order so the last device's configuration is written first.
*/
void LTC6811_wrcfg(uint8_t total_ic, //The number of ICs being written to
                   cell_asic *ic //A two dimensional array of the configuration data that will be written
                  )
{
 80029c6:	b580      	push	{r7, lr}
 80029c8:	b082      	sub	sp, #8
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	4603      	mov	r3, r0
 80029ce:	6039      	str	r1, [r7, #0]
 80029d0:	71fb      	strb	r3, [r7, #7]
  LTC681x_wrcfg(total_ic,ic);
 80029d2:	79fb      	ldrb	r3, [r7, #7]
 80029d4:	6839      	ldr	r1, [r7, #0]
 80029d6:	4618      	mov	r0, r3
 80029d8:	f000 f9c4 	bl	8002d64 <LTC681x_wrcfg>
}
 80029dc:	bf00      	nop
 80029de:	3708      	adds	r7, #8
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}

080029e4 <LTC6811_adcv>:
/* Starts cell voltage conversion */
void LTC6811_adcv(uint8_t MD, //ADC Mode
				  uint8_t DCP, //Discharge Permit
				  uint8_t CH //Cell Channels to be measured
				  )
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	4603      	mov	r3, r0
 80029ec:	71fb      	strb	r3, [r7, #7]
 80029ee:	460b      	mov	r3, r1
 80029f0:	71bb      	strb	r3, [r7, #6]
 80029f2:	4613      	mov	r3, r2
 80029f4:	717b      	strb	r3, [r7, #5]
  LTC681x_adcv(MD,DCP,CH);
 80029f6:	797a      	ldrb	r2, [r7, #5]
 80029f8:	79b9      	ldrb	r1, [r7, #6]
 80029fa:	79fb      	ldrb	r3, [r7, #7]
 80029fc:	4618      	mov	r0, r3
 80029fe:	f000 fa30 	bl	8002e62 <LTC681x_adcv>
}
 8002a02:	bf00      	nop
 8002a04:	3708      	adds	r7, #8
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}

08002a0a <LTC6811_adax>:

/* Start a GPIO and Vref2 Conversion */
void LTC6811_adax(uint8_t MD, //ADC Mode
				  uint8_t CHG //GPIO Channels to be measured
				  )
{
 8002a0a:	b580      	push	{r7, lr}
 8002a0c:	b082      	sub	sp, #8
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	4603      	mov	r3, r0
 8002a12:	460a      	mov	r2, r1
 8002a14:	71fb      	strb	r3, [r7, #7]
 8002a16:	4613      	mov	r3, r2
 8002a18:	71bb      	strb	r3, [r7, #6]
  LTC681x_adax(MD,CHG);
 8002a1a:	79ba      	ldrb	r2, [r7, #6]
 8002a1c:	79fb      	ldrb	r3, [r7, #7]
 8002a1e:	4611      	mov	r1, r2
 8002a20:	4618      	mov	r0, r3
 8002a22:	f000 fa49 	bl	8002eb8 <LTC681x_adax>
}
 8002a26:	bf00      	nop
 8002a28:	3708      	adds	r7, #8
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}

08002a2e <LTC6811_rdcv>:
*/
uint8_t LTC6811_rdcv(uint8_t reg, // Controls which cell voltage register is read back.
                     uint8_t total_ic, // The number of ICs in the system
                     cell_asic *ic // Array of the parsed cell codes
                    )
{
 8002a2e:	b580      	push	{r7, lr}
 8002a30:	b084      	sub	sp, #16
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	4603      	mov	r3, r0
 8002a36:	603a      	str	r2, [r7, #0]
 8002a38:	71fb      	strb	r3, [r7, #7]
 8002a3a:	460b      	mov	r3, r1
 8002a3c:	71bb      	strb	r3, [r7, #6]
  int8_t pec_error = 0;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	73fb      	strb	r3, [r7, #15]
  pec_error = LTC681x_rdcv(reg,total_ic,ic);
 8002a42:	79b9      	ldrb	r1, [r7, #6]
 8002a44:	79fb      	ldrb	r3, [r7, #7]
 8002a46:	683a      	ldr	r2, [r7, #0]
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f000 fa5a 	bl	8002f02 <LTC681x_rdcv>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	73fb      	strb	r3, [r7, #15]
  return(pec_error);
 8002a52:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3710      	adds	r7, #16
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <LTC6811_rdaux>:
*/
int8_t LTC6811_rdaux(uint8_t reg, //Determines which GPIO voltage register is read back.
                     uint8_t total_ic,//The number of ICs in the system
                     cell_asic *ic//A two dimensional array of the gpio voltage codes.
                     )
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	4603      	mov	r3, r0
 8002a64:	603a      	str	r2, [r7, #0]
 8002a66:	71fb      	strb	r3, [r7, #7]
 8002a68:	460b      	mov	r3, r1
 8002a6a:	71bb      	strb	r3, [r7, #6]
  int8_t pec_error = 0;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	73fb      	strb	r3, [r7, #15]
  LTC681x_rdaux(reg,total_ic,ic);
 8002a70:	79b9      	ldrb	r1, [r7, #6]
 8002a72:	79fb      	ldrb	r3, [r7, #7]
 8002a74:	683a      	ldr	r2, [r7, #0]
 8002a76:	4618      	mov	r0, r3
 8002a78:	f000 faf7 	bl	800306a <LTC681x_rdaux>
  return (pec_error);
 8002a7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3710      	adds	r7, #16
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}

08002a88 <LTC6811_pollAdc>:
  return(LTC681x_pladc());
}

//This function will block operation until the ADC has finished it's conversion */
uint32_t LTC6811_pollAdc()
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	af00      	add	r7, sp, #0
  return(LTC681x_pollAdc());
 8002a8c:	f000 fcb8 	bl	8003400 <LTC681x_pollAdc>
 8002a90:	4603      	mov	r3, r0
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <LTC6811_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC6811_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
							 cell_asic *ic //A two dimensional array that will store the data
							 )
{
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b082      	sub	sp, #8
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	6039      	str	r1, [r7, #0]
 8002aa0:	71fb      	strb	r3, [r7, #7]
  LTC681x_reset_crc_count(total_ic,ic);
 8002aa2:	79fb      	ldrb	r3, [r7, #7]
 8002aa4:	6839      	ldr	r1, [r7, #0]
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f000 fe92 	bl	80037d0 <LTC681x_reset_crc_count>
}
 8002aac:	bf00      	nop
 8002aae:	3708      	adds	r7, #8
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}

08002ab4 <LTC6811_init_cfg>:

/* Helper function to initialize CFG variables.*/
void LTC6811_init_cfg(uint8_t total_ic, //Number of ICs in the system
					  cell_asic *ic //A two dimensional array that will store the data
					  )
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	4603      	mov	r3, r0
 8002abc:	6039      	str	r1, [r7, #0]
 8002abe:	71fb      	strb	r3, [r7, #7]
  LTC681x_init_cfg(total_ic,ic);
 8002ac0:	79fb      	ldrb	r3, [r7, #7]
 8002ac2:	6839      	ldr	r1, [r7, #0]
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f000 fee9 	bl	800389c <LTC681x_init_cfg>
}
 8002aca:	bf00      	nop
 8002acc:	3708      	adds	r7, #8
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}

08002ad2 <LTC6811_set_cfgr>:
					  bool dcc[12],// The DCC bit
					  bool dcto[4],// The Dcto bit
					  uint16_t uv, // The UV bit
					  uint16_t  ov // The OV bit
					  )
{
 8002ad2:	b580      	push	{r7, lr}
 8002ad4:	b088      	sub	sp, #32
 8002ad6:	af06      	add	r7, sp, #24
 8002ad8:	6039      	str	r1, [r7, #0]
 8002ada:	4611      	mov	r1, r2
 8002adc:	461a      	mov	r2, r3
 8002ade:	4603      	mov	r3, r0
 8002ae0:	71fb      	strb	r3, [r7, #7]
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	71bb      	strb	r3, [r7, #6]
 8002ae6:	4613      	mov	r3, r2
 8002ae8:	717b      	strb	r3, [r7, #5]
  LTC681x_set_cfgr(nIC ,ic,refon,adcopt,gpio,dcc,dcto, uv, ov);
 8002aea:	7979      	ldrb	r1, [r7, #5]
 8002aec:	79ba      	ldrb	r2, [r7, #6]
 8002aee:	79f8      	ldrb	r0, [r7, #7]
 8002af0:	8c3b      	ldrh	r3, [r7, #32]
 8002af2:	9304      	str	r3, [sp, #16]
 8002af4:	8bbb      	ldrh	r3, [r7, #28]
 8002af6:	9303      	str	r3, [sp, #12]
 8002af8:	69bb      	ldr	r3, [r7, #24]
 8002afa:	9302      	str	r3, [sp, #8]
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	9301      	str	r3, [sp, #4]
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	9300      	str	r3, [sp, #0]
 8002b04:	460b      	mov	r3, r1
 8002b06:	6839      	ldr	r1, [r7, #0]
 8002b08:	f000 fef2 	bl	80038f0 <LTC681x_set_cfgr>
}
 8002b0c:	bf00      	nop
 8002b0e:	3708      	adds	r7, #8
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}

08002b14 <wakeup_idle>:
                                0x585a, 0x8ba7, 0x4e3e, 0x450c, 0x8095
                               };

/* Wake isoSPI up from IDlE state and enters the READY state */
void wakeup_idle(uint8_t total_ic) //Number of ICs in the system
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	71fb      	strb	r3, [r7, #7]
	for (int i =0; i<total_ic; i++)
 8002b1e:	2300      	movs	r3, #0
 8002b20:	60fb      	str	r3, [r7, #12]
 8002b22:	e00b      	b.n	8002b3c <wakeup_idle+0x28>
	{
	   cs_low(CS_PIN);
 8002b24:	200a      	movs	r0, #10
 8002b26:	f001 f93d 	bl	8003da4 <cs_low>
	   spi_read_byte(0xff);//Guarantees the isoSPI will be in ready mode
 8002b2a:	20ff      	movs	r0, #255	; 0xff
 8002b2c:	f001 f9b0 	bl	8003e90 <spi_read_byte>
	   cs_high(CS_PIN);
 8002b30:	200a      	movs	r0, #10
 8002b32:	f001 f947 	bl	8003dc4 <cs_high>
	for (int i =0; i<total_ic; i++)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	3301      	adds	r3, #1
 8002b3a:	60fb      	str	r3, [r7, #12]
 8002b3c:	79fb      	ldrb	r3, [r7, #7]
 8002b3e:	68fa      	ldr	r2, [r7, #12]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	dbef      	blt.n	8002b24 <wakeup_idle+0x10>
	}
}
 8002b44:	bf00      	nop
 8002b46:	bf00      	nop
 8002b48:	3710      	adds	r7, #16
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}

08002b4e <wakeup_sleep>:

/* Generic wakeup command to wake the LTC681x from sleep state */
void wakeup_sleep(uint8_t total_ic) //Number of ICs in the system
{
 8002b4e:	b580      	push	{r7, lr}
 8002b50:	b084      	sub	sp, #16
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	4603      	mov	r3, r0
 8002b56:	71fb      	strb	r3, [r7, #7]
	for (int i =0; i<total_ic; i++)
 8002b58:	2300      	movs	r3, #0
 8002b5a:	60fb      	str	r3, [r7, #12]
 8002b5c:	e00f      	b.n	8002b7e <wakeup_sleep+0x30>
	{
	   cs_low(CS_PIN);
 8002b5e:	200a      	movs	r0, #10
 8002b60:	f001 f920 	bl	8003da4 <cs_low>
	   delay_u(300); // Guarantees the LTC681x will be in standby
 8002b64:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002b68:	f001 f93c 	bl	8003de4 <delay_u>
	   cs_high(CS_PIN);
 8002b6c:	200a      	movs	r0, #10
 8002b6e:	f001 f929 	bl	8003dc4 <cs_high>
	   delay_u(10);
 8002b72:	200a      	movs	r0, #10
 8002b74:	f001 f936 	bl	8003de4 <delay_u>
	for (int i =0; i<total_ic; i++)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	60fb      	str	r3, [r7, #12]
 8002b7e:	79fb      	ldrb	r3, [r7, #7]
 8002b80:	68fa      	ldr	r2, [r7, #12]
 8002b82:	429a      	cmp	r2, r3
 8002b84:	dbeb      	blt.n	8002b5e <wakeup_sleep+0x10>
	}
}
 8002b86:	bf00      	nop
 8002b88:	bf00      	nop
 8002b8a:	3710      	adds	r7, #16
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}

08002b90 <cmd_68>:

/* Generic function to write 68xx commands. Function calculates PEC for tx_cmd data. */
void cmd_68(uint8_t tx_cmd[2]) //The command to be transmitted
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b084      	sub	sp, #16
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
	uint8_t cmd[4];
	uint16_t cmd_pec;
	uint8_t md_bits;

	cmd[0] = tx_cmd[0];
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	781b      	ldrb	r3, [r3, #0]
 8002b9c:	723b      	strb	r3, [r7, #8]
	cmd[1] =  tx_cmd[1];
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	785b      	ldrb	r3, [r3, #1]
 8002ba2:	727b      	strb	r3, [r7, #9]
	cmd_pec = pec15_calc(2, cmd);
 8002ba4:	f107 0308 	add.w	r3, r7, #8
 8002ba8:	4619      	mov	r1, r3
 8002baa:	2002      	movs	r0, #2
 8002bac:	f000 f8a6 	bl	8002cfc <pec15_calc>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	81fb      	strh	r3, [r7, #14]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 8002bb4:	89fb      	ldrh	r3, [r7, #14]
 8002bb6:	0a1b      	lsrs	r3, r3, #8
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t)(cmd_pec);
 8002bbe:	89fb      	ldrh	r3, [r7, #14]
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	72fb      	strb	r3, [r7, #11]

	cs_low(CS_PIN);
 8002bc4:	200a      	movs	r0, #10
 8002bc6:	f001 f8ed 	bl	8003da4 <cs_low>
	spi_write_array(4,cmd);
 8002bca:	f107 0308 	add.w	r3, r7, #8
 8002bce:	4619      	mov	r1, r3
 8002bd0:	2004      	movs	r0, #4
 8002bd2:	f001 f913 	bl	8003dfc <spi_write_array>
	cs_high(CS_PIN);
 8002bd6:	200a      	movs	r0, #10
 8002bd8:	f001 f8f4 	bl	8003dc4 <cs_high>
}
 8002bdc:	bf00      	nop
 8002bde:	3710      	adds	r7, #16
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <write_68>:
 */
void write_68(uint8_t total_ic, //Number of ICs to be written to
			  uint8_t tx_cmd[2], //The command to be transmitted
			  uint8_t data[] // Payload Data
			  )
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b088      	sub	sp, #32
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	4603      	mov	r3, r0
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]
 8002bf0:	73fb      	strb	r3, [r7, #15]
	const uint8_t BYTES_IN_REG = 6;
 8002bf2:	2306      	movs	r3, #6
 8002bf4:	773b      	strb	r3, [r7, #28]
	const uint8_t CMD_LEN = 4+(8*total_ic);
 8002bf6:	7bfb      	ldrb	r3, [r7, #15]
 8002bf8:	00db      	lsls	r3, r3, #3
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	3304      	adds	r3, #4
 8002bfe:	76fb      	strb	r3, [r7, #27]
	uint8_t *cmd;
	uint16_t data_pec;
	uint16_t cmd_pec;
	uint8_t cmd_index;

	cmd = (uint8_t *)malloc(CMD_LEN*sizeof(uint8_t));
 8002c00:	7efb      	ldrb	r3, [r7, #27]
 8002c02:	4618      	mov	r0, r3
 8002c04:	f006 fcd6 	bl	80095b4 <malloc>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	617b      	str	r3, [r7, #20]
	cmd[0] = tx_cmd[0];
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	781a      	ldrb	r2, [r3, #0]
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	701a      	strb	r2, [r3, #0]
	cmd[1] = tx_cmd[1];
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	3301      	adds	r3, #1
 8002c18:	68ba      	ldr	r2, [r7, #8]
 8002c1a:	7852      	ldrb	r2, [r2, #1]
 8002c1c:	701a      	strb	r2, [r3, #0]
	cmd_pec = pec15_calc(2, cmd);
 8002c1e:	6979      	ldr	r1, [r7, #20]
 8002c20:	2002      	movs	r0, #2
 8002c22:	f000 f86b 	bl	8002cfc <pec15_calc>
 8002c26:	4603      	mov	r3, r0
 8002c28:	827b      	strh	r3, [r7, #18]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 8002c2a:	8a7b      	ldrh	r3, [r7, #18]
 8002c2c:	0a1b      	lsrs	r3, r3, #8
 8002c2e:	b29a      	uxth	r2, r3
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	3302      	adds	r3, #2
 8002c34:	b2d2      	uxtb	r2, r2
 8002c36:	701a      	strb	r2, [r3, #0]
	cmd[3] = (uint8_t)(cmd_pec);
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	3303      	adds	r3, #3
 8002c3c:	8a7a      	ldrh	r2, [r7, #18]
 8002c3e:	b2d2      	uxtb	r2, r2
 8002c40:	701a      	strb	r2, [r3, #0]

	cmd_index = 4;
 8002c42:	2304      	movs	r3, #4
 8002c44:	77fb      	strb	r3, [r7, #31]
	for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--)               // Executes for each LTC681x, this loops starts with the last IC on the stack.
 8002c46:	7bfb      	ldrb	r3, [r7, #15]
 8002c48:	77bb      	strb	r3, [r7, #30]
 8002c4a:	e042      	b.n	8002cd2 <write_68+0xee>
    {	                                                                            //The first configuration written is received by the last IC in the daisy chain
		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	777b      	strb	r3, [r7, #29]
 8002c50:	e016      	b.n	8002c80 <write_68+0x9c>
		{
			cmd[cmd_index] = data[((current_ic-1)*6)+current_byte];
 8002c52:	7fbb      	ldrb	r3, [r7, #30]
 8002c54:	1e5a      	subs	r2, r3, #1
 8002c56:	4613      	mov	r3, r2
 8002c58:	005b      	lsls	r3, r3, #1
 8002c5a:	4413      	add	r3, r2
 8002c5c:	005b      	lsls	r3, r3, #1
 8002c5e:	461a      	mov	r2, r3
 8002c60:	7f7b      	ldrb	r3, [r7, #29]
 8002c62:	4413      	add	r3, r2
 8002c64:	461a      	mov	r2, r3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	441a      	add	r2, r3
 8002c6a:	7ffb      	ldrb	r3, [r7, #31]
 8002c6c:	6979      	ldr	r1, [r7, #20]
 8002c6e:	440b      	add	r3, r1
 8002c70:	7812      	ldrb	r2, [r2, #0]
 8002c72:	701a      	strb	r2, [r3, #0]
			cmd_index = cmd_index + 1;
 8002c74:	7ffb      	ldrb	r3, [r7, #31]
 8002c76:	3301      	adds	r3, #1
 8002c78:	77fb      	strb	r3, [r7, #31]
		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8002c7a:	7f7b      	ldrb	r3, [r7, #29]
 8002c7c:	3301      	adds	r3, #1
 8002c7e:	777b      	strb	r3, [r7, #29]
 8002c80:	7f7a      	ldrb	r2, [r7, #29]
 8002c82:	7f3b      	ldrb	r3, [r7, #28]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d3e4      	bcc.n	8002c52 <write_68+0x6e>
		}

		data_pec = (uint16_t)pec15_calc(BYTES_IN_REG, &data[(current_ic-1)*6]);    // Calculating the PEC for each ICs configuration register data
 8002c88:	7fbb      	ldrb	r3, [r7, #30]
 8002c8a:	1e5a      	subs	r2, r3, #1
 8002c8c:	4613      	mov	r3, r2
 8002c8e:	005b      	lsls	r3, r3, #1
 8002c90:	4413      	add	r3, r2
 8002c92:	005b      	lsls	r3, r3, #1
 8002c94:	461a      	mov	r2, r3
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	441a      	add	r2, r3
 8002c9a:	7f3b      	ldrb	r3, [r7, #28]
 8002c9c:	4611      	mov	r1, r2
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f000 f82c 	bl	8002cfc <pec15_calc>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	823b      	strh	r3, [r7, #16]
		cmd[cmd_index] = (uint8_t)(data_pec >> 8);
 8002ca8:	8a3b      	ldrh	r3, [r7, #16]
 8002caa:	0a1b      	lsrs	r3, r3, #8
 8002cac:	b299      	uxth	r1, r3
 8002cae:	7ffb      	ldrb	r3, [r7, #31]
 8002cb0:	697a      	ldr	r2, [r7, #20]
 8002cb2:	4413      	add	r3, r2
 8002cb4:	b2ca      	uxtb	r2, r1
 8002cb6:	701a      	strb	r2, [r3, #0]
		cmd[cmd_index + 1] = (uint8_t)data_pec;
 8002cb8:	7ffb      	ldrb	r3, [r7, #31]
 8002cba:	3301      	adds	r3, #1
 8002cbc:	697a      	ldr	r2, [r7, #20]
 8002cbe:	4413      	add	r3, r2
 8002cc0:	8a3a      	ldrh	r2, [r7, #16]
 8002cc2:	b2d2      	uxtb	r2, r2
 8002cc4:	701a      	strb	r2, [r3, #0]
		cmd_index = cmd_index + 2;
 8002cc6:	7ffb      	ldrb	r3, [r7, #31]
 8002cc8:	3302      	adds	r3, #2
 8002cca:	77fb      	strb	r3, [r7, #31]
	for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--)               // Executes for each LTC681x, this loops starts with the last IC on the stack.
 8002ccc:	7fbb      	ldrb	r3, [r7, #30]
 8002cce:	3b01      	subs	r3, #1
 8002cd0:	77bb      	strb	r3, [r7, #30]
 8002cd2:	7fbb      	ldrb	r3, [r7, #30]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d1b9      	bne.n	8002c4c <write_68+0x68>
	}

	cs_low(CS_PIN);
 8002cd8:	200a      	movs	r0, #10
 8002cda:	f001 f863 	bl	8003da4 <cs_low>
	spi_write_array(CMD_LEN, cmd);
 8002cde:	7efb      	ldrb	r3, [r7, #27]
 8002ce0:	6979      	ldr	r1, [r7, #20]
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f001 f88a 	bl	8003dfc <spi_write_array>
	cs_high(CS_PIN);
 8002ce8:	200a      	movs	r0, #10
 8002cea:	f001 f86b 	bl	8003dc4 <cs_high>

	free(cmd);
 8002cee:	6978      	ldr	r0, [r7, #20]
 8002cf0:	f006 fc68 	bl	80095c4 <free>
}
 8002cf4:	bf00      	nop
 8002cf6:	3720      	adds	r7, #32
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}

08002cfc <pec15_calc>:

/* Calculates  and returns the CRC15 */
uint16_t pec15_calc(uint8_t len, //Number of bytes that will be used to calculate a PEC
                    uint8_t *data //Array of data that will be used to calculate  a PEC
                   )
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b085      	sub	sp, #20
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	4603      	mov	r3, r0
 8002d04:	6039      	str	r1, [r7, #0]
 8002d06:	71fb      	strb	r3, [r7, #7]
	uint16_t remainder,addr;
	remainder = 16;//initialize the PEC
 8002d08:	2310      	movs	r3, #16
 8002d0a:	81fb      	strh	r3, [r7, #14]

	for (uint8_t i = 0; i<len; i++) // loops for each byte in data array
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	737b      	strb	r3, [r7, #13]
 8002d10:	e019      	b.n	8002d46 <pec15_calc+0x4a>
	{
		addr = ((remainder>>7)^data[i])&0xff;//calculate PEC table address
 8002d12:	89fb      	ldrh	r3, [r7, #14]
 8002d14:	09db      	lsrs	r3, r3, #7
 8002d16:	b29a      	uxth	r2, r3
 8002d18:	7b7b      	ldrb	r3, [r7, #13]
 8002d1a:	6839      	ldr	r1, [r7, #0]
 8002d1c:	440b      	add	r3, r1
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	b29b      	uxth	r3, r3
 8002d22:	4053      	eors	r3, r2
 8002d24:	b29b      	uxth	r3, r3
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	817b      	strh	r3, [r7, #10]
		remainder = (remainder<<8)^crc15Table[addr];
 8002d2a:	89fb      	ldrh	r3, [r7, #14]
 8002d2c:	021b      	lsls	r3, r3, #8
 8002d2e:	b21a      	sxth	r2, r3
 8002d30:	897b      	ldrh	r3, [r7, #10]
 8002d32:	490b      	ldr	r1, [pc, #44]	; (8002d60 <pec15_calc+0x64>)
 8002d34:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002d38:	b21b      	sxth	r3, r3
 8002d3a:	4053      	eors	r3, r2
 8002d3c:	b21b      	sxth	r3, r3
 8002d3e:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i<len; i++) // loops for each byte in data array
 8002d40:	7b7b      	ldrb	r3, [r7, #13]
 8002d42:	3301      	adds	r3, #1
 8002d44:	737b      	strb	r3, [r7, #13]
 8002d46:	7b7a      	ldrb	r2, [r7, #13]
 8002d48:	79fb      	ldrb	r3, [r7, #7]
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	d3e1      	bcc.n	8002d12 <pec15_calc+0x16>
	}

	return(remainder*2);//The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 8002d4e:	89fb      	ldrh	r3, [r7, #14]
 8002d50:	005b      	lsls	r3, r3, #1
 8002d52:	b29b      	uxth	r3, r3
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3714      	adds	r7, #20
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr
 8002d60:	0800c5cc 	.word	0x0800c5cc

08002d64 <LTC681x_wrcfg>:

/* Write the LTC681x CFGRA */
void LTC681x_wrcfg(uint8_t total_ic, //The number of ICs being written to
                   cell_asic ic[]  // A two dimensional array of the configuration data that will be written
                  )
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b0c4      	sub	sp, #272	; 0x110
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002d70:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002d74:	6019      	str	r1, [r3, #0]
 8002d76:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002d7a:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002d7e:	701a      	strb	r2, [r3, #0]
	uint8_t cmd[2] = {0x00 , 0x01} ;
 8002d80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d84:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
	uint8_t write_buffer[256];
	uint8_t write_count = 0;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
	uint8_t c_ic = 0;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e

	for (uint8_t current_ic = 0; current_ic<total_ic; current_ic++)
 8002d94:	2300      	movs	r3, #0
 8002d96:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
 8002d9a:	e048      	b.n	8002e2e <LTC681x_wrcfg+0xca>
	{
		if (ic->isospi_reverse == false)
 8002d9c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002da0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 8002daa:	f083 0301 	eor.w	r3, r3, #1
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d004      	beq.n	8002dbe <LTC681x_wrcfg+0x5a>
		{
			c_ic = current_ic;
 8002db4:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8002db8:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
 8002dbc:	e00b      	b.n	8002dd6 <LTC681x_wrcfg+0x72>
		}
		else
		{
			c_ic = total_ic - current_ic - 1;
 8002dbe:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002dc2:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002dc6:	781a      	ldrb	r2, [r3, #0]
 8002dc8:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	b2db      	uxtb	r3, r3
 8002dd0:	3b01      	subs	r3, #1
 8002dd2:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
		}

		for (uint8_t data = 0; data<6; data++)
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	f887 310c 	strb.w	r3, [r7, #268]	; 0x10c
 8002ddc:	e01e      	b.n	8002e1c <LTC681x_wrcfg+0xb8>
		{
			write_buffer[write_count] = ic[c_ic].config.tx_data[data];
 8002dde:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8002de2:	22e8      	movs	r2, #232	; 0xe8
 8002de4:	fb02 f303 	mul.w	r3, r2, r3
 8002de8:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002dec:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8002df0:	6812      	ldr	r2, [r2, #0]
 8002df2:	18d1      	adds	r1, r2, r3
 8002df4:	f897 210c 	ldrb.w	r2, [r7, #268]	; 0x10c
 8002df8:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002dfc:	5c89      	ldrb	r1, [r1, r2]
 8002dfe:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002e02:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8002e06:	54d1      	strb	r1, [r2, r3]
			write_count++;
 8002e08:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
		for (uint8_t data = 0; data<6; data++)
 8002e12:	f897 310c 	ldrb.w	r3, [r7, #268]	; 0x10c
 8002e16:	3301      	adds	r3, #1
 8002e18:	f887 310c 	strb.w	r3, [r7, #268]	; 0x10c
 8002e1c:	f897 310c 	ldrb.w	r3, [r7, #268]	; 0x10c
 8002e20:	2b05      	cmp	r3, #5
 8002e22:	d9dc      	bls.n	8002dde <LTC681x_wrcfg+0x7a>
	for (uint8_t current_ic = 0; current_ic<total_ic; current_ic++)
 8002e24:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8002e28:	3301      	adds	r3, #1
 8002e2a:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
 8002e2e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002e32:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002e36:	f897 210d 	ldrb.w	r2, [r7, #269]	; 0x10d
 8002e3a:	781b      	ldrb	r3, [r3, #0]
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d3ad      	bcc.n	8002d9c <LTC681x_wrcfg+0x38>
		}
	}
	write_68(total_ic, cmd, write_buffer);
 8002e40:	f107 0208 	add.w	r2, r7, #8
 8002e44:	f507 7184 	add.w	r1, r7, #264	; 0x108
 8002e48:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002e4c:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	4618      	mov	r0, r3
 8002e54:	f7ff fec6 	bl	8002be4 <write_68>
}
 8002e58:	bf00      	nop
 8002e5a:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}

08002e62 <LTC681x_adcv>:
/* Starts ADC conversion for cell voltage */
void LTC681x_adcv( uint8_t MD, //ADC Mode
				   uint8_t DCP, //Discharge Permit
				   uint8_t CH //Cell Channels to be measured
                 )
{
 8002e62:	b580      	push	{r7, lr}
 8002e64:	b084      	sub	sp, #16
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	4603      	mov	r3, r0
 8002e6a:	71fb      	strb	r3, [r7, #7]
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	71bb      	strb	r3, [r7, #6]
 8002e70:	4613      	mov	r3, r2
 8002e72:	717b      	strb	r3, [r7, #5]
	uint8_t cmd[2];
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 8002e74:	79fb      	ldrb	r3, [r7, #7]
 8002e76:	105b      	asrs	r3, r3, #1
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	f003 0301 	and.w	r3, r3, #1
 8002e7e:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits + 0x02;
 8002e80:	7bfb      	ldrb	r3, [r7, #15]
 8002e82:	3302      	adds	r3, #2
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	733b      	strb	r3, [r7, #12]
	md_bits = (MD & 0x01) << 7;
 8002e88:	79fb      	ldrb	r3, [r7, #7]
 8002e8a:	01db      	lsls	r3, r3, #7
 8002e8c:	73fb      	strb	r3, [r7, #15]
	cmd[1] =  md_bits + 0x60 + (DCP<<4) + CH;
 8002e8e:	79bb      	ldrb	r3, [r7, #6]
 8002e90:	011b      	lsls	r3, r3, #4
 8002e92:	b2da      	uxtb	r2, r3
 8002e94:	7bfb      	ldrb	r3, [r7, #15]
 8002e96:	4413      	add	r3, r2
 8002e98:	b2da      	uxtb	r2, r3
 8002e9a:	797b      	ldrb	r3, [r7, #5]
 8002e9c:	4413      	add	r3, r2
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	3360      	adds	r3, #96	; 0x60
 8002ea2:	b2db      	uxtb	r3, r3
 8002ea4:	737b      	strb	r3, [r7, #13]

	cmd_68(cmd);
 8002ea6:	f107 030c 	add.w	r3, r7, #12
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f7ff fe70 	bl	8002b90 <cmd_68>
}
 8002eb0:	bf00      	nop
 8002eb2:	3710      	adds	r7, #16
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}

08002eb8 <LTC681x_adax>:

/* Start ADC Conversion for GPIO and Vref2  */
void LTC681x_adax(uint8_t MD, //ADC Mode
				  uint8_t CHG //GPIO Channels to be measured
				  )
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b084      	sub	sp, #16
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	460a      	mov	r2, r1
 8002ec2:	71fb      	strb	r3, [r7, #7]
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	71bb      	strb	r3, [r7, #6]
	uint8_t cmd[4];
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 8002ec8:	79fb      	ldrb	r3, [r7, #7]
 8002eca:	105b      	asrs	r3, r3, #1
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	f003 0301 	and.w	r3, r3, #1
 8002ed2:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits + 0x04;
 8002ed4:	7bfb      	ldrb	r3, [r7, #15]
 8002ed6:	3304      	adds	r3, #4
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	723b      	strb	r3, [r7, #8]
	md_bits = (MD & 0x01) << 7;
 8002edc:	79fb      	ldrb	r3, [r7, #7]
 8002ede:	01db      	lsls	r3, r3, #7
 8002ee0:	73fb      	strb	r3, [r7, #15]
	cmd[1] = md_bits + 0x60 + CHG ;
 8002ee2:	7bfa      	ldrb	r2, [r7, #15]
 8002ee4:	79bb      	ldrb	r3, [r7, #6]
 8002ee6:	4413      	add	r3, r2
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	3360      	adds	r3, #96	; 0x60
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	727b      	strb	r3, [r7, #9]

	cmd_68(cmd);
 8002ef0:	f107 0308 	add.w	r3, r7, #8
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f7ff fe4b 	bl	8002b90 <cmd_68>
}
 8002efa:	bf00      	nop
 8002efc:	3710      	adds	r7, #16
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}

08002f02 <LTC681x_rdcv>:
*/
uint8_t LTC681x_rdcv(uint8_t reg, // Controls which cell voltage register is read back.
                     uint8_t total_ic, // The number of ICs in the system
                     cell_asic *ic // Array of the parsed cell codes
                    )
{
 8002f02:	b5b0      	push	{r4, r5, r7, lr}
 8002f04:	b088      	sub	sp, #32
 8002f06:	af02      	add	r7, sp, #8
 8002f08:	4603      	mov	r3, r0
 8002f0a:	603a      	str	r2, [r7, #0]
 8002f0c:	71fb      	strb	r3, [r7, #7]
 8002f0e:	460b      	mov	r3, r1
 8002f10:	71bb      	strb	r3, [r7, #6]
	int8_t pec_error = 0;
 8002f12:	2300      	movs	r3, #0
 8002f14:	75fb      	strb	r3, [r7, #23]
	uint8_t *cell_data;
	uint8_t c_ic = 0;
 8002f16:	2300      	movs	r3, #0
 8002f18:	75bb      	strb	r3, [r7, #22]
	cell_data = (uint8_t *) malloc((NUM_RX_BYT*total_ic)*sizeof(uint8_t));
 8002f1a:	79bb      	ldrb	r3, [r7, #6]
 8002f1c:	00db      	lsls	r3, r3, #3
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f006 fb48 	bl	80095b4 <malloc>
 8002f24:	4603      	mov	r3, r0
 8002f26:	60bb      	str	r3, [r7, #8]

	if (reg == 0)
 8002f28:	79fb      	ldrb	r3, [r7, #7]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d14b      	bne.n	8002fc6 <LTC681x_rdcv+0xc4>
	{
		for (uint8_t cell_reg = 1; cell_reg<ic[0].ic_reg.num_cv_reg+1; cell_reg++) //Executes once for each of the LTC681x cell voltage registers
 8002f2e:	2301      	movs	r3, #1
 8002f30:	757b      	strb	r3, [r7, #21]
 8002f32:	e041      	b.n	8002fb8 <LTC681x_rdcv+0xb6>
		{
			LTC681x_rdcv_reg(cell_reg, total_ic,cell_data );
 8002f34:	79b9      	ldrb	r1, [r7, #6]
 8002f36:	7d7b      	ldrb	r3, [r7, #21]
 8002f38:	68ba      	ldr	r2, [r7, #8]
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f000 f93d 	bl	80031ba <LTC681x_rdcv_reg>
			for (int current_ic = 0; current_ic<total_ic; current_ic++)
 8002f40:	2300      	movs	r3, #0
 8002f42:	613b      	str	r3, [r7, #16]
 8002f44:	e031      	b.n	8002faa <LTC681x_rdcv+0xa8>
			{
			if (ic->isospi_reverse == false)
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 8002f4c:	f083 0301 	eor.w	r3, r3, #1
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d002      	beq.n	8002f5c <LTC681x_rdcv+0x5a>
			{
			  c_ic = current_ic;
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	75bb      	strb	r3, [r7, #22]
 8002f5a:	e006      	b.n	8002f6a <LTC681x_rdcv+0x68>
			}
			else
			{
			  c_ic = total_ic - current_ic - 1;
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	79ba      	ldrb	r2, [r7, #6]
 8002f62:	1ad3      	subs	r3, r2, r3
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	3b01      	subs	r3, #1
 8002f68:	75bb      	strb	r3, [r7, #22]
			}
			pec_error = pec_error + parse_cells(current_ic,cell_reg, cell_data,
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	b2d8      	uxtb	r0, r3
												&ic[c_ic].cells.c_codes[0],
 8002f6e:	7dbb      	ldrb	r3, [r7, #22]
 8002f70:	22e8      	movs	r2, #232	; 0xe8
 8002f72:	fb02 f303 	mul.w	r3, r2, r3
 8002f76:	683a      	ldr	r2, [r7, #0]
 8002f78:	4413      	add	r3, r2
			pec_error = pec_error + parse_cells(current_ic,cell_reg, cell_data,
 8002f7a:	f103 041e 	add.w	r4, r3, #30
												&ic[c_ic].cells.pec_match[0]);
 8002f7e:	7dbb      	ldrb	r3, [r7, #22]
 8002f80:	22e8      	movs	r2, #232	; 0xe8
 8002f82:	fb02 f303 	mul.w	r3, r2, r3
 8002f86:	683a      	ldr	r2, [r7, #0]
 8002f88:	4413      	add	r3, r2
			pec_error = pec_error + parse_cells(current_ic,cell_reg, cell_data,
 8002f8a:	3342      	adds	r3, #66	; 0x42
 8002f8c:	7d79      	ldrb	r1, [r7, #21]
 8002f8e:	9300      	str	r3, [sp, #0]
 8002f90:	4623      	mov	r3, r4
 8002f92:	68ba      	ldr	r2, [r7, #8]
 8002f94:	f000 f9c2 	bl	800331c <parse_cells>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	b2da      	uxtb	r2, r3
 8002f9c:	7dfb      	ldrb	r3, [r7, #23]
 8002f9e:	4413      	add	r3, r2
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	75fb      	strb	r3, [r7, #23]
			for (int current_ic = 0; current_ic<total_ic; current_ic++)
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	3301      	adds	r3, #1
 8002fa8:	613b      	str	r3, [r7, #16]
 8002faa:	79bb      	ldrb	r3, [r7, #6]
 8002fac:	693a      	ldr	r2, [r7, #16]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	dbc9      	blt.n	8002f46 <LTC681x_rdcv+0x44>
		for (uint8_t cell_reg = 1; cell_reg<ic[0].ic_reg.num_cv_reg+1; cell_reg++) //Executes once for each of the LTC681x cell voltage registers
 8002fb2:	7d7b      	ldrb	r3, [r7, #21]
 8002fb4:	3301      	adds	r3, #1
 8002fb6:	757b      	strb	r3, [r7, #21]
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	f893 30df 	ldrb.w	r3, [r3, #223]	; 0xdf
 8002fbe:	7d7a      	ldrb	r2, [r7, #21]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d9b7      	bls.n	8002f34 <LTC681x_rdcv+0x32>
 8002fc4:	e043      	b.n	800304e <LTC681x_rdcv+0x14c>
		}
	}

	else
	{
		LTC681x_rdcv_reg(reg, total_ic,cell_data);
 8002fc6:	79b9      	ldrb	r1, [r7, #6]
 8002fc8:	79fb      	ldrb	r3, [r7, #7]
 8002fca:	68ba      	ldr	r2, [r7, #8]
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f000 f8f4 	bl	80031ba <LTC681x_rdcv_reg>

		for (int current_ic = 0; current_ic<total_ic; current_ic++)
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	60fb      	str	r3, [r7, #12]
 8002fd6:	e036      	b.n	8003046 <LTC681x_rdcv+0x144>
		{
			if (ic->isospi_reverse == false)
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 8002fde:	f083 0301 	eor.w	r3, r3, #1
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d002      	beq.n	8002fee <LTC681x_rdcv+0xec>
			{
			c_ic = current_ic;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	75bb      	strb	r3, [r7, #22]
 8002fec:	e006      	b.n	8002ffc <LTC681x_rdcv+0xfa>
			}
			else
			{
			c_ic = total_ic - current_ic - 1;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	79ba      	ldrb	r2, [r7, #6]
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	b2db      	uxtb	r3, r3
 8002ff8:	3b01      	subs	r3, #1
 8002ffa:	75bb      	strb	r3, [r7, #22]
			}
			pec_error = pec_error + parse_cells(current_ic,reg, &cell_data[8*c_ic],
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	b2d8      	uxtb	r0, r3
 8003000:	7dbb      	ldrb	r3, [r7, #22]
 8003002:	00db      	lsls	r3, r3, #3
 8003004:	461a      	mov	r2, r3
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	189c      	adds	r4, r3, r2
											  &ic[c_ic].cells.c_codes[0],
 800300a:	7dbb      	ldrb	r3, [r7, #22]
 800300c:	22e8      	movs	r2, #232	; 0xe8
 800300e:	fb02 f303 	mul.w	r3, r2, r3
 8003012:	683a      	ldr	r2, [r7, #0]
 8003014:	4413      	add	r3, r2
			pec_error = pec_error + parse_cells(current_ic,reg, &cell_data[8*c_ic],
 8003016:	f103 051e 	add.w	r5, r3, #30
											  &ic[c_ic].cells.pec_match[0]);
 800301a:	7dbb      	ldrb	r3, [r7, #22]
 800301c:	22e8      	movs	r2, #232	; 0xe8
 800301e:	fb02 f303 	mul.w	r3, r2, r3
 8003022:	683a      	ldr	r2, [r7, #0]
 8003024:	4413      	add	r3, r2
			pec_error = pec_error + parse_cells(current_ic,reg, &cell_data[8*c_ic],
 8003026:	3342      	adds	r3, #66	; 0x42
 8003028:	79f9      	ldrb	r1, [r7, #7]
 800302a:	9300      	str	r3, [sp, #0]
 800302c:	462b      	mov	r3, r5
 800302e:	4622      	mov	r2, r4
 8003030:	f000 f974 	bl	800331c <parse_cells>
 8003034:	4603      	mov	r3, r0
 8003036:	b2da      	uxtb	r2, r3
 8003038:	7dfb      	ldrb	r3, [r7, #23]
 800303a:	4413      	add	r3, r2
 800303c:	b2db      	uxtb	r3, r3
 800303e:	75fb      	strb	r3, [r7, #23]
		for (int current_ic = 0; current_ic<total_ic; current_ic++)
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	3301      	adds	r3, #1
 8003044:	60fb      	str	r3, [r7, #12]
 8003046:	79bb      	ldrb	r3, [r7, #6]
 8003048:	68fa      	ldr	r2, [r7, #12]
 800304a:	429a      	cmp	r2, r3
 800304c:	dbc4      	blt.n	8002fd8 <LTC681x_rdcv+0xd6>
		}
	}
	LTC681x_check_pec(total_ic,CELL,ic);
 800304e:	79bb      	ldrb	r3, [r7, #6]
 8003050:	683a      	ldr	r2, [r7, #0]
 8003052:	2101      	movs	r1, #1
 8003054:	4618      	mov	r0, r3
 8003056:	f000 fa17 	bl	8003488 <LTC681x_check_pec>
	free(cell_data);
 800305a:	68b8      	ldr	r0, [r7, #8]
 800305c:	f006 fab2 	bl	80095c4 <free>

	return(pec_error);
 8003060:	7dfb      	ldrb	r3, [r7, #23]
}
 8003062:	4618      	mov	r0, r3
 8003064:	3718      	adds	r7, #24
 8003066:	46bd      	mov	sp, r7
 8003068:	bdb0      	pop	{r4, r5, r7, pc}

0800306a <LTC681x_rdaux>:
*/
int8_t LTC681x_rdaux(uint8_t reg, //Determines which GPIO voltage register is read back.
                     uint8_t total_ic,//The number of ICs in the system
                     cell_asic *ic//A two dimensional array of the gpio voltage codes.
                    )
{
 800306a:	b590      	push	{r4, r7, lr}
 800306c:	b089      	sub	sp, #36	; 0x24
 800306e:	af02      	add	r7, sp, #8
 8003070:	4603      	mov	r3, r0
 8003072:	603a      	str	r2, [r7, #0]
 8003074:	71fb      	strb	r3, [r7, #7]
 8003076:	460b      	mov	r3, r1
 8003078:	71bb      	strb	r3, [r7, #6]
	uint8_t *data;
	int8_t pec_error = 0;
 800307a:	2300      	movs	r3, #0
 800307c:	75fb      	strb	r3, [r7, #23]
	uint8_t c_ic =0;
 800307e:	2300      	movs	r3, #0
 8003080:	75bb      	strb	r3, [r7, #22]
	data = (uint8_t *) malloc((NUM_RX_BYT*total_ic)*sizeof(uint8_t));
 8003082:	79bb      	ldrb	r3, [r7, #6]
 8003084:	00db      	lsls	r3, r3, #3
 8003086:	4618      	mov	r0, r3
 8003088:	f006 fa94 	bl	80095b4 <malloc>
 800308c:	4603      	mov	r3, r0
 800308e:	60bb      	str	r3, [r7, #8]

	if (reg == 0)
 8003090:	79fb      	ldrb	r3, [r7, #7]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d147      	bne.n	8003126 <LTC681x_rdaux+0xbc>
	{
		for (uint8_t gpio_reg = 1; gpio_reg<ic[0].ic_reg.num_gpio_reg+1; gpio_reg++) //Executes once for each of the LTC681x aux voltage registers
 8003096:	2301      	movs	r3, #1
 8003098:	757b      	strb	r3, [r7, #21]
 800309a:	e03d      	b.n	8003118 <LTC681x_rdaux+0xae>
		{
			LTC681x_rdaux_reg(gpio_reg, total_ic,data);                 //Reads the raw auxiliary register data into the data[] array
 800309c:	79b9      	ldrb	r1, [r7, #6]
 800309e:	7d7b      	ldrb	r3, [r7, #21]
 80030a0:	68ba      	ldr	r2, [r7, #8]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f000 f8e7 	bl	8003276 <LTC681x_rdaux_reg>
			for (int current_ic = 0; current_ic<total_ic; current_ic++)
 80030a8:	2300      	movs	r3, #0
 80030aa:	613b      	str	r3, [r7, #16]
 80030ac:	e02d      	b.n	800310a <LTC681x_rdaux+0xa0>
			{
				if (ic->isospi_reverse == false)
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 80030b4:	f083 0301 	eor.w	r3, r3, #1
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d002      	beq.n	80030c4 <LTC681x_rdaux+0x5a>
				{
				  c_ic = current_ic;
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	75bb      	strb	r3, [r7, #22]
 80030c2:	e006      	b.n	80030d2 <LTC681x_rdaux+0x68>
				}
				else
				{
				  c_ic = total_ic - current_ic - 1;
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	79ba      	ldrb	r2, [r7, #6]
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	3b01      	subs	r3, #1
 80030d0:	75bb      	strb	r3, [r7, #22]
				}
				pec_error = parse_cells(current_ic,gpio_reg, data,
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	b2d8      	uxtb	r0, r3
										&ic[c_ic].aux.a_codes[0],
 80030d6:	7dbb      	ldrb	r3, [r7, #22]
 80030d8:	22e8      	movs	r2, #232	; 0xe8
 80030da:	fb02 f303 	mul.w	r3, r2, r3
 80030de:	683a      	ldr	r2, [r7, #0]
 80030e0:	4413      	add	r3, r2
				pec_error = parse_cells(current_ic,gpio_reg, data,
 80030e2:	f103 0448 	add.w	r4, r3, #72	; 0x48
										&ic[c_ic].aux.pec_match[0]);
 80030e6:	7dbb      	ldrb	r3, [r7, #22]
 80030e8:	22e8      	movs	r2, #232	; 0xe8
 80030ea:	fb02 f303 	mul.w	r3, r2, r3
 80030ee:	683a      	ldr	r2, [r7, #0]
 80030f0:	4413      	add	r3, r2
				pec_error = parse_cells(current_ic,gpio_reg, data,
 80030f2:	335a      	adds	r3, #90	; 0x5a
 80030f4:	7d79      	ldrb	r1, [r7, #21]
 80030f6:	9300      	str	r3, [sp, #0]
 80030f8:	4623      	mov	r3, r4
 80030fa:	68ba      	ldr	r2, [r7, #8]
 80030fc:	f000 f90e 	bl	800331c <parse_cells>
 8003100:	4603      	mov	r3, r0
 8003102:	75fb      	strb	r3, [r7, #23]
			for (int current_ic = 0; current_ic<total_ic; current_ic++)
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	3301      	adds	r3, #1
 8003108:	613b      	str	r3, [r7, #16]
 800310a:	79bb      	ldrb	r3, [r7, #6]
 800310c:	693a      	ldr	r2, [r7, #16]
 800310e:	429a      	cmp	r2, r3
 8003110:	dbcd      	blt.n	80030ae <LTC681x_rdaux+0x44>
		for (uint8_t gpio_reg = 1; gpio_reg<ic[0].ic_reg.num_gpio_reg+1; gpio_reg++) //Executes once for each of the LTC681x aux voltage registers
 8003112:	7d7b      	ldrb	r3, [r7, #21]
 8003114:	3301      	adds	r3, #1
 8003116:	757b      	strb	r3, [r7, #21]
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 800311e:	7d7a      	ldrb	r2, [r7, #21]
 8003120:	429a      	cmp	r2, r3
 8003122:	d9bb      	bls.n	800309c <LTC681x_rdaux+0x32>
 8003124:	e03a      	b.n	800319c <LTC681x_rdaux+0x132>
			}
		}
	}
	else
	{
		LTC681x_rdaux_reg(reg, total_ic, data);
 8003126:	79b9      	ldrb	r1, [r7, #6]
 8003128:	79fb      	ldrb	r3, [r7, #7]
 800312a:	68ba      	ldr	r2, [r7, #8]
 800312c:	4618      	mov	r0, r3
 800312e:	f000 f8a2 	bl	8003276 <LTC681x_rdaux_reg>

		for (int current_ic = 0; current_ic<total_ic; current_ic++)
 8003132:	2300      	movs	r3, #0
 8003134:	60fb      	str	r3, [r7, #12]
 8003136:	e02d      	b.n	8003194 <LTC681x_rdaux+0x12a>
		{
			if (ic->isospi_reverse == false)
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 800313e:	f083 0301 	eor.w	r3, r3, #1
 8003142:	b2db      	uxtb	r3, r3
 8003144:	2b00      	cmp	r3, #0
 8003146:	d002      	beq.n	800314e <LTC681x_rdaux+0xe4>
			{
			c_ic = current_ic;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	75bb      	strb	r3, [r7, #22]
 800314c:	e006      	b.n	800315c <LTC681x_rdaux+0xf2>
			}
			else
			{
			c_ic = total_ic - current_ic - 1;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	b2db      	uxtb	r3, r3
 8003152:	79ba      	ldrb	r2, [r7, #6]
 8003154:	1ad3      	subs	r3, r2, r3
 8003156:	b2db      	uxtb	r3, r3
 8003158:	3b01      	subs	r3, #1
 800315a:	75bb      	strb	r3, [r7, #22]
			}
			pec_error = parse_cells(current_ic,reg, data,
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	b2d8      	uxtb	r0, r3
								  &ic[c_ic].aux.a_codes[0],
 8003160:	7dbb      	ldrb	r3, [r7, #22]
 8003162:	22e8      	movs	r2, #232	; 0xe8
 8003164:	fb02 f303 	mul.w	r3, r2, r3
 8003168:	683a      	ldr	r2, [r7, #0]
 800316a:	4413      	add	r3, r2
			pec_error = parse_cells(current_ic,reg, data,
 800316c:	f103 0448 	add.w	r4, r3, #72	; 0x48
								  &ic[c_ic].aux.pec_match[0]);
 8003170:	7dbb      	ldrb	r3, [r7, #22]
 8003172:	22e8      	movs	r2, #232	; 0xe8
 8003174:	fb02 f303 	mul.w	r3, r2, r3
 8003178:	683a      	ldr	r2, [r7, #0]
 800317a:	4413      	add	r3, r2
			pec_error = parse_cells(current_ic,reg, data,
 800317c:	335a      	adds	r3, #90	; 0x5a
 800317e:	79f9      	ldrb	r1, [r7, #7]
 8003180:	9300      	str	r3, [sp, #0]
 8003182:	4623      	mov	r3, r4
 8003184:	68ba      	ldr	r2, [r7, #8]
 8003186:	f000 f8c9 	bl	800331c <parse_cells>
 800318a:	4603      	mov	r3, r0
 800318c:	75fb      	strb	r3, [r7, #23]
		for (int current_ic = 0; current_ic<total_ic; current_ic++)
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	3301      	adds	r3, #1
 8003192:	60fb      	str	r3, [r7, #12]
 8003194:	79bb      	ldrb	r3, [r7, #6]
 8003196:	68fa      	ldr	r2, [r7, #12]
 8003198:	429a      	cmp	r2, r3
 800319a:	dbcd      	blt.n	8003138 <LTC681x_rdaux+0xce>
		}
	}
	LTC681x_check_pec(total_ic,AUX,ic);
 800319c:	79bb      	ldrb	r3, [r7, #6]
 800319e:	683a      	ldr	r2, [r7, #0]
 80031a0:	2102      	movs	r1, #2
 80031a2:	4618      	mov	r0, r3
 80031a4:	f000 f970 	bl	8003488 <LTC681x_check_pec>
	free(data);
 80031a8:	68b8      	ldr	r0, [r7, #8]
 80031aa:	f006 fa0b 	bl	80095c4 <free>

	return (pec_error);
 80031ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	371c      	adds	r7, #28
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd90      	pop	{r4, r7, pc}

080031ba <LTC681x_rdcv_reg>:
/* Writes the command and reads the raw cell voltage register data */
void LTC681x_rdcv_reg(uint8_t reg, //Determines which cell voltage register is read back
                      uint8_t total_ic, //the number of ICs in the
                      uint8_t *data //An array of the unparsed cell codes
                     )
{
 80031ba:	b580      	push	{r7, lr}
 80031bc:	b084      	sub	sp, #16
 80031be:	af00      	add	r7, sp, #0
 80031c0:	4603      	mov	r3, r0
 80031c2:	603a      	str	r2, [r7, #0]
 80031c4:	71fb      	strb	r3, [r7, #7]
 80031c6:	460b      	mov	r3, r1
 80031c8:	71bb      	strb	r3, [r7, #6]
	const uint8_t REG_LEN = 8; //Number of bytes in each ICs register + 2 bytes for the PEC
 80031ca:	2308      	movs	r3, #8
 80031cc:	73fb      	strb	r3, [r7, #15]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	if (reg == 1)     //1: RDCVA
 80031ce:	79fb      	ldrb	r3, [r7, #7]
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d104      	bne.n	80031de <LTC681x_rdcv_reg+0x24>
	{
		cmd[1] = 0x04;
 80031d4:	2304      	movs	r3, #4
 80031d6:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80031d8:	2300      	movs	r3, #0
 80031da:	723b      	strb	r3, [r7, #8]
 80031dc:	e026      	b.n	800322c <LTC681x_rdcv_reg+0x72>
	}
	else if (reg == 2) //2: RDCVB
 80031de:	79fb      	ldrb	r3, [r7, #7]
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d104      	bne.n	80031ee <LTC681x_rdcv_reg+0x34>
	{
		cmd[1] = 0x06;
 80031e4:	2306      	movs	r3, #6
 80031e6:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80031e8:	2300      	movs	r3, #0
 80031ea:	723b      	strb	r3, [r7, #8]
 80031ec:	e01e      	b.n	800322c <LTC681x_rdcv_reg+0x72>
	}
	else if (reg == 3) //3: RDCVC
 80031ee:	79fb      	ldrb	r3, [r7, #7]
 80031f0:	2b03      	cmp	r3, #3
 80031f2:	d104      	bne.n	80031fe <LTC681x_rdcv_reg+0x44>
	{
		cmd[1] = 0x08;
 80031f4:	2308      	movs	r3, #8
 80031f6:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80031f8:	2300      	movs	r3, #0
 80031fa:	723b      	strb	r3, [r7, #8]
 80031fc:	e016      	b.n	800322c <LTC681x_rdcv_reg+0x72>
	}
	else if (reg == 4) //4: RDCVD
 80031fe:	79fb      	ldrb	r3, [r7, #7]
 8003200:	2b04      	cmp	r3, #4
 8003202:	d104      	bne.n	800320e <LTC681x_rdcv_reg+0x54>
	{
		cmd[1] = 0x0A;
 8003204:	230a      	movs	r3, #10
 8003206:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8003208:	2300      	movs	r3, #0
 800320a:	723b      	strb	r3, [r7, #8]
 800320c:	e00e      	b.n	800322c <LTC681x_rdcv_reg+0x72>
	}
	else if (reg == 5) //4: RDCVE
 800320e:	79fb      	ldrb	r3, [r7, #7]
 8003210:	2b05      	cmp	r3, #5
 8003212:	d104      	bne.n	800321e <LTC681x_rdcv_reg+0x64>
	{
		cmd[1] = 0x09;
 8003214:	2309      	movs	r3, #9
 8003216:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8003218:	2300      	movs	r3, #0
 800321a:	723b      	strb	r3, [r7, #8]
 800321c:	e006      	b.n	800322c <LTC681x_rdcv_reg+0x72>
	}
	else if (reg == 6) //4: RDCVF
 800321e:	79fb      	ldrb	r3, [r7, #7]
 8003220:	2b06      	cmp	r3, #6
 8003222:	d103      	bne.n	800322c <LTC681x_rdcv_reg+0x72>
	{
		cmd[1] = 0x0B;
 8003224:	230b      	movs	r3, #11
 8003226:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8003228:	2300      	movs	r3, #0
 800322a:	723b      	strb	r3, [r7, #8]
	}

	cmd_pec = pec15_calc(2, cmd);
 800322c:	f107 0308 	add.w	r3, r7, #8
 8003230:	4619      	mov	r1, r3
 8003232:	2002      	movs	r0, #2
 8003234:	f7ff fd62 	bl	8002cfc <pec15_calc>
 8003238:	4603      	mov	r3, r0
 800323a:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 800323c:	89bb      	ldrh	r3, [r7, #12]
 800323e:	0a1b      	lsrs	r3, r3, #8
 8003240:	b29b      	uxth	r3, r3
 8003242:	b2db      	uxtb	r3, r3
 8003244:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t)(cmd_pec);
 8003246:	89bb      	ldrh	r3, [r7, #12]
 8003248:	b2db      	uxtb	r3, r3
 800324a:	72fb      	strb	r3, [r7, #11]

	cs_low(CS_PIN);
 800324c:	200a      	movs	r0, #10
 800324e:	f000 fda9 	bl	8003da4 <cs_low>
	spi_write_read(cmd,4,data,(REG_LEN*total_ic));
 8003252:	7bfa      	ldrb	r2, [r7, #15]
 8003254:	79bb      	ldrb	r3, [r7, #6]
 8003256:	fb12 f303 	smulbb	r3, r2, r3
 800325a:	b2db      	uxtb	r3, r3
 800325c:	f107 0008 	add.w	r0, r7, #8
 8003260:	683a      	ldr	r2, [r7, #0]
 8003262:	2104      	movs	r1, #4
 8003264:	f000 fdde 	bl	8003e24 <spi_write_read>
	cs_high(CS_PIN);
 8003268:	200a      	movs	r0, #10
 800326a:	f000 fdab 	bl	8003dc4 <cs_high>
}
 800326e:	bf00      	nop
 8003270:	3710      	adds	r7, #16
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}

08003276 <LTC681x_rdaux_reg>:
*/
void LTC681x_rdaux_reg(uint8_t reg, //Determines which GPIO voltage register is read back
                       uint8_t total_ic, //The number of ICs in the system
                       uint8_t *data //Array of the unparsed auxiliary codes
                      )
{
 8003276:	b580      	push	{r7, lr}
 8003278:	b084      	sub	sp, #16
 800327a:	af00      	add	r7, sp, #0
 800327c:	4603      	mov	r3, r0
 800327e:	603a      	str	r2, [r7, #0]
 8003280:	71fb      	strb	r3, [r7, #7]
 8003282:	460b      	mov	r3, r1
 8003284:	71bb      	strb	r3, [r7, #6]
	const uint8_t REG_LEN = 8; // Number of bytes in the register + 2 bytes for the PEC
 8003286:	2308      	movs	r3, #8
 8003288:	73fb      	strb	r3, [r7, #15]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	if (reg == 1)     //Read back auxiliary group A
 800328a:	79fb      	ldrb	r3, [r7, #7]
 800328c:	2b01      	cmp	r3, #1
 800328e:	d104      	bne.n	800329a <LTC681x_rdaux_reg+0x24>
	{
		cmd[1] = 0x0C;
 8003290:	230c      	movs	r3, #12
 8003292:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 8003294:	2300      	movs	r3, #0
 8003296:	723b      	strb	r3, [r7, #8]
 8003298:	e01b      	b.n	80032d2 <LTC681x_rdaux_reg+0x5c>
	}
	else if (reg == 2)  //Read back auxiliary group B
 800329a:	79fb      	ldrb	r3, [r7, #7]
 800329c:	2b02      	cmp	r3, #2
 800329e:	d104      	bne.n	80032aa <LTC681x_rdaux_reg+0x34>
	{
		cmd[1] = 0x0E;
 80032a0:	230e      	movs	r3, #14
 80032a2:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80032a4:	2300      	movs	r3, #0
 80032a6:	723b      	strb	r3, [r7, #8]
 80032a8:	e013      	b.n	80032d2 <LTC681x_rdaux_reg+0x5c>
	}
	else if (reg == 3)  //Read back auxiliary group C
 80032aa:	79fb      	ldrb	r3, [r7, #7]
 80032ac:	2b03      	cmp	r3, #3
 80032ae:	d104      	bne.n	80032ba <LTC681x_rdaux_reg+0x44>
	{
		cmd[1] = 0x0D;
 80032b0:	230d      	movs	r3, #13
 80032b2:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80032b4:	2300      	movs	r3, #0
 80032b6:	723b      	strb	r3, [r7, #8]
 80032b8:	e00b      	b.n	80032d2 <LTC681x_rdaux_reg+0x5c>
	}
	else if (reg == 4)  //Read back auxiliary group D
 80032ba:	79fb      	ldrb	r3, [r7, #7]
 80032bc:	2b04      	cmp	r3, #4
 80032be:	d104      	bne.n	80032ca <LTC681x_rdaux_reg+0x54>
	{
		cmd[1] = 0x0F;
 80032c0:	230f      	movs	r3, #15
 80032c2:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80032c4:	2300      	movs	r3, #0
 80032c6:	723b      	strb	r3, [r7, #8]
 80032c8:	e003      	b.n	80032d2 <LTC681x_rdaux_reg+0x5c>
	}
	else          //Read back auxiliary group A
	{
		cmd[1] = 0x0C;
 80032ca:	230c      	movs	r3, #12
 80032cc:	727b      	strb	r3, [r7, #9]
		cmd[0] = 0x00;
 80032ce:	2300      	movs	r3, #0
 80032d0:	723b      	strb	r3, [r7, #8]
	}

	cmd_pec = pec15_calc(2, cmd);
 80032d2:	f107 0308 	add.w	r3, r7, #8
 80032d6:	4619      	mov	r1, r3
 80032d8:	2002      	movs	r0, #2
 80032da:	f7ff fd0f 	bl	8002cfc <pec15_calc>
 80032de:	4603      	mov	r3, r0
 80032e0:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 80032e2:	89bb      	ldrh	r3, [r7, #12]
 80032e4:	0a1b      	lsrs	r3, r3, #8
 80032e6:	b29b      	uxth	r3, r3
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t)(cmd_pec);
 80032ec:	89bb      	ldrh	r3, [r7, #12]
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	72fb      	strb	r3, [r7, #11]

	cs_low(CS_PIN);
 80032f2:	200a      	movs	r0, #10
 80032f4:	f000 fd56 	bl	8003da4 <cs_low>
	spi_write_read(cmd,4,data,(REG_LEN*total_ic));
 80032f8:	7bfa      	ldrb	r2, [r7, #15]
 80032fa:	79bb      	ldrb	r3, [r7, #6]
 80032fc:	fb12 f303 	smulbb	r3, r2, r3
 8003300:	b2db      	uxtb	r3, r3
 8003302:	f107 0008 	add.w	r0, r7, #8
 8003306:	683a      	ldr	r2, [r7, #0]
 8003308:	2104      	movs	r1, #4
 800330a:	f000 fd8b 	bl	8003e24 <spi_write_read>
	cs_high(CS_PIN);
 800330e:	200a      	movs	r0, #10
 8003310:	f000 fd58 	bl	8003dc4 <cs_high>
}
 8003314:	bf00      	nop
 8003316:	3710      	adds	r7, #16
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}

0800331c <parse_cells>:
					uint8_t cell_reg,  // Type of register
					uint8_t cell_data[], // Unparsed data
					uint16_t *cell_codes, // Parsed data
					uint8_t *ic_pec // PEC error
					)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b088      	sub	sp, #32
 8003320:	af00      	add	r7, sp, #0
 8003322:	60ba      	str	r2, [r7, #8]
 8003324:	607b      	str	r3, [r7, #4]
 8003326:	4603      	mov	r3, r0
 8003328:	73fb      	strb	r3, [r7, #15]
 800332a:	460b      	mov	r3, r1
 800332c:	73bb      	strb	r3, [r7, #14]
	const uint8_t BYT_IN_REG = 6;
 800332e:	2306      	movs	r3, #6
 8003330:	773b      	strb	r3, [r7, #28]
	const uint8_t CELL_IN_REG = 3;
 8003332:	2303      	movs	r3, #3
 8003334:	76fb      	strb	r3, [r7, #27]
	int8_t pec_error = 0;
 8003336:	2300      	movs	r3, #0
 8003338:	77fb      	strb	r3, [r7, #31]
	uint16_t parsed_cell;
	uint16_t received_pec;
	uint16_t data_pec;
	uint8_t data_counter = current_ic*NUM_RX_BYT; //data counter
 800333a:	7bfb      	ldrb	r3, [r7, #15]
 800333c:	00db      	lsls	r3, r3, #3
 800333e:	77bb      	strb	r3, [r7, #30]


	for (uint8_t current_cell = 0; current_cell<CELL_IN_REG; current_cell++) // This loop parses the read back data into the register codes, it
 8003340:	2300      	movs	r3, #0
 8003342:	777b      	strb	r3, [r7, #29]
 8003344:	e020      	b.n	8003388 <parse_cells+0x6c>
	{																		// loops once for each of the 3 codes in the register

		parsed_cell = cell_data[data_counter] + (cell_data[data_counter + 1] << 8);//Each code is received as two bytes and is combined to
 8003346:	7fbb      	ldrb	r3, [r7, #30]
 8003348:	68ba      	ldr	r2, [r7, #8]
 800334a:	4413      	add	r3, r2
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	b29a      	uxth	r2, r3
 8003350:	7fbb      	ldrb	r3, [r7, #30]
 8003352:	3301      	adds	r3, #1
 8003354:	68b9      	ldr	r1, [r7, #8]
 8003356:	440b      	add	r3, r1
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	b29b      	uxth	r3, r3
 800335c:	021b      	lsls	r3, r3, #8
 800335e:	b29b      	uxth	r3, r3
 8003360:	4413      	add	r3, r2
 8003362:	82bb      	strh	r3, [r7, #20]
																				   // create the parsed code
		cell_codes[current_cell  + ((cell_reg - 1) * CELL_IN_REG)] = parsed_cell;
 8003364:	7f7a      	ldrb	r2, [r7, #29]
 8003366:	7bbb      	ldrb	r3, [r7, #14]
 8003368:	3b01      	subs	r3, #1
 800336a:	7ef9      	ldrb	r1, [r7, #27]
 800336c:	fb01 f303 	mul.w	r3, r1, r3
 8003370:	4413      	add	r3, r2
 8003372:	005b      	lsls	r3, r3, #1
 8003374:	687a      	ldr	r2, [r7, #4]
 8003376:	4413      	add	r3, r2
 8003378:	8aba      	ldrh	r2, [r7, #20]
 800337a:	801a      	strh	r2, [r3, #0]

		data_counter = data_counter + 2;                       //Because the codes are two bytes, the data counter
 800337c:	7fbb      	ldrb	r3, [r7, #30]
 800337e:	3302      	adds	r3, #2
 8003380:	77bb      	strb	r3, [r7, #30]
	for (uint8_t current_cell = 0; current_cell<CELL_IN_REG; current_cell++) // This loop parses the read back data into the register codes, it
 8003382:	7f7b      	ldrb	r3, [r7, #29]
 8003384:	3301      	adds	r3, #1
 8003386:	777b      	strb	r3, [r7, #29]
 8003388:	7f7a      	ldrb	r2, [r7, #29]
 800338a:	7efb      	ldrb	r3, [r7, #27]
 800338c:	429a      	cmp	r2, r3
 800338e:	d3da      	bcc.n	8003346 <parse_cells+0x2a>
															  //must increment by two for each parsed code
	}
	received_pec = (cell_data[data_counter] << 8) | cell_data[data_counter+1]; //The received PEC for the current_ic is transmitted as the 7th and 8th
 8003390:	7fbb      	ldrb	r3, [r7, #30]
 8003392:	68ba      	ldr	r2, [r7, #8]
 8003394:	4413      	add	r3, r2
 8003396:	781b      	ldrb	r3, [r3, #0]
 8003398:	021b      	lsls	r3, r3, #8
 800339a:	b21a      	sxth	r2, r3
 800339c:	7fbb      	ldrb	r3, [r7, #30]
 800339e:	3301      	adds	r3, #1
 80033a0:	68b9      	ldr	r1, [r7, #8]
 80033a2:	440b      	add	r3, r1
 80033a4:	781b      	ldrb	r3, [r3, #0]
 80033a6:	b21b      	sxth	r3, r3
 80033a8:	4313      	orrs	r3, r2
 80033aa:	b21b      	sxth	r3, r3
 80033ac:	833b      	strh	r3, [r7, #24]
																			   //after the 6 cell voltage data bytes
	data_pec = pec15_calc(BYT_IN_REG, &cell_data[(current_ic) * NUM_RX_BYT]);
 80033ae:	7bfb      	ldrb	r3, [r7, #15]
 80033b0:	00db      	lsls	r3, r3, #3
 80033b2:	461a      	mov	r2, r3
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	441a      	add	r2, r3
 80033b8:	7f3b      	ldrb	r3, [r7, #28]
 80033ba:	4611      	mov	r1, r2
 80033bc:	4618      	mov	r0, r3
 80033be:	f7ff fc9d 	bl	8002cfc <pec15_calc>
 80033c2:	4603      	mov	r3, r0
 80033c4:	82fb      	strh	r3, [r7, #22]

	if (received_pec != data_pec)
 80033c6:	8b3a      	ldrh	r2, [r7, #24]
 80033c8:	8afb      	ldrh	r3, [r7, #22]
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d008      	beq.n	80033e0 <parse_cells+0xc4>
	{
		pec_error = 1;                             //The pec_error variable is simply set negative if any PEC errors
 80033ce:	2301      	movs	r3, #1
 80033d0:	77fb      	strb	r3, [r7, #31]
		ic_pec[cell_reg-1]=1;
 80033d2:	7bbb      	ldrb	r3, [r7, #14]
 80033d4:	3b01      	subs	r3, #1
 80033d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80033d8:	4413      	add	r3, r2
 80033da:	2201      	movs	r2, #1
 80033dc:	701a      	strb	r2, [r3, #0]
 80033de:	e005      	b.n	80033ec <parse_cells+0xd0>
	}
	else
	{
		ic_pec[cell_reg-1]=0;
 80033e0:	7bbb      	ldrb	r3, [r7, #14]
 80033e2:	3b01      	subs	r3, #1
 80033e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80033e6:	4413      	add	r3, r2
 80033e8:	2200      	movs	r2, #0
 80033ea:	701a      	strb	r2, [r3, #0]
	}
	data_counter=data_counter+2;
 80033ec:	7fbb      	ldrb	r3, [r7, #30]
 80033ee:	3302      	adds	r3, #2
 80033f0:	77bb      	strb	r3, [r7, #30]

	return(pec_error);
 80033f2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	3720      	adds	r7, #32
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}
	...

08003400 <LTC681x_pollAdc>:
	return(adc_state);
}

/* This function will block operation until the ADC has finished it's conversion */
uint32_t LTC681x_pollAdc()
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b084      	sub	sp, #16
 8003404:	af00      	add	r7, sp, #0
	uint32_t counter = 0;
 8003406:	2300      	movs	r3, #0
 8003408:	60fb      	str	r3, [r7, #12]
	uint8_t finished = 0;
 800340a:	2300      	movs	r3, #0
 800340c:	72fb      	strb	r3, [r7, #11]
	uint8_t current_time = 0;
 800340e:	2300      	movs	r3, #0
 8003410:	72bb      	strb	r3, [r7, #10]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	cmd[0] = 0x07;
 8003412:	2307      	movs	r3, #7
 8003414:	713b      	strb	r3, [r7, #4]
	cmd[1] = 0x14;
 8003416:	2314      	movs	r3, #20
 8003418:	717b      	strb	r3, [r7, #5]
	cmd_pec = pec15_calc(2, cmd);
 800341a:	1d3b      	adds	r3, r7, #4
 800341c:	4619      	mov	r1, r3
 800341e:	2002      	movs	r0, #2
 8003420:	f7ff fc6c 	bl	8002cfc <pec15_calc>
 8003424:	4603      	mov	r3, r0
 8003426:	813b      	strh	r3, [r7, #8]
	cmd[2] = (uint8_t)(cmd_pec >> 8);
 8003428:	893b      	ldrh	r3, [r7, #8]
 800342a:	0a1b      	lsrs	r3, r3, #8
 800342c:	b29b      	uxth	r3, r3
 800342e:	b2db      	uxtb	r3, r3
 8003430:	71bb      	strb	r3, [r7, #6]
	cmd[3] = (uint8_t)(cmd_pec);
 8003432:	893b      	ldrh	r3, [r7, #8]
 8003434:	b2db      	uxtb	r3, r3
 8003436:	71fb      	strb	r3, [r7, #7]

	cs_low(CS_PIN);
 8003438:	200a      	movs	r0, #10
 800343a:	f000 fcb3 	bl	8003da4 <cs_low>
	spi_write_array(4,cmd);
 800343e:	1d3b      	adds	r3, r7, #4
 8003440:	4619      	mov	r1, r3
 8003442:	2004      	movs	r0, #4
 8003444:	f000 fcda 	bl	8003dfc <spi_write_array>
	while ((counter<200000)&&(finished == 0))
 8003448:	e00d      	b.n	8003466 <LTC681x_pollAdc+0x66>
	{
		current_time = spi_read_byte(0xff);
 800344a:	20ff      	movs	r0, #255	; 0xff
 800344c:	f000 fd20 	bl	8003e90 <spi_read_byte>
 8003450:	4603      	mov	r3, r0
 8003452:	72bb      	strb	r3, [r7, #10]
		if (current_time>0)
 8003454:	7abb      	ldrb	r3, [r7, #10]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d002      	beq.n	8003460 <LTC681x_pollAdc+0x60>
		{
			finished = 1;
 800345a:	2301      	movs	r3, #1
 800345c:	72fb      	strb	r3, [r7, #11]
 800345e:	e002      	b.n	8003466 <LTC681x_pollAdc+0x66>
		}
		else
		{
			counter = counter + 10;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	330a      	adds	r3, #10
 8003464:	60fb      	str	r3, [r7, #12]
	while ((counter<200000)&&(finished == 0))
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	4a06      	ldr	r2, [pc, #24]	; (8003484 <LTC681x_pollAdc+0x84>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d802      	bhi.n	8003474 <LTC681x_pollAdc+0x74>
 800346e:	7afb      	ldrb	r3, [r7, #11]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d0ea      	beq.n	800344a <LTC681x_pollAdc+0x4a>
		}
	}
	cs_high(CS_PIN);
 8003474:	200a      	movs	r0, #10
 8003476:	f000 fca5 	bl	8003dc4 <cs_high>

	return(counter);
 800347a:	68fb      	ldr	r3, [r7, #12]
}
 800347c:	4618      	mov	r0, r3
 800347e:	3710      	adds	r7, #16
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}
 8003484:	00030d3f 	.word	0x00030d3f

08003488 <LTC681x_check_pec>:
/* Helper function that increments PEC counters */
void LTC681x_check_pec(uint8_t total_ic, //Number of ICs in the system
					   uint8_t reg, //Type of Register
					   cell_asic *ic //A two dimensional array that stores the data
					   )
{
 8003488:	b480      	push	{r7}
 800348a:	b08b      	sub	sp, #44	; 0x2c
 800348c:	af00      	add	r7, sp, #0
 800348e:	4603      	mov	r3, r0
 8003490:	603a      	str	r2, [r7, #0]
 8003492:	71fb      	strb	r3, [r7, #7]
 8003494:	460b      	mov	r3, r1
 8003496:	71bb      	strb	r3, [r7, #6]
	switch (reg)
 8003498:	79bb      	ldrb	r3, [r7, #6]
 800349a:	2b04      	cmp	r3, #4
 800349c:	f200 8191 	bhi.w	80037c2 <LTC681x_check_pec+0x33a>
 80034a0:	a201      	add	r2, pc, #4	; (adr r2, 80034a8 <LTC681x_check_pec+0x20>)
 80034a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034a6:	bf00      	nop
 80034a8:	080034bd 	.word	0x080034bd
 80034ac:	080035b9 	.word	0x080035b9
 80034b0:	0800366b 	.word	0x0800366b
 80034b4:	08003717 	.word	0x08003717
 80034b8:	0800353b 	.word	0x0800353b
	{
		case LTC681x_CFGR:
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 80034bc:	2300      	movs	r3, #0
 80034be:	627b      	str	r3, [r7, #36]	; 0x24
 80034c0:	e036      	b.n	8003530 <LTC681x_check_pec+0xa8>
		  {
			ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + ic[current_ic].config.rx_pec_match;
 80034c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c4:	22e8      	movs	r2, #232	; 0xe8
 80034c6:	fb02 f303 	mul.w	r3, r2, r3
 80034ca:	683a      	ldr	r2, [r7, #0]
 80034cc:	4413      	add	r3, r2
 80034ce:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 80034d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d4:	22e8      	movs	r2, #232	; 0xe8
 80034d6:	fb02 f303 	mul.w	r3, r2, r3
 80034da:	683a      	ldr	r2, [r7, #0]
 80034dc:	4413      	add	r3, r2
 80034de:	7b9b      	ldrb	r3, [r3, #14]
 80034e0:	b29a      	uxth	r2, r3
 80034e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e4:	20e8      	movs	r0, #232	; 0xe8
 80034e6:	fb00 f303 	mul.w	r3, r0, r3
 80034ea:	6838      	ldr	r0, [r7, #0]
 80034ec:	4403      	add	r3, r0
 80034ee:	440a      	add	r2, r1
 80034f0:	b292      	uxth	r2, r2
 80034f2:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
			ic[current_ic].crc_count.cfgr_pec = ic[current_ic].crc_count.cfgr_pec + ic[current_ic].config.rx_pec_match;
 80034f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f8:	22e8      	movs	r2, #232	; 0xe8
 80034fa:	fb02 f303 	mul.w	r3, r2, r3
 80034fe:	683a      	ldr	r2, [r7, #0]
 8003500:	4413      	add	r3, r2
 8003502:	f8b3 10c2 	ldrh.w	r1, [r3, #194]	; 0xc2
 8003506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003508:	22e8      	movs	r2, #232	; 0xe8
 800350a:	fb02 f303 	mul.w	r3, r2, r3
 800350e:	683a      	ldr	r2, [r7, #0]
 8003510:	4413      	add	r3, r2
 8003512:	7b9b      	ldrb	r3, [r3, #14]
 8003514:	b29a      	uxth	r2, r3
 8003516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003518:	20e8      	movs	r0, #232	; 0xe8
 800351a:	fb00 f303 	mul.w	r3, r0, r3
 800351e:	6838      	ldr	r0, [r7, #0]
 8003520:	4403      	add	r3, r0
 8003522:	440a      	add	r2, r1
 8003524:	b292      	uxth	r2, r2
 8003526:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 800352a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800352c:	3301      	adds	r3, #1
 800352e:	627b      	str	r3, [r7, #36]	; 0x24
 8003530:	79fb      	ldrb	r3, [r7, #7]
 8003532:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003534:	429a      	cmp	r2, r3
 8003536:	dbc4      	blt.n	80034c2 <LTC681x_check_pec+0x3a>
		  }
		break;
 8003538:	e144      	b.n	80037c4 <LTC681x_check_pec+0x33c>

		case CFGRB:
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 800353a:	2300      	movs	r3, #0
 800353c:	623b      	str	r3, [r7, #32]
 800353e:	e036      	b.n	80035ae <LTC681x_check_pec+0x126>
		  {
			ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + ic[current_ic].configb.rx_pec_match;
 8003540:	6a3b      	ldr	r3, [r7, #32]
 8003542:	22e8      	movs	r2, #232	; 0xe8
 8003544:	fb02 f303 	mul.w	r3, r2, r3
 8003548:	683a      	ldr	r2, [r7, #0]
 800354a:	4413      	add	r3, r2
 800354c:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 8003550:	6a3b      	ldr	r3, [r7, #32]
 8003552:	22e8      	movs	r2, #232	; 0xe8
 8003554:	fb02 f303 	mul.w	r3, r2, r3
 8003558:	683a      	ldr	r2, [r7, #0]
 800355a:	4413      	add	r3, r2
 800355c:	7f5b      	ldrb	r3, [r3, #29]
 800355e:	b29a      	uxth	r2, r3
 8003560:	6a3b      	ldr	r3, [r7, #32]
 8003562:	20e8      	movs	r0, #232	; 0xe8
 8003564:	fb00 f303 	mul.w	r3, r0, r3
 8003568:	6838      	ldr	r0, [r7, #0]
 800356a:	4403      	add	r3, r0
 800356c:	440a      	add	r2, r1
 800356e:	b292      	uxth	r2, r2
 8003570:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
			ic[current_ic].crc_count.cfgr_pec = ic[current_ic].crc_count.cfgr_pec + ic[current_ic].configb.rx_pec_match;
 8003574:	6a3b      	ldr	r3, [r7, #32]
 8003576:	22e8      	movs	r2, #232	; 0xe8
 8003578:	fb02 f303 	mul.w	r3, r2, r3
 800357c:	683a      	ldr	r2, [r7, #0]
 800357e:	4413      	add	r3, r2
 8003580:	f8b3 10c2 	ldrh.w	r1, [r3, #194]	; 0xc2
 8003584:	6a3b      	ldr	r3, [r7, #32]
 8003586:	22e8      	movs	r2, #232	; 0xe8
 8003588:	fb02 f303 	mul.w	r3, r2, r3
 800358c:	683a      	ldr	r2, [r7, #0]
 800358e:	4413      	add	r3, r2
 8003590:	7f5b      	ldrb	r3, [r3, #29]
 8003592:	b29a      	uxth	r2, r3
 8003594:	6a3b      	ldr	r3, [r7, #32]
 8003596:	20e8      	movs	r0, #232	; 0xe8
 8003598:	fb00 f303 	mul.w	r3, r0, r3
 800359c:	6838      	ldr	r0, [r7, #0]
 800359e:	4403      	add	r3, r0
 80035a0:	440a      	add	r2, r1
 80035a2:	b292      	uxth	r2, r2
 80035a4:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 80035a8:	6a3b      	ldr	r3, [r7, #32]
 80035aa:	3301      	adds	r3, #1
 80035ac:	623b      	str	r3, [r7, #32]
 80035ae:	79fb      	ldrb	r3, [r7, #7]
 80035b0:	6a3a      	ldr	r2, [r7, #32]
 80035b2:	429a      	cmp	r2, r3
 80035b4:	dbc4      	blt.n	8003540 <LTC681x_check_pec+0xb8>
		  }
		break;
 80035b6:	e105      	b.n	80037c4 <LTC681x_check_pec+0x33c>
		case CELL:
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 80035b8:	2300      	movs	r3, #0
 80035ba:	61fb      	str	r3, [r7, #28]
 80035bc:	e050      	b.n	8003660 <LTC681x_check_pec+0x1d8>
		  {
			for (int i=0; i<ic[0].ic_reg.num_cv_reg; i++)
 80035be:	2300      	movs	r3, #0
 80035c0:	61bb      	str	r3, [r7, #24]
 80035c2:	e043      	b.n	800364c <LTC681x_check_pec+0x1c4>
			{
			  ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + ic[current_ic].cells.pec_match[i];
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	22e8      	movs	r2, #232	; 0xe8
 80035c8:	fb02 f303 	mul.w	r3, r2, r3
 80035cc:	683a      	ldr	r2, [r7, #0]
 80035ce:	4413      	add	r3, r2
 80035d0:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 80035d4:	69fb      	ldr	r3, [r7, #28]
 80035d6:	22e8      	movs	r2, #232	; 0xe8
 80035d8:	fb02 f303 	mul.w	r3, r2, r3
 80035dc:	683a      	ldr	r2, [r7, #0]
 80035de:	441a      	add	r2, r3
 80035e0:	69bb      	ldr	r3, [r7, #24]
 80035e2:	4413      	add	r3, r2
 80035e4:	3342      	adds	r3, #66	; 0x42
 80035e6:	781b      	ldrb	r3, [r3, #0]
 80035e8:	b29a      	uxth	r2, r3
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	20e8      	movs	r0, #232	; 0xe8
 80035ee:	fb00 f303 	mul.w	r3, r0, r3
 80035f2:	6838      	ldr	r0, [r7, #0]
 80035f4:	4403      	add	r3, r0
 80035f6:	440a      	add	r2, r1
 80035f8:	b292      	uxth	r2, r2
 80035fa:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
			  ic[current_ic].crc_count.cell_pec[i] = ic[current_ic].crc_count.cell_pec[i] + ic[current_ic].cells.pec_match[i];
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	22e8      	movs	r2, #232	; 0xe8
 8003602:	fb02 f303 	mul.w	r3, r2, r3
 8003606:	683a      	ldr	r2, [r7, #0]
 8003608:	441a      	add	r2, r3
 800360a:	69bb      	ldr	r3, [r7, #24]
 800360c:	3360      	adds	r3, #96	; 0x60
 800360e:	005b      	lsls	r3, r3, #1
 8003610:	4413      	add	r3, r2
 8003612:	8899      	ldrh	r1, [r3, #4]
 8003614:	69fb      	ldr	r3, [r7, #28]
 8003616:	22e8      	movs	r2, #232	; 0xe8
 8003618:	fb02 f303 	mul.w	r3, r2, r3
 800361c:	683a      	ldr	r2, [r7, #0]
 800361e:	441a      	add	r2, r3
 8003620:	69bb      	ldr	r3, [r7, #24]
 8003622:	4413      	add	r3, r2
 8003624:	3342      	adds	r3, #66	; 0x42
 8003626:	781b      	ldrb	r3, [r3, #0]
 8003628:	b29b      	uxth	r3, r3
 800362a:	69fa      	ldr	r2, [r7, #28]
 800362c:	20e8      	movs	r0, #232	; 0xe8
 800362e:	fb00 f202 	mul.w	r2, r0, r2
 8003632:	6838      	ldr	r0, [r7, #0]
 8003634:	4402      	add	r2, r0
 8003636:	440b      	add	r3, r1
 8003638:	b299      	uxth	r1, r3
 800363a:	69bb      	ldr	r3, [r7, #24]
 800363c:	3360      	adds	r3, #96	; 0x60
 800363e:	005b      	lsls	r3, r3, #1
 8003640:	4413      	add	r3, r2
 8003642:	460a      	mov	r2, r1
 8003644:	809a      	strh	r2, [r3, #4]
			for (int i=0; i<ic[0].ic_reg.num_cv_reg; i++)
 8003646:	69bb      	ldr	r3, [r7, #24]
 8003648:	3301      	adds	r3, #1
 800364a:	61bb      	str	r3, [r7, #24]
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	f893 30df 	ldrb.w	r3, [r3, #223]	; 0xdf
 8003652:	461a      	mov	r2, r3
 8003654:	69bb      	ldr	r3, [r7, #24]
 8003656:	4293      	cmp	r3, r2
 8003658:	dbb4      	blt.n	80035c4 <LTC681x_check_pec+0x13c>
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	3301      	adds	r3, #1
 800365e:	61fb      	str	r3, [r7, #28]
 8003660:	79fb      	ldrb	r3, [r7, #7]
 8003662:	69fa      	ldr	r2, [r7, #28]
 8003664:	429a      	cmp	r2, r3
 8003666:	dbaa      	blt.n	80035be <LTC681x_check_pec+0x136>
			}
		  }
		break;
 8003668:	e0ac      	b.n	80037c4 <LTC681x_check_pec+0x33c>
		case AUX:
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 800366a:	2300      	movs	r3, #0
 800366c:	617b      	str	r3, [r7, #20]
 800366e:	e04d      	b.n	800370c <LTC681x_check_pec+0x284>
		  {
			for (int i=0; i<ic[0].ic_reg.num_gpio_reg; i++)
 8003670:	2300      	movs	r3, #0
 8003672:	613b      	str	r3, [r7, #16]
 8003674:	e040      	b.n	80036f8 <LTC681x_check_pec+0x270>
			{
			  ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + (ic[current_ic].aux.pec_match[i]);
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	22e8      	movs	r2, #232	; 0xe8
 800367a:	fb02 f303 	mul.w	r3, r2, r3
 800367e:	683a      	ldr	r2, [r7, #0]
 8003680:	4413      	add	r3, r2
 8003682:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	22e8      	movs	r2, #232	; 0xe8
 800368a:	fb02 f303 	mul.w	r3, r2, r3
 800368e:	683a      	ldr	r2, [r7, #0]
 8003690:	441a      	add	r2, r3
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	4413      	add	r3, r2
 8003696:	335a      	adds	r3, #90	; 0x5a
 8003698:	781b      	ldrb	r3, [r3, #0]
 800369a:	b29a      	uxth	r2, r3
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	20e8      	movs	r0, #232	; 0xe8
 80036a0:	fb00 f303 	mul.w	r3, r0, r3
 80036a4:	6838      	ldr	r0, [r7, #0]
 80036a6:	4403      	add	r3, r0
 80036a8:	440a      	add	r2, r1
 80036aa:	b292      	uxth	r2, r2
 80036ac:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
			  ic[current_ic].crc_count.aux_pec[i] = ic[current_ic].crc_count.aux_pec[i] + (ic[current_ic].aux.pec_match[i]);
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	22e8      	movs	r2, #232	; 0xe8
 80036b4:	fb02 f303 	mul.w	r3, r2, r3
 80036b8:	683a      	ldr	r2, [r7, #0]
 80036ba:	4413      	add	r3, r2
 80036bc:	693a      	ldr	r2, [r7, #16]
 80036be:	3268      	adds	r2, #104	; 0x68
 80036c0:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	22e8      	movs	r2, #232	; 0xe8
 80036c8:	fb02 f303 	mul.w	r3, r2, r3
 80036cc:	683a      	ldr	r2, [r7, #0]
 80036ce:	441a      	add	r2, r3
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	4413      	add	r3, r2
 80036d4:	335a      	adds	r3, #90	; 0x5a
 80036d6:	781b      	ldrb	r3, [r3, #0]
 80036d8:	b29a      	uxth	r2, r3
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	20e8      	movs	r0, #232	; 0xe8
 80036de:	fb00 f303 	mul.w	r3, r0, r3
 80036e2:	6838      	ldr	r0, [r7, #0]
 80036e4:	4403      	add	r3, r0
 80036e6:	440a      	add	r2, r1
 80036e8:	b291      	uxth	r1, r2
 80036ea:	693a      	ldr	r2, [r7, #16]
 80036ec:	3268      	adds	r2, #104	; 0x68
 80036ee:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			for (int i=0; i<ic[0].ic_reg.num_gpio_reg; i++)
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	3301      	adds	r3, #1
 80036f6:	613b      	str	r3, [r7, #16]
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 80036fe:	461a      	mov	r2, r3
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	4293      	cmp	r3, r2
 8003704:	dbb7      	blt.n	8003676 <LTC681x_check_pec+0x1ee>
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	3301      	adds	r3, #1
 800370a:	617b      	str	r3, [r7, #20]
 800370c:	79fb      	ldrb	r3, [r7, #7]
 800370e:	697a      	ldr	r2, [r7, #20]
 8003710:	429a      	cmp	r2, r3
 8003712:	dbad      	blt.n	8003670 <LTC681x_check_pec+0x1e8>
			}
		  }

		break;
 8003714:	e056      	b.n	80037c4 <LTC681x_check_pec+0x33c>
		case STAT:
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 8003716:	2300      	movs	r3, #0
 8003718:	60fb      	str	r3, [r7, #12]
 800371a:	e04d      	b.n	80037b8 <LTC681x_check_pec+0x330>
		  {

			for (int i=0; i<ic[0].ic_reg.num_stat_reg-1; i++)
 800371c:	2300      	movs	r3, #0
 800371e:	60bb      	str	r3, [r7, #8]
 8003720:	e040      	b.n	80037a4 <LTC681x_check_pec+0x31c>
			{
			  ic[current_ic].crc_count.pec_count = ic[current_ic].crc_count.pec_count + ic[current_ic].stat.pec_match[i];
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	22e8      	movs	r2, #232	; 0xe8
 8003726:	fb02 f303 	mul.w	r3, r2, r3
 800372a:	683a      	ldr	r2, [r7, #0]
 800372c:	4413      	add	r3, r2
 800372e:	f8b3 10c0 	ldrh.w	r1, [r3, #192]	; 0xc0
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	22e8      	movs	r2, #232	; 0xe8
 8003736:	fb02 f303 	mul.w	r3, r2, r3
 800373a:	683a      	ldr	r2, [r7, #0]
 800373c:	441a      	add	r2, r3
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	4413      	add	r3, r2
 8003742:	336b      	adds	r3, #107	; 0x6b
 8003744:	781b      	ldrb	r3, [r3, #0]
 8003746:	b29a      	uxth	r2, r3
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	20e8      	movs	r0, #232	; 0xe8
 800374c:	fb00 f303 	mul.w	r3, r0, r3
 8003750:	6838      	ldr	r0, [r7, #0]
 8003752:	4403      	add	r3, r0
 8003754:	440a      	add	r2, r1
 8003756:	b292      	uxth	r2, r2
 8003758:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
			  ic[current_ic].crc_count.stat_pec[i] = ic[current_ic].crc_count.stat_pec[i] + ic[current_ic].stat.pec_match[i];
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	22e8      	movs	r2, #232	; 0xe8
 8003760:	fb02 f303 	mul.w	r3, r2, r3
 8003764:	683a      	ldr	r2, [r7, #0]
 8003766:	4413      	add	r3, r2
 8003768:	68ba      	ldr	r2, [r7, #8]
 800376a:	326c      	adds	r2, #108	; 0x6c
 800376c:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	22e8      	movs	r2, #232	; 0xe8
 8003774:	fb02 f303 	mul.w	r3, r2, r3
 8003778:	683a      	ldr	r2, [r7, #0]
 800377a:	441a      	add	r2, r3
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	4413      	add	r3, r2
 8003780:	336b      	adds	r3, #107	; 0x6b
 8003782:	781b      	ldrb	r3, [r3, #0]
 8003784:	b29a      	uxth	r2, r3
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	20e8      	movs	r0, #232	; 0xe8
 800378a:	fb00 f303 	mul.w	r3, r0, r3
 800378e:	6838      	ldr	r0, [r7, #0]
 8003790:	4403      	add	r3, r0
 8003792:	440a      	add	r2, r1
 8003794:	b291      	uxth	r1, r2
 8003796:	68ba      	ldr	r2, [r7, #8]
 8003798:	326c      	adds	r2, #108	; 0x6c
 800379a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			for (int i=0; i<ic[0].ic_reg.num_stat_reg-1; i++)
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	3301      	adds	r3, #1
 80037a2:	60bb      	str	r3, [r7, #8]
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 80037aa:	3b01      	subs	r3, #1
 80037ac:	68ba      	ldr	r2, [r7, #8]
 80037ae:	429a      	cmp	r2, r3
 80037b0:	dbb7      	blt.n	8003722 <LTC681x_check_pec+0x29a>
		  for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	3301      	adds	r3, #1
 80037b6:	60fb      	str	r3, [r7, #12]
 80037b8:	79fb      	ldrb	r3, [r7, #7]
 80037ba:	68fa      	ldr	r2, [r7, #12]
 80037bc:	429a      	cmp	r2, r3
 80037be:	dbad      	blt.n	800371c <LTC681x_check_pec+0x294>
			}
		  }
		break;
 80037c0:	e000      	b.n	80037c4 <LTC681x_check_pec+0x33c>
		default:
		break;
 80037c2:	bf00      	nop
	}
}
 80037c4:	bf00      	nop
 80037c6:	372c      	adds	r7, #44	; 0x2c
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr

080037d0 <LTC681x_reset_crc_count>:

/* Helper Function to reset PEC counters */
void LTC681x_reset_crc_count(uint8_t total_ic, //Number of ICs in the system
							 cell_asic *ic //A two dimensional array that stores the data
							 )
{
 80037d0:	b480      	push	{r7}
 80037d2:	b087      	sub	sp, #28
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	4603      	mov	r3, r0
 80037d8:	6039      	str	r1, [r7, #0]
 80037da:	71fb      	strb	r3, [r7, #7]
	for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 80037dc:	2300      	movs	r3, #0
 80037de:	617b      	str	r3, [r7, #20]
 80037e0:	e051      	b.n	8003886 <LTC681x_reset_crc_count+0xb6>
	{
		ic[current_ic].crc_count.pec_count = 0;
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	22e8      	movs	r2, #232	; 0xe8
 80037e6:	fb02 f303 	mul.w	r3, r2, r3
 80037ea:	683a      	ldr	r2, [r7, #0]
 80037ec:	4413      	add	r3, r2
 80037ee:	2200      	movs	r2, #0
 80037f0:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
		ic[current_ic].crc_count.cfgr_pec = 0;
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	22e8      	movs	r2, #232	; 0xe8
 80037f8:	fb02 f303 	mul.w	r3, r2, r3
 80037fc:	683a      	ldr	r2, [r7, #0]
 80037fe:	4413      	add	r3, r2
 8003800:	2200      	movs	r2, #0
 8003802:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
		for (int i=0; i<6; i++)
 8003806:	2300      	movs	r3, #0
 8003808:	613b      	str	r3, [r7, #16]
 800380a:	e00e      	b.n	800382a <LTC681x_reset_crc_count+0x5a>
		{
			ic[current_ic].crc_count.cell_pec[i]=0;
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	22e8      	movs	r2, #232	; 0xe8
 8003810:	fb02 f303 	mul.w	r3, r2, r3
 8003814:	683a      	ldr	r2, [r7, #0]
 8003816:	441a      	add	r2, r3
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	3360      	adds	r3, #96	; 0x60
 800381c:	005b      	lsls	r3, r3, #1
 800381e:	4413      	add	r3, r2
 8003820:	2200      	movs	r2, #0
 8003822:	809a      	strh	r2, [r3, #4]
		for (int i=0; i<6; i++)
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	3301      	adds	r3, #1
 8003828:	613b      	str	r3, [r7, #16]
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	2b05      	cmp	r3, #5
 800382e:	dded      	ble.n	800380c <LTC681x_reset_crc_count+0x3c>

		}
		for (int i=0; i<4; i++)
 8003830:	2300      	movs	r3, #0
 8003832:	60fb      	str	r3, [r7, #12]
 8003834:	e00d      	b.n	8003852 <LTC681x_reset_crc_count+0x82>
		{
			ic[current_ic].crc_count.aux_pec[i]=0;
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	22e8      	movs	r2, #232	; 0xe8
 800383a:	fb02 f303 	mul.w	r3, r2, r3
 800383e:	683a      	ldr	r2, [r7, #0]
 8003840:	4413      	add	r3, r2
 8003842:	68fa      	ldr	r2, [r7, #12]
 8003844:	3268      	adds	r2, #104	; 0x68
 8003846:	2100      	movs	r1, #0
 8003848:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		for (int i=0; i<4; i++)
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	3301      	adds	r3, #1
 8003850:	60fb      	str	r3, [r7, #12]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2b03      	cmp	r3, #3
 8003856:	ddee      	ble.n	8003836 <LTC681x_reset_crc_count+0x66>
		}
		for (int i=0; i<2; i++)
 8003858:	2300      	movs	r3, #0
 800385a:	60bb      	str	r3, [r7, #8]
 800385c:	e00d      	b.n	800387a <LTC681x_reset_crc_count+0xaa>
		{
			ic[current_ic].crc_count.stat_pec[i]=0;
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	22e8      	movs	r2, #232	; 0xe8
 8003862:	fb02 f303 	mul.w	r3, r2, r3
 8003866:	683a      	ldr	r2, [r7, #0]
 8003868:	4413      	add	r3, r2
 800386a:	68ba      	ldr	r2, [r7, #8]
 800386c:	326c      	adds	r2, #108	; 0x6c
 800386e:	2100      	movs	r1, #0
 8003870:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		for (int i=0; i<2; i++)
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	3301      	adds	r3, #1
 8003878:	60bb      	str	r3, [r7, #8]
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	2b01      	cmp	r3, #1
 800387e:	ddee      	ble.n	800385e <LTC681x_reset_crc_count+0x8e>
	for (int current_ic = 0 ; current_ic < total_ic; current_ic++)
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	3301      	adds	r3, #1
 8003884:	617b      	str	r3, [r7, #20]
 8003886:	79fb      	ldrb	r3, [r7, #7]
 8003888:	697a      	ldr	r2, [r7, #20]
 800388a:	429a      	cmp	r2, r3
 800388c:	dba9      	blt.n	80037e2 <LTC681x_reset_crc_count+0x12>
		}
	}
}
 800388e:	bf00      	nop
 8003890:	bf00      	nop
 8003892:	371c      	adds	r7, #28
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr

0800389c <LTC681x_init_cfg>:

/* Helper function to initialize CFG variables */
void LTC681x_init_cfg(uint8_t total_ic, //Number of ICs in the system
					  cell_asic *ic //A two dimensional array that stores the data
					  )
{
 800389c:	b480      	push	{r7}
 800389e:	b085      	sub	sp, #20
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	4603      	mov	r3, r0
 80038a4:	6039      	str	r1, [r7, #0]
 80038a6:	71fb      	strb	r3, [r7, #7]
	for (uint8_t current_ic = 0; current_ic<total_ic;current_ic++)
 80038a8:	2300      	movs	r3, #0
 80038aa:	73fb      	strb	r3, [r7, #15]
 80038ac:	e015      	b.n	80038da <LTC681x_init_cfg+0x3e>
	{
		for (int j =0; j<6; j++)
 80038ae:	2300      	movs	r3, #0
 80038b0:	60bb      	str	r3, [r7, #8]
 80038b2:	e00c      	b.n	80038ce <LTC681x_init_cfg+0x32>
		{
		  ic[current_ic].config.tx_data[j] = 0;
 80038b4:	7bfb      	ldrb	r3, [r7, #15]
 80038b6:	22e8      	movs	r2, #232	; 0xe8
 80038b8:	fb02 f303 	mul.w	r3, r2, r3
 80038bc:	683a      	ldr	r2, [r7, #0]
 80038be:	441a      	add	r2, r3
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	4413      	add	r3, r2
 80038c4:	2200      	movs	r2, #0
 80038c6:	701a      	strb	r2, [r3, #0]
		for (int j =0; j<6; j++)
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	3301      	adds	r3, #1
 80038cc:	60bb      	str	r3, [r7, #8]
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	2b05      	cmp	r3, #5
 80038d2:	ddef      	ble.n	80038b4 <LTC681x_init_cfg+0x18>
	for (uint8_t current_ic = 0; current_ic<total_ic;current_ic++)
 80038d4:	7bfb      	ldrb	r3, [r7, #15]
 80038d6:	3301      	adds	r3, #1
 80038d8:	73fb      	strb	r3, [r7, #15]
 80038da:	7bfa      	ldrb	r2, [r7, #15]
 80038dc:	79fb      	ldrb	r3, [r7, #7]
 80038de:	429a      	cmp	r2, r3
 80038e0:	d3e5      	bcc.n	80038ae <LTC681x_init_cfg+0x12>
		}
	}
}
 80038e2:	bf00      	nop
 80038e4:	bf00      	nop
 80038e6:	3714      	adds	r7, #20
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr

080038f0 <LTC681x_set_cfgr>:
					 bool dcc[12], // The DCC bits
					 bool dcto[4], // The Dcto bits
					 uint16_t uv, // The UV value
					 uint16_t  ov // The OV value
					 )
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b082      	sub	sp, #8
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6039      	str	r1, [r7, #0]
 80038f8:	4611      	mov	r1, r2
 80038fa:	461a      	mov	r2, r3
 80038fc:	4603      	mov	r3, r0
 80038fe:	71fb      	strb	r3, [r7, #7]
 8003900:	460b      	mov	r3, r1
 8003902:	71bb      	strb	r3, [r7, #6]
 8003904:	4613      	mov	r3, r2
 8003906:	717b      	strb	r3, [r7, #5]
	LTC681x_set_cfgr_refon(nIC,ic,refon);
 8003908:	79ba      	ldrb	r2, [r7, #6]
 800390a:	79fb      	ldrb	r3, [r7, #7]
 800390c:	6839      	ldr	r1, [r7, #0]
 800390e:	4618      	mov	r0, r3
 8003910:	f000 f828 	bl	8003964 <LTC681x_set_cfgr_refon>
	LTC681x_set_cfgr_adcopt(nIC,ic,adcopt);
 8003914:	797a      	ldrb	r2, [r7, #5]
 8003916:	79fb      	ldrb	r3, [r7, #7]
 8003918:	6839      	ldr	r1, [r7, #0]
 800391a:	4618      	mov	r0, r3
 800391c:	f000 f856 	bl	80039cc <LTC681x_set_cfgr_adcopt>
	LTC681x_set_cfgr_gpio(nIC,ic,gpio);
 8003920:	79fb      	ldrb	r3, [r7, #7]
 8003922:	693a      	ldr	r2, [r7, #16]
 8003924:	6839      	ldr	r1, [r7, #0]
 8003926:	4618      	mov	r0, r3
 8003928:	f000 f884 	bl	8003a34 <LTC681x_set_cfgr_gpio>
	LTC681x_set_cfgr_dis(nIC,ic,dcc);
 800392c:	79fb      	ldrb	r3, [r7, #7]
 800392e:	697a      	ldr	r2, [r7, #20]
 8003930:	6839      	ldr	r1, [r7, #0]
 8003932:	4618      	mov	r0, r3
 8003934:	f000 f8ce 	bl	8003ad4 <LTC681x_set_cfgr_dis>
	LTC681x_set_cfgr_dcto(nIC,ic,dcto);
 8003938:	79fb      	ldrb	r3, [r7, #7]
 800393a:	69ba      	ldr	r2, [r7, #24]
 800393c:	6839      	ldr	r1, [r7, #0]
 800393e:	4618      	mov	r0, r3
 8003940:	f000 f957 	bl	8003bf2 <LTC681x_set_cfgr_dcto>
	LTC681x_set_cfgr_uv(nIC, ic, uv);
 8003944:	8bba      	ldrh	r2, [r7, #28]
 8003946:	79fb      	ldrb	r3, [r7, #7]
 8003948:	6839      	ldr	r1, [r7, #0]
 800394a:	4618      	mov	r0, r3
 800394c:	f000 f9a1 	bl	8003c92 <LTC681x_set_cfgr_uv>
	LTC681x_set_cfgr_ov(nIC, ic, ov);
 8003950:	8c3a      	ldrh	r2, [r7, #32]
 8003952:	79fb      	ldrb	r3, [r7, #7]
 8003954:	6839      	ldr	r1, [r7, #0]
 8003956:	4618      	mov	r0, r3
 8003958:	f000 f9e1 	bl	8003d1e <LTC681x_set_cfgr_ov>
}
 800395c:	bf00      	nop
 800395e:	3708      	adds	r7, #8
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}

08003964 <LTC681x_set_cfgr_refon>:

/* Helper function to set the REFON bit */
void LTC681x_set_cfgr_refon(uint8_t nIC, cell_asic *ic, bool refon)
{
 8003964:	b480      	push	{r7}
 8003966:	b083      	sub	sp, #12
 8003968:	af00      	add	r7, sp, #0
 800396a:	4603      	mov	r3, r0
 800396c:	6039      	str	r1, [r7, #0]
 800396e:	71fb      	strb	r3, [r7, #7]
 8003970:	4613      	mov	r3, r2
 8003972:	71bb      	strb	r3, [r7, #6]
	if (refon) ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]|0x04;
 8003974:	79bb      	ldrb	r3, [r7, #6]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d011      	beq.n	800399e <LTC681x_set_cfgr_refon+0x3a>
 800397a:	79fb      	ldrb	r3, [r7, #7]
 800397c:	22e8      	movs	r2, #232	; 0xe8
 800397e:	fb02 f303 	mul.w	r3, r2, r3
 8003982:	683a      	ldr	r2, [r7, #0]
 8003984:	4413      	add	r3, r2
 8003986:	781a      	ldrb	r2, [r3, #0]
 8003988:	79fb      	ldrb	r3, [r7, #7]
 800398a:	21e8      	movs	r1, #232	; 0xe8
 800398c:	fb01 f303 	mul.w	r3, r1, r3
 8003990:	6839      	ldr	r1, [r7, #0]
 8003992:	440b      	add	r3, r1
 8003994:	f042 0204 	orr.w	r2, r2, #4
 8003998:	b2d2      	uxtb	r2, r2
 800399a:	701a      	strb	r2, [r3, #0]
	else ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]&0xFB;
}
 800399c:	e010      	b.n	80039c0 <LTC681x_set_cfgr_refon+0x5c>
	else ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]&0xFB;
 800399e:	79fb      	ldrb	r3, [r7, #7]
 80039a0:	22e8      	movs	r2, #232	; 0xe8
 80039a2:	fb02 f303 	mul.w	r3, r2, r3
 80039a6:	683a      	ldr	r2, [r7, #0]
 80039a8:	4413      	add	r3, r2
 80039aa:	781a      	ldrb	r2, [r3, #0]
 80039ac:	79fb      	ldrb	r3, [r7, #7]
 80039ae:	21e8      	movs	r1, #232	; 0xe8
 80039b0:	fb01 f303 	mul.w	r3, r1, r3
 80039b4:	6839      	ldr	r1, [r7, #0]
 80039b6:	440b      	add	r3, r1
 80039b8:	f022 0204 	bic.w	r2, r2, #4
 80039bc:	b2d2      	uxtb	r2, r2
 80039be:	701a      	strb	r2, [r3, #0]
}
 80039c0:	bf00      	nop
 80039c2:	370c      	adds	r7, #12
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr

080039cc <LTC681x_set_cfgr_adcopt>:

/* Helper function to set the ADCOPT bit */
void LTC681x_set_cfgr_adcopt(uint8_t nIC, cell_asic *ic, bool adcopt)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	4603      	mov	r3, r0
 80039d4:	6039      	str	r1, [r7, #0]
 80039d6:	71fb      	strb	r3, [r7, #7]
 80039d8:	4613      	mov	r3, r2
 80039da:	71bb      	strb	r3, [r7, #6]
	if (adcopt) ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]|0x01;
 80039dc:	79bb      	ldrb	r3, [r7, #6]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d011      	beq.n	8003a06 <LTC681x_set_cfgr_adcopt+0x3a>
 80039e2:	79fb      	ldrb	r3, [r7, #7]
 80039e4:	22e8      	movs	r2, #232	; 0xe8
 80039e6:	fb02 f303 	mul.w	r3, r2, r3
 80039ea:	683a      	ldr	r2, [r7, #0]
 80039ec:	4413      	add	r3, r2
 80039ee:	781a      	ldrb	r2, [r3, #0]
 80039f0:	79fb      	ldrb	r3, [r7, #7]
 80039f2:	21e8      	movs	r1, #232	; 0xe8
 80039f4:	fb01 f303 	mul.w	r3, r1, r3
 80039f8:	6839      	ldr	r1, [r7, #0]
 80039fa:	440b      	add	r3, r1
 80039fc:	f042 0201 	orr.w	r2, r2, #1
 8003a00:	b2d2      	uxtb	r2, r2
 8003a02:	701a      	strb	r2, [r3, #0]
	else ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]&0xFE;
}
 8003a04:	e010      	b.n	8003a28 <LTC681x_set_cfgr_adcopt+0x5c>
	else ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]&0xFE;
 8003a06:	79fb      	ldrb	r3, [r7, #7]
 8003a08:	22e8      	movs	r2, #232	; 0xe8
 8003a0a:	fb02 f303 	mul.w	r3, r2, r3
 8003a0e:	683a      	ldr	r2, [r7, #0]
 8003a10:	4413      	add	r3, r2
 8003a12:	781a      	ldrb	r2, [r3, #0]
 8003a14:	79fb      	ldrb	r3, [r7, #7]
 8003a16:	21e8      	movs	r1, #232	; 0xe8
 8003a18:	fb01 f303 	mul.w	r3, r1, r3
 8003a1c:	6839      	ldr	r1, [r7, #0]
 8003a1e:	440b      	add	r3, r1
 8003a20:	f022 0201 	bic.w	r2, r2, #1
 8003a24:	b2d2      	uxtb	r2, r2
 8003a26:	701a      	strb	r2, [r3, #0]
}
 8003a28:	bf00      	nop
 8003a2a:	370c      	adds	r7, #12
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr

08003a34 <LTC681x_set_cfgr_gpio>:

/* Helper function to set GPIO bits */
void LTC681x_set_cfgr_gpio(uint8_t nIC, cell_asic *ic,bool gpio[5])
{
 8003a34:	b480      	push	{r7}
 8003a36:	b087      	sub	sp, #28
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	60b9      	str	r1, [r7, #8]
 8003a3e:	607a      	str	r2, [r7, #4]
 8003a40:	73fb      	strb	r3, [r7, #15]
	for (int i =0; i<5; i++)
 8003a42:	2300      	movs	r3, #0
 8003a44:	617b      	str	r3, [r7, #20]
 8003a46:	e03b      	b.n	8003ac0 <LTC681x_set_cfgr_gpio+0x8c>
	{
		if (gpio[i])ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]|(0x01<<(i+3));
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	4413      	add	r3, r2
 8003a4e:	781b      	ldrb	r3, [r3, #0]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d018      	beq.n	8003a86 <LTC681x_set_cfgr_gpio+0x52>
 8003a54:	7bfb      	ldrb	r3, [r7, #15]
 8003a56:	22e8      	movs	r2, #232	; 0xe8
 8003a58:	fb02 f303 	mul.w	r3, r2, r3
 8003a5c:	68ba      	ldr	r2, [r7, #8]
 8003a5e:	4413      	add	r3, r2
 8003a60:	781b      	ldrb	r3, [r3, #0]
 8003a62:	b25a      	sxtb	r2, r3
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	3303      	adds	r3, #3
 8003a68:	2101      	movs	r1, #1
 8003a6a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a6e:	b25b      	sxtb	r3, r3
 8003a70:	4313      	orrs	r3, r2
 8003a72:	b259      	sxtb	r1, r3
 8003a74:	7bfb      	ldrb	r3, [r7, #15]
 8003a76:	22e8      	movs	r2, #232	; 0xe8
 8003a78:	fb02 f303 	mul.w	r3, r2, r3
 8003a7c:	68ba      	ldr	r2, [r7, #8]
 8003a7e:	4413      	add	r3, r2
 8003a80:	b2ca      	uxtb	r2, r1
 8003a82:	701a      	strb	r2, [r3, #0]
 8003a84:	e019      	b.n	8003aba <LTC681x_set_cfgr_gpio+0x86>
		else ic[nIC].config.tx_data[0] = ic[nIC].config.tx_data[0]&(~(0x01<<(i+3)));
 8003a86:	7bfb      	ldrb	r3, [r7, #15]
 8003a88:	22e8      	movs	r2, #232	; 0xe8
 8003a8a:	fb02 f303 	mul.w	r3, r2, r3
 8003a8e:	68ba      	ldr	r2, [r7, #8]
 8003a90:	4413      	add	r3, r2
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	b25a      	sxtb	r2, r3
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	3303      	adds	r3, #3
 8003a9a:	2101      	movs	r1, #1
 8003a9c:	fa01 f303 	lsl.w	r3, r1, r3
 8003aa0:	b25b      	sxtb	r3, r3
 8003aa2:	43db      	mvns	r3, r3
 8003aa4:	b25b      	sxtb	r3, r3
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	b259      	sxtb	r1, r3
 8003aaa:	7bfb      	ldrb	r3, [r7, #15]
 8003aac:	22e8      	movs	r2, #232	; 0xe8
 8003aae:	fb02 f303 	mul.w	r3, r2, r3
 8003ab2:	68ba      	ldr	r2, [r7, #8]
 8003ab4:	4413      	add	r3, r2
 8003ab6:	b2ca      	uxtb	r2, r1
 8003ab8:	701a      	strb	r2, [r3, #0]
	for (int i =0; i<5; i++)
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	3301      	adds	r3, #1
 8003abe:	617b      	str	r3, [r7, #20]
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	2b04      	cmp	r3, #4
 8003ac4:	ddc0      	ble.n	8003a48 <LTC681x_set_cfgr_gpio+0x14>
	}
}
 8003ac6:	bf00      	nop
 8003ac8:	bf00      	nop
 8003aca:	371c      	adds	r7, #28
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr

08003ad4 <LTC681x_set_cfgr_dis>:

/* Helper function to control discharge */
void LTC681x_set_cfgr_dis(uint8_t nIC, cell_asic *ic,bool dcc[12])
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b087      	sub	sp, #28
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	4603      	mov	r3, r0
 8003adc:	60b9      	str	r1, [r7, #8]
 8003ade:	607a      	str	r2, [r7, #4]
 8003ae0:	73fb      	strb	r3, [r7, #15]
	for (int i =0; i<8; i++)
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	617b      	str	r3, [r7, #20]
 8003ae6:	e039      	b.n	8003b5c <LTC681x_set_cfgr_dis+0x88>
	{
		if (dcc[i])ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]|(0x01<<i);
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	4413      	add	r3, r2
 8003aee:	781b      	ldrb	r3, [r3, #0]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d017      	beq.n	8003b24 <LTC681x_set_cfgr_dis+0x50>
 8003af4:	7bfb      	ldrb	r3, [r7, #15]
 8003af6:	22e8      	movs	r2, #232	; 0xe8
 8003af8:	fb02 f303 	mul.w	r3, r2, r3
 8003afc:	68ba      	ldr	r2, [r7, #8]
 8003afe:	4413      	add	r3, r2
 8003b00:	791b      	ldrb	r3, [r3, #4]
 8003b02:	b25a      	sxtb	r2, r3
 8003b04:	2101      	movs	r1, #1
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	fa01 f303 	lsl.w	r3, r1, r3
 8003b0c:	b25b      	sxtb	r3, r3
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	b259      	sxtb	r1, r3
 8003b12:	7bfb      	ldrb	r3, [r7, #15]
 8003b14:	22e8      	movs	r2, #232	; 0xe8
 8003b16:	fb02 f303 	mul.w	r3, r2, r3
 8003b1a:	68ba      	ldr	r2, [r7, #8]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	b2ca      	uxtb	r2, r1
 8003b20:	711a      	strb	r2, [r3, #4]
 8003b22:	e018      	b.n	8003b56 <LTC681x_set_cfgr_dis+0x82>
		else ic[nIC].config.tx_data[4] = ic[nIC].config.tx_data[4]& (~(0x01<<i));
 8003b24:	7bfb      	ldrb	r3, [r7, #15]
 8003b26:	22e8      	movs	r2, #232	; 0xe8
 8003b28:	fb02 f303 	mul.w	r3, r2, r3
 8003b2c:	68ba      	ldr	r2, [r7, #8]
 8003b2e:	4413      	add	r3, r2
 8003b30:	791b      	ldrb	r3, [r3, #4]
 8003b32:	b25a      	sxtb	r2, r3
 8003b34:	2101      	movs	r1, #1
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	fa01 f303 	lsl.w	r3, r1, r3
 8003b3c:	b25b      	sxtb	r3, r3
 8003b3e:	43db      	mvns	r3, r3
 8003b40:	b25b      	sxtb	r3, r3
 8003b42:	4013      	ands	r3, r2
 8003b44:	b259      	sxtb	r1, r3
 8003b46:	7bfb      	ldrb	r3, [r7, #15]
 8003b48:	22e8      	movs	r2, #232	; 0xe8
 8003b4a:	fb02 f303 	mul.w	r3, r2, r3
 8003b4e:	68ba      	ldr	r2, [r7, #8]
 8003b50:	4413      	add	r3, r2
 8003b52:	b2ca      	uxtb	r2, r1
 8003b54:	711a      	strb	r2, [r3, #4]
	for (int i =0; i<8; i++)
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	3301      	adds	r3, #1
 8003b5a:	617b      	str	r3, [r7, #20]
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	2b07      	cmp	r3, #7
 8003b60:	ddc2      	ble.n	8003ae8 <LTC681x_set_cfgr_dis+0x14>
	}
	for (int i =0; i<4; i++)
 8003b62:	2300      	movs	r3, #0
 8003b64:	613b      	str	r3, [r7, #16]
 8003b66:	e03a      	b.n	8003bde <LTC681x_set_cfgr_dis+0x10a>
	{
		if (dcc[i+8])ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]|(0x01<<i);
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	3308      	adds	r3, #8
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	4413      	add	r3, r2
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d017      	beq.n	8003ba6 <LTC681x_set_cfgr_dis+0xd2>
 8003b76:	7bfb      	ldrb	r3, [r7, #15]
 8003b78:	22e8      	movs	r2, #232	; 0xe8
 8003b7a:	fb02 f303 	mul.w	r3, r2, r3
 8003b7e:	68ba      	ldr	r2, [r7, #8]
 8003b80:	4413      	add	r3, r2
 8003b82:	795b      	ldrb	r3, [r3, #5]
 8003b84:	b25a      	sxtb	r2, r3
 8003b86:	2101      	movs	r1, #1
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b8e:	b25b      	sxtb	r3, r3
 8003b90:	4313      	orrs	r3, r2
 8003b92:	b259      	sxtb	r1, r3
 8003b94:	7bfb      	ldrb	r3, [r7, #15]
 8003b96:	22e8      	movs	r2, #232	; 0xe8
 8003b98:	fb02 f303 	mul.w	r3, r2, r3
 8003b9c:	68ba      	ldr	r2, [r7, #8]
 8003b9e:	4413      	add	r3, r2
 8003ba0:	b2ca      	uxtb	r2, r1
 8003ba2:	715a      	strb	r2, [r3, #5]
 8003ba4:	e018      	b.n	8003bd8 <LTC681x_set_cfgr_dis+0x104>
		else ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]&(~(0x01<<i));
 8003ba6:	7bfb      	ldrb	r3, [r7, #15]
 8003ba8:	22e8      	movs	r2, #232	; 0xe8
 8003baa:	fb02 f303 	mul.w	r3, r2, r3
 8003bae:	68ba      	ldr	r2, [r7, #8]
 8003bb0:	4413      	add	r3, r2
 8003bb2:	795b      	ldrb	r3, [r3, #5]
 8003bb4:	b25a      	sxtb	r2, r3
 8003bb6:	2101      	movs	r1, #1
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	fa01 f303 	lsl.w	r3, r1, r3
 8003bbe:	b25b      	sxtb	r3, r3
 8003bc0:	43db      	mvns	r3, r3
 8003bc2:	b25b      	sxtb	r3, r3
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	b259      	sxtb	r1, r3
 8003bc8:	7bfb      	ldrb	r3, [r7, #15]
 8003bca:	22e8      	movs	r2, #232	; 0xe8
 8003bcc:	fb02 f303 	mul.w	r3, r2, r3
 8003bd0:	68ba      	ldr	r2, [r7, #8]
 8003bd2:	4413      	add	r3, r2
 8003bd4:	b2ca      	uxtb	r2, r1
 8003bd6:	715a      	strb	r2, [r3, #5]
	for (int i =0; i<4; i++)
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	3301      	adds	r3, #1
 8003bdc:	613b      	str	r3, [r7, #16]
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	2b03      	cmp	r3, #3
 8003be2:	ddc1      	ble.n	8003b68 <LTC681x_set_cfgr_dis+0x94>
	}
}
 8003be4:	bf00      	nop
 8003be6:	bf00      	nop
 8003be8:	371c      	adds	r7, #28
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr

08003bf2 <LTC681x_set_cfgr_dcto>:

/* Helper function to control discharge time value */
void LTC681x_set_cfgr_dcto(uint8_t nIC, cell_asic *ic,bool dcto[4])
{
 8003bf2:	b480      	push	{r7}
 8003bf4:	b087      	sub	sp, #28
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	60b9      	str	r1, [r7, #8]
 8003bfc:	607a      	str	r2, [r7, #4]
 8003bfe:	73fb      	strb	r3, [r7, #15]
	for(int i =0;i<4;i++)
 8003c00:	2300      	movs	r3, #0
 8003c02:	617b      	str	r3, [r7, #20]
 8003c04:	e03b      	b.n	8003c7e <LTC681x_set_cfgr_dcto+0x8c>
	{
		if(dcto[i])ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]|(0x01<<(i+4));
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	687a      	ldr	r2, [r7, #4]
 8003c0a:	4413      	add	r3, r2
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d018      	beq.n	8003c44 <LTC681x_set_cfgr_dcto+0x52>
 8003c12:	7bfb      	ldrb	r3, [r7, #15]
 8003c14:	22e8      	movs	r2, #232	; 0xe8
 8003c16:	fb02 f303 	mul.w	r3, r2, r3
 8003c1a:	68ba      	ldr	r2, [r7, #8]
 8003c1c:	4413      	add	r3, r2
 8003c1e:	795b      	ldrb	r3, [r3, #5]
 8003c20:	b25a      	sxtb	r2, r3
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	3304      	adds	r3, #4
 8003c26:	2101      	movs	r1, #1
 8003c28:	fa01 f303 	lsl.w	r3, r1, r3
 8003c2c:	b25b      	sxtb	r3, r3
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	b259      	sxtb	r1, r3
 8003c32:	7bfb      	ldrb	r3, [r7, #15]
 8003c34:	22e8      	movs	r2, #232	; 0xe8
 8003c36:	fb02 f303 	mul.w	r3, r2, r3
 8003c3a:	68ba      	ldr	r2, [r7, #8]
 8003c3c:	4413      	add	r3, r2
 8003c3e:	b2ca      	uxtb	r2, r1
 8003c40:	715a      	strb	r2, [r3, #5]
 8003c42:	e019      	b.n	8003c78 <LTC681x_set_cfgr_dcto+0x86>
		else ic[nIC].config.tx_data[5] = ic[nIC].config.tx_data[5]&(~(0x01<<(i+4)));
 8003c44:	7bfb      	ldrb	r3, [r7, #15]
 8003c46:	22e8      	movs	r2, #232	; 0xe8
 8003c48:	fb02 f303 	mul.w	r3, r2, r3
 8003c4c:	68ba      	ldr	r2, [r7, #8]
 8003c4e:	4413      	add	r3, r2
 8003c50:	795b      	ldrb	r3, [r3, #5]
 8003c52:	b25a      	sxtb	r2, r3
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	3304      	adds	r3, #4
 8003c58:	2101      	movs	r1, #1
 8003c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c5e:	b25b      	sxtb	r3, r3
 8003c60:	43db      	mvns	r3, r3
 8003c62:	b25b      	sxtb	r3, r3
 8003c64:	4013      	ands	r3, r2
 8003c66:	b259      	sxtb	r1, r3
 8003c68:	7bfb      	ldrb	r3, [r7, #15]
 8003c6a:	22e8      	movs	r2, #232	; 0xe8
 8003c6c:	fb02 f303 	mul.w	r3, r2, r3
 8003c70:	68ba      	ldr	r2, [r7, #8]
 8003c72:	4413      	add	r3, r2
 8003c74:	b2ca      	uxtb	r2, r1
 8003c76:	715a      	strb	r2, [r3, #5]
	for(int i =0;i<4;i++)
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	3301      	adds	r3, #1
 8003c7c:	617b      	str	r3, [r7, #20]
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	2b03      	cmp	r3, #3
 8003c82:	ddc0      	ble.n	8003c06 <LTC681x_set_cfgr_dcto+0x14>
	}
}
 8003c84:	bf00      	nop
 8003c86:	bf00      	nop
 8003c88:	371c      	adds	r7, #28
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr

08003c92 <LTC681x_set_cfgr_uv>:

/* Helper Function to set UV value in CFG register */
void LTC681x_set_cfgr_uv(uint8_t nIC, cell_asic *ic,uint16_t uv)
{
 8003c92:	b480      	push	{r7}
 8003c94:	b085      	sub	sp, #20
 8003c96:	af00      	add	r7, sp, #0
 8003c98:	4603      	mov	r3, r0
 8003c9a:	6039      	str	r1, [r7, #0]
 8003c9c:	71fb      	strb	r3, [r7, #7]
 8003c9e:	4613      	mov	r3, r2
 8003ca0:	80bb      	strh	r3, [r7, #4]
	uint16_t tmp = (uv/16)-1;
 8003ca2:	88bb      	ldrh	r3, [r7, #4]
 8003ca4:	091b      	lsrs	r3, r3, #4
 8003ca6:	b29b      	uxth	r3, r3
 8003ca8:	3b01      	subs	r3, #1
 8003caa:	81fb      	strh	r3, [r7, #14]
	ic[nIC].config.tx_data[1] = 0x00FF & tmp;
 8003cac:	79fb      	ldrb	r3, [r7, #7]
 8003cae:	22e8      	movs	r2, #232	; 0xe8
 8003cb0:	fb02 f303 	mul.w	r3, r2, r3
 8003cb4:	683a      	ldr	r2, [r7, #0]
 8003cb6:	4413      	add	r3, r2
 8003cb8:	89fa      	ldrh	r2, [r7, #14]
 8003cba:	b2d2      	uxtb	r2, r2
 8003cbc:	705a      	strb	r2, [r3, #1]
	ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]&0xF0;
 8003cbe:	79fb      	ldrb	r3, [r7, #7]
 8003cc0:	22e8      	movs	r2, #232	; 0xe8
 8003cc2:	fb02 f303 	mul.w	r3, r2, r3
 8003cc6:	683a      	ldr	r2, [r7, #0]
 8003cc8:	4413      	add	r3, r2
 8003cca:	789a      	ldrb	r2, [r3, #2]
 8003ccc:	79fb      	ldrb	r3, [r7, #7]
 8003cce:	21e8      	movs	r1, #232	; 0xe8
 8003cd0:	fb01 f303 	mul.w	r3, r1, r3
 8003cd4:	6839      	ldr	r1, [r7, #0]
 8003cd6:	440b      	add	r3, r1
 8003cd8:	f022 020f 	bic.w	r2, r2, #15
 8003cdc:	b2d2      	uxtb	r2, r2
 8003cde:	709a      	strb	r2, [r3, #2]
	ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]|((0x0F00 & tmp)>>8);
 8003ce0:	79fb      	ldrb	r3, [r7, #7]
 8003ce2:	22e8      	movs	r2, #232	; 0xe8
 8003ce4:	fb02 f303 	mul.w	r3, r2, r3
 8003ce8:	683a      	ldr	r2, [r7, #0]
 8003cea:	4413      	add	r3, r2
 8003cec:	789b      	ldrb	r3, [r3, #2]
 8003cee:	b25a      	sxtb	r2, r3
 8003cf0:	89fb      	ldrh	r3, [r7, #14]
 8003cf2:	0a1b      	lsrs	r3, r3, #8
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	b25b      	sxtb	r3, r3
 8003cf8:	f003 030f 	and.w	r3, r3, #15
 8003cfc:	b25b      	sxtb	r3, r3
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	b259      	sxtb	r1, r3
 8003d02:	79fb      	ldrb	r3, [r7, #7]
 8003d04:	22e8      	movs	r2, #232	; 0xe8
 8003d06:	fb02 f303 	mul.w	r3, r2, r3
 8003d0a:	683a      	ldr	r2, [r7, #0]
 8003d0c:	4413      	add	r3, r2
 8003d0e:	b2ca      	uxtb	r2, r1
 8003d10:	709a      	strb	r2, [r3, #2]
}
 8003d12:	bf00      	nop
 8003d14:	3714      	adds	r7, #20
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr

08003d1e <LTC681x_set_cfgr_ov>:

/* Helper function to set OV value in CFG register */
void LTC681x_set_cfgr_ov(uint8_t nIC, cell_asic *ic,uint16_t ov)
{
 8003d1e:	b480      	push	{r7}
 8003d20:	b085      	sub	sp, #20
 8003d22:	af00      	add	r7, sp, #0
 8003d24:	4603      	mov	r3, r0
 8003d26:	6039      	str	r1, [r7, #0]
 8003d28:	71fb      	strb	r3, [r7, #7]
 8003d2a:	4613      	mov	r3, r2
 8003d2c:	80bb      	strh	r3, [r7, #4]
	uint16_t tmp = (ov/16);
 8003d2e:	88bb      	ldrh	r3, [r7, #4]
 8003d30:	091b      	lsrs	r3, r3, #4
 8003d32:	81fb      	strh	r3, [r7, #14]
	ic[nIC].config.tx_data[3] = 0x00FF & (tmp>>4);
 8003d34:	89fb      	ldrh	r3, [r7, #14]
 8003d36:	091b      	lsrs	r3, r3, #4
 8003d38:	b299      	uxth	r1, r3
 8003d3a:	79fb      	ldrb	r3, [r7, #7]
 8003d3c:	22e8      	movs	r2, #232	; 0xe8
 8003d3e:	fb02 f303 	mul.w	r3, r2, r3
 8003d42:	683a      	ldr	r2, [r7, #0]
 8003d44:	4413      	add	r3, r2
 8003d46:	b2ca      	uxtb	r2, r1
 8003d48:	70da      	strb	r2, [r3, #3]
	ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]&0x0F;
 8003d4a:	79fb      	ldrb	r3, [r7, #7]
 8003d4c:	22e8      	movs	r2, #232	; 0xe8
 8003d4e:	fb02 f303 	mul.w	r3, r2, r3
 8003d52:	683a      	ldr	r2, [r7, #0]
 8003d54:	4413      	add	r3, r2
 8003d56:	789a      	ldrb	r2, [r3, #2]
 8003d58:	79fb      	ldrb	r3, [r7, #7]
 8003d5a:	21e8      	movs	r1, #232	; 0xe8
 8003d5c:	fb01 f303 	mul.w	r3, r1, r3
 8003d60:	6839      	ldr	r1, [r7, #0]
 8003d62:	440b      	add	r3, r1
 8003d64:	f002 020f 	and.w	r2, r2, #15
 8003d68:	b2d2      	uxtb	r2, r2
 8003d6a:	709a      	strb	r2, [r3, #2]
	ic[nIC].config.tx_data[2] = ic[nIC].config.tx_data[2]|((0x000F & tmp)<<4);
 8003d6c:	79fb      	ldrb	r3, [r7, #7]
 8003d6e:	22e8      	movs	r2, #232	; 0xe8
 8003d70:	fb02 f303 	mul.w	r3, r2, r3
 8003d74:	683a      	ldr	r2, [r7, #0]
 8003d76:	4413      	add	r3, r2
 8003d78:	789b      	ldrb	r3, [r3, #2]
 8003d7a:	b25a      	sxtb	r2, r3
 8003d7c:	89fb      	ldrh	r3, [r7, #14]
 8003d7e:	011b      	lsls	r3, r3, #4
 8003d80:	b25b      	sxtb	r3, r3
 8003d82:	4313      	orrs	r3, r2
 8003d84:	b259      	sxtb	r1, r3
 8003d86:	79fb      	ldrb	r3, [r7, #7]
 8003d88:	22e8      	movs	r2, #232	; 0xe8
 8003d8a:	fb02 f303 	mul.w	r3, r2, r3
 8003d8e:	683a      	ldr	r2, [r7, #0]
 8003d90:	4413      	add	r3, r2
 8003d92:	b2ca      	uxtb	r2, r1
 8003d94:	709a      	strb	r2, [r3, #2]
}
 8003d96:	bf00      	nop
 8003d98:	3714      	adds	r7, #20
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da0:	4770      	bx	lr
	...

08003da4 <cs_low>:
#include "stm32f4xx_hal.h"

extern SPI_HandleTypeDef hspi1;

void cs_low(uint8_t pin)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b082      	sub	sp, #8
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	4603      	mov	r3, r0
 8003dac:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8003dae:	2200      	movs	r2, #0
 8003db0:	2108      	movs	r1, #8
 8003db2:	4803      	ldr	r0, [pc, #12]	; (8003dc0 <cs_low+0x1c>)
 8003db4:	f002 fd26 	bl	8006804 <HAL_GPIO_WritePin>
}
 8003db8:	bf00      	nop
 8003dba:	3708      	adds	r7, #8
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}
 8003dc0:	40020800 	.word	0x40020800

08003dc4 <cs_high>:

void cs_high(uint8_t pin)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b082      	sub	sp, #8
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	4603      	mov	r3, r0
 8003dcc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 8003dce:	2201      	movs	r2, #1
 8003dd0:	2108      	movs	r1, #8
 8003dd2:	4803      	ldr	r0, [pc, #12]	; (8003de0 <cs_high+0x1c>)
 8003dd4:	f002 fd16 	bl	8006804 <HAL_GPIO_WritePin>
}
 8003dd8:	bf00      	nop
 8003dda:	3708      	adds	r7, #8
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	40020800 	.word	0x40020800

08003de4 <delay_u>:

void delay_u(uint16_t micro)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b082      	sub	sp, #8
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	4603      	mov	r3, r0
 8003dec:	80fb      	strh	r3, [r7, #6]
  HAL_Delay(1);
 8003dee:	2001      	movs	r0, #1
 8003df0:	f001 f8da 	bl	8004fa8 <HAL_Delay>
}
 8003df4:	bf00      	nop
 8003df6:	3708      	adds	r7, #8
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}

08003dfc <spi_write_array>:
Writes an array of bytes out of the SPI port
*/
void spi_write_array(uint8_t len, // Option: Number of bytes to be written on the SPI port
                     uint8_t data[] //Array of bytes to be written on the SPI port
                    )
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b082      	sub	sp, #8
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	4603      	mov	r3, r0
 8003e04:	6039      	str	r1, [r7, #0]
 8003e06:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_Transmit(&hspi1, data, len, 100);
 8003e08:	79fb      	ldrb	r3, [r7, #7]
 8003e0a:	b29a      	uxth	r2, r3
 8003e0c:	2364      	movs	r3, #100	; 0x64
 8003e0e:	6839      	ldr	r1, [r7, #0]
 8003e10:	4803      	ldr	r0, [pc, #12]	; (8003e20 <spi_write_array+0x24>)
 8003e12:	f003 fb82 	bl	800751a <HAL_SPI_Transmit>
}
 8003e16:	bf00      	nop
 8003e18:	3708      	adds	r7, #8
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	2000299c 	.word	0x2000299c

08003e24 <spi_write_read>:
void spi_write_read(uint8_t tx_Data[],//array of data to be written on SPI port
                    uint8_t tx_len, //length of the tx data arry
                    uint8_t *rx_data,//Input: array that will store the data read by the SPI port
                    uint8_t rx_len //Option: number of bytes to be read from the SPI port
                   )
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b086      	sub	sp, #24
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	60f8      	str	r0, [r7, #12]
 8003e2c:	607a      	str	r2, [r7, #4]
 8003e2e:	461a      	mov	r2, r3
 8003e30:	460b      	mov	r3, r1
 8003e32:	72fb      	strb	r3, [r7, #11]
 8003e34:	4613      	mov	r3, r2
 8003e36:	72bb      	strb	r3, [r7, #10]
  for (uint8_t i = 0; i < tx_len; i++)
 8003e38:	2300      	movs	r3, #0
 8003e3a:	75fb      	strb	r3, [r7, #23]
 8003e3c:	e00a      	b.n	8003e54 <spi_write_read+0x30>
  {
    HAL_SPI_Transmit(&hspi1, &tx_Data[i], 1, 100);
 8003e3e:	7dfb      	ldrb	r3, [r7, #23]
 8003e40:	68fa      	ldr	r2, [r7, #12]
 8003e42:	18d1      	adds	r1, r2, r3
 8003e44:	2364      	movs	r3, #100	; 0x64
 8003e46:	2201      	movs	r2, #1
 8003e48:	4810      	ldr	r0, [pc, #64]	; (8003e8c <spi_write_read+0x68>)
 8003e4a:	f003 fb66 	bl	800751a <HAL_SPI_Transmit>
  for (uint8_t i = 0; i < tx_len; i++)
 8003e4e:	7dfb      	ldrb	r3, [r7, #23]
 8003e50:	3301      	adds	r3, #1
 8003e52:	75fb      	strb	r3, [r7, #23]
 8003e54:	7dfa      	ldrb	r2, [r7, #23]
 8003e56:	7afb      	ldrb	r3, [r7, #11]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d3f0      	bcc.n	8003e3e <spi_write_read+0x1a>
  }

  for (uint8_t i = 0; i < rx_len; i++)
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	75bb      	strb	r3, [r7, #22]
 8003e60:	e00a      	b.n	8003e78 <spi_write_read+0x54>
  {
	HAL_SPI_Receive(&hspi1, &rx_data[i], 1, 100);
 8003e62:	7dbb      	ldrb	r3, [r7, #22]
 8003e64:	687a      	ldr	r2, [r7, #4]
 8003e66:	18d1      	adds	r1, r2, r3
 8003e68:	2364      	movs	r3, #100	; 0x64
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	4807      	ldr	r0, [pc, #28]	; (8003e8c <spi_write_read+0x68>)
 8003e6e:	f003 fc90 	bl	8007792 <HAL_SPI_Receive>
  for (uint8_t i = 0; i < rx_len; i++)
 8003e72:	7dbb      	ldrb	r3, [r7, #22]
 8003e74:	3301      	adds	r3, #1
 8003e76:	75bb      	strb	r3, [r7, #22]
 8003e78:	7dba      	ldrb	r2, [r7, #22]
 8003e7a:	7abb      	ldrb	r3, [r7, #10]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d3f0      	bcc.n	8003e62 <spi_write_read+0x3e>
  }

}
 8003e80:	bf00      	nop
 8003e82:	bf00      	nop
 8003e84:	3718      	adds	r7, #24
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	2000299c 	.word	0x2000299c

08003e90 <spi_read_byte>:


uint8_t spi_read_byte(uint8_t tx_dat)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b084      	sub	sp, #16
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	4603      	mov	r3, r0
 8003e98:	71fb      	strb	r3, [r7, #7]
  uint8_t data;
  HAL_SPI_Receive(&hspi1, &data, 1, 100);
 8003e9a:	f107 010f 	add.w	r1, r7, #15
 8003e9e:	2364      	movs	r3, #100	; 0x64
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	4804      	ldr	r0, [pc, #16]	; (8003eb4 <spi_read_byte+0x24>)
 8003ea4:	f003 fc75 	bl	8007792 <HAL_SPI_Receive>
  return(data);
 8003ea8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3710      	adds	r7, #16
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	2000299c 	.word	0x2000299c

08003eb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003ebc:	f001 f802 	bl	8004ec4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003ec0:	f000 f84c 	bl	8003f5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003ec4:	f000 fba2 	bl	800460c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8003ec8:	f000 fb76 	bl	80045b8 <MX_USART2_UART_Init>
  MX_CAN1_Init();
 8003ecc:	f000 f958 	bl	8004180 <MX_CAN1_Init>
  MX_SPI1_Init();
 8003ed0:	f000 f9c2 	bl	8004258 <MX_SPI1_Init>
  MX_CAN2_Init();
 8003ed4:	f000 f98a 	bl	80041ec <MX_CAN2_Init>
  MX_TIM1_Init();
 8003ed8:	f000 f9f4 	bl	80042c4 <MX_TIM1_Init>
  MX_TIM2_Init();
 8003edc:	f000 fa9e 	bl	800441c <MX_TIM2_Init>
  MX_TIM4_Init();
 8003ee0:	f000 fb1c 	bl	800451c <MX_TIM4_Init>
  MX_ADC1_Init();
 8003ee4:	f000 f8a8 	bl	8004038 <MX_ADC1_Init>
  MX_ADC2_Init();
 8003ee8:	f000 f8f8 	bl	80040dc <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  FEB_BMS_Precharge_Open();
 8003eec:	f7fd f86e 	bl	8000fcc <FEB_BMS_Precharge_Open>
  FEB_BMS_Shutdown_Startup();
 8003ef0:	f7fd f884 	bl	8000ffc <FEB_BMS_Shutdown_Startup>
  FEB_BMS_State_Validate();
 8003ef4:	f7fd f8b2 	bl	800105c <FEB_BMS_State_Validate>
  FEB_LTC6811_Setup();
 8003ef8:	f7fd fdb0 	bl	8001a5c <FEB_LTC6811_Setup>
  FEB_CAN_Init();
 8003efc:	f7fd f8b6 	bl	800106c <FEB_CAN_Init>
  FEB_CAN_Charger_Init();
 8003f00:	f7fd f91e 	bl	8001140 <FEB_CAN_Charger_Init>
  FEB_Fan_Init();
 8003f04:	f7fd fc0e 	bl	8001724 <FEB_Fan_Init>
  FEB_Timer_Init();
 8003f08:	f7fe fcec 	bl	80028e4 <FEB_Timer_Init>

  HAL_Delay(1000);
 8003f0c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003f10:	f001 f84a 	bl	8004fa8 <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	// *********************** Reset State ***********************
	FEB_LTC6811_Clear_Voltage();
 8003f14:	f7fe f886 	bl	8002024 <FEB_LTC6811_Clear_Voltage>
	FEB_LTC6811_Clear_Temperature();
 8003f18:	f7fe fc32 	bl	8002780 <FEB_LTC6811_Clear_Temperature>

	// *********************** Cell Voltage ***********************
	FEB_LTC6811_Poll_Voltage();
 8003f1c:	f7fd fe0c 	bl	8001b38 <FEB_LTC6811_Poll_Voltage>
  	FEB_LTC6811_Validate_Voltage();
 8003f20:	f7fd ff86 	bl	8001e30 <FEB_LTC6811_Validate_Voltage>
	FEB_LTC6811_UART_Transmit_Voltage();
 8003f24:	f7fd ffca 	bl	8001ebc <FEB_LTC6811_UART_Transmit_Voltage>

	// *********************** Cell Temperature ***********************
	FEB_LTC6811_Poll_Temperature();
 8003f28:	f7fe f8a8 	bl	800207c <FEB_LTC6811_Poll_Temperature>
  	FEB_LTC6811_Validate_Temperature();
 8003f2c:	f7fe fb5e 	bl	80025ec <FEB_LTC6811_Validate_Temperature>
	FEB_LTC6811_UART_Transmit_Temperature();
 8003f30:	f7fe fbaa 	bl	8002688 <FEB_LTC6811_UART_Transmit_Temperature>

	// *********************** IVT ***********************
	FEB_CAN_IVT_Process();
 8003f34:	f7fd fa94 	bl	8001460 <FEB_CAN_IVT_Process>

	// *********************** Cell Balance ***********************
	FEB_LTC6811_Balance_Cells();
 8003f38:	f7fd fec2 	bl	8001cc0 <FEB_LTC6811_Balance_Cells>
	FEB_LTC6811_UART_Transmit_Discharge();
 8003f3c:	f7fd fef4 	bl	8001d28 <FEB_LTC6811_UART_Transmit_Discharge>

	// *********************** Charger ***********************
	FEB_CAN_Charger_Process(&hcan1);
 8003f40:	4805      	ldr	r0, [pc, #20]	; (8003f58 <main+0xa0>)
 8003f42:	f7fd f9ad 	bl	80012a0 <FEB_CAN_Charger_Process>

	// *********************** Fan ***********************
	FEB_Fan_Process();
 8003f46:	f7fd fcdd 	bl	8001904 <FEB_Fan_Process>

	// *********************** Inverter ***********************
	FEB_CAN_Inverter_Process();
 8003f4a:	f7fd fbcb 	bl	80016e4 <FEB_CAN_Inverter_Process>

	if (FEB_CAN_CHARGER_START_CHARGE == 1) {
		HAL_Delay(1000);	// 1Hz
	} else {
		HAL_Delay(200);		// 5Hz
 8003f4e:	20c8      	movs	r0, #200	; 0xc8
 8003f50:	f001 f82a 	bl	8004fa8 <HAL_Delay>
	FEB_LTC6811_Clear_Voltage();
 8003f54:	e7de      	b.n	8003f14 <main+0x5c>
 8003f56:	bf00      	nop
 8003f58:	2000294c 	.word	0x2000294c

08003f5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b094      	sub	sp, #80	; 0x50
 8003f60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003f62:	f107 031c 	add.w	r3, r7, #28
 8003f66:	2234      	movs	r2, #52	; 0x34
 8003f68:	2100      	movs	r1, #0
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f005 fb32 	bl	80095d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003f70:	f107 0308 	add.w	r3, r7, #8
 8003f74:	2200      	movs	r2, #0
 8003f76:	601a      	str	r2, [r3, #0]
 8003f78:	605a      	str	r2, [r3, #4]
 8003f7a:	609a      	str	r2, [r3, #8]
 8003f7c:	60da      	str	r2, [r3, #12]
 8003f7e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f80:	2300      	movs	r3, #0
 8003f82:	607b      	str	r3, [r7, #4]
 8003f84:	4b2a      	ldr	r3, [pc, #168]	; (8004030 <SystemClock_Config+0xd4>)
 8003f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f88:	4a29      	ldr	r2, [pc, #164]	; (8004030 <SystemClock_Config+0xd4>)
 8003f8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f8e:	6413      	str	r3, [r2, #64]	; 0x40
 8003f90:	4b27      	ldr	r3, [pc, #156]	; (8004030 <SystemClock_Config+0xd4>)
 8003f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f98:	607b      	str	r3, [r7, #4]
 8003f9a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	603b      	str	r3, [r7, #0]
 8003fa0:	4b24      	ldr	r3, [pc, #144]	; (8004034 <SystemClock_Config+0xd8>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003fa8:	4a22      	ldr	r2, [pc, #136]	; (8004034 <SystemClock_Config+0xd8>)
 8003faa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003fae:	6013      	str	r3, [r2, #0]
 8003fb0:	4b20      	ldr	r3, [pc, #128]	; (8004034 <SystemClock_Config+0xd8>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003fb8:	603b      	str	r3, [r7, #0]
 8003fba:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003fbc:	2302      	movs	r3, #2
 8003fbe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003fc4:	2310      	movs	r3, #16
 8003fc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003fc8:	2302      	movs	r3, #2
 8003fca:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003fd0:	2308      	movs	r3, #8
 8003fd2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 128;
 8003fd4:	2380      	movs	r3, #128	; 0x80
 8003fd6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003fd8:	2302      	movs	r3, #2
 8003fda:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003fdc:	2302      	movs	r3, #2
 8003fde:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003fe0:	2302      	movs	r3, #2
 8003fe2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003fe4:	f107 031c 	add.w	r3, r7, #28
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f002 ff6f 	bl	8006ecc <HAL_RCC_OscConfig>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d001      	beq.n	8003ff8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8003ff4:	f000 fb74 	bl	80046e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003ff8:	230f      	movs	r3, #15
 8003ffa:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003ffc:	2302      	movs	r3, #2
 8003ffe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004000:	2300      	movs	r3, #0
 8004002:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004004:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004008:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800400a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800400e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004010:	f107 0308 	add.w	r3, r7, #8
 8004014:	2104      	movs	r1, #4
 8004016:	4618      	mov	r0, r3
 8004018:	f002 fc0e 	bl	8006838 <HAL_RCC_ClockConfig>
 800401c:	4603      	mov	r3, r0
 800401e:	2b00      	cmp	r3, #0
 8004020:	d001      	beq.n	8004026 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8004022:	f000 fb5d 	bl	80046e0 <Error_Handler>
  }
}
 8004026:	bf00      	nop
 8004028:	3750      	adds	r7, #80	; 0x50
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}
 800402e:	bf00      	nop
 8004030:	40023800 	.word	0x40023800
 8004034:	40007000 	.word	0x40007000

08004038 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b084      	sub	sp, #16
 800403c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800403e:	463b      	mov	r3, r7
 8004040:	2200      	movs	r2, #0
 8004042:	601a      	str	r2, [r3, #0]
 8004044:	605a      	str	r2, [r3, #4]
 8004046:	609a      	str	r2, [r3, #8]
 8004048:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800404a:	4b21      	ldr	r3, [pc, #132]	; (80040d0 <MX_ADC1_Init+0x98>)
 800404c:	4a21      	ldr	r2, [pc, #132]	; (80040d4 <MX_ADC1_Init+0x9c>)
 800404e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004050:	4b1f      	ldr	r3, [pc, #124]	; (80040d0 <MX_ADC1_Init+0x98>)
 8004052:	2200      	movs	r2, #0
 8004054:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004056:	4b1e      	ldr	r3, [pc, #120]	; (80040d0 <MX_ADC1_Init+0x98>)
 8004058:	2200      	movs	r2, #0
 800405a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800405c:	4b1c      	ldr	r3, [pc, #112]	; (80040d0 <MX_ADC1_Init+0x98>)
 800405e:	2200      	movs	r2, #0
 8004060:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004062:	4b1b      	ldr	r3, [pc, #108]	; (80040d0 <MX_ADC1_Init+0x98>)
 8004064:	2200      	movs	r2, #0
 8004066:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004068:	4b19      	ldr	r3, [pc, #100]	; (80040d0 <MX_ADC1_Init+0x98>)
 800406a:	2200      	movs	r2, #0
 800406c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004070:	4b17      	ldr	r3, [pc, #92]	; (80040d0 <MX_ADC1_Init+0x98>)
 8004072:	2200      	movs	r2, #0
 8004074:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004076:	4b16      	ldr	r3, [pc, #88]	; (80040d0 <MX_ADC1_Init+0x98>)
 8004078:	4a17      	ldr	r2, [pc, #92]	; (80040d8 <MX_ADC1_Init+0xa0>)
 800407a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800407c:	4b14      	ldr	r3, [pc, #80]	; (80040d0 <MX_ADC1_Init+0x98>)
 800407e:	2200      	movs	r2, #0
 8004080:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8004082:	4b13      	ldr	r3, [pc, #76]	; (80040d0 <MX_ADC1_Init+0x98>)
 8004084:	2201      	movs	r2, #1
 8004086:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8004088:	4b11      	ldr	r3, [pc, #68]	; (80040d0 <MX_ADC1_Init+0x98>)
 800408a:	2200      	movs	r2, #0
 800408c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004090:	4b0f      	ldr	r3, [pc, #60]	; (80040d0 <MX_ADC1_Init+0x98>)
 8004092:	2201      	movs	r2, #1
 8004094:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004096:	480e      	ldr	r0, [pc, #56]	; (80040d0 <MX_ADC1_Init+0x98>)
 8004098:	f000 ffaa 	bl	8004ff0 <HAL_ADC_Init>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d001      	beq.n	80040a6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80040a2:	f000 fb1d 	bl	80046e0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80040a6:	2308      	movs	r3, #8
 80040a8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80040aa:	2301      	movs	r3, #1
 80040ac:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80040ae:	2300      	movs	r3, #0
 80040b0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80040b2:	463b      	mov	r3, r7
 80040b4:	4619      	mov	r1, r3
 80040b6:	4806      	ldr	r0, [pc, #24]	; (80040d0 <MX_ADC1_Init+0x98>)
 80040b8:	f001 f948 	bl	800534c <HAL_ADC_ConfigChannel>
 80040bc:	4603      	mov	r3, r0
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d001      	beq.n	80040c6 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80040c2:	f000 fb0d 	bl	80046e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80040c6:	bf00      	nop
 80040c8:	3710      	adds	r7, #16
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop
 80040d0:	200028bc 	.word	0x200028bc
 80040d4:	40012000 	.word	0x40012000
 80040d8:	0f000001 	.word	0x0f000001

080040dc <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b084      	sub	sp, #16
 80040e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80040e2:	463b      	mov	r3, r7
 80040e4:	2200      	movs	r2, #0
 80040e6:	601a      	str	r2, [r3, #0]
 80040e8:	605a      	str	r2, [r3, #4]
 80040ea:	609a      	str	r2, [r3, #8]
 80040ec:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80040ee:	4b21      	ldr	r3, [pc, #132]	; (8004174 <MX_ADC2_Init+0x98>)
 80040f0:	4a21      	ldr	r2, [pc, #132]	; (8004178 <MX_ADC2_Init+0x9c>)
 80040f2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80040f4:	4b1f      	ldr	r3, [pc, #124]	; (8004174 <MX_ADC2_Init+0x98>)
 80040f6:	2200      	movs	r2, #0
 80040f8:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80040fa:	4b1e      	ldr	r3, [pc, #120]	; (8004174 <MX_ADC2_Init+0x98>)
 80040fc:	2200      	movs	r2, #0
 80040fe:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8004100:	4b1c      	ldr	r3, [pc, #112]	; (8004174 <MX_ADC2_Init+0x98>)
 8004102:	2200      	movs	r2, #0
 8004104:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8004106:	4b1b      	ldr	r3, [pc, #108]	; (8004174 <MX_ADC2_Init+0x98>)
 8004108:	2200      	movs	r2, #0
 800410a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800410c:	4b19      	ldr	r3, [pc, #100]	; (8004174 <MX_ADC2_Init+0x98>)
 800410e:	2200      	movs	r2, #0
 8004110:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004114:	4b17      	ldr	r3, [pc, #92]	; (8004174 <MX_ADC2_Init+0x98>)
 8004116:	2200      	movs	r2, #0
 8004118:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800411a:	4b16      	ldr	r3, [pc, #88]	; (8004174 <MX_ADC2_Init+0x98>)
 800411c:	4a17      	ldr	r2, [pc, #92]	; (800417c <MX_ADC2_Init+0xa0>)
 800411e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004120:	4b14      	ldr	r3, [pc, #80]	; (8004174 <MX_ADC2_Init+0x98>)
 8004122:	2200      	movs	r2, #0
 8004124:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8004126:	4b13      	ldr	r3, [pc, #76]	; (8004174 <MX_ADC2_Init+0x98>)
 8004128:	2201      	movs	r2, #1
 800412a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800412c:	4b11      	ldr	r3, [pc, #68]	; (8004174 <MX_ADC2_Init+0x98>)
 800412e:	2200      	movs	r2, #0
 8004130:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004134:	4b0f      	ldr	r3, [pc, #60]	; (8004174 <MX_ADC2_Init+0x98>)
 8004136:	2201      	movs	r2, #1
 8004138:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800413a:	480e      	ldr	r0, [pc, #56]	; (8004174 <MX_ADC2_Init+0x98>)
 800413c:	f000 ff58 	bl	8004ff0 <HAL_ADC_Init>
 8004140:	4603      	mov	r3, r0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d001      	beq.n	800414a <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8004146:	f000 facb 	bl	80046e0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800414a:	2309      	movs	r3, #9
 800414c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800414e:	2301      	movs	r3, #1
 8004150:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8004152:	2300      	movs	r3, #0
 8004154:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004156:	463b      	mov	r3, r7
 8004158:	4619      	mov	r1, r3
 800415a:	4806      	ldr	r0, [pc, #24]	; (8004174 <MX_ADC2_Init+0x98>)
 800415c:	f001 f8f6 	bl	800534c <HAL_ADC_ConfigChannel>
 8004160:	4603      	mov	r3, r0
 8004162:	2b00      	cmp	r3, #0
 8004164:	d001      	beq.n	800416a <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8004166:	f000 fabb 	bl	80046e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800416a:	bf00      	nop
 800416c:	3710      	adds	r7, #16
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}
 8004172:	bf00      	nop
 8004174:	20002904 	.word	0x20002904
 8004178:	40012100 	.word	0x40012100
 800417c:	0f000001 	.word	0x0f000001

08004180 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8004184:	4b17      	ldr	r3, [pc, #92]	; (80041e4 <MX_CAN1_Init+0x64>)
 8004186:	4a18      	ldr	r2, [pc, #96]	; (80041e8 <MX_CAN1_Init+0x68>)
 8004188:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800418a:	4b16      	ldr	r3, [pc, #88]	; (80041e4 <MX_CAN1_Init+0x64>)
 800418c:	2210      	movs	r2, #16
 800418e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8004190:	4b14      	ldr	r3, [pc, #80]	; (80041e4 <MX_CAN1_Init+0x64>)
 8004192:	2200      	movs	r2, #0
 8004194:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8004196:	4b13      	ldr	r3, [pc, #76]	; (80041e4 <MX_CAN1_Init+0x64>)
 8004198:	2200      	movs	r2, #0
 800419a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 800419c:	4b11      	ldr	r3, [pc, #68]	; (80041e4 <MX_CAN1_Init+0x64>)
 800419e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80041a2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80041a4:	4b0f      	ldr	r3, [pc, #60]	; (80041e4 <MX_CAN1_Init+0x64>)
 80041a6:	2200      	movs	r2, #0
 80041a8:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80041aa:	4b0e      	ldr	r3, [pc, #56]	; (80041e4 <MX_CAN1_Init+0x64>)
 80041ac:	2200      	movs	r2, #0
 80041ae:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80041b0:	4b0c      	ldr	r3, [pc, #48]	; (80041e4 <MX_CAN1_Init+0x64>)
 80041b2:	2200      	movs	r2, #0
 80041b4:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80041b6:	4b0b      	ldr	r3, [pc, #44]	; (80041e4 <MX_CAN1_Init+0x64>)
 80041b8:	2200      	movs	r2, #0
 80041ba:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80041bc:	4b09      	ldr	r3, [pc, #36]	; (80041e4 <MX_CAN1_Init+0x64>)
 80041be:	2200      	movs	r2, #0
 80041c0:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80041c2:	4b08      	ldr	r3, [pc, #32]	; (80041e4 <MX_CAN1_Init+0x64>)
 80041c4:	2200      	movs	r2, #0
 80041c6:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80041c8:	4b06      	ldr	r3, [pc, #24]	; (80041e4 <MX_CAN1_Init+0x64>)
 80041ca:	2200      	movs	r2, #0
 80041cc:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80041ce:	4805      	ldr	r0, [pc, #20]	; (80041e4 <MX_CAN1_Init+0x64>)
 80041d0:	f001 faea 	bl	80057a8 <HAL_CAN_Init>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d001      	beq.n	80041de <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 80041da:	f000 fa81 	bl	80046e0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80041de:	bf00      	nop
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	2000294c 	.word	0x2000294c
 80041e8:	40006400 	.word	0x40006400

080041ec <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 80041f0:	4b17      	ldr	r3, [pc, #92]	; (8004250 <MX_CAN2_Init+0x64>)
 80041f2:	4a18      	ldr	r2, [pc, #96]	; (8004254 <MX_CAN2_Init+0x68>)
 80041f4:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 80041f6:	4b16      	ldr	r3, [pc, #88]	; (8004250 <MX_CAN2_Init+0x64>)
 80041f8:	2210      	movs	r2, #16
 80041fa:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80041fc:	4b14      	ldr	r3, [pc, #80]	; (8004250 <MX_CAN2_Init+0x64>)
 80041fe:	2200      	movs	r2, #0
 8004200:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8004202:	4b13      	ldr	r3, [pc, #76]	; (8004250 <MX_CAN2_Init+0x64>)
 8004204:	2200      	movs	r2, #0
 8004206:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_2TQ;
 8004208:	4b11      	ldr	r3, [pc, #68]	; (8004250 <MX_CAN2_Init+0x64>)
 800420a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800420e:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8004210:	4b0f      	ldr	r3, [pc, #60]	; (8004250 <MX_CAN2_Init+0x64>)
 8004212:	2200      	movs	r2, #0
 8004214:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8004216:	4b0e      	ldr	r3, [pc, #56]	; (8004250 <MX_CAN2_Init+0x64>)
 8004218:	2200      	movs	r2, #0
 800421a:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 800421c:	4b0c      	ldr	r3, [pc, #48]	; (8004250 <MX_CAN2_Init+0x64>)
 800421e:	2200      	movs	r2, #0
 8004220:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8004222:	4b0b      	ldr	r3, [pc, #44]	; (8004250 <MX_CAN2_Init+0x64>)
 8004224:	2200      	movs	r2, #0
 8004226:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8004228:	4b09      	ldr	r3, [pc, #36]	; (8004250 <MX_CAN2_Init+0x64>)
 800422a:	2200      	movs	r2, #0
 800422c:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 800422e:	4b08      	ldr	r3, [pc, #32]	; (8004250 <MX_CAN2_Init+0x64>)
 8004230:	2200      	movs	r2, #0
 8004232:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8004234:	4b06      	ldr	r3, [pc, #24]	; (8004250 <MX_CAN2_Init+0x64>)
 8004236:	2200      	movs	r2, #0
 8004238:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 800423a:	4805      	ldr	r0, [pc, #20]	; (8004250 <MX_CAN2_Init+0x64>)
 800423c:	f001 fab4 	bl	80057a8 <HAL_CAN_Init>
 8004240:	4603      	mov	r3, r0
 8004242:	2b00      	cmp	r3, #0
 8004244:	d001      	beq.n	800424a <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 8004246:	f000 fa4b 	bl	80046e0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 800424a:	bf00      	nop
 800424c:	bd80      	pop	{r7, pc}
 800424e:	bf00      	nop
 8004250:	20002974 	.word	0x20002974
 8004254:	40006800 	.word	0x40006800

08004258 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800425c:	4b17      	ldr	r3, [pc, #92]	; (80042bc <MX_SPI1_Init+0x64>)
 800425e:	4a18      	ldr	r2, [pc, #96]	; (80042c0 <MX_SPI1_Init+0x68>)
 8004260:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004262:	4b16      	ldr	r3, [pc, #88]	; (80042bc <MX_SPI1_Init+0x64>)
 8004264:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004268:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800426a:	4b14      	ldr	r3, [pc, #80]	; (80042bc <MX_SPI1_Init+0x64>)
 800426c:	2200      	movs	r2, #0
 800426e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004270:	4b12      	ldr	r3, [pc, #72]	; (80042bc <MX_SPI1_Init+0x64>)
 8004272:	2200      	movs	r2, #0
 8004274:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004276:	4b11      	ldr	r3, [pc, #68]	; (80042bc <MX_SPI1_Init+0x64>)
 8004278:	2200      	movs	r2, #0
 800427a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800427c:	4b0f      	ldr	r3, [pc, #60]	; (80042bc <MX_SPI1_Init+0x64>)
 800427e:	2200      	movs	r2, #0
 8004280:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004282:	4b0e      	ldr	r3, [pc, #56]	; (80042bc <MX_SPI1_Init+0x64>)
 8004284:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004288:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800428a:	4b0c      	ldr	r3, [pc, #48]	; (80042bc <MX_SPI1_Init+0x64>)
 800428c:	2228      	movs	r2, #40	; 0x28
 800428e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004290:	4b0a      	ldr	r3, [pc, #40]	; (80042bc <MX_SPI1_Init+0x64>)
 8004292:	2200      	movs	r2, #0
 8004294:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004296:	4b09      	ldr	r3, [pc, #36]	; (80042bc <MX_SPI1_Init+0x64>)
 8004298:	2200      	movs	r2, #0
 800429a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800429c:	4b07      	ldr	r3, [pc, #28]	; (80042bc <MX_SPI1_Init+0x64>)
 800429e:	2200      	movs	r2, #0
 80042a0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80042a2:	4b06      	ldr	r3, [pc, #24]	; (80042bc <MX_SPI1_Init+0x64>)
 80042a4:	220a      	movs	r2, #10
 80042a6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80042a8:	4804      	ldr	r0, [pc, #16]	; (80042bc <MX_SPI1_Init+0x64>)
 80042aa:	f003 f8ad 	bl	8007408 <HAL_SPI_Init>
 80042ae:	4603      	mov	r3, r0
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d001      	beq.n	80042b8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80042b4:	f000 fa14 	bl	80046e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80042b8:	bf00      	nop
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	2000299c 	.word	0x2000299c
 80042c0:	40013000 	.word	0x40013000

080042c4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b096      	sub	sp, #88	; 0x58
 80042c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80042ca:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80042ce:	2200      	movs	r2, #0
 80042d0:	601a      	str	r2, [r3, #0]
 80042d2:	605a      	str	r2, [r3, #4]
 80042d4:	609a      	str	r2, [r3, #8]
 80042d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80042d8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80042dc:	2200      	movs	r2, #0
 80042de:	601a      	str	r2, [r3, #0]
 80042e0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80042e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80042e6:	2200      	movs	r2, #0
 80042e8:	601a      	str	r2, [r3, #0]
 80042ea:	605a      	str	r2, [r3, #4]
 80042ec:	609a      	str	r2, [r3, #8]
 80042ee:	60da      	str	r2, [r3, #12]
 80042f0:	611a      	str	r2, [r3, #16]
 80042f2:	615a      	str	r2, [r3, #20]
 80042f4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80042f6:	1d3b      	adds	r3, r7, #4
 80042f8:	2220      	movs	r2, #32
 80042fa:	2100      	movs	r1, #0
 80042fc:	4618      	mov	r0, r3
 80042fe:	f005 f969 	bl	80095d4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004302:	4b44      	ldr	r3, [pc, #272]	; (8004414 <MX_TIM1_Init+0x150>)
 8004304:	4a44      	ldr	r2, [pc, #272]	; (8004418 <MX_TIM1_Init+0x154>)
 8004306:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8004308:	4b42      	ldr	r3, [pc, #264]	; (8004414 <MX_TIM1_Init+0x150>)
 800430a:	2200      	movs	r2, #0
 800430c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800430e:	4b41      	ldr	r3, [pc, #260]	; (8004414 <MX_TIM1_Init+0x150>)
 8004310:	2200      	movs	r2, #0
 8004312:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 255;
 8004314:	4b3f      	ldr	r3, [pc, #252]	; (8004414 <MX_TIM1_Init+0x150>)
 8004316:	22ff      	movs	r2, #255	; 0xff
 8004318:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800431a:	4b3e      	ldr	r3, [pc, #248]	; (8004414 <MX_TIM1_Init+0x150>)
 800431c:	2200      	movs	r2, #0
 800431e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004320:	4b3c      	ldr	r3, [pc, #240]	; (8004414 <MX_TIM1_Init+0x150>)
 8004322:	2200      	movs	r2, #0
 8004324:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004326:	4b3b      	ldr	r3, [pc, #236]	; (8004414 <MX_TIM1_Init+0x150>)
 8004328:	2200      	movs	r2, #0
 800432a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800432c:	4839      	ldr	r0, [pc, #228]	; (8004414 <MX_TIM1_Init+0x150>)
 800432e:	f003 fe13 	bl	8007f58 <HAL_TIM_Base_Init>
 8004332:	4603      	mov	r3, r0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d001      	beq.n	800433c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8004338:	f000 f9d2 	bl	80046e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800433c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004340:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004342:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004346:	4619      	mov	r1, r3
 8004348:	4832      	ldr	r0, [pc, #200]	; (8004414 <MX_TIM1_Init+0x150>)
 800434a:	f004 f8a1 	bl	8008490 <HAL_TIM_ConfigClockSource>
 800434e:	4603      	mov	r3, r0
 8004350:	2b00      	cmp	r3, #0
 8004352:	d001      	beq.n	8004358 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8004354:	f000 f9c4 	bl	80046e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004358:	482e      	ldr	r0, [pc, #184]	; (8004414 <MX_TIM1_Init+0x150>)
 800435a:	f003 feb5 	bl	80080c8 <HAL_TIM_PWM_Init>
 800435e:	4603      	mov	r3, r0
 8004360:	2b00      	cmp	r3, #0
 8004362:	d001      	beq.n	8004368 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8004364:	f000 f9bc 	bl	80046e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004368:	2300      	movs	r3, #0
 800436a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800436c:	2300      	movs	r3, #0
 800436e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004370:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004374:	4619      	mov	r1, r3
 8004376:	4827      	ldr	r0, [pc, #156]	; (8004414 <MX_TIM1_Init+0x150>)
 8004378:	f004 fc62 	bl	8008c40 <HAL_TIMEx_MasterConfigSynchronization>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d001      	beq.n	8004386 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8004382:	f000 f9ad 	bl	80046e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004386:	2360      	movs	r3, #96	; 0x60
 8004388:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800438a:	2300      	movs	r3, #0
 800438c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800438e:	2300      	movs	r3, #0
 8004390:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004392:	2300      	movs	r3, #0
 8004394:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004396:	2300      	movs	r3, #0
 8004398:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800439a:	2300      	movs	r3, #0
 800439c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800439e:	2300      	movs	r3, #0
 80043a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80043a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80043a6:	2200      	movs	r2, #0
 80043a8:	4619      	mov	r1, r3
 80043aa:	481a      	ldr	r0, [pc, #104]	; (8004414 <MX_TIM1_Init+0x150>)
 80043ac:	f003 ffae 	bl	800830c <HAL_TIM_PWM_ConfigChannel>
 80043b0:	4603      	mov	r3, r0
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d001      	beq.n	80043ba <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80043b6:	f000 f993 	bl	80046e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80043ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80043be:	2204      	movs	r2, #4
 80043c0:	4619      	mov	r1, r3
 80043c2:	4814      	ldr	r0, [pc, #80]	; (8004414 <MX_TIM1_Init+0x150>)
 80043c4:	f003 ffa2 	bl	800830c <HAL_TIM_PWM_ConfigChannel>
 80043c8:	4603      	mov	r3, r0
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d001      	beq.n	80043d2 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 80043ce:	f000 f987 	bl	80046e0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80043d2:	2300      	movs	r3, #0
 80043d4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80043d6:	2300      	movs	r3, #0
 80043d8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80043da:	2300      	movs	r3, #0
 80043dc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80043de:	2300      	movs	r3, #0
 80043e0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80043e2:	2300      	movs	r3, #0
 80043e4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80043e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80043ea:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80043ec:	2300      	movs	r3, #0
 80043ee:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80043f0:	1d3b      	adds	r3, r7, #4
 80043f2:	4619      	mov	r1, r3
 80043f4:	4807      	ldr	r0, [pc, #28]	; (8004414 <MX_TIM1_Init+0x150>)
 80043f6:	f004 fc9f 	bl	8008d38 <HAL_TIMEx_ConfigBreakDeadTime>
 80043fa:	4603      	mov	r3, r0
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d001      	beq.n	8004404 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8004400:	f000 f96e 	bl	80046e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004404:	4803      	ldr	r0, [pc, #12]	; (8004414 <MX_TIM1_Init+0x150>)
 8004406:	f000 fb63 	bl	8004ad0 <HAL_TIM_MspPostInit>

}
 800440a:	bf00      	nop
 800440c:	3758      	adds	r7, #88	; 0x58
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}
 8004412:	bf00      	nop
 8004414:	200029f4 	.word	0x200029f4
 8004418:	40010000 	.word	0x40010000

0800441c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b08e      	sub	sp, #56	; 0x38
 8004420:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004422:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004426:	2200      	movs	r2, #0
 8004428:	601a      	str	r2, [r3, #0]
 800442a:	605a      	str	r2, [r3, #4]
 800442c:	609a      	str	r2, [r3, #8]
 800442e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004430:	f107 0320 	add.w	r3, r7, #32
 8004434:	2200      	movs	r2, #0
 8004436:	601a      	str	r2, [r3, #0]
 8004438:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800443a:	1d3b      	adds	r3, r7, #4
 800443c:	2200      	movs	r2, #0
 800443e:	601a      	str	r2, [r3, #0]
 8004440:	605a      	str	r2, [r3, #4]
 8004442:	609a      	str	r2, [r3, #8]
 8004444:	60da      	str	r2, [r3, #12]
 8004446:	611a      	str	r2, [r3, #16]
 8004448:	615a      	str	r2, [r3, #20]
 800444a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800444c:	4b32      	ldr	r3, [pc, #200]	; (8004518 <MX_TIM2_Init+0xfc>)
 800444e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004452:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8004454:	4b30      	ldr	r3, [pc, #192]	; (8004518 <MX_TIM2_Init+0xfc>)
 8004456:	2200      	movs	r2, #0
 8004458:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800445a:	4b2f      	ldr	r3, [pc, #188]	; (8004518 <MX_TIM2_Init+0xfc>)
 800445c:	2200      	movs	r2, #0
 800445e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8004460:	4b2d      	ldr	r3, [pc, #180]	; (8004518 <MX_TIM2_Init+0xfc>)
 8004462:	22ff      	movs	r2, #255	; 0xff
 8004464:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004466:	4b2c      	ldr	r3, [pc, #176]	; (8004518 <MX_TIM2_Init+0xfc>)
 8004468:	2200      	movs	r2, #0
 800446a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800446c:	4b2a      	ldr	r3, [pc, #168]	; (8004518 <MX_TIM2_Init+0xfc>)
 800446e:	2200      	movs	r2, #0
 8004470:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004472:	4829      	ldr	r0, [pc, #164]	; (8004518 <MX_TIM2_Init+0xfc>)
 8004474:	f003 fd70 	bl	8007f58 <HAL_TIM_Base_Init>
 8004478:	4603      	mov	r3, r0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d001      	beq.n	8004482 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800447e:	f000 f92f 	bl	80046e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004482:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004486:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004488:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800448c:	4619      	mov	r1, r3
 800448e:	4822      	ldr	r0, [pc, #136]	; (8004518 <MX_TIM2_Init+0xfc>)
 8004490:	f003 fffe 	bl	8008490 <HAL_TIM_ConfigClockSource>
 8004494:	4603      	mov	r3, r0
 8004496:	2b00      	cmp	r3, #0
 8004498:	d001      	beq.n	800449e <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 800449a:	f000 f921 	bl	80046e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800449e:	481e      	ldr	r0, [pc, #120]	; (8004518 <MX_TIM2_Init+0xfc>)
 80044a0:	f003 fe12 	bl	80080c8 <HAL_TIM_PWM_Init>
 80044a4:	4603      	mov	r3, r0
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d001      	beq.n	80044ae <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80044aa:	f000 f919 	bl	80046e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80044ae:	2300      	movs	r3, #0
 80044b0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80044b2:	2300      	movs	r3, #0
 80044b4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80044b6:	f107 0320 	add.w	r3, r7, #32
 80044ba:	4619      	mov	r1, r3
 80044bc:	4816      	ldr	r0, [pc, #88]	; (8004518 <MX_TIM2_Init+0xfc>)
 80044be:	f004 fbbf 	bl	8008c40 <HAL_TIMEx_MasterConfigSynchronization>
 80044c2:	4603      	mov	r3, r0
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d001      	beq.n	80044cc <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80044c8:	f000 f90a 	bl	80046e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80044cc:	2360      	movs	r3, #96	; 0x60
 80044ce:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80044d0:	2300      	movs	r3, #0
 80044d2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80044d4:	2300      	movs	r3, #0
 80044d6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80044d8:	2300      	movs	r3, #0
 80044da:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80044dc:	1d3b      	adds	r3, r7, #4
 80044de:	2200      	movs	r2, #0
 80044e0:	4619      	mov	r1, r3
 80044e2:	480d      	ldr	r0, [pc, #52]	; (8004518 <MX_TIM2_Init+0xfc>)
 80044e4:	f003 ff12 	bl	800830c <HAL_TIM_PWM_ConfigChannel>
 80044e8:	4603      	mov	r3, r0
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d001      	beq.n	80044f2 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 80044ee:	f000 f8f7 	bl	80046e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80044f2:	1d3b      	adds	r3, r7, #4
 80044f4:	2204      	movs	r2, #4
 80044f6:	4619      	mov	r1, r3
 80044f8:	4807      	ldr	r0, [pc, #28]	; (8004518 <MX_TIM2_Init+0xfc>)
 80044fa:	f003 ff07 	bl	800830c <HAL_TIM_PWM_ConfigChannel>
 80044fe:	4603      	mov	r3, r0
 8004500:	2b00      	cmp	r3, #0
 8004502:	d001      	beq.n	8004508 <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 8004504:	f000 f8ec 	bl	80046e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8004508:	4803      	ldr	r0, [pc, #12]	; (8004518 <MX_TIM2_Init+0xfc>)
 800450a:	f000 fae1 	bl	8004ad0 <HAL_TIM_MspPostInit>

}
 800450e:	bf00      	nop
 8004510:	3738      	adds	r7, #56	; 0x38
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}
 8004516:	bf00      	nop
 8004518:	20002a3c 	.word	0x20002a3c

0800451c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b086      	sub	sp, #24
 8004520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004522:	f107 0308 	add.w	r3, r7, #8
 8004526:	2200      	movs	r2, #0
 8004528:	601a      	str	r2, [r3, #0]
 800452a:	605a      	str	r2, [r3, #4]
 800452c:	609a      	str	r2, [r3, #8]
 800452e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004530:	463b      	mov	r3, r7
 8004532:	2200      	movs	r2, #0
 8004534:	601a      	str	r2, [r3, #0]
 8004536:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004538:	4b1d      	ldr	r3, [pc, #116]	; (80045b0 <MX_TIM4_Init+0x94>)
 800453a:	4a1e      	ldr	r2, [pc, #120]	; (80045b4 <MX_TIM4_Init+0x98>)
 800453c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 63;
 800453e:	4b1c      	ldr	r3, [pc, #112]	; (80045b0 <MX_TIM4_Init+0x94>)
 8004540:	223f      	movs	r2, #63	; 0x3f
 8004542:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004544:	4b1a      	ldr	r3, [pc, #104]	; (80045b0 <MX_TIM4_Init+0x94>)
 8004546:	2200      	movs	r2, #0
 8004548:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800454a:	4b19      	ldr	r3, [pc, #100]	; (80045b0 <MX_TIM4_Init+0x94>)
 800454c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004550:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004552:	4b17      	ldr	r3, [pc, #92]	; (80045b0 <MX_TIM4_Init+0x94>)
 8004554:	2200      	movs	r2, #0
 8004556:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004558:	4b15      	ldr	r3, [pc, #84]	; (80045b0 <MX_TIM4_Init+0x94>)
 800455a:	2200      	movs	r2, #0
 800455c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800455e:	4814      	ldr	r0, [pc, #80]	; (80045b0 <MX_TIM4_Init+0x94>)
 8004560:	f003 fcfa 	bl	8007f58 <HAL_TIM_Base_Init>
 8004564:	4603      	mov	r3, r0
 8004566:	2b00      	cmp	r3, #0
 8004568:	d001      	beq.n	800456e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800456a:	f000 f8b9 	bl	80046e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800456e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004572:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004574:	f107 0308 	add.w	r3, r7, #8
 8004578:	4619      	mov	r1, r3
 800457a:	480d      	ldr	r0, [pc, #52]	; (80045b0 <MX_TIM4_Init+0x94>)
 800457c:	f003 ff88 	bl	8008490 <HAL_TIM_ConfigClockSource>
 8004580:	4603      	mov	r3, r0
 8004582:	2b00      	cmp	r3, #0
 8004584:	d001      	beq.n	800458a <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8004586:	f000 f8ab 	bl	80046e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800458a:	2300      	movs	r3, #0
 800458c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800458e:	2300      	movs	r3, #0
 8004590:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004592:	463b      	mov	r3, r7
 8004594:	4619      	mov	r1, r3
 8004596:	4806      	ldr	r0, [pc, #24]	; (80045b0 <MX_TIM4_Init+0x94>)
 8004598:	f004 fb52 	bl	8008c40 <HAL_TIMEx_MasterConfigSynchronization>
 800459c:	4603      	mov	r3, r0
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d001      	beq.n	80045a6 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80045a2:	f000 f89d 	bl	80046e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80045a6:	bf00      	nop
 80045a8:	3718      	adds	r7, #24
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	bf00      	nop
 80045b0:	20002a84 	.word	0x20002a84
 80045b4:	40000800 	.word	0x40000800

080045b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80045bc:	4b11      	ldr	r3, [pc, #68]	; (8004604 <MX_USART2_UART_Init+0x4c>)
 80045be:	4a12      	ldr	r2, [pc, #72]	; (8004608 <MX_USART2_UART_Init+0x50>)
 80045c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80045c2:	4b10      	ldr	r3, [pc, #64]	; (8004604 <MX_USART2_UART_Init+0x4c>)
 80045c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80045c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80045ca:	4b0e      	ldr	r3, [pc, #56]	; (8004604 <MX_USART2_UART_Init+0x4c>)
 80045cc:	2200      	movs	r2, #0
 80045ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80045d0:	4b0c      	ldr	r3, [pc, #48]	; (8004604 <MX_USART2_UART_Init+0x4c>)
 80045d2:	2200      	movs	r2, #0
 80045d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 80045d6:	4b0b      	ldr	r3, [pc, #44]	; (8004604 <MX_USART2_UART_Init+0x4c>)
 80045d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80045dc:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 80045de:	4b09      	ldr	r3, [pc, #36]	; (8004604 <MX_USART2_UART_Init+0x4c>)
 80045e0:	2208      	movs	r2, #8
 80045e2:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80045e4:	4b07      	ldr	r3, [pc, #28]	; (8004604 <MX_USART2_UART_Init+0x4c>)
 80045e6:	2200      	movs	r2, #0
 80045e8:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80045ea:	4b06      	ldr	r3, [pc, #24]	; (8004604 <MX_USART2_UART_Init+0x4c>)
 80045ec:	2200      	movs	r2, #0
 80045ee:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80045f0:	4804      	ldr	r0, [pc, #16]	; (8004604 <MX_USART2_UART_Init+0x4c>)
 80045f2:	f004 fbf3 	bl	8008ddc <HAL_UART_Init>
 80045f6:	4603      	mov	r3, r0
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d001      	beq.n	8004600 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
 80045fc:	f000 f870 	bl	80046e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004600:	bf00      	nop
 8004602:	bd80      	pop	{r7, pc}
 8004604:	20002acc 	.word	0x20002acc
 8004608:	40004400 	.word	0x40004400

0800460c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b088      	sub	sp, #32
 8004610:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004612:	f107 030c 	add.w	r3, r7, #12
 8004616:	2200      	movs	r2, #0
 8004618:	601a      	str	r2, [r3, #0]
 800461a:	605a      	str	r2, [r3, #4]
 800461c:	609a      	str	r2, [r3, #8]
 800461e:	60da      	str	r2, [r3, #12]
 8004620:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004622:	2300      	movs	r3, #0
 8004624:	60bb      	str	r3, [r7, #8]
 8004626:	4b2b      	ldr	r3, [pc, #172]	; (80046d4 <MX_GPIO_Init+0xc8>)
 8004628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800462a:	4a2a      	ldr	r2, [pc, #168]	; (80046d4 <MX_GPIO_Init+0xc8>)
 800462c:	f043 0304 	orr.w	r3, r3, #4
 8004630:	6313      	str	r3, [r2, #48]	; 0x30
 8004632:	4b28      	ldr	r3, [pc, #160]	; (80046d4 <MX_GPIO_Init+0xc8>)
 8004634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004636:	f003 0304 	and.w	r3, r3, #4
 800463a:	60bb      	str	r3, [r7, #8]
 800463c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800463e:	2300      	movs	r3, #0
 8004640:	607b      	str	r3, [r7, #4]
 8004642:	4b24      	ldr	r3, [pc, #144]	; (80046d4 <MX_GPIO_Init+0xc8>)
 8004644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004646:	4a23      	ldr	r2, [pc, #140]	; (80046d4 <MX_GPIO_Init+0xc8>)
 8004648:	f043 0301 	orr.w	r3, r3, #1
 800464c:	6313      	str	r3, [r2, #48]	; 0x30
 800464e:	4b21      	ldr	r3, [pc, #132]	; (80046d4 <MX_GPIO_Init+0xc8>)
 8004650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004652:	f003 0301 	and.w	r3, r3, #1
 8004656:	607b      	str	r3, [r7, #4]
 8004658:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800465a:	2300      	movs	r3, #0
 800465c:	603b      	str	r3, [r7, #0]
 800465e:	4b1d      	ldr	r3, [pc, #116]	; (80046d4 <MX_GPIO_Init+0xc8>)
 8004660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004662:	4a1c      	ldr	r2, [pc, #112]	; (80046d4 <MX_GPIO_Init+0xc8>)
 8004664:	f043 0302 	orr.w	r3, r3, #2
 8004668:	6313      	str	r3, [r2, #48]	; 0x30
 800466a:	4b1a      	ldr	r3, [pc, #104]	; (80046d4 <MX_GPIO_Init+0xc8>)
 800466c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800466e:	f003 0302 	and.w	r3, r3, #2
 8004672:	603b      	str	r3, [r7, #0]
 8004674:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_9, GPIO_PIN_RESET);
 8004676:	2200      	movs	r2, #0
 8004678:	f240 210e 	movw	r1, #526	; 0x20e
 800467c:	4816      	ldr	r0, [pc, #88]	; (80046d8 <MX_GPIO_Init+0xcc>)
 800467e:	f002 f8c1 	bl	8006804 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10, GPIO_PIN_RESET);
 8004682:	2200      	movs	r2, #0
 8004684:	f240 4104 	movw	r1, #1028	; 0x404
 8004688:	4814      	ldr	r0, [pc, #80]	; (80046dc <MX_GPIO_Init+0xd0>)
 800468a:	f002 f8bb 	bl	8006804 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC1 PC2 PC3 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_9;
 800468e:	f240 230e 	movw	r3, #526	; 0x20e
 8004692:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004694:	2301      	movs	r3, #1
 8004696:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004698:	2300      	movs	r3, #0
 800469a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800469c:	2300      	movs	r3, #0
 800469e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046a0:	f107 030c 	add.w	r3, r7, #12
 80046a4:	4619      	mov	r1, r3
 80046a6:	480c      	ldr	r0, [pc, #48]	; (80046d8 <MX_GPIO_Init+0xcc>)
 80046a8:	f001 ff18 	bl	80064dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 80046ac:	f240 4304 	movw	r3, #1028	; 0x404
 80046b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80046b2:	2301      	movs	r3, #1
 80046b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046b6:	2300      	movs	r3, #0
 80046b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046ba:	2300      	movs	r3, #0
 80046bc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046be:	f107 030c 	add.w	r3, r7, #12
 80046c2:	4619      	mov	r1, r3
 80046c4:	4805      	ldr	r0, [pc, #20]	; (80046dc <MX_GPIO_Init+0xd0>)
 80046c6:	f001 ff09 	bl	80064dc <HAL_GPIO_Init>

}
 80046ca:	bf00      	nop
 80046cc:	3720      	adds	r7, #32
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}
 80046d2:	bf00      	nop
 80046d4:	40023800 	.word	0x40023800
 80046d8:	40020800 	.word	0x40020800
 80046dc:	40020400 	.word	0x40020400

080046e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80046e0:	b480      	push	{r7}
 80046e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80046e4:	b672      	cpsid	i
}
 80046e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80046e8:	e7fe      	b.n	80046e8 <Error_Handler+0x8>
	...

080046ec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b082      	sub	sp, #8
 80046f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046f2:	2300      	movs	r3, #0
 80046f4:	607b      	str	r3, [r7, #4]
 80046f6:	4b10      	ldr	r3, [pc, #64]	; (8004738 <HAL_MspInit+0x4c>)
 80046f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046fa:	4a0f      	ldr	r2, [pc, #60]	; (8004738 <HAL_MspInit+0x4c>)
 80046fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004700:	6453      	str	r3, [r2, #68]	; 0x44
 8004702:	4b0d      	ldr	r3, [pc, #52]	; (8004738 <HAL_MspInit+0x4c>)
 8004704:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004706:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800470a:	607b      	str	r3, [r7, #4]
 800470c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800470e:	2300      	movs	r3, #0
 8004710:	603b      	str	r3, [r7, #0]
 8004712:	4b09      	ldr	r3, [pc, #36]	; (8004738 <HAL_MspInit+0x4c>)
 8004714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004716:	4a08      	ldr	r2, [pc, #32]	; (8004738 <HAL_MspInit+0x4c>)
 8004718:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800471c:	6413      	str	r3, [r2, #64]	; 0x40
 800471e:	4b06      	ldr	r3, [pc, #24]	; (8004738 <HAL_MspInit+0x4c>)
 8004720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004722:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004726:	603b      	str	r3, [r7, #0]
 8004728:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800472a:	2007      	movs	r0, #7
 800472c:	f001 fe94 	bl	8006458 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004730:	bf00      	nop
 8004732:	3708      	adds	r7, #8
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}
 8004738:	40023800 	.word	0x40023800

0800473c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b08c      	sub	sp, #48	; 0x30
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004744:	f107 031c 	add.w	r3, r7, #28
 8004748:	2200      	movs	r2, #0
 800474a:	601a      	str	r2, [r3, #0]
 800474c:	605a      	str	r2, [r3, #4]
 800474e:	609a      	str	r2, [r3, #8]
 8004750:	60da      	str	r2, [r3, #12]
 8004752:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a2e      	ldr	r2, [pc, #184]	; (8004814 <HAL_ADC_MspInit+0xd8>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d128      	bne.n	80047b0 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800475e:	2300      	movs	r3, #0
 8004760:	61bb      	str	r3, [r7, #24]
 8004762:	4b2d      	ldr	r3, [pc, #180]	; (8004818 <HAL_ADC_MspInit+0xdc>)
 8004764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004766:	4a2c      	ldr	r2, [pc, #176]	; (8004818 <HAL_ADC_MspInit+0xdc>)
 8004768:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800476c:	6453      	str	r3, [r2, #68]	; 0x44
 800476e:	4b2a      	ldr	r3, [pc, #168]	; (8004818 <HAL_ADC_MspInit+0xdc>)
 8004770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004772:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004776:	61bb      	str	r3, [r7, #24]
 8004778:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800477a:	2300      	movs	r3, #0
 800477c:	617b      	str	r3, [r7, #20]
 800477e:	4b26      	ldr	r3, [pc, #152]	; (8004818 <HAL_ADC_MspInit+0xdc>)
 8004780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004782:	4a25      	ldr	r2, [pc, #148]	; (8004818 <HAL_ADC_MspInit+0xdc>)
 8004784:	f043 0302 	orr.w	r3, r3, #2
 8004788:	6313      	str	r3, [r2, #48]	; 0x30
 800478a:	4b23      	ldr	r3, [pc, #140]	; (8004818 <HAL_ADC_MspInit+0xdc>)
 800478c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800478e:	f003 0302 	and.w	r3, r3, #2
 8004792:	617b      	str	r3, [r7, #20]
 8004794:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004796:	2301      	movs	r3, #1
 8004798:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800479a:	2303      	movs	r3, #3
 800479c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800479e:	2300      	movs	r3, #0
 80047a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047a2:	f107 031c 	add.w	r3, r7, #28
 80047a6:	4619      	mov	r1, r3
 80047a8:	481c      	ldr	r0, [pc, #112]	; (800481c <HAL_ADC_MspInit+0xe0>)
 80047aa:	f001 fe97 	bl	80064dc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80047ae:	e02c      	b.n	800480a <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a1a      	ldr	r2, [pc, #104]	; (8004820 <HAL_ADC_MspInit+0xe4>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d127      	bne.n	800480a <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80047ba:	2300      	movs	r3, #0
 80047bc:	613b      	str	r3, [r7, #16]
 80047be:	4b16      	ldr	r3, [pc, #88]	; (8004818 <HAL_ADC_MspInit+0xdc>)
 80047c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047c2:	4a15      	ldr	r2, [pc, #84]	; (8004818 <HAL_ADC_MspInit+0xdc>)
 80047c4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80047c8:	6453      	str	r3, [r2, #68]	; 0x44
 80047ca:	4b13      	ldr	r3, [pc, #76]	; (8004818 <HAL_ADC_MspInit+0xdc>)
 80047cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047d2:	613b      	str	r3, [r7, #16]
 80047d4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047d6:	2300      	movs	r3, #0
 80047d8:	60fb      	str	r3, [r7, #12]
 80047da:	4b0f      	ldr	r3, [pc, #60]	; (8004818 <HAL_ADC_MspInit+0xdc>)
 80047dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047de:	4a0e      	ldr	r2, [pc, #56]	; (8004818 <HAL_ADC_MspInit+0xdc>)
 80047e0:	f043 0302 	orr.w	r3, r3, #2
 80047e4:	6313      	str	r3, [r2, #48]	; 0x30
 80047e6:	4b0c      	ldr	r3, [pc, #48]	; (8004818 <HAL_ADC_MspInit+0xdc>)
 80047e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ea:	f003 0302 	and.w	r3, r3, #2
 80047ee:	60fb      	str	r3, [r7, #12]
 80047f0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80047f2:	2302      	movs	r3, #2
 80047f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80047f6:	2303      	movs	r3, #3
 80047f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047fa:	2300      	movs	r3, #0
 80047fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047fe:	f107 031c 	add.w	r3, r7, #28
 8004802:	4619      	mov	r1, r3
 8004804:	4805      	ldr	r0, [pc, #20]	; (800481c <HAL_ADC_MspInit+0xe0>)
 8004806:	f001 fe69 	bl	80064dc <HAL_GPIO_Init>
}
 800480a:	bf00      	nop
 800480c:	3730      	adds	r7, #48	; 0x30
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}
 8004812:	bf00      	nop
 8004814:	40012000 	.word	0x40012000
 8004818:	40023800 	.word	0x40023800
 800481c:	40020400 	.word	0x40020400
 8004820:	40012100 	.word	0x40012100

08004824 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b08c      	sub	sp, #48	; 0x30
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800482c:	f107 031c 	add.w	r3, r7, #28
 8004830:	2200      	movs	r2, #0
 8004832:	601a      	str	r2, [r3, #0]
 8004834:	605a      	str	r2, [r3, #4]
 8004836:	609a      	str	r2, [r3, #8]
 8004838:	60da      	str	r2, [r3, #12]
 800483a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a53      	ldr	r2, [pc, #332]	; (8004990 <HAL_CAN_MspInit+0x16c>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d146      	bne.n	80048d4 <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8004846:	4b53      	ldr	r3, [pc, #332]	; (8004994 <HAL_CAN_MspInit+0x170>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	3301      	adds	r3, #1
 800484c:	4a51      	ldr	r2, [pc, #324]	; (8004994 <HAL_CAN_MspInit+0x170>)
 800484e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8004850:	4b50      	ldr	r3, [pc, #320]	; (8004994 <HAL_CAN_MspInit+0x170>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	2b01      	cmp	r3, #1
 8004856:	d10d      	bne.n	8004874 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8004858:	2300      	movs	r3, #0
 800485a:	61bb      	str	r3, [r7, #24]
 800485c:	4b4e      	ldr	r3, [pc, #312]	; (8004998 <HAL_CAN_MspInit+0x174>)
 800485e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004860:	4a4d      	ldr	r2, [pc, #308]	; (8004998 <HAL_CAN_MspInit+0x174>)
 8004862:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004866:	6413      	str	r3, [r2, #64]	; 0x40
 8004868:	4b4b      	ldr	r3, [pc, #300]	; (8004998 <HAL_CAN_MspInit+0x174>)
 800486a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800486c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004870:	61bb      	str	r3, [r7, #24]
 8004872:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004874:	2300      	movs	r3, #0
 8004876:	617b      	str	r3, [r7, #20]
 8004878:	4b47      	ldr	r3, [pc, #284]	; (8004998 <HAL_CAN_MspInit+0x174>)
 800487a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800487c:	4a46      	ldr	r2, [pc, #280]	; (8004998 <HAL_CAN_MspInit+0x174>)
 800487e:	f043 0301 	orr.w	r3, r3, #1
 8004882:	6313      	str	r3, [r2, #48]	; 0x30
 8004884:	4b44      	ldr	r3, [pc, #272]	; (8004998 <HAL_CAN_MspInit+0x174>)
 8004886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004888:	f003 0301 	and.w	r3, r3, #1
 800488c:	617b      	str	r3, [r7, #20]
 800488e:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004890:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004894:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004896:	2302      	movs	r3, #2
 8004898:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800489a:	2300      	movs	r3, #0
 800489c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800489e:	2303      	movs	r3, #3
 80048a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80048a2:	2309      	movs	r3, #9
 80048a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048a6:	f107 031c 	add.w	r3, r7, #28
 80048aa:	4619      	mov	r1, r3
 80048ac:	483b      	ldr	r0, [pc, #236]	; (800499c <HAL_CAN_MspInit+0x178>)
 80048ae:	f001 fe15 	bl	80064dc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80048b2:	2200      	movs	r2, #0
 80048b4:	2100      	movs	r1, #0
 80048b6:	2014      	movs	r0, #20
 80048b8:	f001 fdd9 	bl	800646e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80048bc:	2014      	movs	r0, #20
 80048be:	f001 fdf2 	bl	80064a6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 80048c2:	2200      	movs	r2, #0
 80048c4:	2100      	movs	r1, #0
 80048c6:	2015      	movs	r0, #21
 80048c8:	f001 fdd1 	bl	800646e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80048cc:	2015      	movs	r0, #21
 80048ce:	f001 fdea 	bl	80064a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 80048d2:	e058      	b.n	8004986 <HAL_CAN_MspInit+0x162>
  else if(hcan->Instance==CAN2)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a31      	ldr	r2, [pc, #196]	; (80049a0 <HAL_CAN_MspInit+0x17c>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d153      	bne.n	8004986 <HAL_CAN_MspInit+0x162>
    __HAL_RCC_CAN2_CLK_ENABLE();
 80048de:	2300      	movs	r3, #0
 80048e0:	613b      	str	r3, [r7, #16]
 80048e2:	4b2d      	ldr	r3, [pc, #180]	; (8004998 <HAL_CAN_MspInit+0x174>)
 80048e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e6:	4a2c      	ldr	r2, [pc, #176]	; (8004998 <HAL_CAN_MspInit+0x174>)
 80048e8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80048ec:	6413      	str	r3, [r2, #64]	; 0x40
 80048ee:	4b2a      	ldr	r3, [pc, #168]	; (8004998 <HAL_CAN_MspInit+0x174>)
 80048f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80048f6:	613b      	str	r3, [r7, #16]
 80048f8:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80048fa:	4b26      	ldr	r3, [pc, #152]	; (8004994 <HAL_CAN_MspInit+0x170>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	3301      	adds	r3, #1
 8004900:	4a24      	ldr	r2, [pc, #144]	; (8004994 <HAL_CAN_MspInit+0x170>)
 8004902:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8004904:	4b23      	ldr	r3, [pc, #140]	; (8004994 <HAL_CAN_MspInit+0x170>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	2b01      	cmp	r3, #1
 800490a:	d10d      	bne.n	8004928 <HAL_CAN_MspInit+0x104>
      __HAL_RCC_CAN1_CLK_ENABLE();
 800490c:	2300      	movs	r3, #0
 800490e:	60fb      	str	r3, [r7, #12]
 8004910:	4b21      	ldr	r3, [pc, #132]	; (8004998 <HAL_CAN_MspInit+0x174>)
 8004912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004914:	4a20      	ldr	r2, [pc, #128]	; (8004998 <HAL_CAN_MspInit+0x174>)
 8004916:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800491a:	6413      	str	r3, [r2, #64]	; 0x40
 800491c:	4b1e      	ldr	r3, [pc, #120]	; (8004998 <HAL_CAN_MspInit+0x174>)
 800491e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004920:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004924:	60fb      	str	r3, [r7, #12]
 8004926:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004928:	2300      	movs	r3, #0
 800492a:	60bb      	str	r3, [r7, #8]
 800492c:	4b1a      	ldr	r3, [pc, #104]	; (8004998 <HAL_CAN_MspInit+0x174>)
 800492e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004930:	4a19      	ldr	r2, [pc, #100]	; (8004998 <HAL_CAN_MspInit+0x174>)
 8004932:	f043 0302 	orr.w	r3, r3, #2
 8004936:	6313      	str	r3, [r2, #48]	; 0x30
 8004938:	4b17      	ldr	r3, [pc, #92]	; (8004998 <HAL_CAN_MspInit+0x174>)
 800493a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800493c:	f003 0302 	and.w	r3, r3, #2
 8004940:	60bb      	str	r3, [r7, #8]
 8004942:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8004944:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004948:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800494a:	2302      	movs	r3, #2
 800494c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800494e:	2300      	movs	r3, #0
 8004950:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004952:	2303      	movs	r3, #3
 8004954:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8004956:	2309      	movs	r3, #9
 8004958:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800495a:	f107 031c 	add.w	r3, r7, #28
 800495e:	4619      	mov	r1, r3
 8004960:	4810      	ldr	r0, [pc, #64]	; (80049a4 <HAL_CAN_MspInit+0x180>)
 8004962:	f001 fdbb 	bl	80064dc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8004966:	2200      	movs	r2, #0
 8004968:	2100      	movs	r1, #0
 800496a:	2040      	movs	r0, #64	; 0x40
 800496c:	f001 fd7f 	bl	800646e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8004970:	2040      	movs	r0, #64	; 0x40
 8004972:	f001 fd98 	bl	80064a6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 8004976:	2200      	movs	r2, #0
 8004978:	2100      	movs	r1, #0
 800497a:	2041      	movs	r0, #65	; 0x41
 800497c:	f001 fd77 	bl	800646e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 8004980:	2041      	movs	r0, #65	; 0x41
 8004982:	f001 fd90 	bl	80064a6 <HAL_NVIC_EnableIRQ>
}
 8004986:	bf00      	nop
 8004988:	3730      	adds	r7, #48	; 0x30
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}
 800498e:	bf00      	nop
 8004990:	40006400 	.word	0x40006400
 8004994:	20002b10 	.word	0x20002b10
 8004998:	40023800 	.word	0x40023800
 800499c:	40020000 	.word	0x40020000
 80049a0:	40006800 	.word	0x40006800
 80049a4:	40020400 	.word	0x40020400

080049a8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b08a      	sub	sp, #40	; 0x28
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049b0:	f107 0314 	add.w	r3, r7, #20
 80049b4:	2200      	movs	r2, #0
 80049b6:	601a      	str	r2, [r3, #0]
 80049b8:	605a      	str	r2, [r3, #4]
 80049ba:	609a      	str	r2, [r3, #8]
 80049bc:	60da      	str	r2, [r3, #12]
 80049be:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a19      	ldr	r2, [pc, #100]	; (8004a2c <HAL_SPI_MspInit+0x84>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d12b      	bne.n	8004a22 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80049ca:	2300      	movs	r3, #0
 80049cc:	613b      	str	r3, [r7, #16]
 80049ce:	4b18      	ldr	r3, [pc, #96]	; (8004a30 <HAL_SPI_MspInit+0x88>)
 80049d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049d2:	4a17      	ldr	r2, [pc, #92]	; (8004a30 <HAL_SPI_MspInit+0x88>)
 80049d4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80049d8:	6453      	str	r3, [r2, #68]	; 0x44
 80049da:	4b15      	ldr	r3, [pc, #84]	; (8004a30 <HAL_SPI_MspInit+0x88>)
 80049dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80049e2:	613b      	str	r3, [r7, #16]
 80049e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049e6:	2300      	movs	r3, #0
 80049e8:	60fb      	str	r3, [r7, #12]
 80049ea:	4b11      	ldr	r3, [pc, #68]	; (8004a30 <HAL_SPI_MspInit+0x88>)
 80049ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ee:	4a10      	ldr	r2, [pc, #64]	; (8004a30 <HAL_SPI_MspInit+0x88>)
 80049f0:	f043 0301 	orr.w	r3, r3, #1
 80049f4:	6313      	str	r3, [r2, #48]	; 0x30
 80049f6:	4b0e      	ldr	r3, [pc, #56]	; (8004a30 <HAL_SPI_MspInit+0x88>)
 80049f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049fa:	f003 0301 	and.w	r3, r3, #1
 80049fe:	60fb      	str	r3, [r7, #12]
 8004a00:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004a02:	23e0      	movs	r3, #224	; 0xe0
 8004a04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a06:	2302      	movs	r3, #2
 8004a08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a0e:	2303      	movs	r3, #3
 8004a10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004a12:	2305      	movs	r3, #5
 8004a14:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a16:	f107 0314 	add.w	r3, r7, #20
 8004a1a:	4619      	mov	r1, r3
 8004a1c:	4805      	ldr	r0, [pc, #20]	; (8004a34 <HAL_SPI_MspInit+0x8c>)
 8004a1e:	f001 fd5d 	bl	80064dc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004a22:	bf00      	nop
 8004a24:	3728      	adds	r7, #40	; 0x28
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	bf00      	nop
 8004a2c:	40013000 	.word	0x40013000
 8004a30:	40023800 	.word	0x40023800
 8004a34:	40020000 	.word	0x40020000

08004a38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b087      	sub	sp, #28
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a1f      	ldr	r2, [pc, #124]	; (8004ac4 <HAL_TIM_Base_MspInit+0x8c>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d10e      	bne.n	8004a68 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	617b      	str	r3, [r7, #20]
 8004a4e:	4b1e      	ldr	r3, [pc, #120]	; (8004ac8 <HAL_TIM_Base_MspInit+0x90>)
 8004a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a52:	4a1d      	ldr	r2, [pc, #116]	; (8004ac8 <HAL_TIM_Base_MspInit+0x90>)
 8004a54:	f043 0301 	orr.w	r3, r3, #1
 8004a58:	6453      	str	r3, [r2, #68]	; 0x44
 8004a5a:	4b1b      	ldr	r3, [pc, #108]	; (8004ac8 <HAL_TIM_Base_MspInit+0x90>)
 8004a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a5e:	f003 0301 	and.w	r3, r3, #1
 8004a62:	617b      	str	r3, [r7, #20]
 8004a64:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004a66:	e026      	b.n	8004ab6 <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM2)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a70:	d10e      	bne.n	8004a90 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004a72:	2300      	movs	r3, #0
 8004a74:	613b      	str	r3, [r7, #16]
 8004a76:	4b14      	ldr	r3, [pc, #80]	; (8004ac8 <HAL_TIM_Base_MspInit+0x90>)
 8004a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a7a:	4a13      	ldr	r2, [pc, #76]	; (8004ac8 <HAL_TIM_Base_MspInit+0x90>)
 8004a7c:	f043 0301 	orr.w	r3, r3, #1
 8004a80:	6413      	str	r3, [r2, #64]	; 0x40
 8004a82:	4b11      	ldr	r3, [pc, #68]	; (8004ac8 <HAL_TIM_Base_MspInit+0x90>)
 8004a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a86:	f003 0301 	and.w	r3, r3, #1
 8004a8a:	613b      	str	r3, [r7, #16]
 8004a8c:	693b      	ldr	r3, [r7, #16]
}
 8004a8e:	e012      	b.n	8004ab6 <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM4)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a0d      	ldr	r2, [pc, #52]	; (8004acc <HAL_TIM_Base_MspInit+0x94>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d10d      	bne.n	8004ab6 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	60fb      	str	r3, [r7, #12]
 8004a9e:	4b0a      	ldr	r3, [pc, #40]	; (8004ac8 <HAL_TIM_Base_MspInit+0x90>)
 8004aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa2:	4a09      	ldr	r2, [pc, #36]	; (8004ac8 <HAL_TIM_Base_MspInit+0x90>)
 8004aa4:	f043 0304 	orr.w	r3, r3, #4
 8004aa8:	6413      	str	r3, [r2, #64]	; 0x40
 8004aaa:	4b07      	ldr	r3, [pc, #28]	; (8004ac8 <HAL_TIM_Base_MspInit+0x90>)
 8004aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aae:	f003 0304 	and.w	r3, r3, #4
 8004ab2:	60fb      	str	r3, [r7, #12]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
}
 8004ab6:	bf00      	nop
 8004ab8:	371c      	adds	r7, #28
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr
 8004ac2:	bf00      	nop
 8004ac4:	40010000 	.word	0x40010000
 8004ac8:	40023800 	.word	0x40023800
 8004acc:	40000800 	.word	0x40000800

08004ad0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b08a      	sub	sp, #40	; 0x28
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ad8:	f107 0314 	add.w	r3, r7, #20
 8004adc:	2200      	movs	r2, #0
 8004ade:	601a      	str	r2, [r3, #0]
 8004ae0:	605a      	str	r2, [r3, #4]
 8004ae2:	609a      	str	r2, [r3, #8]
 8004ae4:	60da      	str	r2, [r3, #12]
 8004ae6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a24      	ldr	r2, [pc, #144]	; (8004b80 <HAL_TIM_MspPostInit+0xb0>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d11f      	bne.n	8004b32 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004af2:	2300      	movs	r3, #0
 8004af4:	613b      	str	r3, [r7, #16]
 8004af6:	4b23      	ldr	r3, [pc, #140]	; (8004b84 <HAL_TIM_MspPostInit+0xb4>)
 8004af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004afa:	4a22      	ldr	r2, [pc, #136]	; (8004b84 <HAL_TIM_MspPostInit+0xb4>)
 8004afc:	f043 0301 	orr.w	r3, r3, #1
 8004b00:	6313      	str	r3, [r2, #48]	; 0x30
 8004b02:	4b20      	ldr	r3, [pc, #128]	; (8004b84 <HAL_TIM_MspPostInit+0xb4>)
 8004b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b06:	f003 0301 	and.w	r3, r3, #1
 8004b0a:	613b      	str	r3, [r7, #16]
 8004b0c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004b0e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004b12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b14:	2302      	movs	r3, #2
 8004b16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004b20:	2301      	movs	r3, #1
 8004b22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b24:	f107 0314 	add.w	r3, r7, #20
 8004b28:	4619      	mov	r1, r3
 8004b2a:	4817      	ldr	r0, [pc, #92]	; (8004b88 <HAL_TIM_MspPostInit+0xb8>)
 8004b2c:	f001 fcd6 	bl	80064dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004b30:	e022      	b.n	8004b78 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM2)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b3a:	d11d      	bne.n	8004b78 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	60fb      	str	r3, [r7, #12]
 8004b40:	4b10      	ldr	r3, [pc, #64]	; (8004b84 <HAL_TIM_MspPostInit+0xb4>)
 8004b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b44:	4a0f      	ldr	r2, [pc, #60]	; (8004b84 <HAL_TIM_MspPostInit+0xb4>)
 8004b46:	f043 0301 	orr.w	r3, r3, #1
 8004b4a:	6313      	str	r3, [r2, #48]	; 0x30
 8004b4c:	4b0d      	ldr	r3, [pc, #52]	; (8004b84 <HAL_TIM_MspPostInit+0xb4>)
 8004b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b50:	f003 0301 	and.w	r3, r3, #1
 8004b54:	60fb      	str	r3, [r7, #12]
 8004b56:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004b58:	2303      	movs	r3, #3
 8004b5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b5c:	2302      	movs	r3, #2
 8004b5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b60:	2300      	movs	r3, #0
 8004b62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b64:	2300      	movs	r3, #0
 8004b66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b6c:	f107 0314 	add.w	r3, r7, #20
 8004b70:	4619      	mov	r1, r3
 8004b72:	4805      	ldr	r0, [pc, #20]	; (8004b88 <HAL_TIM_MspPostInit+0xb8>)
 8004b74:	f001 fcb2 	bl	80064dc <HAL_GPIO_Init>
}
 8004b78:	bf00      	nop
 8004b7a:	3728      	adds	r7, #40	; 0x28
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}
 8004b80:	40010000 	.word	0x40010000
 8004b84:	40023800 	.word	0x40023800
 8004b88:	40020000 	.word	0x40020000

08004b8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b08a      	sub	sp, #40	; 0x28
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b94:	f107 0314 	add.w	r3, r7, #20
 8004b98:	2200      	movs	r2, #0
 8004b9a:	601a      	str	r2, [r3, #0]
 8004b9c:	605a      	str	r2, [r3, #4]
 8004b9e:	609a      	str	r2, [r3, #8]
 8004ba0:	60da      	str	r2, [r3, #12]
 8004ba2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a19      	ldr	r2, [pc, #100]	; (8004c10 <HAL_UART_MspInit+0x84>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d12b      	bne.n	8004c06 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004bae:	2300      	movs	r3, #0
 8004bb0:	613b      	str	r3, [r7, #16]
 8004bb2:	4b18      	ldr	r3, [pc, #96]	; (8004c14 <HAL_UART_MspInit+0x88>)
 8004bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb6:	4a17      	ldr	r2, [pc, #92]	; (8004c14 <HAL_UART_MspInit+0x88>)
 8004bb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004bbc:	6413      	str	r3, [r2, #64]	; 0x40
 8004bbe:	4b15      	ldr	r3, [pc, #84]	; (8004c14 <HAL_UART_MspInit+0x88>)
 8004bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bc6:	613b      	str	r3, [r7, #16]
 8004bc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bca:	2300      	movs	r3, #0
 8004bcc:	60fb      	str	r3, [r7, #12]
 8004bce:	4b11      	ldr	r3, [pc, #68]	; (8004c14 <HAL_UART_MspInit+0x88>)
 8004bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd2:	4a10      	ldr	r2, [pc, #64]	; (8004c14 <HAL_UART_MspInit+0x88>)
 8004bd4:	f043 0301 	orr.w	r3, r3, #1
 8004bd8:	6313      	str	r3, [r2, #48]	; 0x30
 8004bda:	4b0e      	ldr	r3, [pc, #56]	; (8004c14 <HAL_UART_MspInit+0x88>)
 8004bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bde:	f003 0301 	and.w	r3, r3, #1
 8004be2:	60fb      	str	r3, [r7, #12]
 8004be4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004be6:	230c      	movs	r3, #12
 8004be8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bea:	2302      	movs	r3, #2
 8004bec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bf2:	2303      	movs	r3, #3
 8004bf4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004bf6:	2307      	movs	r3, #7
 8004bf8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bfa:	f107 0314 	add.w	r3, r7, #20
 8004bfe:	4619      	mov	r1, r3
 8004c00:	4805      	ldr	r0, [pc, #20]	; (8004c18 <HAL_UART_MspInit+0x8c>)
 8004c02:	f001 fc6b 	bl	80064dc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004c06:	bf00      	nop
 8004c08:	3728      	adds	r7, #40	; 0x28
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}
 8004c0e:	bf00      	nop
 8004c10:	40004400 	.word	0x40004400
 8004c14:	40023800 	.word	0x40023800
 8004c18:	40020000 	.word	0x40020000

08004c1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004c20:	e7fe      	b.n	8004c20 <NMI_Handler+0x4>

08004c22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004c22:	b480      	push	{r7}
 8004c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004c26:	e7fe      	b.n	8004c26 <HardFault_Handler+0x4>

08004c28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004c2c:	e7fe      	b.n	8004c2c <MemManage_Handler+0x4>

08004c2e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004c2e:	b480      	push	{r7}
 8004c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004c32:	e7fe      	b.n	8004c32 <BusFault_Handler+0x4>

08004c34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004c34:	b480      	push	{r7}
 8004c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004c38:	e7fe      	b.n	8004c38 <UsageFault_Handler+0x4>

08004c3a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004c3a:	b480      	push	{r7}
 8004c3c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004c3e:	bf00      	nop
 8004c40:	46bd      	mov	sp, r7
 8004c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c46:	4770      	bx	lr

08004c48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004c4c:	bf00      	nop
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c54:	4770      	bx	lr

08004c56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004c56:	b480      	push	{r7}
 8004c58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004c5a:	bf00      	nop
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c62:	4770      	bx	lr

08004c64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004c68:	f000 f97e 	bl	8004f68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004c6c:	bf00      	nop
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004c74:	4802      	ldr	r0, [pc, #8]	; (8004c80 <CAN1_RX0_IRQHandler+0x10>)
 8004c76:	f001 f8ef 	bl	8005e58 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8004c7a:	bf00      	nop
 8004c7c:	bd80      	pop	{r7, pc}
 8004c7e:	bf00      	nop
 8004c80:	2000294c 	.word	0x2000294c

08004c84 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004c88:	4802      	ldr	r0, [pc, #8]	; (8004c94 <CAN1_RX1_IRQHandler+0x10>)
 8004c8a:	f001 f8e5 	bl	8005e58 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8004c8e:	bf00      	nop
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop
 8004c94:	2000294c 	.word	0x2000294c

08004c98 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupt.
  */
void CAN2_RX0_IRQHandler(void)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8004c9c:	4802      	ldr	r0, [pc, #8]	; (8004ca8 <CAN2_RX0_IRQHandler+0x10>)
 8004c9e:	f001 f8db 	bl	8005e58 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8004ca2:	bf00      	nop
 8004ca4:	bd80      	pop	{r7, pc}
 8004ca6:	bf00      	nop
 8004ca8:	20002974 	.word	0x20002974

08004cac <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8004cb0:	4802      	ldr	r0, [pc, #8]	; (8004cbc <CAN2_RX1_IRQHandler+0x10>)
 8004cb2:	f001 f8d1 	bl	8005e58 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 8004cb6:	bf00      	nop
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	20002974 	.word	0x20002974

08004cc0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	af00      	add	r7, sp, #0
	return 1;
 8004cc4:	2301      	movs	r3, #1
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <_kill>:

int _kill(int pid, int sig)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b082      	sub	sp, #8
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004cda:	f004 fc41 	bl	8009560 <__errno>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	2216      	movs	r2, #22
 8004ce2:	601a      	str	r2, [r3, #0]
	return -1;
 8004ce4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	3708      	adds	r7, #8
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}

08004cf0 <_exit>:

void _exit (int status)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b082      	sub	sp, #8
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004cf8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f7ff ffe7 	bl	8004cd0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004d02:	e7fe      	b.n	8004d02 <_exit+0x12>

08004d04 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b086      	sub	sp, #24
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	60f8      	str	r0, [r7, #12]
 8004d0c:	60b9      	str	r1, [r7, #8]
 8004d0e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d10:	2300      	movs	r3, #0
 8004d12:	617b      	str	r3, [r7, #20]
 8004d14:	e00a      	b.n	8004d2c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004d16:	f3af 8000 	nop.w
 8004d1a:	4601      	mov	r1, r0
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	1c5a      	adds	r2, r3, #1
 8004d20:	60ba      	str	r2, [r7, #8]
 8004d22:	b2ca      	uxtb	r2, r1
 8004d24:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	3301      	adds	r3, #1
 8004d2a:	617b      	str	r3, [r7, #20]
 8004d2c:	697a      	ldr	r2, [r7, #20]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	429a      	cmp	r2, r3
 8004d32:	dbf0      	blt.n	8004d16 <_read+0x12>
	}

return len;
 8004d34:	687b      	ldr	r3, [r7, #4]
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3718      	adds	r7, #24
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}

08004d3e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004d3e:	b580      	push	{r7, lr}
 8004d40:	b086      	sub	sp, #24
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	60f8      	str	r0, [r7, #12]
 8004d46:	60b9      	str	r1, [r7, #8]
 8004d48:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	617b      	str	r3, [r7, #20]
 8004d4e:	e009      	b.n	8004d64 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	1c5a      	adds	r2, r3, #1
 8004d54:	60ba      	str	r2, [r7, #8]
 8004d56:	781b      	ldrb	r3, [r3, #0]
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	3301      	adds	r3, #1
 8004d62:	617b      	str	r3, [r7, #20]
 8004d64:	697a      	ldr	r2, [r7, #20]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	dbf1      	blt.n	8004d50 <_write+0x12>
	}
	return len;
 8004d6c:	687b      	ldr	r3, [r7, #4]
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	3718      	adds	r7, #24
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}

08004d76 <_close>:

int _close(int file)
{
 8004d76:	b480      	push	{r7}
 8004d78:	b083      	sub	sp, #12
 8004d7a:	af00      	add	r7, sp, #0
 8004d7c:	6078      	str	r0, [r7, #4]
	return -1;
 8004d7e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	370c      	adds	r7, #12
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr

08004d8e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004d8e:	b480      	push	{r7}
 8004d90:	b083      	sub	sp, #12
 8004d92:	af00      	add	r7, sp, #0
 8004d94:	6078      	str	r0, [r7, #4]
 8004d96:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004d9e:	605a      	str	r2, [r3, #4]
	return 0;
 8004da0:	2300      	movs	r3, #0
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	370c      	adds	r7, #12
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr

08004dae <_isatty>:

int _isatty(int file)
{
 8004dae:	b480      	push	{r7}
 8004db0:	b083      	sub	sp, #12
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	6078      	str	r0, [r7, #4]
	return 1;
 8004db6:	2301      	movs	r3, #1
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	370c      	adds	r7, #12
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc2:	4770      	bx	lr

08004dc4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b085      	sub	sp, #20
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	60f8      	str	r0, [r7, #12]
 8004dcc:	60b9      	str	r1, [r7, #8]
 8004dce:	607a      	str	r2, [r7, #4]
	return 0;
 8004dd0:	2300      	movs	r3, #0
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3714      	adds	r7, #20
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr
	...

08004de0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b086      	sub	sp, #24
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004de8:	4a14      	ldr	r2, [pc, #80]	; (8004e3c <_sbrk+0x5c>)
 8004dea:	4b15      	ldr	r3, [pc, #84]	; (8004e40 <_sbrk+0x60>)
 8004dec:	1ad3      	subs	r3, r2, r3
 8004dee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004df4:	4b13      	ldr	r3, [pc, #76]	; (8004e44 <_sbrk+0x64>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d102      	bne.n	8004e02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004dfc:	4b11      	ldr	r3, [pc, #68]	; (8004e44 <_sbrk+0x64>)
 8004dfe:	4a12      	ldr	r2, [pc, #72]	; (8004e48 <_sbrk+0x68>)
 8004e00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004e02:	4b10      	ldr	r3, [pc, #64]	; (8004e44 <_sbrk+0x64>)
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4413      	add	r3, r2
 8004e0a:	693a      	ldr	r2, [r7, #16]
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	d207      	bcs.n	8004e20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004e10:	f004 fba6 	bl	8009560 <__errno>
 8004e14:	4603      	mov	r3, r0
 8004e16:	220c      	movs	r2, #12
 8004e18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004e1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004e1e:	e009      	b.n	8004e34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004e20:	4b08      	ldr	r3, [pc, #32]	; (8004e44 <_sbrk+0x64>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004e26:	4b07      	ldr	r3, [pc, #28]	; (8004e44 <_sbrk+0x64>)
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	4413      	add	r3, r2
 8004e2e:	4a05      	ldr	r2, [pc, #20]	; (8004e44 <_sbrk+0x64>)
 8004e30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004e32:	68fb      	ldr	r3, [r7, #12]
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	3718      	adds	r7, #24
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}
 8004e3c:	20020000 	.word	0x20020000
 8004e40:	00000400 	.word	0x00000400
 8004e44:	20002b14 	.word	0x20002b14
 8004e48:	20002b30 	.word	0x20002b30

08004e4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004e50:	4b06      	ldr	r3, [pc, #24]	; (8004e6c <SystemInit+0x20>)
 8004e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e56:	4a05      	ldr	r2, [pc, #20]	; (8004e6c <SystemInit+0x20>)
 8004e58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004e5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004e60:	bf00      	nop
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr
 8004e6a:	bf00      	nop
 8004e6c:	e000ed00 	.word	0xe000ed00

08004e70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004e70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004ea8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004e74:	480d      	ldr	r0, [pc, #52]	; (8004eac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004e76:	490e      	ldr	r1, [pc, #56]	; (8004eb0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004e78:	4a0e      	ldr	r2, [pc, #56]	; (8004eb4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004e7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004e7c:	e002      	b.n	8004e84 <LoopCopyDataInit>

08004e7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004e7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004e80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004e82:	3304      	adds	r3, #4

08004e84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004e84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004e86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004e88:	d3f9      	bcc.n	8004e7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004e8a:	4a0b      	ldr	r2, [pc, #44]	; (8004eb8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004e8c:	4c0b      	ldr	r4, [pc, #44]	; (8004ebc <LoopFillZerobss+0x26>)
  movs r3, #0
 8004e8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004e90:	e001      	b.n	8004e96 <LoopFillZerobss>

08004e92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004e92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004e94:	3204      	adds	r2, #4

08004e96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004e96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004e98:	d3fb      	bcc.n	8004e92 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004e9a:	f7ff ffd7 	bl	8004e4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004e9e:	f004 fb65 	bl	800956c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004ea2:	f7ff f809 	bl	8003eb8 <main>
  bx  lr    
 8004ea6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004ea8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004eac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004eb0:	200025cc 	.word	0x200025cc
  ldr r2, =_sidata
 8004eb4:	0800cbcc 	.word	0x0800cbcc
  ldr r2, =_sbss
 8004eb8:	200025cc 	.word	0x200025cc
  ldr r4, =_ebss
 8004ebc:	20002b2c 	.word	0x20002b2c

08004ec0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004ec0:	e7fe      	b.n	8004ec0 <ADC_IRQHandler>
	...

08004ec4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004ec8:	4b0e      	ldr	r3, [pc, #56]	; (8004f04 <HAL_Init+0x40>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a0d      	ldr	r2, [pc, #52]	; (8004f04 <HAL_Init+0x40>)
 8004ece:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004ed2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004ed4:	4b0b      	ldr	r3, [pc, #44]	; (8004f04 <HAL_Init+0x40>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a0a      	ldr	r2, [pc, #40]	; (8004f04 <HAL_Init+0x40>)
 8004eda:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004ede:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004ee0:	4b08      	ldr	r3, [pc, #32]	; (8004f04 <HAL_Init+0x40>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a07      	ldr	r2, [pc, #28]	; (8004f04 <HAL_Init+0x40>)
 8004ee6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004eea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004eec:	2003      	movs	r0, #3
 8004eee:	f001 fab3 	bl	8006458 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004ef2:	2000      	movs	r0, #0
 8004ef4:	f000 f808 	bl	8004f08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004ef8:	f7ff fbf8 	bl	80046ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004efc:	2300      	movs	r3, #0
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	bf00      	nop
 8004f04:	40023c00 	.word	0x40023c00

08004f08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b082      	sub	sp, #8
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004f10:	4b12      	ldr	r3, [pc, #72]	; (8004f5c <HAL_InitTick+0x54>)
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	4b12      	ldr	r3, [pc, #72]	; (8004f60 <HAL_InitTick+0x58>)
 8004f16:	781b      	ldrb	r3, [r3, #0]
 8004f18:	4619      	mov	r1, r3
 8004f1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004f1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004f22:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f26:	4618      	mov	r0, r3
 8004f28:	f001 facb 	bl	80064c2 <HAL_SYSTICK_Config>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d001      	beq.n	8004f36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	e00e      	b.n	8004f54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2b0f      	cmp	r3, #15
 8004f3a:	d80a      	bhi.n	8004f52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	6879      	ldr	r1, [r7, #4]
 8004f40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004f44:	f001 fa93 	bl	800646e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004f48:	4a06      	ldr	r2, [pc, #24]	; (8004f64 <HAL_InitTick+0x5c>)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	e000      	b.n	8004f54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3708      	adds	r7, #8
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}
 8004f5c:	200023f0 	.word	0x200023f0
 8004f60:	200023f8 	.word	0x200023f8
 8004f64:	200023f4 	.word	0x200023f4

08004f68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004f6c:	4b06      	ldr	r3, [pc, #24]	; (8004f88 <HAL_IncTick+0x20>)
 8004f6e:	781b      	ldrb	r3, [r3, #0]
 8004f70:	461a      	mov	r2, r3
 8004f72:	4b06      	ldr	r3, [pc, #24]	; (8004f8c <HAL_IncTick+0x24>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4413      	add	r3, r2
 8004f78:	4a04      	ldr	r2, [pc, #16]	; (8004f8c <HAL_IncTick+0x24>)
 8004f7a:	6013      	str	r3, [r2, #0]
}
 8004f7c:	bf00      	nop
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f84:	4770      	bx	lr
 8004f86:	bf00      	nop
 8004f88:	200023f8 	.word	0x200023f8
 8004f8c:	20002b18 	.word	0x20002b18

08004f90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f90:	b480      	push	{r7}
 8004f92:	af00      	add	r7, sp, #0
  return uwTick;
 8004f94:	4b03      	ldr	r3, [pc, #12]	; (8004fa4 <HAL_GetTick+0x14>)
 8004f96:	681b      	ldr	r3, [r3, #0]
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr
 8004fa2:	bf00      	nop
 8004fa4:	20002b18 	.word	0x20002b18

08004fa8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b084      	sub	sp, #16
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004fb0:	f7ff ffee 	bl	8004f90 <HAL_GetTick>
 8004fb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004fc0:	d005      	beq.n	8004fce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004fc2:	4b0a      	ldr	r3, [pc, #40]	; (8004fec <HAL_Delay+0x44>)
 8004fc4:	781b      	ldrb	r3, [r3, #0]
 8004fc6:	461a      	mov	r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	4413      	add	r3, r2
 8004fcc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004fce:	bf00      	nop
 8004fd0:	f7ff ffde 	bl	8004f90 <HAL_GetTick>
 8004fd4:	4602      	mov	r2, r0
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	1ad3      	subs	r3, r2, r3
 8004fda:	68fa      	ldr	r2, [r7, #12]
 8004fdc:	429a      	cmp	r2, r3
 8004fde:	d8f7      	bhi.n	8004fd0 <HAL_Delay+0x28>
  {
  }
}
 8004fe0:	bf00      	nop
 8004fe2:	bf00      	nop
 8004fe4:	3710      	adds	r7, #16
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	200023f8 	.word	0x200023f8

08004ff0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b084      	sub	sp, #16
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d101      	bne.n	8005006 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	e033      	b.n	800506e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800500a:	2b00      	cmp	r3, #0
 800500c:	d109      	bne.n	8005022 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800500e:	6878      	ldr	r0, [r7, #4]
 8005010:	f7ff fb94 	bl	800473c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2200      	movs	r2, #0
 800501e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005026:	f003 0310 	and.w	r3, r3, #16
 800502a:	2b00      	cmp	r3, #0
 800502c:	d118      	bne.n	8005060 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005032:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005036:	f023 0302 	bic.w	r3, r3, #2
 800503a:	f043 0202 	orr.w	r2, r3, #2
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f000 fab4 	bl	80055b0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2200      	movs	r2, #0
 800504c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005052:	f023 0303 	bic.w	r3, r3, #3
 8005056:	f043 0201 	orr.w	r2, r3, #1
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	641a      	str	r2, [r3, #64]	; 0x40
 800505e:	e001      	b.n	8005064 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2200      	movs	r2, #0
 8005068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800506c:	7bfb      	ldrb	r3, [r7, #15]
}
 800506e:	4618      	mov	r0, r3
 8005070:	3710      	adds	r7, #16
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}
	...

08005078 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8005078:	b480      	push	{r7}
 800507a:	b085      	sub	sp, #20
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8005080:	2300      	movs	r3, #0
 8005082:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800508a:	2b01      	cmp	r3, #1
 800508c:	d101      	bne.n	8005092 <HAL_ADC_Start+0x1a>
 800508e:	2302      	movs	r3, #2
 8005090:	e0b2      	b.n	80051f8 <HAL_ADC_Start+0x180>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2201      	movs	r2, #1
 8005096:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	689b      	ldr	r3, [r3, #8]
 80050a0:	f003 0301 	and.w	r3, r3, #1
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d018      	beq.n	80050da <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	689a      	ldr	r2, [r3, #8]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f042 0201 	orr.w	r2, r2, #1
 80050b6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80050b8:	4b52      	ldr	r3, [pc, #328]	; (8005204 <HAL_ADC_Start+0x18c>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a52      	ldr	r2, [pc, #328]	; (8005208 <HAL_ADC_Start+0x190>)
 80050be:	fba2 2303 	umull	r2, r3, r2, r3
 80050c2:	0c9a      	lsrs	r2, r3, #18
 80050c4:	4613      	mov	r3, r2
 80050c6:	005b      	lsls	r3, r3, #1
 80050c8:	4413      	add	r3, r2
 80050ca:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80050cc:	e002      	b.n	80050d4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	3b01      	subs	r3, #1
 80050d2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d1f9      	bne.n	80050ce <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	f003 0301 	and.w	r3, r3, #1
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d17a      	bne.n	80051de <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ec:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80050f0:	f023 0301 	bic.w	r3, r3, #1
 80050f4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005106:	2b00      	cmp	r3, #0
 8005108:	d007      	beq.n	800511a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800510e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005112:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005122:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005126:	d106      	bne.n	8005136 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800512c:	f023 0206 	bic.w	r2, r3, #6
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	645a      	str	r2, [r3, #68]	; 0x44
 8005134:	e002      	b.n	800513c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2200      	movs	r2, #0
 800513a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2200      	movs	r2, #0
 8005140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005144:	4b31      	ldr	r3, [pc, #196]	; (800520c <HAL_ADC_Start+0x194>)
 8005146:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8005150:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	f003 031f 	and.w	r3, r3, #31
 800515a:	2b00      	cmp	r3, #0
 800515c:	d12a      	bne.n	80051b4 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a2b      	ldr	r2, [pc, #172]	; (8005210 <HAL_ADC_Start+0x198>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d015      	beq.n	8005194 <HAL_ADC_Start+0x11c>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a29      	ldr	r2, [pc, #164]	; (8005214 <HAL_ADC_Start+0x19c>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d105      	bne.n	800517e <HAL_ADC_Start+0x106>
 8005172:	4b26      	ldr	r3, [pc, #152]	; (800520c <HAL_ADC_Start+0x194>)
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	f003 031f 	and.w	r3, r3, #31
 800517a:	2b00      	cmp	r3, #0
 800517c:	d00a      	beq.n	8005194 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a25      	ldr	r2, [pc, #148]	; (8005218 <HAL_ADC_Start+0x1a0>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d136      	bne.n	80051f6 <HAL_ADC_Start+0x17e>
 8005188:	4b20      	ldr	r3, [pc, #128]	; (800520c <HAL_ADC_Start+0x194>)
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	f003 0310 	and.w	r3, r3, #16
 8005190:	2b00      	cmp	r3, #0
 8005192:	d130      	bne.n	80051f6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d129      	bne.n	80051f6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	689a      	ldr	r2, [r3, #8]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80051b0:	609a      	str	r2, [r3, #8]
 80051b2:	e020      	b.n	80051f6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a15      	ldr	r2, [pc, #84]	; (8005210 <HAL_ADC_Start+0x198>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d11b      	bne.n	80051f6 <HAL_ADC_Start+0x17e>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d114      	bne.n	80051f6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	689a      	ldr	r2, [r3, #8]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80051da:	609a      	str	r2, [r3, #8]
 80051dc:	e00b      	b.n	80051f6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e2:	f043 0210 	orr.w	r2, r3, #16
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051ee:	f043 0201 	orr.w	r2, r3, #1
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80051f6:	2300      	movs	r3, #0
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	3714      	adds	r7, #20
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr
 8005204:	200023f0 	.word	0x200023f0
 8005208:	431bde83 	.word	0x431bde83
 800520c:	40012300 	.word	0x40012300
 8005210:	40012000 	.word	0x40012000
 8005214:	40012100 	.word	0x40012100
 8005218:	40012200 	.word	0x40012200

0800521c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b084      	sub	sp, #16
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
 8005224:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005226:	2300      	movs	r3, #0
 8005228:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005234:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005238:	d113      	bne.n	8005262 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005244:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005248:	d10b      	bne.n	8005262 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800524e:	f043 0220 	orr.w	r2, r3, #32
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2200      	movs	r2, #0
 800525a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	e063      	b.n	800532a <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8005262:	f7ff fe95 	bl	8004f90 <HAL_GetTick>
 8005266:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005268:	e021      	b.n	80052ae <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005270:	d01d      	beq.n	80052ae <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d007      	beq.n	8005288 <HAL_ADC_PollForConversion+0x6c>
 8005278:	f7ff fe8a 	bl	8004f90 <HAL_GetTick>
 800527c:	4602      	mov	r2, r0
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	1ad3      	subs	r3, r2, r3
 8005282:	683a      	ldr	r2, [r7, #0]
 8005284:	429a      	cmp	r2, r3
 8005286:	d212      	bcs.n	80052ae <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 0302 	and.w	r3, r3, #2
 8005292:	2b02      	cmp	r3, #2
 8005294:	d00b      	beq.n	80052ae <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800529a:	f043 0204 	orr.w	r2, r3, #4
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2200      	movs	r2, #0
 80052a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80052aa:	2303      	movs	r3, #3
 80052ac:	e03d      	b.n	800532a <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 0302 	and.w	r3, r3, #2
 80052b8:	2b02      	cmp	r3, #2
 80052ba:	d1d6      	bne.n	800526a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f06f 0212 	mvn.w	r2, #18
 80052c4:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ca:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d123      	bne.n	8005328 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d11f      	bne.n	8005328 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052ee:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d006      	beq.n	8005304 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005300:	2b00      	cmp	r3, #0
 8005302:	d111      	bne.n	8005328 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005308:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005314:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005318:	2b00      	cmp	r3, #0
 800531a:	d105      	bne.n	8005328 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005320:	f043 0201 	orr.w	r2, r3, #1
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8005328:	2300      	movs	r3, #0
}
 800532a:	4618      	mov	r0, r3
 800532c:	3710      	adds	r7, #16
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}

08005332 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8005332:	b480      	push	{r7}
 8005334:	b083      	sub	sp, #12
 8005336:	af00      	add	r7, sp, #0
 8005338:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8005340:	4618      	mov	r0, r3
 8005342:	370c      	adds	r7, #12
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr

0800534c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800534c:	b480      	push	{r7}
 800534e:	b085      	sub	sp, #20
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
 8005354:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005356:	2300      	movs	r3, #0
 8005358:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005360:	2b01      	cmp	r3, #1
 8005362:	d101      	bne.n	8005368 <HAL_ADC_ConfigChannel+0x1c>
 8005364:	2302      	movs	r3, #2
 8005366:	e113      	b.n	8005590 <HAL_ADC_ConfigChannel+0x244>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2201      	movs	r2, #1
 800536c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2b09      	cmp	r3, #9
 8005376:	d925      	bls.n	80053c4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	68d9      	ldr	r1, [r3, #12]
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	b29b      	uxth	r3, r3
 8005384:	461a      	mov	r2, r3
 8005386:	4613      	mov	r3, r2
 8005388:	005b      	lsls	r3, r3, #1
 800538a:	4413      	add	r3, r2
 800538c:	3b1e      	subs	r3, #30
 800538e:	2207      	movs	r2, #7
 8005390:	fa02 f303 	lsl.w	r3, r2, r3
 8005394:	43da      	mvns	r2, r3
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	400a      	ands	r2, r1
 800539c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	68d9      	ldr	r1, [r3, #12]
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	689a      	ldr	r2, [r3, #8]
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	b29b      	uxth	r3, r3
 80053ae:	4618      	mov	r0, r3
 80053b0:	4603      	mov	r3, r0
 80053b2:	005b      	lsls	r3, r3, #1
 80053b4:	4403      	add	r3, r0
 80053b6:	3b1e      	subs	r3, #30
 80053b8:	409a      	lsls	r2, r3
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	430a      	orrs	r2, r1
 80053c0:	60da      	str	r2, [r3, #12]
 80053c2:	e022      	b.n	800540a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	6919      	ldr	r1, [r3, #16]
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	b29b      	uxth	r3, r3
 80053d0:	461a      	mov	r2, r3
 80053d2:	4613      	mov	r3, r2
 80053d4:	005b      	lsls	r3, r3, #1
 80053d6:	4413      	add	r3, r2
 80053d8:	2207      	movs	r2, #7
 80053da:	fa02 f303 	lsl.w	r3, r2, r3
 80053de:	43da      	mvns	r2, r3
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	400a      	ands	r2, r1
 80053e6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	6919      	ldr	r1, [r3, #16]
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	689a      	ldr	r2, [r3, #8]
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	b29b      	uxth	r3, r3
 80053f8:	4618      	mov	r0, r3
 80053fa:	4603      	mov	r3, r0
 80053fc:	005b      	lsls	r3, r3, #1
 80053fe:	4403      	add	r3, r0
 8005400:	409a      	lsls	r2, r3
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	430a      	orrs	r2, r1
 8005408:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	2b06      	cmp	r3, #6
 8005410:	d824      	bhi.n	800545c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	685a      	ldr	r2, [r3, #4]
 800541c:	4613      	mov	r3, r2
 800541e:	009b      	lsls	r3, r3, #2
 8005420:	4413      	add	r3, r2
 8005422:	3b05      	subs	r3, #5
 8005424:	221f      	movs	r2, #31
 8005426:	fa02 f303 	lsl.w	r3, r2, r3
 800542a:	43da      	mvns	r2, r3
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	400a      	ands	r2, r1
 8005432:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	b29b      	uxth	r3, r3
 8005440:	4618      	mov	r0, r3
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	685a      	ldr	r2, [r3, #4]
 8005446:	4613      	mov	r3, r2
 8005448:	009b      	lsls	r3, r3, #2
 800544a:	4413      	add	r3, r2
 800544c:	3b05      	subs	r3, #5
 800544e:	fa00 f203 	lsl.w	r2, r0, r3
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	430a      	orrs	r2, r1
 8005458:	635a      	str	r2, [r3, #52]	; 0x34
 800545a:	e04c      	b.n	80054f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	2b0c      	cmp	r3, #12
 8005462:	d824      	bhi.n	80054ae <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	685a      	ldr	r2, [r3, #4]
 800546e:	4613      	mov	r3, r2
 8005470:	009b      	lsls	r3, r3, #2
 8005472:	4413      	add	r3, r2
 8005474:	3b23      	subs	r3, #35	; 0x23
 8005476:	221f      	movs	r2, #31
 8005478:	fa02 f303 	lsl.w	r3, r2, r3
 800547c:	43da      	mvns	r2, r3
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	400a      	ands	r2, r1
 8005484:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	b29b      	uxth	r3, r3
 8005492:	4618      	mov	r0, r3
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	685a      	ldr	r2, [r3, #4]
 8005498:	4613      	mov	r3, r2
 800549a:	009b      	lsls	r3, r3, #2
 800549c:	4413      	add	r3, r2
 800549e:	3b23      	subs	r3, #35	; 0x23
 80054a0:	fa00 f203 	lsl.w	r2, r0, r3
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	430a      	orrs	r2, r1
 80054aa:	631a      	str	r2, [r3, #48]	; 0x30
 80054ac:	e023      	b.n	80054f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	685a      	ldr	r2, [r3, #4]
 80054b8:	4613      	mov	r3, r2
 80054ba:	009b      	lsls	r3, r3, #2
 80054bc:	4413      	add	r3, r2
 80054be:	3b41      	subs	r3, #65	; 0x41
 80054c0:	221f      	movs	r2, #31
 80054c2:	fa02 f303 	lsl.w	r3, r2, r3
 80054c6:	43da      	mvns	r2, r3
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	400a      	ands	r2, r1
 80054ce:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	b29b      	uxth	r3, r3
 80054dc:	4618      	mov	r0, r3
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	685a      	ldr	r2, [r3, #4]
 80054e2:	4613      	mov	r3, r2
 80054e4:	009b      	lsls	r3, r3, #2
 80054e6:	4413      	add	r3, r2
 80054e8:	3b41      	subs	r3, #65	; 0x41
 80054ea:	fa00 f203 	lsl.w	r2, r0, r3
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	430a      	orrs	r2, r1
 80054f4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80054f6:	4b29      	ldr	r3, [pc, #164]	; (800559c <HAL_ADC_ConfigChannel+0x250>)
 80054f8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4a28      	ldr	r2, [pc, #160]	; (80055a0 <HAL_ADC_ConfigChannel+0x254>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d10f      	bne.n	8005524 <HAL_ADC_ConfigChannel+0x1d8>
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	2b12      	cmp	r3, #18
 800550a:	d10b      	bne.n	8005524 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a1d      	ldr	r2, [pc, #116]	; (80055a0 <HAL_ADC_ConfigChannel+0x254>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d12b      	bne.n	8005586 <HAL_ADC_ConfigChannel+0x23a>
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a1c      	ldr	r2, [pc, #112]	; (80055a4 <HAL_ADC_ConfigChannel+0x258>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d003      	beq.n	8005540 <HAL_ADC_ConfigChannel+0x1f4>
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	2b11      	cmp	r3, #17
 800553e:	d122      	bne.n	8005586 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a11      	ldr	r2, [pc, #68]	; (80055a4 <HAL_ADC_ConfigChannel+0x258>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d111      	bne.n	8005586 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005562:	4b11      	ldr	r3, [pc, #68]	; (80055a8 <HAL_ADC_ConfigChannel+0x25c>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a11      	ldr	r2, [pc, #68]	; (80055ac <HAL_ADC_ConfigChannel+0x260>)
 8005568:	fba2 2303 	umull	r2, r3, r2, r3
 800556c:	0c9a      	lsrs	r2, r3, #18
 800556e:	4613      	mov	r3, r2
 8005570:	009b      	lsls	r3, r3, #2
 8005572:	4413      	add	r3, r2
 8005574:	005b      	lsls	r3, r3, #1
 8005576:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005578:	e002      	b.n	8005580 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	3b01      	subs	r3, #1
 800557e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d1f9      	bne.n	800557a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2200      	movs	r2, #0
 800558a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800558e:	2300      	movs	r3, #0
}
 8005590:	4618      	mov	r0, r3
 8005592:	3714      	adds	r7, #20
 8005594:	46bd      	mov	sp, r7
 8005596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559a:	4770      	bx	lr
 800559c:	40012300 	.word	0x40012300
 80055a0:	40012000 	.word	0x40012000
 80055a4:	10000012 	.word	0x10000012
 80055a8:	200023f0 	.word	0x200023f0
 80055ac:	431bde83 	.word	0x431bde83

080055b0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b085      	sub	sp, #20
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80055b8:	4b79      	ldr	r3, [pc, #484]	; (80057a0 <ADC_Init+0x1f0>)
 80055ba:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	685a      	ldr	r2, [r3, #4]
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	431a      	orrs	r2, r3
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	685a      	ldr	r2, [r3, #4]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80055e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	6859      	ldr	r1, [r3, #4]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	691b      	ldr	r3, [r3, #16]
 80055f0:	021a      	lsls	r2, r3, #8
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	430a      	orrs	r2, r1
 80055f8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	685a      	ldr	r2, [r3, #4]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005608:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	6859      	ldr	r1, [r3, #4]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	689a      	ldr	r2, [r3, #8]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	430a      	orrs	r2, r1
 800561a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	689a      	ldr	r2, [r3, #8]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800562a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	6899      	ldr	r1, [r3, #8]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	68da      	ldr	r2, [r3, #12]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	430a      	orrs	r2, r1
 800563c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005642:	4a58      	ldr	r2, [pc, #352]	; (80057a4 <ADC_Init+0x1f4>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d022      	beq.n	800568e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	689a      	ldr	r2, [r3, #8]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005656:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	6899      	ldr	r1, [r3, #8]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	430a      	orrs	r2, r1
 8005668:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	689a      	ldr	r2, [r3, #8]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005678:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	6899      	ldr	r1, [r3, #8]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	430a      	orrs	r2, r1
 800568a:	609a      	str	r2, [r3, #8]
 800568c:	e00f      	b.n	80056ae <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	689a      	ldr	r2, [r3, #8]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800569c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	689a      	ldr	r2, [r3, #8]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80056ac:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	689a      	ldr	r2, [r3, #8]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f022 0202 	bic.w	r2, r2, #2
 80056bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	6899      	ldr	r1, [r3, #8]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	7e1b      	ldrb	r3, [r3, #24]
 80056c8:	005a      	lsls	r2, r3, #1
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	430a      	orrs	r2, r1
 80056d0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d01b      	beq.n	8005714 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	685a      	ldr	r2, [r3, #4]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056ea:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	685a      	ldr	r2, [r3, #4]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80056fa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	6859      	ldr	r1, [r3, #4]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005706:	3b01      	subs	r3, #1
 8005708:	035a      	lsls	r2, r3, #13
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	430a      	orrs	r2, r1
 8005710:	605a      	str	r2, [r3, #4]
 8005712:	e007      	b.n	8005724 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	685a      	ldr	r2, [r3, #4]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005722:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005732:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	69db      	ldr	r3, [r3, #28]
 800573e:	3b01      	subs	r3, #1
 8005740:	051a      	lsls	r2, r3, #20
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	430a      	orrs	r2, r1
 8005748:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	689a      	ldr	r2, [r3, #8]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005758:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	6899      	ldr	r1, [r3, #8]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005766:	025a      	lsls	r2, r3, #9
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	430a      	orrs	r2, r1
 800576e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	689a      	ldr	r2, [r3, #8]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800577e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	6899      	ldr	r1, [r3, #8]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	695b      	ldr	r3, [r3, #20]
 800578a:	029a      	lsls	r2, r3, #10
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	430a      	orrs	r2, r1
 8005792:	609a      	str	r2, [r3, #8]
}
 8005794:	bf00      	nop
 8005796:	3714      	adds	r7, #20
 8005798:	46bd      	mov	sp, r7
 800579a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579e:	4770      	bx	lr
 80057a0:	40012300 	.word	0x40012300
 80057a4:	0f000001 	.word	0x0f000001

080057a8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b084      	sub	sp, #16
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d101      	bne.n	80057ba <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	e0ed      	b.n	8005996 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80057c0:	b2db      	uxtb	r3, r3
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d102      	bne.n	80057cc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f7ff f82c 	bl	8004824 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f042 0201 	orr.w	r2, r2, #1
 80057da:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80057dc:	f7ff fbd8 	bl	8004f90 <HAL_GetTick>
 80057e0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80057e2:	e012      	b.n	800580a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80057e4:	f7ff fbd4 	bl	8004f90 <HAL_GetTick>
 80057e8:	4602      	mov	r2, r0
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	1ad3      	subs	r3, r2, r3
 80057ee:	2b0a      	cmp	r3, #10
 80057f0:	d90b      	bls.n	800580a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057f6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2205      	movs	r2, #5
 8005802:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	e0c5      	b.n	8005996 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	f003 0301 	and.w	r3, r3, #1
 8005814:	2b00      	cmp	r3, #0
 8005816:	d0e5      	beq.n	80057e4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	681a      	ldr	r2, [r3, #0]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f022 0202 	bic.w	r2, r2, #2
 8005826:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005828:	f7ff fbb2 	bl	8004f90 <HAL_GetTick>
 800582c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800582e:	e012      	b.n	8005856 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005830:	f7ff fbae 	bl	8004f90 <HAL_GetTick>
 8005834:	4602      	mov	r2, r0
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	1ad3      	subs	r3, r2, r3
 800583a:	2b0a      	cmp	r3, #10
 800583c:	d90b      	bls.n	8005856 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005842:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2205      	movs	r2, #5
 800584e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	e09f      	b.n	8005996 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	f003 0302 	and.w	r3, r3, #2
 8005860:	2b00      	cmp	r3, #0
 8005862:	d1e5      	bne.n	8005830 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	7e1b      	ldrb	r3, [r3, #24]
 8005868:	2b01      	cmp	r3, #1
 800586a:	d108      	bne.n	800587e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800587a:	601a      	str	r2, [r3, #0]
 800587c:	e007      	b.n	800588e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	681a      	ldr	r2, [r3, #0]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800588c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	7e5b      	ldrb	r3, [r3, #25]
 8005892:	2b01      	cmp	r3, #1
 8005894:	d108      	bne.n	80058a8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058a4:	601a      	str	r2, [r3, #0]
 80058a6:	e007      	b.n	80058b8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	7e9b      	ldrb	r3, [r3, #26]
 80058bc:	2b01      	cmp	r3, #1
 80058be:	d108      	bne.n	80058d2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f042 0220 	orr.w	r2, r2, #32
 80058ce:	601a      	str	r2, [r3, #0]
 80058d0:	e007      	b.n	80058e2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	681a      	ldr	r2, [r3, #0]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f022 0220 	bic.w	r2, r2, #32
 80058e0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	7edb      	ldrb	r3, [r3, #27]
 80058e6:	2b01      	cmp	r3, #1
 80058e8:	d108      	bne.n	80058fc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f022 0210 	bic.w	r2, r2, #16
 80058f8:	601a      	str	r2, [r3, #0]
 80058fa:	e007      	b.n	800590c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	681a      	ldr	r2, [r3, #0]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f042 0210 	orr.w	r2, r2, #16
 800590a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	7f1b      	ldrb	r3, [r3, #28]
 8005910:	2b01      	cmp	r3, #1
 8005912:	d108      	bne.n	8005926 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	681a      	ldr	r2, [r3, #0]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f042 0208 	orr.w	r2, r2, #8
 8005922:	601a      	str	r2, [r3, #0]
 8005924:	e007      	b.n	8005936 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	681a      	ldr	r2, [r3, #0]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f022 0208 	bic.w	r2, r2, #8
 8005934:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	7f5b      	ldrb	r3, [r3, #29]
 800593a:	2b01      	cmp	r3, #1
 800593c:	d108      	bne.n	8005950 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	681a      	ldr	r2, [r3, #0]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f042 0204 	orr.w	r2, r2, #4
 800594c:	601a      	str	r2, [r3, #0]
 800594e:	e007      	b.n	8005960 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f022 0204 	bic.w	r2, r2, #4
 800595e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	689a      	ldr	r2, [r3, #8]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	68db      	ldr	r3, [r3, #12]
 8005968:	431a      	orrs	r2, r3
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	691b      	ldr	r3, [r3, #16]
 800596e:	431a      	orrs	r2, r3
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	695b      	ldr	r3, [r3, #20]
 8005974:	ea42 0103 	orr.w	r1, r2, r3
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	1e5a      	subs	r2, r3, #1
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	430a      	orrs	r2, r1
 8005984:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2200      	movs	r2, #0
 800598a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2201      	movs	r2, #1
 8005990:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005994:	2300      	movs	r3, #0
}
 8005996:	4618      	mov	r0, r3
 8005998:	3710      	adds	r7, #16
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}
	...

080059a0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b087      	sub	sp, #28
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80059b6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80059b8:	7cfb      	ldrb	r3, [r7, #19]
 80059ba:	2b01      	cmp	r3, #1
 80059bc:	d003      	beq.n	80059c6 <HAL_CAN_ConfigFilter+0x26>
 80059be:	7cfb      	ldrb	r3, [r7, #19]
 80059c0:	2b02      	cmp	r3, #2
 80059c2:	f040 80be 	bne.w	8005b42 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80059c6:	4b65      	ldr	r3, [pc, #404]	; (8005b5c <HAL_CAN_ConfigFilter+0x1bc>)
 80059c8:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80059d0:	f043 0201 	orr.w	r2, r3, #1
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80059e0:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f4:	021b      	lsls	r3, r3, #8
 80059f6:	431a      	orrs	r2, r3
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	695b      	ldr	r3, [r3, #20]
 8005a02:	f003 031f 	and.w	r3, r3, #31
 8005a06:	2201      	movs	r2, #1
 8005a08:	fa02 f303 	lsl.w	r3, r2, r3
 8005a0c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	43db      	mvns	r3, r3
 8005a18:	401a      	ands	r2, r3
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	69db      	ldr	r3, [r3, #28]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d123      	bne.n	8005a70 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	43db      	mvns	r3, r3
 8005a32:	401a      	ands	r2, r3
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	68db      	ldr	r3, [r3, #12]
 8005a3e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005a46:	683a      	ldr	r2, [r7, #0]
 8005a48:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005a4a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	3248      	adds	r2, #72	; 0x48
 8005a50:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005a64:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005a66:	6979      	ldr	r1, [r7, #20]
 8005a68:	3348      	adds	r3, #72	; 0x48
 8005a6a:	00db      	lsls	r3, r3, #3
 8005a6c:	440b      	add	r3, r1
 8005a6e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	69db      	ldr	r3, [r3, #28]
 8005a74:	2b01      	cmp	r3, #1
 8005a76:	d122      	bne.n	8005abe <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	431a      	orrs	r2, r3
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005a94:	683a      	ldr	r2, [r7, #0]
 8005a96:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005a98:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	3248      	adds	r2, #72	; 0x48
 8005a9e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	68db      	ldr	r3, [r3, #12]
 8005aac:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005ab2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005ab4:	6979      	ldr	r1, [r7, #20]
 8005ab6:	3348      	adds	r3, #72	; 0x48
 8005ab8:	00db      	lsls	r3, r3, #3
 8005aba:	440b      	add	r3, r1
 8005abc:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	699b      	ldr	r3, [r3, #24]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d109      	bne.n	8005ada <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	43db      	mvns	r3, r3
 8005ad0:	401a      	ands	r2, r3
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8005ad8:	e007      	b.n	8005aea <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	431a      	orrs	r2, r3
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	691b      	ldr	r3, [r3, #16]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d109      	bne.n	8005b06 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	43db      	mvns	r3, r3
 8005afc:	401a      	ands	r2, r3
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8005b04:	e007      	b.n	8005b16 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	431a      	orrs	r2, r3
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	6a1b      	ldr	r3, [r3, #32]
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d107      	bne.n	8005b2e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	431a      	orrs	r2, r3
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005b34:	f023 0201 	bic.w	r2, r3, #1
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	e006      	b.n	8005b50 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b46:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
  }
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	371c      	adds	r7, #28
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr
 8005b5c:	40006400 	.word	0x40006400

08005b60 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b6e:	b2db      	uxtb	r3, r3
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	d12e      	bne.n	8005bd2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2202      	movs	r2, #2
 8005b78:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	681a      	ldr	r2, [r3, #0]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f022 0201 	bic.w	r2, r2, #1
 8005b8a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005b8c:	f7ff fa00 	bl	8004f90 <HAL_GetTick>
 8005b90:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005b92:	e012      	b.n	8005bba <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005b94:	f7ff f9fc 	bl	8004f90 <HAL_GetTick>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	1ad3      	subs	r3, r2, r3
 8005b9e:	2b0a      	cmp	r3, #10
 8005ba0:	d90b      	bls.n	8005bba <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ba6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2205      	movs	r2, #5
 8005bb2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e012      	b.n	8005be0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	f003 0301 	and.w	r3, r3, #1
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d1e5      	bne.n	8005b94 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8005bce:	2300      	movs	r3, #0
 8005bd0:	e006      	b.n	8005be0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bd6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
  }
}
 8005be0:	4618      	mov	r0, r3
 8005be2:	3710      	adds	r7, #16
 8005be4:	46bd      	mov	sp, r7
 8005be6:	bd80      	pop	{r7, pc}

08005be8 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005be8:	b480      	push	{r7}
 8005bea:	b087      	sub	sp, #28
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	60f8      	str	r0, [r7, #12]
 8005bf0:	60b9      	str	r1, [r7, #8]
 8005bf2:	607a      	str	r2, [r7, #4]
 8005bf4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005bfc:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005bfe:	7dfb      	ldrb	r3, [r7, #23]
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	d003      	beq.n	8005c0c <HAL_CAN_GetRxMessage+0x24>
 8005c04:	7dfb      	ldrb	r3, [r7, #23]
 8005c06:	2b02      	cmp	r3, #2
 8005c08:	f040 80f3 	bne.w	8005df2 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d10e      	bne.n	8005c30 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	68db      	ldr	r3, [r3, #12]
 8005c18:	f003 0303 	and.w	r3, r3, #3
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d116      	bne.n	8005c4e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c24:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	e0e7      	b.n	8005e00 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	691b      	ldr	r3, [r3, #16]
 8005c36:	f003 0303 	and.w	r3, r3, #3
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d107      	bne.n	8005c4e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c42:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e0d8      	b.n	8005e00 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	331b      	adds	r3, #27
 8005c56:	011b      	lsls	r3, r3, #4
 8005c58:	4413      	add	r3, r2
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f003 0204 	and.w	r2, r3, #4
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d10c      	bne.n	8005c86 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	331b      	adds	r3, #27
 8005c74:	011b      	lsls	r3, r3, #4
 8005c76:	4413      	add	r3, r2
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	0d5b      	lsrs	r3, r3, #21
 8005c7c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	601a      	str	r2, [r3, #0]
 8005c84:	e00b      	b.n	8005c9e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	331b      	adds	r3, #27
 8005c8e:	011b      	lsls	r3, r3, #4
 8005c90:	4413      	add	r3, r2
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	08db      	lsrs	r3, r3, #3
 8005c96:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	331b      	adds	r3, #27
 8005ca6:	011b      	lsls	r3, r3, #4
 8005ca8:	4413      	add	r3, r2
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f003 0202 	and.w	r2, r3, #2
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681a      	ldr	r2, [r3, #0]
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	331b      	adds	r3, #27
 8005cbc:	011b      	lsls	r3, r3, #4
 8005cbe:	4413      	add	r3, r2
 8005cc0:	3304      	adds	r3, #4
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f003 020f 	and.w	r2, r3, #15
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681a      	ldr	r2, [r3, #0]
 8005cd0:	68bb      	ldr	r3, [r7, #8]
 8005cd2:	331b      	adds	r3, #27
 8005cd4:	011b      	lsls	r3, r3, #4
 8005cd6:	4413      	add	r3, r2
 8005cd8:	3304      	adds	r3, #4
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	0a1b      	lsrs	r3, r3, #8
 8005cde:	b2da      	uxtb	r2, r3
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681a      	ldr	r2, [r3, #0]
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	331b      	adds	r3, #27
 8005cec:	011b      	lsls	r3, r3, #4
 8005cee:	4413      	add	r3, r2
 8005cf0:	3304      	adds	r3, #4
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	0c1b      	lsrs	r3, r3, #16
 8005cf6:	b29a      	uxth	r2, r3
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681a      	ldr	r2, [r3, #0]
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	011b      	lsls	r3, r3, #4
 8005d04:	4413      	add	r3, r2
 8005d06:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	b2da      	uxtb	r2, r3
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681a      	ldr	r2, [r3, #0]
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	011b      	lsls	r3, r3, #4
 8005d1a:	4413      	add	r3, r2
 8005d1c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	0a1a      	lsrs	r2, r3, #8
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	3301      	adds	r3, #1
 8005d28:	b2d2      	uxtb	r2, r2
 8005d2a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	011b      	lsls	r3, r3, #4
 8005d34:	4413      	add	r3, r2
 8005d36:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	0c1a      	lsrs	r2, r3, #16
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	3302      	adds	r3, #2
 8005d42:	b2d2      	uxtb	r2, r2
 8005d44:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681a      	ldr	r2, [r3, #0]
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	011b      	lsls	r3, r3, #4
 8005d4e:	4413      	add	r3, r2
 8005d50:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	0e1a      	lsrs	r2, r3, #24
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	3303      	adds	r3, #3
 8005d5c:	b2d2      	uxtb	r2, r2
 8005d5e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681a      	ldr	r2, [r3, #0]
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	011b      	lsls	r3, r3, #4
 8005d68:	4413      	add	r3, r2
 8005d6a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005d6e:	681a      	ldr	r2, [r3, #0]
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	3304      	adds	r3, #4
 8005d74:	b2d2      	uxtb	r2, r2
 8005d76:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681a      	ldr	r2, [r3, #0]
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	011b      	lsls	r3, r3, #4
 8005d80:	4413      	add	r3, r2
 8005d82:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	0a1a      	lsrs	r2, r3, #8
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	3305      	adds	r3, #5
 8005d8e:	b2d2      	uxtb	r2, r2
 8005d90:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	011b      	lsls	r3, r3, #4
 8005d9a:	4413      	add	r3, r2
 8005d9c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	0c1a      	lsrs	r2, r3, #16
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	3306      	adds	r3, #6
 8005da8:	b2d2      	uxtb	r2, r2
 8005daa:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	011b      	lsls	r3, r3, #4
 8005db4:	4413      	add	r3, r2
 8005db6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	0e1a      	lsrs	r2, r3, #24
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	3307      	adds	r3, #7
 8005dc2:	b2d2      	uxtb	r2, r2
 8005dc4:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d108      	bne.n	8005dde <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	68da      	ldr	r2, [r3, #12]
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f042 0220 	orr.w	r2, r2, #32
 8005dda:	60da      	str	r2, [r3, #12]
 8005ddc:	e007      	b.n	8005dee <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	691a      	ldr	r2, [r3, #16]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f042 0220 	orr.w	r2, r2, #32
 8005dec:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005dee:	2300      	movs	r3, #0
 8005df0:	e006      	b.n	8005e00 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005df6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
  }
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	371c      	adds	r7, #28
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr

08005e0c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b085      	sub	sp, #20
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
 8005e14:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e1c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005e1e:	7bfb      	ldrb	r3, [r7, #15]
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	d002      	beq.n	8005e2a <HAL_CAN_ActivateNotification+0x1e>
 8005e24:	7bfb      	ldrb	r3, [r7, #15]
 8005e26:	2b02      	cmp	r3, #2
 8005e28:	d109      	bne.n	8005e3e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	6959      	ldr	r1, [r3, #20]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	683a      	ldr	r2, [r7, #0]
 8005e36:	430a      	orrs	r2, r1
 8005e38:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	e006      	b.n	8005e4c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e42:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005e4a:	2301      	movs	r3, #1
  }
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	3714      	adds	r7, #20
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr

08005e58 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b08a      	sub	sp, #40	; 0x28
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005e60:	2300      	movs	r3, #0
 8005e62:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	695b      	ldr	r3, [r3, #20]
 8005e6a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	689b      	ldr	r3, [r3, #8]
 8005e7a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	68db      	ldr	r3, [r3, #12]
 8005e82:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	691b      	ldr	r3, [r3, #16]
 8005e8a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	699b      	ldr	r3, [r3, #24]
 8005e92:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005e94:	6a3b      	ldr	r3, [r7, #32]
 8005e96:	f003 0301 	and.w	r3, r3, #1
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d07c      	beq.n	8005f98 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005e9e:	69bb      	ldr	r3, [r7, #24]
 8005ea0:	f003 0301 	and.w	r3, r3, #1
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d023      	beq.n	8005ef0 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	2201      	movs	r2, #1
 8005eae:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005eb0:	69bb      	ldr	r3, [r7, #24]
 8005eb2:	f003 0302 	and.w	r3, r3, #2
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d003      	beq.n	8005ec2 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f000 f983 	bl	80061c6 <HAL_CAN_TxMailbox0CompleteCallback>
 8005ec0:	e016      	b.n	8005ef0 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005ec2:	69bb      	ldr	r3, [r7, #24]
 8005ec4:	f003 0304 	and.w	r3, r3, #4
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d004      	beq.n	8005ed6 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ece:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005ed2:	627b      	str	r3, [r7, #36]	; 0x24
 8005ed4:	e00c      	b.n	8005ef0 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8005ed6:	69bb      	ldr	r3, [r7, #24]
 8005ed8:	f003 0308 	and.w	r3, r3, #8
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d004      	beq.n	8005eea <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ee2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005ee6:	627b      	str	r3, [r7, #36]	; 0x24
 8005ee8:	e002      	b.n	8005ef0 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f000 f989 	bl	8006202 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005ef0:	69bb      	ldr	r3, [r7, #24]
 8005ef2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d024      	beq.n	8005f44 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005f02:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8005f04:	69bb      	ldr	r3, [r7, #24]
 8005f06:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d003      	beq.n	8005f16 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f000 f963 	bl	80061da <HAL_CAN_TxMailbox1CompleteCallback>
 8005f14:	e016      	b.n	8005f44 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8005f16:	69bb      	ldr	r3, [r7, #24]
 8005f18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d004      	beq.n	8005f2a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f22:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005f26:	627b      	str	r3, [r7, #36]	; 0x24
 8005f28:	e00c      	b.n	8005f44 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d004      	beq.n	8005f3e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8005f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f36:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005f3a:	627b      	str	r3, [r7, #36]	; 0x24
 8005f3c:	e002      	b.n	8005f44 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f000 f969 	bl	8006216 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8005f44:	69bb      	ldr	r3, [r7, #24]
 8005f46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d024      	beq.n	8005f98 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005f56:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8005f58:	69bb      	ldr	r3, [r7, #24]
 8005f5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d003      	beq.n	8005f6a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f000 f943 	bl	80061ee <HAL_CAN_TxMailbox2CompleteCallback>
 8005f68:	e016      	b.n	8005f98 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8005f6a:	69bb      	ldr	r3, [r7, #24]
 8005f6c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d004      	beq.n	8005f7e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8005f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f7a:	627b      	str	r3, [r7, #36]	; 0x24
 8005f7c:	e00c      	b.n	8005f98 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8005f7e:	69bb      	ldr	r3, [r7, #24]
 8005f80:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d004      	beq.n	8005f92 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8005f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f8e:	627b      	str	r3, [r7, #36]	; 0x24
 8005f90:	e002      	b.n	8005f98 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8005f92:	6878      	ldr	r0, [r7, #4]
 8005f94:	f000 f949 	bl	800622a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8005f98:	6a3b      	ldr	r3, [r7, #32]
 8005f9a:	f003 0308 	and.w	r3, r3, #8
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d00c      	beq.n	8005fbc <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	f003 0310 	and.w	r3, r3, #16
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d007      	beq.n	8005fbc <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8005fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005fb2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	2210      	movs	r2, #16
 8005fba:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005fbc:	6a3b      	ldr	r3, [r7, #32]
 8005fbe:	f003 0304 	and.w	r3, r3, #4
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d00b      	beq.n	8005fde <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	f003 0308 	and.w	r3, r3, #8
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d006      	beq.n	8005fde <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	2208      	movs	r2, #8
 8005fd6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8005fd8:	6878      	ldr	r0, [r7, #4]
 8005fda:	f000 f930 	bl	800623e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005fde:	6a3b      	ldr	r3, [r7, #32]
 8005fe0:	f003 0302 	and.w	r3, r3, #2
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d009      	beq.n	8005ffc <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	68db      	ldr	r3, [r3, #12]
 8005fee:	f003 0303 	and.w	r3, r3, #3
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d002      	beq.n	8005ffc <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8005ff6:	6878      	ldr	r0, [r7, #4]
 8005ff8:	f7fb f87c 	bl	80010f4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8005ffc:	6a3b      	ldr	r3, [r7, #32]
 8005ffe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006002:	2b00      	cmp	r3, #0
 8006004:	d00c      	beq.n	8006020 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8006006:	693b      	ldr	r3, [r7, #16]
 8006008:	f003 0310 	and.w	r3, r3, #16
 800600c:	2b00      	cmp	r3, #0
 800600e:	d007      	beq.n	8006020 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8006010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006012:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006016:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	2210      	movs	r2, #16
 800601e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8006020:	6a3b      	ldr	r3, [r7, #32]
 8006022:	f003 0320 	and.w	r3, r3, #32
 8006026:	2b00      	cmp	r3, #0
 8006028:	d00b      	beq.n	8006042 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	f003 0308 	and.w	r3, r3, #8
 8006030:	2b00      	cmp	r3, #0
 8006032:	d006      	beq.n	8006042 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	2208      	movs	r2, #8
 800603a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800603c:	6878      	ldr	r0, [r7, #4]
 800603e:	f000 f912 	bl	8006266 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8006042:	6a3b      	ldr	r3, [r7, #32]
 8006044:	f003 0310 	and.w	r3, r3, #16
 8006048:	2b00      	cmp	r3, #0
 800604a:	d009      	beq.n	8006060 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	691b      	ldr	r3, [r3, #16]
 8006052:	f003 0303 	and.w	r3, r3, #3
 8006056:	2b00      	cmp	r3, #0
 8006058:	d002      	beq.n	8006060 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f000 f8f9 	bl	8006252 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8006060:	6a3b      	ldr	r3, [r7, #32]
 8006062:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006066:	2b00      	cmp	r3, #0
 8006068:	d00b      	beq.n	8006082 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800606a:	69fb      	ldr	r3, [r7, #28]
 800606c:	f003 0310 	and.w	r3, r3, #16
 8006070:	2b00      	cmp	r3, #0
 8006072:	d006      	beq.n	8006082 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	2210      	movs	r2, #16
 800607a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800607c:	6878      	ldr	r0, [r7, #4]
 800607e:	f000 f8fc 	bl	800627a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8006082:	6a3b      	ldr	r3, [r7, #32]
 8006084:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006088:	2b00      	cmp	r3, #0
 800608a:	d00b      	beq.n	80060a4 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800608c:	69fb      	ldr	r3, [r7, #28]
 800608e:	f003 0308 	and.w	r3, r3, #8
 8006092:	2b00      	cmp	r3, #0
 8006094:	d006      	beq.n	80060a4 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	2208      	movs	r2, #8
 800609c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f000 f8f5 	bl	800628e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80060a4:	6a3b      	ldr	r3, [r7, #32]
 80060a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d07b      	beq.n	80061a6 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80060ae:	69fb      	ldr	r3, [r7, #28]
 80060b0:	f003 0304 	and.w	r3, r3, #4
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d072      	beq.n	800619e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80060b8:	6a3b      	ldr	r3, [r7, #32]
 80060ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d008      	beq.n	80060d4 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d003      	beq.n	80060d4 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80060cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ce:	f043 0301 	orr.w	r3, r3, #1
 80060d2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80060d4:	6a3b      	ldr	r3, [r7, #32]
 80060d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d008      	beq.n	80060f0 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d003      	beq.n	80060f0 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80060e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ea:	f043 0302 	orr.w	r3, r3, #2
 80060ee:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80060f0:	6a3b      	ldr	r3, [r7, #32]
 80060f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d008      	beq.n	800610c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006100:	2b00      	cmp	r3, #0
 8006102:	d003      	beq.n	800610c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8006104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006106:	f043 0304 	orr.w	r3, r3, #4
 800610a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800610c:	6a3b      	ldr	r3, [r7, #32]
 800610e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006112:	2b00      	cmp	r3, #0
 8006114:	d043      	beq.n	800619e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800611c:	2b00      	cmp	r3, #0
 800611e:	d03e      	beq.n	800619e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006126:	2b60      	cmp	r3, #96	; 0x60
 8006128:	d02b      	beq.n	8006182 <HAL_CAN_IRQHandler+0x32a>
 800612a:	2b60      	cmp	r3, #96	; 0x60
 800612c:	d82e      	bhi.n	800618c <HAL_CAN_IRQHandler+0x334>
 800612e:	2b50      	cmp	r3, #80	; 0x50
 8006130:	d022      	beq.n	8006178 <HAL_CAN_IRQHandler+0x320>
 8006132:	2b50      	cmp	r3, #80	; 0x50
 8006134:	d82a      	bhi.n	800618c <HAL_CAN_IRQHandler+0x334>
 8006136:	2b40      	cmp	r3, #64	; 0x40
 8006138:	d019      	beq.n	800616e <HAL_CAN_IRQHandler+0x316>
 800613a:	2b40      	cmp	r3, #64	; 0x40
 800613c:	d826      	bhi.n	800618c <HAL_CAN_IRQHandler+0x334>
 800613e:	2b30      	cmp	r3, #48	; 0x30
 8006140:	d010      	beq.n	8006164 <HAL_CAN_IRQHandler+0x30c>
 8006142:	2b30      	cmp	r3, #48	; 0x30
 8006144:	d822      	bhi.n	800618c <HAL_CAN_IRQHandler+0x334>
 8006146:	2b10      	cmp	r3, #16
 8006148:	d002      	beq.n	8006150 <HAL_CAN_IRQHandler+0x2f8>
 800614a:	2b20      	cmp	r3, #32
 800614c:	d005      	beq.n	800615a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800614e:	e01d      	b.n	800618c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8006150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006152:	f043 0308 	orr.w	r3, r3, #8
 8006156:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006158:	e019      	b.n	800618e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800615a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800615c:	f043 0310 	orr.w	r3, r3, #16
 8006160:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006162:	e014      	b.n	800618e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8006164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006166:	f043 0320 	orr.w	r3, r3, #32
 800616a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800616c:	e00f      	b.n	800618e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800616e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006170:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006174:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006176:	e00a      	b.n	800618e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8006178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800617a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800617e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006180:	e005      	b.n	800618e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8006182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006184:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006188:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800618a:	e000      	b.n	800618e <HAL_CAN_IRQHandler+0x336>
            break;
 800618c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	699a      	ldr	r2, [r3, #24]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800619c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	2204      	movs	r2, #4
 80061a4:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80061a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d008      	beq.n	80061be <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80061b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b2:	431a      	orrs	r2, r3
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80061b8:	6878      	ldr	r0, [r7, #4]
 80061ba:	f000 f872 	bl	80062a2 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80061be:	bf00      	nop
 80061c0:	3728      	adds	r7, #40	; 0x28
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bd80      	pop	{r7, pc}

080061c6 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80061c6:	b480      	push	{r7}
 80061c8:	b083      	sub	sp, #12
 80061ca:	af00      	add	r7, sp, #0
 80061cc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80061ce:	bf00      	nop
 80061d0:	370c      	adds	r7, #12
 80061d2:	46bd      	mov	sp, r7
 80061d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d8:	4770      	bx	lr

080061da <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80061da:	b480      	push	{r7}
 80061dc:	b083      	sub	sp, #12
 80061de:	af00      	add	r7, sp, #0
 80061e0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80061e2:	bf00      	nop
 80061e4:	370c      	adds	r7, #12
 80061e6:	46bd      	mov	sp, r7
 80061e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ec:	4770      	bx	lr

080061ee <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80061ee:	b480      	push	{r7}
 80061f0:	b083      	sub	sp, #12
 80061f2:	af00      	add	r7, sp, #0
 80061f4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80061f6:	bf00      	nop
 80061f8:	370c      	adds	r7, #12
 80061fa:	46bd      	mov	sp, r7
 80061fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006200:	4770      	bx	lr

08006202 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006202:	b480      	push	{r7}
 8006204:	b083      	sub	sp, #12
 8006206:	af00      	add	r7, sp, #0
 8006208:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800620a:	bf00      	nop
 800620c:	370c      	adds	r7, #12
 800620e:	46bd      	mov	sp, r7
 8006210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006214:	4770      	bx	lr

08006216 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006216:	b480      	push	{r7}
 8006218:	b083      	sub	sp, #12
 800621a:	af00      	add	r7, sp, #0
 800621c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800621e:	bf00      	nop
 8006220:	370c      	adds	r7, #12
 8006222:	46bd      	mov	sp, r7
 8006224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006228:	4770      	bx	lr

0800622a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800622a:	b480      	push	{r7}
 800622c:	b083      	sub	sp, #12
 800622e:	af00      	add	r7, sp, #0
 8006230:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8006232:	bf00      	nop
 8006234:	370c      	adds	r7, #12
 8006236:	46bd      	mov	sp, r7
 8006238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623c:	4770      	bx	lr

0800623e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800623e:	b480      	push	{r7}
 8006240:	b083      	sub	sp, #12
 8006242:	af00      	add	r7, sp, #0
 8006244:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8006246:	bf00      	nop
 8006248:	370c      	adds	r7, #12
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr

08006252 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8006252:	b480      	push	{r7}
 8006254:	b083      	sub	sp, #12
 8006256:	af00      	add	r7, sp, #0
 8006258:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800625a:	bf00      	nop
 800625c:	370c      	adds	r7, #12
 800625e:	46bd      	mov	sp, r7
 8006260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006264:	4770      	bx	lr

08006266 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8006266:	b480      	push	{r7}
 8006268:	b083      	sub	sp, #12
 800626a:	af00      	add	r7, sp, #0
 800626c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800626e:	bf00      	nop
 8006270:	370c      	adds	r7, #12
 8006272:	46bd      	mov	sp, r7
 8006274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006278:	4770      	bx	lr

0800627a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800627a:	b480      	push	{r7}
 800627c:	b083      	sub	sp, #12
 800627e:	af00      	add	r7, sp, #0
 8006280:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8006282:	bf00      	nop
 8006284:	370c      	adds	r7, #12
 8006286:	46bd      	mov	sp, r7
 8006288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628c:	4770      	bx	lr

0800628e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800628e:	b480      	push	{r7}
 8006290:	b083      	sub	sp, #12
 8006292:	af00      	add	r7, sp, #0
 8006294:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8006296:	bf00      	nop
 8006298:	370c      	adds	r7, #12
 800629a:	46bd      	mov	sp, r7
 800629c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a0:	4770      	bx	lr

080062a2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80062a2:	b480      	push	{r7}
 80062a4:	b083      	sub	sp, #12
 80062a6:	af00      	add	r7, sp, #0
 80062a8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80062aa:	bf00      	nop
 80062ac:	370c      	adds	r7, #12
 80062ae:	46bd      	mov	sp, r7
 80062b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b4:	4770      	bx	lr
	...

080062b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b085      	sub	sp, #20
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	f003 0307 	and.w	r3, r3, #7
 80062c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80062c8:	4b0c      	ldr	r3, [pc, #48]	; (80062fc <__NVIC_SetPriorityGrouping+0x44>)
 80062ca:	68db      	ldr	r3, [r3, #12]
 80062cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80062ce:	68ba      	ldr	r2, [r7, #8]
 80062d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80062d4:	4013      	ands	r3, r2
 80062d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80062e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80062e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80062e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80062ea:	4a04      	ldr	r2, [pc, #16]	; (80062fc <__NVIC_SetPriorityGrouping+0x44>)
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	60d3      	str	r3, [r2, #12]
}
 80062f0:	bf00      	nop
 80062f2:	3714      	adds	r7, #20
 80062f4:	46bd      	mov	sp, r7
 80062f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fa:	4770      	bx	lr
 80062fc:	e000ed00 	.word	0xe000ed00

08006300 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006300:	b480      	push	{r7}
 8006302:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006304:	4b04      	ldr	r3, [pc, #16]	; (8006318 <__NVIC_GetPriorityGrouping+0x18>)
 8006306:	68db      	ldr	r3, [r3, #12]
 8006308:	0a1b      	lsrs	r3, r3, #8
 800630a:	f003 0307 	and.w	r3, r3, #7
}
 800630e:	4618      	mov	r0, r3
 8006310:	46bd      	mov	sp, r7
 8006312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006316:	4770      	bx	lr
 8006318:	e000ed00 	.word	0xe000ed00

0800631c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800631c:	b480      	push	{r7}
 800631e:	b083      	sub	sp, #12
 8006320:	af00      	add	r7, sp, #0
 8006322:	4603      	mov	r3, r0
 8006324:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800632a:	2b00      	cmp	r3, #0
 800632c:	db0b      	blt.n	8006346 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800632e:	79fb      	ldrb	r3, [r7, #7]
 8006330:	f003 021f 	and.w	r2, r3, #31
 8006334:	4907      	ldr	r1, [pc, #28]	; (8006354 <__NVIC_EnableIRQ+0x38>)
 8006336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800633a:	095b      	lsrs	r3, r3, #5
 800633c:	2001      	movs	r0, #1
 800633e:	fa00 f202 	lsl.w	r2, r0, r2
 8006342:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006346:	bf00      	nop
 8006348:	370c      	adds	r7, #12
 800634a:	46bd      	mov	sp, r7
 800634c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006350:	4770      	bx	lr
 8006352:	bf00      	nop
 8006354:	e000e100 	.word	0xe000e100

08006358 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006358:	b480      	push	{r7}
 800635a:	b083      	sub	sp, #12
 800635c:	af00      	add	r7, sp, #0
 800635e:	4603      	mov	r3, r0
 8006360:	6039      	str	r1, [r7, #0]
 8006362:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006364:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006368:	2b00      	cmp	r3, #0
 800636a:	db0a      	blt.n	8006382 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	b2da      	uxtb	r2, r3
 8006370:	490c      	ldr	r1, [pc, #48]	; (80063a4 <__NVIC_SetPriority+0x4c>)
 8006372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006376:	0112      	lsls	r2, r2, #4
 8006378:	b2d2      	uxtb	r2, r2
 800637a:	440b      	add	r3, r1
 800637c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006380:	e00a      	b.n	8006398 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	b2da      	uxtb	r2, r3
 8006386:	4908      	ldr	r1, [pc, #32]	; (80063a8 <__NVIC_SetPriority+0x50>)
 8006388:	79fb      	ldrb	r3, [r7, #7]
 800638a:	f003 030f 	and.w	r3, r3, #15
 800638e:	3b04      	subs	r3, #4
 8006390:	0112      	lsls	r2, r2, #4
 8006392:	b2d2      	uxtb	r2, r2
 8006394:	440b      	add	r3, r1
 8006396:	761a      	strb	r2, [r3, #24]
}
 8006398:	bf00      	nop
 800639a:	370c      	adds	r7, #12
 800639c:	46bd      	mov	sp, r7
 800639e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a2:	4770      	bx	lr
 80063a4:	e000e100 	.word	0xe000e100
 80063a8:	e000ed00 	.word	0xe000ed00

080063ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80063ac:	b480      	push	{r7}
 80063ae:	b089      	sub	sp, #36	; 0x24
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	60f8      	str	r0, [r7, #12]
 80063b4:	60b9      	str	r1, [r7, #8]
 80063b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f003 0307 	and.w	r3, r3, #7
 80063be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80063c0:	69fb      	ldr	r3, [r7, #28]
 80063c2:	f1c3 0307 	rsb	r3, r3, #7
 80063c6:	2b04      	cmp	r3, #4
 80063c8:	bf28      	it	cs
 80063ca:	2304      	movcs	r3, #4
 80063cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80063ce:	69fb      	ldr	r3, [r7, #28]
 80063d0:	3304      	adds	r3, #4
 80063d2:	2b06      	cmp	r3, #6
 80063d4:	d902      	bls.n	80063dc <NVIC_EncodePriority+0x30>
 80063d6:	69fb      	ldr	r3, [r7, #28]
 80063d8:	3b03      	subs	r3, #3
 80063da:	e000      	b.n	80063de <NVIC_EncodePriority+0x32>
 80063dc:	2300      	movs	r3, #0
 80063de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80063e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80063e4:	69bb      	ldr	r3, [r7, #24]
 80063e6:	fa02 f303 	lsl.w	r3, r2, r3
 80063ea:	43da      	mvns	r2, r3
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	401a      	ands	r2, r3
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80063f4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	fa01 f303 	lsl.w	r3, r1, r3
 80063fe:	43d9      	mvns	r1, r3
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006404:	4313      	orrs	r3, r2
         );
}
 8006406:	4618      	mov	r0, r3
 8006408:	3724      	adds	r7, #36	; 0x24
 800640a:	46bd      	mov	sp, r7
 800640c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006410:	4770      	bx	lr
	...

08006414 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b082      	sub	sp, #8
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	3b01      	subs	r3, #1
 8006420:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006424:	d301      	bcc.n	800642a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006426:	2301      	movs	r3, #1
 8006428:	e00f      	b.n	800644a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800642a:	4a0a      	ldr	r2, [pc, #40]	; (8006454 <SysTick_Config+0x40>)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	3b01      	subs	r3, #1
 8006430:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006432:	210f      	movs	r1, #15
 8006434:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006438:	f7ff ff8e 	bl	8006358 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800643c:	4b05      	ldr	r3, [pc, #20]	; (8006454 <SysTick_Config+0x40>)
 800643e:	2200      	movs	r2, #0
 8006440:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006442:	4b04      	ldr	r3, [pc, #16]	; (8006454 <SysTick_Config+0x40>)
 8006444:	2207      	movs	r2, #7
 8006446:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006448:	2300      	movs	r3, #0
}
 800644a:	4618      	mov	r0, r3
 800644c:	3708      	adds	r7, #8
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}
 8006452:	bf00      	nop
 8006454:	e000e010 	.word	0xe000e010

08006458 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b082      	sub	sp, #8
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	f7ff ff29 	bl	80062b8 <__NVIC_SetPriorityGrouping>
}
 8006466:	bf00      	nop
 8006468:	3708      	adds	r7, #8
 800646a:	46bd      	mov	sp, r7
 800646c:	bd80      	pop	{r7, pc}

0800646e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800646e:	b580      	push	{r7, lr}
 8006470:	b086      	sub	sp, #24
 8006472:	af00      	add	r7, sp, #0
 8006474:	4603      	mov	r3, r0
 8006476:	60b9      	str	r1, [r7, #8]
 8006478:	607a      	str	r2, [r7, #4]
 800647a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800647c:	2300      	movs	r3, #0
 800647e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006480:	f7ff ff3e 	bl	8006300 <__NVIC_GetPriorityGrouping>
 8006484:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006486:	687a      	ldr	r2, [r7, #4]
 8006488:	68b9      	ldr	r1, [r7, #8]
 800648a:	6978      	ldr	r0, [r7, #20]
 800648c:	f7ff ff8e 	bl	80063ac <NVIC_EncodePriority>
 8006490:	4602      	mov	r2, r0
 8006492:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006496:	4611      	mov	r1, r2
 8006498:	4618      	mov	r0, r3
 800649a:	f7ff ff5d 	bl	8006358 <__NVIC_SetPriority>
}
 800649e:	bf00      	nop
 80064a0:	3718      	adds	r7, #24
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}

080064a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80064a6:	b580      	push	{r7, lr}
 80064a8:	b082      	sub	sp, #8
 80064aa:	af00      	add	r7, sp, #0
 80064ac:	4603      	mov	r3, r0
 80064ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80064b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064b4:	4618      	mov	r0, r3
 80064b6:	f7ff ff31 	bl	800631c <__NVIC_EnableIRQ>
}
 80064ba:	bf00      	nop
 80064bc:	3708      	adds	r7, #8
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}

080064c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80064c2:	b580      	push	{r7, lr}
 80064c4:	b082      	sub	sp, #8
 80064c6:	af00      	add	r7, sp, #0
 80064c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80064ca:	6878      	ldr	r0, [r7, #4]
 80064cc:	f7ff ffa2 	bl	8006414 <SysTick_Config>
 80064d0:	4603      	mov	r3, r0
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	3708      	adds	r7, #8
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bd80      	pop	{r7, pc}
	...

080064dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80064dc:	b480      	push	{r7}
 80064de:	b089      	sub	sp, #36	; 0x24
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
 80064e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80064e6:	2300      	movs	r3, #0
 80064e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80064ea:	2300      	movs	r3, #0
 80064ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80064ee:	2300      	movs	r3, #0
 80064f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80064f2:	2300      	movs	r3, #0
 80064f4:	61fb      	str	r3, [r7, #28]
 80064f6:	e165      	b.n	80067c4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80064f8:	2201      	movs	r2, #1
 80064fa:	69fb      	ldr	r3, [r7, #28]
 80064fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006500:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	697a      	ldr	r2, [r7, #20]
 8006508:	4013      	ands	r3, r2
 800650a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800650c:	693a      	ldr	r2, [r7, #16]
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	429a      	cmp	r2, r3
 8006512:	f040 8154 	bne.w	80067be <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	685b      	ldr	r3, [r3, #4]
 800651a:	f003 0303 	and.w	r3, r3, #3
 800651e:	2b01      	cmp	r3, #1
 8006520:	d005      	beq.n	800652e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800652a:	2b02      	cmp	r3, #2
 800652c:	d130      	bne.n	8006590 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	689b      	ldr	r3, [r3, #8]
 8006532:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006534:	69fb      	ldr	r3, [r7, #28]
 8006536:	005b      	lsls	r3, r3, #1
 8006538:	2203      	movs	r2, #3
 800653a:	fa02 f303 	lsl.w	r3, r2, r3
 800653e:	43db      	mvns	r3, r3
 8006540:	69ba      	ldr	r2, [r7, #24]
 8006542:	4013      	ands	r3, r2
 8006544:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	68da      	ldr	r2, [r3, #12]
 800654a:	69fb      	ldr	r3, [r7, #28]
 800654c:	005b      	lsls	r3, r3, #1
 800654e:	fa02 f303 	lsl.w	r3, r2, r3
 8006552:	69ba      	ldr	r2, [r7, #24]
 8006554:	4313      	orrs	r3, r2
 8006556:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	69ba      	ldr	r2, [r7, #24]
 800655c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006564:	2201      	movs	r2, #1
 8006566:	69fb      	ldr	r3, [r7, #28]
 8006568:	fa02 f303 	lsl.w	r3, r2, r3
 800656c:	43db      	mvns	r3, r3
 800656e:	69ba      	ldr	r2, [r7, #24]
 8006570:	4013      	ands	r3, r2
 8006572:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	091b      	lsrs	r3, r3, #4
 800657a:	f003 0201 	and.w	r2, r3, #1
 800657e:	69fb      	ldr	r3, [r7, #28]
 8006580:	fa02 f303 	lsl.w	r3, r2, r3
 8006584:	69ba      	ldr	r2, [r7, #24]
 8006586:	4313      	orrs	r3, r2
 8006588:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	69ba      	ldr	r2, [r7, #24]
 800658e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	f003 0303 	and.w	r3, r3, #3
 8006598:	2b03      	cmp	r3, #3
 800659a:	d017      	beq.n	80065cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	68db      	ldr	r3, [r3, #12]
 80065a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80065a2:	69fb      	ldr	r3, [r7, #28]
 80065a4:	005b      	lsls	r3, r3, #1
 80065a6:	2203      	movs	r2, #3
 80065a8:	fa02 f303 	lsl.w	r3, r2, r3
 80065ac:	43db      	mvns	r3, r3
 80065ae:	69ba      	ldr	r2, [r7, #24]
 80065b0:	4013      	ands	r3, r2
 80065b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	689a      	ldr	r2, [r3, #8]
 80065b8:	69fb      	ldr	r3, [r7, #28]
 80065ba:	005b      	lsls	r3, r3, #1
 80065bc:	fa02 f303 	lsl.w	r3, r2, r3
 80065c0:	69ba      	ldr	r2, [r7, #24]
 80065c2:	4313      	orrs	r3, r2
 80065c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	69ba      	ldr	r2, [r7, #24]
 80065ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	f003 0303 	and.w	r3, r3, #3
 80065d4:	2b02      	cmp	r3, #2
 80065d6:	d123      	bne.n	8006620 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80065d8:	69fb      	ldr	r3, [r7, #28]
 80065da:	08da      	lsrs	r2, r3, #3
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	3208      	adds	r2, #8
 80065e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80065e6:	69fb      	ldr	r3, [r7, #28]
 80065e8:	f003 0307 	and.w	r3, r3, #7
 80065ec:	009b      	lsls	r3, r3, #2
 80065ee:	220f      	movs	r2, #15
 80065f0:	fa02 f303 	lsl.w	r3, r2, r3
 80065f4:	43db      	mvns	r3, r3
 80065f6:	69ba      	ldr	r2, [r7, #24]
 80065f8:	4013      	ands	r3, r2
 80065fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	691a      	ldr	r2, [r3, #16]
 8006600:	69fb      	ldr	r3, [r7, #28]
 8006602:	f003 0307 	and.w	r3, r3, #7
 8006606:	009b      	lsls	r3, r3, #2
 8006608:	fa02 f303 	lsl.w	r3, r2, r3
 800660c:	69ba      	ldr	r2, [r7, #24]
 800660e:	4313      	orrs	r3, r2
 8006610:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006612:	69fb      	ldr	r3, [r7, #28]
 8006614:	08da      	lsrs	r2, r3, #3
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	3208      	adds	r2, #8
 800661a:	69b9      	ldr	r1, [r7, #24]
 800661c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006626:	69fb      	ldr	r3, [r7, #28]
 8006628:	005b      	lsls	r3, r3, #1
 800662a:	2203      	movs	r2, #3
 800662c:	fa02 f303 	lsl.w	r3, r2, r3
 8006630:	43db      	mvns	r3, r3
 8006632:	69ba      	ldr	r2, [r7, #24]
 8006634:	4013      	ands	r3, r2
 8006636:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	f003 0203 	and.w	r2, r3, #3
 8006640:	69fb      	ldr	r3, [r7, #28]
 8006642:	005b      	lsls	r3, r3, #1
 8006644:	fa02 f303 	lsl.w	r3, r2, r3
 8006648:	69ba      	ldr	r2, [r7, #24]
 800664a:	4313      	orrs	r3, r2
 800664c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	69ba      	ldr	r2, [r7, #24]
 8006652:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	685b      	ldr	r3, [r3, #4]
 8006658:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800665c:	2b00      	cmp	r3, #0
 800665e:	f000 80ae 	beq.w	80067be <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006662:	2300      	movs	r3, #0
 8006664:	60fb      	str	r3, [r7, #12]
 8006666:	4b5d      	ldr	r3, [pc, #372]	; (80067dc <HAL_GPIO_Init+0x300>)
 8006668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800666a:	4a5c      	ldr	r2, [pc, #368]	; (80067dc <HAL_GPIO_Init+0x300>)
 800666c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006670:	6453      	str	r3, [r2, #68]	; 0x44
 8006672:	4b5a      	ldr	r3, [pc, #360]	; (80067dc <HAL_GPIO_Init+0x300>)
 8006674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006676:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800667a:	60fb      	str	r3, [r7, #12]
 800667c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800667e:	4a58      	ldr	r2, [pc, #352]	; (80067e0 <HAL_GPIO_Init+0x304>)
 8006680:	69fb      	ldr	r3, [r7, #28]
 8006682:	089b      	lsrs	r3, r3, #2
 8006684:	3302      	adds	r3, #2
 8006686:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800668a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800668c:	69fb      	ldr	r3, [r7, #28]
 800668e:	f003 0303 	and.w	r3, r3, #3
 8006692:	009b      	lsls	r3, r3, #2
 8006694:	220f      	movs	r2, #15
 8006696:	fa02 f303 	lsl.w	r3, r2, r3
 800669a:	43db      	mvns	r3, r3
 800669c:	69ba      	ldr	r2, [r7, #24]
 800669e:	4013      	ands	r3, r2
 80066a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	4a4f      	ldr	r2, [pc, #316]	; (80067e4 <HAL_GPIO_Init+0x308>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d025      	beq.n	80066f6 <HAL_GPIO_Init+0x21a>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	4a4e      	ldr	r2, [pc, #312]	; (80067e8 <HAL_GPIO_Init+0x30c>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d01f      	beq.n	80066f2 <HAL_GPIO_Init+0x216>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	4a4d      	ldr	r2, [pc, #308]	; (80067ec <HAL_GPIO_Init+0x310>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d019      	beq.n	80066ee <HAL_GPIO_Init+0x212>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	4a4c      	ldr	r2, [pc, #304]	; (80067f0 <HAL_GPIO_Init+0x314>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d013      	beq.n	80066ea <HAL_GPIO_Init+0x20e>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	4a4b      	ldr	r2, [pc, #300]	; (80067f4 <HAL_GPIO_Init+0x318>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d00d      	beq.n	80066e6 <HAL_GPIO_Init+0x20a>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	4a4a      	ldr	r2, [pc, #296]	; (80067f8 <HAL_GPIO_Init+0x31c>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d007      	beq.n	80066e2 <HAL_GPIO_Init+0x206>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	4a49      	ldr	r2, [pc, #292]	; (80067fc <HAL_GPIO_Init+0x320>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d101      	bne.n	80066de <HAL_GPIO_Init+0x202>
 80066da:	2306      	movs	r3, #6
 80066dc:	e00c      	b.n	80066f8 <HAL_GPIO_Init+0x21c>
 80066de:	2307      	movs	r3, #7
 80066e0:	e00a      	b.n	80066f8 <HAL_GPIO_Init+0x21c>
 80066e2:	2305      	movs	r3, #5
 80066e4:	e008      	b.n	80066f8 <HAL_GPIO_Init+0x21c>
 80066e6:	2304      	movs	r3, #4
 80066e8:	e006      	b.n	80066f8 <HAL_GPIO_Init+0x21c>
 80066ea:	2303      	movs	r3, #3
 80066ec:	e004      	b.n	80066f8 <HAL_GPIO_Init+0x21c>
 80066ee:	2302      	movs	r3, #2
 80066f0:	e002      	b.n	80066f8 <HAL_GPIO_Init+0x21c>
 80066f2:	2301      	movs	r3, #1
 80066f4:	e000      	b.n	80066f8 <HAL_GPIO_Init+0x21c>
 80066f6:	2300      	movs	r3, #0
 80066f8:	69fa      	ldr	r2, [r7, #28]
 80066fa:	f002 0203 	and.w	r2, r2, #3
 80066fe:	0092      	lsls	r2, r2, #2
 8006700:	4093      	lsls	r3, r2
 8006702:	69ba      	ldr	r2, [r7, #24]
 8006704:	4313      	orrs	r3, r2
 8006706:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006708:	4935      	ldr	r1, [pc, #212]	; (80067e0 <HAL_GPIO_Init+0x304>)
 800670a:	69fb      	ldr	r3, [r7, #28]
 800670c:	089b      	lsrs	r3, r3, #2
 800670e:	3302      	adds	r3, #2
 8006710:	69ba      	ldr	r2, [r7, #24]
 8006712:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006716:	4b3a      	ldr	r3, [pc, #232]	; (8006800 <HAL_GPIO_Init+0x324>)
 8006718:	689b      	ldr	r3, [r3, #8]
 800671a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800671c:	693b      	ldr	r3, [r7, #16]
 800671e:	43db      	mvns	r3, r3
 8006720:	69ba      	ldr	r2, [r7, #24]
 8006722:	4013      	ands	r3, r2
 8006724:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	685b      	ldr	r3, [r3, #4]
 800672a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800672e:	2b00      	cmp	r3, #0
 8006730:	d003      	beq.n	800673a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8006732:	69ba      	ldr	r2, [r7, #24]
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	4313      	orrs	r3, r2
 8006738:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800673a:	4a31      	ldr	r2, [pc, #196]	; (8006800 <HAL_GPIO_Init+0x324>)
 800673c:	69bb      	ldr	r3, [r7, #24]
 800673e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006740:	4b2f      	ldr	r3, [pc, #188]	; (8006800 <HAL_GPIO_Init+0x324>)
 8006742:	68db      	ldr	r3, [r3, #12]
 8006744:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	43db      	mvns	r3, r3
 800674a:	69ba      	ldr	r2, [r7, #24]
 800674c:	4013      	ands	r3, r2
 800674e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006758:	2b00      	cmp	r3, #0
 800675a:	d003      	beq.n	8006764 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800675c:	69ba      	ldr	r2, [r7, #24]
 800675e:	693b      	ldr	r3, [r7, #16]
 8006760:	4313      	orrs	r3, r2
 8006762:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006764:	4a26      	ldr	r2, [pc, #152]	; (8006800 <HAL_GPIO_Init+0x324>)
 8006766:	69bb      	ldr	r3, [r7, #24]
 8006768:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800676a:	4b25      	ldr	r3, [pc, #148]	; (8006800 <HAL_GPIO_Init+0x324>)
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	43db      	mvns	r3, r3
 8006774:	69ba      	ldr	r2, [r7, #24]
 8006776:	4013      	ands	r3, r2
 8006778:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006782:	2b00      	cmp	r3, #0
 8006784:	d003      	beq.n	800678e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8006786:	69ba      	ldr	r2, [r7, #24]
 8006788:	693b      	ldr	r3, [r7, #16]
 800678a:	4313      	orrs	r3, r2
 800678c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800678e:	4a1c      	ldr	r2, [pc, #112]	; (8006800 <HAL_GPIO_Init+0x324>)
 8006790:	69bb      	ldr	r3, [r7, #24]
 8006792:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006794:	4b1a      	ldr	r3, [pc, #104]	; (8006800 <HAL_GPIO_Init+0x324>)
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	43db      	mvns	r3, r3
 800679e:	69ba      	ldr	r2, [r7, #24]
 80067a0:	4013      	ands	r3, r2
 80067a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d003      	beq.n	80067b8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80067b0:	69ba      	ldr	r2, [r7, #24]
 80067b2:	693b      	ldr	r3, [r7, #16]
 80067b4:	4313      	orrs	r3, r2
 80067b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80067b8:	4a11      	ldr	r2, [pc, #68]	; (8006800 <HAL_GPIO_Init+0x324>)
 80067ba:	69bb      	ldr	r3, [r7, #24]
 80067bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80067be:	69fb      	ldr	r3, [r7, #28]
 80067c0:	3301      	adds	r3, #1
 80067c2:	61fb      	str	r3, [r7, #28]
 80067c4:	69fb      	ldr	r3, [r7, #28]
 80067c6:	2b0f      	cmp	r3, #15
 80067c8:	f67f ae96 	bls.w	80064f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80067cc:	bf00      	nop
 80067ce:	bf00      	nop
 80067d0:	3724      	adds	r7, #36	; 0x24
 80067d2:	46bd      	mov	sp, r7
 80067d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d8:	4770      	bx	lr
 80067da:	bf00      	nop
 80067dc:	40023800 	.word	0x40023800
 80067e0:	40013800 	.word	0x40013800
 80067e4:	40020000 	.word	0x40020000
 80067e8:	40020400 	.word	0x40020400
 80067ec:	40020800 	.word	0x40020800
 80067f0:	40020c00 	.word	0x40020c00
 80067f4:	40021000 	.word	0x40021000
 80067f8:	40021400 	.word	0x40021400
 80067fc:	40021800 	.word	0x40021800
 8006800:	40013c00 	.word	0x40013c00

08006804 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006804:	b480      	push	{r7}
 8006806:	b083      	sub	sp, #12
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	460b      	mov	r3, r1
 800680e:	807b      	strh	r3, [r7, #2]
 8006810:	4613      	mov	r3, r2
 8006812:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006814:	787b      	ldrb	r3, [r7, #1]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d003      	beq.n	8006822 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800681a:	887a      	ldrh	r2, [r7, #2]
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006820:	e003      	b.n	800682a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006822:	887b      	ldrh	r3, [r7, #2]
 8006824:	041a      	lsls	r2, r3, #16
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	619a      	str	r2, [r3, #24]
}
 800682a:	bf00      	nop
 800682c:	370c      	adds	r7, #12
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr
	...

08006838 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b084      	sub	sp, #16
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
 8006840:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d101      	bne.n	800684c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006848:	2301      	movs	r3, #1
 800684a:	e0cc      	b.n	80069e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800684c:	4b68      	ldr	r3, [pc, #416]	; (80069f0 <HAL_RCC_ClockConfig+0x1b8>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f003 030f 	and.w	r3, r3, #15
 8006854:	683a      	ldr	r2, [r7, #0]
 8006856:	429a      	cmp	r2, r3
 8006858:	d90c      	bls.n	8006874 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800685a:	4b65      	ldr	r3, [pc, #404]	; (80069f0 <HAL_RCC_ClockConfig+0x1b8>)
 800685c:	683a      	ldr	r2, [r7, #0]
 800685e:	b2d2      	uxtb	r2, r2
 8006860:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006862:	4b63      	ldr	r3, [pc, #396]	; (80069f0 <HAL_RCC_ClockConfig+0x1b8>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f003 030f 	and.w	r3, r3, #15
 800686a:	683a      	ldr	r2, [r7, #0]
 800686c:	429a      	cmp	r2, r3
 800686e:	d001      	beq.n	8006874 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006870:	2301      	movs	r3, #1
 8006872:	e0b8      	b.n	80069e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f003 0302 	and.w	r3, r3, #2
 800687c:	2b00      	cmp	r3, #0
 800687e:	d020      	beq.n	80068c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f003 0304 	and.w	r3, r3, #4
 8006888:	2b00      	cmp	r3, #0
 800688a:	d005      	beq.n	8006898 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800688c:	4b59      	ldr	r3, [pc, #356]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 800688e:	689b      	ldr	r3, [r3, #8]
 8006890:	4a58      	ldr	r2, [pc, #352]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006892:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006896:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f003 0308 	and.w	r3, r3, #8
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d005      	beq.n	80068b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80068a4:	4b53      	ldr	r3, [pc, #332]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 80068a6:	689b      	ldr	r3, [r3, #8]
 80068a8:	4a52      	ldr	r2, [pc, #328]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 80068aa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80068ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80068b0:	4b50      	ldr	r3, [pc, #320]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 80068b2:	689b      	ldr	r3, [r3, #8]
 80068b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	689b      	ldr	r3, [r3, #8]
 80068bc:	494d      	ldr	r1, [pc, #308]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 80068be:	4313      	orrs	r3, r2
 80068c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f003 0301 	and.w	r3, r3, #1
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d044      	beq.n	8006958 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d107      	bne.n	80068e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068d6:	4b47      	ldr	r3, [pc, #284]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d119      	bne.n	8006916 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	e07f      	b.n	80069e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	2b02      	cmp	r3, #2
 80068ec:	d003      	beq.n	80068f6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068f2:	2b03      	cmp	r3, #3
 80068f4:	d107      	bne.n	8006906 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068f6:	4b3f      	ldr	r3, [pc, #252]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d109      	bne.n	8006916 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006902:	2301      	movs	r3, #1
 8006904:	e06f      	b.n	80069e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006906:	4b3b      	ldr	r3, [pc, #236]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f003 0302 	and.w	r3, r3, #2
 800690e:	2b00      	cmp	r3, #0
 8006910:	d101      	bne.n	8006916 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006912:	2301      	movs	r3, #1
 8006914:	e067      	b.n	80069e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006916:	4b37      	ldr	r3, [pc, #220]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006918:	689b      	ldr	r3, [r3, #8]
 800691a:	f023 0203 	bic.w	r2, r3, #3
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	4934      	ldr	r1, [pc, #208]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006924:	4313      	orrs	r3, r2
 8006926:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006928:	f7fe fb32 	bl	8004f90 <HAL_GetTick>
 800692c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800692e:	e00a      	b.n	8006946 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006930:	f7fe fb2e 	bl	8004f90 <HAL_GetTick>
 8006934:	4602      	mov	r2, r0
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	1ad3      	subs	r3, r2, r3
 800693a:	f241 3288 	movw	r2, #5000	; 0x1388
 800693e:	4293      	cmp	r3, r2
 8006940:	d901      	bls.n	8006946 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006942:	2303      	movs	r3, #3
 8006944:	e04f      	b.n	80069e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006946:	4b2b      	ldr	r3, [pc, #172]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006948:	689b      	ldr	r3, [r3, #8]
 800694a:	f003 020c 	and.w	r2, r3, #12
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	685b      	ldr	r3, [r3, #4]
 8006952:	009b      	lsls	r3, r3, #2
 8006954:	429a      	cmp	r2, r3
 8006956:	d1eb      	bne.n	8006930 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006958:	4b25      	ldr	r3, [pc, #148]	; (80069f0 <HAL_RCC_ClockConfig+0x1b8>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f003 030f 	and.w	r3, r3, #15
 8006960:	683a      	ldr	r2, [r7, #0]
 8006962:	429a      	cmp	r2, r3
 8006964:	d20c      	bcs.n	8006980 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006966:	4b22      	ldr	r3, [pc, #136]	; (80069f0 <HAL_RCC_ClockConfig+0x1b8>)
 8006968:	683a      	ldr	r2, [r7, #0]
 800696a:	b2d2      	uxtb	r2, r2
 800696c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800696e:	4b20      	ldr	r3, [pc, #128]	; (80069f0 <HAL_RCC_ClockConfig+0x1b8>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f003 030f 	and.w	r3, r3, #15
 8006976:	683a      	ldr	r2, [r7, #0]
 8006978:	429a      	cmp	r2, r3
 800697a:	d001      	beq.n	8006980 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800697c:	2301      	movs	r3, #1
 800697e:	e032      	b.n	80069e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f003 0304 	and.w	r3, r3, #4
 8006988:	2b00      	cmp	r3, #0
 800698a:	d008      	beq.n	800699e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800698c:	4b19      	ldr	r3, [pc, #100]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 800698e:	689b      	ldr	r3, [r3, #8]
 8006990:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	68db      	ldr	r3, [r3, #12]
 8006998:	4916      	ldr	r1, [pc, #88]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 800699a:	4313      	orrs	r3, r2
 800699c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f003 0308 	and.w	r3, r3, #8
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d009      	beq.n	80069be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80069aa:	4b12      	ldr	r3, [pc, #72]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	691b      	ldr	r3, [r3, #16]
 80069b6:	00db      	lsls	r3, r3, #3
 80069b8:	490e      	ldr	r1, [pc, #56]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 80069ba:	4313      	orrs	r3, r2
 80069bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80069be:	f000 f855 	bl	8006a6c <HAL_RCC_GetSysClockFreq>
 80069c2:	4602      	mov	r2, r0
 80069c4:	4b0b      	ldr	r3, [pc, #44]	; (80069f4 <HAL_RCC_ClockConfig+0x1bc>)
 80069c6:	689b      	ldr	r3, [r3, #8]
 80069c8:	091b      	lsrs	r3, r3, #4
 80069ca:	f003 030f 	and.w	r3, r3, #15
 80069ce:	490a      	ldr	r1, [pc, #40]	; (80069f8 <HAL_RCC_ClockConfig+0x1c0>)
 80069d0:	5ccb      	ldrb	r3, [r1, r3]
 80069d2:	fa22 f303 	lsr.w	r3, r2, r3
 80069d6:	4a09      	ldr	r2, [pc, #36]	; (80069fc <HAL_RCC_ClockConfig+0x1c4>)
 80069d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80069da:	4b09      	ldr	r3, [pc, #36]	; (8006a00 <HAL_RCC_ClockConfig+0x1c8>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	4618      	mov	r0, r3
 80069e0:	f7fe fa92 	bl	8004f08 <HAL_InitTick>

  return HAL_OK;
 80069e4:	2300      	movs	r3, #0
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	3710      	adds	r7, #16
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd80      	pop	{r7, pc}
 80069ee:	bf00      	nop
 80069f0:	40023c00 	.word	0x40023c00
 80069f4:	40023800 	.word	0x40023800
 80069f8:	0800c7cc 	.word	0x0800c7cc
 80069fc:	200023f0 	.word	0x200023f0
 8006a00:	200023f4 	.word	0x200023f4

08006a04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a04:	b480      	push	{r7}
 8006a06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a08:	4b03      	ldr	r3, [pc, #12]	; (8006a18 <HAL_RCC_GetHCLKFreq+0x14>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a14:	4770      	bx	lr
 8006a16:	bf00      	nop
 8006a18:	200023f0 	.word	0x200023f0

08006a1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006a20:	f7ff fff0 	bl	8006a04 <HAL_RCC_GetHCLKFreq>
 8006a24:	4602      	mov	r2, r0
 8006a26:	4b05      	ldr	r3, [pc, #20]	; (8006a3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006a28:	689b      	ldr	r3, [r3, #8]
 8006a2a:	0a9b      	lsrs	r3, r3, #10
 8006a2c:	f003 0307 	and.w	r3, r3, #7
 8006a30:	4903      	ldr	r1, [pc, #12]	; (8006a40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006a32:	5ccb      	ldrb	r3, [r1, r3]
 8006a34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	bd80      	pop	{r7, pc}
 8006a3c:	40023800 	.word	0x40023800
 8006a40:	0800c7dc 	.word	0x0800c7dc

08006a44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006a48:	f7ff ffdc 	bl	8006a04 <HAL_RCC_GetHCLKFreq>
 8006a4c:	4602      	mov	r2, r0
 8006a4e:	4b05      	ldr	r3, [pc, #20]	; (8006a64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006a50:	689b      	ldr	r3, [r3, #8]
 8006a52:	0b5b      	lsrs	r3, r3, #13
 8006a54:	f003 0307 	and.w	r3, r3, #7
 8006a58:	4903      	ldr	r1, [pc, #12]	; (8006a68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a5a:	5ccb      	ldrb	r3, [r1, r3]
 8006a5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	bd80      	pop	{r7, pc}
 8006a64:	40023800 	.word	0x40023800
 8006a68:	0800c7dc 	.word	0x0800c7dc

08006a6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a70:	b0ae      	sub	sp, #184	; 0xb8
 8006a72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006a74:	2300      	movs	r3, #0
 8006a76:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8006a80:	2300      	movs	r3, #0
 8006a82:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8006a86:	2300      	movs	r3, #0
 8006a88:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006a92:	4bcb      	ldr	r3, [pc, #812]	; (8006dc0 <HAL_RCC_GetSysClockFreq+0x354>)
 8006a94:	689b      	ldr	r3, [r3, #8]
 8006a96:	f003 030c 	and.w	r3, r3, #12
 8006a9a:	2b0c      	cmp	r3, #12
 8006a9c:	f200 8206 	bhi.w	8006eac <HAL_RCC_GetSysClockFreq+0x440>
 8006aa0:	a201      	add	r2, pc, #4	; (adr r2, 8006aa8 <HAL_RCC_GetSysClockFreq+0x3c>)
 8006aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aa6:	bf00      	nop
 8006aa8:	08006add 	.word	0x08006add
 8006aac:	08006ead 	.word	0x08006ead
 8006ab0:	08006ead 	.word	0x08006ead
 8006ab4:	08006ead 	.word	0x08006ead
 8006ab8:	08006ae5 	.word	0x08006ae5
 8006abc:	08006ead 	.word	0x08006ead
 8006ac0:	08006ead 	.word	0x08006ead
 8006ac4:	08006ead 	.word	0x08006ead
 8006ac8:	08006aed 	.word	0x08006aed
 8006acc:	08006ead 	.word	0x08006ead
 8006ad0:	08006ead 	.word	0x08006ead
 8006ad4:	08006ead 	.word	0x08006ead
 8006ad8:	08006cdd 	.word	0x08006cdd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006adc:	4bb9      	ldr	r3, [pc, #740]	; (8006dc4 <HAL_RCC_GetSysClockFreq+0x358>)
 8006ade:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8006ae2:	e1e7      	b.n	8006eb4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006ae4:	4bb8      	ldr	r3, [pc, #736]	; (8006dc8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8006ae6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006aea:	e1e3      	b.n	8006eb4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006aec:	4bb4      	ldr	r3, [pc, #720]	; (8006dc0 <HAL_RCC_GetSysClockFreq+0x354>)
 8006aee:	685b      	ldr	r3, [r3, #4]
 8006af0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006af4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006af8:	4bb1      	ldr	r3, [pc, #708]	; (8006dc0 <HAL_RCC_GetSysClockFreq+0x354>)
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d071      	beq.n	8006be8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b04:	4bae      	ldr	r3, [pc, #696]	; (8006dc0 <HAL_RCC_GetSysClockFreq+0x354>)
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	099b      	lsrs	r3, r3, #6
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006b10:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8006b14:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006b18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b1c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006b20:	2300      	movs	r3, #0
 8006b22:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006b26:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006b2a:	4622      	mov	r2, r4
 8006b2c:	462b      	mov	r3, r5
 8006b2e:	f04f 0000 	mov.w	r0, #0
 8006b32:	f04f 0100 	mov.w	r1, #0
 8006b36:	0159      	lsls	r1, r3, #5
 8006b38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b3c:	0150      	lsls	r0, r2, #5
 8006b3e:	4602      	mov	r2, r0
 8006b40:	460b      	mov	r3, r1
 8006b42:	4621      	mov	r1, r4
 8006b44:	1a51      	subs	r1, r2, r1
 8006b46:	6439      	str	r1, [r7, #64]	; 0x40
 8006b48:	4629      	mov	r1, r5
 8006b4a:	eb63 0301 	sbc.w	r3, r3, r1
 8006b4e:	647b      	str	r3, [r7, #68]	; 0x44
 8006b50:	f04f 0200 	mov.w	r2, #0
 8006b54:	f04f 0300 	mov.w	r3, #0
 8006b58:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8006b5c:	4649      	mov	r1, r9
 8006b5e:	018b      	lsls	r3, r1, #6
 8006b60:	4641      	mov	r1, r8
 8006b62:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006b66:	4641      	mov	r1, r8
 8006b68:	018a      	lsls	r2, r1, #6
 8006b6a:	4641      	mov	r1, r8
 8006b6c:	1a51      	subs	r1, r2, r1
 8006b6e:	63b9      	str	r1, [r7, #56]	; 0x38
 8006b70:	4649      	mov	r1, r9
 8006b72:	eb63 0301 	sbc.w	r3, r3, r1
 8006b76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b78:	f04f 0200 	mov.w	r2, #0
 8006b7c:	f04f 0300 	mov.w	r3, #0
 8006b80:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8006b84:	4649      	mov	r1, r9
 8006b86:	00cb      	lsls	r3, r1, #3
 8006b88:	4641      	mov	r1, r8
 8006b8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b8e:	4641      	mov	r1, r8
 8006b90:	00ca      	lsls	r2, r1, #3
 8006b92:	4610      	mov	r0, r2
 8006b94:	4619      	mov	r1, r3
 8006b96:	4603      	mov	r3, r0
 8006b98:	4622      	mov	r2, r4
 8006b9a:	189b      	adds	r3, r3, r2
 8006b9c:	633b      	str	r3, [r7, #48]	; 0x30
 8006b9e:	462b      	mov	r3, r5
 8006ba0:	460a      	mov	r2, r1
 8006ba2:	eb42 0303 	adc.w	r3, r2, r3
 8006ba6:	637b      	str	r3, [r7, #52]	; 0x34
 8006ba8:	f04f 0200 	mov.w	r2, #0
 8006bac:	f04f 0300 	mov.w	r3, #0
 8006bb0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006bb4:	4629      	mov	r1, r5
 8006bb6:	024b      	lsls	r3, r1, #9
 8006bb8:	4621      	mov	r1, r4
 8006bba:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006bbe:	4621      	mov	r1, r4
 8006bc0:	024a      	lsls	r2, r1, #9
 8006bc2:	4610      	mov	r0, r2
 8006bc4:	4619      	mov	r1, r3
 8006bc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006bd0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006bd4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8006bd8:	f7fa f876 	bl	8000cc8 <__aeabi_uldivmod>
 8006bdc:	4602      	mov	r2, r0
 8006bde:	460b      	mov	r3, r1
 8006be0:	4613      	mov	r3, r2
 8006be2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006be6:	e067      	b.n	8006cb8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006be8:	4b75      	ldr	r3, [pc, #468]	; (8006dc0 <HAL_RCC_GetSysClockFreq+0x354>)
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	099b      	lsrs	r3, r3, #6
 8006bee:	2200      	movs	r2, #0
 8006bf0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006bf4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8006bf8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006bfc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c00:	67bb      	str	r3, [r7, #120]	; 0x78
 8006c02:	2300      	movs	r3, #0
 8006c04:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006c06:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8006c0a:	4622      	mov	r2, r4
 8006c0c:	462b      	mov	r3, r5
 8006c0e:	f04f 0000 	mov.w	r0, #0
 8006c12:	f04f 0100 	mov.w	r1, #0
 8006c16:	0159      	lsls	r1, r3, #5
 8006c18:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006c1c:	0150      	lsls	r0, r2, #5
 8006c1e:	4602      	mov	r2, r0
 8006c20:	460b      	mov	r3, r1
 8006c22:	4621      	mov	r1, r4
 8006c24:	1a51      	subs	r1, r2, r1
 8006c26:	62b9      	str	r1, [r7, #40]	; 0x28
 8006c28:	4629      	mov	r1, r5
 8006c2a:	eb63 0301 	sbc.w	r3, r3, r1
 8006c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006c30:	f04f 0200 	mov.w	r2, #0
 8006c34:	f04f 0300 	mov.w	r3, #0
 8006c38:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8006c3c:	4649      	mov	r1, r9
 8006c3e:	018b      	lsls	r3, r1, #6
 8006c40:	4641      	mov	r1, r8
 8006c42:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006c46:	4641      	mov	r1, r8
 8006c48:	018a      	lsls	r2, r1, #6
 8006c4a:	4641      	mov	r1, r8
 8006c4c:	ebb2 0a01 	subs.w	sl, r2, r1
 8006c50:	4649      	mov	r1, r9
 8006c52:	eb63 0b01 	sbc.w	fp, r3, r1
 8006c56:	f04f 0200 	mov.w	r2, #0
 8006c5a:	f04f 0300 	mov.w	r3, #0
 8006c5e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006c62:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006c66:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006c6a:	4692      	mov	sl, r2
 8006c6c:	469b      	mov	fp, r3
 8006c6e:	4623      	mov	r3, r4
 8006c70:	eb1a 0303 	adds.w	r3, sl, r3
 8006c74:	623b      	str	r3, [r7, #32]
 8006c76:	462b      	mov	r3, r5
 8006c78:	eb4b 0303 	adc.w	r3, fp, r3
 8006c7c:	627b      	str	r3, [r7, #36]	; 0x24
 8006c7e:	f04f 0200 	mov.w	r2, #0
 8006c82:	f04f 0300 	mov.w	r3, #0
 8006c86:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8006c8a:	4629      	mov	r1, r5
 8006c8c:	028b      	lsls	r3, r1, #10
 8006c8e:	4621      	mov	r1, r4
 8006c90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006c94:	4621      	mov	r1, r4
 8006c96:	028a      	lsls	r2, r1, #10
 8006c98:	4610      	mov	r0, r2
 8006c9a:	4619      	mov	r1, r3
 8006c9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	673b      	str	r3, [r7, #112]	; 0x70
 8006ca4:	677a      	str	r2, [r7, #116]	; 0x74
 8006ca6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8006caa:	f7fa f80d 	bl	8000cc8 <__aeabi_uldivmod>
 8006cae:	4602      	mov	r2, r0
 8006cb0:	460b      	mov	r3, r1
 8006cb2:	4613      	mov	r3, r2
 8006cb4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006cb8:	4b41      	ldr	r3, [pc, #260]	; (8006dc0 <HAL_RCC_GetSysClockFreq+0x354>)
 8006cba:	685b      	ldr	r3, [r3, #4]
 8006cbc:	0c1b      	lsrs	r3, r3, #16
 8006cbe:	f003 0303 	and.w	r3, r3, #3
 8006cc2:	3301      	adds	r3, #1
 8006cc4:	005b      	lsls	r3, r3, #1
 8006cc6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8006cca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006cce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006cd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cd6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006cda:	e0eb      	b.n	8006eb4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006cdc:	4b38      	ldr	r3, [pc, #224]	; (8006dc0 <HAL_RCC_GetSysClockFreq+0x354>)
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006ce4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006ce8:	4b35      	ldr	r3, [pc, #212]	; (8006dc0 <HAL_RCC_GetSysClockFreq+0x354>)
 8006cea:	685b      	ldr	r3, [r3, #4]
 8006cec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d06b      	beq.n	8006dcc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006cf4:	4b32      	ldr	r3, [pc, #200]	; (8006dc0 <HAL_RCC_GetSysClockFreq+0x354>)
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	099b      	lsrs	r3, r3, #6
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	66bb      	str	r3, [r7, #104]	; 0x68
 8006cfe:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006d00:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006d02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d06:	663b      	str	r3, [r7, #96]	; 0x60
 8006d08:	2300      	movs	r3, #0
 8006d0a:	667b      	str	r3, [r7, #100]	; 0x64
 8006d0c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8006d10:	4622      	mov	r2, r4
 8006d12:	462b      	mov	r3, r5
 8006d14:	f04f 0000 	mov.w	r0, #0
 8006d18:	f04f 0100 	mov.w	r1, #0
 8006d1c:	0159      	lsls	r1, r3, #5
 8006d1e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006d22:	0150      	lsls	r0, r2, #5
 8006d24:	4602      	mov	r2, r0
 8006d26:	460b      	mov	r3, r1
 8006d28:	4621      	mov	r1, r4
 8006d2a:	1a51      	subs	r1, r2, r1
 8006d2c:	61b9      	str	r1, [r7, #24]
 8006d2e:	4629      	mov	r1, r5
 8006d30:	eb63 0301 	sbc.w	r3, r3, r1
 8006d34:	61fb      	str	r3, [r7, #28]
 8006d36:	f04f 0200 	mov.w	r2, #0
 8006d3a:	f04f 0300 	mov.w	r3, #0
 8006d3e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8006d42:	4659      	mov	r1, fp
 8006d44:	018b      	lsls	r3, r1, #6
 8006d46:	4651      	mov	r1, sl
 8006d48:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006d4c:	4651      	mov	r1, sl
 8006d4e:	018a      	lsls	r2, r1, #6
 8006d50:	4651      	mov	r1, sl
 8006d52:	ebb2 0801 	subs.w	r8, r2, r1
 8006d56:	4659      	mov	r1, fp
 8006d58:	eb63 0901 	sbc.w	r9, r3, r1
 8006d5c:	f04f 0200 	mov.w	r2, #0
 8006d60:	f04f 0300 	mov.w	r3, #0
 8006d64:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006d68:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006d6c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006d70:	4690      	mov	r8, r2
 8006d72:	4699      	mov	r9, r3
 8006d74:	4623      	mov	r3, r4
 8006d76:	eb18 0303 	adds.w	r3, r8, r3
 8006d7a:	613b      	str	r3, [r7, #16]
 8006d7c:	462b      	mov	r3, r5
 8006d7e:	eb49 0303 	adc.w	r3, r9, r3
 8006d82:	617b      	str	r3, [r7, #20]
 8006d84:	f04f 0200 	mov.w	r2, #0
 8006d88:	f04f 0300 	mov.w	r3, #0
 8006d8c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8006d90:	4629      	mov	r1, r5
 8006d92:	024b      	lsls	r3, r1, #9
 8006d94:	4621      	mov	r1, r4
 8006d96:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006d9a:	4621      	mov	r1, r4
 8006d9c:	024a      	lsls	r2, r1, #9
 8006d9e:	4610      	mov	r0, r2
 8006da0:	4619      	mov	r1, r3
 8006da2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006da6:	2200      	movs	r2, #0
 8006da8:	65bb      	str	r3, [r7, #88]	; 0x58
 8006daa:	65fa      	str	r2, [r7, #92]	; 0x5c
 8006dac:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006db0:	f7f9 ff8a 	bl	8000cc8 <__aeabi_uldivmod>
 8006db4:	4602      	mov	r2, r0
 8006db6:	460b      	mov	r3, r1
 8006db8:	4613      	mov	r3, r2
 8006dba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006dbe:	e065      	b.n	8006e8c <HAL_RCC_GetSysClockFreq+0x420>
 8006dc0:	40023800 	.word	0x40023800
 8006dc4:	00f42400 	.word	0x00f42400
 8006dc8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006dcc:	4b3d      	ldr	r3, [pc, #244]	; (8006ec4 <HAL_RCC_GetSysClockFreq+0x458>)
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	099b      	lsrs	r3, r3, #6
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	4611      	mov	r1, r2
 8006dd8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006ddc:	653b      	str	r3, [r7, #80]	; 0x50
 8006dde:	2300      	movs	r3, #0
 8006de0:	657b      	str	r3, [r7, #84]	; 0x54
 8006de2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8006de6:	4642      	mov	r2, r8
 8006de8:	464b      	mov	r3, r9
 8006dea:	f04f 0000 	mov.w	r0, #0
 8006dee:	f04f 0100 	mov.w	r1, #0
 8006df2:	0159      	lsls	r1, r3, #5
 8006df4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006df8:	0150      	lsls	r0, r2, #5
 8006dfa:	4602      	mov	r2, r0
 8006dfc:	460b      	mov	r3, r1
 8006dfe:	4641      	mov	r1, r8
 8006e00:	1a51      	subs	r1, r2, r1
 8006e02:	60b9      	str	r1, [r7, #8]
 8006e04:	4649      	mov	r1, r9
 8006e06:	eb63 0301 	sbc.w	r3, r3, r1
 8006e0a:	60fb      	str	r3, [r7, #12]
 8006e0c:	f04f 0200 	mov.w	r2, #0
 8006e10:	f04f 0300 	mov.w	r3, #0
 8006e14:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8006e18:	4659      	mov	r1, fp
 8006e1a:	018b      	lsls	r3, r1, #6
 8006e1c:	4651      	mov	r1, sl
 8006e1e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006e22:	4651      	mov	r1, sl
 8006e24:	018a      	lsls	r2, r1, #6
 8006e26:	4651      	mov	r1, sl
 8006e28:	1a54      	subs	r4, r2, r1
 8006e2a:	4659      	mov	r1, fp
 8006e2c:	eb63 0501 	sbc.w	r5, r3, r1
 8006e30:	f04f 0200 	mov.w	r2, #0
 8006e34:	f04f 0300 	mov.w	r3, #0
 8006e38:	00eb      	lsls	r3, r5, #3
 8006e3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006e3e:	00e2      	lsls	r2, r4, #3
 8006e40:	4614      	mov	r4, r2
 8006e42:	461d      	mov	r5, r3
 8006e44:	4643      	mov	r3, r8
 8006e46:	18e3      	adds	r3, r4, r3
 8006e48:	603b      	str	r3, [r7, #0]
 8006e4a:	464b      	mov	r3, r9
 8006e4c:	eb45 0303 	adc.w	r3, r5, r3
 8006e50:	607b      	str	r3, [r7, #4]
 8006e52:	f04f 0200 	mov.w	r2, #0
 8006e56:	f04f 0300 	mov.w	r3, #0
 8006e5a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006e5e:	4629      	mov	r1, r5
 8006e60:	028b      	lsls	r3, r1, #10
 8006e62:	4621      	mov	r1, r4
 8006e64:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006e68:	4621      	mov	r1, r4
 8006e6a:	028a      	lsls	r2, r1, #10
 8006e6c:	4610      	mov	r0, r2
 8006e6e:	4619      	mov	r1, r3
 8006e70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006e74:	2200      	movs	r2, #0
 8006e76:	64bb      	str	r3, [r7, #72]	; 0x48
 8006e78:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006e7a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006e7e:	f7f9 ff23 	bl	8000cc8 <__aeabi_uldivmod>
 8006e82:	4602      	mov	r2, r0
 8006e84:	460b      	mov	r3, r1
 8006e86:	4613      	mov	r3, r2
 8006e88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8006e8c:	4b0d      	ldr	r3, [pc, #52]	; (8006ec4 <HAL_RCC_GetSysClockFreq+0x458>)
 8006e8e:	685b      	ldr	r3, [r3, #4]
 8006e90:	0f1b      	lsrs	r3, r3, #28
 8006e92:	f003 0307 	and.w	r3, r3, #7
 8006e96:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8006e9a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006e9e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ea6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006eaa:	e003      	b.n	8006eb4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006eac:	4b06      	ldr	r3, [pc, #24]	; (8006ec8 <HAL_RCC_GetSysClockFreq+0x45c>)
 8006eae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006eb2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006eb4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8006eb8:	4618      	mov	r0, r3
 8006eba:	37b8      	adds	r7, #184	; 0xb8
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006ec2:	bf00      	nop
 8006ec4:	40023800 	.word	0x40023800
 8006ec8:	00f42400 	.word	0x00f42400

08006ecc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b086      	sub	sp, #24
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d101      	bne.n	8006ede <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	e28d      	b.n	80073fa <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f003 0301 	and.w	r3, r3, #1
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	f000 8083 	beq.w	8006ff2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006eec:	4b94      	ldr	r3, [pc, #592]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	f003 030c 	and.w	r3, r3, #12
 8006ef4:	2b04      	cmp	r3, #4
 8006ef6:	d019      	beq.n	8006f2c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006ef8:	4b91      	ldr	r3, [pc, #580]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8006efa:	689b      	ldr	r3, [r3, #8]
 8006efc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006f00:	2b08      	cmp	r3, #8
 8006f02:	d106      	bne.n	8006f12 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006f04:	4b8e      	ldr	r3, [pc, #568]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f0c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006f10:	d00c      	beq.n	8006f2c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006f12:	4b8b      	ldr	r3, [pc, #556]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8006f14:	689b      	ldr	r3, [r3, #8]
 8006f16:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006f1a:	2b0c      	cmp	r3, #12
 8006f1c:	d112      	bne.n	8006f44 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006f1e:	4b88      	ldr	r3, [pc, #544]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8006f20:	685b      	ldr	r3, [r3, #4]
 8006f22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006f2a:	d10b      	bne.n	8006f44 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f2c:	4b84      	ldr	r3, [pc, #528]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d05b      	beq.n	8006ff0 <HAL_RCC_OscConfig+0x124>
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	685b      	ldr	r3, [r3, #4]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d157      	bne.n	8006ff0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8006f40:	2301      	movs	r3, #1
 8006f42:	e25a      	b.n	80073fa <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	685b      	ldr	r3, [r3, #4]
 8006f48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f4c:	d106      	bne.n	8006f5c <HAL_RCC_OscConfig+0x90>
 8006f4e:	4b7c      	ldr	r3, [pc, #496]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4a7b      	ldr	r2, [pc, #492]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8006f54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f58:	6013      	str	r3, [r2, #0]
 8006f5a:	e01d      	b.n	8006f98 <HAL_RCC_OscConfig+0xcc>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	685b      	ldr	r3, [r3, #4]
 8006f60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006f64:	d10c      	bne.n	8006f80 <HAL_RCC_OscConfig+0xb4>
 8006f66:	4b76      	ldr	r3, [pc, #472]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a75      	ldr	r2, [pc, #468]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8006f6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006f70:	6013      	str	r3, [r2, #0]
 8006f72:	4b73      	ldr	r3, [pc, #460]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4a72      	ldr	r2, [pc, #456]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8006f78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f7c:	6013      	str	r3, [r2, #0]
 8006f7e:	e00b      	b.n	8006f98 <HAL_RCC_OscConfig+0xcc>
 8006f80:	4b6f      	ldr	r3, [pc, #444]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a6e      	ldr	r2, [pc, #440]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8006f86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f8a:	6013      	str	r3, [r2, #0]
 8006f8c:	4b6c      	ldr	r3, [pc, #432]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4a6b      	ldr	r2, [pc, #428]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8006f92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006f96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d013      	beq.n	8006fc8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fa0:	f7fd fff6 	bl	8004f90 <HAL_GetTick>
 8006fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006fa6:	e008      	b.n	8006fba <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006fa8:	f7fd fff2 	bl	8004f90 <HAL_GetTick>
 8006fac:	4602      	mov	r2, r0
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	1ad3      	subs	r3, r2, r3
 8006fb2:	2b64      	cmp	r3, #100	; 0x64
 8006fb4:	d901      	bls.n	8006fba <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8006fb6:	2303      	movs	r3, #3
 8006fb8:	e21f      	b.n	80073fa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006fba:	4b61      	ldr	r3, [pc, #388]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d0f0      	beq.n	8006fa8 <HAL_RCC_OscConfig+0xdc>
 8006fc6:	e014      	b.n	8006ff2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fc8:	f7fd ffe2 	bl	8004f90 <HAL_GetTick>
 8006fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006fce:	e008      	b.n	8006fe2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006fd0:	f7fd ffde 	bl	8004f90 <HAL_GetTick>
 8006fd4:	4602      	mov	r2, r0
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	1ad3      	subs	r3, r2, r3
 8006fda:	2b64      	cmp	r3, #100	; 0x64
 8006fdc:	d901      	bls.n	8006fe2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8006fde:	2303      	movs	r3, #3
 8006fe0:	e20b      	b.n	80073fa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006fe2:	4b57      	ldr	r3, [pc, #348]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d1f0      	bne.n	8006fd0 <HAL_RCC_OscConfig+0x104>
 8006fee:	e000      	b.n	8006ff2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ff0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f003 0302 	and.w	r3, r3, #2
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d06f      	beq.n	80070de <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006ffe:	4b50      	ldr	r3, [pc, #320]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8007000:	689b      	ldr	r3, [r3, #8]
 8007002:	f003 030c 	and.w	r3, r3, #12
 8007006:	2b00      	cmp	r3, #0
 8007008:	d017      	beq.n	800703a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800700a:	4b4d      	ldr	r3, [pc, #308]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 800700c:	689b      	ldr	r3, [r3, #8]
 800700e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8007012:	2b08      	cmp	r3, #8
 8007014:	d105      	bne.n	8007022 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007016:	4b4a      	ldr	r3, [pc, #296]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800701e:	2b00      	cmp	r3, #0
 8007020:	d00b      	beq.n	800703a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007022:	4b47      	ldr	r3, [pc, #284]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8007024:	689b      	ldr	r3, [r3, #8]
 8007026:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800702a:	2b0c      	cmp	r3, #12
 800702c:	d11c      	bne.n	8007068 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800702e:	4b44      	ldr	r3, [pc, #272]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8007030:	685b      	ldr	r3, [r3, #4]
 8007032:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007036:	2b00      	cmp	r3, #0
 8007038:	d116      	bne.n	8007068 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800703a:	4b41      	ldr	r3, [pc, #260]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f003 0302 	and.w	r3, r3, #2
 8007042:	2b00      	cmp	r3, #0
 8007044:	d005      	beq.n	8007052 <HAL_RCC_OscConfig+0x186>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	68db      	ldr	r3, [r3, #12]
 800704a:	2b01      	cmp	r3, #1
 800704c:	d001      	beq.n	8007052 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800704e:	2301      	movs	r3, #1
 8007050:	e1d3      	b.n	80073fa <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007052:	4b3b      	ldr	r3, [pc, #236]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	691b      	ldr	r3, [r3, #16]
 800705e:	00db      	lsls	r3, r3, #3
 8007060:	4937      	ldr	r1, [pc, #220]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8007062:	4313      	orrs	r3, r2
 8007064:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007066:	e03a      	b.n	80070de <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	68db      	ldr	r3, [r3, #12]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d020      	beq.n	80070b2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007070:	4b34      	ldr	r3, [pc, #208]	; (8007144 <HAL_RCC_OscConfig+0x278>)
 8007072:	2201      	movs	r2, #1
 8007074:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007076:	f7fd ff8b 	bl	8004f90 <HAL_GetTick>
 800707a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800707c:	e008      	b.n	8007090 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800707e:	f7fd ff87 	bl	8004f90 <HAL_GetTick>
 8007082:	4602      	mov	r2, r0
 8007084:	693b      	ldr	r3, [r7, #16]
 8007086:	1ad3      	subs	r3, r2, r3
 8007088:	2b02      	cmp	r3, #2
 800708a:	d901      	bls.n	8007090 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800708c:	2303      	movs	r3, #3
 800708e:	e1b4      	b.n	80073fa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007090:	4b2b      	ldr	r3, [pc, #172]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f003 0302 	and.w	r3, r3, #2
 8007098:	2b00      	cmp	r3, #0
 800709a:	d0f0      	beq.n	800707e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800709c:	4b28      	ldr	r3, [pc, #160]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	691b      	ldr	r3, [r3, #16]
 80070a8:	00db      	lsls	r3, r3, #3
 80070aa:	4925      	ldr	r1, [pc, #148]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 80070ac:	4313      	orrs	r3, r2
 80070ae:	600b      	str	r3, [r1, #0]
 80070b0:	e015      	b.n	80070de <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80070b2:	4b24      	ldr	r3, [pc, #144]	; (8007144 <HAL_RCC_OscConfig+0x278>)
 80070b4:	2200      	movs	r2, #0
 80070b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070b8:	f7fd ff6a 	bl	8004f90 <HAL_GetTick>
 80070bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80070be:	e008      	b.n	80070d2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80070c0:	f7fd ff66 	bl	8004f90 <HAL_GetTick>
 80070c4:	4602      	mov	r2, r0
 80070c6:	693b      	ldr	r3, [r7, #16]
 80070c8:	1ad3      	subs	r3, r2, r3
 80070ca:	2b02      	cmp	r3, #2
 80070cc:	d901      	bls.n	80070d2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80070ce:	2303      	movs	r3, #3
 80070d0:	e193      	b.n	80073fa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80070d2:	4b1b      	ldr	r3, [pc, #108]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f003 0302 	and.w	r3, r3, #2
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d1f0      	bne.n	80070c0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f003 0308 	and.w	r3, r3, #8
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d036      	beq.n	8007158 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	695b      	ldr	r3, [r3, #20]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d016      	beq.n	8007120 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80070f2:	4b15      	ldr	r3, [pc, #84]	; (8007148 <HAL_RCC_OscConfig+0x27c>)
 80070f4:	2201      	movs	r2, #1
 80070f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070f8:	f7fd ff4a 	bl	8004f90 <HAL_GetTick>
 80070fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80070fe:	e008      	b.n	8007112 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007100:	f7fd ff46 	bl	8004f90 <HAL_GetTick>
 8007104:	4602      	mov	r2, r0
 8007106:	693b      	ldr	r3, [r7, #16]
 8007108:	1ad3      	subs	r3, r2, r3
 800710a:	2b02      	cmp	r3, #2
 800710c:	d901      	bls.n	8007112 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800710e:	2303      	movs	r3, #3
 8007110:	e173      	b.n	80073fa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007112:	4b0b      	ldr	r3, [pc, #44]	; (8007140 <HAL_RCC_OscConfig+0x274>)
 8007114:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007116:	f003 0302 	and.w	r3, r3, #2
 800711a:	2b00      	cmp	r3, #0
 800711c:	d0f0      	beq.n	8007100 <HAL_RCC_OscConfig+0x234>
 800711e:	e01b      	b.n	8007158 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007120:	4b09      	ldr	r3, [pc, #36]	; (8007148 <HAL_RCC_OscConfig+0x27c>)
 8007122:	2200      	movs	r2, #0
 8007124:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007126:	f7fd ff33 	bl	8004f90 <HAL_GetTick>
 800712a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800712c:	e00e      	b.n	800714c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800712e:	f7fd ff2f 	bl	8004f90 <HAL_GetTick>
 8007132:	4602      	mov	r2, r0
 8007134:	693b      	ldr	r3, [r7, #16]
 8007136:	1ad3      	subs	r3, r2, r3
 8007138:	2b02      	cmp	r3, #2
 800713a:	d907      	bls.n	800714c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800713c:	2303      	movs	r3, #3
 800713e:	e15c      	b.n	80073fa <HAL_RCC_OscConfig+0x52e>
 8007140:	40023800 	.word	0x40023800
 8007144:	42470000 	.word	0x42470000
 8007148:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800714c:	4b8a      	ldr	r3, [pc, #552]	; (8007378 <HAL_RCC_OscConfig+0x4ac>)
 800714e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007150:	f003 0302 	and.w	r3, r3, #2
 8007154:	2b00      	cmp	r3, #0
 8007156:	d1ea      	bne.n	800712e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f003 0304 	and.w	r3, r3, #4
 8007160:	2b00      	cmp	r3, #0
 8007162:	f000 8097 	beq.w	8007294 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007166:	2300      	movs	r3, #0
 8007168:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800716a:	4b83      	ldr	r3, [pc, #524]	; (8007378 <HAL_RCC_OscConfig+0x4ac>)
 800716c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800716e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007172:	2b00      	cmp	r3, #0
 8007174:	d10f      	bne.n	8007196 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007176:	2300      	movs	r3, #0
 8007178:	60bb      	str	r3, [r7, #8]
 800717a:	4b7f      	ldr	r3, [pc, #508]	; (8007378 <HAL_RCC_OscConfig+0x4ac>)
 800717c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800717e:	4a7e      	ldr	r2, [pc, #504]	; (8007378 <HAL_RCC_OscConfig+0x4ac>)
 8007180:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007184:	6413      	str	r3, [r2, #64]	; 0x40
 8007186:	4b7c      	ldr	r3, [pc, #496]	; (8007378 <HAL_RCC_OscConfig+0x4ac>)
 8007188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800718a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800718e:	60bb      	str	r3, [r7, #8]
 8007190:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007192:	2301      	movs	r3, #1
 8007194:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007196:	4b79      	ldr	r3, [pc, #484]	; (800737c <HAL_RCC_OscConfig+0x4b0>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d118      	bne.n	80071d4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80071a2:	4b76      	ldr	r3, [pc, #472]	; (800737c <HAL_RCC_OscConfig+0x4b0>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	4a75      	ldr	r2, [pc, #468]	; (800737c <HAL_RCC_OscConfig+0x4b0>)
 80071a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80071ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80071ae:	f7fd feef 	bl	8004f90 <HAL_GetTick>
 80071b2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071b4:	e008      	b.n	80071c8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80071b6:	f7fd feeb 	bl	8004f90 <HAL_GetTick>
 80071ba:	4602      	mov	r2, r0
 80071bc:	693b      	ldr	r3, [r7, #16]
 80071be:	1ad3      	subs	r3, r2, r3
 80071c0:	2b02      	cmp	r3, #2
 80071c2:	d901      	bls.n	80071c8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80071c4:	2303      	movs	r3, #3
 80071c6:	e118      	b.n	80073fa <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071c8:	4b6c      	ldr	r3, [pc, #432]	; (800737c <HAL_RCC_OscConfig+0x4b0>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d0f0      	beq.n	80071b6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	689b      	ldr	r3, [r3, #8]
 80071d8:	2b01      	cmp	r3, #1
 80071da:	d106      	bne.n	80071ea <HAL_RCC_OscConfig+0x31e>
 80071dc:	4b66      	ldr	r3, [pc, #408]	; (8007378 <HAL_RCC_OscConfig+0x4ac>)
 80071de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071e0:	4a65      	ldr	r2, [pc, #404]	; (8007378 <HAL_RCC_OscConfig+0x4ac>)
 80071e2:	f043 0301 	orr.w	r3, r3, #1
 80071e6:	6713      	str	r3, [r2, #112]	; 0x70
 80071e8:	e01c      	b.n	8007224 <HAL_RCC_OscConfig+0x358>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	689b      	ldr	r3, [r3, #8]
 80071ee:	2b05      	cmp	r3, #5
 80071f0:	d10c      	bne.n	800720c <HAL_RCC_OscConfig+0x340>
 80071f2:	4b61      	ldr	r3, [pc, #388]	; (8007378 <HAL_RCC_OscConfig+0x4ac>)
 80071f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071f6:	4a60      	ldr	r2, [pc, #384]	; (8007378 <HAL_RCC_OscConfig+0x4ac>)
 80071f8:	f043 0304 	orr.w	r3, r3, #4
 80071fc:	6713      	str	r3, [r2, #112]	; 0x70
 80071fe:	4b5e      	ldr	r3, [pc, #376]	; (8007378 <HAL_RCC_OscConfig+0x4ac>)
 8007200:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007202:	4a5d      	ldr	r2, [pc, #372]	; (8007378 <HAL_RCC_OscConfig+0x4ac>)
 8007204:	f043 0301 	orr.w	r3, r3, #1
 8007208:	6713      	str	r3, [r2, #112]	; 0x70
 800720a:	e00b      	b.n	8007224 <HAL_RCC_OscConfig+0x358>
 800720c:	4b5a      	ldr	r3, [pc, #360]	; (8007378 <HAL_RCC_OscConfig+0x4ac>)
 800720e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007210:	4a59      	ldr	r2, [pc, #356]	; (8007378 <HAL_RCC_OscConfig+0x4ac>)
 8007212:	f023 0301 	bic.w	r3, r3, #1
 8007216:	6713      	str	r3, [r2, #112]	; 0x70
 8007218:	4b57      	ldr	r3, [pc, #348]	; (8007378 <HAL_RCC_OscConfig+0x4ac>)
 800721a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800721c:	4a56      	ldr	r2, [pc, #344]	; (8007378 <HAL_RCC_OscConfig+0x4ac>)
 800721e:	f023 0304 	bic.w	r3, r3, #4
 8007222:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	689b      	ldr	r3, [r3, #8]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d015      	beq.n	8007258 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800722c:	f7fd feb0 	bl	8004f90 <HAL_GetTick>
 8007230:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007232:	e00a      	b.n	800724a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007234:	f7fd feac 	bl	8004f90 <HAL_GetTick>
 8007238:	4602      	mov	r2, r0
 800723a:	693b      	ldr	r3, [r7, #16]
 800723c:	1ad3      	subs	r3, r2, r3
 800723e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007242:	4293      	cmp	r3, r2
 8007244:	d901      	bls.n	800724a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8007246:	2303      	movs	r3, #3
 8007248:	e0d7      	b.n	80073fa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800724a:	4b4b      	ldr	r3, [pc, #300]	; (8007378 <HAL_RCC_OscConfig+0x4ac>)
 800724c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800724e:	f003 0302 	and.w	r3, r3, #2
 8007252:	2b00      	cmp	r3, #0
 8007254:	d0ee      	beq.n	8007234 <HAL_RCC_OscConfig+0x368>
 8007256:	e014      	b.n	8007282 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007258:	f7fd fe9a 	bl	8004f90 <HAL_GetTick>
 800725c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800725e:	e00a      	b.n	8007276 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007260:	f7fd fe96 	bl	8004f90 <HAL_GetTick>
 8007264:	4602      	mov	r2, r0
 8007266:	693b      	ldr	r3, [r7, #16]
 8007268:	1ad3      	subs	r3, r2, r3
 800726a:	f241 3288 	movw	r2, #5000	; 0x1388
 800726e:	4293      	cmp	r3, r2
 8007270:	d901      	bls.n	8007276 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8007272:	2303      	movs	r3, #3
 8007274:	e0c1      	b.n	80073fa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007276:	4b40      	ldr	r3, [pc, #256]	; (8007378 <HAL_RCC_OscConfig+0x4ac>)
 8007278:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800727a:	f003 0302 	and.w	r3, r3, #2
 800727e:	2b00      	cmp	r3, #0
 8007280:	d1ee      	bne.n	8007260 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007282:	7dfb      	ldrb	r3, [r7, #23]
 8007284:	2b01      	cmp	r3, #1
 8007286:	d105      	bne.n	8007294 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007288:	4b3b      	ldr	r3, [pc, #236]	; (8007378 <HAL_RCC_OscConfig+0x4ac>)
 800728a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800728c:	4a3a      	ldr	r2, [pc, #232]	; (8007378 <HAL_RCC_OscConfig+0x4ac>)
 800728e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007292:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	699b      	ldr	r3, [r3, #24]
 8007298:	2b00      	cmp	r3, #0
 800729a:	f000 80ad 	beq.w	80073f8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800729e:	4b36      	ldr	r3, [pc, #216]	; (8007378 <HAL_RCC_OscConfig+0x4ac>)
 80072a0:	689b      	ldr	r3, [r3, #8]
 80072a2:	f003 030c 	and.w	r3, r3, #12
 80072a6:	2b08      	cmp	r3, #8
 80072a8:	d060      	beq.n	800736c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	699b      	ldr	r3, [r3, #24]
 80072ae:	2b02      	cmp	r3, #2
 80072b0:	d145      	bne.n	800733e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072b2:	4b33      	ldr	r3, [pc, #204]	; (8007380 <HAL_RCC_OscConfig+0x4b4>)
 80072b4:	2200      	movs	r2, #0
 80072b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072b8:	f7fd fe6a 	bl	8004f90 <HAL_GetTick>
 80072bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072be:	e008      	b.n	80072d2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80072c0:	f7fd fe66 	bl	8004f90 <HAL_GetTick>
 80072c4:	4602      	mov	r2, r0
 80072c6:	693b      	ldr	r3, [r7, #16]
 80072c8:	1ad3      	subs	r3, r2, r3
 80072ca:	2b02      	cmp	r3, #2
 80072cc:	d901      	bls.n	80072d2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80072ce:	2303      	movs	r3, #3
 80072d0:	e093      	b.n	80073fa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072d2:	4b29      	ldr	r3, [pc, #164]	; (8007378 <HAL_RCC_OscConfig+0x4ac>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d1f0      	bne.n	80072c0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	69da      	ldr	r2, [r3, #28]
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6a1b      	ldr	r3, [r3, #32]
 80072e6:	431a      	orrs	r2, r3
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ec:	019b      	lsls	r3, r3, #6
 80072ee:	431a      	orrs	r2, r3
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072f4:	085b      	lsrs	r3, r3, #1
 80072f6:	3b01      	subs	r3, #1
 80072f8:	041b      	lsls	r3, r3, #16
 80072fa:	431a      	orrs	r2, r3
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007300:	061b      	lsls	r3, r3, #24
 8007302:	431a      	orrs	r2, r3
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007308:	071b      	lsls	r3, r3, #28
 800730a:	491b      	ldr	r1, [pc, #108]	; (8007378 <HAL_RCC_OscConfig+0x4ac>)
 800730c:	4313      	orrs	r3, r2
 800730e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007310:	4b1b      	ldr	r3, [pc, #108]	; (8007380 <HAL_RCC_OscConfig+0x4b4>)
 8007312:	2201      	movs	r2, #1
 8007314:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007316:	f7fd fe3b 	bl	8004f90 <HAL_GetTick>
 800731a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800731c:	e008      	b.n	8007330 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800731e:	f7fd fe37 	bl	8004f90 <HAL_GetTick>
 8007322:	4602      	mov	r2, r0
 8007324:	693b      	ldr	r3, [r7, #16]
 8007326:	1ad3      	subs	r3, r2, r3
 8007328:	2b02      	cmp	r3, #2
 800732a:	d901      	bls.n	8007330 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800732c:	2303      	movs	r3, #3
 800732e:	e064      	b.n	80073fa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007330:	4b11      	ldr	r3, [pc, #68]	; (8007378 <HAL_RCC_OscConfig+0x4ac>)
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007338:	2b00      	cmp	r3, #0
 800733a:	d0f0      	beq.n	800731e <HAL_RCC_OscConfig+0x452>
 800733c:	e05c      	b.n	80073f8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800733e:	4b10      	ldr	r3, [pc, #64]	; (8007380 <HAL_RCC_OscConfig+0x4b4>)
 8007340:	2200      	movs	r2, #0
 8007342:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007344:	f7fd fe24 	bl	8004f90 <HAL_GetTick>
 8007348:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800734a:	e008      	b.n	800735e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800734c:	f7fd fe20 	bl	8004f90 <HAL_GetTick>
 8007350:	4602      	mov	r2, r0
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	1ad3      	subs	r3, r2, r3
 8007356:	2b02      	cmp	r3, #2
 8007358:	d901      	bls.n	800735e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800735a:	2303      	movs	r3, #3
 800735c:	e04d      	b.n	80073fa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800735e:	4b06      	ldr	r3, [pc, #24]	; (8007378 <HAL_RCC_OscConfig+0x4ac>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007366:	2b00      	cmp	r3, #0
 8007368:	d1f0      	bne.n	800734c <HAL_RCC_OscConfig+0x480>
 800736a:	e045      	b.n	80073f8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	699b      	ldr	r3, [r3, #24]
 8007370:	2b01      	cmp	r3, #1
 8007372:	d107      	bne.n	8007384 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8007374:	2301      	movs	r3, #1
 8007376:	e040      	b.n	80073fa <HAL_RCC_OscConfig+0x52e>
 8007378:	40023800 	.word	0x40023800
 800737c:	40007000 	.word	0x40007000
 8007380:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007384:	4b1f      	ldr	r3, [pc, #124]	; (8007404 <HAL_RCC_OscConfig+0x538>)
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	699b      	ldr	r3, [r3, #24]
 800738e:	2b01      	cmp	r3, #1
 8007390:	d030      	beq.n	80073f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800739c:	429a      	cmp	r2, r3
 800739e:	d129      	bne.n	80073f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80073aa:	429a      	cmp	r2, r3
 80073ac:	d122      	bne.n	80073f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80073ae:	68fa      	ldr	r2, [r7, #12]
 80073b0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80073b4:	4013      	ands	r3, r2
 80073b6:	687a      	ldr	r2, [r7, #4]
 80073b8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80073ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80073bc:	4293      	cmp	r3, r2
 80073be:	d119      	bne.n	80073f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073ca:	085b      	lsrs	r3, r3, #1
 80073cc:	3b01      	subs	r3, #1
 80073ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80073d0:	429a      	cmp	r2, r3
 80073d2:	d10f      	bne.n	80073f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80073e0:	429a      	cmp	r2, r3
 80073e2:	d107      	bne.n	80073f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073ee:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80073f0:	429a      	cmp	r2, r3
 80073f2:	d001      	beq.n	80073f8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80073f4:	2301      	movs	r3, #1
 80073f6:	e000      	b.n	80073fa <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80073f8:	2300      	movs	r3, #0
}
 80073fa:	4618      	mov	r0, r3
 80073fc:	3718      	adds	r7, #24
 80073fe:	46bd      	mov	sp, r7
 8007400:	bd80      	pop	{r7, pc}
 8007402:	bf00      	nop
 8007404:	40023800 	.word	0x40023800

08007408 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	b082      	sub	sp, #8
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d101      	bne.n	800741a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007416:	2301      	movs	r3, #1
 8007418:	e07b      	b.n	8007512 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800741e:	2b00      	cmp	r3, #0
 8007420:	d108      	bne.n	8007434 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800742a:	d009      	beq.n	8007440 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2200      	movs	r2, #0
 8007430:	61da      	str	r2, [r3, #28]
 8007432:	e005      	b.n	8007440 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2200      	movs	r2, #0
 8007438:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2200      	movs	r2, #0
 800743e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2200      	movs	r2, #0
 8007444:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800744c:	b2db      	uxtb	r3, r3
 800744e:	2b00      	cmp	r3, #0
 8007450:	d106      	bne.n	8007460 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2200      	movs	r2, #0
 8007456:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f7fd faa4 	bl	80049a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2202      	movs	r2, #2
 8007464:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	681a      	ldr	r2, [r3, #0]
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007476:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	689b      	ldr	r3, [r3, #8]
 8007484:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007488:	431a      	orrs	r2, r3
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	68db      	ldr	r3, [r3, #12]
 800748e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007492:	431a      	orrs	r2, r3
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	691b      	ldr	r3, [r3, #16]
 8007498:	f003 0302 	and.w	r3, r3, #2
 800749c:	431a      	orrs	r2, r3
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	695b      	ldr	r3, [r3, #20]
 80074a2:	f003 0301 	and.w	r3, r3, #1
 80074a6:	431a      	orrs	r2, r3
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	699b      	ldr	r3, [r3, #24]
 80074ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80074b0:	431a      	orrs	r2, r3
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	69db      	ldr	r3, [r3, #28]
 80074b6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80074ba:	431a      	orrs	r2, r3
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6a1b      	ldr	r3, [r3, #32]
 80074c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074c4:	ea42 0103 	orr.w	r1, r2, r3
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074cc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	430a      	orrs	r2, r1
 80074d6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	699b      	ldr	r3, [r3, #24]
 80074dc:	0c1b      	lsrs	r3, r3, #16
 80074de:	f003 0104 	and.w	r1, r3, #4
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074e6:	f003 0210 	and.w	r2, r3, #16
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	430a      	orrs	r2, r1
 80074f0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	69da      	ldr	r2, [r3, #28]
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007500:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2200      	movs	r2, #0
 8007506:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2201      	movs	r2, #1
 800750c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007510:	2300      	movs	r3, #0
}
 8007512:	4618      	mov	r0, r3
 8007514:	3708      	adds	r7, #8
 8007516:	46bd      	mov	sp, r7
 8007518:	bd80      	pop	{r7, pc}

0800751a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800751a:	b580      	push	{r7, lr}
 800751c:	b088      	sub	sp, #32
 800751e:	af00      	add	r7, sp, #0
 8007520:	60f8      	str	r0, [r7, #12]
 8007522:	60b9      	str	r1, [r7, #8]
 8007524:	603b      	str	r3, [r7, #0]
 8007526:	4613      	mov	r3, r2
 8007528:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800752a:	2300      	movs	r3, #0
 800752c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007534:	2b01      	cmp	r3, #1
 8007536:	d101      	bne.n	800753c <HAL_SPI_Transmit+0x22>
 8007538:	2302      	movs	r3, #2
 800753a:	e126      	b.n	800778a <HAL_SPI_Transmit+0x270>
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	2201      	movs	r2, #1
 8007540:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007544:	f7fd fd24 	bl	8004f90 <HAL_GetTick>
 8007548:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800754a:	88fb      	ldrh	r3, [r7, #6]
 800754c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007554:	b2db      	uxtb	r3, r3
 8007556:	2b01      	cmp	r3, #1
 8007558:	d002      	beq.n	8007560 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800755a:	2302      	movs	r3, #2
 800755c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800755e:	e10b      	b.n	8007778 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d002      	beq.n	800756c <HAL_SPI_Transmit+0x52>
 8007566:	88fb      	ldrh	r3, [r7, #6]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d102      	bne.n	8007572 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800756c:	2301      	movs	r3, #1
 800756e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007570:	e102      	b.n	8007778 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	2203      	movs	r2, #3
 8007576:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2200      	movs	r2, #0
 800757e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	68ba      	ldr	r2, [r7, #8]
 8007584:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	88fa      	ldrh	r2, [r7, #6]
 800758a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	88fa      	ldrh	r2, [r7, #6]
 8007590:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2200      	movs	r2, #0
 8007596:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	2200      	movs	r2, #0
 800759c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	2200      	movs	r2, #0
 80075a2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	2200      	movs	r2, #0
 80075a8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	2200      	movs	r2, #0
 80075ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	689b      	ldr	r3, [r3, #8]
 80075b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80075b8:	d10f      	bne.n	80075da <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	681a      	ldr	r2, [r3, #0]
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80075c8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	681a      	ldr	r2, [r3, #0]
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80075d8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075e4:	2b40      	cmp	r3, #64	; 0x40
 80075e6:	d007      	beq.n	80075f8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	681a      	ldr	r2, [r3, #0]
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80075f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	68db      	ldr	r3, [r3, #12]
 80075fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007600:	d14b      	bne.n	800769a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d002      	beq.n	8007610 <HAL_SPI_Transmit+0xf6>
 800760a:	8afb      	ldrh	r3, [r7, #22]
 800760c:	2b01      	cmp	r3, #1
 800760e:	d13e      	bne.n	800768e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007614:	881a      	ldrh	r2, [r3, #0]
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007620:	1c9a      	adds	r2, r3, #2
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800762a:	b29b      	uxth	r3, r3
 800762c:	3b01      	subs	r3, #1
 800762e:	b29a      	uxth	r2, r3
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007634:	e02b      	b.n	800768e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	689b      	ldr	r3, [r3, #8]
 800763c:	f003 0302 	and.w	r3, r3, #2
 8007640:	2b02      	cmp	r3, #2
 8007642:	d112      	bne.n	800766a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007648:	881a      	ldrh	r2, [r3, #0]
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007654:	1c9a      	adds	r2, r3, #2
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800765e:	b29b      	uxth	r3, r3
 8007660:	3b01      	subs	r3, #1
 8007662:	b29a      	uxth	r2, r3
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	86da      	strh	r2, [r3, #54]	; 0x36
 8007668:	e011      	b.n	800768e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800766a:	f7fd fc91 	bl	8004f90 <HAL_GetTick>
 800766e:	4602      	mov	r2, r0
 8007670:	69bb      	ldr	r3, [r7, #24]
 8007672:	1ad3      	subs	r3, r2, r3
 8007674:	683a      	ldr	r2, [r7, #0]
 8007676:	429a      	cmp	r2, r3
 8007678:	d803      	bhi.n	8007682 <HAL_SPI_Transmit+0x168>
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007680:	d102      	bne.n	8007688 <HAL_SPI_Transmit+0x16e>
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	2b00      	cmp	r3, #0
 8007686:	d102      	bne.n	800768e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8007688:	2303      	movs	r3, #3
 800768a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800768c:	e074      	b.n	8007778 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007692:	b29b      	uxth	r3, r3
 8007694:	2b00      	cmp	r3, #0
 8007696:	d1ce      	bne.n	8007636 <HAL_SPI_Transmit+0x11c>
 8007698:	e04c      	b.n	8007734 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	685b      	ldr	r3, [r3, #4]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d002      	beq.n	80076a8 <HAL_SPI_Transmit+0x18e>
 80076a2:	8afb      	ldrh	r3, [r7, #22]
 80076a4:	2b01      	cmp	r3, #1
 80076a6:	d140      	bne.n	800772a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	330c      	adds	r3, #12
 80076b2:	7812      	ldrb	r2, [r2, #0]
 80076b4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076ba:	1c5a      	adds	r2, r3, #1
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076c4:	b29b      	uxth	r3, r3
 80076c6:	3b01      	subs	r3, #1
 80076c8:	b29a      	uxth	r2, r3
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80076ce:	e02c      	b.n	800772a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	689b      	ldr	r3, [r3, #8]
 80076d6:	f003 0302 	and.w	r3, r3, #2
 80076da:	2b02      	cmp	r3, #2
 80076dc:	d113      	bne.n	8007706 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	330c      	adds	r3, #12
 80076e8:	7812      	ldrb	r2, [r2, #0]
 80076ea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076f0:	1c5a      	adds	r2, r3, #1
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076fa:	b29b      	uxth	r3, r3
 80076fc:	3b01      	subs	r3, #1
 80076fe:	b29a      	uxth	r2, r3
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	86da      	strh	r2, [r3, #54]	; 0x36
 8007704:	e011      	b.n	800772a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007706:	f7fd fc43 	bl	8004f90 <HAL_GetTick>
 800770a:	4602      	mov	r2, r0
 800770c:	69bb      	ldr	r3, [r7, #24]
 800770e:	1ad3      	subs	r3, r2, r3
 8007710:	683a      	ldr	r2, [r7, #0]
 8007712:	429a      	cmp	r2, r3
 8007714:	d803      	bhi.n	800771e <HAL_SPI_Transmit+0x204>
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800771c:	d102      	bne.n	8007724 <HAL_SPI_Transmit+0x20a>
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d102      	bne.n	800772a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8007724:	2303      	movs	r3, #3
 8007726:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007728:	e026      	b.n	8007778 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800772e:	b29b      	uxth	r3, r3
 8007730:	2b00      	cmp	r3, #0
 8007732:	d1cd      	bne.n	80076d0 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007734:	69ba      	ldr	r2, [r7, #24]
 8007736:	6839      	ldr	r1, [r7, #0]
 8007738:	68f8      	ldr	r0, [r7, #12]
 800773a:	f000 fbcb 	bl	8007ed4 <SPI_EndRxTxTransaction>
 800773e:	4603      	mov	r3, r0
 8007740:	2b00      	cmp	r3, #0
 8007742:	d002      	beq.n	800774a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	2220      	movs	r2, #32
 8007748:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	689b      	ldr	r3, [r3, #8]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d10a      	bne.n	8007768 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007752:	2300      	movs	r3, #0
 8007754:	613b      	str	r3, [r7, #16]
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	68db      	ldr	r3, [r3, #12]
 800775c:	613b      	str	r3, [r7, #16]
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	689b      	ldr	r3, [r3, #8]
 8007764:	613b      	str	r3, [r7, #16]
 8007766:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800776c:	2b00      	cmp	r3, #0
 800776e:	d002      	beq.n	8007776 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8007770:	2301      	movs	r3, #1
 8007772:	77fb      	strb	r3, [r7, #31]
 8007774:	e000      	b.n	8007778 <HAL_SPI_Transmit+0x25e>
  }

error:
 8007776:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	2201      	movs	r2, #1
 800777c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	2200      	movs	r2, #0
 8007784:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007788:	7ffb      	ldrb	r3, [r7, #31]
}
 800778a:	4618      	mov	r0, r3
 800778c:	3720      	adds	r7, #32
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}

08007792 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007792:	b580      	push	{r7, lr}
 8007794:	b088      	sub	sp, #32
 8007796:	af02      	add	r7, sp, #8
 8007798:	60f8      	str	r0, [r7, #12]
 800779a:	60b9      	str	r1, [r7, #8]
 800779c:	603b      	str	r3, [r7, #0]
 800779e:	4613      	mov	r3, r2
 80077a0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80077a2:	2300      	movs	r3, #0
 80077a4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80077ae:	d112      	bne.n	80077d6 <HAL_SPI_Receive+0x44>
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	689b      	ldr	r3, [r3, #8]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d10e      	bne.n	80077d6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2204      	movs	r2, #4
 80077bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80077c0:	88fa      	ldrh	r2, [r7, #6]
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	9300      	str	r3, [sp, #0]
 80077c6:	4613      	mov	r3, r2
 80077c8:	68ba      	ldr	r2, [r7, #8]
 80077ca:	68b9      	ldr	r1, [r7, #8]
 80077cc:	68f8      	ldr	r0, [r7, #12]
 80077ce:	f000 f8f1 	bl	80079b4 <HAL_SPI_TransmitReceive>
 80077d2:	4603      	mov	r3, r0
 80077d4:	e0ea      	b.n	80079ac <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80077dc:	2b01      	cmp	r3, #1
 80077de:	d101      	bne.n	80077e4 <HAL_SPI_Receive+0x52>
 80077e0:	2302      	movs	r3, #2
 80077e2:	e0e3      	b.n	80079ac <HAL_SPI_Receive+0x21a>
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	2201      	movs	r2, #1
 80077e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80077ec:	f7fd fbd0 	bl	8004f90 <HAL_GetTick>
 80077f0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80077f8:	b2db      	uxtb	r3, r3
 80077fa:	2b01      	cmp	r3, #1
 80077fc:	d002      	beq.n	8007804 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80077fe:	2302      	movs	r3, #2
 8007800:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007802:	e0ca      	b.n	800799a <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d002      	beq.n	8007810 <HAL_SPI_Receive+0x7e>
 800780a:	88fb      	ldrh	r3, [r7, #6]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d102      	bne.n	8007816 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8007810:	2301      	movs	r3, #1
 8007812:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007814:	e0c1      	b.n	800799a <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2204      	movs	r2, #4
 800781a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	2200      	movs	r2, #0
 8007822:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	68ba      	ldr	r2, [r7, #8]
 8007828:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	88fa      	ldrh	r2, [r7, #6]
 800782e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	88fa      	ldrh	r2, [r7, #6]
 8007834:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	2200      	movs	r2, #0
 800783a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	2200      	movs	r2, #0
 8007840:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	2200      	movs	r2, #0
 8007846:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2200      	movs	r2, #0
 800784c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	2200      	movs	r2, #0
 8007852:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	689b      	ldr	r3, [r3, #8]
 8007858:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800785c:	d10f      	bne.n	800787e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	681a      	ldr	r2, [r3, #0]
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800786c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	681a      	ldr	r2, [r3, #0]
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800787c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007888:	2b40      	cmp	r3, #64	; 0x40
 800788a:	d007      	beq.n	800789c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	681a      	ldr	r2, [r3, #0]
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800789a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	68db      	ldr	r3, [r3, #12]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d162      	bne.n	800796a <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80078a4:	e02e      	b.n	8007904 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	689b      	ldr	r3, [r3, #8]
 80078ac:	f003 0301 	and.w	r3, r3, #1
 80078b0:	2b01      	cmp	r3, #1
 80078b2:	d115      	bne.n	80078e0 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f103 020c 	add.w	r2, r3, #12
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078c0:	7812      	ldrb	r2, [r2, #0]
 80078c2:	b2d2      	uxtb	r2, r2
 80078c4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078ca:	1c5a      	adds	r2, r3, #1
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078d4:	b29b      	uxth	r3, r3
 80078d6:	3b01      	subs	r3, #1
 80078d8:	b29a      	uxth	r2, r3
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80078de:	e011      	b.n	8007904 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80078e0:	f7fd fb56 	bl	8004f90 <HAL_GetTick>
 80078e4:	4602      	mov	r2, r0
 80078e6:	693b      	ldr	r3, [r7, #16]
 80078e8:	1ad3      	subs	r3, r2, r3
 80078ea:	683a      	ldr	r2, [r7, #0]
 80078ec:	429a      	cmp	r2, r3
 80078ee:	d803      	bhi.n	80078f8 <HAL_SPI_Receive+0x166>
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80078f6:	d102      	bne.n	80078fe <HAL_SPI_Receive+0x16c>
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d102      	bne.n	8007904 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80078fe:	2303      	movs	r3, #3
 8007900:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007902:	e04a      	b.n	800799a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007908:	b29b      	uxth	r3, r3
 800790a:	2b00      	cmp	r3, #0
 800790c:	d1cb      	bne.n	80078a6 <HAL_SPI_Receive+0x114>
 800790e:	e031      	b.n	8007974 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	689b      	ldr	r3, [r3, #8]
 8007916:	f003 0301 	and.w	r3, r3, #1
 800791a:	2b01      	cmp	r3, #1
 800791c:	d113      	bne.n	8007946 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	68da      	ldr	r2, [r3, #12]
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007928:	b292      	uxth	r2, r2
 800792a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007930:	1c9a      	adds	r2, r3, #2
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800793a:	b29b      	uxth	r3, r3
 800793c:	3b01      	subs	r3, #1
 800793e:	b29a      	uxth	r2, r3
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007944:	e011      	b.n	800796a <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007946:	f7fd fb23 	bl	8004f90 <HAL_GetTick>
 800794a:	4602      	mov	r2, r0
 800794c:	693b      	ldr	r3, [r7, #16]
 800794e:	1ad3      	subs	r3, r2, r3
 8007950:	683a      	ldr	r2, [r7, #0]
 8007952:	429a      	cmp	r2, r3
 8007954:	d803      	bhi.n	800795e <HAL_SPI_Receive+0x1cc>
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800795c:	d102      	bne.n	8007964 <HAL_SPI_Receive+0x1d2>
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d102      	bne.n	800796a <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8007964:	2303      	movs	r3, #3
 8007966:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007968:	e017      	b.n	800799a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800796e:	b29b      	uxth	r3, r3
 8007970:	2b00      	cmp	r3, #0
 8007972:	d1cd      	bne.n	8007910 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007974:	693a      	ldr	r2, [r7, #16]
 8007976:	6839      	ldr	r1, [r7, #0]
 8007978:	68f8      	ldr	r0, [r7, #12]
 800797a:	f000 fa45 	bl	8007e08 <SPI_EndRxTransaction>
 800797e:	4603      	mov	r3, r0
 8007980:	2b00      	cmp	r3, #0
 8007982:	d002      	beq.n	800798a <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	2220      	movs	r2, #32
 8007988:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800798e:	2b00      	cmp	r3, #0
 8007990:	d002      	beq.n	8007998 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8007992:	2301      	movs	r3, #1
 8007994:	75fb      	strb	r3, [r7, #23]
 8007996:	e000      	b.n	800799a <HAL_SPI_Receive+0x208>
  }

error :
 8007998:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	2201      	movs	r2, #1
 800799e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	2200      	movs	r2, #0
 80079a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80079aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80079ac:	4618      	mov	r0, r3
 80079ae:	3718      	adds	r7, #24
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}

080079b4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b08c      	sub	sp, #48	; 0x30
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	60f8      	str	r0, [r7, #12]
 80079bc:	60b9      	str	r1, [r7, #8]
 80079be:	607a      	str	r2, [r7, #4]
 80079c0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80079c2:	2301      	movs	r3, #1
 80079c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80079c6:	2300      	movs	r3, #0
 80079c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80079d2:	2b01      	cmp	r3, #1
 80079d4:	d101      	bne.n	80079da <HAL_SPI_TransmitReceive+0x26>
 80079d6:	2302      	movs	r3, #2
 80079d8:	e18a      	b.n	8007cf0 <HAL_SPI_TransmitReceive+0x33c>
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	2201      	movs	r2, #1
 80079de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80079e2:	f7fd fad5 	bl	8004f90 <HAL_GetTick>
 80079e6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80079ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	685b      	ldr	r3, [r3, #4]
 80079f6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80079f8:	887b      	ldrh	r3, [r7, #2]
 80079fa:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80079fc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	d00f      	beq.n	8007a24 <HAL_SPI_TransmitReceive+0x70>
 8007a04:	69fb      	ldr	r3, [r7, #28]
 8007a06:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007a0a:	d107      	bne.n	8007a1c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	689b      	ldr	r3, [r3, #8]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d103      	bne.n	8007a1c <HAL_SPI_TransmitReceive+0x68>
 8007a14:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007a18:	2b04      	cmp	r3, #4
 8007a1a:	d003      	beq.n	8007a24 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007a1c:	2302      	movs	r3, #2
 8007a1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007a22:	e15b      	b.n	8007cdc <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d005      	beq.n	8007a36 <HAL_SPI_TransmitReceive+0x82>
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d002      	beq.n	8007a36 <HAL_SPI_TransmitReceive+0x82>
 8007a30:	887b      	ldrh	r3, [r7, #2]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d103      	bne.n	8007a3e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007a36:	2301      	movs	r3, #1
 8007a38:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007a3c:	e14e      	b.n	8007cdc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a44:	b2db      	uxtb	r3, r3
 8007a46:	2b04      	cmp	r3, #4
 8007a48:	d003      	beq.n	8007a52 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	2205      	movs	r2, #5
 8007a4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	2200      	movs	r2, #0
 8007a56:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	687a      	ldr	r2, [r7, #4]
 8007a5c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	887a      	ldrh	r2, [r7, #2]
 8007a62:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	887a      	ldrh	r2, [r7, #2]
 8007a68:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	68ba      	ldr	r2, [r7, #8]
 8007a6e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	887a      	ldrh	r2, [r7, #2]
 8007a74:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	887a      	ldrh	r2, [r7, #2]
 8007a7a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	2200      	movs	r2, #0
 8007a86:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a92:	2b40      	cmp	r3, #64	; 0x40
 8007a94:	d007      	beq.n	8007aa6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	681a      	ldr	r2, [r3, #0]
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007aa4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	68db      	ldr	r3, [r3, #12]
 8007aaa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007aae:	d178      	bne.n	8007ba2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d002      	beq.n	8007abe <HAL_SPI_TransmitReceive+0x10a>
 8007ab8:	8b7b      	ldrh	r3, [r7, #26]
 8007aba:	2b01      	cmp	r3, #1
 8007abc:	d166      	bne.n	8007b8c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ac2:	881a      	ldrh	r2, [r3, #0]
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ace:	1c9a      	adds	r2, r3, #2
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ad8:	b29b      	uxth	r3, r3
 8007ada:	3b01      	subs	r3, #1
 8007adc:	b29a      	uxth	r2, r3
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ae2:	e053      	b.n	8007b8c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	689b      	ldr	r3, [r3, #8]
 8007aea:	f003 0302 	and.w	r3, r3, #2
 8007aee:	2b02      	cmp	r3, #2
 8007af0:	d11b      	bne.n	8007b2a <HAL_SPI_TransmitReceive+0x176>
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007af6:	b29b      	uxth	r3, r3
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d016      	beq.n	8007b2a <HAL_SPI_TransmitReceive+0x176>
 8007afc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007afe:	2b01      	cmp	r3, #1
 8007b00:	d113      	bne.n	8007b2a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b06:	881a      	ldrh	r2, [r3, #0]
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b12:	1c9a      	adds	r2, r3, #2
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b1c:	b29b      	uxth	r3, r3
 8007b1e:	3b01      	subs	r3, #1
 8007b20:	b29a      	uxth	r2, r3
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007b26:	2300      	movs	r3, #0
 8007b28:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	689b      	ldr	r3, [r3, #8]
 8007b30:	f003 0301 	and.w	r3, r3, #1
 8007b34:	2b01      	cmp	r3, #1
 8007b36:	d119      	bne.n	8007b6c <HAL_SPI_TransmitReceive+0x1b8>
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b3c:	b29b      	uxth	r3, r3
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d014      	beq.n	8007b6c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	68da      	ldr	r2, [r3, #12]
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b4c:	b292      	uxth	r2, r2
 8007b4e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b54:	1c9a      	adds	r2, r3, #2
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b5e:	b29b      	uxth	r3, r3
 8007b60:	3b01      	subs	r3, #1
 8007b62:	b29a      	uxth	r2, r3
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007b68:	2301      	movs	r3, #1
 8007b6a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007b6c:	f7fd fa10 	bl	8004f90 <HAL_GetTick>
 8007b70:	4602      	mov	r2, r0
 8007b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b74:	1ad3      	subs	r3, r2, r3
 8007b76:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007b78:	429a      	cmp	r2, r3
 8007b7a:	d807      	bhi.n	8007b8c <HAL_SPI_TransmitReceive+0x1d8>
 8007b7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007b82:	d003      	beq.n	8007b8c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007b84:	2303      	movs	r3, #3
 8007b86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007b8a:	e0a7      	b.n	8007cdc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b90:	b29b      	uxth	r3, r3
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d1a6      	bne.n	8007ae4 <HAL_SPI_TransmitReceive+0x130>
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b9a:	b29b      	uxth	r3, r3
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d1a1      	bne.n	8007ae4 <HAL_SPI_TransmitReceive+0x130>
 8007ba0:	e07c      	b.n	8007c9c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	685b      	ldr	r3, [r3, #4]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d002      	beq.n	8007bb0 <HAL_SPI_TransmitReceive+0x1fc>
 8007baa:	8b7b      	ldrh	r3, [r7, #26]
 8007bac:	2b01      	cmp	r3, #1
 8007bae:	d16b      	bne.n	8007c88 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	330c      	adds	r3, #12
 8007bba:	7812      	ldrb	r2, [r2, #0]
 8007bbc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bc2:	1c5a      	adds	r2, r3, #1
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bcc:	b29b      	uxth	r3, r3
 8007bce:	3b01      	subs	r3, #1
 8007bd0:	b29a      	uxth	r2, r3
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007bd6:	e057      	b.n	8007c88 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	689b      	ldr	r3, [r3, #8]
 8007bde:	f003 0302 	and.w	r3, r3, #2
 8007be2:	2b02      	cmp	r3, #2
 8007be4:	d11c      	bne.n	8007c20 <HAL_SPI_TransmitReceive+0x26c>
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bea:	b29b      	uxth	r3, r3
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d017      	beq.n	8007c20 <HAL_SPI_TransmitReceive+0x26c>
 8007bf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bf2:	2b01      	cmp	r3, #1
 8007bf4:	d114      	bne.n	8007c20 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	330c      	adds	r3, #12
 8007c00:	7812      	ldrb	r2, [r2, #0]
 8007c02:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c08:	1c5a      	adds	r2, r3, #1
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c12:	b29b      	uxth	r3, r3
 8007c14:	3b01      	subs	r3, #1
 8007c16:	b29a      	uxth	r2, r3
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	689b      	ldr	r3, [r3, #8]
 8007c26:	f003 0301 	and.w	r3, r3, #1
 8007c2a:	2b01      	cmp	r3, #1
 8007c2c:	d119      	bne.n	8007c62 <HAL_SPI_TransmitReceive+0x2ae>
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c32:	b29b      	uxth	r3, r3
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d014      	beq.n	8007c62 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	68da      	ldr	r2, [r3, #12]
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c42:	b2d2      	uxtb	r2, r2
 8007c44:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c4a:	1c5a      	adds	r2, r3, #1
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c54:	b29b      	uxth	r3, r3
 8007c56:	3b01      	subs	r3, #1
 8007c58:	b29a      	uxth	r2, r3
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007c5e:	2301      	movs	r3, #1
 8007c60:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007c62:	f7fd f995 	bl	8004f90 <HAL_GetTick>
 8007c66:	4602      	mov	r2, r0
 8007c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c6a:	1ad3      	subs	r3, r2, r3
 8007c6c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007c6e:	429a      	cmp	r2, r3
 8007c70:	d803      	bhi.n	8007c7a <HAL_SPI_TransmitReceive+0x2c6>
 8007c72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c74:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007c78:	d102      	bne.n	8007c80 <HAL_SPI_TransmitReceive+0x2cc>
 8007c7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d103      	bne.n	8007c88 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007c80:	2303      	movs	r3, #3
 8007c82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007c86:	e029      	b.n	8007cdc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c8c:	b29b      	uxth	r3, r3
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d1a2      	bne.n	8007bd8 <HAL_SPI_TransmitReceive+0x224>
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c96:	b29b      	uxth	r3, r3
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d19d      	bne.n	8007bd8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007c9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c9e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007ca0:	68f8      	ldr	r0, [r7, #12]
 8007ca2:	f000 f917 	bl	8007ed4 <SPI_EndRxTxTransaction>
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d006      	beq.n	8007cba <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007cac:	2301      	movs	r3, #1
 8007cae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	2220      	movs	r2, #32
 8007cb6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007cb8:	e010      	b.n	8007cdc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	689b      	ldr	r3, [r3, #8]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d10b      	bne.n	8007cda <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	617b      	str	r3, [r7, #20]
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	68db      	ldr	r3, [r3, #12]
 8007ccc:	617b      	str	r3, [r7, #20]
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	689b      	ldr	r3, [r3, #8]
 8007cd4:	617b      	str	r3, [r7, #20]
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	e000      	b.n	8007cdc <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007cda:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	2201      	movs	r2, #1
 8007ce0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007cec:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	3730      	adds	r7, #48	; 0x30
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bd80      	pop	{r7, pc}

08007cf8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b088      	sub	sp, #32
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	60f8      	str	r0, [r7, #12]
 8007d00:	60b9      	str	r1, [r7, #8]
 8007d02:	603b      	str	r3, [r7, #0]
 8007d04:	4613      	mov	r3, r2
 8007d06:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007d08:	f7fd f942 	bl	8004f90 <HAL_GetTick>
 8007d0c:	4602      	mov	r2, r0
 8007d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d10:	1a9b      	subs	r3, r3, r2
 8007d12:	683a      	ldr	r2, [r7, #0]
 8007d14:	4413      	add	r3, r2
 8007d16:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007d18:	f7fd f93a 	bl	8004f90 <HAL_GetTick>
 8007d1c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007d1e:	4b39      	ldr	r3, [pc, #228]	; (8007e04 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	015b      	lsls	r3, r3, #5
 8007d24:	0d1b      	lsrs	r3, r3, #20
 8007d26:	69fa      	ldr	r2, [r7, #28]
 8007d28:	fb02 f303 	mul.w	r3, r2, r3
 8007d2c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007d2e:	e054      	b.n	8007dda <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d36:	d050      	beq.n	8007dda <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007d38:	f7fd f92a 	bl	8004f90 <HAL_GetTick>
 8007d3c:	4602      	mov	r2, r0
 8007d3e:	69bb      	ldr	r3, [r7, #24]
 8007d40:	1ad3      	subs	r3, r2, r3
 8007d42:	69fa      	ldr	r2, [r7, #28]
 8007d44:	429a      	cmp	r2, r3
 8007d46:	d902      	bls.n	8007d4e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007d48:	69fb      	ldr	r3, [r7, #28]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d13d      	bne.n	8007dca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	685a      	ldr	r2, [r3, #4]
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007d5c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	685b      	ldr	r3, [r3, #4]
 8007d62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007d66:	d111      	bne.n	8007d8c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	689b      	ldr	r3, [r3, #8]
 8007d6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d70:	d004      	beq.n	8007d7c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	689b      	ldr	r3, [r3, #8]
 8007d76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d7a:	d107      	bne.n	8007d8c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	681a      	ldr	r2, [r3, #0]
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d8a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d94:	d10f      	bne.n	8007db6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	681a      	ldr	r2, [r3, #0]
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007da4:	601a      	str	r2, [r3, #0]
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	681a      	ldr	r2, [r3, #0]
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007db4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	2201      	movs	r2, #1
 8007dba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007dc6:	2303      	movs	r3, #3
 8007dc8:	e017      	b.n	8007dfa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007dca:	697b      	ldr	r3, [r7, #20]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d101      	bne.n	8007dd4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007dd4:	697b      	ldr	r3, [r7, #20]
 8007dd6:	3b01      	subs	r3, #1
 8007dd8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	689a      	ldr	r2, [r3, #8]
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	4013      	ands	r3, r2
 8007de4:	68ba      	ldr	r2, [r7, #8]
 8007de6:	429a      	cmp	r2, r3
 8007de8:	bf0c      	ite	eq
 8007dea:	2301      	moveq	r3, #1
 8007dec:	2300      	movne	r3, #0
 8007dee:	b2db      	uxtb	r3, r3
 8007df0:	461a      	mov	r2, r3
 8007df2:	79fb      	ldrb	r3, [r7, #7]
 8007df4:	429a      	cmp	r2, r3
 8007df6:	d19b      	bne.n	8007d30 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007df8:	2300      	movs	r3, #0
}
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	3720      	adds	r7, #32
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}
 8007e02:	bf00      	nop
 8007e04:	200023f0 	.word	0x200023f0

08007e08 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b086      	sub	sp, #24
 8007e0c:	af02      	add	r7, sp, #8
 8007e0e:	60f8      	str	r0, [r7, #12]
 8007e10:	60b9      	str	r1, [r7, #8]
 8007e12:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	685b      	ldr	r3, [r3, #4]
 8007e18:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e1c:	d111      	bne.n	8007e42 <SPI_EndRxTransaction+0x3a>
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	689b      	ldr	r3, [r3, #8]
 8007e22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e26:	d004      	beq.n	8007e32 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	689b      	ldr	r3, [r3, #8]
 8007e2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e30:	d107      	bne.n	8007e42 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	681a      	ldr	r2, [r3, #0]
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e40:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	685b      	ldr	r3, [r3, #4]
 8007e46:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e4a:	d12a      	bne.n	8007ea2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	689b      	ldr	r3, [r3, #8]
 8007e50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e54:	d012      	beq.n	8007e7c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	9300      	str	r3, [sp, #0]
 8007e5a:	68bb      	ldr	r3, [r7, #8]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	2180      	movs	r1, #128	; 0x80
 8007e60:	68f8      	ldr	r0, [r7, #12]
 8007e62:	f7ff ff49 	bl	8007cf8 <SPI_WaitFlagStateUntilTimeout>
 8007e66:	4603      	mov	r3, r0
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d02d      	beq.n	8007ec8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e70:	f043 0220 	orr.w	r2, r3, #32
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007e78:	2303      	movs	r3, #3
 8007e7a:	e026      	b.n	8007eca <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	9300      	str	r3, [sp, #0]
 8007e80:	68bb      	ldr	r3, [r7, #8]
 8007e82:	2200      	movs	r2, #0
 8007e84:	2101      	movs	r1, #1
 8007e86:	68f8      	ldr	r0, [r7, #12]
 8007e88:	f7ff ff36 	bl	8007cf8 <SPI_WaitFlagStateUntilTimeout>
 8007e8c:	4603      	mov	r3, r0
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d01a      	beq.n	8007ec8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e96:	f043 0220 	orr.w	r2, r3, #32
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007e9e:	2303      	movs	r3, #3
 8007ea0:	e013      	b.n	8007eca <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	9300      	str	r3, [sp, #0]
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	2101      	movs	r1, #1
 8007eac:	68f8      	ldr	r0, [r7, #12]
 8007eae:	f7ff ff23 	bl	8007cf8 <SPI_WaitFlagStateUntilTimeout>
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d007      	beq.n	8007ec8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ebc:	f043 0220 	orr.w	r2, r3, #32
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007ec4:	2303      	movs	r3, #3
 8007ec6:	e000      	b.n	8007eca <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007ec8:	2300      	movs	r3, #0
}
 8007eca:	4618      	mov	r0, r3
 8007ecc:	3710      	adds	r7, #16
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bd80      	pop	{r7, pc}
	...

08007ed4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b088      	sub	sp, #32
 8007ed8:	af02      	add	r7, sp, #8
 8007eda:	60f8      	str	r0, [r7, #12]
 8007edc:	60b9      	str	r1, [r7, #8]
 8007ede:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007ee0:	4b1b      	ldr	r3, [pc, #108]	; (8007f50 <SPI_EndRxTxTransaction+0x7c>)
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	4a1b      	ldr	r2, [pc, #108]	; (8007f54 <SPI_EndRxTxTransaction+0x80>)
 8007ee6:	fba2 2303 	umull	r2, r3, r2, r3
 8007eea:	0d5b      	lsrs	r3, r3, #21
 8007eec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007ef0:	fb02 f303 	mul.w	r3, r2, r3
 8007ef4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	685b      	ldr	r3, [r3, #4]
 8007efa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007efe:	d112      	bne.n	8007f26 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	9300      	str	r3, [sp, #0]
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	2200      	movs	r2, #0
 8007f08:	2180      	movs	r1, #128	; 0x80
 8007f0a:	68f8      	ldr	r0, [r7, #12]
 8007f0c:	f7ff fef4 	bl	8007cf8 <SPI_WaitFlagStateUntilTimeout>
 8007f10:	4603      	mov	r3, r0
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d016      	beq.n	8007f44 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f1a:	f043 0220 	orr.w	r2, r3, #32
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007f22:	2303      	movs	r3, #3
 8007f24:	e00f      	b.n	8007f46 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d00a      	beq.n	8007f42 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007f2c:	697b      	ldr	r3, [r7, #20]
 8007f2e:	3b01      	subs	r3, #1
 8007f30:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	689b      	ldr	r3, [r3, #8]
 8007f38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f3c:	2b80      	cmp	r3, #128	; 0x80
 8007f3e:	d0f2      	beq.n	8007f26 <SPI_EndRxTxTransaction+0x52>
 8007f40:	e000      	b.n	8007f44 <SPI_EndRxTxTransaction+0x70>
        break;
 8007f42:	bf00      	nop
  }

  return HAL_OK;
 8007f44:	2300      	movs	r3, #0
}
 8007f46:	4618      	mov	r0, r3
 8007f48:	3718      	adds	r7, #24
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bd80      	pop	{r7, pc}
 8007f4e:	bf00      	nop
 8007f50:	200023f0 	.word	0x200023f0
 8007f54:	165e9f81 	.word	0x165e9f81

08007f58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b082      	sub	sp, #8
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d101      	bne.n	8007f6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007f66:	2301      	movs	r3, #1
 8007f68:	e041      	b.n	8007fee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f70:	b2db      	uxtb	r3, r3
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d106      	bne.n	8007f84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f7fc fd5a 	bl	8004a38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2202      	movs	r2, #2
 8007f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681a      	ldr	r2, [r3, #0]
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	3304      	adds	r3, #4
 8007f94:	4619      	mov	r1, r3
 8007f96:	4610      	mov	r0, r2
 8007f98:	f000 fb42 	bl	8008620 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2201      	movs	r2, #1
 8007fa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2201      	movs	r2, #1
 8007fb0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2201      	movs	r2, #1
 8007fb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2201      	movs	r2, #1
 8007fc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2201      	movs	r2, #1
 8007fc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2201      	movs	r2, #1
 8007fd0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	2201      	movs	r2, #1
 8007fd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2201      	movs	r2, #1
 8007fe0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2201      	movs	r2, #1
 8007fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007fec:	2300      	movs	r3, #0
}
 8007fee:	4618      	mov	r0, r3
 8007ff0:	3708      	adds	r7, #8
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	bd80      	pop	{r7, pc}
	...

08007ff8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007ff8:	b480      	push	{r7}
 8007ffa:	b085      	sub	sp, #20
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008006:	b2db      	uxtb	r3, r3
 8008008:	2b01      	cmp	r3, #1
 800800a:	d001      	beq.n	8008010 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800800c:	2301      	movs	r3, #1
 800800e:	e046      	b.n	800809e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2202      	movs	r2, #2
 8008014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	4a23      	ldr	r2, [pc, #140]	; (80080ac <HAL_TIM_Base_Start+0xb4>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d022      	beq.n	8008068 <HAL_TIM_Base_Start+0x70>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800802a:	d01d      	beq.n	8008068 <HAL_TIM_Base_Start+0x70>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a1f      	ldr	r2, [pc, #124]	; (80080b0 <HAL_TIM_Base_Start+0xb8>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d018      	beq.n	8008068 <HAL_TIM_Base_Start+0x70>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	4a1e      	ldr	r2, [pc, #120]	; (80080b4 <HAL_TIM_Base_Start+0xbc>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d013      	beq.n	8008068 <HAL_TIM_Base_Start+0x70>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	4a1c      	ldr	r2, [pc, #112]	; (80080b8 <HAL_TIM_Base_Start+0xc0>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d00e      	beq.n	8008068 <HAL_TIM_Base_Start+0x70>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	4a1b      	ldr	r2, [pc, #108]	; (80080bc <HAL_TIM_Base_Start+0xc4>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d009      	beq.n	8008068 <HAL_TIM_Base_Start+0x70>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4a19      	ldr	r2, [pc, #100]	; (80080c0 <HAL_TIM_Base_Start+0xc8>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d004      	beq.n	8008068 <HAL_TIM_Base_Start+0x70>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4a18      	ldr	r2, [pc, #96]	; (80080c4 <HAL_TIM_Base_Start+0xcc>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d111      	bne.n	800808c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	689b      	ldr	r3, [r3, #8]
 800806e:	f003 0307 	and.w	r3, r3, #7
 8008072:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	2b06      	cmp	r3, #6
 8008078:	d010      	beq.n	800809c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	681a      	ldr	r2, [r3, #0]
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	f042 0201 	orr.w	r2, r2, #1
 8008088:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800808a:	e007      	b.n	800809c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	681a      	ldr	r2, [r3, #0]
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f042 0201 	orr.w	r2, r2, #1
 800809a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800809c:	2300      	movs	r3, #0
}
 800809e:	4618      	mov	r0, r3
 80080a0:	3714      	adds	r7, #20
 80080a2:	46bd      	mov	sp, r7
 80080a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a8:	4770      	bx	lr
 80080aa:	bf00      	nop
 80080ac:	40010000 	.word	0x40010000
 80080b0:	40000400 	.word	0x40000400
 80080b4:	40000800 	.word	0x40000800
 80080b8:	40000c00 	.word	0x40000c00
 80080bc:	40010400 	.word	0x40010400
 80080c0:	40014000 	.word	0x40014000
 80080c4:	40001800 	.word	0x40001800

080080c8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b082      	sub	sp, #8
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d101      	bne.n	80080da <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80080d6:	2301      	movs	r3, #1
 80080d8:	e041      	b.n	800815e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80080e0:	b2db      	uxtb	r3, r3
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d106      	bne.n	80080f4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2200      	movs	r2, #0
 80080ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f000 f839 	bl	8008166 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2202      	movs	r2, #2
 80080f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681a      	ldr	r2, [r3, #0]
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	3304      	adds	r3, #4
 8008104:	4619      	mov	r1, r3
 8008106:	4610      	mov	r0, r2
 8008108:	f000 fa8a 	bl	8008620 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2201      	movs	r2, #1
 8008110:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2201      	movs	r2, #1
 8008118:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2201      	movs	r2, #1
 8008120:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2201      	movs	r2, #1
 8008128:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2201      	movs	r2, #1
 8008130:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2201      	movs	r2, #1
 8008138:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2201      	movs	r2, #1
 8008140:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2201      	movs	r2, #1
 8008148:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2201      	movs	r2, #1
 8008150:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2201      	movs	r2, #1
 8008158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800815c:	2300      	movs	r3, #0
}
 800815e:	4618      	mov	r0, r3
 8008160:	3708      	adds	r7, #8
 8008162:	46bd      	mov	sp, r7
 8008164:	bd80      	pop	{r7, pc}

08008166 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008166:	b480      	push	{r7}
 8008168:	b083      	sub	sp, #12
 800816a:	af00      	add	r7, sp, #0
 800816c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800816e:	bf00      	nop
 8008170:	370c      	adds	r7, #12
 8008172:	46bd      	mov	sp, r7
 8008174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008178:	4770      	bx	lr
	...

0800817c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b084      	sub	sp, #16
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
 8008184:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d109      	bne.n	80081a0 <HAL_TIM_PWM_Start+0x24>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008192:	b2db      	uxtb	r3, r3
 8008194:	2b01      	cmp	r3, #1
 8008196:	bf14      	ite	ne
 8008198:	2301      	movne	r3, #1
 800819a:	2300      	moveq	r3, #0
 800819c:	b2db      	uxtb	r3, r3
 800819e:	e022      	b.n	80081e6 <HAL_TIM_PWM_Start+0x6a>
 80081a0:	683b      	ldr	r3, [r7, #0]
 80081a2:	2b04      	cmp	r3, #4
 80081a4:	d109      	bne.n	80081ba <HAL_TIM_PWM_Start+0x3e>
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80081ac:	b2db      	uxtb	r3, r3
 80081ae:	2b01      	cmp	r3, #1
 80081b0:	bf14      	ite	ne
 80081b2:	2301      	movne	r3, #1
 80081b4:	2300      	moveq	r3, #0
 80081b6:	b2db      	uxtb	r3, r3
 80081b8:	e015      	b.n	80081e6 <HAL_TIM_PWM_Start+0x6a>
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	2b08      	cmp	r3, #8
 80081be:	d109      	bne.n	80081d4 <HAL_TIM_PWM_Start+0x58>
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80081c6:	b2db      	uxtb	r3, r3
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	bf14      	ite	ne
 80081cc:	2301      	movne	r3, #1
 80081ce:	2300      	moveq	r3, #0
 80081d0:	b2db      	uxtb	r3, r3
 80081d2:	e008      	b.n	80081e6 <HAL_TIM_PWM_Start+0x6a>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80081da:	b2db      	uxtb	r3, r3
 80081dc:	2b01      	cmp	r3, #1
 80081de:	bf14      	ite	ne
 80081e0:	2301      	movne	r3, #1
 80081e2:	2300      	moveq	r3, #0
 80081e4:	b2db      	uxtb	r3, r3
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d001      	beq.n	80081ee <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80081ea:	2301      	movs	r3, #1
 80081ec:	e07c      	b.n	80082e8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d104      	bne.n	80081fe <HAL_TIM_PWM_Start+0x82>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2202      	movs	r2, #2
 80081f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80081fc:	e013      	b.n	8008226 <HAL_TIM_PWM_Start+0xaa>
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	2b04      	cmp	r3, #4
 8008202:	d104      	bne.n	800820e <HAL_TIM_PWM_Start+0x92>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2202      	movs	r2, #2
 8008208:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800820c:	e00b      	b.n	8008226 <HAL_TIM_PWM_Start+0xaa>
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	2b08      	cmp	r3, #8
 8008212:	d104      	bne.n	800821e <HAL_TIM_PWM_Start+0xa2>
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2202      	movs	r2, #2
 8008218:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800821c:	e003      	b.n	8008226 <HAL_TIM_PWM_Start+0xaa>
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2202      	movs	r2, #2
 8008222:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	2201      	movs	r2, #1
 800822c:	6839      	ldr	r1, [r7, #0]
 800822e:	4618      	mov	r0, r3
 8008230:	f000 fce0 	bl	8008bf4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	4a2d      	ldr	r2, [pc, #180]	; (80082f0 <HAL_TIM_PWM_Start+0x174>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d004      	beq.n	8008248 <HAL_TIM_PWM_Start+0xcc>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	4a2c      	ldr	r2, [pc, #176]	; (80082f4 <HAL_TIM_PWM_Start+0x178>)
 8008244:	4293      	cmp	r3, r2
 8008246:	d101      	bne.n	800824c <HAL_TIM_PWM_Start+0xd0>
 8008248:	2301      	movs	r3, #1
 800824a:	e000      	b.n	800824e <HAL_TIM_PWM_Start+0xd2>
 800824c:	2300      	movs	r3, #0
 800824e:	2b00      	cmp	r3, #0
 8008250:	d007      	beq.n	8008262 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008260:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	4a22      	ldr	r2, [pc, #136]	; (80082f0 <HAL_TIM_PWM_Start+0x174>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d022      	beq.n	80082b2 <HAL_TIM_PWM_Start+0x136>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008274:	d01d      	beq.n	80082b2 <HAL_TIM_PWM_Start+0x136>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a1f      	ldr	r2, [pc, #124]	; (80082f8 <HAL_TIM_PWM_Start+0x17c>)
 800827c:	4293      	cmp	r3, r2
 800827e:	d018      	beq.n	80082b2 <HAL_TIM_PWM_Start+0x136>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	4a1d      	ldr	r2, [pc, #116]	; (80082fc <HAL_TIM_PWM_Start+0x180>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d013      	beq.n	80082b2 <HAL_TIM_PWM_Start+0x136>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	4a1c      	ldr	r2, [pc, #112]	; (8008300 <HAL_TIM_PWM_Start+0x184>)
 8008290:	4293      	cmp	r3, r2
 8008292:	d00e      	beq.n	80082b2 <HAL_TIM_PWM_Start+0x136>
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a16      	ldr	r2, [pc, #88]	; (80082f4 <HAL_TIM_PWM_Start+0x178>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d009      	beq.n	80082b2 <HAL_TIM_PWM_Start+0x136>
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4a18      	ldr	r2, [pc, #96]	; (8008304 <HAL_TIM_PWM_Start+0x188>)
 80082a4:	4293      	cmp	r3, r2
 80082a6:	d004      	beq.n	80082b2 <HAL_TIM_PWM_Start+0x136>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	4a16      	ldr	r2, [pc, #88]	; (8008308 <HAL_TIM_PWM_Start+0x18c>)
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d111      	bne.n	80082d6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	689b      	ldr	r3, [r3, #8]
 80082b8:	f003 0307 	and.w	r3, r3, #7
 80082bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	2b06      	cmp	r3, #6
 80082c2:	d010      	beq.n	80082e6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	681a      	ldr	r2, [r3, #0]
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f042 0201 	orr.w	r2, r2, #1
 80082d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082d4:	e007      	b.n	80082e6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	681a      	ldr	r2, [r3, #0]
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	f042 0201 	orr.w	r2, r2, #1
 80082e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80082e6:	2300      	movs	r3, #0
}
 80082e8:	4618      	mov	r0, r3
 80082ea:	3710      	adds	r7, #16
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bd80      	pop	{r7, pc}
 80082f0:	40010000 	.word	0x40010000
 80082f4:	40010400 	.word	0x40010400
 80082f8:	40000400 	.word	0x40000400
 80082fc:	40000800 	.word	0x40000800
 8008300:	40000c00 	.word	0x40000c00
 8008304:	40014000 	.word	0x40014000
 8008308:	40001800 	.word	0x40001800

0800830c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b086      	sub	sp, #24
 8008310:	af00      	add	r7, sp, #0
 8008312:	60f8      	str	r0, [r7, #12]
 8008314:	60b9      	str	r1, [r7, #8]
 8008316:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008318:	2300      	movs	r3, #0
 800831a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008322:	2b01      	cmp	r3, #1
 8008324:	d101      	bne.n	800832a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008326:	2302      	movs	r3, #2
 8008328:	e0ae      	b.n	8008488 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	2201      	movs	r2, #1
 800832e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2b0c      	cmp	r3, #12
 8008336:	f200 809f 	bhi.w	8008478 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800833a:	a201      	add	r2, pc, #4	; (adr r2, 8008340 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800833c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008340:	08008375 	.word	0x08008375
 8008344:	08008479 	.word	0x08008479
 8008348:	08008479 	.word	0x08008479
 800834c:	08008479 	.word	0x08008479
 8008350:	080083b5 	.word	0x080083b5
 8008354:	08008479 	.word	0x08008479
 8008358:	08008479 	.word	0x08008479
 800835c:	08008479 	.word	0x08008479
 8008360:	080083f7 	.word	0x080083f7
 8008364:	08008479 	.word	0x08008479
 8008368:	08008479 	.word	0x08008479
 800836c:	08008479 	.word	0x08008479
 8008370:	08008437 	.word	0x08008437
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	68b9      	ldr	r1, [r7, #8]
 800837a:	4618      	mov	r0, r3
 800837c:	f000 f9f0 	bl	8008760 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	699a      	ldr	r2, [r3, #24]
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f042 0208 	orr.w	r2, r2, #8
 800838e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	699a      	ldr	r2, [r3, #24]
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f022 0204 	bic.w	r2, r2, #4
 800839e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	6999      	ldr	r1, [r3, #24]
 80083a6:	68bb      	ldr	r3, [r7, #8]
 80083a8:	691a      	ldr	r2, [r3, #16]
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	430a      	orrs	r2, r1
 80083b0:	619a      	str	r2, [r3, #24]
      break;
 80083b2:	e064      	b.n	800847e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	68b9      	ldr	r1, [r7, #8]
 80083ba:	4618      	mov	r0, r3
 80083bc:	f000 fa40 	bl	8008840 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	699a      	ldr	r2, [r3, #24]
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80083ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	699a      	ldr	r2, [r3, #24]
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80083de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	6999      	ldr	r1, [r3, #24]
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	691b      	ldr	r3, [r3, #16]
 80083ea:	021a      	lsls	r2, r3, #8
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	430a      	orrs	r2, r1
 80083f2:	619a      	str	r2, [r3, #24]
      break;
 80083f4:	e043      	b.n	800847e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	68b9      	ldr	r1, [r7, #8]
 80083fc:	4618      	mov	r0, r3
 80083fe:	f000 fa95 	bl	800892c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	69da      	ldr	r2, [r3, #28]
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f042 0208 	orr.w	r2, r2, #8
 8008410:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	69da      	ldr	r2, [r3, #28]
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f022 0204 	bic.w	r2, r2, #4
 8008420:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	69d9      	ldr	r1, [r3, #28]
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	691a      	ldr	r2, [r3, #16]
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	430a      	orrs	r2, r1
 8008432:	61da      	str	r2, [r3, #28]
      break;
 8008434:	e023      	b.n	800847e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	68b9      	ldr	r1, [r7, #8]
 800843c:	4618      	mov	r0, r3
 800843e:	f000 fae9 	bl	8008a14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	69da      	ldr	r2, [r3, #28]
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008450:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	69da      	ldr	r2, [r3, #28]
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008460:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	69d9      	ldr	r1, [r3, #28]
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	691b      	ldr	r3, [r3, #16]
 800846c:	021a      	lsls	r2, r3, #8
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	430a      	orrs	r2, r1
 8008474:	61da      	str	r2, [r3, #28]
      break;
 8008476:	e002      	b.n	800847e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008478:	2301      	movs	r3, #1
 800847a:	75fb      	strb	r3, [r7, #23]
      break;
 800847c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	2200      	movs	r2, #0
 8008482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008486:	7dfb      	ldrb	r3, [r7, #23]
}
 8008488:	4618      	mov	r0, r3
 800848a:	3718      	adds	r7, #24
 800848c:	46bd      	mov	sp, r7
 800848e:	bd80      	pop	{r7, pc}

08008490 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008490:	b580      	push	{r7, lr}
 8008492:	b084      	sub	sp, #16
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]
 8008498:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800849a:	2300      	movs	r3, #0
 800849c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80084a4:	2b01      	cmp	r3, #1
 80084a6:	d101      	bne.n	80084ac <HAL_TIM_ConfigClockSource+0x1c>
 80084a8:	2302      	movs	r3, #2
 80084aa:	e0b4      	b.n	8008616 <HAL_TIM_ConfigClockSource+0x186>
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2201      	movs	r2, #1
 80084b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2202      	movs	r2, #2
 80084b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	689b      	ldr	r3, [r3, #8]
 80084c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80084c4:	68bb      	ldr	r3, [r7, #8]
 80084c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80084ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80084d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	68ba      	ldr	r2, [r7, #8]
 80084da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80084e4:	d03e      	beq.n	8008564 <HAL_TIM_ConfigClockSource+0xd4>
 80084e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80084ea:	f200 8087 	bhi.w	80085fc <HAL_TIM_ConfigClockSource+0x16c>
 80084ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084f2:	f000 8086 	beq.w	8008602 <HAL_TIM_ConfigClockSource+0x172>
 80084f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084fa:	d87f      	bhi.n	80085fc <HAL_TIM_ConfigClockSource+0x16c>
 80084fc:	2b70      	cmp	r3, #112	; 0x70
 80084fe:	d01a      	beq.n	8008536 <HAL_TIM_ConfigClockSource+0xa6>
 8008500:	2b70      	cmp	r3, #112	; 0x70
 8008502:	d87b      	bhi.n	80085fc <HAL_TIM_ConfigClockSource+0x16c>
 8008504:	2b60      	cmp	r3, #96	; 0x60
 8008506:	d050      	beq.n	80085aa <HAL_TIM_ConfigClockSource+0x11a>
 8008508:	2b60      	cmp	r3, #96	; 0x60
 800850a:	d877      	bhi.n	80085fc <HAL_TIM_ConfigClockSource+0x16c>
 800850c:	2b50      	cmp	r3, #80	; 0x50
 800850e:	d03c      	beq.n	800858a <HAL_TIM_ConfigClockSource+0xfa>
 8008510:	2b50      	cmp	r3, #80	; 0x50
 8008512:	d873      	bhi.n	80085fc <HAL_TIM_ConfigClockSource+0x16c>
 8008514:	2b40      	cmp	r3, #64	; 0x40
 8008516:	d058      	beq.n	80085ca <HAL_TIM_ConfigClockSource+0x13a>
 8008518:	2b40      	cmp	r3, #64	; 0x40
 800851a:	d86f      	bhi.n	80085fc <HAL_TIM_ConfigClockSource+0x16c>
 800851c:	2b30      	cmp	r3, #48	; 0x30
 800851e:	d064      	beq.n	80085ea <HAL_TIM_ConfigClockSource+0x15a>
 8008520:	2b30      	cmp	r3, #48	; 0x30
 8008522:	d86b      	bhi.n	80085fc <HAL_TIM_ConfigClockSource+0x16c>
 8008524:	2b20      	cmp	r3, #32
 8008526:	d060      	beq.n	80085ea <HAL_TIM_ConfigClockSource+0x15a>
 8008528:	2b20      	cmp	r3, #32
 800852a:	d867      	bhi.n	80085fc <HAL_TIM_ConfigClockSource+0x16c>
 800852c:	2b00      	cmp	r3, #0
 800852e:	d05c      	beq.n	80085ea <HAL_TIM_ConfigClockSource+0x15a>
 8008530:	2b10      	cmp	r3, #16
 8008532:	d05a      	beq.n	80085ea <HAL_TIM_ConfigClockSource+0x15a>
 8008534:	e062      	b.n	80085fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6818      	ldr	r0, [r3, #0]
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	6899      	ldr	r1, [r3, #8]
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	685a      	ldr	r2, [r3, #4]
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	68db      	ldr	r3, [r3, #12]
 8008546:	f000 fb35 	bl	8008bb4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	689b      	ldr	r3, [r3, #8]
 8008550:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008552:	68bb      	ldr	r3, [r7, #8]
 8008554:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008558:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	68ba      	ldr	r2, [r7, #8]
 8008560:	609a      	str	r2, [r3, #8]
      break;
 8008562:	e04f      	b.n	8008604 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6818      	ldr	r0, [r3, #0]
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	6899      	ldr	r1, [r3, #8]
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	685a      	ldr	r2, [r3, #4]
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	68db      	ldr	r3, [r3, #12]
 8008574:	f000 fb1e 	bl	8008bb4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	689a      	ldr	r2, [r3, #8]
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008586:	609a      	str	r2, [r3, #8]
      break;
 8008588:	e03c      	b.n	8008604 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6818      	ldr	r0, [r3, #0]
 800858e:	683b      	ldr	r3, [r7, #0]
 8008590:	6859      	ldr	r1, [r3, #4]
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	68db      	ldr	r3, [r3, #12]
 8008596:	461a      	mov	r2, r3
 8008598:	f000 fa92 	bl	8008ac0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	2150      	movs	r1, #80	; 0x50
 80085a2:	4618      	mov	r0, r3
 80085a4:	f000 faeb 	bl	8008b7e <TIM_ITRx_SetConfig>
      break;
 80085a8:	e02c      	b.n	8008604 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	6818      	ldr	r0, [r3, #0]
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	6859      	ldr	r1, [r3, #4]
 80085b2:	683b      	ldr	r3, [r7, #0]
 80085b4:	68db      	ldr	r3, [r3, #12]
 80085b6:	461a      	mov	r2, r3
 80085b8:	f000 fab1 	bl	8008b1e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	2160      	movs	r1, #96	; 0x60
 80085c2:	4618      	mov	r0, r3
 80085c4:	f000 fadb 	bl	8008b7e <TIM_ITRx_SetConfig>
      break;
 80085c8:	e01c      	b.n	8008604 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6818      	ldr	r0, [r3, #0]
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	6859      	ldr	r1, [r3, #4]
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	68db      	ldr	r3, [r3, #12]
 80085d6:	461a      	mov	r2, r3
 80085d8:	f000 fa72 	bl	8008ac0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	2140      	movs	r1, #64	; 0x40
 80085e2:	4618      	mov	r0, r3
 80085e4:	f000 facb 	bl	8008b7e <TIM_ITRx_SetConfig>
      break;
 80085e8:	e00c      	b.n	8008604 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681a      	ldr	r2, [r3, #0]
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	4619      	mov	r1, r3
 80085f4:	4610      	mov	r0, r2
 80085f6:	f000 fac2 	bl	8008b7e <TIM_ITRx_SetConfig>
      break;
 80085fa:	e003      	b.n	8008604 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80085fc:	2301      	movs	r3, #1
 80085fe:	73fb      	strb	r3, [r7, #15]
      break;
 8008600:	e000      	b.n	8008604 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008602:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2201      	movs	r2, #1
 8008608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2200      	movs	r2, #0
 8008610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008614:	7bfb      	ldrb	r3, [r7, #15]
}
 8008616:	4618      	mov	r0, r3
 8008618:	3710      	adds	r7, #16
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}
	...

08008620 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008620:	b480      	push	{r7}
 8008622:	b085      	sub	sp, #20
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
 8008628:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	4a40      	ldr	r2, [pc, #256]	; (8008734 <TIM_Base_SetConfig+0x114>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d013      	beq.n	8008660 <TIM_Base_SetConfig+0x40>
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800863e:	d00f      	beq.n	8008660 <TIM_Base_SetConfig+0x40>
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	4a3d      	ldr	r2, [pc, #244]	; (8008738 <TIM_Base_SetConfig+0x118>)
 8008644:	4293      	cmp	r3, r2
 8008646:	d00b      	beq.n	8008660 <TIM_Base_SetConfig+0x40>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	4a3c      	ldr	r2, [pc, #240]	; (800873c <TIM_Base_SetConfig+0x11c>)
 800864c:	4293      	cmp	r3, r2
 800864e:	d007      	beq.n	8008660 <TIM_Base_SetConfig+0x40>
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	4a3b      	ldr	r2, [pc, #236]	; (8008740 <TIM_Base_SetConfig+0x120>)
 8008654:	4293      	cmp	r3, r2
 8008656:	d003      	beq.n	8008660 <TIM_Base_SetConfig+0x40>
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	4a3a      	ldr	r2, [pc, #232]	; (8008744 <TIM_Base_SetConfig+0x124>)
 800865c:	4293      	cmp	r3, r2
 800865e:	d108      	bne.n	8008672 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008666:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	685b      	ldr	r3, [r3, #4]
 800866c:	68fa      	ldr	r2, [r7, #12]
 800866e:	4313      	orrs	r3, r2
 8008670:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	4a2f      	ldr	r2, [pc, #188]	; (8008734 <TIM_Base_SetConfig+0x114>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d02b      	beq.n	80086d2 <TIM_Base_SetConfig+0xb2>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008680:	d027      	beq.n	80086d2 <TIM_Base_SetConfig+0xb2>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	4a2c      	ldr	r2, [pc, #176]	; (8008738 <TIM_Base_SetConfig+0x118>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d023      	beq.n	80086d2 <TIM_Base_SetConfig+0xb2>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	4a2b      	ldr	r2, [pc, #172]	; (800873c <TIM_Base_SetConfig+0x11c>)
 800868e:	4293      	cmp	r3, r2
 8008690:	d01f      	beq.n	80086d2 <TIM_Base_SetConfig+0xb2>
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	4a2a      	ldr	r2, [pc, #168]	; (8008740 <TIM_Base_SetConfig+0x120>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d01b      	beq.n	80086d2 <TIM_Base_SetConfig+0xb2>
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	4a29      	ldr	r2, [pc, #164]	; (8008744 <TIM_Base_SetConfig+0x124>)
 800869e:	4293      	cmp	r3, r2
 80086a0:	d017      	beq.n	80086d2 <TIM_Base_SetConfig+0xb2>
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	4a28      	ldr	r2, [pc, #160]	; (8008748 <TIM_Base_SetConfig+0x128>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d013      	beq.n	80086d2 <TIM_Base_SetConfig+0xb2>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	4a27      	ldr	r2, [pc, #156]	; (800874c <TIM_Base_SetConfig+0x12c>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d00f      	beq.n	80086d2 <TIM_Base_SetConfig+0xb2>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	4a26      	ldr	r2, [pc, #152]	; (8008750 <TIM_Base_SetConfig+0x130>)
 80086b6:	4293      	cmp	r3, r2
 80086b8:	d00b      	beq.n	80086d2 <TIM_Base_SetConfig+0xb2>
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	4a25      	ldr	r2, [pc, #148]	; (8008754 <TIM_Base_SetConfig+0x134>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d007      	beq.n	80086d2 <TIM_Base_SetConfig+0xb2>
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	4a24      	ldr	r2, [pc, #144]	; (8008758 <TIM_Base_SetConfig+0x138>)
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d003      	beq.n	80086d2 <TIM_Base_SetConfig+0xb2>
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	4a23      	ldr	r2, [pc, #140]	; (800875c <TIM_Base_SetConfig+0x13c>)
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d108      	bne.n	80086e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80086d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80086da:	683b      	ldr	r3, [r7, #0]
 80086dc:	68db      	ldr	r3, [r3, #12]
 80086de:	68fa      	ldr	r2, [r7, #12]
 80086e0:	4313      	orrs	r3, r2
 80086e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	695b      	ldr	r3, [r3, #20]
 80086ee:	4313      	orrs	r3, r2
 80086f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	68fa      	ldr	r2, [r7, #12]
 80086f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	689a      	ldr	r2, [r3, #8]
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	681a      	ldr	r2, [r3, #0]
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	4a0a      	ldr	r2, [pc, #40]	; (8008734 <TIM_Base_SetConfig+0x114>)
 800870c:	4293      	cmp	r3, r2
 800870e:	d003      	beq.n	8008718 <TIM_Base_SetConfig+0xf8>
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	4a0c      	ldr	r2, [pc, #48]	; (8008744 <TIM_Base_SetConfig+0x124>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d103      	bne.n	8008720 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	691a      	ldr	r2, [r3, #16]
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2201      	movs	r2, #1
 8008724:	615a      	str	r2, [r3, #20]
}
 8008726:	bf00      	nop
 8008728:	3714      	adds	r7, #20
 800872a:	46bd      	mov	sp, r7
 800872c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008730:	4770      	bx	lr
 8008732:	bf00      	nop
 8008734:	40010000 	.word	0x40010000
 8008738:	40000400 	.word	0x40000400
 800873c:	40000800 	.word	0x40000800
 8008740:	40000c00 	.word	0x40000c00
 8008744:	40010400 	.word	0x40010400
 8008748:	40014000 	.word	0x40014000
 800874c:	40014400 	.word	0x40014400
 8008750:	40014800 	.word	0x40014800
 8008754:	40001800 	.word	0x40001800
 8008758:	40001c00 	.word	0x40001c00
 800875c:	40002000 	.word	0x40002000

08008760 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008760:	b480      	push	{r7}
 8008762:	b087      	sub	sp, #28
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
 8008768:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6a1b      	ldr	r3, [r3, #32]
 800876e:	f023 0201 	bic.w	r2, r3, #1
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	6a1b      	ldr	r3, [r3, #32]
 800877a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	685b      	ldr	r3, [r3, #4]
 8008780:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	699b      	ldr	r3, [r3, #24]
 8008786:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800878e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	f023 0303 	bic.w	r3, r3, #3
 8008796:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	68fa      	ldr	r2, [r7, #12]
 800879e:	4313      	orrs	r3, r2
 80087a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	f023 0302 	bic.w	r3, r3, #2
 80087a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	689b      	ldr	r3, [r3, #8]
 80087ae:	697a      	ldr	r2, [r7, #20]
 80087b0:	4313      	orrs	r3, r2
 80087b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	4a20      	ldr	r2, [pc, #128]	; (8008838 <TIM_OC1_SetConfig+0xd8>)
 80087b8:	4293      	cmp	r3, r2
 80087ba:	d003      	beq.n	80087c4 <TIM_OC1_SetConfig+0x64>
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	4a1f      	ldr	r2, [pc, #124]	; (800883c <TIM_OC1_SetConfig+0xdc>)
 80087c0:	4293      	cmp	r3, r2
 80087c2:	d10c      	bne.n	80087de <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80087c4:	697b      	ldr	r3, [r7, #20]
 80087c6:	f023 0308 	bic.w	r3, r3, #8
 80087ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	68db      	ldr	r3, [r3, #12]
 80087d0:	697a      	ldr	r2, [r7, #20]
 80087d2:	4313      	orrs	r3, r2
 80087d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80087d6:	697b      	ldr	r3, [r7, #20]
 80087d8:	f023 0304 	bic.w	r3, r3, #4
 80087dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	4a15      	ldr	r2, [pc, #84]	; (8008838 <TIM_OC1_SetConfig+0xd8>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d003      	beq.n	80087ee <TIM_OC1_SetConfig+0x8e>
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	4a14      	ldr	r2, [pc, #80]	; (800883c <TIM_OC1_SetConfig+0xdc>)
 80087ea:	4293      	cmp	r3, r2
 80087ec:	d111      	bne.n	8008812 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80087ee:	693b      	ldr	r3, [r7, #16]
 80087f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80087f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80087f6:	693b      	ldr	r3, [r7, #16]
 80087f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80087fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	695b      	ldr	r3, [r3, #20]
 8008802:	693a      	ldr	r2, [r7, #16]
 8008804:	4313      	orrs	r3, r2
 8008806:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008808:	683b      	ldr	r3, [r7, #0]
 800880a:	699b      	ldr	r3, [r3, #24]
 800880c:	693a      	ldr	r2, [r7, #16]
 800880e:	4313      	orrs	r3, r2
 8008810:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	693a      	ldr	r2, [r7, #16]
 8008816:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	68fa      	ldr	r2, [r7, #12]
 800881c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	685a      	ldr	r2, [r3, #4]
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	697a      	ldr	r2, [r7, #20]
 800882a:	621a      	str	r2, [r3, #32]
}
 800882c:	bf00      	nop
 800882e:	371c      	adds	r7, #28
 8008830:	46bd      	mov	sp, r7
 8008832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008836:	4770      	bx	lr
 8008838:	40010000 	.word	0x40010000
 800883c:	40010400 	.word	0x40010400

08008840 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008840:	b480      	push	{r7}
 8008842:	b087      	sub	sp, #28
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
 8008848:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6a1b      	ldr	r3, [r3, #32]
 800884e:	f023 0210 	bic.w	r2, r3, #16
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6a1b      	ldr	r3, [r3, #32]
 800885a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	685b      	ldr	r3, [r3, #4]
 8008860:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	699b      	ldr	r3, [r3, #24]
 8008866:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800886e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008876:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	021b      	lsls	r3, r3, #8
 800887e:	68fa      	ldr	r2, [r7, #12]
 8008880:	4313      	orrs	r3, r2
 8008882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008884:	697b      	ldr	r3, [r7, #20]
 8008886:	f023 0320 	bic.w	r3, r3, #32
 800888a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	689b      	ldr	r3, [r3, #8]
 8008890:	011b      	lsls	r3, r3, #4
 8008892:	697a      	ldr	r2, [r7, #20]
 8008894:	4313      	orrs	r3, r2
 8008896:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	4a22      	ldr	r2, [pc, #136]	; (8008924 <TIM_OC2_SetConfig+0xe4>)
 800889c:	4293      	cmp	r3, r2
 800889e:	d003      	beq.n	80088a8 <TIM_OC2_SetConfig+0x68>
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	4a21      	ldr	r2, [pc, #132]	; (8008928 <TIM_OC2_SetConfig+0xe8>)
 80088a4:	4293      	cmp	r3, r2
 80088a6:	d10d      	bne.n	80088c4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80088a8:	697b      	ldr	r3, [r7, #20]
 80088aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80088ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80088b0:	683b      	ldr	r3, [r7, #0]
 80088b2:	68db      	ldr	r3, [r3, #12]
 80088b4:	011b      	lsls	r3, r3, #4
 80088b6:	697a      	ldr	r2, [r7, #20]
 80088b8:	4313      	orrs	r3, r2
 80088ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80088bc:	697b      	ldr	r3, [r7, #20]
 80088be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80088c2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	4a17      	ldr	r2, [pc, #92]	; (8008924 <TIM_OC2_SetConfig+0xe4>)
 80088c8:	4293      	cmp	r3, r2
 80088ca:	d003      	beq.n	80088d4 <TIM_OC2_SetConfig+0x94>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	4a16      	ldr	r2, [pc, #88]	; (8008928 <TIM_OC2_SetConfig+0xe8>)
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d113      	bne.n	80088fc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80088d4:	693b      	ldr	r3, [r7, #16]
 80088d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80088da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80088dc:	693b      	ldr	r3, [r7, #16]
 80088de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80088e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	695b      	ldr	r3, [r3, #20]
 80088e8:	009b      	lsls	r3, r3, #2
 80088ea:	693a      	ldr	r2, [r7, #16]
 80088ec:	4313      	orrs	r3, r2
 80088ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80088f0:	683b      	ldr	r3, [r7, #0]
 80088f2:	699b      	ldr	r3, [r3, #24]
 80088f4:	009b      	lsls	r3, r3, #2
 80088f6:	693a      	ldr	r2, [r7, #16]
 80088f8:	4313      	orrs	r3, r2
 80088fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	693a      	ldr	r2, [r7, #16]
 8008900:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	68fa      	ldr	r2, [r7, #12]
 8008906:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	685a      	ldr	r2, [r3, #4]
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	697a      	ldr	r2, [r7, #20]
 8008914:	621a      	str	r2, [r3, #32]
}
 8008916:	bf00      	nop
 8008918:	371c      	adds	r7, #28
 800891a:	46bd      	mov	sp, r7
 800891c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008920:	4770      	bx	lr
 8008922:	bf00      	nop
 8008924:	40010000 	.word	0x40010000
 8008928:	40010400 	.word	0x40010400

0800892c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800892c:	b480      	push	{r7}
 800892e:	b087      	sub	sp, #28
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
 8008934:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	6a1b      	ldr	r3, [r3, #32]
 800893a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6a1b      	ldr	r3, [r3, #32]
 8008946:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	685b      	ldr	r3, [r3, #4]
 800894c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	69db      	ldr	r3, [r3, #28]
 8008952:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800895a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	f023 0303 	bic.w	r3, r3, #3
 8008962:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	68fa      	ldr	r2, [r7, #12]
 800896a:	4313      	orrs	r3, r2
 800896c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800896e:	697b      	ldr	r3, [r7, #20]
 8008970:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008974:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	689b      	ldr	r3, [r3, #8]
 800897a:	021b      	lsls	r3, r3, #8
 800897c:	697a      	ldr	r2, [r7, #20]
 800897e:	4313      	orrs	r3, r2
 8008980:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	4a21      	ldr	r2, [pc, #132]	; (8008a0c <TIM_OC3_SetConfig+0xe0>)
 8008986:	4293      	cmp	r3, r2
 8008988:	d003      	beq.n	8008992 <TIM_OC3_SetConfig+0x66>
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	4a20      	ldr	r2, [pc, #128]	; (8008a10 <TIM_OC3_SetConfig+0xe4>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d10d      	bne.n	80089ae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008992:	697b      	ldr	r3, [r7, #20]
 8008994:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008998:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	68db      	ldr	r3, [r3, #12]
 800899e:	021b      	lsls	r3, r3, #8
 80089a0:	697a      	ldr	r2, [r7, #20]
 80089a2:	4313      	orrs	r3, r2
 80089a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80089a6:	697b      	ldr	r3, [r7, #20]
 80089a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80089ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	4a16      	ldr	r2, [pc, #88]	; (8008a0c <TIM_OC3_SetConfig+0xe0>)
 80089b2:	4293      	cmp	r3, r2
 80089b4:	d003      	beq.n	80089be <TIM_OC3_SetConfig+0x92>
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	4a15      	ldr	r2, [pc, #84]	; (8008a10 <TIM_OC3_SetConfig+0xe4>)
 80089ba:	4293      	cmp	r3, r2
 80089bc:	d113      	bne.n	80089e6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80089be:	693b      	ldr	r3, [r7, #16]
 80089c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80089c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80089c6:	693b      	ldr	r3, [r7, #16]
 80089c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80089cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	695b      	ldr	r3, [r3, #20]
 80089d2:	011b      	lsls	r3, r3, #4
 80089d4:	693a      	ldr	r2, [r7, #16]
 80089d6:	4313      	orrs	r3, r2
 80089d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80089da:	683b      	ldr	r3, [r7, #0]
 80089dc:	699b      	ldr	r3, [r3, #24]
 80089de:	011b      	lsls	r3, r3, #4
 80089e0:	693a      	ldr	r2, [r7, #16]
 80089e2:	4313      	orrs	r3, r2
 80089e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	693a      	ldr	r2, [r7, #16]
 80089ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	68fa      	ldr	r2, [r7, #12]
 80089f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	685a      	ldr	r2, [r3, #4]
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	697a      	ldr	r2, [r7, #20]
 80089fe:	621a      	str	r2, [r3, #32]
}
 8008a00:	bf00      	nop
 8008a02:	371c      	adds	r7, #28
 8008a04:	46bd      	mov	sp, r7
 8008a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0a:	4770      	bx	lr
 8008a0c:	40010000 	.word	0x40010000
 8008a10:	40010400 	.word	0x40010400

08008a14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008a14:	b480      	push	{r7}
 8008a16:	b087      	sub	sp, #28
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
 8008a1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6a1b      	ldr	r3, [r3, #32]
 8008a22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6a1b      	ldr	r3, [r3, #32]
 8008a2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	685b      	ldr	r3, [r3, #4]
 8008a34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	69db      	ldr	r3, [r3, #28]
 8008a3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008a4c:	683b      	ldr	r3, [r7, #0]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	021b      	lsls	r3, r3, #8
 8008a52:	68fa      	ldr	r2, [r7, #12]
 8008a54:	4313      	orrs	r3, r2
 8008a56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008a5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	689b      	ldr	r3, [r3, #8]
 8008a64:	031b      	lsls	r3, r3, #12
 8008a66:	693a      	ldr	r2, [r7, #16]
 8008a68:	4313      	orrs	r3, r2
 8008a6a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	4a12      	ldr	r2, [pc, #72]	; (8008ab8 <TIM_OC4_SetConfig+0xa4>)
 8008a70:	4293      	cmp	r3, r2
 8008a72:	d003      	beq.n	8008a7c <TIM_OC4_SetConfig+0x68>
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	4a11      	ldr	r2, [pc, #68]	; (8008abc <TIM_OC4_SetConfig+0xa8>)
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d109      	bne.n	8008a90 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008a7c:	697b      	ldr	r3, [r7, #20]
 8008a7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008a82:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	695b      	ldr	r3, [r3, #20]
 8008a88:	019b      	lsls	r3, r3, #6
 8008a8a:	697a      	ldr	r2, [r7, #20]
 8008a8c:	4313      	orrs	r3, r2
 8008a8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	697a      	ldr	r2, [r7, #20]
 8008a94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	68fa      	ldr	r2, [r7, #12]
 8008a9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008a9c:	683b      	ldr	r3, [r7, #0]
 8008a9e:	685a      	ldr	r2, [r3, #4]
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	693a      	ldr	r2, [r7, #16]
 8008aa8:	621a      	str	r2, [r3, #32]
}
 8008aaa:	bf00      	nop
 8008aac:	371c      	adds	r7, #28
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab4:	4770      	bx	lr
 8008ab6:	bf00      	nop
 8008ab8:	40010000 	.word	0x40010000
 8008abc:	40010400 	.word	0x40010400

08008ac0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008ac0:	b480      	push	{r7}
 8008ac2:	b087      	sub	sp, #28
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	60f8      	str	r0, [r7, #12]
 8008ac8:	60b9      	str	r1, [r7, #8]
 8008aca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	6a1b      	ldr	r3, [r3, #32]
 8008ad0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	6a1b      	ldr	r3, [r3, #32]
 8008ad6:	f023 0201 	bic.w	r2, r3, #1
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	699b      	ldr	r3, [r3, #24]
 8008ae2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008ae4:	693b      	ldr	r3, [r7, #16]
 8008ae6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008aea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	011b      	lsls	r3, r3, #4
 8008af0:	693a      	ldr	r2, [r7, #16]
 8008af2:	4313      	orrs	r3, r2
 8008af4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008af6:	697b      	ldr	r3, [r7, #20]
 8008af8:	f023 030a 	bic.w	r3, r3, #10
 8008afc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008afe:	697a      	ldr	r2, [r7, #20]
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	4313      	orrs	r3, r2
 8008b04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	693a      	ldr	r2, [r7, #16]
 8008b0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	697a      	ldr	r2, [r7, #20]
 8008b10:	621a      	str	r2, [r3, #32]
}
 8008b12:	bf00      	nop
 8008b14:	371c      	adds	r7, #28
 8008b16:	46bd      	mov	sp, r7
 8008b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1c:	4770      	bx	lr

08008b1e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b1e:	b480      	push	{r7}
 8008b20:	b087      	sub	sp, #28
 8008b22:	af00      	add	r7, sp, #0
 8008b24:	60f8      	str	r0, [r7, #12]
 8008b26:	60b9      	str	r1, [r7, #8]
 8008b28:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	6a1b      	ldr	r3, [r3, #32]
 8008b2e:	f023 0210 	bic.w	r2, r3, #16
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	699b      	ldr	r3, [r3, #24]
 8008b3a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	6a1b      	ldr	r3, [r3, #32]
 8008b40:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008b42:	697b      	ldr	r3, [r7, #20]
 8008b44:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008b48:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	031b      	lsls	r3, r3, #12
 8008b4e:	697a      	ldr	r2, [r7, #20]
 8008b50:	4313      	orrs	r3, r2
 8008b52:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008b54:	693b      	ldr	r3, [r7, #16]
 8008b56:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008b5a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008b5c:	68bb      	ldr	r3, [r7, #8]
 8008b5e:	011b      	lsls	r3, r3, #4
 8008b60:	693a      	ldr	r2, [r7, #16]
 8008b62:	4313      	orrs	r3, r2
 8008b64:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	697a      	ldr	r2, [r7, #20]
 8008b6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	693a      	ldr	r2, [r7, #16]
 8008b70:	621a      	str	r2, [r3, #32]
}
 8008b72:	bf00      	nop
 8008b74:	371c      	adds	r7, #28
 8008b76:	46bd      	mov	sp, r7
 8008b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7c:	4770      	bx	lr

08008b7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008b7e:	b480      	push	{r7}
 8008b80:	b085      	sub	sp, #20
 8008b82:	af00      	add	r7, sp, #0
 8008b84:	6078      	str	r0, [r7, #4]
 8008b86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	689b      	ldr	r3, [r3, #8]
 8008b8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008b96:	683a      	ldr	r2, [r7, #0]
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	4313      	orrs	r3, r2
 8008b9c:	f043 0307 	orr.w	r3, r3, #7
 8008ba0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	68fa      	ldr	r2, [r7, #12]
 8008ba6:	609a      	str	r2, [r3, #8]
}
 8008ba8:	bf00      	nop
 8008baa:	3714      	adds	r7, #20
 8008bac:	46bd      	mov	sp, r7
 8008bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb2:	4770      	bx	lr

08008bb4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008bb4:	b480      	push	{r7}
 8008bb6:	b087      	sub	sp, #28
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	60f8      	str	r0, [r7, #12]
 8008bbc:	60b9      	str	r1, [r7, #8]
 8008bbe:	607a      	str	r2, [r7, #4]
 8008bc0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	689b      	ldr	r3, [r3, #8]
 8008bc6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008bc8:	697b      	ldr	r3, [r7, #20]
 8008bca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008bce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	021a      	lsls	r2, r3, #8
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	431a      	orrs	r2, r3
 8008bd8:	68bb      	ldr	r3, [r7, #8]
 8008bda:	4313      	orrs	r3, r2
 8008bdc:	697a      	ldr	r2, [r7, #20]
 8008bde:	4313      	orrs	r3, r2
 8008be0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	697a      	ldr	r2, [r7, #20]
 8008be6:	609a      	str	r2, [r3, #8]
}
 8008be8:	bf00      	nop
 8008bea:	371c      	adds	r7, #28
 8008bec:	46bd      	mov	sp, r7
 8008bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf2:	4770      	bx	lr

08008bf4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008bf4:	b480      	push	{r7}
 8008bf6:	b087      	sub	sp, #28
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	60f8      	str	r0, [r7, #12]
 8008bfc:	60b9      	str	r1, [r7, #8]
 8008bfe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008c00:	68bb      	ldr	r3, [r7, #8]
 8008c02:	f003 031f 	and.w	r3, r3, #31
 8008c06:	2201      	movs	r2, #1
 8008c08:	fa02 f303 	lsl.w	r3, r2, r3
 8008c0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	6a1a      	ldr	r2, [r3, #32]
 8008c12:	697b      	ldr	r3, [r7, #20]
 8008c14:	43db      	mvns	r3, r3
 8008c16:	401a      	ands	r2, r3
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	6a1a      	ldr	r2, [r3, #32]
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	f003 031f 	and.w	r3, r3, #31
 8008c26:	6879      	ldr	r1, [r7, #4]
 8008c28:	fa01 f303 	lsl.w	r3, r1, r3
 8008c2c:	431a      	orrs	r2, r3
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	621a      	str	r2, [r3, #32]
}
 8008c32:	bf00      	nop
 8008c34:	371c      	adds	r7, #28
 8008c36:	46bd      	mov	sp, r7
 8008c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3c:	4770      	bx	lr
	...

08008c40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008c40:	b480      	push	{r7}
 8008c42:	b085      	sub	sp, #20
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
 8008c48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c50:	2b01      	cmp	r3, #1
 8008c52:	d101      	bne.n	8008c58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008c54:	2302      	movs	r3, #2
 8008c56:	e05a      	b.n	8008d0e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2202      	movs	r2, #2
 8008c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	685b      	ldr	r3, [r3, #4]
 8008c6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	689b      	ldr	r3, [r3, #8]
 8008c76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	68fa      	ldr	r2, [r7, #12]
 8008c86:	4313      	orrs	r3, r2
 8008c88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	68fa      	ldr	r2, [r7, #12]
 8008c90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	4a21      	ldr	r2, [pc, #132]	; (8008d1c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008c98:	4293      	cmp	r3, r2
 8008c9a:	d022      	beq.n	8008ce2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ca4:	d01d      	beq.n	8008ce2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	4a1d      	ldr	r2, [pc, #116]	; (8008d20 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008cac:	4293      	cmp	r3, r2
 8008cae:	d018      	beq.n	8008ce2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	4a1b      	ldr	r2, [pc, #108]	; (8008d24 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008cb6:	4293      	cmp	r3, r2
 8008cb8:	d013      	beq.n	8008ce2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	4a1a      	ldr	r2, [pc, #104]	; (8008d28 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008cc0:	4293      	cmp	r3, r2
 8008cc2:	d00e      	beq.n	8008ce2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	4a18      	ldr	r2, [pc, #96]	; (8008d2c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008cca:	4293      	cmp	r3, r2
 8008ccc:	d009      	beq.n	8008ce2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	4a17      	ldr	r2, [pc, #92]	; (8008d30 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008cd4:	4293      	cmp	r3, r2
 8008cd6:	d004      	beq.n	8008ce2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	4a15      	ldr	r2, [pc, #84]	; (8008d34 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d10c      	bne.n	8008cfc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ce8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	685b      	ldr	r3, [r3, #4]
 8008cee:	68ba      	ldr	r2, [r7, #8]
 8008cf0:	4313      	orrs	r3, r2
 8008cf2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	68ba      	ldr	r2, [r7, #8]
 8008cfa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2201      	movs	r2, #1
 8008d00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2200      	movs	r2, #0
 8008d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008d0c:	2300      	movs	r3, #0
}
 8008d0e:	4618      	mov	r0, r3
 8008d10:	3714      	adds	r7, #20
 8008d12:	46bd      	mov	sp, r7
 8008d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d18:	4770      	bx	lr
 8008d1a:	bf00      	nop
 8008d1c:	40010000 	.word	0x40010000
 8008d20:	40000400 	.word	0x40000400
 8008d24:	40000800 	.word	0x40000800
 8008d28:	40000c00 	.word	0x40000c00
 8008d2c:	40010400 	.word	0x40010400
 8008d30:	40014000 	.word	0x40014000
 8008d34:	40001800 	.word	0x40001800

08008d38 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008d38:	b480      	push	{r7}
 8008d3a:	b085      	sub	sp, #20
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
 8008d40:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008d42:	2300      	movs	r3, #0
 8008d44:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d4c:	2b01      	cmp	r3, #1
 8008d4e:	d101      	bne.n	8008d54 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008d50:	2302      	movs	r3, #2
 8008d52:	e03d      	b.n	8008dd0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2201      	movs	r2, #1
 8008d58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	68db      	ldr	r3, [r3, #12]
 8008d66:	4313      	orrs	r3, r2
 8008d68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	689b      	ldr	r3, [r3, #8]
 8008d74:	4313      	orrs	r3, r2
 8008d76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	685b      	ldr	r3, [r3, #4]
 8008d82:	4313      	orrs	r3, r2
 8008d84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	4313      	orrs	r3, r2
 8008d92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008d9a:	683b      	ldr	r3, [r7, #0]
 8008d9c:	691b      	ldr	r3, [r3, #16]
 8008d9e:	4313      	orrs	r3, r2
 8008da0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	695b      	ldr	r3, [r3, #20]
 8008dac:	4313      	orrs	r3, r2
 8008dae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	69db      	ldr	r3, [r3, #28]
 8008dba:	4313      	orrs	r3, r2
 8008dbc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	68fa      	ldr	r2, [r7, #12]
 8008dc4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	2200      	movs	r2, #0
 8008dca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008dce:	2300      	movs	r3, #0
}
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	3714      	adds	r7, #20
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dda:	4770      	bx	lr

08008ddc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	b082      	sub	sp, #8
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d101      	bne.n	8008dee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008dea:	2301      	movs	r3, #1
 8008dec:	e03f      	b.n	8008e6e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008df4:	b2db      	uxtb	r3, r3
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d106      	bne.n	8008e08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008e02:	6878      	ldr	r0, [r7, #4]
 8008e04:	f7fb fec2 	bl	8004b8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2224      	movs	r2, #36	; 0x24
 8008e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	68da      	ldr	r2, [r3, #12]
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008e1e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008e20:	6878      	ldr	r0, [r7, #4]
 8008e22:	f000 f929 	bl	8009078 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	691a      	ldr	r2, [r3, #16]
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008e34:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	695a      	ldr	r2, [r3, #20]
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008e44:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	68da      	ldr	r2, [r3, #12]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008e54:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2200      	movs	r2, #0
 8008e5a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2220      	movs	r2, #32
 8008e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2220      	movs	r2, #32
 8008e68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008e6c:	2300      	movs	r3, #0
}
 8008e6e:	4618      	mov	r0, r3
 8008e70:	3708      	adds	r7, #8
 8008e72:	46bd      	mov	sp, r7
 8008e74:	bd80      	pop	{r7, pc}

08008e76 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e76:	b580      	push	{r7, lr}
 8008e78:	b08a      	sub	sp, #40	; 0x28
 8008e7a:	af02      	add	r7, sp, #8
 8008e7c:	60f8      	str	r0, [r7, #12]
 8008e7e:	60b9      	str	r1, [r7, #8]
 8008e80:	603b      	str	r3, [r7, #0]
 8008e82:	4613      	mov	r3, r2
 8008e84:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008e86:	2300      	movs	r3, #0
 8008e88:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e90:	b2db      	uxtb	r3, r3
 8008e92:	2b20      	cmp	r3, #32
 8008e94:	d17c      	bne.n	8008f90 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d002      	beq.n	8008ea2 <HAL_UART_Transmit+0x2c>
 8008e9c:	88fb      	ldrh	r3, [r7, #6]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d101      	bne.n	8008ea6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008ea2:	2301      	movs	r3, #1
 8008ea4:	e075      	b.n	8008f92 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008eac:	2b01      	cmp	r3, #1
 8008eae:	d101      	bne.n	8008eb4 <HAL_UART_Transmit+0x3e>
 8008eb0:	2302      	movs	r3, #2
 8008eb2:	e06e      	b.n	8008f92 <HAL_UART_Transmit+0x11c>
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	2201      	movs	r2, #1
 8008eb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	2221      	movs	r2, #33	; 0x21
 8008ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008eca:	f7fc f861 	bl	8004f90 <HAL_GetTick>
 8008ece:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	88fa      	ldrh	r2, [r7, #6]
 8008ed4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	88fa      	ldrh	r2, [r7, #6]
 8008eda:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	689b      	ldr	r3, [r3, #8]
 8008ee0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ee4:	d108      	bne.n	8008ef8 <HAL_UART_Transmit+0x82>
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	691b      	ldr	r3, [r3, #16]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d104      	bne.n	8008ef8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008eee:	2300      	movs	r3, #0
 8008ef0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008ef2:	68bb      	ldr	r3, [r7, #8]
 8008ef4:	61bb      	str	r3, [r7, #24]
 8008ef6:	e003      	b.n	8008f00 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008ef8:	68bb      	ldr	r3, [r7, #8]
 8008efa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008efc:	2300      	movs	r3, #0
 8008efe:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	2200      	movs	r2, #0
 8008f04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008f08:	e02a      	b.n	8008f60 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	9300      	str	r3, [sp, #0]
 8008f0e:	697b      	ldr	r3, [r7, #20]
 8008f10:	2200      	movs	r2, #0
 8008f12:	2180      	movs	r1, #128	; 0x80
 8008f14:	68f8      	ldr	r0, [r7, #12]
 8008f16:	f000 f840 	bl	8008f9a <UART_WaitOnFlagUntilTimeout>
 8008f1a:	4603      	mov	r3, r0
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d001      	beq.n	8008f24 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008f20:	2303      	movs	r3, #3
 8008f22:	e036      	b.n	8008f92 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008f24:	69fb      	ldr	r3, [r7, #28]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d10b      	bne.n	8008f42 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008f2a:	69bb      	ldr	r3, [r7, #24]
 8008f2c:	881b      	ldrh	r3, [r3, #0]
 8008f2e:	461a      	mov	r2, r3
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008f38:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008f3a:	69bb      	ldr	r3, [r7, #24]
 8008f3c:	3302      	adds	r3, #2
 8008f3e:	61bb      	str	r3, [r7, #24]
 8008f40:	e007      	b.n	8008f52 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008f42:	69fb      	ldr	r3, [r7, #28]
 8008f44:	781a      	ldrb	r2, [r3, #0]
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008f4c:	69fb      	ldr	r3, [r7, #28]
 8008f4e:	3301      	adds	r3, #1
 8008f50:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008f56:	b29b      	uxth	r3, r3
 8008f58:	3b01      	subs	r3, #1
 8008f5a:	b29a      	uxth	r2, r3
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008f64:	b29b      	uxth	r3, r3
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d1cf      	bne.n	8008f0a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	9300      	str	r3, [sp, #0]
 8008f6e:	697b      	ldr	r3, [r7, #20]
 8008f70:	2200      	movs	r2, #0
 8008f72:	2140      	movs	r1, #64	; 0x40
 8008f74:	68f8      	ldr	r0, [r7, #12]
 8008f76:	f000 f810 	bl	8008f9a <UART_WaitOnFlagUntilTimeout>
 8008f7a:	4603      	mov	r3, r0
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d001      	beq.n	8008f84 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008f80:	2303      	movs	r3, #3
 8008f82:	e006      	b.n	8008f92 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	2220      	movs	r2, #32
 8008f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	e000      	b.n	8008f92 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008f90:	2302      	movs	r3, #2
  }
}
 8008f92:	4618      	mov	r0, r3
 8008f94:	3720      	adds	r7, #32
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bd80      	pop	{r7, pc}

08008f9a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008f9a:	b580      	push	{r7, lr}
 8008f9c:	b090      	sub	sp, #64	; 0x40
 8008f9e:	af00      	add	r7, sp, #0
 8008fa0:	60f8      	str	r0, [r7, #12]
 8008fa2:	60b9      	str	r1, [r7, #8]
 8008fa4:	603b      	str	r3, [r7, #0]
 8008fa6:	4613      	mov	r3, r2
 8008fa8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008faa:	e050      	b.n	800904e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008fac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008fae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008fb2:	d04c      	beq.n	800904e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008fb4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d007      	beq.n	8008fca <UART_WaitOnFlagUntilTimeout+0x30>
 8008fba:	f7fb ffe9 	bl	8004f90 <HAL_GetTick>
 8008fbe:	4602      	mov	r2, r0
 8008fc0:	683b      	ldr	r3, [r7, #0]
 8008fc2:	1ad3      	subs	r3, r2, r3
 8008fc4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008fc6:	429a      	cmp	r2, r3
 8008fc8:	d241      	bcs.n	800904e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	330c      	adds	r3, #12
 8008fd0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fd4:	e853 3f00 	ldrex	r3, [r3]
 8008fd8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fdc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008fe0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	330c      	adds	r3, #12
 8008fe8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008fea:	637a      	str	r2, [r7, #52]	; 0x34
 8008fec:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fee:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008ff0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008ff2:	e841 2300 	strex	r3, r2, [r1]
 8008ff6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008ff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d1e5      	bne.n	8008fca <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	3314      	adds	r3, #20
 8009004:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009006:	697b      	ldr	r3, [r7, #20]
 8009008:	e853 3f00 	ldrex	r3, [r3]
 800900c:	613b      	str	r3, [r7, #16]
   return(result);
 800900e:	693b      	ldr	r3, [r7, #16]
 8009010:	f023 0301 	bic.w	r3, r3, #1
 8009014:	63bb      	str	r3, [r7, #56]	; 0x38
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	3314      	adds	r3, #20
 800901c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800901e:	623a      	str	r2, [r7, #32]
 8009020:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009022:	69f9      	ldr	r1, [r7, #28]
 8009024:	6a3a      	ldr	r2, [r7, #32]
 8009026:	e841 2300 	strex	r3, r2, [r1]
 800902a:	61bb      	str	r3, [r7, #24]
   return(result);
 800902c:	69bb      	ldr	r3, [r7, #24]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d1e5      	bne.n	8008ffe <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	2220      	movs	r2, #32
 8009036:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	2220      	movs	r2, #32
 800903e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	2200      	movs	r2, #0
 8009046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800904a:	2303      	movs	r3, #3
 800904c:	e00f      	b.n	800906e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	681a      	ldr	r2, [r3, #0]
 8009054:	68bb      	ldr	r3, [r7, #8]
 8009056:	4013      	ands	r3, r2
 8009058:	68ba      	ldr	r2, [r7, #8]
 800905a:	429a      	cmp	r2, r3
 800905c:	bf0c      	ite	eq
 800905e:	2301      	moveq	r3, #1
 8009060:	2300      	movne	r3, #0
 8009062:	b2db      	uxtb	r3, r3
 8009064:	461a      	mov	r2, r3
 8009066:	79fb      	ldrb	r3, [r7, #7]
 8009068:	429a      	cmp	r2, r3
 800906a:	d09f      	beq.n	8008fac <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800906c:	2300      	movs	r3, #0
}
 800906e:	4618      	mov	r0, r3
 8009070:	3740      	adds	r7, #64	; 0x40
 8009072:	46bd      	mov	sp, r7
 8009074:	bd80      	pop	{r7, pc}
	...

08009078 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009078:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800907c:	b0c0      	sub	sp, #256	; 0x100
 800907e:	af00      	add	r7, sp, #0
 8009080:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	691b      	ldr	r3, [r3, #16]
 800908c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009094:	68d9      	ldr	r1, [r3, #12]
 8009096:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800909a:	681a      	ldr	r2, [r3, #0]
 800909c:	ea40 0301 	orr.w	r3, r0, r1
 80090a0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80090a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090a6:	689a      	ldr	r2, [r3, #8]
 80090a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090ac:	691b      	ldr	r3, [r3, #16]
 80090ae:	431a      	orrs	r2, r3
 80090b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090b4:	695b      	ldr	r3, [r3, #20]
 80090b6:	431a      	orrs	r2, r3
 80090b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090bc:	69db      	ldr	r3, [r3, #28]
 80090be:	4313      	orrs	r3, r2
 80090c0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80090c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	68db      	ldr	r3, [r3, #12]
 80090cc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80090d0:	f021 010c 	bic.w	r1, r1, #12
 80090d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090d8:	681a      	ldr	r2, [r3, #0]
 80090da:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80090de:	430b      	orrs	r3, r1
 80090e0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80090e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	695b      	ldr	r3, [r3, #20]
 80090ea:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80090ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090f2:	6999      	ldr	r1, [r3, #24]
 80090f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090f8:	681a      	ldr	r2, [r3, #0]
 80090fa:	ea40 0301 	orr.w	r3, r0, r1
 80090fe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009104:	681a      	ldr	r2, [r3, #0]
 8009106:	4b8f      	ldr	r3, [pc, #572]	; (8009344 <UART_SetConfig+0x2cc>)
 8009108:	429a      	cmp	r2, r3
 800910a:	d005      	beq.n	8009118 <UART_SetConfig+0xa0>
 800910c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009110:	681a      	ldr	r2, [r3, #0]
 8009112:	4b8d      	ldr	r3, [pc, #564]	; (8009348 <UART_SetConfig+0x2d0>)
 8009114:	429a      	cmp	r2, r3
 8009116:	d104      	bne.n	8009122 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009118:	f7fd fc94 	bl	8006a44 <HAL_RCC_GetPCLK2Freq>
 800911c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009120:	e003      	b.n	800912a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009122:	f7fd fc7b 	bl	8006a1c <HAL_RCC_GetPCLK1Freq>
 8009126:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800912a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800912e:	69db      	ldr	r3, [r3, #28]
 8009130:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009134:	f040 810c 	bne.w	8009350 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009138:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800913c:	2200      	movs	r2, #0
 800913e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009142:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8009146:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800914a:	4622      	mov	r2, r4
 800914c:	462b      	mov	r3, r5
 800914e:	1891      	adds	r1, r2, r2
 8009150:	65b9      	str	r1, [r7, #88]	; 0x58
 8009152:	415b      	adcs	r3, r3
 8009154:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009156:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800915a:	4621      	mov	r1, r4
 800915c:	eb12 0801 	adds.w	r8, r2, r1
 8009160:	4629      	mov	r1, r5
 8009162:	eb43 0901 	adc.w	r9, r3, r1
 8009166:	f04f 0200 	mov.w	r2, #0
 800916a:	f04f 0300 	mov.w	r3, #0
 800916e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009172:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009176:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800917a:	4690      	mov	r8, r2
 800917c:	4699      	mov	r9, r3
 800917e:	4623      	mov	r3, r4
 8009180:	eb18 0303 	adds.w	r3, r8, r3
 8009184:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009188:	462b      	mov	r3, r5
 800918a:	eb49 0303 	adc.w	r3, r9, r3
 800918e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009192:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009196:	685b      	ldr	r3, [r3, #4]
 8009198:	2200      	movs	r2, #0
 800919a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800919e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80091a2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80091a6:	460b      	mov	r3, r1
 80091a8:	18db      	adds	r3, r3, r3
 80091aa:	653b      	str	r3, [r7, #80]	; 0x50
 80091ac:	4613      	mov	r3, r2
 80091ae:	eb42 0303 	adc.w	r3, r2, r3
 80091b2:	657b      	str	r3, [r7, #84]	; 0x54
 80091b4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80091b8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80091bc:	f7f7 fd84 	bl	8000cc8 <__aeabi_uldivmod>
 80091c0:	4602      	mov	r2, r0
 80091c2:	460b      	mov	r3, r1
 80091c4:	4b61      	ldr	r3, [pc, #388]	; (800934c <UART_SetConfig+0x2d4>)
 80091c6:	fba3 2302 	umull	r2, r3, r3, r2
 80091ca:	095b      	lsrs	r3, r3, #5
 80091cc:	011c      	lsls	r4, r3, #4
 80091ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80091d2:	2200      	movs	r2, #0
 80091d4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80091d8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80091dc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80091e0:	4642      	mov	r2, r8
 80091e2:	464b      	mov	r3, r9
 80091e4:	1891      	adds	r1, r2, r2
 80091e6:	64b9      	str	r1, [r7, #72]	; 0x48
 80091e8:	415b      	adcs	r3, r3
 80091ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80091ec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80091f0:	4641      	mov	r1, r8
 80091f2:	eb12 0a01 	adds.w	sl, r2, r1
 80091f6:	4649      	mov	r1, r9
 80091f8:	eb43 0b01 	adc.w	fp, r3, r1
 80091fc:	f04f 0200 	mov.w	r2, #0
 8009200:	f04f 0300 	mov.w	r3, #0
 8009204:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009208:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800920c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009210:	4692      	mov	sl, r2
 8009212:	469b      	mov	fp, r3
 8009214:	4643      	mov	r3, r8
 8009216:	eb1a 0303 	adds.w	r3, sl, r3
 800921a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800921e:	464b      	mov	r3, r9
 8009220:	eb4b 0303 	adc.w	r3, fp, r3
 8009224:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800922c:	685b      	ldr	r3, [r3, #4]
 800922e:	2200      	movs	r2, #0
 8009230:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009234:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009238:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800923c:	460b      	mov	r3, r1
 800923e:	18db      	adds	r3, r3, r3
 8009240:	643b      	str	r3, [r7, #64]	; 0x40
 8009242:	4613      	mov	r3, r2
 8009244:	eb42 0303 	adc.w	r3, r2, r3
 8009248:	647b      	str	r3, [r7, #68]	; 0x44
 800924a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800924e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009252:	f7f7 fd39 	bl	8000cc8 <__aeabi_uldivmod>
 8009256:	4602      	mov	r2, r0
 8009258:	460b      	mov	r3, r1
 800925a:	4611      	mov	r1, r2
 800925c:	4b3b      	ldr	r3, [pc, #236]	; (800934c <UART_SetConfig+0x2d4>)
 800925e:	fba3 2301 	umull	r2, r3, r3, r1
 8009262:	095b      	lsrs	r3, r3, #5
 8009264:	2264      	movs	r2, #100	; 0x64
 8009266:	fb02 f303 	mul.w	r3, r2, r3
 800926a:	1acb      	subs	r3, r1, r3
 800926c:	00db      	lsls	r3, r3, #3
 800926e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009272:	4b36      	ldr	r3, [pc, #216]	; (800934c <UART_SetConfig+0x2d4>)
 8009274:	fba3 2302 	umull	r2, r3, r3, r2
 8009278:	095b      	lsrs	r3, r3, #5
 800927a:	005b      	lsls	r3, r3, #1
 800927c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009280:	441c      	add	r4, r3
 8009282:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009286:	2200      	movs	r2, #0
 8009288:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800928c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009290:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009294:	4642      	mov	r2, r8
 8009296:	464b      	mov	r3, r9
 8009298:	1891      	adds	r1, r2, r2
 800929a:	63b9      	str	r1, [r7, #56]	; 0x38
 800929c:	415b      	adcs	r3, r3
 800929e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80092a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80092a4:	4641      	mov	r1, r8
 80092a6:	1851      	adds	r1, r2, r1
 80092a8:	6339      	str	r1, [r7, #48]	; 0x30
 80092aa:	4649      	mov	r1, r9
 80092ac:	414b      	adcs	r3, r1
 80092ae:	637b      	str	r3, [r7, #52]	; 0x34
 80092b0:	f04f 0200 	mov.w	r2, #0
 80092b4:	f04f 0300 	mov.w	r3, #0
 80092b8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80092bc:	4659      	mov	r1, fp
 80092be:	00cb      	lsls	r3, r1, #3
 80092c0:	4651      	mov	r1, sl
 80092c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80092c6:	4651      	mov	r1, sl
 80092c8:	00ca      	lsls	r2, r1, #3
 80092ca:	4610      	mov	r0, r2
 80092cc:	4619      	mov	r1, r3
 80092ce:	4603      	mov	r3, r0
 80092d0:	4642      	mov	r2, r8
 80092d2:	189b      	adds	r3, r3, r2
 80092d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80092d8:	464b      	mov	r3, r9
 80092da:	460a      	mov	r2, r1
 80092dc:	eb42 0303 	adc.w	r3, r2, r3
 80092e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80092e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092e8:	685b      	ldr	r3, [r3, #4]
 80092ea:	2200      	movs	r2, #0
 80092ec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80092f0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80092f4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80092f8:	460b      	mov	r3, r1
 80092fa:	18db      	adds	r3, r3, r3
 80092fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80092fe:	4613      	mov	r3, r2
 8009300:	eb42 0303 	adc.w	r3, r2, r3
 8009304:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009306:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800930a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800930e:	f7f7 fcdb 	bl	8000cc8 <__aeabi_uldivmod>
 8009312:	4602      	mov	r2, r0
 8009314:	460b      	mov	r3, r1
 8009316:	4b0d      	ldr	r3, [pc, #52]	; (800934c <UART_SetConfig+0x2d4>)
 8009318:	fba3 1302 	umull	r1, r3, r3, r2
 800931c:	095b      	lsrs	r3, r3, #5
 800931e:	2164      	movs	r1, #100	; 0x64
 8009320:	fb01 f303 	mul.w	r3, r1, r3
 8009324:	1ad3      	subs	r3, r2, r3
 8009326:	00db      	lsls	r3, r3, #3
 8009328:	3332      	adds	r3, #50	; 0x32
 800932a:	4a08      	ldr	r2, [pc, #32]	; (800934c <UART_SetConfig+0x2d4>)
 800932c:	fba2 2303 	umull	r2, r3, r2, r3
 8009330:	095b      	lsrs	r3, r3, #5
 8009332:	f003 0207 	and.w	r2, r3, #7
 8009336:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	4422      	add	r2, r4
 800933e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009340:	e105      	b.n	800954e <UART_SetConfig+0x4d6>
 8009342:	bf00      	nop
 8009344:	40011000 	.word	0x40011000
 8009348:	40011400 	.word	0x40011400
 800934c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009350:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009354:	2200      	movs	r2, #0
 8009356:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800935a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800935e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009362:	4642      	mov	r2, r8
 8009364:	464b      	mov	r3, r9
 8009366:	1891      	adds	r1, r2, r2
 8009368:	6239      	str	r1, [r7, #32]
 800936a:	415b      	adcs	r3, r3
 800936c:	627b      	str	r3, [r7, #36]	; 0x24
 800936e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009372:	4641      	mov	r1, r8
 8009374:	1854      	adds	r4, r2, r1
 8009376:	4649      	mov	r1, r9
 8009378:	eb43 0501 	adc.w	r5, r3, r1
 800937c:	f04f 0200 	mov.w	r2, #0
 8009380:	f04f 0300 	mov.w	r3, #0
 8009384:	00eb      	lsls	r3, r5, #3
 8009386:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800938a:	00e2      	lsls	r2, r4, #3
 800938c:	4614      	mov	r4, r2
 800938e:	461d      	mov	r5, r3
 8009390:	4643      	mov	r3, r8
 8009392:	18e3      	adds	r3, r4, r3
 8009394:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009398:	464b      	mov	r3, r9
 800939a:	eb45 0303 	adc.w	r3, r5, r3
 800939e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80093a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093a6:	685b      	ldr	r3, [r3, #4]
 80093a8:	2200      	movs	r2, #0
 80093aa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80093ae:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80093b2:	f04f 0200 	mov.w	r2, #0
 80093b6:	f04f 0300 	mov.w	r3, #0
 80093ba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80093be:	4629      	mov	r1, r5
 80093c0:	008b      	lsls	r3, r1, #2
 80093c2:	4621      	mov	r1, r4
 80093c4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80093c8:	4621      	mov	r1, r4
 80093ca:	008a      	lsls	r2, r1, #2
 80093cc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80093d0:	f7f7 fc7a 	bl	8000cc8 <__aeabi_uldivmod>
 80093d4:	4602      	mov	r2, r0
 80093d6:	460b      	mov	r3, r1
 80093d8:	4b60      	ldr	r3, [pc, #384]	; (800955c <UART_SetConfig+0x4e4>)
 80093da:	fba3 2302 	umull	r2, r3, r3, r2
 80093de:	095b      	lsrs	r3, r3, #5
 80093e0:	011c      	lsls	r4, r3, #4
 80093e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80093e6:	2200      	movs	r2, #0
 80093e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80093ec:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80093f0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80093f4:	4642      	mov	r2, r8
 80093f6:	464b      	mov	r3, r9
 80093f8:	1891      	adds	r1, r2, r2
 80093fa:	61b9      	str	r1, [r7, #24]
 80093fc:	415b      	adcs	r3, r3
 80093fe:	61fb      	str	r3, [r7, #28]
 8009400:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009404:	4641      	mov	r1, r8
 8009406:	1851      	adds	r1, r2, r1
 8009408:	6139      	str	r1, [r7, #16]
 800940a:	4649      	mov	r1, r9
 800940c:	414b      	adcs	r3, r1
 800940e:	617b      	str	r3, [r7, #20]
 8009410:	f04f 0200 	mov.w	r2, #0
 8009414:	f04f 0300 	mov.w	r3, #0
 8009418:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800941c:	4659      	mov	r1, fp
 800941e:	00cb      	lsls	r3, r1, #3
 8009420:	4651      	mov	r1, sl
 8009422:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009426:	4651      	mov	r1, sl
 8009428:	00ca      	lsls	r2, r1, #3
 800942a:	4610      	mov	r0, r2
 800942c:	4619      	mov	r1, r3
 800942e:	4603      	mov	r3, r0
 8009430:	4642      	mov	r2, r8
 8009432:	189b      	adds	r3, r3, r2
 8009434:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009438:	464b      	mov	r3, r9
 800943a:	460a      	mov	r2, r1
 800943c:	eb42 0303 	adc.w	r3, r2, r3
 8009440:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009448:	685b      	ldr	r3, [r3, #4]
 800944a:	2200      	movs	r2, #0
 800944c:	67bb      	str	r3, [r7, #120]	; 0x78
 800944e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009450:	f04f 0200 	mov.w	r2, #0
 8009454:	f04f 0300 	mov.w	r3, #0
 8009458:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800945c:	4649      	mov	r1, r9
 800945e:	008b      	lsls	r3, r1, #2
 8009460:	4641      	mov	r1, r8
 8009462:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009466:	4641      	mov	r1, r8
 8009468:	008a      	lsls	r2, r1, #2
 800946a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800946e:	f7f7 fc2b 	bl	8000cc8 <__aeabi_uldivmod>
 8009472:	4602      	mov	r2, r0
 8009474:	460b      	mov	r3, r1
 8009476:	4b39      	ldr	r3, [pc, #228]	; (800955c <UART_SetConfig+0x4e4>)
 8009478:	fba3 1302 	umull	r1, r3, r3, r2
 800947c:	095b      	lsrs	r3, r3, #5
 800947e:	2164      	movs	r1, #100	; 0x64
 8009480:	fb01 f303 	mul.w	r3, r1, r3
 8009484:	1ad3      	subs	r3, r2, r3
 8009486:	011b      	lsls	r3, r3, #4
 8009488:	3332      	adds	r3, #50	; 0x32
 800948a:	4a34      	ldr	r2, [pc, #208]	; (800955c <UART_SetConfig+0x4e4>)
 800948c:	fba2 2303 	umull	r2, r3, r2, r3
 8009490:	095b      	lsrs	r3, r3, #5
 8009492:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009496:	441c      	add	r4, r3
 8009498:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800949c:	2200      	movs	r2, #0
 800949e:	673b      	str	r3, [r7, #112]	; 0x70
 80094a0:	677a      	str	r2, [r7, #116]	; 0x74
 80094a2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80094a6:	4642      	mov	r2, r8
 80094a8:	464b      	mov	r3, r9
 80094aa:	1891      	adds	r1, r2, r2
 80094ac:	60b9      	str	r1, [r7, #8]
 80094ae:	415b      	adcs	r3, r3
 80094b0:	60fb      	str	r3, [r7, #12]
 80094b2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80094b6:	4641      	mov	r1, r8
 80094b8:	1851      	adds	r1, r2, r1
 80094ba:	6039      	str	r1, [r7, #0]
 80094bc:	4649      	mov	r1, r9
 80094be:	414b      	adcs	r3, r1
 80094c0:	607b      	str	r3, [r7, #4]
 80094c2:	f04f 0200 	mov.w	r2, #0
 80094c6:	f04f 0300 	mov.w	r3, #0
 80094ca:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80094ce:	4659      	mov	r1, fp
 80094d0:	00cb      	lsls	r3, r1, #3
 80094d2:	4651      	mov	r1, sl
 80094d4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80094d8:	4651      	mov	r1, sl
 80094da:	00ca      	lsls	r2, r1, #3
 80094dc:	4610      	mov	r0, r2
 80094de:	4619      	mov	r1, r3
 80094e0:	4603      	mov	r3, r0
 80094e2:	4642      	mov	r2, r8
 80094e4:	189b      	adds	r3, r3, r2
 80094e6:	66bb      	str	r3, [r7, #104]	; 0x68
 80094e8:	464b      	mov	r3, r9
 80094ea:	460a      	mov	r2, r1
 80094ec:	eb42 0303 	adc.w	r3, r2, r3
 80094f0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80094f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80094f6:	685b      	ldr	r3, [r3, #4]
 80094f8:	2200      	movs	r2, #0
 80094fa:	663b      	str	r3, [r7, #96]	; 0x60
 80094fc:	667a      	str	r2, [r7, #100]	; 0x64
 80094fe:	f04f 0200 	mov.w	r2, #0
 8009502:	f04f 0300 	mov.w	r3, #0
 8009506:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800950a:	4649      	mov	r1, r9
 800950c:	008b      	lsls	r3, r1, #2
 800950e:	4641      	mov	r1, r8
 8009510:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009514:	4641      	mov	r1, r8
 8009516:	008a      	lsls	r2, r1, #2
 8009518:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800951c:	f7f7 fbd4 	bl	8000cc8 <__aeabi_uldivmod>
 8009520:	4602      	mov	r2, r0
 8009522:	460b      	mov	r3, r1
 8009524:	4b0d      	ldr	r3, [pc, #52]	; (800955c <UART_SetConfig+0x4e4>)
 8009526:	fba3 1302 	umull	r1, r3, r3, r2
 800952a:	095b      	lsrs	r3, r3, #5
 800952c:	2164      	movs	r1, #100	; 0x64
 800952e:	fb01 f303 	mul.w	r3, r1, r3
 8009532:	1ad3      	subs	r3, r2, r3
 8009534:	011b      	lsls	r3, r3, #4
 8009536:	3332      	adds	r3, #50	; 0x32
 8009538:	4a08      	ldr	r2, [pc, #32]	; (800955c <UART_SetConfig+0x4e4>)
 800953a:	fba2 2303 	umull	r2, r3, r2, r3
 800953e:	095b      	lsrs	r3, r3, #5
 8009540:	f003 020f 	and.w	r2, r3, #15
 8009544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4422      	add	r2, r4
 800954c:	609a      	str	r2, [r3, #8]
}
 800954e:	bf00      	nop
 8009550:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009554:	46bd      	mov	sp, r7
 8009556:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800955a:	bf00      	nop
 800955c:	51eb851f 	.word	0x51eb851f

08009560 <__errno>:
 8009560:	4b01      	ldr	r3, [pc, #4]	; (8009568 <__errno+0x8>)
 8009562:	6818      	ldr	r0, [r3, #0]
 8009564:	4770      	bx	lr
 8009566:	bf00      	nop
 8009568:	200023fc 	.word	0x200023fc

0800956c <__libc_init_array>:
 800956c:	b570      	push	{r4, r5, r6, lr}
 800956e:	4d0d      	ldr	r5, [pc, #52]	; (80095a4 <__libc_init_array+0x38>)
 8009570:	4c0d      	ldr	r4, [pc, #52]	; (80095a8 <__libc_init_array+0x3c>)
 8009572:	1b64      	subs	r4, r4, r5
 8009574:	10a4      	asrs	r4, r4, #2
 8009576:	2600      	movs	r6, #0
 8009578:	42a6      	cmp	r6, r4
 800957a:	d109      	bne.n	8009590 <__libc_init_array+0x24>
 800957c:	4d0b      	ldr	r5, [pc, #44]	; (80095ac <__libc_init_array+0x40>)
 800957e:	4c0c      	ldr	r4, [pc, #48]	; (80095b0 <__libc_init_array+0x44>)
 8009580:	f002 ff64 	bl	800c44c <_init>
 8009584:	1b64      	subs	r4, r4, r5
 8009586:	10a4      	asrs	r4, r4, #2
 8009588:	2600      	movs	r6, #0
 800958a:	42a6      	cmp	r6, r4
 800958c:	d105      	bne.n	800959a <__libc_init_array+0x2e>
 800958e:	bd70      	pop	{r4, r5, r6, pc}
 8009590:	f855 3b04 	ldr.w	r3, [r5], #4
 8009594:	4798      	blx	r3
 8009596:	3601      	adds	r6, #1
 8009598:	e7ee      	b.n	8009578 <__libc_init_array+0xc>
 800959a:	f855 3b04 	ldr.w	r3, [r5], #4
 800959e:	4798      	blx	r3
 80095a0:	3601      	adds	r6, #1
 80095a2:	e7f2      	b.n	800958a <__libc_init_array+0x1e>
 80095a4:	0800cbc4 	.word	0x0800cbc4
 80095a8:	0800cbc4 	.word	0x0800cbc4
 80095ac:	0800cbc4 	.word	0x0800cbc4
 80095b0:	0800cbc8 	.word	0x0800cbc8

080095b4 <malloc>:
 80095b4:	4b02      	ldr	r3, [pc, #8]	; (80095c0 <malloc+0xc>)
 80095b6:	4601      	mov	r1, r0
 80095b8:	6818      	ldr	r0, [r3, #0]
 80095ba:	f000 b87f 	b.w	80096bc <_malloc_r>
 80095be:	bf00      	nop
 80095c0:	200023fc 	.word	0x200023fc

080095c4 <free>:
 80095c4:	4b02      	ldr	r3, [pc, #8]	; (80095d0 <free+0xc>)
 80095c6:	4601      	mov	r1, r0
 80095c8:	6818      	ldr	r0, [r3, #0]
 80095ca:	f000 b80b 	b.w	80095e4 <_free_r>
 80095ce:	bf00      	nop
 80095d0:	200023fc 	.word	0x200023fc

080095d4 <memset>:
 80095d4:	4402      	add	r2, r0
 80095d6:	4603      	mov	r3, r0
 80095d8:	4293      	cmp	r3, r2
 80095da:	d100      	bne.n	80095de <memset+0xa>
 80095dc:	4770      	bx	lr
 80095de:	f803 1b01 	strb.w	r1, [r3], #1
 80095e2:	e7f9      	b.n	80095d8 <memset+0x4>

080095e4 <_free_r>:
 80095e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80095e6:	2900      	cmp	r1, #0
 80095e8:	d044      	beq.n	8009674 <_free_r+0x90>
 80095ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095ee:	9001      	str	r0, [sp, #4]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	f1a1 0404 	sub.w	r4, r1, #4
 80095f6:	bfb8      	it	lt
 80095f8:	18e4      	addlt	r4, r4, r3
 80095fa:	f001 fc0d 	bl	800ae18 <__malloc_lock>
 80095fe:	4a1e      	ldr	r2, [pc, #120]	; (8009678 <_free_r+0x94>)
 8009600:	9801      	ldr	r0, [sp, #4]
 8009602:	6813      	ldr	r3, [r2, #0]
 8009604:	b933      	cbnz	r3, 8009614 <_free_r+0x30>
 8009606:	6063      	str	r3, [r4, #4]
 8009608:	6014      	str	r4, [r2, #0]
 800960a:	b003      	add	sp, #12
 800960c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009610:	f001 bc08 	b.w	800ae24 <__malloc_unlock>
 8009614:	42a3      	cmp	r3, r4
 8009616:	d908      	bls.n	800962a <_free_r+0x46>
 8009618:	6825      	ldr	r5, [r4, #0]
 800961a:	1961      	adds	r1, r4, r5
 800961c:	428b      	cmp	r3, r1
 800961e:	bf01      	itttt	eq
 8009620:	6819      	ldreq	r1, [r3, #0]
 8009622:	685b      	ldreq	r3, [r3, #4]
 8009624:	1949      	addeq	r1, r1, r5
 8009626:	6021      	streq	r1, [r4, #0]
 8009628:	e7ed      	b.n	8009606 <_free_r+0x22>
 800962a:	461a      	mov	r2, r3
 800962c:	685b      	ldr	r3, [r3, #4]
 800962e:	b10b      	cbz	r3, 8009634 <_free_r+0x50>
 8009630:	42a3      	cmp	r3, r4
 8009632:	d9fa      	bls.n	800962a <_free_r+0x46>
 8009634:	6811      	ldr	r1, [r2, #0]
 8009636:	1855      	adds	r5, r2, r1
 8009638:	42a5      	cmp	r5, r4
 800963a:	d10b      	bne.n	8009654 <_free_r+0x70>
 800963c:	6824      	ldr	r4, [r4, #0]
 800963e:	4421      	add	r1, r4
 8009640:	1854      	adds	r4, r2, r1
 8009642:	42a3      	cmp	r3, r4
 8009644:	6011      	str	r1, [r2, #0]
 8009646:	d1e0      	bne.n	800960a <_free_r+0x26>
 8009648:	681c      	ldr	r4, [r3, #0]
 800964a:	685b      	ldr	r3, [r3, #4]
 800964c:	6053      	str	r3, [r2, #4]
 800964e:	4421      	add	r1, r4
 8009650:	6011      	str	r1, [r2, #0]
 8009652:	e7da      	b.n	800960a <_free_r+0x26>
 8009654:	d902      	bls.n	800965c <_free_r+0x78>
 8009656:	230c      	movs	r3, #12
 8009658:	6003      	str	r3, [r0, #0]
 800965a:	e7d6      	b.n	800960a <_free_r+0x26>
 800965c:	6825      	ldr	r5, [r4, #0]
 800965e:	1961      	adds	r1, r4, r5
 8009660:	428b      	cmp	r3, r1
 8009662:	bf04      	itt	eq
 8009664:	6819      	ldreq	r1, [r3, #0]
 8009666:	685b      	ldreq	r3, [r3, #4]
 8009668:	6063      	str	r3, [r4, #4]
 800966a:	bf04      	itt	eq
 800966c:	1949      	addeq	r1, r1, r5
 800966e:	6021      	streq	r1, [r4, #0]
 8009670:	6054      	str	r4, [r2, #4]
 8009672:	e7ca      	b.n	800960a <_free_r+0x26>
 8009674:	b003      	add	sp, #12
 8009676:	bd30      	pop	{r4, r5, pc}
 8009678:	20002b1c 	.word	0x20002b1c

0800967c <sbrk_aligned>:
 800967c:	b570      	push	{r4, r5, r6, lr}
 800967e:	4e0e      	ldr	r6, [pc, #56]	; (80096b8 <sbrk_aligned+0x3c>)
 8009680:	460c      	mov	r4, r1
 8009682:	6831      	ldr	r1, [r6, #0]
 8009684:	4605      	mov	r5, r0
 8009686:	b911      	cbnz	r1, 800968e <sbrk_aligned+0x12>
 8009688:	f000 fcf6 	bl	800a078 <_sbrk_r>
 800968c:	6030      	str	r0, [r6, #0]
 800968e:	4621      	mov	r1, r4
 8009690:	4628      	mov	r0, r5
 8009692:	f000 fcf1 	bl	800a078 <_sbrk_r>
 8009696:	1c43      	adds	r3, r0, #1
 8009698:	d00a      	beq.n	80096b0 <sbrk_aligned+0x34>
 800969a:	1cc4      	adds	r4, r0, #3
 800969c:	f024 0403 	bic.w	r4, r4, #3
 80096a0:	42a0      	cmp	r0, r4
 80096a2:	d007      	beq.n	80096b4 <sbrk_aligned+0x38>
 80096a4:	1a21      	subs	r1, r4, r0
 80096a6:	4628      	mov	r0, r5
 80096a8:	f000 fce6 	bl	800a078 <_sbrk_r>
 80096ac:	3001      	adds	r0, #1
 80096ae:	d101      	bne.n	80096b4 <sbrk_aligned+0x38>
 80096b0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80096b4:	4620      	mov	r0, r4
 80096b6:	bd70      	pop	{r4, r5, r6, pc}
 80096b8:	20002b20 	.word	0x20002b20

080096bc <_malloc_r>:
 80096bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096c0:	1ccd      	adds	r5, r1, #3
 80096c2:	f025 0503 	bic.w	r5, r5, #3
 80096c6:	3508      	adds	r5, #8
 80096c8:	2d0c      	cmp	r5, #12
 80096ca:	bf38      	it	cc
 80096cc:	250c      	movcc	r5, #12
 80096ce:	2d00      	cmp	r5, #0
 80096d0:	4607      	mov	r7, r0
 80096d2:	db01      	blt.n	80096d8 <_malloc_r+0x1c>
 80096d4:	42a9      	cmp	r1, r5
 80096d6:	d905      	bls.n	80096e4 <_malloc_r+0x28>
 80096d8:	230c      	movs	r3, #12
 80096da:	603b      	str	r3, [r7, #0]
 80096dc:	2600      	movs	r6, #0
 80096de:	4630      	mov	r0, r6
 80096e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096e4:	4e2e      	ldr	r6, [pc, #184]	; (80097a0 <_malloc_r+0xe4>)
 80096e6:	f001 fb97 	bl	800ae18 <__malloc_lock>
 80096ea:	6833      	ldr	r3, [r6, #0]
 80096ec:	461c      	mov	r4, r3
 80096ee:	bb34      	cbnz	r4, 800973e <_malloc_r+0x82>
 80096f0:	4629      	mov	r1, r5
 80096f2:	4638      	mov	r0, r7
 80096f4:	f7ff ffc2 	bl	800967c <sbrk_aligned>
 80096f8:	1c43      	adds	r3, r0, #1
 80096fa:	4604      	mov	r4, r0
 80096fc:	d14d      	bne.n	800979a <_malloc_r+0xde>
 80096fe:	6834      	ldr	r4, [r6, #0]
 8009700:	4626      	mov	r6, r4
 8009702:	2e00      	cmp	r6, #0
 8009704:	d140      	bne.n	8009788 <_malloc_r+0xcc>
 8009706:	6823      	ldr	r3, [r4, #0]
 8009708:	4631      	mov	r1, r6
 800970a:	4638      	mov	r0, r7
 800970c:	eb04 0803 	add.w	r8, r4, r3
 8009710:	f000 fcb2 	bl	800a078 <_sbrk_r>
 8009714:	4580      	cmp	r8, r0
 8009716:	d13a      	bne.n	800978e <_malloc_r+0xd2>
 8009718:	6821      	ldr	r1, [r4, #0]
 800971a:	3503      	adds	r5, #3
 800971c:	1a6d      	subs	r5, r5, r1
 800971e:	f025 0503 	bic.w	r5, r5, #3
 8009722:	3508      	adds	r5, #8
 8009724:	2d0c      	cmp	r5, #12
 8009726:	bf38      	it	cc
 8009728:	250c      	movcc	r5, #12
 800972a:	4629      	mov	r1, r5
 800972c:	4638      	mov	r0, r7
 800972e:	f7ff ffa5 	bl	800967c <sbrk_aligned>
 8009732:	3001      	adds	r0, #1
 8009734:	d02b      	beq.n	800978e <_malloc_r+0xd2>
 8009736:	6823      	ldr	r3, [r4, #0]
 8009738:	442b      	add	r3, r5
 800973a:	6023      	str	r3, [r4, #0]
 800973c:	e00e      	b.n	800975c <_malloc_r+0xa0>
 800973e:	6822      	ldr	r2, [r4, #0]
 8009740:	1b52      	subs	r2, r2, r5
 8009742:	d41e      	bmi.n	8009782 <_malloc_r+0xc6>
 8009744:	2a0b      	cmp	r2, #11
 8009746:	d916      	bls.n	8009776 <_malloc_r+0xba>
 8009748:	1961      	adds	r1, r4, r5
 800974a:	42a3      	cmp	r3, r4
 800974c:	6025      	str	r5, [r4, #0]
 800974e:	bf18      	it	ne
 8009750:	6059      	strne	r1, [r3, #4]
 8009752:	6863      	ldr	r3, [r4, #4]
 8009754:	bf08      	it	eq
 8009756:	6031      	streq	r1, [r6, #0]
 8009758:	5162      	str	r2, [r4, r5]
 800975a:	604b      	str	r3, [r1, #4]
 800975c:	4638      	mov	r0, r7
 800975e:	f104 060b 	add.w	r6, r4, #11
 8009762:	f001 fb5f 	bl	800ae24 <__malloc_unlock>
 8009766:	f026 0607 	bic.w	r6, r6, #7
 800976a:	1d23      	adds	r3, r4, #4
 800976c:	1af2      	subs	r2, r6, r3
 800976e:	d0b6      	beq.n	80096de <_malloc_r+0x22>
 8009770:	1b9b      	subs	r3, r3, r6
 8009772:	50a3      	str	r3, [r4, r2]
 8009774:	e7b3      	b.n	80096de <_malloc_r+0x22>
 8009776:	6862      	ldr	r2, [r4, #4]
 8009778:	42a3      	cmp	r3, r4
 800977a:	bf0c      	ite	eq
 800977c:	6032      	streq	r2, [r6, #0]
 800977e:	605a      	strne	r2, [r3, #4]
 8009780:	e7ec      	b.n	800975c <_malloc_r+0xa0>
 8009782:	4623      	mov	r3, r4
 8009784:	6864      	ldr	r4, [r4, #4]
 8009786:	e7b2      	b.n	80096ee <_malloc_r+0x32>
 8009788:	4634      	mov	r4, r6
 800978a:	6876      	ldr	r6, [r6, #4]
 800978c:	e7b9      	b.n	8009702 <_malloc_r+0x46>
 800978e:	230c      	movs	r3, #12
 8009790:	603b      	str	r3, [r7, #0]
 8009792:	4638      	mov	r0, r7
 8009794:	f001 fb46 	bl	800ae24 <__malloc_unlock>
 8009798:	e7a1      	b.n	80096de <_malloc_r+0x22>
 800979a:	6025      	str	r5, [r4, #0]
 800979c:	e7de      	b.n	800975c <_malloc_r+0xa0>
 800979e:	bf00      	nop
 80097a0:	20002b1c 	.word	0x20002b1c

080097a4 <__cvt>:
 80097a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80097a8:	ec55 4b10 	vmov	r4, r5, d0
 80097ac:	2d00      	cmp	r5, #0
 80097ae:	460e      	mov	r6, r1
 80097b0:	4619      	mov	r1, r3
 80097b2:	462b      	mov	r3, r5
 80097b4:	bfbb      	ittet	lt
 80097b6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80097ba:	461d      	movlt	r5, r3
 80097bc:	2300      	movge	r3, #0
 80097be:	232d      	movlt	r3, #45	; 0x2d
 80097c0:	700b      	strb	r3, [r1, #0]
 80097c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80097c4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80097c8:	4691      	mov	r9, r2
 80097ca:	f023 0820 	bic.w	r8, r3, #32
 80097ce:	bfbc      	itt	lt
 80097d0:	4622      	movlt	r2, r4
 80097d2:	4614      	movlt	r4, r2
 80097d4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80097d8:	d005      	beq.n	80097e6 <__cvt+0x42>
 80097da:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80097de:	d100      	bne.n	80097e2 <__cvt+0x3e>
 80097e0:	3601      	adds	r6, #1
 80097e2:	2102      	movs	r1, #2
 80097e4:	e000      	b.n	80097e8 <__cvt+0x44>
 80097e6:	2103      	movs	r1, #3
 80097e8:	ab03      	add	r3, sp, #12
 80097ea:	9301      	str	r3, [sp, #4]
 80097ec:	ab02      	add	r3, sp, #8
 80097ee:	9300      	str	r3, [sp, #0]
 80097f0:	ec45 4b10 	vmov	d0, r4, r5
 80097f4:	4653      	mov	r3, sl
 80097f6:	4632      	mov	r2, r6
 80097f8:	f000 fd0e 	bl	800a218 <_dtoa_r>
 80097fc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009800:	4607      	mov	r7, r0
 8009802:	d102      	bne.n	800980a <__cvt+0x66>
 8009804:	f019 0f01 	tst.w	r9, #1
 8009808:	d022      	beq.n	8009850 <__cvt+0xac>
 800980a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800980e:	eb07 0906 	add.w	r9, r7, r6
 8009812:	d110      	bne.n	8009836 <__cvt+0x92>
 8009814:	783b      	ldrb	r3, [r7, #0]
 8009816:	2b30      	cmp	r3, #48	; 0x30
 8009818:	d10a      	bne.n	8009830 <__cvt+0x8c>
 800981a:	2200      	movs	r2, #0
 800981c:	2300      	movs	r3, #0
 800981e:	4620      	mov	r0, r4
 8009820:	4629      	mov	r1, r5
 8009822:	f7f7 f971 	bl	8000b08 <__aeabi_dcmpeq>
 8009826:	b918      	cbnz	r0, 8009830 <__cvt+0x8c>
 8009828:	f1c6 0601 	rsb	r6, r6, #1
 800982c:	f8ca 6000 	str.w	r6, [sl]
 8009830:	f8da 3000 	ldr.w	r3, [sl]
 8009834:	4499      	add	r9, r3
 8009836:	2200      	movs	r2, #0
 8009838:	2300      	movs	r3, #0
 800983a:	4620      	mov	r0, r4
 800983c:	4629      	mov	r1, r5
 800983e:	f7f7 f963 	bl	8000b08 <__aeabi_dcmpeq>
 8009842:	b108      	cbz	r0, 8009848 <__cvt+0xa4>
 8009844:	f8cd 900c 	str.w	r9, [sp, #12]
 8009848:	2230      	movs	r2, #48	; 0x30
 800984a:	9b03      	ldr	r3, [sp, #12]
 800984c:	454b      	cmp	r3, r9
 800984e:	d307      	bcc.n	8009860 <__cvt+0xbc>
 8009850:	9b03      	ldr	r3, [sp, #12]
 8009852:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009854:	1bdb      	subs	r3, r3, r7
 8009856:	4638      	mov	r0, r7
 8009858:	6013      	str	r3, [r2, #0]
 800985a:	b004      	add	sp, #16
 800985c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009860:	1c59      	adds	r1, r3, #1
 8009862:	9103      	str	r1, [sp, #12]
 8009864:	701a      	strb	r2, [r3, #0]
 8009866:	e7f0      	b.n	800984a <__cvt+0xa6>

08009868 <__exponent>:
 8009868:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800986a:	4603      	mov	r3, r0
 800986c:	2900      	cmp	r1, #0
 800986e:	bfb8      	it	lt
 8009870:	4249      	neglt	r1, r1
 8009872:	f803 2b02 	strb.w	r2, [r3], #2
 8009876:	bfb4      	ite	lt
 8009878:	222d      	movlt	r2, #45	; 0x2d
 800987a:	222b      	movge	r2, #43	; 0x2b
 800987c:	2909      	cmp	r1, #9
 800987e:	7042      	strb	r2, [r0, #1]
 8009880:	dd2a      	ble.n	80098d8 <__exponent+0x70>
 8009882:	f10d 0407 	add.w	r4, sp, #7
 8009886:	46a4      	mov	ip, r4
 8009888:	270a      	movs	r7, #10
 800988a:	46a6      	mov	lr, r4
 800988c:	460a      	mov	r2, r1
 800988e:	fb91 f6f7 	sdiv	r6, r1, r7
 8009892:	fb07 1516 	mls	r5, r7, r6, r1
 8009896:	3530      	adds	r5, #48	; 0x30
 8009898:	2a63      	cmp	r2, #99	; 0x63
 800989a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800989e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80098a2:	4631      	mov	r1, r6
 80098a4:	dcf1      	bgt.n	800988a <__exponent+0x22>
 80098a6:	3130      	adds	r1, #48	; 0x30
 80098a8:	f1ae 0502 	sub.w	r5, lr, #2
 80098ac:	f804 1c01 	strb.w	r1, [r4, #-1]
 80098b0:	1c44      	adds	r4, r0, #1
 80098b2:	4629      	mov	r1, r5
 80098b4:	4561      	cmp	r1, ip
 80098b6:	d30a      	bcc.n	80098ce <__exponent+0x66>
 80098b8:	f10d 0209 	add.w	r2, sp, #9
 80098bc:	eba2 020e 	sub.w	r2, r2, lr
 80098c0:	4565      	cmp	r5, ip
 80098c2:	bf88      	it	hi
 80098c4:	2200      	movhi	r2, #0
 80098c6:	4413      	add	r3, r2
 80098c8:	1a18      	subs	r0, r3, r0
 80098ca:	b003      	add	sp, #12
 80098cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80098ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 80098d2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80098d6:	e7ed      	b.n	80098b4 <__exponent+0x4c>
 80098d8:	2330      	movs	r3, #48	; 0x30
 80098da:	3130      	adds	r1, #48	; 0x30
 80098dc:	7083      	strb	r3, [r0, #2]
 80098de:	70c1      	strb	r1, [r0, #3]
 80098e0:	1d03      	adds	r3, r0, #4
 80098e2:	e7f1      	b.n	80098c8 <__exponent+0x60>

080098e4 <_printf_float>:
 80098e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098e8:	ed2d 8b02 	vpush	{d8}
 80098ec:	b08d      	sub	sp, #52	; 0x34
 80098ee:	460c      	mov	r4, r1
 80098f0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80098f4:	4616      	mov	r6, r2
 80098f6:	461f      	mov	r7, r3
 80098f8:	4605      	mov	r5, r0
 80098fa:	f001 fa7b 	bl	800adf4 <_localeconv_r>
 80098fe:	f8d0 a000 	ldr.w	sl, [r0]
 8009902:	4650      	mov	r0, sl
 8009904:	f7f6 fc84 	bl	8000210 <strlen>
 8009908:	2300      	movs	r3, #0
 800990a:	930a      	str	r3, [sp, #40]	; 0x28
 800990c:	6823      	ldr	r3, [r4, #0]
 800990e:	9305      	str	r3, [sp, #20]
 8009910:	f8d8 3000 	ldr.w	r3, [r8]
 8009914:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009918:	3307      	adds	r3, #7
 800991a:	f023 0307 	bic.w	r3, r3, #7
 800991e:	f103 0208 	add.w	r2, r3, #8
 8009922:	f8c8 2000 	str.w	r2, [r8]
 8009926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800992a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800992e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009932:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009936:	9307      	str	r3, [sp, #28]
 8009938:	f8cd 8018 	str.w	r8, [sp, #24]
 800993c:	ee08 0a10 	vmov	s16, r0
 8009940:	4b9f      	ldr	r3, [pc, #636]	; (8009bc0 <_printf_float+0x2dc>)
 8009942:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009946:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800994a:	f7f7 f90f 	bl	8000b6c <__aeabi_dcmpun>
 800994e:	bb88      	cbnz	r0, 80099b4 <_printf_float+0xd0>
 8009950:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009954:	4b9a      	ldr	r3, [pc, #616]	; (8009bc0 <_printf_float+0x2dc>)
 8009956:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800995a:	f7f7 f8e9 	bl	8000b30 <__aeabi_dcmple>
 800995e:	bb48      	cbnz	r0, 80099b4 <_printf_float+0xd0>
 8009960:	2200      	movs	r2, #0
 8009962:	2300      	movs	r3, #0
 8009964:	4640      	mov	r0, r8
 8009966:	4649      	mov	r1, r9
 8009968:	f7f7 f8d8 	bl	8000b1c <__aeabi_dcmplt>
 800996c:	b110      	cbz	r0, 8009974 <_printf_float+0x90>
 800996e:	232d      	movs	r3, #45	; 0x2d
 8009970:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009974:	4b93      	ldr	r3, [pc, #588]	; (8009bc4 <_printf_float+0x2e0>)
 8009976:	4894      	ldr	r0, [pc, #592]	; (8009bc8 <_printf_float+0x2e4>)
 8009978:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800997c:	bf94      	ite	ls
 800997e:	4698      	movls	r8, r3
 8009980:	4680      	movhi	r8, r0
 8009982:	2303      	movs	r3, #3
 8009984:	6123      	str	r3, [r4, #16]
 8009986:	9b05      	ldr	r3, [sp, #20]
 8009988:	f023 0204 	bic.w	r2, r3, #4
 800998c:	6022      	str	r2, [r4, #0]
 800998e:	f04f 0900 	mov.w	r9, #0
 8009992:	9700      	str	r7, [sp, #0]
 8009994:	4633      	mov	r3, r6
 8009996:	aa0b      	add	r2, sp, #44	; 0x2c
 8009998:	4621      	mov	r1, r4
 800999a:	4628      	mov	r0, r5
 800999c:	f000 f9d8 	bl	8009d50 <_printf_common>
 80099a0:	3001      	adds	r0, #1
 80099a2:	f040 8090 	bne.w	8009ac6 <_printf_float+0x1e2>
 80099a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80099aa:	b00d      	add	sp, #52	; 0x34
 80099ac:	ecbd 8b02 	vpop	{d8}
 80099b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099b4:	4642      	mov	r2, r8
 80099b6:	464b      	mov	r3, r9
 80099b8:	4640      	mov	r0, r8
 80099ba:	4649      	mov	r1, r9
 80099bc:	f7f7 f8d6 	bl	8000b6c <__aeabi_dcmpun>
 80099c0:	b140      	cbz	r0, 80099d4 <_printf_float+0xf0>
 80099c2:	464b      	mov	r3, r9
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	bfbc      	itt	lt
 80099c8:	232d      	movlt	r3, #45	; 0x2d
 80099ca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80099ce:	487f      	ldr	r0, [pc, #508]	; (8009bcc <_printf_float+0x2e8>)
 80099d0:	4b7f      	ldr	r3, [pc, #508]	; (8009bd0 <_printf_float+0x2ec>)
 80099d2:	e7d1      	b.n	8009978 <_printf_float+0x94>
 80099d4:	6863      	ldr	r3, [r4, #4]
 80099d6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80099da:	9206      	str	r2, [sp, #24]
 80099dc:	1c5a      	adds	r2, r3, #1
 80099de:	d13f      	bne.n	8009a60 <_printf_float+0x17c>
 80099e0:	2306      	movs	r3, #6
 80099e2:	6063      	str	r3, [r4, #4]
 80099e4:	9b05      	ldr	r3, [sp, #20]
 80099e6:	6861      	ldr	r1, [r4, #4]
 80099e8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80099ec:	2300      	movs	r3, #0
 80099ee:	9303      	str	r3, [sp, #12]
 80099f0:	ab0a      	add	r3, sp, #40	; 0x28
 80099f2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80099f6:	ab09      	add	r3, sp, #36	; 0x24
 80099f8:	ec49 8b10 	vmov	d0, r8, r9
 80099fc:	9300      	str	r3, [sp, #0]
 80099fe:	6022      	str	r2, [r4, #0]
 8009a00:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009a04:	4628      	mov	r0, r5
 8009a06:	f7ff fecd 	bl	80097a4 <__cvt>
 8009a0a:	9b06      	ldr	r3, [sp, #24]
 8009a0c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009a0e:	2b47      	cmp	r3, #71	; 0x47
 8009a10:	4680      	mov	r8, r0
 8009a12:	d108      	bne.n	8009a26 <_printf_float+0x142>
 8009a14:	1cc8      	adds	r0, r1, #3
 8009a16:	db02      	blt.n	8009a1e <_printf_float+0x13a>
 8009a18:	6863      	ldr	r3, [r4, #4]
 8009a1a:	4299      	cmp	r1, r3
 8009a1c:	dd41      	ble.n	8009aa2 <_printf_float+0x1be>
 8009a1e:	f1ab 0b02 	sub.w	fp, fp, #2
 8009a22:	fa5f fb8b 	uxtb.w	fp, fp
 8009a26:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009a2a:	d820      	bhi.n	8009a6e <_printf_float+0x18a>
 8009a2c:	3901      	subs	r1, #1
 8009a2e:	465a      	mov	r2, fp
 8009a30:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009a34:	9109      	str	r1, [sp, #36]	; 0x24
 8009a36:	f7ff ff17 	bl	8009868 <__exponent>
 8009a3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009a3c:	1813      	adds	r3, r2, r0
 8009a3e:	2a01      	cmp	r2, #1
 8009a40:	4681      	mov	r9, r0
 8009a42:	6123      	str	r3, [r4, #16]
 8009a44:	dc02      	bgt.n	8009a4c <_printf_float+0x168>
 8009a46:	6822      	ldr	r2, [r4, #0]
 8009a48:	07d2      	lsls	r2, r2, #31
 8009a4a:	d501      	bpl.n	8009a50 <_printf_float+0x16c>
 8009a4c:	3301      	adds	r3, #1
 8009a4e:	6123      	str	r3, [r4, #16]
 8009a50:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d09c      	beq.n	8009992 <_printf_float+0xae>
 8009a58:	232d      	movs	r3, #45	; 0x2d
 8009a5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a5e:	e798      	b.n	8009992 <_printf_float+0xae>
 8009a60:	9a06      	ldr	r2, [sp, #24]
 8009a62:	2a47      	cmp	r2, #71	; 0x47
 8009a64:	d1be      	bne.n	80099e4 <_printf_float+0x100>
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d1bc      	bne.n	80099e4 <_printf_float+0x100>
 8009a6a:	2301      	movs	r3, #1
 8009a6c:	e7b9      	b.n	80099e2 <_printf_float+0xfe>
 8009a6e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009a72:	d118      	bne.n	8009aa6 <_printf_float+0x1c2>
 8009a74:	2900      	cmp	r1, #0
 8009a76:	6863      	ldr	r3, [r4, #4]
 8009a78:	dd0b      	ble.n	8009a92 <_printf_float+0x1ae>
 8009a7a:	6121      	str	r1, [r4, #16]
 8009a7c:	b913      	cbnz	r3, 8009a84 <_printf_float+0x1a0>
 8009a7e:	6822      	ldr	r2, [r4, #0]
 8009a80:	07d0      	lsls	r0, r2, #31
 8009a82:	d502      	bpl.n	8009a8a <_printf_float+0x1a6>
 8009a84:	3301      	adds	r3, #1
 8009a86:	440b      	add	r3, r1
 8009a88:	6123      	str	r3, [r4, #16]
 8009a8a:	65a1      	str	r1, [r4, #88]	; 0x58
 8009a8c:	f04f 0900 	mov.w	r9, #0
 8009a90:	e7de      	b.n	8009a50 <_printf_float+0x16c>
 8009a92:	b913      	cbnz	r3, 8009a9a <_printf_float+0x1b6>
 8009a94:	6822      	ldr	r2, [r4, #0]
 8009a96:	07d2      	lsls	r2, r2, #31
 8009a98:	d501      	bpl.n	8009a9e <_printf_float+0x1ba>
 8009a9a:	3302      	adds	r3, #2
 8009a9c:	e7f4      	b.n	8009a88 <_printf_float+0x1a4>
 8009a9e:	2301      	movs	r3, #1
 8009aa0:	e7f2      	b.n	8009a88 <_printf_float+0x1a4>
 8009aa2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009aa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009aa8:	4299      	cmp	r1, r3
 8009aaa:	db05      	blt.n	8009ab8 <_printf_float+0x1d4>
 8009aac:	6823      	ldr	r3, [r4, #0]
 8009aae:	6121      	str	r1, [r4, #16]
 8009ab0:	07d8      	lsls	r0, r3, #31
 8009ab2:	d5ea      	bpl.n	8009a8a <_printf_float+0x1a6>
 8009ab4:	1c4b      	adds	r3, r1, #1
 8009ab6:	e7e7      	b.n	8009a88 <_printf_float+0x1a4>
 8009ab8:	2900      	cmp	r1, #0
 8009aba:	bfd4      	ite	le
 8009abc:	f1c1 0202 	rsble	r2, r1, #2
 8009ac0:	2201      	movgt	r2, #1
 8009ac2:	4413      	add	r3, r2
 8009ac4:	e7e0      	b.n	8009a88 <_printf_float+0x1a4>
 8009ac6:	6823      	ldr	r3, [r4, #0]
 8009ac8:	055a      	lsls	r2, r3, #21
 8009aca:	d407      	bmi.n	8009adc <_printf_float+0x1f8>
 8009acc:	6923      	ldr	r3, [r4, #16]
 8009ace:	4642      	mov	r2, r8
 8009ad0:	4631      	mov	r1, r6
 8009ad2:	4628      	mov	r0, r5
 8009ad4:	47b8      	blx	r7
 8009ad6:	3001      	adds	r0, #1
 8009ad8:	d12c      	bne.n	8009b34 <_printf_float+0x250>
 8009ada:	e764      	b.n	80099a6 <_printf_float+0xc2>
 8009adc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009ae0:	f240 80e0 	bls.w	8009ca4 <_printf_float+0x3c0>
 8009ae4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009ae8:	2200      	movs	r2, #0
 8009aea:	2300      	movs	r3, #0
 8009aec:	f7f7 f80c 	bl	8000b08 <__aeabi_dcmpeq>
 8009af0:	2800      	cmp	r0, #0
 8009af2:	d034      	beq.n	8009b5e <_printf_float+0x27a>
 8009af4:	4a37      	ldr	r2, [pc, #220]	; (8009bd4 <_printf_float+0x2f0>)
 8009af6:	2301      	movs	r3, #1
 8009af8:	4631      	mov	r1, r6
 8009afa:	4628      	mov	r0, r5
 8009afc:	47b8      	blx	r7
 8009afe:	3001      	adds	r0, #1
 8009b00:	f43f af51 	beq.w	80099a6 <_printf_float+0xc2>
 8009b04:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009b08:	429a      	cmp	r2, r3
 8009b0a:	db02      	blt.n	8009b12 <_printf_float+0x22e>
 8009b0c:	6823      	ldr	r3, [r4, #0]
 8009b0e:	07d8      	lsls	r0, r3, #31
 8009b10:	d510      	bpl.n	8009b34 <_printf_float+0x250>
 8009b12:	ee18 3a10 	vmov	r3, s16
 8009b16:	4652      	mov	r2, sl
 8009b18:	4631      	mov	r1, r6
 8009b1a:	4628      	mov	r0, r5
 8009b1c:	47b8      	blx	r7
 8009b1e:	3001      	adds	r0, #1
 8009b20:	f43f af41 	beq.w	80099a6 <_printf_float+0xc2>
 8009b24:	f04f 0800 	mov.w	r8, #0
 8009b28:	f104 091a 	add.w	r9, r4, #26
 8009b2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b2e:	3b01      	subs	r3, #1
 8009b30:	4543      	cmp	r3, r8
 8009b32:	dc09      	bgt.n	8009b48 <_printf_float+0x264>
 8009b34:	6823      	ldr	r3, [r4, #0]
 8009b36:	079b      	lsls	r3, r3, #30
 8009b38:	f100 8105 	bmi.w	8009d46 <_printf_float+0x462>
 8009b3c:	68e0      	ldr	r0, [r4, #12]
 8009b3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b40:	4298      	cmp	r0, r3
 8009b42:	bfb8      	it	lt
 8009b44:	4618      	movlt	r0, r3
 8009b46:	e730      	b.n	80099aa <_printf_float+0xc6>
 8009b48:	2301      	movs	r3, #1
 8009b4a:	464a      	mov	r2, r9
 8009b4c:	4631      	mov	r1, r6
 8009b4e:	4628      	mov	r0, r5
 8009b50:	47b8      	blx	r7
 8009b52:	3001      	adds	r0, #1
 8009b54:	f43f af27 	beq.w	80099a6 <_printf_float+0xc2>
 8009b58:	f108 0801 	add.w	r8, r8, #1
 8009b5c:	e7e6      	b.n	8009b2c <_printf_float+0x248>
 8009b5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	dc39      	bgt.n	8009bd8 <_printf_float+0x2f4>
 8009b64:	4a1b      	ldr	r2, [pc, #108]	; (8009bd4 <_printf_float+0x2f0>)
 8009b66:	2301      	movs	r3, #1
 8009b68:	4631      	mov	r1, r6
 8009b6a:	4628      	mov	r0, r5
 8009b6c:	47b8      	blx	r7
 8009b6e:	3001      	adds	r0, #1
 8009b70:	f43f af19 	beq.w	80099a6 <_printf_float+0xc2>
 8009b74:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009b78:	4313      	orrs	r3, r2
 8009b7a:	d102      	bne.n	8009b82 <_printf_float+0x29e>
 8009b7c:	6823      	ldr	r3, [r4, #0]
 8009b7e:	07d9      	lsls	r1, r3, #31
 8009b80:	d5d8      	bpl.n	8009b34 <_printf_float+0x250>
 8009b82:	ee18 3a10 	vmov	r3, s16
 8009b86:	4652      	mov	r2, sl
 8009b88:	4631      	mov	r1, r6
 8009b8a:	4628      	mov	r0, r5
 8009b8c:	47b8      	blx	r7
 8009b8e:	3001      	adds	r0, #1
 8009b90:	f43f af09 	beq.w	80099a6 <_printf_float+0xc2>
 8009b94:	f04f 0900 	mov.w	r9, #0
 8009b98:	f104 0a1a 	add.w	sl, r4, #26
 8009b9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b9e:	425b      	negs	r3, r3
 8009ba0:	454b      	cmp	r3, r9
 8009ba2:	dc01      	bgt.n	8009ba8 <_printf_float+0x2c4>
 8009ba4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ba6:	e792      	b.n	8009ace <_printf_float+0x1ea>
 8009ba8:	2301      	movs	r3, #1
 8009baa:	4652      	mov	r2, sl
 8009bac:	4631      	mov	r1, r6
 8009bae:	4628      	mov	r0, r5
 8009bb0:	47b8      	blx	r7
 8009bb2:	3001      	adds	r0, #1
 8009bb4:	f43f aef7 	beq.w	80099a6 <_printf_float+0xc2>
 8009bb8:	f109 0901 	add.w	r9, r9, #1
 8009bbc:	e7ee      	b.n	8009b9c <_printf_float+0x2b8>
 8009bbe:	bf00      	nop
 8009bc0:	7fefffff 	.word	0x7fefffff
 8009bc4:	0800c7e8 	.word	0x0800c7e8
 8009bc8:	0800c7ec 	.word	0x0800c7ec
 8009bcc:	0800c7f4 	.word	0x0800c7f4
 8009bd0:	0800c7f0 	.word	0x0800c7f0
 8009bd4:	0800c7f8 	.word	0x0800c7f8
 8009bd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009bda:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009bdc:	429a      	cmp	r2, r3
 8009bde:	bfa8      	it	ge
 8009be0:	461a      	movge	r2, r3
 8009be2:	2a00      	cmp	r2, #0
 8009be4:	4691      	mov	r9, r2
 8009be6:	dc37      	bgt.n	8009c58 <_printf_float+0x374>
 8009be8:	f04f 0b00 	mov.w	fp, #0
 8009bec:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009bf0:	f104 021a 	add.w	r2, r4, #26
 8009bf4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009bf6:	9305      	str	r3, [sp, #20]
 8009bf8:	eba3 0309 	sub.w	r3, r3, r9
 8009bfc:	455b      	cmp	r3, fp
 8009bfe:	dc33      	bgt.n	8009c68 <_printf_float+0x384>
 8009c00:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009c04:	429a      	cmp	r2, r3
 8009c06:	db3b      	blt.n	8009c80 <_printf_float+0x39c>
 8009c08:	6823      	ldr	r3, [r4, #0]
 8009c0a:	07da      	lsls	r2, r3, #31
 8009c0c:	d438      	bmi.n	8009c80 <_printf_float+0x39c>
 8009c0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c10:	9a05      	ldr	r2, [sp, #20]
 8009c12:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009c14:	1a9a      	subs	r2, r3, r2
 8009c16:	eba3 0901 	sub.w	r9, r3, r1
 8009c1a:	4591      	cmp	r9, r2
 8009c1c:	bfa8      	it	ge
 8009c1e:	4691      	movge	r9, r2
 8009c20:	f1b9 0f00 	cmp.w	r9, #0
 8009c24:	dc35      	bgt.n	8009c92 <_printf_float+0x3ae>
 8009c26:	f04f 0800 	mov.w	r8, #0
 8009c2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009c2e:	f104 0a1a 	add.w	sl, r4, #26
 8009c32:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009c36:	1a9b      	subs	r3, r3, r2
 8009c38:	eba3 0309 	sub.w	r3, r3, r9
 8009c3c:	4543      	cmp	r3, r8
 8009c3e:	f77f af79 	ble.w	8009b34 <_printf_float+0x250>
 8009c42:	2301      	movs	r3, #1
 8009c44:	4652      	mov	r2, sl
 8009c46:	4631      	mov	r1, r6
 8009c48:	4628      	mov	r0, r5
 8009c4a:	47b8      	blx	r7
 8009c4c:	3001      	adds	r0, #1
 8009c4e:	f43f aeaa 	beq.w	80099a6 <_printf_float+0xc2>
 8009c52:	f108 0801 	add.w	r8, r8, #1
 8009c56:	e7ec      	b.n	8009c32 <_printf_float+0x34e>
 8009c58:	4613      	mov	r3, r2
 8009c5a:	4631      	mov	r1, r6
 8009c5c:	4642      	mov	r2, r8
 8009c5e:	4628      	mov	r0, r5
 8009c60:	47b8      	blx	r7
 8009c62:	3001      	adds	r0, #1
 8009c64:	d1c0      	bne.n	8009be8 <_printf_float+0x304>
 8009c66:	e69e      	b.n	80099a6 <_printf_float+0xc2>
 8009c68:	2301      	movs	r3, #1
 8009c6a:	4631      	mov	r1, r6
 8009c6c:	4628      	mov	r0, r5
 8009c6e:	9205      	str	r2, [sp, #20]
 8009c70:	47b8      	blx	r7
 8009c72:	3001      	adds	r0, #1
 8009c74:	f43f ae97 	beq.w	80099a6 <_printf_float+0xc2>
 8009c78:	9a05      	ldr	r2, [sp, #20]
 8009c7a:	f10b 0b01 	add.w	fp, fp, #1
 8009c7e:	e7b9      	b.n	8009bf4 <_printf_float+0x310>
 8009c80:	ee18 3a10 	vmov	r3, s16
 8009c84:	4652      	mov	r2, sl
 8009c86:	4631      	mov	r1, r6
 8009c88:	4628      	mov	r0, r5
 8009c8a:	47b8      	blx	r7
 8009c8c:	3001      	adds	r0, #1
 8009c8e:	d1be      	bne.n	8009c0e <_printf_float+0x32a>
 8009c90:	e689      	b.n	80099a6 <_printf_float+0xc2>
 8009c92:	9a05      	ldr	r2, [sp, #20]
 8009c94:	464b      	mov	r3, r9
 8009c96:	4442      	add	r2, r8
 8009c98:	4631      	mov	r1, r6
 8009c9a:	4628      	mov	r0, r5
 8009c9c:	47b8      	blx	r7
 8009c9e:	3001      	adds	r0, #1
 8009ca0:	d1c1      	bne.n	8009c26 <_printf_float+0x342>
 8009ca2:	e680      	b.n	80099a6 <_printf_float+0xc2>
 8009ca4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009ca6:	2a01      	cmp	r2, #1
 8009ca8:	dc01      	bgt.n	8009cae <_printf_float+0x3ca>
 8009caa:	07db      	lsls	r3, r3, #31
 8009cac:	d538      	bpl.n	8009d20 <_printf_float+0x43c>
 8009cae:	2301      	movs	r3, #1
 8009cb0:	4642      	mov	r2, r8
 8009cb2:	4631      	mov	r1, r6
 8009cb4:	4628      	mov	r0, r5
 8009cb6:	47b8      	blx	r7
 8009cb8:	3001      	adds	r0, #1
 8009cba:	f43f ae74 	beq.w	80099a6 <_printf_float+0xc2>
 8009cbe:	ee18 3a10 	vmov	r3, s16
 8009cc2:	4652      	mov	r2, sl
 8009cc4:	4631      	mov	r1, r6
 8009cc6:	4628      	mov	r0, r5
 8009cc8:	47b8      	blx	r7
 8009cca:	3001      	adds	r0, #1
 8009ccc:	f43f ae6b 	beq.w	80099a6 <_printf_float+0xc2>
 8009cd0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	2300      	movs	r3, #0
 8009cd8:	f7f6 ff16 	bl	8000b08 <__aeabi_dcmpeq>
 8009cdc:	b9d8      	cbnz	r0, 8009d16 <_printf_float+0x432>
 8009cde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ce0:	f108 0201 	add.w	r2, r8, #1
 8009ce4:	3b01      	subs	r3, #1
 8009ce6:	4631      	mov	r1, r6
 8009ce8:	4628      	mov	r0, r5
 8009cea:	47b8      	blx	r7
 8009cec:	3001      	adds	r0, #1
 8009cee:	d10e      	bne.n	8009d0e <_printf_float+0x42a>
 8009cf0:	e659      	b.n	80099a6 <_printf_float+0xc2>
 8009cf2:	2301      	movs	r3, #1
 8009cf4:	4652      	mov	r2, sl
 8009cf6:	4631      	mov	r1, r6
 8009cf8:	4628      	mov	r0, r5
 8009cfa:	47b8      	blx	r7
 8009cfc:	3001      	adds	r0, #1
 8009cfe:	f43f ae52 	beq.w	80099a6 <_printf_float+0xc2>
 8009d02:	f108 0801 	add.w	r8, r8, #1
 8009d06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d08:	3b01      	subs	r3, #1
 8009d0a:	4543      	cmp	r3, r8
 8009d0c:	dcf1      	bgt.n	8009cf2 <_printf_float+0x40e>
 8009d0e:	464b      	mov	r3, r9
 8009d10:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009d14:	e6dc      	b.n	8009ad0 <_printf_float+0x1ec>
 8009d16:	f04f 0800 	mov.w	r8, #0
 8009d1a:	f104 0a1a 	add.w	sl, r4, #26
 8009d1e:	e7f2      	b.n	8009d06 <_printf_float+0x422>
 8009d20:	2301      	movs	r3, #1
 8009d22:	4642      	mov	r2, r8
 8009d24:	e7df      	b.n	8009ce6 <_printf_float+0x402>
 8009d26:	2301      	movs	r3, #1
 8009d28:	464a      	mov	r2, r9
 8009d2a:	4631      	mov	r1, r6
 8009d2c:	4628      	mov	r0, r5
 8009d2e:	47b8      	blx	r7
 8009d30:	3001      	adds	r0, #1
 8009d32:	f43f ae38 	beq.w	80099a6 <_printf_float+0xc2>
 8009d36:	f108 0801 	add.w	r8, r8, #1
 8009d3a:	68e3      	ldr	r3, [r4, #12]
 8009d3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009d3e:	1a5b      	subs	r3, r3, r1
 8009d40:	4543      	cmp	r3, r8
 8009d42:	dcf0      	bgt.n	8009d26 <_printf_float+0x442>
 8009d44:	e6fa      	b.n	8009b3c <_printf_float+0x258>
 8009d46:	f04f 0800 	mov.w	r8, #0
 8009d4a:	f104 0919 	add.w	r9, r4, #25
 8009d4e:	e7f4      	b.n	8009d3a <_printf_float+0x456>

08009d50 <_printf_common>:
 8009d50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d54:	4616      	mov	r6, r2
 8009d56:	4699      	mov	r9, r3
 8009d58:	688a      	ldr	r2, [r1, #8]
 8009d5a:	690b      	ldr	r3, [r1, #16]
 8009d5c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009d60:	4293      	cmp	r3, r2
 8009d62:	bfb8      	it	lt
 8009d64:	4613      	movlt	r3, r2
 8009d66:	6033      	str	r3, [r6, #0]
 8009d68:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009d6c:	4607      	mov	r7, r0
 8009d6e:	460c      	mov	r4, r1
 8009d70:	b10a      	cbz	r2, 8009d76 <_printf_common+0x26>
 8009d72:	3301      	adds	r3, #1
 8009d74:	6033      	str	r3, [r6, #0]
 8009d76:	6823      	ldr	r3, [r4, #0]
 8009d78:	0699      	lsls	r1, r3, #26
 8009d7a:	bf42      	ittt	mi
 8009d7c:	6833      	ldrmi	r3, [r6, #0]
 8009d7e:	3302      	addmi	r3, #2
 8009d80:	6033      	strmi	r3, [r6, #0]
 8009d82:	6825      	ldr	r5, [r4, #0]
 8009d84:	f015 0506 	ands.w	r5, r5, #6
 8009d88:	d106      	bne.n	8009d98 <_printf_common+0x48>
 8009d8a:	f104 0a19 	add.w	sl, r4, #25
 8009d8e:	68e3      	ldr	r3, [r4, #12]
 8009d90:	6832      	ldr	r2, [r6, #0]
 8009d92:	1a9b      	subs	r3, r3, r2
 8009d94:	42ab      	cmp	r3, r5
 8009d96:	dc26      	bgt.n	8009de6 <_printf_common+0x96>
 8009d98:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009d9c:	1e13      	subs	r3, r2, #0
 8009d9e:	6822      	ldr	r2, [r4, #0]
 8009da0:	bf18      	it	ne
 8009da2:	2301      	movne	r3, #1
 8009da4:	0692      	lsls	r2, r2, #26
 8009da6:	d42b      	bmi.n	8009e00 <_printf_common+0xb0>
 8009da8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009dac:	4649      	mov	r1, r9
 8009dae:	4638      	mov	r0, r7
 8009db0:	47c0      	blx	r8
 8009db2:	3001      	adds	r0, #1
 8009db4:	d01e      	beq.n	8009df4 <_printf_common+0xa4>
 8009db6:	6823      	ldr	r3, [r4, #0]
 8009db8:	68e5      	ldr	r5, [r4, #12]
 8009dba:	6832      	ldr	r2, [r6, #0]
 8009dbc:	f003 0306 	and.w	r3, r3, #6
 8009dc0:	2b04      	cmp	r3, #4
 8009dc2:	bf08      	it	eq
 8009dc4:	1aad      	subeq	r5, r5, r2
 8009dc6:	68a3      	ldr	r3, [r4, #8]
 8009dc8:	6922      	ldr	r2, [r4, #16]
 8009dca:	bf0c      	ite	eq
 8009dcc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009dd0:	2500      	movne	r5, #0
 8009dd2:	4293      	cmp	r3, r2
 8009dd4:	bfc4      	itt	gt
 8009dd6:	1a9b      	subgt	r3, r3, r2
 8009dd8:	18ed      	addgt	r5, r5, r3
 8009dda:	2600      	movs	r6, #0
 8009ddc:	341a      	adds	r4, #26
 8009dde:	42b5      	cmp	r5, r6
 8009de0:	d11a      	bne.n	8009e18 <_printf_common+0xc8>
 8009de2:	2000      	movs	r0, #0
 8009de4:	e008      	b.n	8009df8 <_printf_common+0xa8>
 8009de6:	2301      	movs	r3, #1
 8009de8:	4652      	mov	r2, sl
 8009dea:	4649      	mov	r1, r9
 8009dec:	4638      	mov	r0, r7
 8009dee:	47c0      	blx	r8
 8009df0:	3001      	adds	r0, #1
 8009df2:	d103      	bne.n	8009dfc <_printf_common+0xac>
 8009df4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009df8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dfc:	3501      	adds	r5, #1
 8009dfe:	e7c6      	b.n	8009d8e <_printf_common+0x3e>
 8009e00:	18e1      	adds	r1, r4, r3
 8009e02:	1c5a      	adds	r2, r3, #1
 8009e04:	2030      	movs	r0, #48	; 0x30
 8009e06:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009e0a:	4422      	add	r2, r4
 8009e0c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009e10:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009e14:	3302      	adds	r3, #2
 8009e16:	e7c7      	b.n	8009da8 <_printf_common+0x58>
 8009e18:	2301      	movs	r3, #1
 8009e1a:	4622      	mov	r2, r4
 8009e1c:	4649      	mov	r1, r9
 8009e1e:	4638      	mov	r0, r7
 8009e20:	47c0      	blx	r8
 8009e22:	3001      	adds	r0, #1
 8009e24:	d0e6      	beq.n	8009df4 <_printf_common+0xa4>
 8009e26:	3601      	adds	r6, #1
 8009e28:	e7d9      	b.n	8009dde <_printf_common+0x8e>
	...

08009e2c <_printf_i>:
 8009e2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e30:	7e0f      	ldrb	r7, [r1, #24]
 8009e32:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009e34:	2f78      	cmp	r7, #120	; 0x78
 8009e36:	4691      	mov	r9, r2
 8009e38:	4680      	mov	r8, r0
 8009e3a:	460c      	mov	r4, r1
 8009e3c:	469a      	mov	sl, r3
 8009e3e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009e42:	d807      	bhi.n	8009e54 <_printf_i+0x28>
 8009e44:	2f62      	cmp	r7, #98	; 0x62
 8009e46:	d80a      	bhi.n	8009e5e <_printf_i+0x32>
 8009e48:	2f00      	cmp	r7, #0
 8009e4a:	f000 80d8 	beq.w	8009ffe <_printf_i+0x1d2>
 8009e4e:	2f58      	cmp	r7, #88	; 0x58
 8009e50:	f000 80a3 	beq.w	8009f9a <_printf_i+0x16e>
 8009e54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009e58:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009e5c:	e03a      	b.n	8009ed4 <_printf_i+0xa8>
 8009e5e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009e62:	2b15      	cmp	r3, #21
 8009e64:	d8f6      	bhi.n	8009e54 <_printf_i+0x28>
 8009e66:	a101      	add	r1, pc, #4	; (adr r1, 8009e6c <_printf_i+0x40>)
 8009e68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009e6c:	08009ec5 	.word	0x08009ec5
 8009e70:	08009ed9 	.word	0x08009ed9
 8009e74:	08009e55 	.word	0x08009e55
 8009e78:	08009e55 	.word	0x08009e55
 8009e7c:	08009e55 	.word	0x08009e55
 8009e80:	08009e55 	.word	0x08009e55
 8009e84:	08009ed9 	.word	0x08009ed9
 8009e88:	08009e55 	.word	0x08009e55
 8009e8c:	08009e55 	.word	0x08009e55
 8009e90:	08009e55 	.word	0x08009e55
 8009e94:	08009e55 	.word	0x08009e55
 8009e98:	08009fe5 	.word	0x08009fe5
 8009e9c:	08009f09 	.word	0x08009f09
 8009ea0:	08009fc7 	.word	0x08009fc7
 8009ea4:	08009e55 	.word	0x08009e55
 8009ea8:	08009e55 	.word	0x08009e55
 8009eac:	0800a007 	.word	0x0800a007
 8009eb0:	08009e55 	.word	0x08009e55
 8009eb4:	08009f09 	.word	0x08009f09
 8009eb8:	08009e55 	.word	0x08009e55
 8009ebc:	08009e55 	.word	0x08009e55
 8009ec0:	08009fcf 	.word	0x08009fcf
 8009ec4:	682b      	ldr	r3, [r5, #0]
 8009ec6:	1d1a      	adds	r2, r3, #4
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	602a      	str	r2, [r5, #0]
 8009ecc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009ed0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009ed4:	2301      	movs	r3, #1
 8009ed6:	e0a3      	b.n	800a020 <_printf_i+0x1f4>
 8009ed8:	6820      	ldr	r0, [r4, #0]
 8009eda:	6829      	ldr	r1, [r5, #0]
 8009edc:	0606      	lsls	r6, r0, #24
 8009ede:	f101 0304 	add.w	r3, r1, #4
 8009ee2:	d50a      	bpl.n	8009efa <_printf_i+0xce>
 8009ee4:	680e      	ldr	r6, [r1, #0]
 8009ee6:	602b      	str	r3, [r5, #0]
 8009ee8:	2e00      	cmp	r6, #0
 8009eea:	da03      	bge.n	8009ef4 <_printf_i+0xc8>
 8009eec:	232d      	movs	r3, #45	; 0x2d
 8009eee:	4276      	negs	r6, r6
 8009ef0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ef4:	485e      	ldr	r0, [pc, #376]	; (800a070 <_printf_i+0x244>)
 8009ef6:	230a      	movs	r3, #10
 8009ef8:	e019      	b.n	8009f2e <_printf_i+0x102>
 8009efa:	680e      	ldr	r6, [r1, #0]
 8009efc:	602b      	str	r3, [r5, #0]
 8009efe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009f02:	bf18      	it	ne
 8009f04:	b236      	sxthne	r6, r6
 8009f06:	e7ef      	b.n	8009ee8 <_printf_i+0xbc>
 8009f08:	682b      	ldr	r3, [r5, #0]
 8009f0a:	6820      	ldr	r0, [r4, #0]
 8009f0c:	1d19      	adds	r1, r3, #4
 8009f0e:	6029      	str	r1, [r5, #0]
 8009f10:	0601      	lsls	r1, r0, #24
 8009f12:	d501      	bpl.n	8009f18 <_printf_i+0xec>
 8009f14:	681e      	ldr	r6, [r3, #0]
 8009f16:	e002      	b.n	8009f1e <_printf_i+0xf2>
 8009f18:	0646      	lsls	r6, r0, #25
 8009f1a:	d5fb      	bpl.n	8009f14 <_printf_i+0xe8>
 8009f1c:	881e      	ldrh	r6, [r3, #0]
 8009f1e:	4854      	ldr	r0, [pc, #336]	; (800a070 <_printf_i+0x244>)
 8009f20:	2f6f      	cmp	r7, #111	; 0x6f
 8009f22:	bf0c      	ite	eq
 8009f24:	2308      	moveq	r3, #8
 8009f26:	230a      	movne	r3, #10
 8009f28:	2100      	movs	r1, #0
 8009f2a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009f2e:	6865      	ldr	r5, [r4, #4]
 8009f30:	60a5      	str	r5, [r4, #8]
 8009f32:	2d00      	cmp	r5, #0
 8009f34:	bfa2      	ittt	ge
 8009f36:	6821      	ldrge	r1, [r4, #0]
 8009f38:	f021 0104 	bicge.w	r1, r1, #4
 8009f3c:	6021      	strge	r1, [r4, #0]
 8009f3e:	b90e      	cbnz	r6, 8009f44 <_printf_i+0x118>
 8009f40:	2d00      	cmp	r5, #0
 8009f42:	d04d      	beq.n	8009fe0 <_printf_i+0x1b4>
 8009f44:	4615      	mov	r5, r2
 8009f46:	fbb6 f1f3 	udiv	r1, r6, r3
 8009f4a:	fb03 6711 	mls	r7, r3, r1, r6
 8009f4e:	5dc7      	ldrb	r7, [r0, r7]
 8009f50:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009f54:	4637      	mov	r7, r6
 8009f56:	42bb      	cmp	r3, r7
 8009f58:	460e      	mov	r6, r1
 8009f5a:	d9f4      	bls.n	8009f46 <_printf_i+0x11a>
 8009f5c:	2b08      	cmp	r3, #8
 8009f5e:	d10b      	bne.n	8009f78 <_printf_i+0x14c>
 8009f60:	6823      	ldr	r3, [r4, #0]
 8009f62:	07de      	lsls	r6, r3, #31
 8009f64:	d508      	bpl.n	8009f78 <_printf_i+0x14c>
 8009f66:	6923      	ldr	r3, [r4, #16]
 8009f68:	6861      	ldr	r1, [r4, #4]
 8009f6a:	4299      	cmp	r1, r3
 8009f6c:	bfde      	ittt	le
 8009f6e:	2330      	movle	r3, #48	; 0x30
 8009f70:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009f74:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009f78:	1b52      	subs	r2, r2, r5
 8009f7a:	6122      	str	r2, [r4, #16]
 8009f7c:	f8cd a000 	str.w	sl, [sp]
 8009f80:	464b      	mov	r3, r9
 8009f82:	aa03      	add	r2, sp, #12
 8009f84:	4621      	mov	r1, r4
 8009f86:	4640      	mov	r0, r8
 8009f88:	f7ff fee2 	bl	8009d50 <_printf_common>
 8009f8c:	3001      	adds	r0, #1
 8009f8e:	d14c      	bne.n	800a02a <_printf_i+0x1fe>
 8009f90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009f94:	b004      	add	sp, #16
 8009f96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f9a:	4835      	ldr	r0, [pc, #212]	; (800a070 <_printf_i+0x244>)
 8009f9c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009fa0:	6829      	ldr	r1, [r5, #0]
 8009fa2:	6823      	ldr	r3, [r4, #0]
 8009fa4:	f851 6b04 	ldr.w	r6, [r1], #4
 8009fa8:	6029      	str	r1, [r5, #0]
 8009faa:	061d      	lsls	r5, r3, #24
 8009fac:	d514      	bpl.n	8009fd8 <_printf_i+0x1ac>
 8009fae:	07df      	lsls	r7, r3, #31
 8009fb0:	bf44      	itt	mi
 8009fb2:	f043 0320 	orrmi.w	r3, r3, #32
 8009fb6:	6023      	strmi	r3, [r4, #0]
 8009fb8:	b91e      	cbnz	r6, 8009fc2 <_printf_i+0x196>
 8009fba:	6823      	ldr	r3, [r4, #0]
 8009fbc:	f023 0320 	bic.w	r3, r3, #32
 8009fc0:	6023      	str	r3, [r4, #0]
 8009fc2:	2310      	movs	r3, #16
 8009fc4:	e7b0      	b.n	8009f28 <_printf_i+0xfc>
 8009fc6:	6823      	ldr	r3, [r4, #0]
 8009fc8:	f043 0320 	orr.w	r3, r3, #32
 8009fcc:	6023      	str	r3, [r4, #0]
 8009fce:	2378      	movs	r3, #120	; 0x78
 8009fd0:	4828      	ldr	r0, [pc, #160]	; (800a074 <_printf_i+0x248>)
 8009fd2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009fd6:	e7e3      	b.n	8009fa0 <_printf_i+0x174>
 8009fd8:	0659      	lsls	r1, r3, #25
 8009fda:	bf48      	it	mi
 8009fdc:	b2b6      	uxthmi	r6, r6
 8009fde:	e7e6      	b.n	8009fae <_printf_i+0x182>
 8009fe0:	4615      	mov	r5, r2
 8009fe2:	e7bb      	b.n	8009f5c <_printf_i+0x130>
 8009fe4:	682b      	ldr	r3, [r5, #0]
 8009fe6:	6826      	ldr	r6, [r4, #0]
 8009fe8:	6961      	ldr	r1, [r4, #20]
 8009fea:	1d18      	adds	r0, r3, #4
 8009fec:	6028      	str	r0, [r5, #0]
 8009fee:	0635      	lsls	r5, r6, #24
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	d501      	bpl.n	8009ff8 <_printf_i+0x1cc>
 8009ff4:	6019      	str	r1, [r3, #0]
 8009ff6:	e002      	b.n	8009ffe <_printf_i+0x1d2>
 8009ff8:	0670      	lsls	r0, r6, #25
 8009ffa:	d5fb      	bpl.n	8009ff4 <_printf_i+0x1c8>
 8009ffc:	8019      	strh	r1, [r3, #0]
 8009ffe:	2300      	movs	r3, #0
 800a000:	6123      	str	r3, [r4, #16]
 800a002:	4615      	mov	r5, r2
 800a004:	e7ba      	b.n	8009f7c <_printf_i+0x150>
 800a006:	682b      	ldr	r3, [r5, #0]
 800a008:	1d1a      	adds	r2, r3, #4
 800a00a:	602a      	str	r2, [r5, #0]
 800a00c:	681d      	ldr	r5, [r3, #0]
 800a00e:	6862      	ldr	r2, [r4, #4]
 800a010:	2100      	movs	r1, #0
 800a012:	4628      	mov	r0, r5
 800a014:	f7f6 f904 	bl	8000220 <memchr>
 800a018:	b108      	cbz	r0, 800a01e <_printf_i+0x1f2>
 800a01a:	1b40      	subs	r0, r0, r5
 800a01c:	6060      	str	r0, [r4, #4]
 800a01e:	6863      	ldr	r3, [r4, #4]
 800a020:	6123      	str	r3, [r4, #16]
 800a022:	2300      	movs	r3, #0
 800a024:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a028:	e7a8      	b.n	8009f7c <_printf_i+0x150>
 800a02a:	6923      	ldr	r3, [r4, #16]
 800a02c:	462a      	mov	r2, r5
 800a02e:	4649      	mov	r1, r9
 800a030:	4640      	mov	r0, r8
 800a032:	47d0      	blx	sl
 800a034:	3001      	adds	r0, #1
 800a036:	d0ab      	beq.n	8009f90 <_printf_i+0x164>
 800a038:	6823      	ldr	r3, [r4, #0]
 800a03a:	079b      	lsls	r3, r3, #30
 800a03c:	d413      	bmi.n	800a066 <_printf_i+0x23a>
 800a03e:	68e0      	ldr	r0, [r4, #12]
 800a040:	9b03      	ldr	r3, [sp, #12]
 800a042:	4298      	cmp	r0, r3
 800a044:	bfb8      	it	lt
 800a046:	4618      	movlt	r0, r3
 800a048:	e7a4      	b.n	8009f94 <_printf_i+0x168>
 800a04a:	2301      	movs	r3, #1
 800a04c:	4632      	mov	r2, r6
 800a04e:	4649      	mov	r1, r9
 800a050:	4640      	mov	r0, r8
 800a052:	47d0      	blx	sl
 800a054:	3001      	adds	r0, #1
 800a056:	d09b      	beq.n	8009f90 <_printf_i+0x164>
 800a058:	3501      	adds	r5, #1
 800a05a:	68e3      	ldr	r3, [r4, #12]
 800a05c:	9903      	ldr	r1, [sp, #12]
 800a05e:	1a5b      	subs	r3, r3, r1
 800a060:	42ab      	cmp	r3, r5
 800a062:	dcf2      	bgt.n	800a04a <_printf_i+0x21e>
 800a064:	e7eb      	b.n	800a03e <_printf_i+0x212>
 800a066:	2500      	movs	r5, #0
 800a068:	f104 0619 	add.w	r6, r4, #25
 800a06c:	e7f5      	b.n	800a05a <_printf_i+0x22e>
 800a06e:	bf00      	nop
 800a070:	0800c7fa 	.word	0x0800c7fa
 800a074:	0800c80b 	.word	0x0800c80b

0800a078 <_sbrk_r>:
 800a078:	b538      	push	{r3, r4, r5, lr}
 800a07a:	4d06      	ldr	r5, [pc, #24]	; (800a094 <_sbrk_r+0x1c>)
 800a07c:	2300      	movs	r3, #0
 800a07e:	4604      	mov	r4, r0
 800a080:	4608      	mov	r0, r1
 800a082:	602b      	str	r3, [r5, #0]
 800a084:	f7fa feac 	bl	8004de0 <_sbrk>
 800a088:	1c43      	adds	r3, r0, #1
 800a08a:	d102      	bne.n	800a092 <_sbrk_r+0x1a>
 800a08c:	682b      	ldr	r3, [r5, #0]
 800a08e:	b103      	cbz	r3, 800a092 <_sbrk_r+0x1a>
 800a090:	6023      	str	r3, [r4, #0]
 800a092:	bd38      	pop	{r3, r4, r5, pc}
 800a094:	20002b24 	.word	0x20002b24

0800a098 <siprintf>:
 800a098:	b40e      	push	{r1, r2, r3}
 800a09a:	b500      	push	{lr}
 800a09c:	b09c      	sub	sp, #112	; 0x70
 800a09e:	ab1d      	add	r3, sp, #116	; 0x74
 800a0a0:	9002      	str	r0, [sp, #8]
 800a0a2:	9006      	str	r0, [sp, #24]
 800a0a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a0a8:	4809      	ldr	r0, [pc, #36]	; (800a0d0 <siprintf+0x38>)
 800a0aa:	9107      	str	r1, [sp, #28]
 800a0ac:	9104      	str	r1, [sp, #16]
 800a0ae:	4909      	ldr	r1, [pc, #36]	; (800a0d4 <siprintf+0x3c>)
 800a0b0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0b4:	9105      	str	r1, [sp, #20]
 800a0b6:	6800      	ldr	r0, [r0, #0]
 800a0b8:	9301      	str	r3, [sp, #4]
 800a0ba:	a902      	add	r1, sp, #8
 800a0bc:	f001 faae 	bl	800b61c <_svfiprintf_r>
 800a0c0:	9b02      	ldr	r3, [sp, #8]
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	701a      	strb	r2, [r3, #0]
 800a0c6:	b01c      	add	sp, #112	; 0x70
 800a0c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a0cc:	b003      	add	sp, #12
 800a0ce:	4770      	bx	lr
 800a0d0:	200023fc 	.word	0x200023fc
 800a0d4:	ffff0208 	.word	0xffff0208

0800a0d8 <strncat>:
 800a0d8:	b530      	push	{r4, r5, lr}
 800a0da:	4604      	mov	r4, r0
 800a0dc:	7825      	ldrb	r5, [r4, #0]
 800a0de:	4623      	mov	r3, r4
 800a0e0:	3401      	adds	r4, #1
 800a0e2:	2d00      	cmp	r5, #0
 800a0e4:	d1fa      	bne.n	800a0dc <strncat+0x4>
 800a0e6:	3a01      	subs	r2, #1
 800a0e8:	d304      	bcc.n	800a0f4 <strncat+0x1c>
 800a0ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a0ee:	f803 4b01 	strb.w	r4, [r3], #1
 800a0f2:	b904      	cbnz	r4, 800a0f6 <strncat+0x1e>
 800a0f4:	bd30      	pop	{r4, r5, pc}
 800a0f6:	2a00      	cmp	r2, #0
 800a0f8:	d1f5      	bne.n	800a0e6 <strncat+0xe>
 800a0fa:	701a      	strb	r2, [r3, #0]
 800a0fc:	e7f3      	b.n	800a0e6 <strncat+0xe>

0800a0fe <quorem>:
 800a0fe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a102:	6903      	ldr	r3, [r0, #16]
 800a104:	690c      	ldr	r4, [r1, #16]
 800a106:	42a3      	cmp	r3, r4
 800a108:	4607      	mov	r7, r0
 800a10a:	f2c0 8081 	blt.w	800a210 <quorem+0x112>
 800a10e:	3c01      	subs	r4, #1
 800a110:	f101 0814 	add.w	r8, r1, #20
 800a114:	f100 0514 	add.w	r5, r0, #20
 800a118:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a11c:	9301      	str	r3, [sp, #4]
 800a11e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a122:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a126:	3301      	adds	r3, #1
 800a128:	429a      	cmp	r2, r3
 800a12a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a12e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a132:	fbb2 f6f3 	udiv	r6, r2, r3
 800a136:	d331      	bcc.n	800a19c <quorem+0x9e>
 800a138:	f04f 0e00 	mov.w	lr, #0
 800a13c:	4640      	mov	r0, r8
 800a13e:	46ac      	mov	ip, r5
 800a140:	46f2      	mov	sl, lr
 800a142:	f850 2b04 	ldr.w	r2, [r0], #4
 800a146:	b293      	uxth	r3, r2
 800a148:	fb06 e303 	mla	r3, r6, r3, lr
 800a14c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a150:	b29b      	uxth	r3, r3
 800a152:	ebaa 0303 	sub.w	r3, sl, r3
 800a156:	f8dc a000 	ldr.w	sl, [ip]
 800a15a:	0c12      	lsrs	r2, r2, #16
 800a15c:	fa13 f38a 	uxtah	r3, r3, sl
 800a160:	fb06 e202 	mla	r2, r6, r2, lr
 800a164:	9300      	str	r3, [sp, #0]
 800a166:	9b00      	ldr	r3, [sp, #0]
 800a168:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a16c:	b292      	uxth	r2, r2
 800a16e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a172:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a176:	f8bd 3000 	ldrh.w	r3, [sp]
 800a17a:	4581      	cmp	r9, r0
 800a17c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a180:	f84c 3b04 	str.w	r3, [ip], #4
 800a184:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a188:	d2db      	bcs.n	800a142 <quorem+0x44>
 800a18a:	f855 300b 	ldr.w	r3, [r5, fp]
 800a18e:	b92b      	cbnz	r3, 800a19c <quorem+0x9e>
 800a190:	9b01      	ldr	r3, [sp, #4]
 800a192:	3b04      	subs	r3, #4
 800a194:	429d      	cmp	r5, r3
 800a196:	461a      	mov	r2, r3
 800a198:	d32e      	bcc.n	800a1f8 <quorem+0xfa>
 800a19a:	613c      	str	r4, [r7, #16]
 800a19c:	4638      	mov	r0, r7
 800a19e:	f001 f8c9 	bl	800b334 <__mcmp>
 800a1a2:	2800      	cmp	r0, #0
 800a1a4:	db24      	blt.n	800a1f0 <quorem+0xf2>
 800a1a6:	3601      	adds	r6, #1
 800a1a8:	4628      	mov	r0, r5
 800a1aa:	f04f 0c00 	mov.w	ip, #0
 800a1ae:	f858 2b04 	ldr.w	r2, [r8], #4
 800a1b2:	f8d0 e000 	ldr.w	lr, [r0]
 800a1b6:	b293      	uxth	r3, r2
 800a1b8:	ebac 0303 	sub.w	r3, ip, r3
 800a1bc:	0c12      	lsrs	r2, r2, #16
 800a1be:	fa13 f38e 	uxtah	r3, r3, lr
 800a1c2:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a1c6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a1ca:	b29b      	uxth	r3, r3
 800a1cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a1d0:	45c1      	cmp	r9, r8
 800a1d2:	f840 3b04 	str.w	r3, [r0], #4
 800a1d6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a1da:	d2e8      	bcs.n	800a1ae <quorem+0xb0>
 800a1dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a1e0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a1e4:	b922      	cbnz	r2, 800a1f0 <quorem+0xf2>
 800a1e6:	3b04      	subs	r3, #4
 800a1e8:	429d      	cmp	r5, r3
 800a1ea:	461a      	mov	r2, r3
 800a1ec:	d30a      	bcc.n	800a204 <quorem+0x106>
 800a1ee:	613c      	str	r4, [r7, #16]
 800a1f0:	4630      	mov	r0, r6
 800a1f2:	b003      	add	sp, #12
 800a1f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1f8:	6812      	ldr	r2, [r2, #0]
 800a1fa:	3b04      	subs	r3, #4
 800a1fc:	2a00      	cmp	r2, #0
 800a1fe:	d1cc      	bne.n	800a19a <quorem+0x9c>
 800a200:	3c01      	subs	r4, #1
 800a202:	e7c7      	b.n	800a194 <quorem+0x96>
 800a204:	6812      	ldr	r2, [r2, #0]
 800a206:	3b04      	subs	r3, #4
 800a208:	2a00      	cmp	r2, #0
 800a20a:	d1f0      	bne.n	800a1ee <quorem+0xf0>
 800a20c:	3c01      	subs	r4, #1
 800a20e:	e7eb      	b.n	800a1e8 <quorem+0xea>
 800a210:	2000      	movs	r0, #0
 800a212:	e7ee      	b.n	800a1f2 <quorem+0xf4>
 800a214:	0000      	movs	r0, r0
	...

0800a218 <_dtoa_r>:
 800a218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a21c:	ed2d 8b04 	vpush	{d8-d9}
 800a220:	ec57 6b10 	vmov	r6, r7, d0
 800a224:	b093      	sub	sp, #76	; 0x4c
 800a226:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a228:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a22c:	9106      	str	r1, [sp, #24]
 800a22e:	ee10 aa10 	vmov	sl, s0
 800a232:	4604      	mov	r4, r0
 800a234:	9209      	str	r2, [sp, #36]	; 0x24
 800a236:	930c      	str	r3, [sp, #48]	; 0x30
 800a238:	46bb      	mov	fp, r7
 800a23a:	b975      	cbnz	r5, 800a25a <_dtoa_r+0x42>
 800a23c:	2010      	movs	r0, #16
 800a23e:	f7ff f9b9 	bl	80095b4 <malloc>
 800a242:	4602      	mov	r2, r0
 800a244:	6260      	str	r0, [r4, #36]	; 0x24
 800a246:	b920      	cbnz	r0, 800a252 <_dtoa_r+0x3a>
 800a248:	4ba7      	ldr	r3, [pc, #668]	; (800a4e8 <_dtoa_r+0x2d0>)
 800a24a:	21ea      	movs	r1, #234	; 0xea
 800a24c:	48a7      	ldr	r0, [pc, #668]	; (800a4ec <_dtoa_r+0x2d4>)
 800a24e:	f001 fae5 	bl	800b81c <__assert_func>
 800a252:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a256:	6005      	str	r5, [r0, #0]
 800a258:	60c5      	str	r5, [r0, #12]
 800a25a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a25c:	6819      	ldr	r1, [r3, #0]
 800a25e:	b151      	cbz	r1, 800a276 <_dtoa_r+0x5e>
 800a260:	685a      	ldr	r2, [r3, #4]
 800a262:	604a      	str	r2, [r1, #4]
 800a264:	2301      	movs	r3, #1
 800a266:	4093      	lsls	r3, r2
 800a268:	608b      	str	r3, [r1, #8]
 800a26a:	4620      	mov	r0, r4
 800a26c:	f000 fe20 	bl	800aeb0 <_Bfree>
 800a270:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a272:	2200      	movs	r2, #0
 800a274:	601a      	str	r2, [r3, #0]
 800a276:	1e3b      	subs	r3, r7, #0
 800a278:	bfaa      	itet	ge
 800a27a:	2300      	movge	r3, #0
 800a27c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a280:	f8c8 3000 	strge.w	r3, [r8]
 800a284:	4b9a      	ldr	r3, [pc, #616]	; (800a4f0 <_dtoa_r+0x2d8>)
 800a286:	bfbc      	itt	lt
 800a288:	2201      	movlt	r2, #1
 800a28a:	f8c8 2000 	strlt.w	r2, [r8]
 800a28e:	ea33 030b 	bics.w	r3, r3, fp
 800a292:	d11b      	bne.n	800a2cc <_dtoa_r+0xb4>
 800a294:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a296:	f242 730f 	movw	r3, #9999	; 0x270f
 800a29a:	6013      	str	r3, [r2, #0]
 800a29c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a2a0:	4333      	orrs	r3, r6
 800a2a2:	f000 8592 	beq.w	800adca <_dtoa_r+0xbb2>
 800a2a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a2a8:	b963      	cbnz	r3, 800a2c4 <_dtoa_r+0xac>
 800a2aa:	4b92      	ldr	r3, [pc, #584]	; (800a4f4 <_dtoa_r+0x2dc>)
 800a2ac:	e022      	b.n	800a2f4 <_dtoa_r+0xdc>
 800a2ae:	4b92      	ldr	r3, [pc, #584]	; (800a4f8 <_dtoa_r+0x2e0>)
 800a2b0:	9301      	str	r3, [sp, #4]
 800a2b2:	3308      	adds	r3, #8
 800a2b4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a2b6:	6013      	str	r3, [r2, #0]
 800a2b8:	9801      	ldr	r0, [sp, #4]
 800a2ba:	b013      	add	sp, #76	; 0x4c
 800a2bc:	ecbd 8b04 	vpop	{d8-d9}
 800a2c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2c4:	4b8b      	ldr	r3, [pc, #556]	; (800a4f4 <_dtoa_r+0x2dc>)
 800a2c6:	9301      	str	r3, [sp, #4]
 800a2c8:	3303      	adds	r3, #3
 800a2ca:	e7f3      	b.n	800a2b4 <_dtoa_r+0x9c>
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	4650      	mov	r0, sl
 800a2d2:	4659      	mov	r1, fp
 800a2d4:	f7f6 fc18 	bl	8000b08 <__aeabi_dcmpeq>
 800a2d8:	ec4b ab19 	vmov	d9, sl, fp
 800a2dc:	4680      	mov	r8, r0
 800a2de:	b158      	cbz	r0, 800a2f8 <_dtoa_r+0xe0>
 800a2e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a2e2:	2301      	movs	r3, #1
 800a2e4:	6013      	str	r3, [r2, #0]
 800a2e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	f000 856b 	beq.w	800adc4 <_dtoa_r+0xbac>
 800a2ee:	4883      	ldr	r0, [pc, #524]	; (800a4fc <_dtoa_r+0x2e4>)
 800a2f0:	6018      	str	r0, [r3, #0]
 800a2f2:	1e43      	subs	r3, r0, #1
 800a2f4:	9301      	str	r3, [sp, #4]
 800a2f6:	e7df      	b.n	800a2b8 <_dtoa_r+0xa0>
 800a2f8:	ec4b ab10 	vmov	d0, sl, fp
 800a2fc:	aa10      	add	r2, sp, #64	; 0x40
 800a2fe:	a911      	add	r1, sp, #68	; 0x44
 800a300:	4620      	mov	r0, r4
 800a302:	f001 f8bd 	bl	800b480 <__d2b>
 800a306:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a30a:	ee08 0a10 	vmov	s16, r0
 800a30e:	2d00      	cmp	r5, #0
 800a310:	f000 8084 	beq.w	800a41c <_dtoa_r+0x204>
 800a314:	ee19 3a90 	vmov	r3, s19
 800a318:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a31c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a320:	4656      	mov	r6, sl
 800a322:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a326:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a32a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a32e:	4b74      	ldr	r3, [pc, #464]	; (800a500 <_dtoa_r+0x2e8>)
 800a330:	2200      	movs	r2, #0
 800a332:	4630      	mov	r0, r6
 800a334:	4639      	mov	r1, r7
 800a336:	f7f5 ffc7 	bl	80002c8 <__aeabi_dsub>
 800a33a:	a365      	add	r3, pc, #404	; (adr r3, 800a4d0 <_dtoa_r+0x2b8>)
 800a33c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a340:	f7f6 f97a 	bl	8000638 <__aeabi_dmul>
 800a344:	a364      	add	r3, pc, #400	; (adr r3, 800a4d8 <_dtoa_r+0x2c0>)
 800a346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a34a:	f7f5 ffbf 	bl	80002cc <__adddf3>
 800a34e:	4606      	mov	r6, r0
 800a350:	4628      	mov	r0, r5
 800a352:	460f      	mov	r7, r1
 800a354:	f7f6 f906 	bl	8000564 <__aeabi_i2d>
 800a358:	a361      	add	r3, pc, #388	; (adr r3, 800a4e0 <_dtoa_r+0x2c8>)
 800a35a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a35e:	f7f6 f96b 	bl	8000638 <__aeabi_dmul>
 800a362:	4602      	mov	r2, r0
 800a364:	460b      	mov	r3, r1
 800a366:	4630      	mov	r0, r6
 800a368:	4639      	mov	r1, r7
 800a36a:	f7f5 ffaf 	bl	80002cc <__adddf3>
 800a36e:	4606      	mov	r6, r0
 800a370:	460f      	mov	r7, r1
 800a372:	f7f6 fc11 	bl	8000b98 <__aeabi_d2iz>
 800a376:	2200      	movs	r2, #0
 800a378:	9000      	str	r0, [sp, #0]
 800a37a:	2300      	movs	r3, #0
 800a37c:	4630      	mov	r0, r6
 800a37e:	4639      	mov	r1, r7
 800a380:	f7f6 fbcc 	bl	8000b1c <__aeabi_dcmplt>
 800a384:	b150      	cbz	r0, 800a39c <_dtoa_r+0x184>
 800a386:	9800      	ldr	r0, [sp, #0]
 800a388:	f7f6 f8ec 	bl	8000564 <__aeabi_i2d>
 800a38c:	4632      	mov	r2, r6
 800a38e:	463b      	mov	r3, r7
 800a390:	f7f6 fbba 	bl	8000b08 <__aeabi_dcmpeq>
 800a394:	b910      	cbnz	r0, 800a39c <_dtoa_r+0x184>
 800a396:	9b00      	ldr	r3, [sp, #0]
 800a398:	3b01      	subs	r3, #1
 800a39a:	9300      	str	r3, [sp, #0]
 800a39c:	9b00      	ldr	r3, [sp, #0]
 800a39e:	2b16      	cmp	r3, #22
 800a3a0:	d85a      	bhi.n	800a458 <_dtoa_r+0x240>
 800a3a2:	9a00      	ldr	r2, [sp, #0]
 800a3a4:	4b57      	ldr	r3, [pc, #348]	; (800a504 <_dtoa_r+0x2ec>)
 800a3a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a3aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3ae:	ec51 0b19 	vmov	r0, r1, d9
 800a3b2:	f7f6 fbb3 	bl	8000b1c <__aeabi_dcmplt>
 800a3b6:	2800      	cmp	r0, #0
 800a3b8:	d050      	beq.n	800a45c <_dtoa_r+0x244>
 800a3ba:	9b00      	ldr	r3, [sp, #0]
 800a3bc:	3b01      	subs	r3, #1
 800a3be:	9300      	str	r3, [sp, #0]
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	930b      	str	r3, [sp, #44]	; 0x2c
 800a3c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a3c6:	1b5d      	subs	r5, r3, r5
 800a3c8:	1e6b      	subs	r3, r5, #1
 800a3ca:	9305      	str	r3, [sp, #20]
 800a3cc:	bf45      	ittet	mi
 800a3ce:	f1c5 0301 	rsbmi	r3, r5, #1
 800a3d2:	9304      	strmi	r3, [sp, #16]
 800a3d4:	2300      	movpl	r3, #0
 800a3d6:	2300      	movmi	r3, #0
 800a3d8:	bf4c      	ite	mi
 800a3da:	9305      	strmi	r3, [sp, #20]
 800a3dc:	9304      	strpl	r3, [sp, #16]
 800a3de:	9b00      	ldr	r3, [sp, #0]
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	db3d      	blt.n	800a460 <_dtoa_r+0x248>
 800a3e4:	9b05      	ldr	r3, [sp, #20]
 800a3e6:	9a00      	ldr	r2, [sp, #0]
 800a3e8:	920a      	str	r2, [sp, #40]	; 0x28
 800a3ea:	4413      	add	r3, r2
 800a3ec:	9305      	str	r3, [sp, #20]
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	9307      	str	r3, [sp, #28]
 800a3f2:	9b06      	ldr	r3, [sp, #24]
 800a3f4:	2b09      	cmp	r3, #9
 800a3f6:	f200 8089 	bhi.w	800a50c <_dtoa_r+0x2f4>
 800a3fa:	2b05      	cmp	r3, #5
 800a3fc:	bfc4      	itt	gt
 800a3fe:	3b04      	subgt	r3, #4
 800a400:	9306      	strgt	r3, [sp, #24]
 800a402:	9b06      	ldr	r3, [sp, #24]
 800a404:	f1a3 0302 	sub.w	r3, r3, #2
 800a408:	bfcc      	ite	gt
 800a40a:	2500      	movgt	r5, #0
 800a40c:	2501      	movle	r5, #1
 800a40e:	2b03      	cmp	r3, #3
 800a410:	f200 8087 	bhi.w	800a522 <_dtoa_r+0x30a>
 800a414:	e8df f003 	tbb	[pc, r3]
 800a418:	59383a2d 	.word	0x59383a2d
 800a41c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a420:	441d      	add	r5, r3
 800a422:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a426:	2b20      	cmp	r3, #32
 800a428:	bfc1      	itttt	gt
 800a42a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a42e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a432:	fa0b f303 	lslgt.w	r3, fp, r3
 800a436:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a43a:	bfda      	itte	le
 800a43c:	f1c3 0320 	rsble	r3, r3, #32
 800a440:	fa06 f003 	lslle.w	r0, r6, r3
 800a444:	4318      	orrgt	r0, r3
 800a446:	f7f6 f87d 	bl	8000544 <__aeabi_ui2d>
 800a44a:	2301      	movs	r3, #1
 800a44c:	4606      	mov	r6, r0
 800a44e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a452:	3d01      	subs	r5, #1
 800a454:	930e      	str	r3, [sp, #56]	; 0x38
 800a456:	e76a      	b.n	800a32e <_dtoa_r+0x116>
 800a458:	2301      	movs	r3, #1
 800a45a:	e7b2      	b.n	800a3c2 <_dtoa_r+0x1aa>
 800a45c:	900b      	str	r0, [sp, #44]	; 0x2c
 800a45e:	e7b1      	b.n	800a3c4 <_dtoa_r+0x1ac>
 800a460:	9b04      	ldr	r3, [sp, #16]
 800a462:	9a00      	ldr	r2, [sp, #0]
 800a464:	1a9b      	subs	r3, r3, r2
 800a466:	9304      	str	r3, [sp, #16]
 800a468:	4253      	negs	r3, r2
 800a46a:	9307      	str	r3, [sp, #28]
 800a46c:	2300      	movs	r3, #0
 800a46e:	930a      	str	r3, [sp, #40]	; 0x28
 800a470:	e7bf      	b.n	800a3f2 <_dtoa_r+0x1da>
 800a472:	2300      	movs	r3, #0
 800a474:	9308      	str	r3, [sp, #32]
 800a476:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a478:	2b00      	cmp	r3, #0
 800a47a:	dc55      	bgt.n	800a528 <_dtoa_r+0x310>
 800a47c:	2301      	movs	r3, #1
 800a47e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a482:	461a      	mov	r2, r3
 800a484:	9209      	str	r2, [sp, #36]	; 0x24
 800a486:	e00c      	b.n	800a4a2 <_dtoa_r+0x28a>
 800a488:	2301      	movs	r3, #1
 800a48a:	e7f3      	b.n	800a474 <_dtoa_r+0x25c>
 800a48c:	2300      	movs	r3, #0
 800a48e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a490:	9308      	str	r3, [sp, #32]
 800a492:	9b00      	ldr	r3, [sp, #0]
 800a494:	4413      	add	r3, r2
 800a496:	9302      	str	r3, [sp, #8]
 800a498:	3301      	adds	r3, #1
 800a49a:	2b01      	cmp	r3, #1
 800a49c:	9303      	str	r3, [sp, #12]
 800a49e:	bfb8      	it	lt
 800a4a0:	2301      	movlt	r3, #1
 800a4a2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a4a4:	2200      	movs	r2, #0
 800a4a6:	6042      	str	r2, [r0, #4]
 800a4a8:	2204      	movs	r2, #4
 800a4aa:	f102 0614 	add.w	r6, r2, #20
 800a4ae:	429e      	cmp	r6, r3
 800a4b0:	6841      	ldr	r1, [r0, #4]
 800a4b2:	d93d      	bls.n	800a530 <_dtoa_r+0x318>
 800a4b4:	4620      	mov	r0, r4
 800a4b6:	f000 fcbb 	bl	800ae30 <_Balloc>
 800a4ba:	9001      	str	r0, [sp, #4]
 800a4bc:	2800      	cmp	r0, #0
 800a4be:	d13b      	bne.n	800a538 <_dtoa_r+0x320>
 800a4c0:	4b11      	ldr	r3, [pc, #68]	; (800a508 <_dtoa_r+0x2f0>)
 800a4c2:	4602      	mov	r2, r0
 800a4c4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a4c8:	e6c0      	b.n	800a24c <_dtoa_r+0x34>
 800a4ca:	2301      	movs	r3, #1
 800a4cc:	e7df      	b.n	800a48e <_dtoa_r+0x276>
 800a4ce:	bf00      	nop
 800a4d0:	636f4361 	.word	0x636f4361
 800a4d4:	3fd287a7 	.word	0x3fd287a7
 800a4d8:	8b60c8b3 	.word	0x8b60c8b3
 800a4dc:	3fc68a28 	.word	0x3fc68a28
 800a4e0:	509f79fb 	.word	0x509f79fb
 800a4e4:	3fd34413 	.word	0x3fd34413
 800a4e8:	0800c829 	.word	0x0800c829
 800a4ec:	0800c840 	.word	0x0800c840
 800a4f0:	7ff00000 	.word	0x7ff00000
 800a4f4:	0800c825 	.word	0x0800c825
 800a4f8:	0800c81c 	.word	0x0800c81c
 800a4fc:	0800c7f9 	.word	0x0800c7f9
 800a500:	3ff80000 	.word	0x3ff80000
 800a504:	0800c930 	.word	0x0800c930
 800a508:	0800c89b 	.word	0x0800c89b
 800a50c:	2501      	movs	r5, #1
 800a50e:	2300      	movs	r3, #0
 800a510:	9306      	str	r3, [sp, #24]
 800a512:	9508      	str	r5, [sp, #32]
 800a514:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a518:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a51c:	2200      	movs	r2, #0
 800a51e:	2312      	movs	r3, #18
 800a520:	e7b0      	b.n	800a484 <_dtoa_r+0x26c>
 800a522:	2301      	movs	r3, #1
 800a524:	9308      	str	r3, [sp, #32]
 800a526:	e7f5      	b.n	800a514 <_dtoa_r+0x2fc>
 800a528:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a52a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a52e:	e7b8      	b.n	800a4a2 <_dtoa_r+0x28a>
 800a530:	3101      	adds	r1, #1
 800a532:	6041      	str	r1, [r0, #4]
 800a534:	0052      	lsls	r2, r2, #1
 800a536:	e7b8      	b.n	800a4aa <_dtoa_r+0x292>
 800a538:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a53a:	9a01      	ldr	r2, [sp, #4]
 800a53c:	601a      	str	r2, [r3, #0]
 800a53e:	9b03      	ldr	r3, [sp, #12]
 800a540:	2b0e      	cmp	r3, #14
 800a542:	f200 809d 	bhi.w	800a680 <_dtoa_r+0x468>
 800a546:	2d00      	cmp	r5, #0
 800a548:	f000 809a 	beq.w	800a680 <_dtoa_r+0x468>
 800a54c:	9b00      	ldr	r3, [sp, #0]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	dd32      	ble.n	800a5b8 <_dtoa_r+0x3a0>
 800a552:	4ab7      	ldr	r2, [pc, #732]	; (800a830 <_dtoa_r+0x618>)
 800a554:	f003 030f 	and.w	r3, r3, #15
 800a558:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a55c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a560:	9b00      	ldr	r3, [sp, #0]
 800a562:	05d8      	lsls	r0, r3, #23
 800a564:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a568:	d516      	bpl.n	800a598 <_dtoa_r+0x380>
 800a56a:	4bb2      	ldr	r3, [pc, #712]	; (800a834 <_dtoa_r+0x61c>)
 800a56c:	ec51 0b19 	vmov	r0, r1, d9
 800a570:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a574:	f7f6 f98a 	bl	800088c <__aeabi_ddiv>
 800a578:	f007 070f 	and.w	r7, r7, #15
 800a57c:	4682      	mov	sl, r0
 800a57e:	468b      	mov	fp, r1
 800a580:	2503      	movs	r5, #3
 800a582:	4eac      	ldr	r6, [pc, #688]	; (800a834 <_dtoa_r+0x61c>)
 800a584:	b957      	cbnz	r7, 800a59c <_dtoa_r+0x384>
 800a586:	4642      	mov	r2, r8
 800a588:	464b      	mov	r3, r9
 800a58a:	4650      	mov	r0, sl
 800a58c:	4659      	mov	r1, fp
 800a58e:	f7f6 f97d 	bl	800088c <__aeabi_ddiv>
 800a592:	4682      	mov	sl, r0
 800a594:	468b      	mov	fp, r1
 800a596:	e028      	b.n	800a5ea <_dtoa_r+0x3d2>
 800a598:	2502      	movs	r5, #2
 800a59a:	e7f2      	b.n	800a582 <_dtoa_r+0x36a>
 800a59c:	07f9      	lsls	r1, r7, #31
 800a59e:	d508      	bpl.n	800a5b2 <_dtoa_r+0x39a>
 800a5a0:	4640      	mov	r0, r8
 800a5a2:	4649      	mov	r1, r9
 800a5a4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a5a8:	f7f6 f846 	bl	8000638 <__aeabi_dmul>
 800a5ac:	3501      	adds	r5, #1
 800a5ae:	4680      	mov	r8, r0
 800a5b0:	4689      	mov	r9, r1
 800a5b2:	107f      	asrs	r7, r7, #1
 800a5b4:	3608      	adds	r6, #8
 800a5b6:	e7e5      	b.n	800a584 <_dtoa_r+0x36c>
 800a5b8:	f000 809b 	beq.w	800a6f2 <_dtoa_r+0x4da>
 800a5bc:	9b00      	ldr	r3, [sp, #0]
 800a5be:	4f9d      	ldr	r7, [pc, #628]	; (800a834 <_dtoa_r+0x61c>)
 800a5c0:	425e      	negs	r6, r3
 800a5c2:	4b9b      	ldr	r3, [pc, #620]	; (800a830 <_dtoa_r+0x618>)
 800a5c4:	f006 020f 	and.w	r2, r6, #15
 800a5c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a5cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5d0:	ec51 0b19 	vmov	r0, r1, d9
 800a5d4:	f7f6 f830 	bl	8000638 <__aeabi_dmul>
 800a5d8:	1136      	asrs	r6, r6, #4
 800a5da:	4682      	mov	sl, r0
 800a5dc:	468b      	mov	fp, r1
 800a5de:	2300      	movs	r3, #0
 800a5e0:	2502      	movs	r5, #2
 800a5e2:	2e00      	cmp	r6, #0
 800a5e4:	d17a      	bne.n	800a6dc <_dtoa_r+0x4c4>
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d1d3      	bne.n	800a592 <_dtoa_r+0x37a>
 800a5ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	f000 8082 	beq.w	800a6f6 <_dtoa_r+0x4de>
 800a5f2:	4b91      	ldr	r3, [pc, #580]	; (800a838 <_dtoa_r+0x620>)
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	4650      	mov	r0, sl
 800a5f8:	4659      	mov	r1, fp
 800a5fa:	f7f6 fa8f 	bl	8000b1c <__aeabi_dcmplt>
 800a5fe:	2800      	cmp	r0, #0
 800a600:	d079      	beq.n	800a6f6 <_dtoa_r+0x4de>
 800a602:	9b03      	ldr	r3, [sp, #12]
 800a604:	2b00      	cmp	r3, #0
 800a606:	d076      	beq.n	800a6f6 <_dtoa_r+0x4de>
 800a608:	9b02      	ldr	r3, [sp, #8]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	dd36      	ble.n	800a67c <_dtoa_r+0x464>
 800a60e:	9b00      	ldr	r3, [sp, #0]
 800a610:	4650      	mov	r0, sl
 800a612:	4659      	mov	r1, fp
 800a614:	1e5f      	subs	r7, r3, #1
 800a616:	2200      	movs	r2, #0
 800a618:	4b88      	ldr	r3, [pc, #544]	; (800a83c <_dtoa_r+0x624>)
 800a61a:	f7f6 f80d 	bl	8000638 <__aeabi_dmul>
 800a61e:	9e02      	ldr	r6, [sp, #8]
 800a620:	4682      	mov	sl, r0
 800a622:	468b      	mov	fp, r1
 800a624:	3501      	adds	r5, #1
 800a626:	4628      	mov	r0, r5
 800a628:	f7f5 ff9c 	bl	8000564 <__aeabi_i2d>
 800a62c:	4652      	mov	r2, sl
 800a62e:	465b      	mov	r3, fp
 800a630:	f7f6 f802 	bl	8000638 <__aeabi_dmul>
 800a634:	4b82      	ldr	r3, [pc, #520]	; (800a840 <_dtoa_r+0x628>)
 800a636:	2200      	movs	r2, #0
 800a638:	f7f5 fe48 	bl	80002cc <__adddf3>
 800a63c:	46d0      	mov	r8, sl
 800a63e:	46d9      	mov	r9, fp
 800a640:	4682      	mov	sl, r0
 800a642:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a646:	2e00      	cmp	r6, #0
 800a648:	d158      	bne.n	800a6fc <_dtoa_r+0x4e4>
 800a64a:	4b7e      	ldr	r3, [pc, #504]	; (800a844 <_dtoa_r+0x62c>)
 800a64c:	2200      	movs	r2, #0
 800a64e:	4640      	mov	r0, r8
 800a650:	4649      	mov	r1, r9
 800a652:	f7f5 fe39 	bl	80002c8 <__aeabi_dsub>
 800a656:	4652      	mov	r2, sl
 800a658:	465b      	mov	r3, fp
 800a65a:	4680      	mov	r8, r0
 800a65c:	4689      	mov	r9, r1
 800a65e:	f7f6 fa7b 	bl	8000b58 <__aeabi_dcmpgt>
 800a662:	2800      	cmp	r0, #0
 800a664:	f040 8295 	bne.w	800ab92 <_dtoa_r+0x97a>
 800a668:	4652      	mov	r2, sl
 800a66a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a66e:	4640      	mov	r0, r8
 800a670:	4649      	mov	r1, r9
 800a672:	f7f6 fa53 	bl	8000b1c <__aeabi_dcmplt>
 800a676:	2800      	cmp	r0, #0
 800a678:	f040 8289 	bne.w	800ab8e <_dtoa_r+0x976>
 800a67c:	ec5b ab19 	vmov	sl, fp, d9
 800a680:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a682:	2b00      	cmp	r3, #0
 800a684:	f2c0 8148 	blt.w	800a918 <_dtoa_r+0x700>
 800a688:	9a00      	ldr	r2, [sp, #0]
 800a68a:	2a0e      	cmp	r2, #14
 800a68c:	f300 8144 	bgt.w	800a918 <_dtoa_r+0x700>
 800a690:	4b67      	ldr	r3, [pc, #412]	; (800a830 <_dtoa_r+0x618>)
 800a692:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a696:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a69a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	f280 80d5 	bge.w	800a84c <_dtoa_r+0x634>
 800a6a2:	9b03      	ldr	r3, [sp, #12]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	f300 80d1 	bgt.w	800a84c <_dtoa_r+0x634>
 800a6aa:	f040 826f 	bne.w	800ab8c <_dtoa_r+0x974>
 800a6ae:	4b65      	ldr	r3, [pc, #404]	; (800a844 <_dtoa_r+0x62c>)
 800a6b0:	2200      	movs	r2, #0
 800a6b2:	4640      	mov	r0, r8
 800a6b4:	4649      	mov	r1, r9
 800a6b6:	f7f5 ffbf 	bl	8000638 <__aeabi_dmul>
 800a6ba:	4652      	mov	r2, sl
 800a6bc:	465b      	mov	r3, fp
 800a6be:	f7f6 fa41 	bl	8000b44 <__aeabi_dcmpge>
 800a6c2:	9e03      	ldr	r6, [sp, #12]
 800a6c4:	4637      	mov	r7, r6
 800a6c6:	2800      	cmp	r0, #0
 800a6c8:	f040 8245 	bne.w	800ab56 <_dtoa_r+0x93e>
 800a6cc:	9d01      	ldr	r5, [sp, #4]
 800a6ce:	2331      	movs	r3, #49	; 0x31
 800a6d0:	f805 3b01 	strb.w	r3, [r5], #1
 800a6d4:	9b00      	ldr	r3, [sp, #0]
 800a6d6:	3301      	adds	r3, #1
 800a6d8:	9300      	str	r3, [sp, #0]
 800a6da:	e240      	b.n	800ab5e <_dtoa_r+0x946>
 800a6dc:	07f2      	lsls	r2, r6, #31
 800a6de:	d505      	bpl.n	800a6ec <_dtoa_r+0x4d4>
 800a6e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a6e4:	f7f5 ffa8 	bl	8000638 <__aeabi_dmul>
 800a6e8:	3501      	adds	r5, #1
 800a6ea:	2301      	movs	r3, #1
 800a6ec:	1076      	asrs	r6, r6, #1
 800a6ee:	3708      	adds	r7, #8
 800a6f0:	e777      	b.n	800a5e2 <_dtoa_r+0x3ca>
 800a6f2:	2502      	movs	r5, #2
 800a6f4:	e779      	b.n	800a5ea <_dtoa_r+0x3d2>
 800a6f6:	9f00      	ldr	r7, [sp, #0]
 800a6f8:	9e03      	ldr	r6, [sp, #12]
 800a6fa:	e794      	b.n	800a626 <_dtoa_r+0x40e>
 800a6fc:	9901      	ldr	r1, [sp, #4]
 800a6fe:	4b4c      	ldr	r3, [pc, #304]	; (800a830 <_dtoa_r+0x618>)
 800a700:	4431      	add	r1, r6
 800a702:	910d      	str	r1, [sp, #52]	; 0x34
 800a704:	9908      	ldr	r1, [sp, #32]
 800a706:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a70a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a70e:	2900      	cmp	r1, #0
 800a710:	d043      	beq.n	800a79a <_dtoa_r+0x582>
 800a712:	494d      	ldr	r1, [pc, #308]	; (800a848 <_dtoa_r+0x630>)
 800a714:	2000      	movs	r0, #0
 800a716:	f7f6 f8b9 	bl	800088c <__aeabi_ddiv>
 800a71a:	4652      	mov	r2, sl
 800a71c:	465b      	mov	r3, fp
 800a71e:	f7f5 fdd3 	bl	80002c8 <__aeabi_dsub>
 800a722:	9d01      	ldr	r5, [sp, #4]
 800a724:	4682      	mov	sl, r0
 800a726:	468b      	mov	fp, r1
 800a728:	4649      	mov	r1, r9
 800a72a:	4640      	mov	r0, r8
 800a72c:	f7f6 fa34 	bl	8000b98 <__aeabi_d2iz>
 800a730:	4606      	mov	r6, r0
 800a732:	f7f5 ff17 	bl	8000564 <__aeabi_i2d>
 800a736:	4602      	mov	r2, r0
 800a738:	460b      	mov	r3, r1
 800a73a:	4640      	mov	r0, r8
 800a73c:	4649      	mov	r1, r9
 800a73e:	f7f5 fdc3 	bl	80002c8 <__aeabi_dsub>
 800a742:	3630      	adds	r6, #48	; 0x30
 800a744:	f805 6b01 	strb.w	r6, [r5], #1
 800a748:	4652      	mov	r2, sl
 800a74a:	465b      	mov	r3, fp
 800a74c:	4680      	mov	r8, r0
 800a74e:	4689      	mov	r9, r1
 800a750:	f7f6 f9e4 	bl	8000b1c <__aeabi_dcmplt>
 800a754:	2800      	cmp	r0, #0
 800a756:	d163      	bne.n	800a820 <_dtoa_r+0x608>
 800a758:	4642      	mov	r2, r8
 800a75a:	464b      	mov	r3, r9
 800a75c:	4936      	ldr	r1, [pc, #216]	; (800a838 <_dtoa_r+0x620>)
 800a75e:	2000      	movs	r0, #0
 800a760:	f7f5 fdb2 	bl	80002c8 <__aeabi_dsub>
 800a764:	4652      	mov	r2, sl
 800a766:	465b      	mov	r3, fp
 800a768:	f7f6 f9d8 	bl	8000b1c <__aeabi_dcmplt>
 800a76c:	2800      	cmp	r0, #0
 800a76e:	f040 80b5 	bne.w	800a8dc <_dtoa_r+0x6c4>
 800a772:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a774:	429d      	cmp	r5, r3
 800a776:	d081      	beq.n	800a67c <_dtoa_r+0x464>
 800a778:	4b30      	ldr	r3, [pc, #192]	; (800a83c <_dtoa_r+0x624>)
 800a77a:	2200      	movs	r2, #0
 800a77c:	4650      	mov	r0, sl
 800a77e:	4659      	mov	r1, fp
 800a780:	f7f5 ff5a 	bl	8000638 <__aeabi_dmul>
 800a784:	4b2d      	ldr	r3, [pc, #180]	; (800a83c <_dtoa_r+0x624>)
 800a786:	4682      	mov	sl, r0
 800a788:	468b      	mov	fp, r1
 800a78a:	4640      	mov	r0, r8
 800a78c:	4649      	mov	r1, r9
 800a78e:	2200      	movs	r2, #0
 800a790:	f7f5 ff52 	bl	8000638 <__aeabi_dmul>
 800a794:	4680      	mov	r8, r0
 800a796:	4689      	mov	r9, r1
 800a798:	e7c6      	b.n	800a728 <_dtoa_r+0x510>
 800a79a:	4650      	mov	r0, sl
 800a79c:	4659      	mov	r1, fp
 800a79e:	f7f5 ff4b 	bl	8000638 <__aeabi_dmul>
 800a7a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7a4:	9d01      	ldr	r5, [sp, #4]
 800a7a6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a7a8:	4682      	mov	sl, r0
 800a7aa:	468b      	mov	fp, r1
 800a7ac:	4649      	mov	r1, r9
 800a7ae:	4640      	mov	r0, r8
 800a7b0:	f7f6 f9f2 	bl	8000b98 <__aeabi_d2iz>
 800a7b4:	4606      	mov	r6, r0
 800a7b6:	f7f5 fed5 	bl	8000564 <__aeabi_i2d>
 800a7ba:	3630      	adds	r6, #48	; 0x30
 800a7bc:	4602      	mov	r2, r0
 800a7be:	460b      	mov	r3, r1
 800a7c0:	4640      	mov	r0, r8
 800a7c2:	4649      	mov	r1, r9
 800a7c4:	f7f5 fd80 	bl	80002c8 <__aeabi_dsub>
 800a7c8:	f805 6b01 	strb.w	r6, [r5], #1
 800a7cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7ce:	429d      	cmp	r5, r3
 800a7d0:	4680      	mov	r8, r0
 800a7d2:	4689      	mov	r9, r1
 800a7d4:	f04f 0200 	mov.w	r2, #0
 800a7d8:	d124      	bne.n	800a824 <_dtoa_r+0x60c>
 800a7da:	4b1b      	ldr	r3, [pc, #108]	; (800a848 <_dtoa_r+0x630>)
 800a7dc:	4650      	mov	r0, sl
 800a7de:	4659      	mov	r1, fp
 800a7e0:	f7f5 fd74 	bl	80002cc <__adddf3>
 800a7e4:	4602      	mov	r2, r0
 800a7e6:	460b      	mov	r3, r1
 800a7e8:	4640      	mov	r0, r8
 800a7ea:	4649      	mov	r1, r9
 800a7ec:	f7f6 f9b4 	bl	8000b58 <__aeabi_dcmpgt>
 800a7f0:	2800      	cmp	r0, #0
 800a7f2:	d173      	bne.n	800a8dc <_dtoa_r+0x6c4>
 800a7f4:	4652      	mov	r2, sl
 800a7f6:	465b      	mov	r3, fp
 800a7f8:	4913      	ldr	r1, [pc, #76]	; (800a848 <_dtoa_r+0x630>)
 800a7fa:	2000      	movs	r0, #0
 800a7fc:	f7f5 fd64 	bl	80002c8 <__aeabi_dsub>
 800a800:	4602      	mov	r2, r0
 800a802:	460b      	mov	r3, r1
 800a804:	4640      	mov	r0, r8
 800a806:	4649      	mov	r1, r9
 800a808:	f7f6 f988 	bl	8000b1c <__aeabi_dcmplt>
 800a80c:	2800      	cmp	r0, #0
 800a80e:	f43f af35 	beq.w	800a67c <_dtoa_r+0x464>
 800a812:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a814:	1e6b      	subs	r3, r5, #1
 800a816:	930f      	str	r3, [sp, #60]	; 0x3c
 800a818:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a81c:	2b30      	cmp	r3, #48	; 0x30
 800a81e:	d0f8      	beq.n	800a812 <_dtoa_r+0x5fa>
 800a820:	9700      	str	r7, [sp, #0]
 800a822:	e049      	b.n	800a8b8 <_dtoa_r+0x6a0>
 800a824:	4b05      	ldr	r3, [pc, #20]	; (800a83c <_dtoa_r+0x624>)
 800a826:	f7f5 ff07 	bl	8000638 <__aeabi_dmul>
 800a82a:	4680      	mov	r8, r0
 800a82c:	4689      	mov	r9, r1
 800a82e:	e7bd      	b.n	800a7ac <_dtoa_r+0x594>
 800a830:	0800c930 	.word	0x0800c930
 800a834:	0800c908 	.word	0x0800c908
 800a838:	3ff00000 	.word	0x3ff00000
 800a83c:	40240000 	.word	0x40240000
 800a840:	401c0000 	.word	0x401c0000
 800a844:	40140000 	.word	0x40140000
 800a848:	3fe00000 	.word	0x3fe00000
 800a84c:	9d01      	ldr	r5, [sp, #4]
 800a84e:	4656      	mov	r6, sl
 800a850:	465f      	mov	r7, fp
 800a852:	4642      	mov	r2, r8
 800a854:	464b      	mov	r3, r9
 800a856:	4630      	mov	r0, r6
 800a858:	4639      	mov	r1, r7
 800a85a:	f7f6 f817 	bl	800088c <__aeabi_ddiv>
 800a85e:	f7f6 f99b 	bl	8000b98 <__aeabi_d2iz>
 800a862:	4682      	mov	sl, r0
 800a864:	f7f5 fe7e 	bl	8000564 <__aeabi_i2d>
 800a868:	4642      	mov	r2, r8
 800a86a:	464b      	mov	r3, r9
 800a86c:	f7f5 fee4 	bl	8000638 <__aeabi_dmul>
 800a870:	4602      	mov	r2, r0
 800a872:	460b      	mov	r3, r1
 800a874:	4630      	mov	r0, r6
 800a876:	4639      	mov	r1, r7
 800a878:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a87c:	f7f5 fd24 	bl	80002c8 <__aeabi_dsub>
 800a880:	f805 6b01 	strb.w	r6, [r5], #1
 800a884:	9e01      	ldr	r6, [sp, #4]
 800a886:	9f03      	ldr	r7, [sp, #12]
 800a888:	1bae      	subs	r6, r5, r6
 800a88a:	42b7      	cmp	r7, r6
 800a88c:	4602      	mov	r2, r0
 800a88e:	460b      	mov	r3, r1
 800a890:	d135      	bne.n	800a8fe <_dtoa_r+0x6e6>
 800a892:	f7f5 fd1b 	bl	80002cc <__adddf3>
 800a896:	4642      	mov	r2, r8
 800a898:	464b      	mov	r3, r9
 800a89a:	4606      	mov	r6, r0
 800a89c:	460f      	mov	r7, r1
 800a89e:	f7f6 f95b 	bl	8000b58 <__aeabi_dcmpgt>
 800a8a2:	b9d0      	cbnz	r0, 800a8da <_dtoa_r+0x6c2>
 800a8a4:	4642      	mov	r2, r8
 800a8a6:	464b      	mov	r3, r9
 800a8a8:	4630      	mov	r0, r6
 800a8aa:	4639      	mov	r1, r7
 800a8ac:	f7f6 f92c 	bl	8000b08 <__aeabi_dcmpeq>
 800a8b0:	b110      	cbz	r0, 800a8b8 <_dtoa_r+0x6a0>
 800a8b2:	f01a 0f01 	tst.w	sl, #1
 800a8b6:	d110      	bne.n	800a8da <_dtoa_r+0x6c2>
 800a8b8:	4620      	mov	r0, r4
 800a8ba:	ee18 1a10 	vmov	r1, s16
 800a8be:	f000 faf7 	bl	800aeb0 <_Bfree>
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	9800      	ldr	r0, [sp, #0]
 800a8c6:	702b      	strb	r3, [r5, #0]
 800a8c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a8ca:	3001      	adds	r0, #1
 800a8cc:	6018      	str	r0, [r3, #0]
 800a8ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	f43f acf1 	beq.w	800a2b8 <_dtoa_r+0xa0>
 800a8d6:	601d      	str	r5, [r3, #0]
 800a8d8:	e4ee      	b.n	800a2b8 <_dtoa_r+0xa0>
 800a8da:	9f00      	ldr	r7, [sp, #0]
 800a8dc:	462b      	mov	r3, r5
 800a8de:	461d      	mov	r5, r3
 800a8e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a8e4:	2a39      	cmp	r2, #57	; 0x39
 800a8e6:	d106      	bne.n	800a8f6 <_dtoa_r+0x6de>
 800a8e8:	9a01      	ldr	r2, [sp, #4]
 800a8ea:	429a      	cmp	r2, r3
 800a8ec:	d1f7      	bne.n	800a8de <_dtoa_r+0x6c6>
 800a8ee:	9901      	ldr	r1, [sp, #4]
 800a8f0:	2230      	movs	r2, #48	; 0x30
 800a8f2:	3701      	adds	r7, #1
 800a8f4:	700a      	strb	r2, [r1, #0]
 800a8f6:	781a      	ldrb	r2, [r3, #0]
 800a8f8:	3201      	adds	r2, #1
 800a8fa:	701a      	strb	r2, [r3, #0]
 800a8fc:	e790      	b.n	800a820 <_dtoa_r+0x608>
 800a8fe:	4ba6      	ldr	r3, [pc, #664]	; (800ab98 <_dtoa_r+0x980>)
 800a900:	2200      	movs	r2, #0
 800a902:	f7f5 fe99 	bl	8000638 <__aeabi_dmul>
 800a906:	2200      	movs	r2, #0
 800a908:	2300      	movs	r3, #0
 800a90a:	4606      	mov	r6, r0
 800a90c:	460f      	mov	r7, r1
 800a90e:	f7f6 f8fb 	bl	8000b08 <__aeabi_dcmpeq>
 800a912:	2800      	cmp	r0, #0
 800a914:	d09d      	beq.n	800a852 <_dtoa_r+0x63a>
 800a916:	e7cf      	b.n	800a8b8 <_dtoa_r+0x6a0>
 800a918:	9a08      	ldr	r2, [sp, #32]
 800a91a:	2a00      	cmp	r2, #0
 800a91c:	f000 80d7 	beq.w	800aace <_dtoa_r+0x8b6>
 800a920:	9a06      	ldr	r2, [sp, #24]
 800a922:	2a01      	cmp	r2, #1
 800a924:	f300 80ba 	bgt.w	800aa9c <_dtoa_r+0x884>
 800a928:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a92a:	2a00      	cmp	r2, #0
 800a92c:	f000 80b2 	beq.w	800aa94 <_dtoa_r+0x87c>
 800a930:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a934:	9e07      	ldr	r6, [sp, #28]
 800a936:	9d04      	ldr	r5, [sp, #16]
 800a938:	9a04      	ldr	r2, [sp, #16]
 800a93a:	441a      	add	r2, r3
 800a93c:	9204      	str	r2, [sp, #16]
 800a93e:	9a05      	ldr	r2, [sp, #20]
 800a940:	2101      	movs	r1, #1
 800a942:	441a      	add	r2, r3
 800a944:	4620      	mov	r0, r4
 800a946:	9205      	str	r2, [sp, #20]
 800a948:	f000 fb6a 	bl	800b020 <__i2b>
 800a94c:	4607      	mov	r7, r0
 800a94e:	2d00      	cmp	r5, #0
 800a950:	dd0c      	ble.n	800a96c <_dtoa_r+0x754>
 800a952:	9b05      	ldr	r3, [sp, #20]
 800a954:	2b00      	cmp	r3, #0
 800a956:	dd09      	ble.n	800a96c <_dtoa_r+0x754>
 800a958:	42ab      	cmp	r3, r5
 800a95a:	9a04      	ldr	r2, [sp, #16]
 800a95c:	bfa8      	it	ge
 800a95e:	462b      	movge	r3, r5
 800a960:	1ad2      	subs	r2, r2, r3
 800a962:	9204      	str	r2, [sp, #16]
 800a964:	9a05      	ldr	r2, [sp, #20]
 800a966:	1aed      	subs	r5, r5, r3
 800a968:	1ad3      	subs	r3, r2, r3
 800a96a:	9305      	str	r3, [sp, #20]
 800a96c:	9b07      	ldr	r3, [sp, #28]
 800a96e:	b31b      	cbz	r3, 800a9b8 <_dtoa_r+0x7a0>
 800a970:	9b08      	ldr	r3, [sp, #32]
 800a972:	2b00      	cmp	r3, #0
 800a974:	f000 80af 	beq.w	800aad6 <_dtoa_r+0x8be>
 800a978:	2e00      	cmp	r6, #0
 800a97a:	dd13      	ble.n	800a9a4 <_dtoa_r+0x78c>
 800a97c:	4639      	mov	r1, r7
 800a97e:	4632      	mov	r2, r6
 800a980:	4620      	mov	r0, r4
 800a982:	f000 fc0d 	bl	800b1a0 <__pow5mult>
 800a986:	ee18 2a10 	vmov	r2, s16
 800a98a:	4601      	mov	r1, r0
 800a98c:	4607      	mov	r7, r0
 800a98e:	4620      	mov	r0, r4
 800a990:	f000 fb5c 	bl	800b04c <__multiply>
 800a994:	ee18 1a10 	vmov	r1, s16
 800a998:	4680      	mov	r8, r0
 800a99a:	4620      	mov	r0, r4
 800a99c:	f000 fa88 	bl	800aeb0 <_Bfree>
 800a9a0:	ee08 8a10 	vmov	s16, r8
 800a9a4:	9b07      	ldr	r3, [sp, #28]
 800a9a6:	1b9a      	subs	r2, r3, r6
 800a9a8:	d006      	beq.n	800a9b8 <_dtoa_r+0x7a0>
 800a9aa:	ee18 1a10 	vmov	r1, s16
 800a9ae:	4620      	mov	r0, r4
 800a9b0:	f000 fbf6 	bl	800b1a0 <__pow5mult>
 800a9b4:	ee08 0a10 	vmov	s16, r0
 800a9b8:	2101      	movs	r1, #1
 800a9ba:	4620      	mov	r0, r4
 800a9bc:	f000 fb30 	bl	800b020 <__i2b>
 800a9c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	4606      	mov	r6, r0
 800a9c6:	f340 8088 	ble.w	800aada <_dtoa_r+0x8c2>
 800a9ca:	461a      	mov	r2, r3
 800a9cc:	4601      	mov	r1, r0
 800a9ce:	4620      	mov	r0, r4
 800a9d0:	f000 fbe6 	bl	800b1a0 <__pow5mult>
 800a9d4:	9b06      	ldr	r3, [sp, #24]
 800a9d6:	2b01      	cmp	r3, #1
 800a9d8:	4606      	mov	r6, r0
 800a9da:	f340 8081 	ble.w	800aae0 <_dtoa_r+0x8c8>
 800a9de:	f04f 0800 	mov.w	r8, #0
 800a9e2:	6933      	ldr	r3, [r6, #16]
 800a9e4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a9e8:	6918      	ldr	r0, [r3, #16]
 800a9ea:	f000 fac9 	bl	800af80 <__hi0bits>
 800a9ee:	f1c0 0020 	rsb	r0, r0, #32
 800a9f2:	9b05      	ldr	r3, [sp, #20]
 800a9f4:	4418      	add	r0, r3
 800a9f6:	f010 001f 	ands.w	r0, r0, #31
 800a9fa:	f000 8092 	beq.w	800ab22 <_dtoa_r+0x90a>
 800a9fe:	f1c0 0320 	rsb	r3, r0, #32
 800aa02:	2b04      	cmp	r3, #4
 800aa04:	f340 808a 	ble.w	800ab1c <_dtoa_r+0x904>
 800aa08:	f1c0 001c 	rsb	r0, r0, #28
 800aa0c:	9b04      	ldr	r3, [sp, #16]
 800aa0e:	4403      	add	r3, r0
 800aa10:	9304      	str	r3, [sp, #16]
 800aa12:	9b05      	ldr	r3, [sp, #20]
 800aa14:	4403      	add	r3, r0
 800aa16:	4405      	add	r5, r0
 800aa18:	9305      	str	r3, [sp, #20]
 800aa1a:	9b04      	ldr	r3, [sp, #16]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	dd07      	ble.n	800aa30 <_dtoa_r+0x818>
 800aa20:	ee18 1a10 	vmov	r1, s16
 800aa24:	461a      	mov	r2, r3
 800aa26:	4620      	mov	r0, r4
 800aa28:	f000 fc14 	bl	800b254 <__lshift>
 800aa2c:	ee08 0a10 	vmov	s16, r0
 800aa30:	9b05      	ldr	r3, [sp, #20]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	dd05      	ble.n	800aa42 <_dtoa_r+0x82a>
 800aa36:	4631      	mov	r1, r6
 800aa38:	461a      	mov	r2, r3
 800aa3a:	4620      	mov	r0, r4
 800aa3c:	f000 fc0a 	bl	800b254 <__lshift>
 800aa40:	4606      	mov	r6, r0
 800aa42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d06e      	beq.n	800ab26 <_dtoa_r+0x90e>
 800aa48:	ee18 0a10 	vmov	r0, s16
 800aa4c:	4631      	mov	r1, r6
 800aa4e:	f000 fc71 	bl	800b334 <__mcmp>
 800aa52:	2800      	cmp	r0, #0
 800aa54:	da67      	bge.n	800ab26 <_dtoa_r+0x90e>
 800aa56:	9b00      	ldr	r3, [sp, #0]
 800aa58:	3b01      	subs	r3, #1
 800aa5a:	ee18 1a10 	vmov	r1, s16
 800aa5e:	9300      	str	r3, [sp, #0]
 800aa60:	220a      	movs	r2, #10
 800aa62:	2300      	movs	r3, #0
 800aa64:	4620      	mov	r0, r4
 800aa66:	f000 fa45 	bl	800aef4 <__multadd>
 800aa6a:	9b08      	ldr	r3, [sp, #32]
 800aa6c:	ee08 0a10 	vmov	s16, r0
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	f000 81b1 	beq.w	800add8 <_dtoa_r+0xbc0>
 800aa76:	2300      	movs	r3, #0
 800aa78:	4639      	mov	r1, r7
 800aa7a:	220a      	movs	r2, #10
 800aa7c:	4620      	mov	r0, r4
 800aa7e:	f000 fa39 	bl	800aef4 <__multadd>
 800aa82:	9b02      	ldr	r3, [sp, #8]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	4607      	mov	r7, r0
 800aa88:	f300 808e 	bgt.w	800aba8 <_dtoa_r+0x990>
 800aa8c:	9b06      	ldr	r3, [sp, #24]
 800aa8e:	2b02      	cmp	r3, #2
 800aa90:	dc51      	bgt.n	800ab36 <_dtoa_r+0x91e>
 800aa92:	e089      	b.n	800aba8 <_dtoa_r+0x990>
 800aa94:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aa96:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800aa9a:	e74b      	b.n	800a934 <_dtoa_r+0x71c>
 800aa9c:	9b03      	ldr	r3, [sp, #12]
 800aa9e:	1e5e      	subs	r6, r3, #1
 800aaa0:	9b07      	ldr	r3, [sp, #28]
 800aaa2:	42b3      	cmp	r3, r6
 800aaa4:	bfbf      	itttt	lt
 800aaa6:	9b07      	ldrlt	r3, [sp, #28]
 800aaa8:	9607      	strlt	r6, [sp, #28]
 800aaaa:	1af2      	sublt	r2, r6, r3
 800aaac:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800aaae:	bfb6      	itet	lt
 800aab0:	189b      	addlt	r3, r3, r2
 800aab2:	1b9e      	subge	r6, r3, r6
 800aab4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800aab6:	9b03      	ldr	r3, [sp, #12]
 800aab8:	bfb8      	it	lt
 800aaba:	2600      	movlt	r6, #0
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	bfb7      	itett	lt
 800aac0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800aac4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800aac8:	1a9d      	sublt	r5, r3, r2
 800aaca:	2300      	movlt	r3, #0
 800aacc:	e734      	b.n	800a938 <_dtoa_r+0x720>
 800aace:	9e07      	ldr	r6, [sp, #28]
 800aad0:	9d04      	ldr	r5, [sp, #16]
 800aad2:	9f08      	ldr	r7, [sp, #32]
 800aad4:	e73b      	b.n	800a94e <_dtoa_r+0x736>
 800aad6:	9a07      	ldr	r2, [sp, #28]
 800aad8:	e767      	b.n	800a9aa <_dtoa_r+0x792>
 800aada:	9b06      	ldr	r3, [sp, #24]
 800aadc:	2b01      	cmp	r3, #1
 800aade:	dc18      	bgt.n	800ab12 <_dtoa_r+0x8fa>
 800aae0:	f1ba 0f00 	cmp.w	sl, #0
 800aae4:	d115      	bne.n	800ab12 <_dtoa_r+0x8fa>
 800aae6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aaea:	b993      	cbnz	r3, 800ab12 <_dtoa_r+0x8fa>
 800aaec:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800aaf0:	0d1b      	lsrs	r3, r3, #20
 800aaf2:	051b      	lsls	r3, r3, #20
 800aaf4:	b183      	cbz	r3, 800ab18 <_dtoa_r+0x900>
 800aaf6:	9b04      	ldr	r3, [sp, #16]
 800aaf8:	3301      	adds	r3, #1
 800aafa:	9304      	str	r3, [sp, #16]
 800aafc:	9b05      	ldr	r3, [sp, #20]
 800aafe:	3301      	adds	r3, #1
 800ab00:	9305      	str	r3, [sp, #20]
 800ab02:	f04f 0801 	mov.w	r8, #1
 800ab06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	f47f af6a 	bne.w	800a9e2 <_dtoa_r+0x7ca>
 800ab0e:	2001      	movs	r0, #1
 800ab10:	e76f      	b.n	800a9f2 <_dtoa_r+0x7da>
 800ab12:	f04f 0800 	mov.w	r8, #0
 800ab16:	e7f6      	b.n	800ab06 <_dtoa_r+0x8ee>
 800ab18:	4698      	mov	r8, r3
 800ab1a:	e7f4      	b.n	800ab06 <_dtoa_r+0x8ee>
 800ab1c:	f43f af7d 	beq.w	800aa1a <_dtoa_r+0x802>
 800ab20:	4618      	mov	r0, r3
 800ab22:	301c      	adds	r0, #28
 800ab24:	e772      	b.n	800aa0c <_dtoa_r+0x7f4>
 800ab26:	9b03      	ldr	r3, [sp, #12]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	dc37      	bgt.n	800ab9c <_dtoa_r+0x984>
 800ab2c:	9b06      	ldr	r3, [sp, #24]
 800ab2e:	2b02      	cmp	r3, #2
 800ab30:	dd34      	ble.n	800ab9c <_dtoa_r+0x984>
 800ab32:	9b03      	ldr	r3, [sp, #12]
 800ab34:	9302      	str	r3, [sp, #8]
 800ab36:	9b02      	ldr	r3, [sp, #8]
 800ab38:	b96b      	cbnz	r3, 800ab56 <_dtoa_r+0x93e>
 800ab3a:	4631      	mov	r1, r6
 800ab3c:	2205      	movs	r2, #5
 800ab3e:	4620      	mov	r0, r4
 800ab40:	f000 f9d8 	bl	800aef4 <__multadd>
 800ab44:	4601      	mov	r1, r0
 800ab46:	4606      	mov	r6, r0
 800ab48:	ee18 0a10 	vmov	r0, s16
 800ab4c:	f000 fbf2 	bl	800b334 <__mcmp>
 800ab50:	2800      	cmp	r0, #0
 800ab52:	f73f adbb 	bgt.w	800a6cc <_dtoa_r+0x4b4>
 800ab56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab58:	9d01      	ldr	r5, [sp, #4]
 800ab5a:	43db      	mvns	r3, r3
 800ab5c:	9300      	str	r3, [sp, #0]
 800ab5e:	f04f 0800 	mov.w	r8, #0
 800ab62:	4631      	mov	r1, r6
 800ab64:	4620      	mov	r0, r4
 800ab66:	f000 f9a3 	bl	800aeb0 <_Bfree>
 800ab6a:	2f00      	cmp	r7, #0
 800ab6c:	f43f aea4 	beq.w	800a8b8 <_dtoa_r+0x6a0>
 800ab70:	f1b8 0f00 	cmp.w	r8, #0
 800ab74:	d005      	beq.n	800ab82 <_dtoa_r+0x96a>
 800ab76:	45b8      	cmp	r8, r7
 800ab78:	d003      	beq.n	800ab82 <_dtoa_r+0x96a>
 800ab7a:	4641      	mov	r1, r8
 800ab7c:	4620      	mov	r0, r4
 800ab7e:	f000 f997 	bl	800aeb0 <_Bfree>
 800ab82:	4639      	mov	r1, r7
 800ab84:	4620      	mov	r0, r4
 800ab86:	f000 f993 	bl	800aeb0 <_Bfree>
 800ab8a:	e695      	b.n	800a8b8 <_dtoa_r+0x6a0>
 800ab8c:	2600      	movs	r6, #0
 800ab8e:	4637      	mov	r7, r6
 800ab90:	e7e1      	b.n	800ab56 <_dtoa_r+0x93e>
 800ab92:	9700      	str	r7, [sp, #0]
 800ab94:	4637      	mov	r7, r6
 800ab96:	e599      	b.n	800a6cc <_dtoa_r+0x4b4>
 800ab98:	40240000 	.word	0x40240000
 800ab9c:	9b08      	ldr	r3, [sp, #32]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	f000 80ca 	beq.w	800ad38 <_dtoa_r+0xb20>
 800aba4:	9b03      	ldr	r3, [sp, #12]
 800aba6:	9302      	str	r3, [sp, #8]
 800aba8:	2d00      	cmp	r5, #0
 800abaa:	dd05      	ble.n	800abb8 <_dtoa_r+0x9a0>
 800abac:	4639      	mov	r1, r7
 800abae:	462a      	mov	r2, r5
 800abb0:	4620      	mov	r0, r4
 800abb2:	f000 fb4f 	bl	800b254 <__lshift>
 800abb6:	4607      	mov	r7, r0
 800abb8:	f1b8 0f00 	cmp.w	r8, #0
 800abbc:	d05b      	beq.n	800ac76 <_dtoa_r+0xa5e>
 800abbe:	6879      	ldr	r1, [r7, #4]
 800abc0:	4620      	mov	r0, r4
 800abc2:	f000 f935 	bl	800ae30 <_Balloc>
 800abc6:	4605      	mov	r5, r0
 800abc8:	b928      	cbnz	r0, 800abd6 <_dtoa_r+0x9be>
 800abca:	4b87      	ldr	r3, [pc, #540]	; (800ade8 <_dtoa_r+0xbd0>)
 800abcc:	4602      	mov	r2, r0
 800abce:	f240 21ea 	movw	r1, #746	; 0x2ea
 800abd2:	f7ff bb3b 	b.w	800a24c <_dtoa_r+0x34>
 800abd6:	693a      	ldr	r2, [r7, #16]
 800abd8:	3202      	adds	r2, #2
 800abda:	0092      	lsls	r2, r2, #2
 800abdc:	f107 010c 	add.w	r1, r7, #12
 800abe0:	300c      	adds	r0, #12
 800abe2:	f000 f90b 	bl	800adfc <memcpy>
 800abe6:	2201      	movs	r2, #1
 800abe8:	4629      	mov	r1, r5
 800abea:	4620      	mov	r0, r4
 800abec:	f000 fb32 	bl	800b254 <__lshift>
 800abf0:	9b01      	ldr	r3, [sp, #4]
 800abf2:	f103 0901 	add.w	r9, r3, #1
 800abf6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800abfa:	4413      	add	r3, r2
 800abfc:	9305      	str	r3, [sp, #20]
 800abfe:	f00a 0301 	and.w	r3, sl, #1
 800ac02:	46b8      	mov	r8, r7
 800ac04:	9304      	str	r3, [sp, #16]
 800ac06:	4607      	mov	r7, r0
 800ac08:	4631      	mov	r1, r6
 800ac0a:	ee18 0a10 	vmov	r0, s16
 800ac0e:	f7ff fa76 	bl	800a0fe <quorem>
 800ac12:	4641      	mov	r1, r8
 800ac14:	9002      	str	r0, [sp, #8]
 800ac16:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ac1a:	ee18 0a10 	vmov	r0, s16
 800ac1e:	f000 fb89 	bl	800b334 <__mcmp>
 800ac22:	463a      	mov	r2, r7
 800ac24:	9003      	str	r0, [sp, #12]
 800ac26:	4631      	mov	r1, r6
 800ac28:	4620      	mov	r0, r4
 800ac2a:	f000 fb9f 	bl	800b36c <__mdiff>
 800ac2e:	68c2      	ldr	r2, [r0, #12]
 800ac30:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800ac34:	4605      	mov	r5, r0
 800ac36:	bb02      	cbnz	r2, 800ac7a <_dtoa_r+0xa62>
 800ac38:	4601      	mov	r1, r0
 800ac3a:	ee18 0a10 	vmov	r0, s16
 800ac3e:	f000 fb79 	bl	800b334 <__mcmp>
 800ac42:	4602      	mov	r2, r0
 800ac44:	4629      	mov	r1, r5
 800ac46:	4620      	mov	r0, r4
 800ac48:	9207      	str	r2, [sp, #28]
 800ac4a:	f000 f931 	bl	800aeb0 <_Bfree>
 800ac4e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800ac52:	ea43 0102 	orr.w	r1, r3, r2
 800ac56:	9b04      	ldr	r3, [sp, #16]
 800ac58:	430b      	orrs	r3, r1
 800ac5a:	464d      	mov	r5, r9
 800ac5c:	d10f      	bne.n	800ac7e <_dtoa_r+0xa66>
 800ac5e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ac62:	d02a      	beq.n	800acba <_dtoa_r+0xaa2>
 800ac64:	9b03      	ldr	r3, [sp, #12]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	dd02      	ble.n	800ac70 <_dtoa_r+0xa58>
 800ac6a:	9b02      	ldr	r3, [sp, #8]
 800ac6c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800ac70:	f88b a000 	strb.w	sl, [fp]
 800ac74:	e775      	b.n	800ab62 <_dtoa_r+0x94a>
 800ac76:	4638      	mov	r0, r7
 800ac78:	e7ba      	b.n	800abf0 <_dtoa_r+0x9d8>
 800ac7a:	2201      	movs	r2, #1
 800ac7c:	e7e2      	b.n	800ac44 <_dtoa_r+0xa2c>
 800ac7e:	9b03      	ldr	r3, [sp, #12]
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	db04      	blt.n	800ac8e <_dtoa_r+0xa76>
 800ac84:	9906      	ldr	r1, [sp, #24]
 800ac86:	430b      	orrs	r3, r1
 800ac88:	9904      	ldr	r1, [sp, #16]
 800ac8a:	430b      	orrs	r3, r1
 800ac8c:	d122      	bne.n	800acd4 <_dtoa_r+0xabc>
 800ac8e:	2a00      	cmp	r2, #0
 800ac90:	ddee      	ble.n	800ac70 <_dtoa_r+0xa58>
 800ac92:	ee18 1a10 	vmov	r1, s16
 800ac96:	2201      	movs	r2, #1
 800ac98:	4620      	mov	r0, r4
 800ac9a:	f000 fadb 	bl	800b254 <__lshift>
 800ac9e:	4631      	mov	r1, r6
 800aca0:	ee08 0a10 	vmov	s16, r0
 800aca4:	f000 fb46 	bl	800b334 <__mcmp>
 800aca8:	2800      	cmp	r0, #0
 800acaa:	dc03      	bgt.n	800acb4 <_dtoa_r+0xa9c>
 800acac:	d1e0      	bne.n	800ac70 <_dtoa_r+0xa58>
 800acae:	f01a 0f01 	tst.w	sl, #1
 800acb2:	d0dd      	beq.n	800ac70 <_dtoa_r+0xa58>
 800acb4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800acb8:	d1d7      	bne.n	800ac6a <_dtoa_r+0xa52>
 800acba:	2339      	movs	r3, #57	; 0x39
 800acbc:	f88b 3000 	strb.w	r3, [fp]
 800acc0:	462b      	mov	r3, r5
 800acc2:	461d      	mov	r5, r3
 800acc4:	3b01      	subs	r3, #1
 800acc6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800acca:	2a39      	cmp	r2, #57	; 0x39
 800accc:	d071      	beq.n	800adb2 <_dtoa_r+0xb9a>
 800acce:	3201      	adds	r2, #1
 800acd0:	701a      	strb	r2, [r3, #0]
 800acd2:	e746      	b.n	800ab62 <_dtoa_r+0x94a>
 800acd4:	2a00      	cmp	r2, #0
 800acd6:	dd07      	ble.n	800ace8 <_dtoa_r+0xad0>
 800acd8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800acdc:	d0ed      	beq.n	800acba <_dtoa_r+0xaa2>
 800acde:	f10a 0301 	add.w	r3, sl, #1
 800ace2:	f88b 3000 	strb.w	r3, [fp]
 800ace6:	e73c      	b.n	800ab62 <_dtoa_r+0x94a>
 800ace8:	9b05      	ldr	r3, [sp, #20]
 800acea:	f809 ac01 	strb.w	sl, [r9, #-1]
 800acee:	4599      	cmp	r9, r3
 800acf0:	d047      	beq.n	800ad82 <_dtoa_r+0xb6a>
 800acf2:	ee18 1a10 	vmov	r1, s16
 800acf6:	2300      	movs	r3, #0
 800acf8:	220a      	movs	r2, #10
 800acfa:	4620      	mov	r0, r4
 800acfc:	f000 f8fa 	bl	800aef4 <__multadd>
 800ad00:	45b8      	cmp	r8, r7
 800ad02:	ee08 0a10 	vmov	s16, r0
 800ad06:	f04f 0300 	mov.w	r3, #0
 800ad0a:	f04f 020a 	mov.w	r2, #10
 800ad0e:	4641      	mov	r1, r8
 800ad10:	4620      	mov	r0, r4
 800ad12:	d106      	bne.n	800ad22 <_dtoa_r+0xb0a>
 800ad14:	f000 f8ee 	bl	800aef4 <__multadd>
 800ad18:	4680      	mov	r8, r0
 800ad1a:	4607      	mov	r7, r0
 800ad1c:	f109 0901 	add.w	r9, r9, #1
 800ad20:	e772      	b.n	800ac08 <_dtoa_r+0x9f0>
 800ad22:	f000 f8e7 	bl	800aef4 <__multadd>
 800ad26:	4639      	mov	r1, r7
 800ad28:	4680      	mov	r8, r0
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	220a      	movs	r2, #10
 800ad2e:	4620      	mov	r0, r4
 800ad30:	f000 f8e0 	bl	800aef4 <__multadd>
 800ad34:	4607      	mov	r7, r0
 800ad36:	e7f1      	b.n	800ad1c <_dtoa_r+0xb04>
 800ad38:	9b03      	ldr	r3, [sp, #12]
 800ad3a:	9302      	str	r3, [sp, #8]
 800ad3c:	9d01      	ldr	r5, [sp, #4]
 800ad3e:	ee18 0a10 	vmov	r0, s16
 800ad42:	4631      	mov	r1, r6
 800ad44:	f7ff f9db 	bl	800a0fe <quorem>
 800ad48:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ad4c:	9b01      	ldr	r3, [sp, #4]
 800ad4e:	f805 ab01 	strb.w	sl, [r5], #1
 800ad52:	1aea      	subs	r2, r5, r3
 800ad54:	9b02      	ldr	r3, [sp, #8]
 800ad56:	4293      	cmp	r3, r2
 800ad58:	dd09      	ble.n	800ad6e <_dtoa_r+0xb56>
 800ad5a:	ee18 1a10 	vmov	r1, s16
 800ad5e:	2300      	movs	r3, #0
 800ad60:	220a      	movs	r2, #10
 800ad62:	4620      	mov	r0, r4
 800ad64:	f000 f8c6 	bl	800aef4 <__multadd>
 800ad68:	ee08 0a10 	vmov	s16, r0
 800ad6c:	e7e7      	b.n	800ad3e <_dtoa_r+0xb26>
 800ad6e:	9b02      	ldr	r3, [sp, #8]
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	bfc8      	it	gt
 800ad74:	461d      	movgt	r5, r3
 800ad76:	9b01      	ldr	r3, [sp, #4]
 800ad78:	bfd8      	it	le
 800ad7a:	2501      	movle	r5, #1
 800ad7c:	441d      	add	r5, r3
 800ad7e:	f04f 0800 	mov.w	r8, #0
 800ad82:	ee18 1a10 	vmov	r1, s16
 800ad86:	2201      	movs	r2, #1
 800ad88:	4620      	mov	r0, r4
 800ad8a:	f000 fa63 	bl	800b254 <__lshift>
 800ad8e:	4631      	mov	r1, r6
 800ad90:	ee08 0a10 	vmov	s16, r0
 800ad94:	f000 face 	bl	800b334 <__mcmp>
 800ad98:	2800      	cmp	r0, #0
 800ad9a:	dc91      	bgt.n	800acc0 <_dtoa_r+0xaa8>
 800ad9c:	d102      	bne.n	800ada4 <_dtoa_r+0xb8c>
 800ad9e:	f01a 0f01 	tst.w	sl, #1
 800ada2:	d18d      	bne.n	800acc0 <_dtoa_r+0xaa8>
 800ada4:	462b      	mov	r3, r5
 800ada6:	461d      	mov	r5, r3
 800ada8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800adac:	2a30      	cmp	r2, #48	; 0x30
 800adae:	d0fa      	beq.n	800ada6 <_dtoa_r+0xb8e>
 800adb0:	e6d7      	b.n	800ab62 <_dtoa_r+0x94a>
 800adb2:	9a01      	ldr	r2, [sp, #4]
 800adb4:	429a      	cmp	r2, r3
 800adb6:	d184      	bne.n	800acc2 <_dtoa_r+0xaaa>
 800adb8:	9b00      	ldr	r3, [sp, #0]
 800adba:	3301      	adds	r3, #1
 800adbc:	9300      	str	r3, [sp, #0]
 800adbe:	2331      	movs	r3, #49	; 0x31
 800adc0:	7013      	strb	r3, [r2, #0]
 800adc2:	e6ce      	b.n	800ab62 <_dtoa_r+0x94a>
 800adc4:	4b09      	ldr	r3, [pc, #36]	; (800adec <_dtoa_r+0xbd4>)
 800adc6:	f7ff ba95 	b.w	800a2f4 <_dtoa_r+0xdc>
 800adca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800adcc:	2b00      	cmp	r3, #0
 800adce:	f47f aa6e 	bne.w	800a2ae <_dtoa_r+0x96>
 800add2:	4b07      	ldr	r3, [pc, #28]	; (800adf0 <_dtoa_r+0xbd8>)
 800add4:	f7ff ba8e 	b.w	800a2f4 <_dtoa_r+0xdc>
 800add8:	9b02      	ldr	r3, [sp, #8]
 800adda:	2b00      	cmp	r3, #0
 800addc:	dcae      	bgt.n	800ad3c <_dtoa_r+0xb24>
 800adde:	9b06      	ldr	r3, [sp, #24]
 800ade0:	2b02      	cmp	r3, #2
 800ade2:	f73f aea8 	bgt.w	800ab36 <_dtoa_r+0x91e>
 800ade6:	e7a9      	b.n	800ad3c <_dtoa_r+0xb24>
 800ade8:	0800c89b 	.word	0x0800c89b
 800adec:	0800c7f8 	.word	0x0800c7f8
 800adf0:	0800c81c 	.word	0x0800c81c

0800adf4 <_localeconv_r>:
 800adf4:	4800      	ldr	r0, [pc, #0]	; (800adf8 <_localeconv_r+0x4>)
 800adf6:	4770      	bx	lr
 800adf8:	20002550 	.word	0x20002550

0800adfc <memcpy>:
 800adfc:	440a      	add	r2, r1
 800adfe:	4291      	cmp	r1, r2
 800ae00:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800ae04:	d100      	bne.n	800ae08 <memcpy+0xc>
 800ae06:	4770      	bx	lr
 800ae08:	b510      	push	{r4, lr}
 800ae0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ae12:	4291      	cmp	r1, r2
 800ae14:	d1f9      	bne.n	800ae0a <memcpy+0xe>
 800ae16:	bd10      	pop	{r4, pc}

0800ae18 <__malloc_lock>:
 800ae18:	4801      	ldr	r0, [pc, #4]	; (800ae20 <__malloc_lock+0x8>)
 800ae1a:	f000 bd30 	b.w	800b87e <__retarget_lock_acquire_recursive>
 800ae1e:	bf00      	nop
 800ae20:	20002b28 	.word	0x20002b28

0800ae24 <__malloc_unlock>:
 800ae24:	4801      	ldr	r0, [pc, #4]	; (800ae2c <__malloc_unlock+0x8>)
 800ae26:	f000 bd2b 	b.w	800b880 <__retarget_lock_release_recursive>
 800ae2a:	bf00      	nop
 800ae2c:	20002b28 	.word	0x20002b28

0800ae30 <_Balloc>:
 800ae30:	b570      	push	{r4, r5, r6, lr}
 800ae32:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ae34:	4604      	mov	r4, r0
 800ae36:	460d      	mov	r5, r1
 800ae38:	b976      	cbnz	r6, 800ae58 <_Balloc+0x28>
 800ae3a:	2010      	movs	r0, #16
 800ae3c:	f7fe fbba 	bl	80095b4 <malloc>
 800ae40:	4602      	mov	r2, r0
 800ae42:	6260      	str	r0, [r4, #36]	; 0x24
 800ae44:	b920      	cbnz	r0, 800ae50 <_Balloc+0x20>
 800ae46:	4b18      	ldr	r3, [pc, #96]	; (800aea8 <_Balloc+0x78>)
 800ae48:	4818      	ldr	r0, [pc, #96]	; (800aeac <_Balloc+0x7c>)
 800ae4a:	2166      	movs	r1, #102	; 0x66
 800ae4c:	f000 fce6 	bl	800b81c <__assert_func>
 800ae50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ae54:	6006      	str	r6, [r0, #0]
 800ae56:	60c6      	str	r6, [r0, #12]
 800ae58:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ae5a:	68f3      	ldr	r3, [r6, #12]
 800ae5c:	b183      	cbz	r3, 800ae80 <_Balloc+0x50>
 800ae5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae60:	68db      	ldr	r3, [r3, #12]
 800ae62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ae66:	b9b8      	cbnz	r0, 800ae98 <_Balloc+0x68>
 800ae68:	2101      	movs	r1, #1
 800ae6a:	fa01 f605 	lsl.w	r6, r1, r5
 800ae6e:	1d72      	adds	r2, r6, #5
 800ae70:	0092      	lsls	r2, r2, #2
 800ae72:	4620      	mov	r0, r4
 800ae74:	f000 fb60 	bl	800b538 <_calloc_r>
 800ae78:	b160      	cbz	r0, 800ae94 <_Balloc+0x64>
 800ae7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ae7e:	e00e      	b.n	800ae9e <_Balloc+0x6e>
 800ae80:	2221      	movs	r2, #33	; 0x21
 800ae82:	2104      	movs	r1, #4
 800ae84:	4620      	mov	r0, r4
 800ae86:	f000 fb57 	bl	800b538 <_calloc_r>
 800ae8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae8c:	60f0      	str	r0, [r6, #12]
 800ae8e:	68db      	ldr	r3, [r3, #12]
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d1e4      	bne.n	800ae5e <_Balloc+0x2e>
 800ae94:	2000      	movs	r0, #0
 800ae96:	bd70      	pop	{r4, r5, r6, pc}
 800ae98:	6802      	ldr	r2, [r0, #0]
 800ae9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ae9e:	2300      	movs	r3, #0
 800aea0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aea4:	e7f7      	b.n	800ae96 <_Balloc+0x66>
 800aea6:	bf00      	nop
 800aea8:	0800c829 	.word	0x0800c829
 800aeac:	0800c8ac 	.word	0x0800c8ac

0800aeb0 <_Bfree>:
 800aeb0:	b570      	push	{r4, r5, r6, lr}
 800aeb2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800aeb4:	4605      	mov	r5, r0
 800aeb6:	460c      	mov	r4, r1
 800aeb8:	b976      	cbnz	r6, 800aed8 <_Bfree+0x28>
 800aeba:	2010      	movs	r0, #16
 800aebc:	f7fe fb7a 	bl	80095b4 <malloc>
 800aec0:	4602      	mov	r2, r0
 800aec2:	6268      	str	r0, [r5, #36]	; 0x24
 800aec4:	b920      	cbnz	r0, 800aed0 <_Bfree+0x20>
 800aec6:	4b09      	ldr	r3, [pc, #36]	; (800aeec <_Bfree+0x3c>)
 800aec8:	4809      	ldr	r0, [pc, #36]	; (800aef0 <_Bfree+0x40>)
 800aeca:	218a      	movs	r1, #138	; 0x8a
 800aecc:	f000 fca6 	bl	800b81c <__assert_func>
 800aed0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aed4:	6006      	str	r6, [r0, #0]
 800aed6:	60c6      	str	r6, [r0, #12]
 800aed8:	b13c      	cbz	r4, 800aeea <_Bfree+0x3a>
 800aeda:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800aedc:	6862      	ldr	r2, [r4, #4]
 800aede:	68db      	ldr	r3, [r3, #12]
 800aee0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aee4:	6021      	str	r1, [r4, #0]
 800aee6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800aeea:	bd70      	pop	{r4, r5, r6, pc}
 800aeec:	0800c829 	.word	0x0800c829
 800aef0:	0800c8ac 	.word	0x0800c8ac

0800aef4 <__multadd>:
 800aef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aef8:	690d      	ldr	r5, [r1, #16]
 800aefa:	4607      	mov	r7, r0
 800aefc:	460c      	mov	r4, r1
 800aefe:	461e      	mov	r6, r3
 800af00:	f101 0c14 	add.w	ip, r1, #20
 800af04:	2000      	movs	r0, #0
 800af06:	f8dc 3000 	ldr.w	r3, [ip]
 800af0a:	b299      	uxth	r1, r3
 800af0c:	fb02 6101 	mla	r1, r2, r1, r6
 800af10:	0c1e      	lsrs	r6, r3, #16
 800af12:	0c0b      	lsrs	r3, r1, #16
 800af14:	fb02 3306 	mla	r3, r2, r6, r3
 800af18:	b289      	uxth	r1, r1
 800af1a:	3001      	adds	r0, #1
 800af1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800af20:	4285      	cmp	r5, r0
 800af22:	f84c 1b04 	str.w	r1, [ip], #4
 800af26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800af2a:	dcec      	bgt.n	800af06 <__multadd+0x12>
 800af2c:	b30e      	cbz	r6, 800af72 <__multadd+0x7e>
 800af2e:	68a3      	ldr	r3, [r4, #8]
 800af30:	42ab      	cmp	r3, r5
 800af32:	dc19      	bgt.n	800af68 <__multadd+0x74>
 800af34:	6861      	ldr	r1, [r4, #4]
 800af36:	4638      	mov	r0, r7
 800af38:	3101      	adds	r1, #1
 800af3a:	f7ff ff79 	bl	800ae30 <_Balloc>
 800af3e:	4680      	mov	r8, r0
 800af40:	b928      	cbnz	r0, 800af4e <__multadd+0x5a>
 800af42:	4602      	mov	r2, r0
 800af44:	4b0c      	ldr	r3, [pc, #48]	; (800af78 <__multadd+0x84>)
 800af46:	480d      	ldr	r0, [pc, #52]	; (800af7c <__multadd+0x88>)
 800af48:	21b5      	movs	r1, #181	; 0xb5
 800af4a:	f000 fc67 	bl	800b81c <__assert_func>
 800af4e:	6922      	ldr	r2, [r4, #16]
 800af50:	3202      	adds	r2, #2
 800af52:	f104 010c 	add.w	r1, r4, #12
 800af56:	0092      	lsls	r2, r2, #2
 800af58:	300c      	adds	r0, #12
 800af5a:	f7ff ff4f 	bl	800adfc <memcpy>
 800af5e:	4621      	mov	r1, r4
 800af60:	4638      	mov	r0, r7
 800af62:	f7ff ffa5 	bl	800aeb0 <_Bfree>
 800af66:	4644      	mov	r4, r8
 800af68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800af6c:	3501      	adds	r5, #1
 800af6e:	615e      	str	r6, [r3, #20]
 800af70:	6125      	str	r5, [r4, #16]
 800af72:	4620      	mov	r0, r4
 800af74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af78:	0800c89b 	.word	0x0800c89b
 800af7c:	0800c8ac 	.word	0x0800c8ac

0800af80 <__hi0bits>:
 800af80:	0c03      	lsrs	r3, r0, #16
 800af82:	041b      	lsls	r3, r3, #16
 800af84:	b9d3      	cbnz	r3, 800afbc <__hi0bits+0x3c>
 800af86:	0400      	lsls	r0, r0, #16
 800af88:	2310      	movs	r3, #16
 800af8a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800af8e:	bf04      	itt	eq
 800af90:	0200      	lsleq	r0, r0, #8
 800af92:	3308      	addeq	r3, #8
 800af94:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800af98:	bf04      	itt	eq
 800af9a:	0100      	lsleq	r0, r0, #4
 800af9c:	3304      	addeq	r3, #4
 800af9e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800afa2:	bf04      	itt	eq
 800afa4:	0080      	lsleq	r0, r0, #2
 800afa6:	3302      	addeq	r3, #2
 800afa8:	2800      	cmp	r0, #0
 800afaa:	db05      	blt.n	800afb8 <__hi0bits+0x38>
 800afac:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800afb0:	f103 0301 	add.w	r3, r3, #1
 800afb4:	bf08      	it	eq
 800afb6:	2320      	moveq	r3, #32
 800afb8:	4618      	mov	r0, r3
 800afba:	4770      	bx	lr
 800afbc:	2300      	movs	r3, #0
 800afbe:	e7e4      	b.n	800af8a <__hi0bits+0xa>

0800afc0 <__lo0bits>:
 800afc0:	6803      	ldr	r3, [r0, #0]
 800afc2:	f013 0207 	ands.w	r2, r3, #7
 800afc6:	4601      	mov	r1, r0
 800afc8:	d00b      	beq.n	800afe2 <__lo0bits+0x22>
 800afca:	07da      	lsls	r2, r3, #31
 800afcc:	d423      	bmi.n	800b016 <__lo0bits+0x56>
 800afce:	0798      	lsls	r0, r3, #30
 800afd0:	bf49      	itett	mi
 800afd2:	085b      	lsrmi	r3, r3, #1
 800afd4:	089b      	lsrpl	r3, r3, #2
 800afd6:	2001      	movmi	r0, #1
 800afd8:	600b      	strmi	r3, [r1, #0]
 800afda:	bf5c      	itt	pl
 800afdc:	600b      	strpl	r3, [r1, #0]
 800afde:	2002      	movpl	r0, #2
 800afe0:	4770      	bx	lr
 800afe2:	b298      	uxth	r0, r3
 800afe4:	b9a8      	cbnz	r0, 800b012 <__lo0bits+0x52>
 800afe6:	0c1b      	lsrs	r3, r3, #16
 800afe8:	2010      	movs	r0, #16
 800afea:	b2da      	uxtb	r2, r3
 800afec:	b90a      	cbnz	r2, 800aff2 <__lo0bits+0x32>
 800afee:	3008      	adds	r0, #8
 800aff0:	0a1b      	lsrs	r3, r3, #8
 800aff2:	071a      	lsls	r2, r3, #28
 800aff4:	bf04      	itt	eq
 800aff6:	091b      	lsreq	r3, r3, #4
 800aff8:	3004      	addeq	r0, #4
 800affa:	079a      	lsls	r2, r3, #30
 800affc:	bf04      	itt	eq
 800affe:	089b      	lsreq	r3, r3, #2
 800b000:	3002      	addeq	r0, #2
 800b002:	07da      	lsls	r2, r3, #31
 800b004:	d403      	bmi.n	800b00e <__lo0bits+0x4e>
 800b006:	085b      	lsrs	r3, r3, #1
 800b008:	f100 0001 	add.w	r0, r0, #1
 800b00c:	d005      	beq.n	800b01a <__lo0bits+0x5a>
 800b00e:	600b      	str	r3, [r1, #0]
 800b010:	4770      	bx	lr
 800b012:	4610      	mov	r0, r2
 800b014:	e7e9      	b.n	800afea <__lo0bits+0x2a>
 800b016:	2000      	movs	r0, #0
 800b018:	4770      	bx	lr
 800b01a:	2020      	movs	r0, #32
 800b01c:	4770      	bx	lr
	...

0800b020 <__i2b>:
 800b020:	b510      	push	{r4, lr}
 800b022:	460c      	mov	r4, r1
 800b024:	2101      	movs	r1, #1
 800b026:	f7ff ff03 	bl	800ae30 <_Balloc>
 800b02a:	4602      	mov	r2, r0
 800b02c:	b928      	cbnz	r0, 800b03a <__i2b+0x1a>
 800b02e:	4b05      	ldr	r3, [pc, #20]	; (800b044 <__i2b+0x24>)
 800b030:	4805      	ldr	r0, [pc, #20]	; (800b048 <__i2b+0x28>)
 800b032:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b036:	f000 fbf1 	bl	800b81c <__assert_func>
 800b03a:	2301      	movs	r3, #1
 800b03c:	6144      	str	r4, [r0, #20]
 800b03e:	6103      	str	r3, [r0, #16]
 800b040:	bd10      	pop	{r4, pc}
 800b042:	bf00      	nop
 800b044:	0800c89b 	.word	0x0800c89b
 800b048:	0800c8ac 	.word	0x0800c8ac

0800b04c <__multiply>:
 800b04c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b050:	4691      	mov	r9, r2
 800b052:	690a      	ldr	r2, [r1, #16]
 800b054:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b058:	429a      	cmp	r2, r3
 800b05a:	bfb8      	it	lt
 800b05c:	460b      	movlt	r3, r1
 800b05e:	460c      	mov	r4, r1
 800b060:	bfbc      	itt	lt
 800b062:	464c      	movlt	r4, r9
 800b064:	4699      	movlt	r9, r3
 800b066:	6927      	ldr	r7, [r4, #16]
 800b068:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b06c:	68a3      	ldr	r3, [r4, #8]
 800b06e:	6861      	ldr	r1, [r4, #4]
 800b070:	eb07 060a 	add.w	r6, r7, sl
 800b074:	42b3      	cmp	r3, r6
 800b076:	b085      	sub	sp, #20
 800b078:	bfb8      	it	lt
 800b07a:	3101      	addlt	r1, #1
 800b07c:	f7ff fed8 	bl	800ae30 <_Balloc>
 800b080:	b930      	cbnz	r0, 800b090 <__multiply+0x44>
 800b082:	4602      	mov	r2, r0
 800b084:	4b44      	ldr	r3, [pc, #272]	; (800b198 <__multiply+0x14c>)
 800b086:	4845      	ldr	r0, [pc, #276]	; (800b19c <__multiply+0x150>)
 800b088:	f240 115d 	movw	r1, #349	; 0x15d
 800b08c:	f000 fbc6 	bl	800b81c <__assert_func>
 800b090:	f100 0514 	add.w	r5, r0, #20
 800b094:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b098:	462b      	mov	r3, r5
 800b09a:	2200      	movs	r2, #0
 800b09c:	4543      	cmp	r3, r8
 800b09e:	d321      	bcc.n	800b0e4 <__multiply+0x98>
 800b0a0:	f104 0314 	add.w	r3, r4, #20
 800b0a4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b0a8:	f109 0314 	add.w	r3, r9, #20
 800b0ac:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b0b0:	9202      	str	r2, [sp, #8]
 800b0b2:	1b3a      	subs	r2, r7, r4
 800b0b4:	3a15      	subs	r2, #21
 800b0b6:	f022 0203 	bic.w	r2, r2, #3
 800b0ba:	3204      	adds	r2, #4
 800b0bc:	f104 0115 	add.w	r1, r4, #21
 800b0c0:	428f      	cmp	r7, r1
 800b0c2:	bf38      	it	cc
 800b0c4:	2204      	movcc	r2, #4
 800b0c6:	9201      	str	r2, [sp, #4]
 800b0c8:	9a02      	ldr	r2, [sp, #8]
 800b0ca:	9303      	str	r3, [sp, #12]
 800b0cc:	429a      	cmp	r2, r3
 800b0ce:	d80c      	bhi.n	800b0ea <__multiply+0x9e>
 800b0d0:	2e00      	cmp	r6, #0
 800b0d2:	dd03      	ble.n	800b0dc <__multiply+0x90>
 800b0d4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d05a      	beq.n	800b192 <__multiply+0x146>
 800b0dc:	6106      	str	r6, [r0, #16]
 800b0de:	b005      	add	sp, #20
 800b0e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0e4:	f843 2b04 	str.w	r2, [r3], #4
 800b0e8:	e7d8      	b.n	800b09c <__multiply+0x50>
 800b0ea:	f8b3 a000 	ldrh.w	sl, [r3]
 800b0ee:	f1ba 0f00 	cmp.w	sl, #0
 800b0f2:	d024      	beq.n	800b13e <__multiply+0xf2>
 800b0f4:	f104 0e14 	add.w	lr, r4, #20
 800b0f8:	46a9      	mov	r9, r5
 800b0fa:	f04f 0c00 	mov.w	ip, #0
 800b0fe:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b102:	f8d9 1000 	ldr.w	r1, [r9]
 800b106:	fa1f fb82 	uxth.w	fp, r2
 800b10a:	b289      	uxth	r1, r1
 800b10c:	fb0a 110b 	mla	r1, sl, fp, r1
 800b110:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b114:	f8d9 2000 	ldr.w	r2, [r9]
 800b118:	4461      	add	r1, ip
 800b11a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b11e:	fb0a c20b 	mla	r2, sl, fp, ip
 800b122:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b126:	b289      	uxth	r1, r1
 800b128:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b12c:	4577      	cmp	r7, lr
 800b12e:	f849 1b04 	str.w	r1, [r9], #4
 800b132:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b136:	d8e2      	bhi.n	800b0fe <__multiply+0xb2>
 800b138:	9a01      	ldr	r2, [sp, #4]
 800b13a:	f845 c002 	str.w	ip, [r5, r2]
 800b13e:	9a03      	ldr	r2, [sp, #12]
 800b140:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b144:	3304      	adds	r3, #4
 800b146:	f1b9 0f00 	cmp.w	r9, #0
 800b14a:	d020      	beq.n	800b18e <__multiply+0x142>
 800b14c:	6829      	ldr	r1, [r5, #0]
 800b14e:	f104 0c14 	add.w	ip, r4, #20
 800b152:	46ae      	mov	lr, r5
 800b154:	f04f 0a00 	mov.w	sl, #0
 800b158:	f8bc b000 	ldrh.w	fp, [ip]
 800b15c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b160:	fb09 220b 	mla	r2, r9, fp, r2
 800b164:	4492      	add	sl, r2
 800b166:	b289      	uxth	r1, r1
 800b168:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b16c:	f84e 1b04 	str.w	r1, [lr], #4
 800b170:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b174:	f8be 1000 	ldrh.w	r1, [lr]
 800b178:	0c12      	lsrs	r2, r2, #16
 800b17a:	fb09 1102 	mla	r1, r9, r2, r1
 800b17e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b182:	4567      	cmp	r7, ip
 800b184:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b188:	d8e6      	bhi.n	800b158 <__multiply+0x10c>
 800b18a:	9a01      	ldr	r2, [sp, #4]
 800b18c:	50a9      	str	r1, [r5, r2]
 800b18e:	3504      	adds	r5, #4
 800b190:	e79a      	b.n	800b0c8 <__multiply+0x7c>
 800b192:	3e01      	subs	r6, #1
 800b194:	e79c      	b.n	800b0d0 <__multiply+0x84>
 800b196:	bf00      	nop
 800b198:	0800c89b 	.word	0x0800c89b
 800b19c:	0800c8ac 	.word	0x0800c8ac

0800b1a0 <__pow5mult>:
 800b1a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b1a4:	4615      	mov	r5, r2
 800b1a6:	f012 0203 	ands.w	r2, r2, #3
 800b1aa:	4606      	mov	r6, r0
 800b1ac:	460f      	mov	r7, r1
 800b1ae:	d007      	beq.n	800b1c0 <__pow5mult+0x20>
 800b1b0:	4c25      	ldr	r4, [pc, #148]	; (800b248 <__pow5mult+0xa8>)
 800b1b2:	3a01      	subs	r2, #1
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b1ba:	f7ff fe9b 	bl	800aef4 <__multadd>
 800b1be:	4607      	mov	r7, r0
 800b1c0:	10ad      	asrs	r5, r5, #2
 800b1c2:	d03d      	beq.n	800b240 <__pow5mult+0xa0>
 800b1c4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b1c6:	b97c      	cbnz	r4, 800b1e8 <__pow5mult+0x48>
 800b1c8:	2010      	movs	r0, #16
 800b1ca:	f7fe f9f3 	bl	80095b4 <malloc>
 800b1ce:	4602      	mov	r2, r0
 800b1d0:	6270      	str	r0, [r6, #36]	; 0x24
 800b1d2:	b928      	cbnz	r0, 800b1e0 <__pow5mult+0x40>
 800b1d4:	4b1d      	ldr	r3, [pc, #116]	; (800b24c <__pow5mult+0xac>)
 800b1d6:	481e      	ldr	r0, [pc, #120]	; (800b250 <__pow5mult+0xb0>)
 800b1d8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b1dc:	f000 fb1e 	bl	800b81c <__assert_func>
 800b1e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b1e4:	6004      	str	r4, [r0, #0]
 800b1e6:	60c4      	str	r4, [r0, #12]
 800b1e8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b1ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b1f0:	b94c      	cbnz	r4, 800b206 <__pow5mult+0x66>
 800b1f2:	f240 2171 	movw	r1, #625	; 0x271
 800b1f6:	4630      	mov	r0, r6
 800b1f8:	f7ff ff12 	bl	800b020 <__i2b>
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	f8c8 0008 	str.w	r0, [r8, #8]
 800b202:	4604      	mov	r4, r0
 800b204:	6003      	str	r3, [r0, #0]
 800b206:	f04f 0900 	mov.w	r9, #0
 800b20a:	07eb      	lsls	r3, r5, #31
 800b20c:	d50a      	bpl.n	800b224 <__pow5mult+0x84>
 800b20e:	4639      	mov	r1, r7
 800b210:	4622      	mov	r2, r4
 800b212:	4630      	mov	r0, r6
 800b214:	f7ff ff1a 	bl	800b04c <__multiply>
 800b218:	4639      	mov	r1, r7
 800b21a:	4680      	mov	r8, r0
 800b21c:	4630      	mov	r0, r6
 800b21e:	f7ff fe47 	bl	800aeb0 <_Bfree>
 800b222:	4647      	mov	r7, r8
 800b224:	106d      	asrs	r5, r5, #1
 800b226:	d00b      	beq.n	800b240 <__pow5mult+0xa0>
 800b228:	6820      	ldr	r0, [r4, #0]
 800b22a:	b938      	cbnz	r0, 800b23c <__pow5mult+0x9c>
 800b22c:	4622      	mov	r2, r4
 800b22e:	4621      	mov	r1, r4
 800b230:	4630      	mov	r0, r6
 800b232:	f7ff ff0b 	bl	800b04c <__multiply>
 800b236:	6020      	str	r0, [r4, #0]
 800b238:	f8c0 9000 	str.w	r9, [r0]
 800b23c:	4604      	mov	r4, r0
 800b23e:	e7e4      	b.n	800b20a <__pow5mult+0x6a>
 800b240:	4638      	mov	r0, r7
 800b242:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b246:	bf00      	nop
 800b248:	0800c9f8 	.word	0x0800c9f8
 800b24c:	0800c829 	.word	0x0800c829
 800b250:	0800c8ac 	.word	0x0800c8ac

0800b254 <__lshift>:
 800b254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b258:	460c      	mov	r4, r1
 800b25a:	6849      	ldr	r1, [r1, #4]
 800b25c:	6923      	ldr	r3, [r4, #16]
 800b25e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b262:	68a3      	ldr	r3, [r4, #8]
 800b264:	4607      	mov	r7, r0
 800b266:	4691      	mov	r9, r2
 800b268:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b26c:	f108 0601 	add.w	r6, r8, #1
 800b270:	42b3      	cmp	r3, r6
 800b272:	db0b      	blt.n	800b28c <__lshift+0x38>
 800b274:	4638      	mov	r0, r7
 800b276:	f7ff fddb 	bl	800ae30 <_Balloc>
 800b27a:	4605      	mov	r5, r0
 800b27c:	b948      	cbnz	r0, 800b292 <__lshift+0x3e>
 800b27e:	4602      	mov	r2, r0
 800b280:	4b2a      	ldr	r3, [pc, #168]	; (800b32c <__lshift+0xd8>)
 800b282:	482b      	ldr	r0, [pc, #172]	; (800b330 <__lshift+0xdc>)
 800b284:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b288:	f000 fac8 	bl	800b81c <__assert_func>
 800b28c:	3101      	adds	r1, #1
 800b28e:	005b      	lsls	r3, r3, #1
 800b290:	e7ee      	b.n	800b270 <__lshift+0x1c>
 800b292:	2300      	movs	r3, #0
 800b294:	f100 0114 	add.w	r1, r0, #20
 800b298:	f100 0210 	add.w	r2, r0, #16
 800b29c:	4618      	mov	r0, r3
 800b29e:	4553      	cmp	r3, sl
 800b2a0:	db37      	blt.n	800b312 <__lshift+0xbe>
 800b2a2:	6920      	ldr	r0, [r4, #16]
 800b2a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b2a8:	f104 0314 	add.w	r3, r4, #20
 800b2ac:	f019 091f 	ands.w	r9, r9, #31
 800b2b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b2b4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b2b8:	d02f      	beq.n	800b31a <__lshift+0xc6>
 800b2ba:	f1c9 0e20 	rsb	lr, r9, #32
 800b2be:	468a      	mov	sl, r1
 800b2c0:	f04f 0c00 	mov.w	ip, #0
 800b2c4:	681a      	ldr	r2, [r3, #0]
 800b2c6:	fa02 f209 	lsl.w	r2, r2, r9
 800b2ca:	ea42 020c 	orr.w	r2, r2, ip
 800b2ce:	f84a 2b04 	str.w	r2, [sl], #4
 800b2d2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2d6:	4298      	cmp	r0, r3
 800b2d8:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b2dc:	d8f2      	bhi.n	800b2c4 <__lshift+0x70>
 800b2de:	1b03      	subs	r3, r0, r4
 800b2e0:	3b15      	subs	r3, #21
 800b2e2:	f023 0303 	bic.w	r3, r3, #3
 800b2e6:	3304      	adds	r3, #4
 800b2e8:	f104 0215 	add.w	r2, r4, #21
 800b2ec:	4290      	cmp	r0, r2
 800b2ee:	bf38      	it	cc
 800b2f0:	2304      	movcc	r3, #4
 800b2f2:	f841 c003 	str.w	ip, [r1, r3]
 800b2f6:	f1bc 0f00 	cmp.w	ip, #0
 800b2fa:	d001      	beq.n	800b300 <__lshift+0xac>
 800b2fc:	f108 0602 	add.w	r6, r8, #2
 800b300:	3e01      	subs	r6, #1
 800b302:	4638      	mov	r0, r7
 800b304:	612e      	str	r6, [r5, #16]
 800b306:	4621      	mov	r1, r4
 800b308:	f7ff fdd2 	bl	800aeb0 <_Bfree>
 800b30c:	4628      	mov	r0, r5
 800b30e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b312:	f842 0f04 	str.w	r0, [r2, #4]!
 800b316:	3301      	adds	r3, #1
 800b318:	e7c1      	b.n	800b29e <__lshift+0x4a>
 800b31a:	3904      	subs	r1, #4
 800b31c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b320:	f841 2f04 	str.w	r2, [r1, #4]!
 800b324:	4298      	cmp	r0, r3
 800b326:	d8f9      	bhi.n	800b31c <__lshift+0xc8>
 800b328:	e7ea      	b.n	800b300 <__lshift+0xac>
 800b32a:	bf00      	nop
 800b32c:	0800c89b 	.word	0x0800c89b
 800b330:	0800c8ac 	.word	0x0800c8ac

0800b334 <__mcmp>:
 800b334:	b530      	push	{r4, r5, lr}
 800b336:	6902      	ldr	r2, [r0, #16]
 800b338:	690c      	ldr	r4, [r1, #16]
 800b33a:	1b12      	subs	r2, r2, r4
 800b33c:	d10e      	bne.n	800b35c <__mcmp+0x28>
 800b33e:	f100 0314 	add.w	r3, r0, #20
 800b342:	3114      	adds	r1, #20
 800b344:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b348:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b34c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b350:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b354:	42a5      	cmp	r5, r4
 800b356:	d003      	beq.n	800b360 <__mcmp+0x2c>
 800b358:	d305      	bcc.n	800b366 <__mcmp+0x32>
 800b35a:	2201      	movs	r2, #1
 800b35c:	4610      	mov	r0, r2
 800b35e:	bd30      	pop	{r4, r5, pc}
 800b360:	4283      	cmp	r3, r0
 800b362:	d3f3      	bcc.n	800b34c <__mcmp+0x18>
 800b364:	e7fa      	b.n	800b35c <__mcmp+0x28>
 800b366:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b36a:	e7f7      	b.n	800b35c <__mcmp+0x28>

0800b36c <__mdiff>:
 800b36c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b370:	460c      	mov	r4, r1
 800b372:	4606      	mov	r6, r0
 800b374:	4611      	mov	r1, r2
 800b376:	4620      	mov	r0, r4
 800b378:	4690      	mov	r8, r2
 800b37a:	f7ff ffdb 	bl	800b334 <__mcmp>
 800b37e:	1e05      	subs	r5, r0, #0
 800b380:	d110      	bne.n	800b3a4 <__mdiff+0x38>
 800b382:	4629      	mov	r1, r5
 800b384:	4630      	mov	r0, r6
 800b386:	f7ff fd53 	bl	800ae30 <_Balloc>
 800b38a:	b930      	cbnz	r0, 800b39a <__mdiff+0x2e>
 800b38c:	4b3a      	ldr	r3, [pc, #232]	; (800b478 <__mdiff+0x10c>)
 800b38e:	4602      	mov	r2, r0
 800b390:	f240 2132 	movw	r1, #562	; 0x232
 800b394:	4839      	ldr	r0, [pc, #228]	; (800b47c <__mdiff+0x110>)
 800b396:	f000 fa41 	bl	800b81c <__assert_func>
 800b39a:	2301      	movs	r3, #1
 800b39c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b3a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3a4:	bfa4      	itt	ge
 800b3a6:	4643      	movge	r3, r8
 800b3a8:	46a0      	movge	r8, r4
 800b3aa:	4630      	mov	r0, r6
 800b3ac:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b3b0:	bfa6      	itte	ge
 800b3b2:	461c      	movge	r4, r3
 800b3b4:	2500      	movge	r5, #0
 800b3b6:	2501      	movlt	r5, #1
 800b3b8:	f7ff fd3a 	bl	800ae30 <_Balloc>
 800b3bc:	b920      	cbnz	r0, 800b3c8 <__mdiff+0x5c>
 800b3be:	4b2e      	ldr	r3, [pc, #184]	; (800b478 <__mdiff+0x10c>)
 800b3c0:	4602      	mov	r2, r0
 800b3c2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b3c6:	e7e5      	b.n	800b394 <__mdiff+0x28>
 800b3c8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b3cc:	6926      	ldr	r6, [r4, #16]
 800b3ce:	60c5      	str	r5, [r0, #12]
 800b3d0:	f104 0914 	add.w	r9, r4, #20
 800b3d4:	f108 0514 	add.w	r5, r8, #20
 800b3d8:	f100 0e14 	add.w	lr, r0, #20
 800b3dc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b3e0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b3e4:	f108 0210 	add.w	r2, r8, #16
 800b3e8:	46f2      	mov	sl, lr
 800b3ea:	2100      	movs	r1, #0
 800b3ec:	f859 3b04 	ldr.w	r3, [r9], #4
 800b3f0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b3f4:	fa1f f883 	uxth.w	r8, r3
 800b3f8:	fa11 f18b 	uxtah	r1, r1, fp
 800b3fc:	0c1b      	lsrs	r3, r3, #16
 800b3fe:	eba1 0808 	sub.w	r8, r1, r8
 800b402:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b406:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b40a:	fa1f f888 	uxth.w	r8, r8
 800b40e:	1419      	asrs	r1, r3, #16
 800b410:	454e      	cmp	r6, r9
 800b412:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b416:	f84a 3b04 	str.w	r3, [sl], #4
 800b41a:	d8e7      	bhi.n	800b3ec <__mdiff+0x80>
 800b41c:	1b33      	subs	r3, r6, r4
 800b41e:	3b15      	subs	r3, #21
 800b420:	f023 0303 	bic.w	r3, r3, #3
 800b424:	3304      	adds	r3, #4
 800b426:	3415      	adds	r4, #21
 800b428:	42a6      	cmp	r6, r4
 800b42a:	bf38      	it	cc
 800b42c:	2304      	movcc	r3, #4
 800b42e:	441d      	add	r5, r3
 800b430:	4473      	add	r3, lr
 800b432:	469e      	mov	lr, r3
 800b434:	462e      	mov	r6, r5
 800b436:	4566      	cmp	r6, ip
 800b438:	d30e      	bcc.n	800b458 <__mdiff+0xec>
 800b43a:	f10c 0203 	add.w	r2, ip, #3
 800b43e:	1b52      	subs	r2, r2, r5
 800b440:	f022 0203 	bic.w	r2, r2, #3
 800b444:	3d03      	subs	r5, #3
 800b446:	45ac      	cmp	ip, r5
 800b448:	bf38      	it	cc
 800b44a:	2200      	movcc	r2, #0
 800b44c:	441a      	add	r2, r3
 800b44e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b452:	b17b      	cbz	r3, 800b474 <__mdiff+0x108>
 800b454:	6107      	str	r7, [r0, #16]
 800b456:	e7a3      	b.n	800b3a0 <__mdiff+0x34>
 800b458:	f856 8b04 	ldr.w	r8, [r6], #4
 800b45c:	fa11 f288 	uxtah	r2, r1, r8
 800b460:	1414      	asrs	r4, r2, #16
 800b462:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b466:	b292      	uxth	r2, r2
 800b468:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b46c:	f84e 2b04 	str.w	r2, [lr], #4
 800b470:	1421      	asrs	r1, r4, #16
 800b472:	e7e0      	b.n	800b436 <__mdiff+0xca>
 800b474:	3f01      	subs	r7, #1
 800b476:	e7ea      	b.n	800b44e <__mdiff+0xe2>
 800b478:	0800c89b 	.word	0x0800c89b
 800b47c:	0800c8ac 	.word	0x0800c8ac

0800b480 <__d2b>:
 800b480:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b484:	4689      	mov	r9, r1
 800b486:	2101      	movs	r1, #1
 800b488:	ec57 6b10 	vmov	r6, r7, d0
 800b48c:	4690      	mov	r8, r2
 800b48e:	f7ff fccf 	bl	800ae30 <_Balloc>
 800b492:	4604      	mov	r4, r0
 800b494:	b930      	cbnz	r0, 800b4a4 <__d2b+0x24>
 800b496:	4602      	mov	r2, r0
 800b498:	4b25      	ldr	r3, [pc, #148]	; (800b530 <__d2b+0xb0>)
 800b49a:	4826      	ldr	r0, [pc, #152]	; (800b534 <__d2b+0xb4>)
 800b49c:	f240 310a 	movw	r1, #778	; 0x30a
 800b4a0:	f000 f9bc 	bl	800b81c <__assert_func>
 800b4a4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b4a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b4ac:	bb35      	cbnz	r5, 800b4fc <__d2b+0x7c>
 800b4ae:	2e00      	cmp	r6, #0
 800b4b0:	9301      	str	r3, [sp, #4]
 800b4b2:	d028      	beq.n	800b506 <__d2b+0x86>
 800b4b4:	4668      	mov	r0, sp
 800b4b6:	9600      	str	r6, [sp, #0]
 800b4b8:	f7ff fd82 	bl	800afc0 <__lo0bits>
 800b4bc:	9900      	ldr	r1, [sp, #0]
 800b4be:	b300      	cbz	r0, 800b502 <__d2b+0x82>
 800b4c0:	9a01      	ldr	r2, [sp, #4]
 800b4c2:	f1c0 0320 	rsb	r3, r0, #32
 800b4c6:	fa02 f303 	lsl.w	r3, r2, r3
 800b4ca:	430b      	orrs	r3, r1
 800b4cc:	40c2      	lsrs	r2, r0
 800b4ce:	6163      	str	r3, [r4, #20]
 800b4d0:	9201      	str	r2, [sp, #4]
 800b4d2:	9b01      	ldr	r3, [sp, #4]
 800b4d4:	61a3      	str	r3, [r4, #24]
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	bf14      	ite	ne
 800b4da:	2202      	movne	r2, #2
 800b4dc:	2201      	moveq	r2, #1
 800b4de:	6122      	str	r2, [r4, #16]
 800b4e0:	b1d5      	cbz	r5, 800b518 <__d2b+0x98>
 800b4e2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b4e6:	4405      	add	r5, r0
 800b4e8:	f8c9 5000 	str.w	r5, [r9]
 800b4ec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b4f0:	f8c8 0000 	str.w	r0, [r8]
 800b4f4:	4620      	mov	r0, r4
 800b4f6:	b003      	add	sp, #12
 800b4f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b4fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b500:	e7d5      	b.n	800b4ae <__d2b+0x2e>
 800b502:	6161      	str	r1, [r4, #20]
 800b504:	e7e5      	b.n	800b4d2 <__d2b+0x52>
 800b506:	a801      	add	r0, sp, #4
 800b508:	f7ff fd5a 	bl	800afc0 <__lo0bits>
 800b50c:	9b01      	ldr	r3, [sp, #4]
 800b50e:	6163      	str	r3, [r4, #20]
 800b510:	2201      	movs	r2, #1
 800b512:	6122      	str	r2, [r4, #16]
 800b514:	3020      	adds	r0, #32
 800b516:	e7e3      	b.n	800b4e0 <__d2b+0x60>
 800b518:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b51c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b520:	f8c9 0000 	str.w	r0, [r9]
 800b524:	6918      	ldr	r0, [r3, #16]
 800b526:	f7ff fd2b 	bl	800af80 <__hi0bits>
 800b52a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b52e:	e7df      	b.n	800b4f0 <__d2b+0x70>
 800b530:	0800c89b 	.word	0x0800c89b
 800b534:	0800c8ac 	.word	0x0800c8ac

0800b538 <_calloc_r>:
 800b538:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b53a:	fba1 2402 	umull	r2, r4, r1, r2
 800b53e:	b94c      	cbnz	r4, 800b554 <_calloc_r+0x1c>
 800b540:	4611      	mov	r1, r2
 800b542:	9201      	str	r2, [sp, #4]
 800b544:	f7fe f8ba 	bl	80096bc <_malloc_r>
 800b548:	9a01      	ldr	r2, [sp, #4]
 800b54a:	4605      	mov	r5, r0
 800b54c:	b930      	cbnz	r0, 800b55c <_calloc_r+0x24>
 800b54e:	4628      	mov	r0, r5
 800b550:	b003      	add	sp, #12
 800b552:	bd30      	pop	{r4, r5, pc}
 800b554:	220c      	movs	r2, #12
 800b556:	6002      	str	r2, [r0, #0]
 800b558:	2500      	movs	r5, #0
 800b55a:	e7f8      	b.n	800b54e <_calloc_r+0x16>
 800b55c:	4621      	mov	r1, r4
 800b55e:	f7fe f839 	bl	80095d4 <memset>
 800b562:	e7f4      	b.n	800b54e <_calloc_r+0x16>

0800b564 <__ssputs_r>:
 800b564:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b568:	688e      	ldr	r6, [r1, #8]
 800b56a:	429e      	cmp	r6, r3
 800b56c:	4682      	mov	sl, r0
 800b56e:	460c      	mov	r4, r1
 800b570:	4690      	mov	r8, r2
 800b572:	461f      	mov	r7, r3
 800b574:	d838      	bhi.n	800b5e8 <__ssputs_r+0x84>
 800b576:	898a      	ldrh	r2, [r1, #12]
 800b578:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b57c:	d032      	beq.n	800b5e4 <__ssputs_r+0x80>
 800b57e:	6825      	ldr	r5, [r4, #0]
 800b580:	6909      	ldr	r1, [r1, #16]
 800b582:	eba5 0901 	sub.w	r9, r5, r1
 800b586:	6965      	ldr	r5, [r4, #20]
 800b588:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b58c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b590:	3301      	adds	r3, #1
 800b592:	444b      	add	r3, r9
 800b594:	106d      	asrs	r5, r5, #1
 800b596:	429d      	cmp	r5, r3
 800b598:	bf38      	it	cc
 800b59a:	461d      	movcc	r5, r3
 800b59c:	0553      	lsls	r3, r2, #21
 800b59e:	d531      	bpl.n	800b604 <__ssputs_r+0xa0>
 800b5a0:	4629      	mov	r1, r5
 800b5a2:	f7fe f88b 	bl	80096bc <_malloc_r>
 800b5a6:	4606      	mov	r6, r0
 800b5a8:	b950      	cbnz	r0, 800b5c0 <__ssputs_r+0x5c>
 800b5aa:	230c      	movs	r3, #12
 800b5ac:	f8ca 3000 	str.w	r3, [sl]
 800b5b0:	89a3      	ldrh	r3, [r4, #12]
 800b5b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b5b6:	81a3      	strh	r3, [r4, #12]
 800b5b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b5bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5c0:	6921      	ldr	r1, [r4, #16]
 800b5c2:	464a      	mov	r2, r9
 800b5c4:	f7ff fc1a 	bl	800adfc <memcpy>
 800b5c8:	89a3      	ldrh	r3, [r4, #12]
 800b5ca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b5ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b5d2:	81a3      	strh	r3, [r4, #12]
 800b5d4:	6126      	str	r6, [r4, #16]
 800b5d6:	6165      	str	r5, [r4, #20]
 800b5d8:	444e      	add	r6, r9
 800b5da:	eba5 0509 	sub.w	r5, r5, r9
 800b5de:	6026      	str	r6, [r4, #0]
 800b5e0:	60a5      	str	r5, [r4, #8]
 800b5e2:	463e      	mov	r6, r7
 800b5e4:	42be      	cmp	r6, r7
 800b5e6:	d900      	bls.n	800b5ea <__ssputs_r+0x86>
 800b5e8:	463e      	mov	r6, r7
 800b5ea:	6820      	ldr	r0, [r4, #0]
 800b5ec:	4632      	mov	r2, r6
 800b5ee:	4641      	mov	r1, r8
 800b5f0:	f000 f959 	bl	800b8a6 <memmove>
 800b5f4:	68a3      	ldr	r3, [r4, #8]
 800b5f6:	1b9b      	subs	r3, r3, r6
 800b5f8:	60a3      	str	r3, [r4, #8]
 800b5fa:	6823      	ldr	r3, [r4, #0]
 800b5fc:	4433      	add	r3, r6
 800b5fe:	6023      	str	r3, [r4, #0]
 800b600:	2000      	movs	r0, #0
 800b602:	e7db      	b.n	800b5bc <__ssputs_r+0x58>
 800b604:	462a      	mov	r2, r5
 800b606:	f000 f968 	bl	800b8da <_realloc_r>
 800b60a:	4606      	mov	r6, r0
 800b60c:	2800      	cmp	r0, #0
 800b60e:	d1e1      	bne.n	800b5d4 <__ssputs_r+0x70>
 800b610:	6921      	ldr	r1, [r4, #16]
 800b612:	4650      	mov	r0, sl
 800b614:	f7fd ffe6 	bl	80095e4 <_free_r>
 800b618:	e7c7      	b.n	800b5aa <__ssputs_r+0x46>
	...

0800b61c <_svfiprintf_r>:
 800b61c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b620:	4698      	mov	r8, r3
 800b622:	898b      	ldrh	r3, [r1, #12]
 800b624:	061b      	lsls	r3, r3, #24
 800b626:	b09d      	sub	sp, #116	; 0x74
 800b628:	4607      	mov	r7, r0
 800b62a:	460d      	mov	r5, r1
 800b62c:	4614      	mov	r4, r2
 800b62e:	d50e      	bpl.n	800b64e <_svfiprintf_r+0x32>
 800b630:	690b      	ldr	r3, [r1, #16]
 800b632:	b963      	cbnz	r3, 800b64e <_svfiprintf_r+0x32>
 800b634:	2140      	movs	r1, #64	; 0x40
 800b636:	f7fe f841 	bl	80096bc <_malloc_r>
 800b63a:	6028      	str	r0, [r5, #0]
 800b63c:	6128      	str	r0, [r5, #16]
 800b63e:	b920      	cbnz	r0, 800b64a <_svfiprintf_r+0x2e>
 800b640:	230c      	movs	r3, #12
 800b642:	603b      	str	r3, [r7, #0]
 800b644:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b648:	e0d1      	b.n	800b7ee <_svfiprintf_r+0x1d2>
 800b64a:	2340      	movs	r3, #64	; 0x40
 800b64c:	616b      	str	r3, [r5, #20]
 800b64e:	2300      	movs	r3, #0
 800b650:	9309      	str	r3, [sp, #36]	; 0x24
 800b652:	2320      	movs	r3, #32
 800b654:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b658:	f8cd 800c 	str.w	r8, [sp, #12]
 800b65c:	2330      	movs	r3, #48	; 0x30
 800b65e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b808 <_svfiprintf_r+0x1ec>
 800b662:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b666:	f04f 0901 	mov.w	r9, #1
 800b66a:	4623      	mov	r3, r4
 800b66c:	469a      	mov	sl, r3
 800b66e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b672:	b10a      	cbz	r2, 800b678 <_svfiprintf_r+0x5c>
 800b674:	2a25      	cmp	r2, #37	; 0x25
 800b676:	d1f9      	bne.n	800b66c <_svfiprintf_r+0x50>
 800b678:	ebba 0b04 	subs.w	fp, sl, r4
 800b67c:	d00b      	beq.n	800b696 <_svfiprintf_r+0x7a>
 800b67e:	465b      	mov	r3, fp
 800b680:	4622      	mov	r2, r4
 800b682:	4629      	mov	r1, r5
 800b684:	4638      	mov	r0, r7
 800b686:	f7ff ff6d 	bl	800b564 <__ssputs_r>
 800b68a:	3001      	adds	r0, #1
 800b68c:	f000 80aa 	beq.w	800b7e4 <_svfiprintf_r+0x1c8>
 800b690:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b692:	445a      	add	r2, fp
 800b694:	9209      	str	r2, [sp, #36]	; 0x24
 800b696:	f89a 3000 	ldrb.w	r3, [sl]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	f000 80a2 	beq.w	800b7e4 <_svfiprintf_r+0x1c8>
 800b6a0:	2300      	movs	r3, #0
 800b6a2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b6a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b6aa:	f10a 0a01 	add.w	sl, sl, #1
 800b6ae:	9304      	str	r3, [sp, #16]
 800b6b0:	9307      	str	r3, [sp, #28]
 800b6b2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b6b6:	931a      	str	r3, [sp, #104]	; 0x68
 800b6b8:	4654      	mov	r4, sl
 800b6ba:	2205      	movs	r2, #5
 800b6bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6c0:	4851      	ldr	r0, [pc, #324]	; (800b808 <_svfiprintf_r+0x1ec>)
 800b6c2:	f7f4 fdad 	bl	8000220 <memchr>
 800b6c6:	9a04      	ldr	r2, [sp, #16]
 800b6c8:	b9d8      	cbnz	r0, 800b702 <_svfiprintf_r+0xe6>
 800b6ca:	06d0      	lsls	r0, r2, #27
 800b6cc:	bf44      	itt	mi
 800b6ce:	2320      	movmi	r3, #32
 800b6d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b6d4:	0711      	lsls	r1, r2, #28
 800b6d6:	bf44      	itt	mi
 800b6d8:	232b      	movmi	r3, #43	; 0x2b
 800b6da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b6de:	f89a 3000 	ldrb.w	r3, [sl]
 800b6e2:	2b2a      	cmp	r3, #42	; 0x2a
 800b6e4:	d015      	beq.n	800b712 <_svfiprintf_r+0xf6>
 800b6e6:	9a07      	ldr	r2, [sp, #28]
 800b6e8:	4654      	mov	r4, sl
 800b6ea:	2000      	movs	r0, #0
 800b6ec:	f04f 0c0a 	mov.w	ip, #10
 800b6f0:	4621      	mov	r1, r4
 800b6f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b6f6:	3b30      	subs	r3, #48	; 0x30
 800b6f8:	2b09      	cmp	r3, #9
 800b6fa:	d94e      	bls.n	800b79a <_svfiprintf_r+0x17e>
 800b6fc:	b1b0      	cbz	r0, 800b72c <_svfiprintf_r+0x110>
 800b6fe:	9207      	str	r2, [sp, #28]
 800b700:	e014      	b.n	800b72c <_svfiprintf_r+0x110>
 800b702:	eba0 0308 	sub.w	r3, r0, r8
 800b706:	fa09 f303 	lsl.w	r3, r9, r3
 800b70a:	4313      	orrs	r3, r2
 800b70c:	9304      	str	r3, [sp, #16]
 800b70e:	46a2      	mov	sl, r4
 800b710:	e7d2      	b.n	800b6b8 <_svfiprintf_r+0x9c>
 800b712:	9b03      	ldr	r3, [sp, #12]
 800b714:	1d19      	adds	r1, r3, #4
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	9103      	str	r1, [sp, #12]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	bfbb      	ittet	lt
 800b71e:	425b      	neglt	r3, r3
 800b720:	f042 0202 	orrlt.w	r2, r2, #2
 800b724:	9307      	strge	r3, [sp, #28]
 800b726:	9307      	strlt	r3, [sp, #28]
 800b728:	bfb8      	it	lt
 800b72a:	9204      	strlt	r2, [sp, #16]
 800b72c:	7823      	ldrb	r3, [r4, #0]
 800b72e:	2b2e      	cmp	r3, #46	; 0x2e
 800b730:	d10c      	bne.n	800b74c <_svfiprintf_r+0x130>
 800b732:	7863      	ldrb	r3, [r4, #1]
 800b734:	2b2a      	cmp	r3, #42	; 0x2a
 800b736:	d135      	bne.n	800b7a4 <_svfiprintf_r+0x188>
 800b738:	9b03      	ldr	r3, [sp, #12]
 800b73a:	1d1a      	adds	r2, r3, #4
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	9203      	str	r2, [sp, #12]
 800b740:	2b00      	cmp	r3, #0
 800b742:	bfb8      	it	lt
 800b744:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b748:	3402      	adds	r4, #2
 800b74a:	9305      	str	r3, [sp, #20]
 800b74c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b818 <_svfiprintf_r+0x1fc>
 800b750:	7821      	ldrb	r1, [r4, #0]
 800b752:	2203      	movs	r2, #3
 800b754:	4650      	mov	r0, sl
 800b756:	f7f4 fd63 	bl	8000220 <memchr>
 800b75a:	b140      	cbz	r0, 800b76e <_svfiprintf_r+0x152>
 800b75c:	2340      	movs	r3, #64	; 0x40
 800b75e:	eba0 000a 	sub.w	r0, r0, sl
 800b762:	fa03 f000 	lsl.w	r0, r3, r0
 800b766:	9b04      	ldr	r3, [sp, #16]
 800b768:	4303      	orrs	r3, r0
 800b76a:	3401      	adds	r4, #1
 800b76c:	9304      	str	r3, [sp, #16]
 800b76e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b772:	4826      	ldr	r0, [pc, #152]	; (800b80c <_svfiprintf_r+0x1f0>)
 800b774:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b778:	2206      	movs	r2, #6
 800b77a:	f7f4 fd51 	bl	8000220 <memchr>
 800b77e:	2800      	cmp	r0, #0
 800b780:	d038      	beq.n	800b7f4 <_svfiprintf_r+0x1d8>
 800b782:	4b23      	ldr	r3, [pc, #140]	; (800b810 <_svfiprintf_r+0x1f4>)
 800b784:	bb1b      	cbnz	r3, 800b7ce <_svfiprintf_r+0x1b2>
 800b786:	9b03      	ldr	r3, [sp, #12]
 800b788:	3307      	adds	r3, #7
 800b78a:	f023 0307 	bic.w	r3, r3, #7
 800b78e:	3308      	adds	r3, #8
 800b790:	9303      	str	r3, [sp, #12]
 800b792:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b794:	4433      	add	r3, r6
 800b796:	9309      	str	r3, [sp, #36]	; 0x24
 800b798:	e767      	b.n	800b66a <_svfiprintf_r+0x4e>
 800b79a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b79e:	460c      	mov	r4, r1
 800b7a0:	2001      	movs	r0, #1
 800b7a2:	e7a5      	b.n	800b6f0 <_svfiprintf_r+0xd4>
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	3401      	adds	r4, #1
 800b7a8:	9305      	str	r3, [sp, #20]
 800b7aa:	4619      	mov	r1, r3
 800b7ac:	f04f 0c0a 	mov.w	ip, #10
 800b7b0:	4620      	mov	r0, r4
 800b7b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b7b6:	3a30      	subs	r2, #48	; 0x30
 800b7b8:	2a09      	cmp	r2, #9
 800b7ba:	d903      	bls.n	800b7c4 <_svfiprintf_r+0x1a8>
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d0c5      	beq.n	800b74c <_svfiprintf_r+0x130>
 800b7c0:	9105      	str	r1, [sp, #20]
 800b7c2:	e7c3      	b.n	800b74c <_svfiprintf_r+0x130>
 800b7c4:	fb0c 2101 	mla	r1, ip, r1, r2
 800b7c8:	4604      	mov	r4, r0
 800b7ca:	2301      	movs	r3, #1
 800b7cc:	e7f0      	b.n	800b7b0 <_svfiprintf_r+0x194>
 800b7ce:	ab03      	add	r3, sp, #12
 800b7d0:	9300      	str	r3, [sp, #0]
 800b7d2:	462a      	mov	r2, r5
 800b7d4:	4b0f      	ldr	r3, [pc, #60]	; (800b814 <_svfiprintf_r+0x1f8>)
 800b7d6:	a904      	add	r1, sp, #16
 800b7d8:	4638      	mov	r0, r7
 800b7da:	f7fe f883 	bl	80098e4 <_printf_float>
 800b7de:	1c42      	adds	r2, r0, #1
 800b7e0:	4606      	mov	r6, r0
 800b7e2:	d1d6      	bne.n	800b792 <_svfiprintf_r+0x176>
 800b7e4:	89ab      	ldrh	r3, [r5, #12]
 800b7e6:	065b      	lsls	r3, r3, #25
 800b7e8:	f53f af2c 	bmi.w	800b644 <_svfiprintf_r+0x28>
 800b7ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b7ee:	b01d      	add	sp, #116	; 0x74
 800b7f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7f4:	ab03      	add	r3, sp, #12
 800b7f6:	9300      	str	r3, [sp, #0]
 800b7f8:	462a      	mov	r2, r5
 800b7fa:	4b06      	ldr	r3, [pc, #24]	; (800b814 <_svfiprintf_r+0x1f8>)
 800b7fc:	a904      	add	r1, sp, #16
 800b7fe:	4638      	mov	r0, r7
 800b800:	f7fe fb14 	bl	8009e2c <_printf_i>
 800b804:	e7eb      	b.n	800b7de <_svfiprintf_r+0x1c2>
 800b806:	bf00      	nop
 800b808:	0800ca04 	.word	0x0800ca04
 800b80c:	0800ca0e 	.word	0x0800ca0e
 800b810:	080098e5 	.word	0x080098e5
 800b814:	0800b565 	.word	0x0800b565
 800b818:	0800ca0a 	.word	0x0800ca0a

0800b81c <__assert_func>:
 800b81c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b81e:	4614      	mov	r4, r2
 800b820:	461a      	mov	r2, r3
 800b822:	4b09      	ldr	r3, [pc, #36]	; (800b848 <__assert_func+0x2c>)
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	4605      	mov	r5, r0
 800b828:	68d8      	ldr	r0, [r3, #12]
 800b82a:	b14c      	cbz	r4, 800b840 <__assert_func+0x24>
 800b82c:	4b07      	ldr	r3, [pc, #28]	; (800b84c <__assert_func+0x30>)
 800b82e:	9100      	str	r1, [sp, #0]
 800b830:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b834:	4906      	ldr	r1, [pc, #24]	; (800b850 <__assert_func+0x34>)
 800b836:	462b      	mov	r3, r5
 800b838:	f000 f80e 	bl	800b858 <fiprintf>
 800b83c:	f000 faa4 	bl	800bd88 <abort>
 800b840:	4b04      	ldr	r3, [pc, #16]	; (800b854 <__assert_func+0x38>)
 800b842:	461c      	mov	r4, r3
 800b844:	e7f3      	b.n	800b82e <__assert_func+0x12>
 800b846:	bf00      	nop
 800b848:	200023fc 	.word	0x200023fc
 800b84c:	0800ca15 	.word	0x0800ca15
 800b850:	0800ca22 	.word	0x0800ca22
 800b854:	0800ca50 	.word	0x0800ca50

0800b858 <fiprintf>:
 800b858:	b40e      	push	{r1, r2, r3}
 800b85a:	b503      	push	{r0, r1, lr}
 800b85c:	4601      	mov	r1, r0
 800b85e:	ab03      	add	r3, sp, #12
 800b860:	4805      	ldr	r0, [pc, #20]	; (800b878 <fiprintf+0x20>)
 800b862:	f853 2b04 	ldr.w	r2, [r3], #4
 800b866:	6800      	ldr	r0, [r0, #0]
 800b868:	9301      	str	r3, [sp, #4]
 800b86a:	f000 f88f 	bl	800b98c <_vfiprintf_r>
 800b86e:	b002      	add	sp, #8
 800b870:	f85d eb04 	ldr.w	lr, [sp], #4
 800b874:	b003      	add	sp, #12
 800b876:	4770      	bx	lr
 800b878:	200023fc 	.word	0x200023fc

0800b87c <__retarget_lock_init_recursive>:
 800b87c:	4770      	bx	lr

0800b87e <__retarget_lock_acquire_recursive>:
 800b87e:	4770      	bx	lr

0800b880 <__retarget_lock_release_recursive>:
 800b880:	4770      	bx	lr

0800b882 <__ascii_mbtowc>:
 800b882:	b082      	sub	sp, #8
 800b884:	b901      	cbnz	r1, 800b888 <__ascii_mbtowc+0x6>
 800b886:	a901      	add	r1, sp, #4
 800b888:	b142      	cbz	r2, 800b89c <__ascii_mbtowc+0x1a>
 800b88a:	b14b      	cbz	r3, 800b8a0 <__ascii_mbtowc+0x1e>
 800b88c:	7813      	ldrb	r3, [r2, #0]
 800b88e:	600b      	str	r3, [r1, #0]
 800b890:	7812      	ldrb	r2, [r2, #0]
 800b892:	1e10      	subs	r0, r2, #0
 800b894:	bf18      	it	ne
 800b896:	2001      	movne	r0, #1
 800b898:	b002      	add	sp, #8
 800b89a:	4770      	bx	lr
 800b89c:	4610      	mov	r0, r2
 800b89e:	e7fb      	b.n	800b898 <__ascii_mbtowc+0x16>
 800b8a0:	f06f 0001 	mvn.w	r0, #1
 800b8a4:	e7f8      	b.n	800b898 <__ascii_mbtowc+0x16>

0800b8a6 <memmove>:
 800b8a6:	4288      	cmp	r0, r1
 800b8a8:	b510      	push	{r4, lr}
 800b8aa:	eb01 0402 	add.w	r4, r1, r2
 800b8ae:	d902      	bls.n	800b8b6 <memmove+0x10>
 800b8b0:	4284      	cmp	r4, r0
 800b8b2:	4623      	mov	r3, r4
 800b8b4:	d807      	bhi.n	800b8c6 <memmove+0x20>
 800b8b6:	1e43      	subs	r3, r0, #1
 800b8b8:	42a1      	cmp	r1, r4
 800b8ba:	d008      	beq.n	800b8ce <memmove+0x28>
 800b8bc:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b8c0:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b8c4:	e7f8      	b.n	800b8b8 <memmove+0x12>
 800b8c6:	4402      	add	r2, r0
 800b8c8:	4601      	mov	r1, r0
 800b8ca:	428a      	cmp	r2, r1
 800b8cc:	d100      	bne.n	800b8d0 <memmove+0x2a>
 800b8ce:	bd10      	pop	{r4, pc}
 800b8d0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b8d4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b8d8:	e7f7      	b.n	800b8ca <memmove+0x24>

0800b8da <_realloc_r>:
 800b8da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8de:	4680      	mov	r8, r0
 800b8e0:	4614      	mov	r4, r2
 800b8e2:	460e      	mov	r6, r1
 800b8e4:	b921      	cbnz	r1, 800b8f0 <_realloc_r+0x16>
 800b8e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b8ea:	4611      	mov	r1, r2
 800b8ec:	f7fd bee6 	b.w	80096bc <_malloc_r>
 800b8f0:	b92a      	cbnz	r2, 800b8fe <_realloc_r+0x24>
 800b8f2:	f7fd fe77 	bl	80095e4 <_free_r>
 800b8f6:	4625      	mov	r5, r4
 800b8f8:	4628      	mov	r0, r5
 800b8fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8fe:	f000 fc67 	bl	800c1d0 <_malloc_usable_size_r>
 800b902:	4284      	cmp	r4, r0
 800b904:	4607      	mov	r7, r0
 800b906:	d802      	bhi.n	800b90e <_realloc_r+0x34>
 800b908:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b90c:	d812      	bhi.n	800b934 <_realloc_r+0x5a>
 800b90e:	4621      	mov	r1, r4
 800b910:	4640      	mov	r0, r8
 800b912:	f7fd fed3 	bl	80096bc <_malloc_r>
 800b916:	4605      	mov	r5, r0
 800b918:	2800      	cmp	r0, #0
 800b91a:	d0ed      	beq.n	800b8f8 <_realloc_r+0x1e>
 800b91c:	42bc      	cmp	r4, r7
 800b91e:	4622      	mov	r2, r4
 800b920:	4631      	mov	r1, r6
 800b922:	bf28      	it	cs
 800b924:	463a      	movcs	r2, r7
 800b926:	f7ff fa69 	bl	800adfc <memcpy>
 800b92a:	4631      	mov	r1, r6
 800b92c:	4640      	mov	r0, r8
 800b92e:	f7fd fe59 	bl	80095e4 <_free_r>
 800b932:	e7e1      	b.n	800b8f8 <_realloc_r+0x1e>
 800b934:	4635      	mov	r5, r6
 800b936:	e7df      	b.n	800b8f8 <_realloc_r+0x1e>

0800b938 <__sfputc_r>:
 800b938:	6893      	ldr	r3, [r2, #8]
 800b93a:	3b01      	subs	r3, #1
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	b410      	push	{r4}
 800b940:	6093      	str	r3, [r2, #8]
 800b942:	da08      	bge.n	800b956 <__sfputc_r+0x1e>
 800b944:	6994      	ldr	r4, [r2, #24]
 800b946:	42a3      	cmp	r3, r4
 800b948:	db01      	blt.n	800b94e <__sfputc_r+0x16>
 800b94a:	290a      	cmp	r1, #10
 800b94c:	d103      	bne.n	800b956 <__sfputc_r+0x1e>
 800b94e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b952:	f000 b94b 	b.w	800bbec <__swbuf_r>
 800b956:	6813      	ldr	r3, [r2, #0]
 800b958:	1c58      	adds	r0, r3, #1
 800b95a:	6010      	str	r0, [r2, #0]
 800b95c:	7019      	strb	r1, [r3, #0]
 800b95e:	4608      	mov	r0, r1
 800b960:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b964:	4770      	bx	lr

0800b966 <__sfputs_r>:
 800b966:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b968:	4606      	mov	r6, r0
 800b96a:	460f      	mov	r7, r1
 800b96c:	4614      	mov	r4, r2
 800b96e:	18d5      	adds	r5, r2, r3
 800b970:	42ac      	cmp	r4, r5
 800b972:	d101      	bne.n	800b978 <__sfputs_r+0x12>
 800b974:	2000      	movs	r0, #0
 800b976:	e007      	b.n	800b988 <__sfputs_r+0x22>
 800b978:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b97c:	463a      	mov	r2, r7
 800b97e:	4630      	mov	r0, r6
 800b980:	f7ff ffda 	bl	800b938 <__sfputc_r>
 800b984:	1c43      	adds	r3, r0, #1
 800b986:	d1f3      	bne.n	800b970 <__sfputs_r+0xa>
 800b988:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b98c <_vfiprintf_r>:
 800b98c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b990:	460d      	mov	r5, r1
 800b992:	b09d      	sub	sp, #116	; 0x74
 800b994:	4614      	mov	r4, r2
 800b996:	4698      	mov	r8, r3
 800b998:	4606      	mov	r6, r0
 800b99a:	b118      	cbz	r0, 800b9a4 <_vfiprintf_r+0x18>
 800b99c:	6983      	ldr	r3, [r0, #24]
 800b99e:	b90b      	cbnz	r3, 800b9a4 <_vfiprintf_r+0x18>
 800b9a0:	f000 fb14 	bl	800bfcc <__sinit>
 800b9a4:	4b89      	ldr	r3, [pc, #548]	; (800bbcc <_vfiprintf_r+0x240>)
 800b9a6:	429d      	cmp	r5, r3
 800b9a8:	d11b      	bne.n	800b9e2 <_vfiprintf_r+0x56>
 800b9aa:	6875      	ldr	r5, [r6, #4]
 800b9ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b9ae:	07d9      	lsls	r1, r3, #31
 800b9b0:	d405      	bmi.n	800b9be <_vfiprintf_r+0x32>
 800b9b2:	89ab      	ldrh	r3, [r5, #12]
 800b9b4:	059a      	lsls	r2, r3, #22
 800b9b6:	d402      	bmi.n	800b9be <_vfiprintf_r+0x32>
 800b9b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b9ba:	f7ff ff60 	bl	800b87e <__retarget_lock_acquire_recursive>
 800b9be:	89ab      	ldrh	r3, [r5, #12]
 800b9c0:	071b      	lsls	r3, r3, #28
 800b9c2:	d501      	bpl.n	800b9c8 <_vfiprintf_r+0x3c>
 800b9c4:	692b      	ldr	r3, [r5, #16]
 800b9c6:	b9eb      	cbnz	r3, 800ba04 <_vfiprintf_r+0x78>
 800b9c8:	4629      	mov	r1, r5
 800b9ca:	4630      	mov	r0, r6
 800b9cc:	f000 f96e 	bl	800bcac <__swsetup_r>
 800b9d0:	b1c0      	cbz	r0, 800ba04 <_vfiprintf_r+0x78>
 800b9d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b9d4:	07dc      	lsls	r4, r3, #31
 800b9d6:	d50e      	bpl.n	800b9f6 <_vfiprintf_r+0x6a>
 800b9d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b9dc:	b01d      	add	sp, #116	; 0x74
 800b9de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9e2:	4b7b      	ldr	r3, [pc, #492]	; (800bbd0 <_vfiprintf_r+0x244>)
 800b9e4:	429d      	cmp	r5, r3
 800b9e6:	d101      	bne.n	800b9ec <_vfiprintf_r+0x60>
 800b9e8:	68b5      	ldr	r5, [r6, #8]
 800b9ea:	e7df      	b.n	800b9ac <_vfiprintf_r+0x20>
 800b9ec:	4b79      	ldr	r3, [pc, #484]	; (800bbd4 <_vfiprintf_r+0x248>)
 800b9ee:	429d      	cmp	r5, r3
 800b9f0:	bf08      	it	eq
 800b9f2:	68f5      	ldreq	r5, [r6, #12]
 800b9f4:	e7da      	b.n	800b9ac <_vfiprintf_r+0x20>
 800b9f6:	89ab      	ldrh	r3, [r5, #12]
 800b9f8:	0598      	lsls	r0, r3, #22
 800b9fa:	d4ed      	bmi.n	800b9d8 <_vfiprintf_r+0x4c>
 800b9fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b9fe:	f7ff ff3f 	bl	800b880 <__retarget_lock_release_recursive>
 800ba02:	e7e9      	b.n	800b9d8 <_vfiprintf_r+0x4c>
 800ba04:	2300      	movs	r3, #0
 800ba06:	9309      	str	r3, [sp, #36]	; 0x24
 800ba08:	2320      	movs	r3, #32
 800ba0a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ba0e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ba12:	2330      	movs	r3, #48	; 0x30
 800ba14:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bbd8 <_vfiprintf_r+0x24c>
 800ba18:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ba1c:	f04f 0901 	mov.w	r9, #1
 800ba20:	4623      	mov	r3, r4
 800ba22:	469a      	mov	sl, r3
 800ba24:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba28:	b10a      	cbz	r2, 800ba2e <_vfiprintf_r+0xa2>
 800ba2a:	2a25      	cmp	r2, #37	; 0x25
 800ba2c:	d1f9      	bne.n	800ba22 <_vfiprintf_r+0x96>
 800ba2e:	ebba 0b04 	subs.w	fp, sl, r4
 800ba32:	d00b      	beq.n	800ba4c <_vfiprintf_r+0xc0>
 800ba34:	465b      	mov	r3, fp
 800ba36:	4622      	mov	r2, r4
 800ba38:	4629      	mov	r1, r5
 800ba3a:	4630      	mov	r0, r6
 800ba3c:	f7ff ff93 	bl	800b966 <__sfputs_r>
 800ba40:	3001      	adds	r0, #1
 800ba42:	f000 80aa 	beq.w	800bb9a <_vfiprintf_r+0x20e>
 800ba46:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ba48:	445a      	add	r2, fp
 800ba4a:	9209      	str	r2, [sp, #36]	; 0x24
 800ba4c:	f89a 3000 	ldrb.w	r3, [sl]
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	f000 80a2 	beq.w	800bb9a <_vfiprintf_r+0x20e>
 800ba56:	2300      	movs	r3, #0
 800ba58:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ba5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ba60:	f10a 0a01 	add.w	sl, sl, #1
 800ba64:	9304      	str	r3, [sp, #16]
 800ba66:	9307      	str	r3, [sp, #28]
 800ba68:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ba6c:	931a      	str	r3, [sp, #104]	; 0x68
 800ba6e:	4654      	mov	r4, sl
 800ba70:	2205      	movs	r2, #5
 800ba72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba76:	4858      	ldr	r0, [pc, #352]	; (800bbd8 <_vfiprintf_r+0x24c>)
 800ba78:	f7f4 fbd2 	bl	8000220 <memchr>
 800ba7c:	9a04      	ldr	r2, [sp, #16]
 800ba7e:	b9d8      	cbnz	r0, 800bab8 <_vfiprintf_r+0x12c>
 800ba80:	06d1      	lsls	r1, r2, #27
 800ba82:	bf44      	itt	mi
 800ba84:	2320      	movmi	r3, #32
 800ba86:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ba8a:	0713      	lsls	r3, r2, #28
 800ba8c:	bf44      	itt	mi
 800ba8e:	232b      	movmi	r3, #43	; 0x2b
 800ba90:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ba94:	f89a 3000 	ldrb.w	r3, [sl]
 800ba98:	2b2a      	cmp	r3, #42	; 0x2a
 800ba9a:	d015      	beq.n	800bac8 <_vfiprintf_r+0x13c>
 800ba9c:	9a07      	ldr	r2, [sp, #28]
 800ba9e:	4654      	mov	r4, sl
 800baa0:	2000      	movs	r0, #0
 800baa2:	f04f 0c0a 	mov.w	ip, #10
 800baa6:	4621      	mov	r1, r4
 800baa8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800baac:	3b30      	subs	r3, #48	; 0x30
 800baae:	2b09      	cmp	r3, #9
 800bab0:	d94e      	bls.n	800bb50 <_vfiprintf_r+0x1c4>
 800bab2:	b1b0      	cbz	r0, 800bae2 <_vfiprintf_r+0x156>
 800bab4:	9207      	str	r2, [sp, #28]
 800bab6:	e014      	b.n	800bae2 <_vfiprintf_r+0x156>
 800bab8:	eba0 0308 	sub.w	r3, r0, r8
 800babc:	fa09 f303 	lsl.w	r3, r9, r3
 800bac0:	4313      	orrs	r3, r2
 800bac2:	9304      	str	r3, [sp, #16]
 800bac4:	46a2      	mov	sl, r4
 800bac6:	e7d2      	b.n	800ba6e <_vfiprintf_r+0xe2>
 800bac8:	9b03      	ldr	r3, [sp, #12]
 800baca:	1d19      	adds	r1, r3, #4
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	9103      	str	r1, [sp, #12]
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	bfbb      	ittet	lt
 800bad4:	425b      	neglt	r3, r3
 800bad6:	f042 0202 	orrlt.w	r2, r2, #2
 800bada:	9307      	strge	r3, [sp, #28]
 800badc:	9307      	strlt	r3, [sp, #28]
 800bade:	bfb8      	it	lt
 800bae0:	9204      	strlt	r2, [sp, #16]
 800bae2:	7823      	ldrb	r3, [r4, #0]
 800bae4:	2b2e      	cmp	r3, #46	; 0x2e
 800bae6:	d10c      	bne.n	800bb02 <_vfiprintf_r+0x176>
 800bae8:	7863      	ldrb	r3, [r4, #1]
 800baea:	2b2a      	cmp	r3, #42	; 0x2a
 800baec:	d135      	bne.n	800bb5a <_vfiprintf_r+0x1ce>
 800baee:	9b03      	ldr	r3, [sp, #12]
 800baf0:	1d1a      	adds	r2, r3, #4
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	9203      	str	r2, [sp, #12]
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	bfb8      	it	lt
 800bafa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800bafe:	3402      	adds	r4, #2
 800bb00:	9305      	str	r3, [sp, #20]
 800bb02:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bbe8 <_vfiprintf_r+0x25c>
 800bb06:	7821      	ldrb	r1, [r4, #0]
 800bb08:	2203      	movs	r2, #3
 800bb0a:	4650      	mov	r0, sl
 800bb0c:	f7f4 fb88 	bl	8000220 <memchr>
 800bb10:	b140      	cbz	r0, 800bb24 <_vfiprintf_r+0x198>
 800bb12:	2340      	movs	r3, #64	; 0x40
 800bb14:	eba0 000a 	sub.w	r0, r0, sl
 800bb18:	fa03 f000 	lsl.w	r0, r3, r0
 800bb1c:	9b04      	ldr	r3, [sp, #16]
 800bb1e:	4303      	orrs	r3, r0
 800bb20:	3401      	adds	r4, #1
 800bb22:	9304      	str	r3, [sp, #16]
 800bb24:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb28:	482c      	ldr	r0, [pc, #176]	; (800bbdc <_vfiprintf_r+0x250>)
 800bb2a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bb2e:	2206      	movs	r2, #6
 800bb30:	f7f4 fb76 	bl	8000220 <memchr>
 800bb34:	2800      	cmp	r0, #0
 800bb36:	d03f      	beq.n	800bbb8 <_vfiprintf_r+0x22c>
 800bb38:	4b29      	ldr	r3, [pc, #164]	; (800bbe0 <_vfiprintf_r+0x254>)
 800bb3a:	bb1b      	cbnz	r3, 800bb84 <_vfiprintf_r+0x1f8>
 800bb3c:	9b03      	ldr	r3, [sp, #12]
 800bb3e:	3307      	adds	r3, #7
 800bb40:	f023 0307 	bic.w	r3, r3, #7
 800bb44:	3308      	adds	r3, #8
 800bb46:	9303      	str	r3, [sp, #12]
 800bb48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb4a:	443b      	add	r3, r7
 800bb4c:	9309      	str	r3, [sp, #36]	; 0x24
 800bb4e:	e767      	b.n	800ba20 <_vfiprintf_r+0x94>
 800bb50:	fb0c 3202 	mla	r2, ip, r2, r3
 800bb54:	460c      	mov	r4, r1
 800bb56:	2001      	movs	r0, #1
 800bb58:	e7a5      	b.n	800baa6 <_vfiprintf_r+0x11a>
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	3401      	adds	r4, #1
 800bb5e:	9305      	str	r3, [sp, #20]
 800bb60:	4619      	mov	r1, r3
 800bb62:	f04f 0c0a 	mov.w	ip, #10
 800bb66:	4620      	mov	r0, r4
 800bb68:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bb6c:	3a30      	subs	r2, #48	; 0x30
 800bb6e:	2a09      	cmp	r2, #9
 800bb70:	d903      	bls.n	800bb7a <_vfiprintf_r+0x1ee>
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d0c5      	beq.n	800bb02 <_vfiprintf_r+0x176>
 800bb76:	9105      	str	r1, [sp, #20]
 800bb78:	e7c3      	b.n	800bb02 <_vfiprintf_r+0x176>
 800bb7a:	fb0c 2101 	mla	r1, ip, r1, r2
 800bb7e:	4604      	mov	r4, r0
 800bb80:	2301      	movs	r3, #1
 800bb82:	e7f0      	b.n	800bb66 <_vfiprintf_r+0x1da>
 800bb84:	ab03      	add	r3, sp, #12
 800bb86:	9300      	str	r3, [sp, #0]
 800bb88:	462a      	mov	r2, r5
 800bb8a:	4b16      	ldr	r3, [pc, #88]	; (800bbe4 <_vfiprintf_r+0x258>)
 800bb8c:	a904      	add	r1, sp, #16
 800bb8e:	4630      	mov	r0, r6
 800bb90:	f7fd fea8 	bl	80098e4 <_printf_float>
 800bb94:	4607      	mov	r7, r0
 800bb96:	1c78      	adds	r0, r7, #1
 800bb98:	d1d6      	bne.n	800bb48 <_vfiprintf_r+0x1bc>
 800bb9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bb9c:	07d9      	lsls	r1, r3, #31
 800bb9e:	d405      	bmi.n	800bbac <_vfiprintf_r+0x220>
 800bba0:	89ab      	ldrh	r3, [r5, #12]
 800bba2:	059a      	lsls	r2, r3, #22
 800bba4:	d402      	bmi.n	800bbac <_vfiprintf_r+0x220>
 800bba6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bba8:	f7ff fe6a 	bl	800b880 <__retarget_lock_release_recursive>
 800bbac:	89ab      	ldrh	r3, [r5, #12]
 800bbae:	065b      	lsls	r3, r3, #25
 800bbb0:	f53f af12 	bmi.w	800b9d8 <_vfiprintf_r+0x4c>
 800bbb4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bbb6:	e711      	b.n	800b9dc <_vfiprintf_r+0x50>
 800bbb8:	ab03      	add	r3, sp, #12
 800bbba:	9300      	str	r3, [sp, #0]
 800bbbc:	462a      	mov	r2, r5
 800bbbe:	4b09      	ldr	r3, [pc, #36]	; (800bbe4 <_vfiprintf_r+0x258>)
 800bbc0:	a904      	add	r1, sp, #16
 800bbc2:	4630      	mov	r0, r6
 800bbc4:	f7fe f932 	bl	8009e2c <_printf_i>
 800bbc8:	e7e4      	b.n	800bb94 <_vfiprintf_r+0x208>
 800bbca:	bf00      	nop
 800bbcc:	0800cb7c 	.word	0x0800cb7c
 800bbd0:	0800cb9c 	.word	0x0800cb9c
 800bbd4:	0800cb5c 	.word	0x0800cb5c
 800bbd8:	0800ca04 	.word	0x0800ca04
 800bbdc:	0800ca0e 	.word	0x0800ca0e
 800bbe0:	080098e5 	.word	0x080098e5
 800bbe4:	0800b967 	.word	0x0800b967
 800bbe8:	0800ca0a 	.word	0x0800ca0a

0800bbec <__swbuf_r>:
 800bbec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbee:	460e      	mov	r6, r1
 800bbf0:	4614      	mov	r4, r2
 800bbf2:	4605      	mov	r5, r0
 800bbf4:	b118      	cbz	r0, 800bbfe <__swbuf_r+0x12>
 800bbf6:	6983      	ldr	r3, [r0, #24]
 800bbf8:	b90b      	cbnz	r3, 800bbfe <__swbuf_r+0x12>
 800bbfa:	f000 f9e7 	bl	800bfcc <__sinit>
 800bbfe:	4b21      	ldr	r3, [pc, #132]	; (800bc84 <__swbuf_r+0x98>)
 800bc00:	429c      	cmp	r4, r3
 800bc02:	d12b      	bne.n	800bc5c <__swbuf_r+0x70>
 800bc04:	686c      	ldr	r4, [r5, #4]
 800bc06:	69a3      	ldr	r3, [r4, #24]
 800bc08:	60a3      	str	r3, [r4, #8]
 800bc0a:	89a3      	ldrh	r3, [r4, #12]
 800bc0c:	071a      	lsls	r2, r3, #28
 800bc0e:	d52f      	bpl.n	800bc70 <__swbuf_r+0x84>
 800bc10:	6923      	ldr	r3, [r4, #16]
 800bc12:	b36b      	cbz	r3, 800bc70 <__swbuf_r+0x84>
 800bc14:	6923      	ldr	r3, [r4, #16]
 800bc16:	6820      	ldr	r0, [r4, #0]
 800bc18:	1ac0      	subs	r0, r0, r3
 800bc1a:	6963      	ldr	r3, [r4, #20]
 800bc1c:	b2f6      	uxtb	r6, r6
 800bc1e:	4283      	cmp	r3, r0
 800bc20:	4637      	mov	r7, r6
 800bc22:	dc04      	bgt.n	800bc2e <__swbuf_r+0x42>
 800bc24:	4621      	mov	r1, r4
 800bc26:	4628      	mov	r0, r5
 800bc28:	f000 f93c 	bl	800bea4 <_fflush_r>
 800bc2c:	bb30      	cbnz	r0, 800bc7c <__swbuf_r+0x90>
 800bc2e:	68a3      	ldr	r3, [r4, #8]
 800bc30:	3b01      	subs	r3, #1
 800bc32:	60a3      	str	r3, [r4, #8]
 800bc34:	6823      	ldr	r3, [r4, #0]
 800bc36:	1c5a      	adds	r2, r3, #1
 800bc38:	6022      	str	r2, [r4, #0]
 800bc3a:	701e      	strb	r6, [r3, #0]
 800bc3c:	6963      	ldr	r3, [r4, #20]
 800bc3e:	3001      	adds	r0, #1
 800bc40:	4283      	cmp	r3, r0
 800bc42:	d004      	beq.n	800bc4e <__swbuf_r+0x62>
 800bc44:	89a3      	ldrh	r3, [r4, #12]
 800bc46:	07db      	lsls	r3, r3, #31
 800bc48:	d506      	bpl.n	800bc58 <__swbuf_r+0x6c>
 800bc4a:	2e0a      	cmp	r6, #10
 800bc4c:	d104      	bne.n	800bc58 <__swbuf_r+0x6c>
 800bc4e:	4621      	mov	r1, r4
 800bc50:	4628      	mov	r0, r5
 800bc52:	f000 f927 	bl	800bea4 <_fflush_r>
 800bc56:	b988      	cbnz	r0, 800bc7c <__swbuf_r+0x90>
 800bc58:	4638      	mov	r0, r7
 800bc5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc5c:	4b0a      	ldr	r3, [pc, #40]	; (800bc88 <__swbuf_r+0x9c>)
 800bc5e:	429c      	cmp	r4, r3
 800bc60:	d101      	bne.n	800bc66 <__swbuf_r+0x7a>
 800bc62:	68ac      	ldr	r4, [r5, #8]
 800bc64:	e7cf      	b.n	800bc06 <__swbuf_r+0x1a>
 800bc66:	4b09      	ldr	r3, [pc, #36]	; (800bc8c <__swbuf_r+0xa0>)
 800bc68:	429c      	cmp	r4, r3
 800bc6a:	bf08      	it	eq
 800bc6c:	68ec      	ldreq	r4, [r5, #12]
 800bc6e:	e7ca      	b.n	800bc06 <__swbuf_r+0x1a>
 800bc70:	4621      	mov	r1, r4
 800bc72:	4628      	mov	r0, r5
 800bc74:	f000 f81a 	bl	800bcac <__swsetup_r>
 800bc78:	2800      	cmp	r0, #0
 800bc7a:	d0cb      	beq.n	800bc14 <__swbuf_r+0x28>
 800bc7c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800bc80:	e7ea      	b.n	800bc58 <__swbuf_r+0x6c>
 800bc82:	bf00      	nop
 800bc84:	0800cb7c 	.word	0x0800cb7c
 800bc88:	0800cb9c 	.word	0x0800cb9c
 800bc8c:	0800cb5c 	.word	0x0800cb5c

0800bc90 <__ascii_wctomb>:
 800bc90:	b149      	cbz	r1, 800bca6 <__ascii_wctomb+0x16>
 800bc92:	2aff      	cmp	r2, #255	; 0xff
 800bc94:	bf85      	ittet	hi
 800bc96:	238a      	movhi	r3, #138	; 0x8a
 800bc98:	6003      	strhi	r3, [r0, #0]
 800bc9a:	700a      	strbls	r2, [r1, #0]
 800bc9c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800bca0:	bf98      	it	ls
 800bca2:	2001      	movls	r0, #1
 800bca4:	4770      	bx	lr
 800bca6:	4608      	mov	r0, r1
 800bca8:	4770      	bx	lr
	...

0800bcac <__swsetup_r>:
 800bcac:	4b32      	ldr	r3, [pc, #200]	; (800bd78 <__swsetup_r+0xcc>)
 800bcae:	b570      	push	{r4, r5, r6, lr}
 800bcb0:	681d      	ldr	r5, [r3, #0]
 800bcb2:	4606      	mov	r6, r0
 800bcb4:	460c      	mov	r4, r1
 800bcb6:	b125      	cbz	r5, 800bcc2 <__swsetup_r+0x16>
 800bcb8:	69ab      	ldr	r3, [r5, #24]
 800bcba:	b913      	cbnz	r3, 800bcc2 <__swsetup_r+0x16>
 800bcbc:	4628      	mov	r0, r5
 800bcbe:	f000 f985 	bl	800bfcc <__sinit>
 800bcc2:	4b2e      	ldr	r3, [pc, #184]	; (800bd7c <__swsetup_r+0xd0>)
 800bcc4:	429c      	cmp	r4, r3
 800bcc6:	d10f      	bne.n	800bce8 <__swsetup_r+0x3c>
 800bcc8:	686c      	ldr	r4, [r5, #4]
 800bcca:	89a3      	ldrh	r3, [r4, #12]
 800bccc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bcd0:	0719      	lsls	r1, r3, #28
 800bcd2:	d42c      	bmi.n	800bd2e <__swsetup_r+0x82>
 800bcd4:	06dd      	lsls	r5, r3, #27
 800bcd6:	d411      	bmi.n	800bcfc <__swsetup_r+0x50>
 800bcd8:	2309      	movs	r3, #9
 800bcda:	6033      	str	r3, [r6, #0]
 800bcdc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bce0:	81a3      	strh	r3, [r4, #12]
 800bce2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bce6:	e03e      	b.n	800bd66 <__swsetup_r+0xba>
 800bce8:	4b25      	ldr	r3, [pc, #148]	; (800bd80 <__swsetup_r+0xd4>)
 800bcea:	429c      	cmp	r4, r3
 800bcec:	d101      	bne.n	800bcf2 <__swsetup_r+0x46>
 800bcee:	68ac      	ldr	r4, [r5, #8]
 800bcf0:	e7eb      	b.n	800bcca <__swsetup_r+0x1e>
 800bcf2:	4b24      	ldr	r3, [pc, #144]	; (800bd84 <__swsetup_r+0xd8>)
 800bcf4:	429c      	cmp	r4, r3
 800bcf6:	bf08      	it	eq
 800bcf8:	68ec      	ldreq	r4, [r5, #12]
 800bcfa:	e7e6      	b.n	800bcca <__swsetup_r+0x1e>
 800bcfc:	0758      	lsls	r0, r3, #29
 800bcfe:	d512      	bpl.n	800bd26 <__swsetup_r+0x7a>
 800bd00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bd02:	b141      	cbz	r1, 800bd16 <__swsetup_r+0x6a>
 800bd04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bd08:	4299      	cmp	r1, r3
 800bd0a:	d002      	beq.n	800bd12 <__swsetup_r+0x66>
 800bd0c:	4630      	mov	r0, r6
 800bd0e:	f7fd fc69 	bl	80095e4 <_free_r>
 800bd12:	2300      	movs	r3, #0
 800bd14:	6363      	str	r3, [r4, #52]	; 0x34
 800bd16:	89a3      	ldrh	r3, [r4, #12]
 800bd18:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bd1c:	81a3      	strh	r3, [r4, #12]
 800bd1e:	2300      	movs	r3, #0
 800bd20:	6063      	str	r3, [r4, #4]
 800bd22:	6923      	ldr	r3, [r4, #16]
 800bd24:	6023      	str	r3, [r4, #0]
 800bd26:	89a3      	ldrh	r3, [r4, #12]
 800bd28:	f043 0308 	orr.w	r3, r3, #8
 800bd2c:	81a3      	strh	r3, [r4, #12]
 800bd2e:	6923      	ldr	r3, [r4, #16]
 800bd30:	b94b      	cbnz	r3, 800bd46 <__swsetup_r+0x9a>
 800bd32:	89a3      	ldrh	r3, [r4, #12]
 800bd34:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bd38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bd3c:	d003      	beq.n	800bd46 <__swsetup_r+0x9a>
 800bd3e:	4621      	mov	r1, r4
 800bd40:	4630      	mov	r0, r6
 800bd42:	f000 fa05 	bl	800c150 <__smakebuf_r>
 800bd46:	89a0      	ldrh	r0, [r4, #12]
 800bd48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bd4c:	f010 0301 	ands.w	r3, r0, #1
 800bd50:	d00a      	beq.n	800bd68 <__swsetup_r+0xbc>
 800bd52:	2300      	movs	r3, #0
 800bd54:	60a3      	str	r3, [r4, #8]
 800bd56:	6963      	ldr	r3, [r4, #20]
 800bd58:	425b      	negs	r3, r3
 800bd5a:	61a3      	str	r3, [r4, #24]
 800bd5c:	6923      	ldr	r3, [r4, #16]
 800bd5e:	b943      	cbnz	r3, 800bd72 <__swsetup_r+0xc6>
 800bd60:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bd64:	d1ba      	bne.n	800bcdc <__swsetup_r+0x30>
 800bd66:	bd70      	pop	{r4, r5, r6, pc}
 800bd68:	0781      	lsls	r1, r0, #30
 800bd6a:	bf58      	it	pl
 800bd6c:	6963      	ldrpl	r3, [r4, #20]
 800bd6e:	60a3      	str	r3, [r4, #8]
 800bd70:	e7f4      	b.n	800bd5c <__swsetup_r+0xb0>
 800bd72:	2000      	movs	r0, #0
 800bd74:	e7f7      	b.n	800bd66 <__swsetup_r+0xba>
 800bd76:	bf00      	nop
 800bd78:	200023fc 	.word	0x200023fc
 800bd7c:	0800cb7c 	.word	0x0800cb7c
 800bd80:	0800cb9c 	.word	0x0800cb9c
 800bd84:	0800cb5c 	.word	0x0800cb5c

0800bd88 <abort>:
 800bd88:	b508      	push	{r3, lr}
 800bd8a:	2006      	movs	r0, #6
 800bd8c:	f000 fa50 	bl	800c230 <raise>
 800bd90:	2001      	movs	r0, #1
 800bd92:	f7f8 ffad 	bl	8004cf0 <_exit>
	...

0800bd98 <__sflush_r>:
 800bd98:	898a      	ldrh	r2, [r1, #12]
 800bd9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd9e:	4605      	mov	r5, r0
 800bda0:	0710      	lsls	r0, r2, #28
 800bda2:	460c      	mov	r4, r1
 800bda4:	d458      	bmi.n	800be58 <__sflush_r+0xc0>
 800bda6:	684b      	ldr	r3, [r1, #4]
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	dc05      	bgt.n	800bdb8 <__sflush_r+0x20>
 800bdac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	dc02      	bgt.n	800bdb8 <__sflush_r+0x20>
 800bdb2:	2000      	movs	r0, #0
 800bdb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bdb8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bdba:	2e00      	cmp	r6, #0
 800bdbc:	d0f9      	beq.n	800bdb2 <__sflush_r+0x1a>
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bdc4:	682f      	ldr	r7, [r5, #0]
 800bdc6:	602b      	str	r3, [r5, #0]
 800bdc8:	d032      	beq.n	800be30 <__sflush_r+0x98>
 800bdca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bdcc:	89a3      	ldrh	r3, [r4, #12]
 800bdce:	075a      	lsls	r2, r3, #29
 800bdd0:	d505      	bpl.n	800bdde <__sflush_r+0x46>
 800bdd2:	6863      	ldr	r3, [r4, #4]
 800bdd4:	1ac0      	subs	r0, r0, r3
 800bdd6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bdd8:	b10b      	cbz	r3, 800bdde <__sflush_r+0x46>
 800bdda:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bddc:	1ac0      	subs	r0, r0, r3
 800bdde:	2300      	movs	r3, #0
 800bde0:	4602      	mov	r2, r0
 800bde2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bde4:	6a21      	ldr	r1, [r4, #32]
 800bde6:	4628      	mov	r0, r5
 800bde8:	47b0      	blx	r6
 800bdea:	1c43      	adds	r3, r0, #1
 800bdec:	89a3      	ldrh	r3, [r4, #12]
 800bdee:	d106      	bne.n	800bdfe <__sflush_r+0x66>
 800bdf0:	6829      	ldr	r1, [r5, #0]
 800bdf2:	291d      	cmp	r1, #29
 800bdf4:	d82c      	bhi.n	800be50 <__sflush_r+0xb8>
 800bdf6:	4a2a      	ldr	r2, [pc, #168]	; (800bea0 <__sflush_r+0x108>)
 800bdf8:	40ca      	lsrs	r2, r1
 800bdfa:	07d6      	lsls	r6, r2, #31
 800bdfc:	d528      	bpl.n	800be50 <__sflush_r+0xb8>
 800bdfe:	2200      	movs	r2, #0
 800be00:	6062      	str	r2, [r4, #4]
 800be02:	04d9      	lsls	r1, r3, #19
 800be04:	6922      	ldr	r2, [r4, #16]
 800be06:	6022      	str	r2, [r4, #0]
 800be08:	d504      	bpl.n	800be14 <__sflush_r+0x7c>
 800be0a:	1c42      	adds	r2, r0, #1
 800be0c:	d101      	bne.n	800be12 <__sflush_r+0x7a>
 800be0e:	682b      	ldr	r3, [r5, #0]
 800be10:	b903      	cbnz	r3, 800be14 <__sflush_r+0x7c>
 800be12:	6560      	str	r0, [r4, #84]	; 0x54
 800be14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800be16:	602f      	str	r7, [r5, #0]
 800be18:	2900      	cmp	r1, #0
 800be1a:	d0ca      	beq.n	800bdb2 <__sflush_r+0x1a>
 800be1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800be20:	4299      	cmp	r1, r3
 800be22:	d002      	beq.n	800be2a <__sflush_r+0x92>
 800be24:	4628      	mov	r0, r5
 800be26:	f7fd fbdd 	bl	80095e4 <_free_r>
 800be2a:	2000      	movs	r0, #0
 800be2c:	6360      	str	r0, [r4, #52]	; 0x34
 800be2e:	e7c1      	b.n	800bdb4 <__sflush_r+0x1c>
 800be30:	6a21      	ldr	r1, [r4, #32]
 800be32:	2301      	movs	r3, #1
 800be34:	4628      	mov	r0, r5
 800be36:	47b0      	blx	r6
 800be38:	1c41      	adds	r1, r0, #1
 800be3a:	d1c7      	bne.n	800bdcc <__sflush_r+0x34>
 800be3c:	682b      	ldr	r3, [r5, #0]
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d0c4      	beq.n	800bdcc <__sflush_r+0x34>
 800be42:	2b1d      	cmp	r3, #29
 800be44:	d001      	beq.n	800be4a <__sflush_r+0xb2>
 800be46:	2b16      	cmp	r3, #22
 800be48:	d101      	bne.n	800be4e <__sflush_r+0xb6>
 800be4a:	602f      	str	r7, [r5, #0]
 800be4c:	e7b1      	b.n	800bdb2 <__sflush_r+0x1a>
 800be4e:	89a3      	ldrh	r3, [r4, #12]
 800be50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be54:	81a3      	strh	r3, [r4, #12]
 800be56:	e7ad      	b.n	800bdb4 <__sflush_r+0x1c>
 800be58:	690f      	ldr	r7, [r1, #16]
 800be5a:	2f00      	cmp	r7, #0
 800be5c:	d0a9      	beq.n	800bdb2 <__sflush_r+0x1a>
 800be5e:	0793      	lsls	r3, r2, #30
 800be60:	680e      	ldr	r6, [r1, #0]
 800be62:	bf08      	it	eq
 800be64:	694b      	ldreq	r3, [r1, #20]
 800be66:	600f      	str	r7, [r1, #0]
 800be68:	bf18      	it	ne
 800be6a:	2300      	movne	r3, #0
 800be6c:	eba6 0807 	sub.w	r8, r6, r7
 800be70:	608b      	str	r3, [r1, #8]
 800be72:	f1b8 0f00 	cmp.w	r8, #0
 800be76:	dd9c      	ble.n	800bdb2 <__sflush_r+0x1a>
 800be78:	6a21      	ldr	r1, [r4, #32]
 800be7a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800be7c:	4643      	mov	r3, r8
 800be7e:	463a      	mov	r2, r7
 800be80:	4628      	mov	r0, r5
 800be82:	47b0      	blx	r6
 800be84:	2800      	cmp	r0, #0
 800be86:	dc06      	bgt.n	800be96 <__sflush_r+0xfe>
 800be88:	89a3      	ldrh	r3, [r4, #12]
 800be8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be8e:	81a3      	strh	r3, [r4, #12]
 800be90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800be94:	e78e      	b.n	800bdb4 <__sflush_r+0x1c>
 800be96:	4407      	add	r7, r0
 800be98:	eba8 0800 	sub.w	r8, r8, r0
 800be9c:	e7e9      	b.n	800be72 <__sflush_r+0xda>
 800be9e:	bf00      	nop
 800bea0:	20400001 	.word	0x20400001

0800bea4 <_fflush_r>:
 800bea4:	b538      	push	{r3, r4, r5, lr}
 800bea6:	690b      	ldr	r3, [r1, #16]
 800bea8:	4605      	mov	r5, r0
 800beaa:	460c      	mov	r4, r1
 800beac:	b913      	cbnz	r3, 800beb4 <_fflush_r+0x10>
 800beae:	2500      	movs	r5, #0
 800beb0:	4628      	mov	r0, r5
 800beb2:	bd38      	pop	{r3, r4, r5, pc}
 800beb4:	b118      	cbz	r0, 800bebe <_fflush_r+0x1a>
 800beb6:	6983      	ldr	r3, [r0, #24]
 800beb8:	b90b      	cbnz	r3, 800bebe <_fflush_r+0x1a>
 800beba:	f000 f887 	bl	800bfcc <__sinit>
 800bebe:	4b14      	ldr	r3, [pc, #80]	; (800bf10 <_fflush_r+0x6c>)
 800bec0:	429c      	cmp	r4, r3
 800bec2:	d11b      	bne.n	800befc <_fflush_r+0x58>
 800bec4:	686c      	ldr	r4, [r5, #4]
 800bec6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800beca:	2b00      	cmp	r3, #0
 800becc:	d0ef      	beq.n	800beae <_fflush_r+0xa>
 800bece:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bed0:	07d0      	lsls	r0, r2, #31
 800bed2:	d404      	bmi.n	800bede <_fflush_r+0x3a>
 800bed4:	0599      	lsls	r1, r3, #22
 800bed6:	d402      	bmi.n	800bede <_fflush_r+0x3a>
 800bed8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800beda:	f7ff fcd0 	bl	800b87e <__retarget_lock_acquire_recursive>
 800bede:	4628      	mov	r0, r5
 800bee0:	4621      	mov	r1, r4
 800bee2:	f7ff ff59 	bl	800bd98 <__sflush_r>
 800bee6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bee8:	07da      	lsls	r2, r3, #31
 800beea:	4605      	mov	r5, r0
 800beec:	d4e0      	bmi.n	800beb0 <_fflush_r+0xc>
 800beee:	89a3      	ldrh	r3, [r4, #12]
 800bef0:	059b      	lsls	r3, r3, #22
 800bef2:	d4dd      	bmi.n	800beb0 <_fflush_r+0xc>
 800bef4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bef6:	f7ff fcc3 	bl	800b880 <__retarget_lock_release_recursive>
 800befa:	e7d9      	b.n	800beb0 <_fflush_r+0xc>
 800befc:	4b05      	ldr	r3, [pc, #20]	; (800bf14 <_fflush_r+0x70>)
 800befe:	429c      	cmp	r4, r3
 800bf00:	d101      	bne.n	800bf06 <_fflush_r+0x62>
 800bf02:	68ac      	ldr	r4, [r5, #8]
 800bf04:	e7df      	b.n	800bec6 <_fflush_r+0x22>
 800bf06:	4b04      	ldr	r3, [pc, #16]	; (800bf18 <_fflush_r+0x74>)
 800bf08:	429c      	cmp	r4, r3
 800bf0a:	bf08      	it	eq
 800bf0c:	68ec      	ldreq	r4, [r5, #12]
 800bf0e:	e7da      	b.n	800bec6 <_fflush_r+0x22>
 800bf10:	0800cb7c 	.word	0x0800cb7c
 800bf14:	0800cb9c 	.word	0x0800cb9c
 800bf18:	0800cb5c 	.word	0x0800cb5c

0800bf1c <std>:
 800bf1c:	2300      	movs	r3, #0
 800bf1e:	b510      	push	{r4, lr}
 800bf20:	4604      	mov	r4, r0
 800bf22:	e9c0 3300 	strd	r3, r3, [r0]
 800bf26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bf2a:	6083      	str	r3, [r0, #8]
 800bf2c:	8181      	strh	r1, [r0, #12]
 800bf2e:	6643      	str	r3, [r0, #100]	; 0x64
 800bf30:	81c2      	strh	r2, [r0, #14]
 800bf32:	6183      	str	r3, [r0, #24]
 800bf34:	4619      	mov	r1, r3
 800bf36:	2208      	movs	r2, #8
 800bf38:	305c      	adds	r0, #92	; 0x5c
 800bf3a:	f7fd fb4b 	bl	80095d4 <memset>
 800bf3e:	4b05      	ldr	r3, [pc, #20]	; (800bf54 <std+0x38>)
 800bf40:	6263      	str	r3, [r4, #36]	; 0x24
 800bf42:	4b05      	ldr	r3, [pc, #20]	; (800bf58 <std+0x3c>)
 800bf44:	62a3      	str	r3, [r4, #40]	; 0x28
 800bf46:	4b05      	ldr	r3, [pc, #20]	; (800bf5c <std+0x40>)
 800bf48:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bf4a:	4b05      	ldr	r3, [pc, #20]	; (800bf60 <std+0x44>)
 800bf4c:	6224      	str	r4, [r4, #32]
 800bf4e:	6323      	str	r3, [r4, #48]	; 0x30
 800bf50:	bd10      	pop	{r4, pc}
 800bf52:	bf00      	nop
 800bf54:	0800c269 	.word	0x0800c269
 800bf58:	0800c28b 	.word	0x0800c28b
 800bf5c:	0800c2c3 	.word	0x0800c2c3
 800bf60:	0800c2e7 	.word	0x0800c2e7

0800bf64 <_cleanup_r>:
 800bf64:	4901      	ldr	r1, [pc, #4]	; (800bf6c <_cleanup_r+0x8>)
 800bf66:	f000 b8af 	b.w	800c0c8 <_fwalk_reent>
 800bf6a:	bf00      	nop
 800bf6c:	0800bea5 	.word	0x0800bea5

0800bf70 <__sfmoreglue>:
 800bf70:	b570      	push	{r4, r5, r6, lr}
 800bf72:	2268      	movs	r2, #104	; 0x68
 800bf74:	1e4d      	subs	r5, r1, #1
 800bf76:	4355      	muls	r5, r2
 800bf78:	460e      	mov	r6, r1
 800bf7a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bf7e:	f7fd fb9d 	bl	80096bc <_malloc_r>
 800bf82:	4604      	mov	r4, r0
 800bf84:	b140      	cbz	r0, 800bf98 <__sfmoreglue+0x28>
 800bf86:	2100      	movs	r1, #0
 800bf88:	e9c0 1600 	strd	r1, r6, [r0]
 800bf8c:	300c      	adds	r0, #12
 800bf8e:	60a0      	str	r0, [r4, #8]
 800bf90:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bf94:	f7fd fb1e 	bl	80095d4 <memset>
 800bf98:	4620      	mov	r0, r4
 800bf9a:	bd70      	pop	{r4, r5, r6, pc}

0800bf9c <__sfp_lock_acquire>:
 800bf9c:	4801      	ldr	r0, [pc, #4]	; (800bfa4 <__sfp_lock_acquire+0x8>)
 800bf9e:	f7ff bc6e 	b.w	800b87e <__retarget_lock_acquire_recursive>
 800bfa2:	bf00      	nop
 800bfa4:	20002b29 	.word	0x20002b29

0800bfa8 <__sfp_lock_release>:
 800bfa8:	4801      	ldr	r0, [pc, #4]	; (800bfb0 <__sfp_lock_release+0x8>)
 800bfaa:	f7ff bc69 	b.w	800b880 <__retarget_lock_release_recursive>
 800bfae:	bf00      	nop
 800bfb0:	20002b29 	.word	0x20002b29

0800bfb4 <__sinit_lock_acquire>:
 800bfb4:	4801      	ldr	r0, [pc, #4]	; (800bfbc <__sinit_lock_acquire+0x8>)
 800bfb6:	f7ff bc62 	b.w	800b87e <__retarget_lock_acquire_recursive>
 800bfba:	bf00      	nop
 800bfbc:	20002b2a 	.word	0x20002b2a

0800bfc0 <__sinit_lock_release>:
 800bfc0:	4801      	ldr	r0, [pc, #4]	; (800bfc8 <__sinit_lock_release+0x8>)
 800bfc2:	f7ff bc5d 	b.w	800b880 <__retarget_lock_release_recursive>
 800bfc6:	bf00      	nop
 800bfc8:	20002b2a 	.word	0x20002b2a

0800bfcc <__sinit>:
 800bfcc:	b510      	push	{r4, lr}
 800bfce:	4604      	mov	r4, r0
 800bfd0:	f7ff fff0 	bl	800bfb4 <__sinit_lock_acquire>
 800bfd4:	69a3      	ldr	r3, [r4, #24]
 800bfd6:	b11b      	cbz	r3, 800bfe0 <__sinit+0x14>
 800bfd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bfdc:	f7ff bff0 	b.w	800bfc0 <__sinit_lock_release>
 800bfe0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bfe4:	6523      	str	r3, [r4, #80]	; 0x50
 800bfe6:	4b13      	ldr	r3, [pc, #76]	; (800c034 <__sinit+0x68>)
 800bfe8:	4a13      	ldr	r2, [pc, #76]	; (800c038 <__sinit+0x6c>)
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	62a2      	str	r2, [r4, #40]	; 0x28
 800bfee:	42a3      	cmp	r3, r4
 800bff0:	bf04      	itt	eq
 800bff2:	2301      	moveq	r3, #1
 800bff4:	61a3      	streq	r3, [r4, #24]
 800bff6:	4620      	mov	r0, r4
 800bff8:	f000 f820 	bl	800c03c <__sfp>
 800bffc:	6060      	str	r0, [r4, #4]
 800bffe:	4620      	mov	r0, r4
 800c000:	f000 f81c 	bl	800c03c <__sfp>
 800c004:	60a0      	str	r0, [r4, #8]
 800c006:	4620      	mov	r0, r4
 800c008:	f000 f818 	bl	800c03c <__sfp>
 800c00c:	2200      	movs	r2, #0
 800c00e:	60e0      	str	r0, [r4, #12]
 800c010:	2104      	movs	r1, #4
 800c012:	6860      	ldr	r0, [r4, #4]
 800c014:	f7ff ff82 	bl	800bf1c <std>
 800c018:	68a0      	ldr	r0, [r4, #8]
 800c01a:	2201      	movs	r2, #1
 800c01c:	2109      	movs	r1, #9
 800c01e:	f7ff ff7d 	bl	800bf1c <std>
 800c022:	68e0      	ldr	r0, [r4, #12]
 800c024:	2202      	movs	r2, #2
 800c026:	2112      	movs	r1, #18
 800c028:	f7ff ff78 	bl	800bf1c <std>
 800c02c:	2301      	movs	r3, #1
 800c02e:	61a3      	str	r3, [r4, #24]
 800c030:	e7d2      	b.n	800bfd8 <__sinit+0xc>
 800c032:	bf00      	nop
 800c034:	0800c7e4 	.word	0x0800c7e4
 800c038:	0800bf65 	.word	0x0800bf65

0800c03c <__sfp>:
 800c03c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c03e:	4607      	mov	r7, r0
 800c040:	f7ff ffac 	bl	800bf9c <__sfp_lock_acquire>
 800c044:	4b1e      	ldr	r3, [pc, #120]	; (800c0c0 <__sfp+0x84>)
 800c046:	681e      	ldr	r6, [r3, #0]
 800c048:	69b3      	ldr	r3, [r6, #24]
 800c04a:	b913      	cbnz	r3, 800c052 <__sfp+0x16>
 800c04c:	4630      	mov	r0, r6
 800c04e:	f7ff ffbd 	bl	800bfcc <__sinit>
 800c052:	3648      	adds	r6, #72	; 0x48
 800c054:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c058:	3b01      	subs	r3, #1
 800c05a:	d503      	bpl.n	800c064 <__sfp+0x28>
 800c05c:	6833      	ldr	r3, [r6, #0]
 800c05e:	b30b      	cbz	r3, 800c0a4 <__sfp+0x68>
 800c060:	6836      	ldr	r6, [r6, #0]
 800c062:	e7f7      	b.n	800c054 <__sfp+0x18>
 800c064:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c068:	b9d5      	cbnz	r5, 800c0a0 <__sfp+0x64>
 800c06a:	4b16      	ldr	r3, [pc, #88]	; (800c0c4 <__sfp+0x88>)
 800c06c:	60e3      	str	r3, [r4, #12]
 800c06e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c072:	6665      	str	r5, [r4, #100]	; 0x64
 800c074:	f7ff fc02 	bl	800b87c <__retarget_lock_init_recursive>
 800c078:	f7ff ff96 	bl	800bfa8 <__sfp_lock_release>
 800c07c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c080:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c084:	6025      	str	r5, [r4, #0]
 800c086:	61a5      	str	r5, [r4, #24]
 800c088:	2208      	movs	r2, #8
 800c08a:	4629      	mov	r1, r5
 800c08c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c090:	f7fd faa0 	bl	80095d4 <memset>
 800c094:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c098:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c09c:	4620      	mov	r0, r4
 800c09e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c0a0:	3468      	adds	r4, #104	; 0x68
 800c0a2:	e7d9      	b.n	800c058 <__sfp+0x1c>
 800c0a4:	2104      	movs	r1, #4
 800c0a6:	4638      	mov	r0, r7
 800c0a8:	f7ff ff62 	bl	800bf70 <__sfmoreglue>
 800c0ac:	4604      	mov	r4, r0
 800c0ae:	6030      	str	r0, [r6, #0]
 800c0b0:	2800      	cmp	r0, #0
 800c0b2:	d1d5      	bne.n	800c060 <__sfp+0x24>
 800c0b4:	f7ff ff78 	bl	800bfa8 <__sfp_lock_release>
 800c0b8:	230c      	movs	r3, #12
 800c0ba:	603b      	str	r3, [r7, #0]
 800c0bc:	e7ee      	b.n	800c09c <__sfp+0x60>
 800c0be:	bf00      	nop
 800c0c0:	0800c7e4 	.word	0x0800c7e4
 800c0c4:	ffff0001 	.word	0xffff0001

0800c0c8 <_fwalk_reent>:
 800c0c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c0cc:	4606      	mov	r6, r0
 800c0ce:	4688      	mov	r8, r1
 800c0d0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c0d4:	2700      	movs	r7, #0
 800c0d6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c0da:	f1b9 0901 	subs.w	r9, r9, #1
 800c0de:	d505      	bpl.n	800c0ec <_fwalk_reent+0x24>
 800c0e0:	6824      	ldr	r4, [r4, #0]
 800c0e2:	2c00      	cmp	r4, #0
 800c0e4:	d1f7      	bne.n	800c0d6 <_fwalk_reent+0xe>
 800c0e6:	4638      	mov	r0, r7
 800c0e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c0ec:	89ab      	ldrh	r3, [r5, #12]
 800c0ee:	2b01      	cmp	r3, #1
 800c0f0:	d907      	bls.n	800c102 <_fwalk_reent+0x3a>
 800c0f2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c0f6:	3301      	adds	r3, #1
 800c0f8:	d003      	beq.n	800c102 <_fwalk_reent+0x3a>
 800c0fa:	4629      	mov	r1, r5
 800c0fc:	4630      	mov	r0, r6
 800c0fe:	47c0      	blx	r8
 800c100:	4307      	orrs	r7, r0
 800c102:	3568      	adds	r5, #104	; 0x68
 800c104:	e7e9      	b.n	800c0da <_fwalk_reent+0x12>

0800c106 <__swhatbuf_r>:
 800c106:	b570      	push	{r4, r5, r6, lr}
 800c108:	460e      	mov	r6, r1
 800c10a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c10e:	2900      	cmp	r1, #0
 800c110:	b096      	sub	sp, #88	; 0x58
 800c112:	4614      	mov	r4, r2
 800c114:	461d      	mov	r5, r3
 800c116:	da08      	bge.n	800c12a <__swhatbuf_r+0x24>
 800c118:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c11c:	2200      	movs	r2, #0
 800c11e:	602a      	str	r2, [r5, #0]
 800c120:	061a      	lsls	r2, r3, #24
 800c122:	d410      	bmi.n	800c146 <__swhatbuf_r+0x40>
 800c124:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c128:	e00e      	b.n	800c148 <__swhatbuf_r+0x42>
 800c12a:	466a      	mov	r2, sp
 800c12c:	f000 f902 	bl	800c334 <_fstat_r>
 800c130:	2800      	cmp	r0, #0
 800c132:	dbf1      	blt.n	800c118 <__swhatbuf_r+0x12>
 800c134:	9a01      	ldr	r2, [sp, #4]
 800c136:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c13a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c13e:	425a      	negs	r2, r3
 800c140:	415a      	adcs	r2, r3
 800c142:	602a      	str	r2, [r5, #0]
 800c144:	e7ee      	b.n	800c124 <__swhatbuf_r+0x1e>
 800c146:	2340      	movs	r3, #64	; 0x40
 800c148:	2000      	movs	r0, #0
 800c14a:	6023      	str	r3, [r4, #0]
 800c14c:	b016      	add	sp, #88	; 0x58
 800c14e:	bd70      	pop	{r4, r5, r6, pc}

0800c150 <__smakebuf_r>:
 800c150:	898b      	ldrh	r3, [r1, #12]
 800c152:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c154:	079d      	lsls	r5, r3, #30
 800c156:	4606      	mov	r6, r0
 800c158:	460c      	mov	r4, r1
 800c15a:	d507      	bpl.n	800c16c <__smakebuf_r+0x1c>
 800c15c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c160:	6023      	str	r3, [r4, #0]
 800c162:	6123      	str	r3, [r4, #16]
 800c164:	2301      	movs	r3, #1
 800c166:	6163      	str	r3, [r4, #20]
 800c168:	b002      	add	sp, #8
 800c16a:	bd70      	pop	{r4, r5, r6, pc}
 800c16c:	ab01      	add	r3, sp, #4
 800c16e:	466a      	mov	r2, sp
 800c170:	f7ff ffc9 	bl	800c106 <__swhatbuf_r>
 800c174:	9900      	ldr	r1, [sp, #0]
 800c176:	4605      	mov	r5, r0
 800c178:	4630      	mov	r0, r6
 800c17a:	f7fd fa9f 	bl	80096bc <_malloc_r>
 800c17e:	b948      	cbnz	r0, 800c194 <__smakebuf_r+0x44>
 800c180:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c184:	059a      	lsls	r2, r3, #22
 800c186:	d4ef      	bmi.n	800c168 <__smakebuf_r+0x18>
 800c188:	f023 0303 	bic.w	r3, r3, #3
 800c18c:	f043 0302 	orr.w	r3, r3, #2
 800c190:	81a3      	strh	r3, [r4, #12]
 800c192:	e7e3      	b.n	800c15c <__smakebuf_r+0xc>
 800c194:	4b0d      	ldr	r3, [pc, #52]	; (800c1cc <__smakebuf_r+0x7c>)
 800c196:	62b3      	str	r3, [r6, #40]	; 0x28
 800c198:	89a3      	ldrh	r3, [r4, #12]
 800c19a:	6020      	str	r0, [r4, #0]
 800c19c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c1a0:	81a3      	strh	r3, [r4, #12]
 800c1a2:	9b00      	ldr	r3, [sp, #0]
 800c1a4:	6163      	str	r3, [r4, #20]
 800c1a6:	9b01      	ldr	r3, [sp, #4]
 800c1a8:	6120      	str	r0, [r4, #16]
 800c1aa:	b15b      	cbz	r3, 800c1c4 <__smakebuf_r+0x74>
 800c1ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c1b0:	4630      	mov	r0, r6
 800c1b2:	f000 f8d1 	bl	800c358 <_isatty_r>
 800c1b6:	b128      	cbz	r0, 800c1c4 <__smakebuf_r+0x74>
 800c1b8:	89a3      	ldrh	r3, [r4, #12]
 800c1ba:	f023 0303 	bic.w	r3, r3, #3
 800c1be:	f043 0301 	orr.w	r3, r3, #1
 800c1c2:	81a3      	strh	r3, [r4, #12]
 800c1c4:	89a0      	ldrh	r0, [r4, #12]
 800c1c6:	4305      	orrs	r5, r0
 800c1c8:	81a5      	strh	r5, [r4, #12]
 800c1ca:	e7cd      	b.n	800c168 <__smakebuf_r+0x18>
 800c1cc:	0800bf65 	.word	0x0800bf65

0800c1d0 <_malloc_usable_size_r>:
 800c1d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c1d4:	1f18      	subs	r0, r3, #4
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	bfbc      	itt	lt
 800c1da:	580b      	ldrlt	r3, [r1, r0]
 800c1dc:	18c0      	addlt	r0, r0, r3
 800c1de:	4770      	bx	lr

0800c1e0 <_raise_r>:
 800c1e0:	291f      	cmp	r1, #31
 800c1e2:	b538      	push	{r3, r4, r5, lr}
 800c1e4:	4604      	mov	r4, r0
 800c1e6:	460d      	mov	r5, r1
 800c1e8:	d904      	bls.n	800c1f4 <_raise_r+0x14>
 800c1ea:	2316      	movs	r3, #22
 800c1ec:	6003      	str	r3, [r0, #0]
 800c1ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c1f2:	bd38      	pop	{r3, r4, r5, pc}
 800c1f4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c1f6:	b112      	cbz	r2, 800c1fe <_raise_r+0x1e>
 800c1f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c1fc:	b94b      	cbnz	r3, 800c212 <_raise_r+0x32>
 800c1fe:	4620      	mov	r0, r4
 800c200:	f000 f830 	bl	800c264 <_getpid_r>
 800c204:	462a      	mov	r2, r5
 800c206:	4601      	mov	r1, r0
 800c208:	4620      	mov	r0, r4
 800c20a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c20e:	f000 b817 	b.w	800c240 <_kill_r>
 800c212:	2b01      	cmp	r3, #1
 800c214:	d00a      	beq.n	800c22c <_raise_r+0x4c>
 800c216:	1c59      	adds	r1, r3, #1
 800c218:	d103      	bne.n	800c222 <_raise_r+0x42>
 800c21a:	2316      	movs	r3, #22
 800c21c:	6003      	str	r3, [r0, #0]
 800c21e:	2001      	movs	r0, #1
 800c220:	e7e7      	b.n	800c1f2 <_raise_r+0x12>
 800c222:	2400      	movs	r4, #0
 800c224:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c228:	4628      	mov	r0, r5
 800c22a:	4798      	blx	r3
 800c22c:	2000      	movs	r0, #0
 800c22e:	e7e0      	b.n	800c1f2 <_raise_r+0x12>

0800c230 <raise>:
 800c230:	4b02      	ldr	r3, [pc, #8]	; (800c23c <raise+0xc>)
 800c232:	4601      	mov	r1, r0
 800c234:	6818      	ldr	r0, [r3, #0]
 800c236:	f7ff bfd3 	b.w	800c1e0 <_raise_r>
 800c23a:	bf00      	nop
 800c23c:	200023fc 	.word	0x200023fc

0800c240 <_kill_r>:
 800c240:	b538      	push	{r3, r4, r5, lr}
 800c242:	4d07      	ldr	r5, [pc, #28]	; (800c260 <_kill_r+0x20>)
 800c244:	2300      	movs	r3, #0
 800c246:	4604      	mov	r4, r0
 800c248:	4608      	mov	r0, r1
 800c24a:	4611      	mov	r1, r2
 800c24c:	602b      	str	r3, [r5, #0]
 800c24e:	f7f8 fd3f 	bl	8004cd0 <_kill>
 800c252:	1c43      	adds	r3, r0, #1
 800c254:	d102      	bne.n	800c25c <_kill_r+0x1c>
 800c256:	682b      	ldr	r3, [r5, #0]
 800c258:	b103      	cbz	r3, 800c25c <_kill_r+0x1c>
 800c25a:	6023      	str	r3, [r4, #0]
 800c25c:	bd38      	pop	{r3, r4, r5, pc}
 800c25e:	bf00      	nop
 800c260:	20002b24 	.word	0x20002b24

0800c264 <_getpid_r>:
 800c264:	f7f8 bd2c 	b.w	8004cc0 <_getpid>

0800c268 <__sread>:
 800c268:	b510      	push	{r4, lr}
 800c26a:	460c      	mov	r4, r1
 800c26c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c270:	f000 f894 	bl	800c39c <_read_r>
 800c274:	2800      	cmp	r0, #0
 800c276:	bfab      	itete	ge
 800c278:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c27a:	89a3      	ldrhlt	r3, [r4, #12]
 800c27c:	181b      	addge	r3, r3, r0
 800c27e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c282:	bfac      	ite	ge
 800c284:	6563      	strge	r3, [r4, #84]	; 0x54
 800c286:	81a3      	strhlt	r3, [r4, #12]
 800c288:	bd10      	pop	{r4, pc}

0800c28a <__swrite>:
 800c28a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c28e:	461f      	mov	r7, r3
 800c290:	898b      	ldrh	r3, [r1, #12]
 800c292:	05db      	lsls	r3, r3, #23
 800c294:	4605      	mov	r5, r0
 800c296:	460c      	mov	r4, r1
 800c298:	4616      	mov	r6, r2
 800c29a:	d505      	bpl.n	800c2a8 <__swrite+0x1e>
 800c29c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2a0:	2302      	movs	r3, #2
 800c2a2:	2200      	movs	r2, #0
 800c2a4:	f000 f868 	bl	800c378 <_lseek_r>
 800c2a8:	89a3      	ldrh	r3, [r4, #12]
 800c2aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c2ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c2b2:	81a3      	strh	r3, [r4, #12]
 800c2b4:	4632      	mov	r2, r6
 800c2b6:	463b      	mov	r3, r7
 800c2b8:	4628      	mov	r0, r5
 800c2ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c2be:	f000 b817 	b.w	800c2f0 <_write_r>

0800c2c2 <__sseek>:
 800c2c2:	b510      	push	{r4, lr}
 800c2c4:	460c      	mov	r4, r1
 800c2c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2ca:	f000 f855 	bl	800c378 <_lseek_r>
 800c2ce:	1c43      	adds	r3, r0, #1
 800c2d0:	89a3      	ldrh	r3, [r4, #12]
 800c2d2:	bf15      	itete	ne
 800c2d4:	6560      	strne	r0, [r4, #84]	; 0x54
 800c2d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c2da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c2de:	81a3      	strheq	r3, [r4, #12]
 800c2e0:	bf18      	it	ne
 800c2e2:	81a3      	strhne	r3, [r4, #12]
 800c2e4:	bd10      	pop	{r4, pc}

0800c2e6 <__sclose>:
 800c2e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2ea:	f000 b813 	b.w	800c314 <_close_r>
	...

0800c2f0 <_write_r>:
 800c2f0:	b538      	push	{r3, r4, r5, lr}
 800c2f2:	4d07      	ldr	r5, [pc, #28]	; (800c310 <_write_r+0x20>)
 800c2f4:	4604      	mov	r4, r0
 800c2f6:	4608      	mov	r0, r1
 800c2f8:	4611      	mov	r1, r2
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	602a      	str	r2, [r5, #0]
 800c2fe:	461a      	mov	r2, r3
 800c300:	f7f8 fd1d 	bl	8004d3e <_write>
 800c304:	1c43      	adds	r3, r0, #1
 800c306:	d102      	bne.n	800c30e <_write_r+0x1e>
 800c308:	682b      	ldr	r3, [r5, #0]
 800c30a:	b103      	cbz	r3, 800c30e <_write_r+0x1e>
 800c30c:	6023      	str	r3, [r4, #0]
 800c30e:	bd38      	pop	{r3, r4, r5, pc}
 800c310:	20002b24 	.word	0x20002b24

0800c314 <_close_r>:
 800c314:	b538      	push	{r3, r4, r5, lr}
 800c316:	4d06      	ldr	r5, [pc, #24]	; (800c330 <_close_r+0x1c>)
 800c318:	2300      	movs	r3, #0
 800c31a:	4604      	mov	r4, r0
 800c31c:	4608      	mov	r0, r1
 800c31e:	602b      	str	r3, [r5, #0]
 800c320:	f7f8 fd29 	bl	8004d76 <_close>
 800c324:	1c43      	adds	r3, r0, #1
 800c326:	d102      	bne.n	800c32e <_close_r+0x1a>
 800c328:	682b      	ldr	r3, [r5, #0]
 800c32a:	b103      	cbz	r3, 800c32e <_close_r+0x1a>
 800c32c:	6023      	str	r3, [r4, #0]
 800c32e:	bd38      	pop	{r3, r4, r5, pc}
 800c330:	20002b24 	.word	0x20002b24

0800c334 <_fstat_r>:
 800c334:	b538      	push	{r3, r4, r5, lr}
 800c336:	4d07      	ldr	r5, [pc, #28]	; (800c354 <_fstat_r+0x20>)
 800c338:	2300      	movs	r3, #0
 800c33a:	4604      	mov	r4, r0
 800c33c:	4608      	mov	r0, r1
 800c33e:	4611      	mov	r1, r2
 800c340:	602b      	str	r3, [r5, #0]
 800c342:	f7f8 fd24 	bl	8004d8e <_fstat>
 800c346:	1c43      	adds	r3, r0, #1
 800c348:	d102      	bne.n	800c350 <_fstat_r+0x1c>
 800c34a:	682b      	ldr	r3, [r5, #0]
 800c34c:	b103      	cbz	r3, 800c350 <_fstat_r+0x1c>
 800c34e:	6023      	str	r3, [r4, #0]
 800c350:	bd38      	pop	{r3, r4, r5, pc}
 800c352:	bf00      	nop
 800c354:	20002b24 	.word	0x20002b24

0800c358 <_isatty_r>:
 800c358:	b538      	push	{r3, r4, r5, lr}
 800c35a:	4d06      	ldr	r5, [pc, #24]	; (800c374 <_isatty_r+0x1c>)
 800c35c:	2300      	movs	r3, #0
 800c35e:	4604      	mov	r4, r0
 800c360:	4608      	mov	r0, r1
 800c362:	602b      	str	r3, [r5, #0]
 800c364:	f7f8 fd23 	bl	8004dae <_isatty>
 800c368:	1c43      	adds	r3, r0, #1
 800c36a:	d102      	bne.n	800c372 <_isatty_r+0x1a>
 800c36c:	682b      	ldr	r3, [r5, #0]
 800c36e:	b103      	cbz	r3, 800c372 <_isatty_r+0x1a>
 800c370:	6023      	str	r3, [r4, #0]
 800c372:	bd38      	pop	{r3, r4, r5, pc}
 800c374:	20002b24 	.word	0x20002b24

0800c378 <_lseek_r>:
 800c378:	b538      	push	{r3, r4, r5, lr}
 800c37a:	4d07      	ldr	r5, [pc, #28]	; (800c398 <_lseek_r+0x20>)
 800c37c:	4604      	mov	r4, r0
 800c37e:	4608      	mov	r0, r1
 800c380:	4611      	mov	r1, r2
 800c382:	2200      	movs	r2, #0
 800c384:	602a      	str	r2, [r5, #0]
 800c386:	461a      	mov	r2, r3
 800c388:	f7f8 fd1c 	bl	8004dc4 <_lseek>
 800c38c:	1c43      	adds	r3, r0, #1
 800c38e:	d102      	bne.n	800c396 <_lseek_r+0x1e>
 800c390:	682b      	ldr	r3, [r5, #0]
 800c392:	b103      	cbz	r3, 800c396 <_lseek_r+0x1e>
 800c394:	6023      	str	r3, [r4, #0]
 800c396:	bd38      	pop	{r3, r4, r5, pc}
 800c398:	20002b24 	.word	0x20002b24

0800c39c <_read_r>:
 800c39c:	b538      	push	{r3, r4, r5, lr}
 800c39e:	4d07      	ldr	r5, [pc, #28]	; (800c3bc <_read_r+0x20>)
 800c3a0:	4604      	mov	r4, r0
 800c3a2:	4608      	mov	r0, r1
 800c3a4:	4611      	mov	r1, r2
 800c3a6:	2200      	movs	r2, #0
 800c3a8:	602a      	str	r2, [r5, #0]
 800c3aa:	461a      	mov	r2, r3
 800c3ac:	f7f8 fcaa 	bl	8004d04 <_read>
 800c3b0:	1c43      	adds	r3, r0, #1
 800c3b2:	d102      	bne.n	800c3ba <_read_r+0x1e>
 800c3b4:	682b      	ldr	r3, [r5, #0]
 800c3b6:	b103      	cbz	r3, 800c3ba <_read_r+0x1e>
 800c3b8:	6023      	str	r3, [r4, #0]
 800c3ba:	bd38      	pop	{r3, r4, r5, pc}
 800c3bc:	20002b24 	.word	0x20002b24

0800c3c0 <round>:
 800c3c0:	ec51 0b10 	vmov	r0, r1, d0
 800c3c4:	b570      	push	{r4, r5, r6, lr}
 800c3c6:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800c3ca:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800c3ce:	2c13      	cmp	r4, #19
 800c3d0:	ee10 2a10 	vmov	r2, s0
 800c3d4:	460b      	mov	r3, r1
 800c3d6:	dc19      	bgt.n	800c40c <round+0x4c>
 800c3d8:	2c00      	cmp	r4, #0
 800c3da:	da09      	bge.n	800c3f0 <round+0x30>
 800c3dc:	3401      	adds	r4, #1
 800c3de:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800c3e2:	d103      	bne.n	800c3ec <round+0x2c>
 800c3e4:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800c3e8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c3ec:	2200      	movs	r2, #0
 800c3ee:	e028      	b.n	800c442 <round+0x82>
 800c3f0:	4d15      	ldr	r5, [pc, #84]	; (800c448 <round+0x88>)
 800c3f2:	4125      	asrs	r5, r4
 800c3f4:	ea01 0605 	and.w	r6, r1, r5
 800c3f8:	4332      	orrs	r2, r6
 800c3fa:	d00e      	beq.n	800c41a <round+0x5a>
 800c3fc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800c400:	fa42 f404 	asr.w	r4, r2, r4
 800c404:	4423      	add	r3, r4
 800c406:	ea23 0305 	bic.w	r3, r3, r5
 800c40a:	e7ef      	b.n	800c3ec <round+0x2c>
 800c40c:	2c33      	cmp	r4, #51	; 0x33
 800c40e:	dd07      	ble.n	800c420 <round+0x60>
 800c410:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800c414:	d101      	bne.n	800c41a <round+0x5a>
 800c416:	f7f3 ff59 	bl	80002cc <__adddf3>
 800c41a:	ec41 0b10 	vmov	d0, r0, r1
 800c41e:	bd70      	pop	{r4, r5, r6, pc}
 800c420:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800c424:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800c428:	40f5      	lsrs	r5, r6
 800c42a:	4228      	tst	r0, r5
 800c42c:	d0f5      	beq.n	800c41a <round+0x5a>
 800c42e:	2101      	movs	r1, #1
 800c430:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800c434:	fa01 f404 	lsl.w	r4, r1, r4
 800c438:	1912      	adds	r2, r2, r4
 800c43a:	bf28      	it	cs
 800c43c:	185b      	addcs	r3, r3, r1
 800c43e:	ea22 0205 	bic.w	r2, r2, r5
 800c442:	4619      	mov	r1, r3
 800c444:	4610      	mov	r0, r2
 800c446:	e7e8      	b.n	800c41a <round+0x5a>
 800c448:	000fffff 	.word	0x000fffff

0800c44c <_init>:
 800c44c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c44e:	bf00      	nop
 800c450:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c452:	bc08      	pop	{r3}
 800c454:	469e      	mov	lr, r3
 800c456:	4770      	bx	lr

0800c458 <_fini>:
 800c458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c45a:	bf00      	nop
 800c45c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c45e:	bc08      	pop	{r3}
 800c460:	469e      	mov	lr, r3
 800c462:	4770      	bx	lr
