v 20140308 2
C 63500 27500 1 0 0 stm32f072cb-local.sym
{
T 68500 47000 5 32 1 1 0 4 1
device=STM32F072CB
T 68500 46000 5 32 1 1 0 4 1
refdes=U200
T 63500 27500 5 10 0 0 0 0 1
devmap=ST/STM32F072CBT6
}
C 60600 64000 1 270 0 capacitor-1.sym
{
T 61195 63600 5 16 1 1 0 0 1
refdes=C200
T 61200 63000 5 16 1 1 0 2 1
value=4.7u
T 60400 64000 5 10 0 0 270 0 1
device=CAPACITOR
T 60600 64000 5 10 0 0 0 0 1
devmap=generic/C/1206
}
C 61600 64000 1 270 0 capacitor-1.sym
{
T 62195 63600 5 16 1 1 0 0 1
refdes=C202
T 62200 63000 5 16 1 1 0 2 1
value=100n
T 61400 64000 5 10 0 0 270 0 1
device=CAPACITOR
T 61600 64000 5 10 0 0 0 0 1
devmap=generic/C/0805
}
C 60700 61700 1 0 0 gnd-1.sym
{
T 61000 61600 5 16 1 1 0 5 1
value=DGND
T 60700 61700 5 10 0 0 0 0 1
net=${value}:1
}
N 61000 64000 61000 65000 4
N 62000 65000 62000 64000 4
N 63000 65000 63000 64000 4
N 61000 62300 61000 62600 4
N 62000 62500 62000 62600 4
N 63000 62500 63000 62600 4
C 57400 56600 1 90 0 crystal-1.sym
{
T 57200 57995 5 16 1 1 0 0 1
refdes=Y200
T 57200 57000 5 16 1 1 0 2 1
value=32.768 kHz
T 57600 56600 5 10 0 0 90 0 1
device=CAPACITOR
T 57400 56600 5 10 0 0 0 0 1
footprint=HEADER_2S.fp
}
C 56400 56900 1 180 0 capacitor-1.sym
{
T 56005 56300 5 16 1 1 0 2 1
refdes=C204
T 55400 56300 5 16 1 1 0 8 1
value=0F
T 56400 57100 5 10 0 0 180 0 1
device=CAPACITOR
T 56400 56900 5 10 0 0 0 0 1
devmap=generic/C/0805
}
N 57000 56600 57000 56500 4
N 56400 56500 58000 56500 4
C 56400 58900 1 180 0 capacitor-1.sym
{
T 56005 58300 5 16 1 1 0 2 1
refdes=C201
T 55400 58300 5 16 1 1 0 8 1
value=0F
T 56400 59100 5 10 0 0 180 0 1
device=CAPACITOR
T 56400 58900 5 10 0 0 0 0 1
devmap=generic/C/0805
}
N 56400 58500 58000 58500 4
N 57000 58500 57000 58400 4
N 54500 58500 55000 58500 4
N 54500 56500 55000 56500 4
N 54500 56300 54500 58500 4
N 60100 58000 58000 58000 4
N 58000 58000 58000 58500 4
N 60100 57000 58000 57000 4
N 58000 57000 58000 56500 4
C 57400 52600 1 90 0 crystal-1.sym
{
T 57600 52600 5 10 0 0 90 0 1
device=CAPACITOR
T 57200 53995 5 16 1 1 0 0 1
refdes=Y201
T 57200 53000 5 16 1 1 0 2 1
value=8 MHz
T 57400 52600 5 10 0 0 0 0 1
footprint=HEADER_2S.fp
}
C 56400 52900 1 180 0 capacitor-1.sym
{
T 56400 53100 5 10 0 0 180 0 1
device=CAPACITOR
T 56005 52300 5 16 1 1 0 2 1
refdes=C206
T 55400 52300 5 16 1 1 0 8 1
value=0F
T 56400 52900 5 10 0 0 0 0 1
devmap=generic/C/0805
}
N 57000 52600 57000 52500 4
N 56400 52500 58000 52500 4
C 56400 54900 1 180 0 capacitor-1.sym
{
T 56400 55100 5 10 0 0 180 0 1
device=CAPACITOR
T 56005 54300 5 16 1 1 0 2 1
refdes=C205
T 55400 54300 5 16 1 1 0 8 1
value=0F
T 56400 54900 5 10 0 0 0 0 1
devmap=generic/C/0805
}
N 56400 54500 58000 54500 4
N 57000 54500 57000 54400 4
N 54500 54500 55000 54500 4
N 54500 52500 55000 52500 4
C 54200 51700 1 0 0 gnd-1.sym
{
T 54200 51700 5 10 0 0 0 0 1
net=${value}:1
T 54500 51600 5 16 1 1 0 5 1
value=DGND
}
N 60100 54000 58000 54000 4
N 58000 54000 58000 54500 4
N 60100 53000 58000 53000 4
N 58000 53000 58000 52500 4
C 60100 49800 1 0 0 resistor-2.sym
{
T 60100 49600 5 10 0 0 0 0 1
device=RESISTOR
T 60195 50100 5 16 1 1 0 6 1
refdes=R244
T 61400 50100 5 16 1 1 0 0 1
value=10k
T 60100 49800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 58200 50200 1 0 0 netname-2.sym
{
T 58200 50200 5 10 0 0 0 0 1
net=${value}:1
T 58500 50600 5 16 1 1 0 3 1
value=+3.3V
}
N 60100 50000 58500 50000 4
N 58500 50000 58500 50200 4
C 60100 48800 1 0 0 resistor-2.sym
{
T 60100 48600 5 10 0 0 0 0 1
device=RESISTOR
T 60195 49100 5 16 1 1 0 6 1
refdes=R249
T 61400 49100 5 16 1 1 0 0 1
value=510
T 60100 48800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 60100 49000 58500 49000 4
C 58200 48200 1 0 0 gnd-1.sym
{
T 58200 48200 5 10 0 0 0 0 1
net=${value}:1
T 58500 48100 5 16 1 1 0 5 1
value=DGND
}
N 58500 48800 58500 49000 4
C 54200 55700 1 0 0 gnd-1.sym
{
T 54200 55700 5 10 0 0 0 0 1
net=${value}:1
T 54500 55600 5 16 1 1 0 5 1
value=DGND
}
N 54500 52300 54500 54500 4
N 61500 50000 63700 50000 4
N 61500 49000 62000 49000 4
N 62000 49000 62000 50000 4
N 73300 49000 75500 49000 4
N 76900 49000 80500 49000 4
N 73300 50000 75500 50000 4
N 76900 50000 80500 50000 4
N 73300 51000 75500 51000 4
N 76900 51000 80500 51000 4
N 73300 47000 75500 47000 4
N 76900 47000 80500 47000 4
N 73300 45000 75500 45000 4
C 75500 50800 1 0 0 resistor-2.sym
{
T 75595 51100 5 16 1 1 0 6 1
refdes=R239
T 76800 51100 5 16 1 1 0 0 1
value=0
T 75500 50600 5 10 0 0 0 0 1
device=RESISTOR
T 75500 50800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 75500 49800 1 0 0 resistor-2.sym
{
T 75595 50100 5 16 1 1 0 6 1
refdes=R240
T 76800 50100 5 16 1 1 0 0 1
value=0
T 75500 49600 5 10 0 0 0 0 1
device=RESISTOR
T 75500 49800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 75500 48800 1 0 0 resistor-2.sym
{
T 75595 49100 5 16 1 1 0 6 1
refdes=R241
T 76800 49100 5 16 1 1 0 0 1
value=0
T 75500 48600 5 10 0 0 0 0 1
device=RESISTOR
T 75500 48800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 75500 46800 1 0 0 resistor-2.sym
{
T 75595 47100 5 16 1 1 0 6 1
refdes=R242
T 76800 47100 5 16 1 1 0 0 1
value=0
T 75500 46600 5 10 0 0 0 0 1
device=RESISTOR
T 75500 46800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 75500 44800 1 0 0 resistor-2.sym
{
T 75595 45100 5 16 1 1 0 6 1
refdes=R245
T 76800 45100 5 16 1 1 0 0 1
value=0
T 75500 44600 5 10 0 0 0 0 1
device=RESISTOR
T 75500 44800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 76900 45000 80500 45000 4
N 63700 43000 61500 43000 4
N 63700 44000 61500 44000 4
N 63700 45000 61500 45000 4
C 60100 44800 1 0 0 resistor-2.sym
{
T 60100 44600 5 10 0 0 0 0 1
device=RESISTOR
T 60195 45100 5 16 1 1 0 6 1
refdes=R234
T 61400 45100 5 16 1 1 0 0 1
value=0
T 60100 44800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 60100 43800 1 0 0 resistor-2.sym
{
T 60100 43600 5 10 0 0 0 0 1
device=RESISTOR
T 60195 44100 5 16 1 1 0 6 1
refdes=R237
T 61400 44100 5 16 1 1 0 0 1
value=0
T 60100 43800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 60100 42800 1 0 0 resistor-2.sym
{
T 60100 42600 5 10 0 0 0 0 1
device=RESISTOR
T 60195 43100 5 16 1 1 0 6 1
refdes=R207
T 61400 43100 5 16 1 1 0 0 1
value=0
T 60100 42800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 54000 45000 60100 45000 4
N 54000 44000 60100 44000 4
N 54000 41000 56000 41000 4
N 76900 46000 80500 46000 4
N 76900 43000 80500 43000 4
N 76900 42000 80500 42000 4
N 73300 40000 75500 40000 4
C 75500 39800 1 0 0 resistor-2.sym
{
T 75500 39600 5 10 0 0 0 0 1
device=RESISTOR
T 75595 40100 5 16 1 1 0 6 1
refdes=R232
T 76800 40100 5 16 1 1 0 0 1
value=0
T 75500 39800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 80500 40000 76900 40000 4
N 73300 39000 75500 39000 4
C 75500 38800 1 0 0 resistor-2.sym
{
T 75500 38600 5 10 0 0 0 0 1
device=RESISTOR
T 75595 39100 5 16 1 1 0 6 1
refdes=R233
T 76800 39100 5 16 1 1 0 0 1
value=0
T 75500 38800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 80500 39000 76900 39000 4
N 73300 36000 75500 36000 4
C 75500 35800 1 0 0 resistor-2.sym
{
T 75500 35600 5 10 0 0 0 0 1
device=RESISTOR
T 75595 36100 5 16 1 1 0 6 1
refdes=R216
T 76800 36100 5 16 1 1 0 0 1
value=0
T 75500 35800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 76900 36000 80500 36000 4
N 73300 34000 75500 34000 4
C 75500 33800 1 0 0 resistor-2.sym
{
T 75500 33600 5 10 0 0 0 0 1
device=RESISTOR
T 75595 34100 5 16 1 1 0 6 1
refdes=R210
T 76800 34100 5 16 1 1 0 0 1
value=0
T 75500 33800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 76900 34000 80500 34000 4
N 73300 31000 75500 31000 4
C 75500 30800 1 0 0 resistor-2.sym
{
T 75500 30600 5 10 0 0 0 0 1
device=RESISTOR
T 75595 31100 5 16 1 1 0 6 1
refdes=R213
T 76800 31100 5 16 1 1 0 0 1
value=0
T 75500 30800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 76900 31000 80500 31000 4
N 73300 35000 75500 35000 4
C 75500 34800 1 0 0 resistor-2.sym
{
T 75500 34600 5 10 0 0 0 0 1
device=RESISTOR
T 75595 35100 5 16 1 1 0 6 1
refdes=R212
T 76800 35100 5 16 1 1 0 0 1
value=0
T 75500 34800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 76900 35000 80500 35000 4
N 73300 32000 75500 32000 4
C 75500 31800 1 0 0 resistor-2.sym
{
T 75500 31600 5 10 0 0 0 0 1
device=RESISTOR
T 75595 32100 5 16 1 1 0 6 1
refdes=R217
T 76800 32100 5 16 1 1 0 0 1
value=0
T 75500 31800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 76900 32000 80500 32000 4
N 73300 30000 75500 30000 4
C 75500 29800 1 0 0 resistor-2.sym
{
T 75500 29600 5 10 0 0 0 0 1
device=RESISTOR
T 75595 30100 5 16 1 1 0 6 1
refdes=R211
T 76800 30100 5 16 1 1 0 0 1
value=0
T 75500 29800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 76900 30000 80500 30000 4
N 73300 54000 75500 54000 4
C 75500 53800 1 0 0 resistor-2.sym
{
T 75500 53600 5 10 0 0 0 0 1
device=RESISTOR
T 75595 54100 5 16 1 1 0 6 1
refdes=R214
T 76800 54100 5 16 1 1 0 0 1
value=0
T 75500 53800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 76900 53000 80500 53000 4
N 73300 53000 75500 53000 4
C 75500 52800 1 0 0 resistor-2.sym
{
T 75500 52600 5 10 0 0 0 0 1
device=RESISTOR
T 75595 53100 5 16 1 1 0 6 1
refdes=R215
T 76800 53100 5 16 1 1 0 0 1
value=0
T 75500 52800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 76900 54000 80500 54000 4
N 75500 38000 73300 38000 4
C 75500 37800 1 0 0 resistor-2.sym
{
T 75500 37600 5 10 0 0 0 0 1
device=RESISTOR
T 75595 38100 5 16 1 1 0 6 1
refdes=R218
T 76800 38100 5 16 1 1 0 0 1
value=0
T 75500 37800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 80500 38000 76900 38000 4
N 61000 62500 63000 62500 4
N 61000 65000 65000 65000 4
N 65000 64000 65000 65200 4
N 66000 64000 66000 65000 4
C 64700 65200 1 0 0 netname-2.sym
{
T 65000 65600 5 16 1 1 0 3 1
value=+3.3V
T 64700 65200 5 10 0 0 0 0 1
net=${value}:1
}
N 65000 65000 70300 65000 4
C 70200 64000 1 90 1 resistor-2.sym
{
T 70400 64000 5 10 0 0 90 6 1
device=RESISTOR
T 70105 63900 5 16 1 1 0 0 1
refdes=R201
T 70100 62700 5 16 1 1 0 2 1
value=0
T 70200 64000 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 70000 62600 70000 60300 4
N 70000 65000 70000 64000 4
C 73600 64000 1 270 0 capacitor-1.sym
{
T 73400 64000 5 10 0 0 270 0 1
device=CAPACITOR
T 74195 63600 5 16 1 1 0 0 1
refdes=C207
T 74200 63000 5 16 1 1 0 2 1
value=1u
T 73600 64000 5 10 0 0 0 0 1
devmap=generic/C/1206
}
C 74600 64000 1 270 0 capacitor-1.sym
{
T 74400 64000 5 10 0 0 270 0 1
device=CAPACITOR
T 75195 63600 5 16 1 1 0 0 1
refdes=C208
T 75200 63000 5 16 1 1 0 2 1
value=10n
T 74600 64000 5 10 0 0 0 0 1
devmap=generic/C/0805
}
C 75300 61700 1 0 1 gnd-1.sym
{
T 75300 61700 5 10 0 0 0 6 1
net=${value}:1
T 75000 61600 5 16 1 1 0 5 1
value=AGND
}
C 71700 65200 1 0 0 netname-2.sym
{
T 71700 65200 5 10 0 0 0 0 1
net=${value}:1
T 72000 65600 5 16 1 1 0 3 1
value=+5V
}
N 74000 64000 74000 65000 4
N 75000 64000 75000 65000 4
N 75000 62300 75000 62600 4
N 74000 62500 74000 62600 4
N 74000 62500 75000 62500 4
N 72000 65200 72000 64000 4
N 72000 65000 75000 65000 4
C 70300 64400 1 0 0 schottky-1.sym
{
T 71095 65400 5 16 1 1 0 3 1
refdes=D200
T 71100 64600 5 16 1 1 0 5 1
value=BAT60
T 70300 64500 5 10 0 0 0 0 1
device=SCHOTTKY_DIODE
T 70300 64400 5 10 0 0 0 0 1
devmap=Infineon/BAT_60A_E6327
}
N 71700 65000 72000 65000 4
C 64700 22200 1 0 0 gnd-1.sym
{
T 65000 22100 5 16 1 1 0 5 1
value=DGND
T 64700 22200 5 10 0 0 0 0 1
net=${value}:1
}
N 65000 22800 65000 24100 4
N 65000 23500 68000 23500 4
N 66000 23500 66000 24100 4
N 68000 23500 68000 24100 4
C 71700 22200 1 0 0 gnd-1.sym
{
T 72000 22100 5 16 1 1 0 5 1
value=AGND
T 71700 22200 5 10 0 0 0 0 1
net=${value}:1
}
N 72000 22800 72000 24100 4
C 68200 64000 1 90 1 resistor-2.sym
{
T 68400 64000 5 10 0 0 90 6 1
device=RESISTOR
T 68105 63900 5 16 1 1 0 0 1
refdes=R236
T 68100 62700 5 16 1 1 0 2 1
value=0
T 68200 64000 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 68000 62600 68000 60300 4
N 68000 65000 68000 64000 4
N 73300 46000 75500 46000 4
C 75500 45800 1 0 0 resistor-2.sym
{
T 75500 45600 5 10 0 0 0 0 1
device=RESISTOR
T 75595 46100 5 16 1 1 0 6 1
refdes=R243
T 76800 46100 5 16 1 1 0 0 1
value=0
T 75500 45800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 73300 42000 75500 42000 4
C 75500 41800 1 0 0 resistor-2.sym
{
T 75500 41600 5 10 0 0 0 0 1
device=RESISTOR
T 75595 42100 5 16 1 1 0 6 1
refdes=R221
T 76800 42100 5 16 1 1 0 0 1
value=0
T 75500 41800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 63700 33000 61500 33000 4
C 60100 32800 1 0 0 resistor-2.sym
{
T 60100 32600 5 10 0 0 0 0 1
device=RESISTOR
T 60195 33100 5 16 1 1 0 6 1
refdes=R226
T 61400 33100 5 16 1 1 0 0 1
value=0
T 60100 32800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 59500 33000 60100 33000 4
N 73300 43000 75500 43000 4
C 75500 42800 1 0 0 resistor-2.sym
{
T 75500 42600 5 10 0 0 0 0 1
device=RESISTOR
T 75595 43100 5 16 1 1 0 6 1
refdes=R246
T 76800 43100 5 16 1 1 0 0 1
value=0
T 75500 42800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 63700 34000 61500 34000 4
C 60100 33800 1 0 0 resistor-2.sym
{
T 60100 33600 5 10 0 0 0 0 1
device=RESISTOR
T 60195 34100 5 16 1 1 0 6 1
refdes=R225
T 61400 34100 5 16 1 1 0 0 1
value=0
T 60100 33800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 59500 34000 60100 34000 4
N 63700 32000 61500 32000 4
C 60100 31800 1 0 0 resistor-2.sym
{
T 60100 31600 5 10 0 0 0 0 1
device=RESISTOR
T 60195 32100 5 16 1 1 0 6 1
refdes=R227
T 61400 32100 5 16 1 1 0 0 1
value=0
T 60100 31800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 59500 32000 60100 32000 4
N 63700 31000 61500 31000 4
C 60100 30800 1 0 0 resistor-2.sym
{
T 60100 30600 5 10 0 0 0 0 1
device=RESISTOR
T 60195 31100 5 16 1 1 0 6 1
refdes=R228
T 61400 31100 5 16 1 1 0 0 1
value=0
T 60100 30800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 59500 31000 60100 31000 4
N 63700 41000 61500 41000 4
C 60100 40800 1 0 0 resistor-2.sym
{
T 60100 40600 5 10 0 0 0 0 1
device=RESISTOR
T 60195 41100 5 16 1 1 0 6 1
refdes=R229
T 61400 41100 5 16 1 1 0 0 1
value=0
T 60100 40800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 59500 41000 60100 41000 4
N 63700 40000 61500 40000 4
C 60100 39800 1 0 0 resistor-2.sym
{
T 60100 39600 5 10 0 0 0 0 1
device=RESISTOR
T 60195 40100 5 16 1 1 0 6 1
refdes=R230
T 61400 40100 5 16 1 1 0 0 1
value=0
T 60100 39800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 59500 40000 60100 40000 4
N 63700 39000 61500 39000 4
C 60100 38800 1 0 0 resistor-2.sym
{
T 60100 38600 5 10 0 0 0 0 1
device=RESISTOR
T 60195 39100 5 16 1 1 0 6 1
refdes=R231
T 61400 39100 5 16 1 1 0 0 1
value=0
T 60100 38800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 59500 39000 60100 39000 4
N 63700 38000 61500 38000 4
C 60100 37800 1 0 0 resistor-2.sym
{
T 60100 37600 5 10 0 0 0 0 1
device=RESISTOR
T 60195 38100 5 16 1 1 0 6 1
refdes=R238
T 61400 38100 5 16 1 1 0 0 1
value=0
T 60100 37800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 59500 38000 60100 38000 4
N 63700 37000 61500 37000 4
C 60100 36800 1 0 0 resistor-2.sym
{
T 60100 36600 5 10 0 0 0 0 1
device=RESISTOR
T 60195 37100 5 16 1 1 0 6 1
refdes=R219
T 61400 37100 5 16 1 1 0 0 1
value=0
T 60100 36800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 59500 37000 60100 37000 4
N 63700 36000 61500 36000 4
C 60100 35800 1 0 0 resistor-2.sym
{
T 60100 35600 5 10 0 0 0 0 1
device=RESISTOR
T 60195 36100 5 16 1 1 0 6 1
refdes=R220
T 61400 36100 5 16 1 1 0 0 1
value=0
T 60100 35800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 59500 36000 60100 36000 4
N 63700 35000 61500 35000 4
C 60100 34800 1 0 0 resistor-2.sym
{
T 60100 34600 5 10 0 0 0 0 1
device=RESISTOR
T 60195 35100 5 16 1 1 0 6 1
refdes=R222
T 61400 35100 5 16 1 1 0 0 1
value=0
T 60100 34800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 59500 35000 60100 35000 4
C 58700 40700 1 0 0 nc-left-1.sym
{
T 57700 40800 5 10 0 0 0 0 1
value=NoConnection
T 57700 41200 5 10 0 0 0 0 1
device=DRC_Directive
}
C 58700 39700 1 0 0 nc-left-1.sym
{
T 57700 39800 5 10 0 0 0 0 1
value=NoConnection
T 57700 40200 5 10 0 0 0 0 1
device=DRC_Directive
}
C 58700 38700 1 0 0 nc-left-1.sym
{
T 57700 38800 5 10 0 0 0 0 1
value=NoConnection
T 57700 39200 5 10 0 0 0 0 1
device=DRC_Directive
}
C 58700 37700 1 0 0 nc-left-1.sym
{
T 57700 37800 5 10 0 0 0 0 1
value=NoConnection
T 57700 38200 5 10 0 0 0 0 1
device=DRC_Directive
}
C 58700 36700 1 0 0 nc-left-1.sym
{
T 57700 36800 5 10 0 0 0 0 1
value=NoConnection
T 57700 37200 5 10 0 0 0 0 1
device=DRC_Directive
}
C 58700 35700 1 0 0 nc-left-1.sym
{
T 57700 35800 5 10 0 0 0 0 1
value=NoConnection
T 57700 36200 5 10 0 0 0 0 1
device=DRC_Directive
}
C 58700 34700 1 0 0 nc-left-1.sym
{
T 57700 34800 5 10 0 0 0 0 1
value=NoConnection
T 57700 35200 5 10 0 0 0 0 1
device=DRC_Directive
}
C 59500 33700 1 0 1 nc-right-1.sym
{
T 60500 33600 5 10 0 0 0 6 1
value=NoConnection
T 60500 34000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 59500 32700 1 0 1 nc-right-1.sym
{
T 60500 32600 5 10 0 0 0 6 1
value=NoConnection
T 60500 33000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 59500 31700 1 0 1 nc-right-1.sym
{
T 60500 31600 5 10 0 0 0 6 1
value=NoConnection
T 60500 32000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 59500 30700 1 0 1 nc-right-1.sym
{
T 60500 30600 5 10 0 0 0 6 1
value=NoConnection
T 60500 31000 5 10 0 0 0 6 1
device=DRC_Directive
}
C 47200 45700 1 0 0 netname-2.sym
{
T 47500 46100 5 16 1 1 0 3 1
value=+3.3V
T 47200 45700 5 10 0 0 0 0 1
net=${value}:1
}
N 47500 45700 47500 45000 4
N 47500 45000 49000 45000 4
C 62600 64000 1 270 0 capacitor-1.sym
{
T 63195 63600 5 16 1 1 0 0 1
refdes=C203
T 63200 63000 5 16 1 1 0 2 1
value=100n
T 62400 64000 5 10 0 0 270 0 1
device=CAPACITOR
T 62600 64000 5 10 0 0 0 0 1
devmap=generic/C/0805
}
C 47200 39700 1 0 0 gnd-1.sym
{
T 47500 39600 5 16 1 1 0 5 1
value=DGND
T 47200 39700 5 10 0 0 0 0 1
net=${value}:1
}
N 47500 40300 47500 44000 4
N 47500 41000 49000 41000 4
N 47500 43000 49000 43000 4
N 47500 44000 49000 44000 4
C 48000 41700 1 0 0 nc-left-1.sym
{
T 47000 41800 5 10 0 0 0 0 1
value=NoConnection
T 47000 42200 5 10 0 0 0 0 1
device=DRC_Directive
}
C 54200 41700 1 0 0 nc-right-1.sym
{
T 53200 41600 5 10 0 0 0 0 1
value=NoConnection
T 53200 42000 5 10 0 0 0 0 1
device=DRC_Directive
}
N 54200 42000 54000 42000 4
C 54200 42700 1 0 0 nc-right-1.sym
{
T 53200 42600 5 10 0 0 0 0 1
value=NoConnection
T 53200 43000 5 10 0 0 0 0 1
device=DRC_Directive
}
N 54200 43000 54000 43000 4
B 50000 46500 3000 1000 3 0 1 2 100 100 0 -1 -1 -1 -1 -1
{
T 50200 47300 9 12 1 1 0 2 2
Cortex debug connector
Samtech FTSH-105
}
C 49000 40500 1 0 0 header-debug.sym
{
T 50300 45600 5 32 1 1 0 0 1
refdes=J200
T 49000 40500 5 10 0 0 0 0 1
devmap=generic/PinHeader-5x2
}
N 48800 42000 49000 42000 4
N 63700 30000 61500 30000 4
C 60100 29800 1 0 0 resistor-2.sym
{
T 60100 29600 5 10 0 0 0 0 1
device=RESISTOR
T 60195 30100 5 16 1 1 0 6 1
refdes=R202
T 61400 30100 5 16 1 1 0 0 1
value=0
T 60100 29800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 59500 30000 60100 30000 4
C 59500 29700 1 0 1 nc-right-1.sym
{
T 60500 29600 5 10 0 0 0 6 1
value=NoConnection
T 60500 30000 5 10 0 0 0 6 1
device=DRC_Directive
}
N 56000 41000 56000 43000 4
N 56000 43000 60100 43000 4
C 60100 57800 1 0 0 resistor-2.sym
{
T 60100 57600 5 10 0 0 0 0 1
device=RESISTOR
T 60195 58100 5 16 1 1 0 6 1
refdes=R203
T 61400 58100 5 16 1 1 0 0 1
value=0
T 60100 57800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 63700 58000 61500 58000 4
N 63700 57000 61500 57000 4
C 60100 56800 1 0 0 resistor-2.sym
{
T 60195 57100 5 16 1 1 0 6 1
refdes=R204
T 60100 56600 5 10 0 0 0 0 1
device=RESISTOR
T 61400 57100 5 16 1 1 0 0 1
value=0
T 60100 56800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 63700 54000 61500 54000 4
C 60100 53800 1 0 0 resistor-2.sym
{
T 60195 54100 5 16 1 1 0 6 1
refdes=R205
T 60100 53600 5 10 0 0 0 0 1
device=RESISTOR
T 61400 54100 5 16 1 1 0 0 1
value=0
T 60100 53800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 63700 53000 61500 53000 4
C 60100 52800 1 0 0 resistor-2.sym
{
T 60195 53100 5 16 1 1 0 6 1
refdes=R206
T 60100 52600 5 10 0 0 0 0 1
device=RESISTOR
T 61400 53100 5 16 1 1 0 0 1
value=0
T 60100 52800 5 10 0 0 0 0 1
devmap=generic/R/0805
}
C 65200 64000 1 90 1 resistor-2.sym
{
T 65400 64000 5 10 0 0 90 6 1
device=RESISTOR
T 65105 63900 5 16 1 1 0 0 1
refdes=R224
T 65100 62700 5 16 1 1 0 2 1
value=0
T 65200 64000 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 65000 62600 65000 60300 4
C 66200 64000 1 90 1 resistor-2.sym
{
T 66400 64000 5 10 0 0 90 6 1
device=RESISTOR
T 66105 63900 5 16 1 1 0 0 1
refdes=R248
T 66100 62700 5 16 1 1 0 2 1
value=0
T 66200 64000 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 66000 62600 66000 60300 4
C 72200 64000 1 90 1 resistor-2.sym
{
T 72400 64000 5 10 0 0 90 6 1
device=RESISTOR
T 72105 63900 5 16 1 1 0 0 1
refdes=R209
T 72100 62700 5 16 1 1 0 2 1
value=0
T 72200 64000 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 72000 62600 72000 60300 4
C 65200 25500 1 90 1 resistor-2.sym
{
T 65400 25500 5 10 0 0 90 6 1
device=RESISTOR
T 65105 25400 5 16 1 1 0 0 1
refdes=R223
T 65100 24200 5 16 1 1 0 2 1
value=0
T 65200 25500 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 65000 27700 65000 25500 4
C 66200 25500 1 90 1 resistor-2.sym
{
T 66400 25500 5 10 0 0 90 6 1
device=RESISTOR
T 66105 25400 5 16 1 1 0 0 1
refdes=R247
T 66100 24200 5 16 1 1 0 2 1
value=0
T 66200 25500 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 66000 27700 66000 25500 4
C 68200 25500 1 90 1 resistor-2.sym
{
T 68400 25500 5 10 0 0 90 6 1
device=RESISTOR
T 68105 25400 5 16 1 1 0 0 1
refdes=R235
T 68100 24200 5 16 1 1 0 2 1
value=0
T 68200 25500 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 68000 27700 68000 25500 4
C 72200 25500 1 90 1 resistor-2.sym
{
T 72400 25500 5 10 0 0 90 6 1
device=RESISTOR
T 72105 25400 5 16 1 1 0 0 1
refdes=R208
T 72100 24200 5 16 1 1 0 2 1
value=0
T 72200 25500 5 10 0 0 0 0 1
devmap=generic/R/0805
}
N 72000 27700 72000 25500 4
C 62200 58000 1 0 0 testpt-2.sym
{
T 62800 58500 5 16 1 1 0 1 1
refdes=TP203
T 62400 58700 5 10 0 0 0 0 1
device=TESTPOINT
T 62200 58000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 62200 57000 1 0 0 testpt-2.sym
{
T 62800 57500 5 16 1 1 0 1 1
refdes=TP204
T 62400 57700 5 10 0 0 0 0 1
device=TESTPOINT
T 62200 57000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 62200 54000 1 0 0 testpt-2.sym
{
T 62800 54500 5 16 1 1 0 1 1
refdes=TP205
T 62400 54700 5 10 0 0 0 0 1
device=TESTPOINT
T 62200 54000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 62200 53000 1 0 0 testpt-2.sym
{
T 62800 53500 5 16 1 1 0 1 1
refdes=TP206
T 62400 53700 5 10 0 0 0 0 1
device=TESTPOINT
T 62200 53000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 62200 50000 1 0 0 testpt-2.sym
{
T 62800 50500 5 16 1 1 0 1 1
refdes=TP244
T 62400 50700 5 10 0 0 0 0 1
device=TESTPOINT
T 62200 50000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 62200 45000 1 0 0 testpt-2.sym
{
T 62800 45500 5 16 1 1 0 1 1
refdes=TP234
T 62400 45700 5 10 0 0 0 0 1
device=TESTPOINT
T 62200 45000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 62200 44000 1 0 0 testpt-2.sym
{
T 62800 44500 5 16 1 1 0 1 1
refdes=TP237
T 62400 44700 5 10 0 0 0 0 1
device=TESTPOINT
T 62200 44000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 62200 43000 1 0 0 testpt-2.sym
{
T 62800 43500 5 16 1 1 0 1 1
refdes=TP207
T 62400 43700 5 10 0 0 0 0 1
device=TESTPOINT
T 62200 43000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 62200 41000 1 0 0 testpt-2.sym
{
T 62800 41500 5 16 1 1 0 1 1
refdes=TP229
T 62400 41700 5 10 0 0 0 0 1
device=TESTPOINT
T 62200 41000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 62200 40000 1 0 0 testpt-2.sym
{
T 62800 40500 5 16 1 1 0 1 1
refdes=TP230
T 62400 40700 5 10 0 0 0 0 1
device=TESTPOINT
T 62200 40000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 62200 39000 1 0 0 testpt-2.sym
{
T 62800 39500 5 16 1 1 0 1 1
refdes=TP231
T 62400 39700 5 10 0 0 0 0 1
device=TESTPOINT
T 62200 39000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 62200 38000 1 0 0 testpt-2.sym
{
T 62800 38500 5 16 1 1 0 1 1
refdes=TP238
T 62400 38700 5 10 0 0 0 0 1
device=TESTPOINT
T 62200 38000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 74800 40000 1 0 1 testpt-2.sym
{
T 74200 40500 5 16 1 1 0 7 1
refdes=TP232
T 74600 40700 5 10 0 0 0 6 1
device=TESTPOINT
T 74800 40000 5 10 0 0 0 6 1
footprint=TEST_PIN_1.fp
}
C 74800 39000 1 0 1 testpt-2.sym
{
T 74200 39500 5 16 1 1 0 7 1
refdes=TP233
T 74600 39700 5 10 0 0 0 6 1
device=TESTPOINT
T 74800 39000 5 10 0 0 0 6 1
footprint=TEST_PIN_1.fp
}
C 74800 38000 1 0 1 testpt-2.sym
{
T 74200 38500 5 16 1 1 0 7 1
refdes=TP218
T 74600 38700 5 10 0 0 0 6 1
device=TESTPOINT
T 74800 38000 5 10 0 0 0 6 1
footprint=TEST_PIN_1.fp
}
C 62200 37000 1 0 0 testpt-2.sym
{
T 62800 37500 5 16 1 1 0 1 1
refdes=TP219
T 62400 37700 5 10 0 0 0 0 1
device=TESTPOINT
T 62200 37000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 62200 36000 1 0 0 testpt-2.sym
{
T 62800 36500 5 16 1 1 0 1 1
refdes=TP220
T 62400 36700 5 10 0 0 0 0 1
device=TESTPOINT
T 62200 36000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 62200 35000 1 0 0 testpt-2.sym
{
T 62800 35500 5 16 1 1 0 1 1
refdes=TP222
T 62400 35700 5 10 0 0 0 0 1
device=TESTPOINT
T 62200 35000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 62200 34000 1 0 0 testpt-2.sym
{
T 62800 34500 5 16 1 1 0 1 1
refdes=TP225
T 62400 34700 5 10 0 0 0 0 1
device=TESTPOINT
T 62200 34000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 62200 33000 1 0 0 testpt-2.sym
{
T 62800 33500 5 16 1 1 0 1 1
refdes=TP226
T 62400 33700 5 10 0 0 0 0 1
device=TESTPOINT
T 62200 33000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 62200 32000 1 0 0 testpt-2.sym
{
T 62800 32500 5 16 1 1 0 1 1
refdes=TP227
T 62400 32700 5 10 0 0 0 0 1
device=TESTPOINT
T 62200 32000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 62200 31000 1 0 0 testpt-2.sym
{
T 62800 31500 5 16 1 1 0 1 1
refdes=TP228
T 62400 31700 5 10 0 0 0 0 1
device=TESTPOINT
T 62200 31000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 62200 30000 1 0 0 testpt-2.sym
{
T 62800 30500 5 16 1 1 0 1 1
refdes=TP202
T 62400 30700 5 10 0 0 0 0 1
device=TESTPOINT
T 62200 30000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 74200 54000 1 0 0 testpt-2.sym
{
T 74200 54500 5 16 1 1 0 7 1
refdes=TP214
T 74400 54700 5 10 0 0 0 0 1
device=TESTPOINT
T 74200 54000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 74200 53000 1 0 0 testpt-2.sym
{
T 74200 53500 5 16 1 1 0 7 1
refdes=TP215
T 74400 53700 5 10 0 0 0 0 1
device=TESTPOINT
T 74200 53000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 74200 51000 1 0 0 testpt-2.sym
{
T 74200 51500 5 16 1 1 0 7 1
refdes=TP239
T 74400 51700 5 10 0 0 0 0 1
device=TESTPOINT
T 74200 51000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 74200 50000 1 0 0 testpt-2.sym
{
T 74200 50500 5 16 1 1 0 7 1
refdes=TP240
T 74400 50700 5 10 0 0 0 0 1
device=TESTPOINT
T 74200 50000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 74200 49000 1 0 0 testpt-2.sym
{
T 74200 49500 5 16 1 1 0 7 1
refdes=TP241
T 74400 49700 5 10 0 0 0 0 1
device=TESTPOINT
T 74200 49000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 74200 47000 1 0 0 testpt-2.sym
{
T 74200 47500 5 16 1 1 0 7 1
refdes=TP242
T 74400 47700 5 10 0 0 0 0 1
device=TESTPOINT
T 74200 47000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 74200 46000 1 0 0 testpt-2.sym
{
T 74200 46500 5 16 1 1 0 7 1
refdes=TP243
T 74400 46700 5 10 0 0 0 0 1
device=TESTPOINT
T 74200 46000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 74200 45000 1 0 0 testpt-2.sym
{
T 74200 45500 5 16 1 1 0 7 1
refdes=TP245
T 74400 45700 5 10 0 0 0 0 1
device=TESTPOINT
T 74200 45000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 74200 43000 1 0 0 testpt-2.sym
{
T 74200 43500 5 16 1 1 0 7 1
refdes=TP246
T 74400 43700 5 10 0 0 0 0 1
device=TESTPOINT
T 74200 43000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 74200 42000 1 0 0 testpt-2.sym
{
T 74200 42500 5 16 1 1 0 7 1
refdes=TP221
T 74400 42700 5 10 0 0 0 0 1
device=TESTPOINT
T 74200 42000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 74200 36000 1 0 0 testpt-2.sym
{
T 74200 36500 5 16 1 1 0 7 1
refdes=TP216
T 74400 36700 5 10 0 0 0 0 1
device=TESTPOINT
T 74200 36000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 74200 35000 1 0 0 testpt-2.sym
{
T 74200 35500 5 16 1 1 0 7 1
refdes=TP212
T 74400 35700 5 10 0 0 0 0 1
device=TESTPOINT
T 74200 35000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 74200 34000 1 0 0 testpt-2.sym
{
T 74200 34500 5 16 1 1 0 7 1
refdes=TP210
T 74400 34700 5 10 0 0 0 0 1
device=TESTPOINT
T 74200 34000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 74200 32000 1 0 0 testpt-2.sym
{
T 74200 32500 5 16 1 1 0 7 1
refdes=TP217
T 74400 32700 5 10 0 0 0 0 1
device=TESTPOINT
T 74200 32000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 74200 31000 1 0 0 testpt-2.sym
{
T 74200 31500 5 16 1 1 0 7 1
refdes=TP213
T 74400 31700 5 10 0 0 0 0 1
device=TESTPOINT
T 74200 31000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 74200 30000 1 0 0 testpt-2.sym
{
T 74200 30500 5 16 1 1 0 7 1
refdes=TP211
T 74400 30700 5 10 0 0 0 0 1
device=TESTPOINT
T 74200 30000 5 10 0 0 0 0 1
footprint=TEST_PIN_1.fp
}
C 65000 61200 1 270 1 testpt-2.sym
{
T 65500 61200 5 16 1 1 0 5 1
refdes=TP224
T 65700 61400 5 10 0 0 90 2 1
device=TESTPOINT
T 65000 61200 5 10 0 0 90 2 1
footprint=TEST_PIN_1.fp
}
C 66000 61200 1 270 1 testpt-2.sym
{
T 66500 61200 5 16 1 1 0 5 1
refdes=TP248
T 66700 61400 5 10 0 0 90 2 1
device=TESTPOINT
T 66000 61200 5 10 0 0 90 2 1
footprint=TEST_PIN_1.fp
}
C 68000 61200 1 270 1 testpt-2.sym
{
T 68500 61200 5 16 1 1 0 5 1
refdes=TP236
T 68700 61400 5 10 0 0 90 2 1
device=TESTPOINT
T 68000 61200 5 10 0 0 90 2 1
footprint=TEST_PIN_1.fp
}
C 70000 61200 1 270 1 testpt-2.sym
{
T 70500 61200 5 16 1 1 0 5 1
refdes=TP201
T 70700 61400 5 10 0 0 90 2 1
device=TESTPOINT
T 70000 61200 5 10 0 0 90 2 1
footprint=TEST_PIN_1.fp
}
C 72000 61200 1 270 1 testpt-2.sym
{
T 72500 61200 5 16 1 1 0 5 1
refdes=TP209
T 72700 61400 5 10 0 0 90 2 1
device=TESTPOINT
T 72000 61200 5 10 0 0 90 2 1
footprint=TEST_PIN_1.fp
}
C 65000 26700 1 270 1 testpt-2.sym
{
T 65500 26700 5 16 1 1 0 5 1
refdes=TP223
T 65700 26900 5 10 0 0 90 2 1
device=TESTPOINT
T 65000 26700 5 10 0 0 90 2 1
footprint=TEST_PIN_1.fp
}
C 66000 26700 1 270 1 testpt-2.sym
{
T 66500 26700 5 16 1 1 0 5 1
refdes=TP247
T 66700 26900 5 10 0 0 90 2 1
device=TESTPOINT
T 66000 26700 5 10 0 0 90 2 1
footprint=TEST_PIN_1.fp
}
C 68000 26700 1 270 1 testpt-2.sym
{
T 68500 26700 5 16 1 1 0 5 1
refdes=TP235
T 68700 26900 5 10 0 0 90 2 1
device=TESTPOINT
T 68000 26700 5 10 0 0 90 2 1
footprint=TEST_PIN_1.fp
}
C 72000 26700 1 270 1 testpt-2.sym
{
T 72500 26700 5 16 1 1 0 5 1
refdes=TP208
T 72700 26900 5 10 0 0 90 2 1
device=TESTPOINT
T 72000 26700 5 10 0 0 90 2 1
footprint=TEST_PIN_1.fp
}
C 81700 37800 1 0 1 input-1.sym
{
T 81700 37600 5 10 0 0 0 6 1
device=INPUT
T 80500 38100 5 16 1 1 0 6 1
refdes=CAN_NPOK
T 81700 37800 5 10 0 0 0 6 1
net=${refdes}:1
}
C 80500 53800 1 0 0 output-1.sym
{
T 80700 53600 5 10 0 0 0 0 1
device=OUTPUT
T 80500 54100 5 16 1 1 0 6 1
refdes=MCU_OVP_REF
T 80500 53800 5 10 0 0 0 0 1
net=${refdes}:1
}
C 80500 52800 1 0 0 output-1.sym
{
T 80700 52600 5 10 0 0 0 0 1
device=OUTPUT
T 80500 53100 5 16 1 1 0 6 1
refdes=MCU_OCP_REF
T 80500 52800 5 10 0 0 0 0 1
net=${refdes}:1
}
C 80500 50800 1 0 0 output-1.sym
{
T 80700 50600 5 10 0 0 0 0 1
device=OUTPUT
T 80500 51100 5 16 1 1 0 6 1
refdes=SPI_SCLK
T 80500 50800 5 10 0 0 0 0 1
net=${refdes}:1
}
C 80500 49800 1 0 0 output-1.sym
{
T 80700 49600 5 10 0 0 0 0 1
device=OUTPUT
T 80500 50100 5 16 1 1 0 6 1
refdes=SPI_MISO
T 80500 49800 5 10 0 0 0 0 1
net=${refdes}:1
}
C 80500 48800 1 0 0 output-1.sym
{
T 80700 48600 5 10 0 0 0 0 1
device=OUTPUT
T 80500 49100 5 16 1 1 0 6 1
refdes=SPI_MOSI
T 80500 48800 5 10 0 0 0 0 1
net=${refdes}:1
}
C 80500 46800 1 0 0 output-1.sym
{
T 80700 46600 5 10 0 0 0 0 1
device=OUTPUT
T 80500 46800 5 10 0 0 0 0 1
net=${refdes}:1
T 80500 47100 5 16 1 1 0 6 1
refdes=DAC_SPI_CS_N
}
C 80500 45800 1 0 0 output-1.sym
{
T 80700 45600 5 10 0 0 0 0 1
device=OUTPUT
T 80500 45800 5 10 0 0 0 0 1
net=${refdes}:1
T 80500 46100 5 16 1 1 0 6 1
refdes=DAC_LDAC_N
}
C 80500 44800 1 0 0 output-1.sym
{
T 80700 44600 5 10 0 0 0 0 1
device=OUTPUT
T 80500 44800 5 10 0 0 0 0 1
net=${refdes}:1
T 80500 45100 5 16 1 1 0 6 1
refdes=DAC_RESET_N
}
C 80500 42800 1 0 0 output-1.sym
{
T 80700 42600 5 10 0 0 0 0 1
device=OUTPUT
T 80500 42800 5 10 0 0 0 0 1
net=${refdes}:1
T 80500 43100 5 16 1 1 0 6 1
refdes=ADC_SPI_CS_N
}
C 80500 41800 1 0 0 output-1.sym
{
T 80700 41600 5 10 0 0 0 0 1
device=OUTPUT
T 80500 41800 5 10 0 0 0 0 1
net=${refdes}:1
T 80500 42100 5 16 1 1 0 6 1
refdes=ADC_SYNC_N
}
C 80500 34800 1 0 0 output-1.sym
{
T 80700 34600 5 10 0 0 0 0 1
device=OUTPUT
T 80500 34800 5 10 0 0 0 0 1
net=${refdes}:1
T 80500 35100 5 16 1 1 0 6 1
refdes=FAN1_PWM
}
C 81700 35800 1 0 1 input-1.sym
{
T 81700 35600 5 10 0 0 0 6 1
device=INPUT
T 80500 36100 5 16 1 1 0 6 1
refdes=FAN1_TACH
T 81700 35800 5 10 0 0 0 6 1
net=${refdes}:1
}
C 81700 33800 1 0 1 input-1.sym
{
T 81700 33600 5 10 0 0 0 6 1
device=INPUT
T 80500 34100 5 16 1 1 0 6 1
refdes=FAN1_TEMP
T 81700 33800 5 10 0 0 0 6 1
net=${refdes}:1
}
C 80500 30800 1 0 0 output-1.sym
{
T 80700 30600 5 10 0 0 0 0 1
device=OUTPUT
T 80500 30800 5 10 0 0 0 0 1
net=${refdes}:1
T 80500 31100 5 16 1 1 0 6 1
refdes=FAN2_PWM
}
C 81700 31800 1 0 1 input-1.sym
{
T 81700 31600 5 10 0 0 0 6 1
device=INPUT
T 81700 31800 5 10 0 0 0 6 1
net=${refdes}:1
T 80500 32100 5 16 1 1 0 6 1
refdes=FAN2_TACH
}
C 81700 29800 1 0 1 input-1.sym
{
T 81700 29600 5 10 0 0 0 6 1
device=INPUT
T 81700 29800 5 10 0 0 0 6 1
net=${refdes}:1
T 80500 30100 5 16 1 1 0 6 1
refdes=FAN2_TEMP
}
C 81700 39800 1 0 1 input-1.sym
{
T 81700 39600 5 10 0 0 0 6 1
device=INPUT
T 80500 40100 5 16 1 1 0 6 1
refdes=CAN_RX
T 81700 39800 5 10 0 0 0 6 1
net=${refdes}:1
}
C 80500 38800 1 0 0 output-1.sym
{
T 80700 38600 5 10 0 0 0 0 1
device=OUTPUT
T 80500 38800 5 10 0 0 0 0 1
net=${refdes}:1
T 80500 39100 5 16 1 1 0 6 1
refdes=CAN_TX
}
