# Reading pref.tcl
# do processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture {C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:08 on Nov 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture" C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/buffer.sv 
# -- Compiling module buffer
# 
# Top level modules:
# 	buffer
# End time: 14:33:08 on Nov 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture {C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/instructionDecode.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:08 on Nov 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture" C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/instructionDecode.sv 
# -- Compiling module instructionDecode
# 
# Top level modules:
# 	instructionDecode
# End time: 14:33:08 on Nov 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture {C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/registerBank.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:08 on Nov 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture" C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/registerBank.sv 
# -- Compiling module registerBank
# 
# Top level modules:
# 	registerBank
# End time: 14:33:08 on Nov 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture {C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/signExtend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:08 on Nov 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture" C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/signExtend.sv 
# -- Compiling module signExtend
# 
# Top level modules:
# 	signExtend
# End time: 14:33:08 on Nov 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture {C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/controlUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:08 on Nov 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture" C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/controlUnit.sv 
# -- Compiling module controlUnit
# 
# Top level modules:
# 	controlUnit
# End time: 14:33:08 on Nov 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture {C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/immSrcControl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:08 on Nov 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture" C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/immSrcControl.sv 
# -- Compiling module immSrcControl
# 
# Top level modules:
# 	immSrcControl
# End time: 14:33:08 on Nov 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture {C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/branchFlagControl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:08 on Nov 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture" C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/branchFlagControl.sv 
# -- Compiling module branchFlagControl
# 
# Top level modules:
# 	branchFlagControl
# End time: 14:33:08 on Nov 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture {C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/aluControl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:08 on Nov 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture" C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/aluControl.sv 
# -- Compiling module aluControl
# 
# Top level modules:
# 	aluControl
# End time: 14:33:08 on Nov 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture {C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/memWriteControl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:08 on Nov 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture" C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/memWriteControl.sv 
# -- Compiling module memWriteControl
# 
# Top level modules:
# 	memWriteControl
# End time: 14:33:08 on Nov 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture {C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/memToRegControl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:08 on Nov 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture" C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/memToRegControl.sv 
# -- Compiling module memToRegControl
# 
# Top level modules:
# 	memToRegControl
# End time: 14:33:08 on Nov 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture {C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/regWriteControl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:08 on Nov 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture" C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/regWriteControl.sv 
# -- Compiling module regWriteControl
# 
# Top level modules:
# 	regWriteControl
# End time: 14:33:08 on Nov 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture {C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/modeSelectorUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:09 on Nov 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture" C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/modeSelectorUnit.sv 
# -- Compiling module modeSelectorUnit
# 
# Top level modules:
# 	modeSelectorUnit
# End time: 14:33:09 on Nov 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture {C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/instructionDecode_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:33:09 on Nov 20,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture" C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/instructionDecode_tb.sv 
# -- Compiling module instructionDecode_tb
# 
# Top level modules:
# 	instructionDecode_tb
# End time: 14:33:09 on Nov 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  instructionDecode_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" instructionDecode_tb 
# Start time: 14:33:09 on Nov 20,2023
# Loading sv_std.std
# Loading work.instructionDecode_tb
# Loading work.instructionDecode
# Loading work.signExtend
# Loading work.registerBank
# Loading work.buffer
# Loading work.controlUnit
# Loading work.immSrcControl
# Loading work.branchFlagControl
# Loading work.aluControl
# Loading work.memWriteControl
# Loading work.memToRegControl
# Loading work.regWriteControl
# Loading work.modeSelectorUnit
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: luisA  Hostname: LAZH  ProcessID: 10232
#           Attempting to use alternate WLF file "./wlftjkj5h4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjkj5h4
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Test inst 1: not r1, r10
# Optype 00
# Opcode verificado correctamente
# Ra verificado correctamente
# Rb verificado correctamente
# Rc verificado correctamente
# aluControl es igual a 8
# regWrite es 1
# memToReg es 0
# memWrite es 0
# branchFlag es 0
# immSrc es 0
# pc es 0
# regWriteV es 0
# modeSel es 0
# 
# Test inst 2: div r10, r6, #15
# Optype es 2
# Opcode verificado correctamente
# Ra verificado correctamente
# Rb verificado correctamente
# Rc verificado correctamente
# ImmExtend es 15
# aluControl es igual a 5
# regWrite es 1
# memToReg es 0
# memWrite es 0
# branchFlag es 0
# immSrc es 1
# pc es 0
# regWriteV es 0
# modeSel es 0
# 
# Test inst 3: ld r15, [r0+r4]
# Optype es 1
# Opcode verificado correctamente
# Ra verificado correctamente
# Rb verificado correctamente
# Rc verificado correctamente
# aluControl es igual a 1
# regWrite es 1
# memToReg es 0
# memWrite es 0
# branchFlag es 0
# immSrc es 1
# pc es 0
# regWriteV es 0
# modeSel es 0
# 
# Test inst 4: B label
# Optype es 3
# Opcode verificado correctamente
# Ra verificado correctamente
# Rb verificado correctamente
# Rc verificado correctamente
# aluControl es igual a 1
# regWrite es 1
# memToReg es 0
# memWrite es 0
# branchFlag es 0
# immSrc es 1
# pc es 0
# regWriteV es 0
# modeSel es 0
# 
# Test inst 5: Addv r2, r3, r5
# Optype es 0
# Opcode verificado correctamente
# Ra verificado correctamente
# Rb verificado correctamente
# Rc verificado correctamente
# Rd3 (valor de Rc) es 0
# Rd2 (valor de Rb) es 0
# Rd1 (valor de Ra) es 0
# aluControl es igual a 0
# regWrite es 1
# memToReg es 0
# memWrite es 0
# branchFlag es 0
# immSrc es 1
# pc es 0
# regWriteV es 1
# modeSel es 1
# 
# Test inst 6; add r3,r1,r2
# Optype es 0
# Opcode verificado correctamente
# Ra verificado correctamente
# Rb verificado correctamente
# Rc verificado correctamente
# Rd3 (valor de Rc) es 0
# Rd2 (valor de Rb) es 10
# Rd1 (valor de Ra) es 15
# aluControl es igual a 0
# regWrite es 1
# memToReg es 0
# memWrite es 0
# branchFlag es 0
# immSrc es 1
# pc es 0
# regWriteV es 0
# modeSel es 0
# 
# Test inst 7: Mulv r3, r1, r2
# Optype es 0
# Opcode verificado correctamente
# aluControl es igual a 0
# regWrite es 1
# memToReg es 0
# memWrite es 0
# branchFlag es 0
# immSrc es 1
# pc es 0
# rdv3 es 0
# rdv2 es 123152
# rdv1 es 981275
# regWriteV es 1
# modeSel es 1
# Break key hit
# Simulation stop requested.
# End time: 14:33:21 on Nov 20,2023, Elapsed time: 0:00:12
# Errors: 0, Warnings: 2
