diff --git a/arch/arm/dts/phycore-stm32mp1-1-u-boot.dtsi b/arch/arm/dts/phycore-stm32mp1-1-u-boot.dtsi
index 15c8ca1..a683814 100644
--- a/arch/arm/dts/phycore-stm32mp1-1-u-boot.dtsi
+++ b/arch/arm/dts/phycore-stm32mp1-1-u-boot.dtsi
@@ -5,7 +5,7 @@
 
 #include <dt-bindings/clock/stm32mp1-clksrc.h>
 #include "stm32mp157-u-boot.dtsi"
-#include "stm32mp15-ddr3-2x4Gb-1066-binG.dtsi"
+#include "phycore-stm32mp15-ddr3-2x4Gb-1066-binG.dtsi"
 
 / {
 	aliases {
diff --git a/arch/arm/dts/phycore-stm32mp1-1.dts b/arch/arm/dts/phycore-stm32mp1-1.dts
index 3faa54f..68d6775 100644
--- a/arch/arm/dts/phycore-stm32mp1-1.dts
+++ b/arch/arm/dts/phycore-stm32mp1-1.dts
@@ -10,7 +10,7 @@
 #include "phyboard-stm32mp1-alpha.dtsi"
 
 / {
-        model = "Phytec GmbH phycore-stm32mp1-1 Alpha Dev Board";
+        model = "Phytec GmbH phycore-stm32mp1-1 Alpha1-Kit Dev Board";
         compatible = "phycore-stm32mp1-1", "phytec,pcm068-1534-0-005", "phytec,pcm939-1517-1-002", "st,stm32mp157";
 
 };
diff --git a/arch/arm/dts/phycore-stm32mp1-2-u-boot.dtsi b/arch/arm/dts/phycore-stm32mp1-2-u-boot.dtsi
index 8a53289..a683814 100644
--- a/arch/arm/dts/phycore-stm32mp1-2-u-boot.dtsi
+++ b/arch/arm/dts/phycore-stm32mp1-2-u-boot.dtsi
@@ -5,7 +5,7 @@
 
 #include <dt-bindings/clock/stm32mp1-clksrc.h>
 #include "stm32mp157-u-boot.dtsi"
-#include "stm32mp15-ddr3-1x4Gb-1066-binG.dtsi"
+#include "phycore-stm32mp15-ddr3-2x4Gb-1066-binG.dtsi"
 
 / {
 	aliases {
diff --git a/arch/arm/dts/phycore-stm32mp1-2.dts b/arch/arm/dts/phycore-stm32mp1-2.dts
index 2a4e764..9730ef8 100644
--- a/arch/arm/dts/phycore-stm32mp1-2.dts
+++ b/arch/arm/dts/phycore-stm32mp1-2.dts
@@ -7,11 +7,11 @@
 /dts-v1/;
 
 #include "phycore-stm32mp157cac-som.dtsi"
-#include "phyboard-stm32mp1-alpha.dtsi"
+#include "phyboard-stm32mp1.dtsi"
 
 / {
-        model = "Phytec GmbH phycore-stm32mp1-2 Alpha Dev Board";
-        compatible = "phycore-stm32mp1-2", "phytec,pcm068-1534-0-005", "phytec,pcm939-1517-1-002", "st,stm32mp157";
+        model = "Phytec GmbH phycore-stm32mp1-2 Alpha2-Kit Dev Board";
+        compatible = "phycore-stm32mp1-2", "phytec,pcm068-1534-0-005", "phytec,pcm939-1517-2", "st,stm32mp157";
 
 };
 
@@ -36,10 +36,10 @@
 };
 
 &fmc {
-        status = "okay";
+        status = "disabled";
 };
 
 &sdmmc2 {
-        status = "disabled";
+        status = "okay";
 };
 
diff --git a/arch/arm/dts/phycore-stm32mp1-3-u-boot.dtsi b/arch/arm/dts/phycore-stm32mp1-3-u-boot.dtsi
index 15c8ca1..a683814 100644
--- a/arch/arm/dts/phycore-stm32mp1-3-u-boot.dtsi
+++ b/arch/arm/dts/phycore-stm32mp1-3-u-boot.dtsi
@@ -5,7 +5,7 @@
 
 #include <dt-bindings/clock/stm32mp1-clksrc.h>
 #include "stm32mp157-u-boot.dtsi"
-#include "stm32mp15-ddr3-2x4Gb-1066-binG.dtsi"
+#include "phycore-stm32mp15-ddr3-2x4Gb-1066-binG.dtsi"
 
 / {
 	aliases {
diff --git a/arch/arm/dts/phycore-stm32mp1-4-u-boot.dtsi b/arch/arm/dts/phycore-stm32mp1-4-u-boot.dtsi
index 9a2199e..41e10a0 100644
--- a/arch/arm/dts/phycore-stm32mp1-4-u-boot.dtsi
+++ b/arch/arm/dts/phycore-stm32mp1-4-u-boot.dtsi
@@ -5,7 +5,7 @@
 
 #include <dt-bindings/clock/stm32mp1-clksrc.h>
 #include "stm32mp157-u-boot.dtsi"
-#include "stm32mp15-ddr3-2x4Gb-1066-binG.dtsi"
+#include "phycore-stm32mp15-ddr3-2x4Gb-1066-binG.dtsi"
 
 / {
 	aliases {
diff --git a/arch/arm/dts/phycore-stm32mp1-5-u-boot.dtsi b/arch/arm/dts/phycore-stm32mp1-5-u-boot.dtsi
index 15c8ca1..a683814 100644
--- a/arch/arm/dts/phycore-stm32mp1-5-u-boot.dtsi
+++ b/arch/arm/dts/phycore-stm32mp1-5-u-boot.dtsi
@@ -5,7 +5,7 @@
 
 #include <dt-bindings/clock/stm32mp1-clksrc.h>
 #include "stm32mp157-u-boot.dtsi"
-#include "stm32mp15-ddr3-2x4Gb-1066-binG.dtsi"
+#include "phycore-stm32mp15-ddr3-2x4Gb-1066-binG.dtsi"
 
 / {
 	aliases {
diff --git a/arch/arm/dts/phycore-stm32mp1-6-u-boot.dtsi b/arch/arm/dts/phycore-stm32mp1-6-u-boot.dtsi
index 8a53289..19251b2 100644
--- a/arch/arm/dts/phycore-stm32mp1-6-u-boot.dtsi
+++ b/arch/arm/dts/phycore-stm32mp1-6-u-boot.dtsi
@@ -5,7 +5,7 @@
 
 #include <dt-bindings/clock/stm32mp1-clksrc.h>
 #include "stm32mp157-u-boot.dtsi"
-#include "stm32mp15-ddr3-1x4Gb-1066-binG.dtsi"
+#include "phycore-stm32mp15-ddr3-2x2Gb-1066-binG.dtsi"
 
 / {
 	aliases {
diff --git a/arch/arm/dts/phycore-stm32mp1-7-u-boot.dtsi b/arch/arm/dts/phycore-stm32mp1-7-u-boot.dtsi
index 8a53289..19251b2 100644
--- a/arch/arm/dts/phycore-stm32mp1-7-u-boot.dtsi
+++ b/arch/arm/dts/phycore-stm32mp1-7-u-boot.dtsi
@@ -5,7 +5,7 @@
 
 #include <dt-bindings/clock/stm32mp1-clksrc.h>
 #include "stm32mp157-u-boot.dtsi"
-#include "stm32mp15-ddr3-1x4Gb-1066-binG.dtsi"
+#include "phycore-stm32mp15-ddr3-2x2Gb-1066-binG.dtsi"
 
 / {
 	aliases {
diff --git a/arch/arm/dts/phycore-stm32mp15-ddr3-2x2Gb-1066-binG.dtsi b/arch/arm/dts/phycore-stm32mp15-ddr3-2x2Gb-1066-binG.dtsi
new file mode 100644
index 0000000..8ed55a8
--- /dev/null
+++ b/arch/arm/dts/phycore-stm32mp15-ddr3-2x2Gb-1066-binG.dtsi
@@ -0,0 +1,120 @@
+// SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause
+/*
+ * Copyright (C) Phytec GmbH 2019-2020 - All Rights Reserved
+ *
+ * phyCORE-STM32MP1 512MB DDR configuration
+ * 2x DDR3L 2Gb each, 16-bit, 533MHz, Single Die Package in flyby topology.
+ * Reference used NT5CC256M16DP-DI from NANYA
+ *
+ * DDR type / Platform	DDR3/3L
+ * freq		533MHz
+ * width	32
+ * datasheet	0  = MT41K128M16-187 / DDR3-1066 bin G
+ * DDR density	4Gb
+ * timing mode	optimized
+ * Scheduling/QoS options : type = 2
+ * address mapping : RBC
+ * Tc > + 85C : N
+ */
+#define DDR_MEM_NAME "DDR3-1066/888 bin G 2x2Gb 533MHz v1.45"
+#define DDR_MEM_SPEED 533000
+#define DDR_MEM_SIZE 0x20000000
+
+#define DDR_MSTR 0x00040401
+#define DDR_MRCTRL0 0x00000010
+#define DDR_MRCTRL1 0x00000000
+#define DDR_DERATEEN 0x00000000
+#define DDR_DERATEINT 0x00800000
+#define DDR_PWRCTL 0x00000000
+#define DDR_PWRTMG 0x00400010
+#define DDR_HWLPCTL 0x00000000
+#define DDR_RFSHCTL0 0x00210000
+#define DDR_RFSHCTL3 0x00000000
+#define DDR_RFSHTMG 0x0081008B
+#define DDR_CRCPARCTL0 0x00000000
+#define DDR_DRAMTMG0 0x121B2414
+#define DDR_DRAMTMG1 0x000A041C
+#define DDR_DRAMTMG2 0x0608090F
+#define DDR_DRAMTMG3 0x0050400C
+#define DDR_DRAMTMG4 0x08040608
+#define DDR_DRAMTMG5 0x06060403
+#define DDR_DRAMTMG6 0x02020002
+#define DDR_DRAMTMG7 0x00000202
+#define DDR_DRAMTMG8 0x00001005
+#define DDR_DRAMTMG14 0x000000A0
+#define DDR_ZQCTL0 0xC2000040
+#define DDR_DFITMG0 0x02060105
+#define DDR_DFITMG1 0x00000202
+#define DDR_DFILPCFG0 0x07000000
+#define DDR_DFIUPD0 0xC0400003
+#define DDR_DFIUPD1 0x00000000
+#define DDR_DFIUPD2 0x00000000
+#define DDR_DFIPHYMSTR 0x00000000
+#define DDR_ADDRMAP1 0x00080808
+#define DDR_ADDRMAP2 0x00000000
+#define DDR_ADDRMAP3 0x00000000
+#define DDR_ADDRMAP4 0x00001F1F
+#define DDR_ADDRMAP5 0x07070707
+#define DDR_ADDRMAP6 0x0F070707
+#define DDR_ADDRMAP9 0x00000000
+#define DDR_ADDRMAP10 0x00000000
+#define DDR_ADDRMAP11 0x00000000
+#define DDR_ODTCFG 0x06000600
+#define DDR_ODTMAP 0x00000001
+#define DDR_SCHED 0x00000C01
+#define DDR_SCHED1 0x00000000
+#define DDR_PERFHPR1 0x01000001
+#define DDR_PERFLPR1 0x08000200
+#define DDR_PERFWR1 0x08000400
+#define DDR_DBG0 0x00000000
+#define DDR_DBG1 0x00000000
+#define DDR_DBGCMD 0x00000000
+#define DDR_POISONCFG 0x00000000
+#define DDR_PCCFG 0x00000010
+#define DDR_PCFGR_0 0x00010000
+#define DDR_PCFGW_0 0x00000000
+#define DDR_PCFGQOS0_0 0x02100C03
+#define DDR_PCFGQOS1_0 0x00800100
+#define DDR_PCFGWQOS0_0 0x01100C03
+#define DDR_PCFGWQOS1_0 0x01000200
+#define DDR_PCFGR_1 0x00010000
+#define DDR_PCFGW_1 0x00000000
+#define DDR_PCFGQOS0_1 0x02100C03
+#define DDR_PCFGQOS1_1 0x00800040
+#define DDR_PCFGWQOS0_1 0x01100C03
+#define DDR_PCFGWQOS1_1 0x01000200
+#define DDR_PGCR 0x01442E02
+#define DDR_PTR0 0x0022AA5B
+#define DDR_PTR1 0x04841104
+#define DDR_PTR2 0x042DA068
+#define DDR_ACIOCR 0x10400812
+#define DDR_DXCCR 0x00000C40
+#define DDR_DSGCR 0xF200011F
+#define DDR_DCR 0x0000000B
+#define DDR_DTPR0 0x38D488D0
+#define DDR_DTPR1 0x098B00D8
+#define DDR_DTPR2 0x10023600
+#define DDR_MR0 0x00000840
+#define DDR_MR1 0x00000000
+#define DDR_MR2 0x00000208
+#define DDR_MR3 0x00000000
+#define DDR_ODTCR 0x00010000
+#define DDR_ZQ0CR1 0x00000038
+#define DDR_DX0GCR 0x0000CE81
+#define DDR_DX0DLLCR 0x40000000
+#define DDR_DX0DQTR 0xFFFFFFFF
+#define DDR_DX0DQSTR 0x3DB02000
+#define DDR_DX1GCR 0x0000CE81
+#define DDR_DX1DLLCR 0x40000000
+#define DDR_DX1DQTR 0xFFFFFFFF
+#define DDR_DX1DQSTR 0x3DB02000
+#define DDR_DX2GCR 0x0000CE81
+#define DDR_DX2DLLCR 0x40000000
+#define DDR_DX2DQTR 0xFFFFFFFF
+#define DDR_DX2DQSTR 0x3DB02000
+#define DDR_DX3GCR 0x0000CE81
+#define DDR_DX3DLLCR 0x40000000
+#define DDR_DX3DQTR 0xFFFFFFFF
+#define DDR_DX3DQSTR 0x3DB02000
+
+#include "stm32mp15-ddr.dtsi"
diff --git a/arch/arm/dts/phycore-stm32mp15-ddr3-2x4Gb-1066-binG.dtsi b/arch/arm/dts/phycore-stm32mp15-ddr3-2x4Gb-1066-binG.dtsi
new file mode 100644
index 0000000..dd83ba0
--- /dev/null
+++ b/arch/arm/dts/phycore-stm32mp15-ddr3-2x4Gb-1066-binG.dtsi
@@ -0,0 +1,120 @@
+// SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause
+/*
+ * Copyright (C) Phytec GmbH 2019-2020 - All Rights Reserved
+ *
+ * phyCORE-STM32MP1 1GB DDR configuration
+ * 2x DDR3L 4Gb each, 16-bit, 533MHz, Single Die Package in flyby topology.
+ * Reference used NT5CC256M16DP-DI from NANYA
+ *
+ * DDR type / Platform	DDR3/3L
+ * freq		533MHz
+ * width	32
+ * datasheet	0  = MT41J256M16-187 / DDR3-1066 bin G
+ * DDR density	8Gb
+ * timing mode	optimized
+ * Scheduling/QoS options : type = 2
+ * address mapping : RBC
+ * Tc > + 85C : N
+ */
+#define DDR_MEM_NAME "DDR3-1066/888 bin G 2x4Gb 533MHz v1.45"
+#define DDR_MEM_SPEED 533000
+#define DDR_MEM_SIZE 0x40000000
+
+#define DDR_MSTR 0x00040401
+#define DDR_MRCTRL0 0x00000010
+#define DDR_MRCTRL1 0x00000000
+#define DDR_DERATEEN 0x00000000
+#define DDR_DERATEINT 0x00800000
+#define DDR_PWRCTL 0x00000000
+#define DDR_PWRTMG 0x00400010
+#define DDR_HWLPCTL 0x00000000
+#define DDR_RFSHCTL0 0x00210000
+#define DDR_RFSHCTL3 0x00000000
+#define DDR_RFSHTMG 0x0081008B
+#define DDR_CRCPARCTL0 0x00000000
+#define DDR_DRAMTMG0 0x121B2414
+#define DDR_DRAMTMG1 0x000A041C
+#define DDR_DRAMTMG2 0x0608090F
+#define DDR_DRAMTMG3 0x0050400C
+#define DDR_DRAMTMG4 0x08040608
+#define DDR_DRAMTMG5 0x06060403
+#define DDR_DRAMTMG6 0x02020002
+#define DDR_DRAMTMG7 0x00000202
+#define DDR_DRAMTMG8 0x00001005
+#define DDR_DRAMTMG14 0x000000A0
+#define DDR_ZQCTL0 0xC2000040
+#define DDR_DFITMG0 0x02060105
+#define DDR_DFITMG1 0x00000202
+#define DDR_DFILPCFG0 0x07000000
+#define DDR_DFIUPD0 0xC0400003
+#define DDR_DFIUPD1 0x00000000
+#define DDR_DFIUPD2 0x00000000
+#define DDR_DFIPHYMSTR 0x00000000
+#define DDR_ADDRMAP1 0x00080808
+#define DDR_ADDRMAP2 0x00000000
+#define DDR_ADDRMAP3 0x00000000
+#define DDR_ADDRMAP4 0x00001F1F
+#define DDR_ADDRMAP5 0x07070707
+#define DDR_ADDRMAP6 0x0F070707
+#define DDR_ADDRMAP9 0x00000000
+#define DDR_ADDRMAP10 0x00000000
+#define DDR_ADDRMAP11 0x00000000
+#define DDR_ODTCFG 0x06000600
+#define DDR_ODTMAP 0x00000001
+#define DDR_SCHED 0x00000C01
+#define DDR_SCHED1 0x00000000
+#define DDR_PERFHPR1 0x01000001
+#define DDR_PERFLPR1 0x08000200
+#define DDR_PERFWR1 0x08000400
+#define DDR_DBG0 0x00000000
+#define DDR_DBG1 0x00000000
+#define DDR_DBGCMD 0x00000000
+#define DDR_POISONCFG 0x00000000
+#define DDR_PCCFG 0x00000010
+#define DDR_PCFGR_0 0x00010000
+#define DDR_PCFGW_0 0x00000000
+#define DDR_PCFGQOS0_0 0x02100C03
+#define DDR_PCFGQOS1_0 0x00800100
+#define DDR_PCFGWQOS0_0 0x01100C03
+#define DDR_PCFGWQOS1_0 0x01000200
+#define DDR_PCFGR_1 0x00010000
+#define DDR_PCFGW_1 0x00000000
+#define DDR_PCFGQOS0_1 0x02100C03
+#define DDR_PCFGQOS1_1 0x00800040
+#define DDR_PCFGWQOS0_1 0x01100C03
+#define DDR_PCFGWQOS1_1 0x01000200
+#define DDR_PGCR 0x01442E02
+#define DDR_PTR0 0x0022AA5B
+#define DDR_PTR1 0x04841104
+#define DDR_PTR2 0x042DA068
+#define DDR_ACIOCR 0x10400812
+#define DDR_DXCCR 0x00000C40
+#define DDR_DSGCR 0xF200011F
+#define DDR_DCR 0x0000000B
+#define DDR_DTPR0 0x38D488D0
+#define DDR_DTPR1 0x098B00D8
+#define DDR_DTPR2 0x10023600
+#define DDR_MR0 0x00000840
+#define DDR_MR1 0x00000000
+#define DDR_MR2 0x00000208
+#define DDR_MR3 0x00000000
+#define DDR_ODTCR 0x00010000
+#define DDR_ZQ0CR1 0x00000038
+#define DDR_DX0GCR 0x0000CE81
+#define DDR_DX0DLLCR 0x40000000
+#define DDR_DX0DQTR 0xFFFFFFFF
+#define DDR_DX0DQSTR 0x3DB02000
+#define DDR_DX1GCR 0x0000CE81
+#define DDR_DX1DLLCR 0x40000000
+#define DDR_DX1DQTR 0xFFFFFFFF
+#define DDR_DX1DQSTR 0x3DB02000
+#define DDR_DX2GCR 0x0000CE81
+#define DDR_DX2DLLCR 0x40000000
+#define DDR_DX2DQTR 0xFFFFFFFF
+#define DDR_DX2DQSTR 0x3DB02000
+#define DDR_DX3GCR 0x0000CE81
+#define DDR_DX3DLLCR 0x40000000
+#define DDR_DX3DQTR 0xFFFFFFFF
+#define DDR_DX3DQSTR 0x3DB02000
+
+#include "stm32mp15-ddr.dtsi"
