Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/joaopedro/Documentos/DLP29007/NIOS/PF_Calculadora_com_o_Nios_II/system.qsys --block-symbol-file --output-directory=/home/joaopedro/Documentos/DLP29007/NIOS/PF_Calculadora_com_o_Nios_II/system --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading PF_Calculadora_com_o_Nios_II/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding entrada_pio [altera_avalon_pio 20.1]
Progress: Parameterizing module entrada_pio
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding lcd_16x2 [altera_up_avalon_character_lcd 18.0]
Progress: Parameterizing module lcd_16x2
Progress: Adding led_pio [altera_avalon_pio 20.1]
Progress: Parameterizing module led_pio
Progress: Adding nios2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sys_clk_timer [altera_avalon_timer 20.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.entrada_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/joaopedro/Documentos/DLP29007/NIOS/PF_Calculadora_com_o_Nios_II/system.qsys --synthesis=VHDL --output-directory=/home/joaopedro/Documentos/DLP29007/NIOS/PF_Calculadora_com_o_Nios_II/system/synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading PF_Calculadora_com_o_Nios_II/system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding entrada_pio [altera_avalon_pio 20.1]
Progress: Parameterizing module entrada_pio
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding lcd_16x2 [altera_up_avalon_character_lcd 18.0]
Progress: Parameterizing module lcd_16x2
Progress: Adding led_pio [altera_avalon_pio 20.1]
Progress: Parameterizing module led_pio
Progress: Adding nios2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sys_clk_timer [altera_avalon_timer 20.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.entrada_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system.sysid: Time stamp will be automatically updated when this component is generated.
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: entrada_pio: Starting RTL generation for module 'system_entrada_pio'
Info: entrada_pio:   Generation command is [exec /opt/Quartus/20.1/quartus/linux64/perl/bin/perl -I /opt/Quartus/20.1/quartus/linux64/perl/lib -I /opt/Quartus/20.1/quartus/sopc_builder/bin/europa -I /opt/Quartus/20.1/quartus/sopc_builder/bin -I /opt/Quartus/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/Quartus/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/Quartus/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_entrada_pio --dir=/tmp/alt9342_8510843455194959182.dir/0035_entrada_pio_gen/ --quartus_dir=/opt/Quartus/20.1/quartus --verilog --config=/tmp/alt9342_8510843455194959182.dir/0035_entrada_pio_gen//system_entrada_pio_component_configuration.pl  --do_build_sim=0  ]
Info: entrada_pio: Done RTL generation for module 'system_entrada_pio'
Info: entrada_pio: "system" instantiated altera_avalon_pio "entrada_pio"
Info: jtag_uart: Starting RTL generation for module 'system_jtag_uart'
Info: jtag_uart:   Generation command is [exec /opt/Quartus/20.1/quartus/linux64/perl/bin/perl -I /opt/Quartus/20.1/quartus/linux64/perl/lib -I /opt/Quartus/20.1/quartus/sopc_builder/bin/europa -I /opt/Quartus/20.1/quartus/sopc_builder/bin -I /opt/Quartus/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/Quartus/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/Quartus/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart --dir=/tmp/alt9342_8510843455194959182.dir/0036_jtag_uart_gen/ --quartus_dir=/opt/Quartus/20.1/quartus --verilog --config=/tmp/alt9342_8510843455194959182.dir/0036_jtag_uart_gen//system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'system_jtag_uart'
Info: jtag_uart: "system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: lcd_16x2: Starting Generation of Character LCD
Info: lcd_16x2: "system" instantiated altera_up_avalon_character_lcd "lcd_16x2"
Info: led_pio: Starting RTL generation for module 'system_led_pio'
Info: led_pio:   Generation command is [exec /opt/Quartus/20.1/quartus/linux64/perl/bin/perl -I /opt/Quartus/20.1/quartus/linux64/perl/lib -I /opt/Quartus/20.1/quartus/sopc_builder/bin/europa -I /opt/Quartus/20.1/quartus/sopc_builder/bin -I /opt/Quartus/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/Quartus/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/Quartus/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_led_pio --dir=/tmp/alt9342_8510843455194959182.dir/0038_led_pio_gen/ --quartus_dir=/opt/Quartus/20.1/quartus --verilog --config=/tmp/alt9342_8510843455194959182.dir/0038_led_pio_gen//system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'system_led_pio'
Info: led_pio: "system" instantiated altera_avalon_pio "led_pio"
Info: nios2_0: "system" instantiated altera_nios2_gen2 "nios2_0"
Info: onchip_mem: Starting RTL generation for module 'system_onchip_mem'
Info: onchip_mem:   Generation command is [exec /opt/Quartus/20.1/quartus/linux64/perl/bin/perl -I /opt/Quartus/20.1/quartus/linux64/perl/lib -I /opt/Quartus/20.1/quartus/sopc_builder/bin/europa -I /opt/Quartus/20.1/quartus/sopc_builder/bin -I /opt/Quartus/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/Quartus/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/Quartus/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_onchip_mem --dir=/tmp/alt9342_8510843455194959182.dir/0039_onchip_mem_gen/ --quartus_dir=/opt/Quartus/20.1/quartus --verilog --config=/tmp/alt9342_8510843455194959182.dir/0039_onchip_mem_gen//system_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'system_onchip_mem'
Info: onchip_mem: "system" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: sys_clk_timer: Starting RTL generation for module 'system_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec /opt/Quartus/20.1/quartus/linux64//perl/bin/perl -I /opt/Quartus/20.1/quartus/linux64//perl/lib -I /opt/Quartus/20.1/quartus/sopc_builder/bin/europa -I /opt/Quartus/20.1/quartus/sopc_builder/bin -I /opt/Quartus/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/Quartus/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/Quartus/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_sys_clk_timer --dir=/tmp/alt9342_8510843455194959182.dir/0040_sys_clk_timer_gen/ --quartus_dir=/opt/Quartus/20.1/quartus --verilog --config=/tmp/alt9342_8510843455194959182.dir/0040_sys_clk_timer_gen//system_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'system_sys_clk_timer'
Info: sys_clk_timer: "system" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "system" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'system_nios2_0_cpu'
Info: cpu:   Generation command is [exec /opt/Quartus/20.1/quartus/linux64//perl/bin/perl -I /opt/Quartus/20.1/quartus/linux64//perl/lib -I /opt/Quartus/20.1/quartus/sopc_builder/bin/europa -I /opt/Quartus/20.1/quartus/sopc_builder/bin -I /opt/Quartus/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/Quartus/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/Quartus/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/Quartus/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/Quartus/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=system_nios2_0_cpu --dir=/tmp/alt9342_8510843455194959182.dir/0044_cpu_gen/ --quartus_bindir=/opt/Quartus/20.1/quartus/linux64/ --verilog --config=/tmp/alt9342_8510843455194959182.dir/0044_cpu_gen//system_nios2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.12.16 11:53:19 (*) Starting Nios II generation
Info: cpu: # 2022.12.16 11:53:19 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.12.16 11:53:19 (*)   Creating all objects for CPU
Info: cpu: # 2022.12.16 11:53:19 (*)     Testbench
Info: cpu: # 2022.12.16 11:53:20 (*)     Instruction decoding
Info: cpu: # 2022.12.16 11:53:20 (*)       Instruction fields
Info: cpu: # 2022.12.16 11:53:20 (*)       Instruction decodes
Info: cpu: # 2022.12.16 11:53:20 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2022.12.16 11:53:20 (*)       Instruction controls
Info: cpu: # 2022.12.16 11:53:20 (*)     Pipeline frontend
Info: cpu: # 2022.12.16 11:53:20 (*)     Pipeline backend
Info: cpu: # 2022.12.16 11:53:21 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.12.16 11:53:21 (*)   Creating plain-text RTL
Info: cpu: # 2022.12.16 11:53:21 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_nios2_0_cpu'
Info: cpu: "nios2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_0_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_0_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: nios2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_0_data_master_limiter"
Info: Reusing file /home/joaopedro/Documentos/DLP29007/NIOS/PF_Calculadora_com_o_Nios_II/system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: lcd_16x2_avalon_lcd_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "lcd_16x2_avalon_lcd_slave_burst_adapter"
Info: Reusing file /home/joaopedro/Documentos/DLP29007/NIOS/PF_Calculadora_com_o_Nios_II/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file /home/joaopedro/Documentos/DLP29007/NIOS/PF_Calculadora_com_o_Nios_II/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/joaopedro/Documentos/DLP29007/NIOS/PF_Calculadora_com_o_Nios_II/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/joaopedro/Documentos/DLP29007/NIOS/PF_Calculadora_com_o_Nios_II/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: lcd_16x2_avalon_lcd_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "lcd_16x2_avalon_lcd_slave_rsp_width_adapter"
Info: Reusing file /home/joaopedro/Documentos/DLP29007/NIOS/PF_Calculadora_com_o_Nios_II/system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/joaopedro/Documentos/DLP29007/NIOS/PF_Calculadora_com_o_Nios_II/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: system: Done "system" with 38 modules, 69 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
