<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › bcm63xx › irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2008 Maxime Bizon &lt;mbizon@freebox.fr&gt;</span>
<span class="cm"> * Copyright (C) 2008 Nicolas Schichan &lt;nschichan@freebox.fr&gt;</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;asm/irq_cpu.h&gt;</span>
<span class="cp">#include &lt;asm/mipsregs.h&gt;</span>
<span class="cp">#include &lt;bcm63xx_cpu.h&gt;</span>
<span class="cp">#include &lt;bcm63xx_regs.h&gt;</span>
<span class="cp">#include &lt;bcm63xx_io.h&gt;</span>
<span class="cp">#include &lt;bcm63xx_irq.h&gt;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__dispatch_internal</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">__maybe_unused</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__dispatch_internal_64</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">__maybe_unused</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__internal_irq_mask_32</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span> <span class="n">__maybe_unused</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__internal_irq_mask_64</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span> <span class="n">__maybe_unused</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__internal_irq_unmask_32</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span> <span class="n">__maybe_unused</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__internal_irq_unmask_64</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span> <span class="n">__maybe_unused</span><span class="p">;</span>

<span class="cp">#ifndef BCMCPU_RUNTIME_DETECT</span>
<span class="cp">#ifdef CONFIG_BCM63XX_CPU_6338</span>
<span class="cp">#define irq_stat_reg		PERF_IRQSTAT_6338_REG</span>
<span class="cp">#define irq_mask_reg		PERF_IRQMASK_6338_REG</span>
<span class="cp">#define irq_bits		32</span>
<span class="cp">#define is_ext_irq_cascaded	0</span>
<span class="cp">#define ext_irq_start		0</span>
<span class="cp">#define ext_irq_end		0</span>
<span class="cp">#define ext_irq_count		4</span>
<span class="cp">#define ext_irq_cfg_reg1	PERF_EXTIRQ_CFG_REG_6338</span>
<span class="cp">#define ext_irq_cfg_reg2	0</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_BCM63XX_CPU_6345</span>
<span class="cp">#define irq_stat_reg		PERF_IRQSTAT_6345_REG</span>
<span class="cp">#define irq_mask_reg		PERF_IRQMASK_6345_REG</span>
<span class="cp">#define irq_bits		32</span>
<span class="cp">#define is_ext_irq_cascaded	0</span>
<span class="cp">#define ext_irq_start		0</span>
<span class="cp">#define ext_irq_end		0</span>
<span class="cp">#define ext_irq_count		0</span>
<span class="cp">#define ext_irq_cfg_reg1	0</span>
<span class="cp">#define ext_irq_cfg_reg2	0</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_BCM63XX_CPU_6348</span>
<span class="cp">#define irq_stat_reg		PERF_IRQSTAT_6348_REG</span>
<span class="cp">#define irq_mask_reg		PERF_IRQMASK_6348_REG</span>
<span class="cp">#define irq_bits		32</span>
<span class="cp">#define is_ext_irq_cascaded	0</span>
<span class="cp">#define ext_irq_start		0</span>
<span class="cp">#define ext_irq_end		0</span>
<span class="cp">#define ext_irq_count		4</span>
<span class="cp">#define ext_irq_cfg_reg1	PERF_EXTIRQ_CFG_REG_6348</span>
<span class="cp">#define ext_irq_cfg_reg2	0</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_BCM63XX_CPU_6358</span>
<span class="cp">#define irq_stat_reg		PERF_IRQSTAT_6358_REG</span>
<span class="cp">#define irq_mask_reg		PERF_IRQMASK_6358_REG</span>
<span class="cp">#define irq_bits		32</span>
<span class="cp">#define is_ext_irq_cascaded	1</span>
<span class="cp">#define ext_irq_start		(BCM_6358_EXT_IRQ0 - IRQ_INTERNAL_BASE)</span>
<span class="cp">#define ext_irq_end		(BCM_6358_EXT_IRQ3 - IRQ_INTERNAL_BASE)</span>
<span class="cp">#define ext_irq_count		4</span>
<span class="cp">#define ext_irq_cfg_reg1	PERF_EXTIRQ_CFG_REG_6358</span>
<span class="cp">#define ext_irq_cfg_reg2	0</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_BCM63XX_CPU_6368</span>
<span class="cp">#define irq_stat_reg		PERF_IRQSTAT_6368_REG</span>
<span class="cp">#define irq_mask_reg		PERF_IRQMASK_6368_REG</span>
<span class="cp">#define irq_bits		64</span>
<span class="cp">#define is_ext_irq_cascaded	1</span>
<span class="cp">#define ext_irq_start		(BCM_6368_EXT_IRQ0 - IRQ_INTERNAL_BASE)</span>
<span class="cp">#define ext_irq_end		(BCM_6368_EXT_IRQ5 - IRQ_INTERNAL_BASE)</span>
<span class="cp">#define ext_irq_count		6</span>
<span class="cp">#define ext_irq_cfg_reg1	PERF_EXTIRQ_CFG_REG_6368</span>
<span class="cp">#define ext_irq_cfg_reg2	PERF_EXTIRQ_CFG_REG2_6368</span>
<span class="cp">#endif</span>

<span class="cp">#if irq_bits == 32</span>
<span class="cp">#define dispatch_internal			__dispatch_internal</span>
<span class="cp">#define internal_irq_mask			__internal_irq_mask_32</span>
<span class="cp">#define internal_irq_unmask			__internal_irq_unmask_32</span>
<span class="cp">#else</span>
<span class="cp">#define dispatch_internal			__dispatch_internal_64</span>
<span class="cp">#define internal_irq_mask			__internal_irq_mask_64</span>
<span class="cp">#define internal_irq_unmask			__internal_irq_unmask_64</span>
<span class="cp">#endif</span>

<span class="cp">#define irq_stat_addr	(bcm63xx_regset_address(RSET_PERF) + irq_stat_reg)</span>
<span class="cp">#define irq_mask_addr	(bcm63xx_regset_address(RSET_PERF) + irq_mask_reg)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">bcm63xx_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>
<span class="cp">#else </span><span class="cm">/* ! BCMCPU_RUNTIME_DETECT */</span><span class="cp"></span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">irq_stat_addr</span><span class="p">,</span> <span class="n">irq_mask_addr</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">dispatch_internal</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">is_ext_irq_cascaded</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ext_irq_count</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ext_irq_start</span><span class="p">,</span> <span class="n">ext_irq_end</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ext_irq_cfg_reg1</span><span class="p">,</span> <span class="n">ext_irq_cfg_reg2</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">internal_irq_mask</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">internal_irq_unmask</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bcm63xx_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq_bits</span><span class="p">;</span>

	<span class="n">irq_stat_addr</span> <span class="o">=</span> <span class="n">bcm63xx_regset_address</span><span class="p">(</span><span class="n">RSET_PERF</span><span class="p">);</span>
	<span class="n">irq_mask_addr</span> <span class="o">=</span> <span class="n">bcm63xx_regset_address</span><span class="p">(</span><span class="n">RSET_PERF</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">bcm63xx_get_cpu_id</span><span class="p">())</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">BCM6338_CPU_ID</span>:
		<span class="n">irq_stat_addr</span> <span class="o">+=</span> <span class="n">PERF_IRQSTAT_6338_REG</span><span class="p">;</span>
		<span class="n">irq_mask_addr</span> <span class="o">+=</span> <span class="n">PERF_IRQMASK_6338_REG</span><span class="p">;</span>
		<span class="n">irq_bits</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">BCM6345_CPU_ID</span>:
		<span class="n">irq_stat_addr</span> <span class="o">+=</span> <span class="n">PERF_IRQSTAT_6345_REG</span><span class="p">;</span>
		<span class="n">irq_mask_addr</span> <span class="o">+=</span> <span class="n">PERF_IRQMASK_6345_REG</span><span class="p">;</span>
		<span class="n">irq_bits</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">BCM6348_CPU_ID</span>:
		<span class="n">irq_stat_addr</span> <span class="o">+=</span> <span class="n">PERF_IRQSTAT_6348_REG</span><span class="p">;</span>
		<span class="n">irq_mask_addr</span> <span class="o">+=</span> <span class="n">PERF_IRQMASK_6348_REG</span><span class="p">;</span>
		<span class="n">irq_bits</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">ext_irq_count</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">ext_irq_cfg_reg1</span> <span class="o">=</span> <span class="n">PERF_EXTIRQ_CFG_REG_6348</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">BCM6358_CPU_ID</span>:
		<span class="n">irq_stat_addr</span> <span class="o">+=</span> <span class="n">PERF_IRQSTAT_6358_REG</span><span class="p">;</span>
		<span class="n">irq_mask_addr</span> <span class="o">+=</span> <span class="n">PERF_IRQMASK_6358_REG</span><span class="p">;</span>
		<span class="n">irq_bits</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">ext_irq_count</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">is_ext_irq_cascaded</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">ext_irq_start</span> <span class="o">=</span> <span class="n">BCM_6358_EXT_IRQ0</span> <span class="o">-</span> <span class="n">IRQ_INTERNAL_BASE</span><span class="p">;</span>
		<span class="n">ext_irq_end</span> <span class="o">=</span> <span class="n">BCM_6358_EXT_IRQ3</span> <span class="o">-</span> <span class="n">IRQ_INTERNAL_BASE</span><span class="p">;</span>
		<span class="n">ext_irq_cfg_reg1</span> <span class="o">=</span> <span class="n">PERF_EXTIRQ_CFG_REG_6358</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">BCM6368_CPU_ID</span>:
		<span class="n">irq_stat_addr</span> <span class="o">+=</span> <span class="n">PERF_IRQSTAT_6368_REG</span><span class="p">;</span>
		<span class="n">irq_mask_addr</span> <span class="o">+=</span> <span class="n">PERF_IRQMASK_6368_REG</span><span class="p">;</span>
		<span class="n">irq_bits</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
		<span class="n">ext_irq_count</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
		<span class="n">is_ext_irq_cascaded</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">ext_irq_start</span> <span class="o">=</span> <span class="n">BCM_6368_EXT_IRQ0</span> <span class="o">-</span> <span class="n">IRQ_INTERNAL_BASE</span><span class="p">;</span>
		<span class="n">ext_irq_end</span> <span class="o">=</span> <span class="n">BCM_6368_EXT_IRQ5</span> <span class="o">-</span> <span class="n">IRQ_INTERNAL_BASE</span><span class="p">;</span>
		<span class="n">ext_irq_cfg_reg1</span> <span class="o">=</span> <span class="n">PERF_EXTIRQ_CFG_REG_6368</span><span class="p">;</span>
		<span class="n">ext_irq_cfg_reg2</span> <span class="o">=</span> <span class="n">PERF_EXTIRQ_CFG_REG2_6368</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq_bits</span> <span class="o">==</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dispatch_internal</span> <span class="o">=</span> <span class="n">__dispatch_internal</span><span class="p">;</span>
		<span class="n">internal_irq_mask</span> <span class="o">=</span> <span class="n">__internal_irq_mask_32</span><span class="p">;</span>
		<span class="n">internal_irq_unmask</span> <span class="o">=</span> <span class="n">__internal_irq_unmask_32</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dispatch_internal</span> <span class="o">=</span> <span class="n">__dispatch_internal_64</span><span class="p">;</span>
		<span class="n">internal_irq_mask</span> <span class="o">=</span> <span class="n">__internal_irq_mask_64</span><span class="p">;</span>
		<span class="n">internal_irq_unmask</span> <span class="o">=</span> <span class="n">__internal_irq_unmask_64</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* ! BCMCPU_RUNTIME_DETECT */</span><span class="cp"></span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">get_ext_irq_perf_reg</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ext_irq_cfg_reg1</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ext_irq_cfg_reg2</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">handle_internal</span><span class="p">(</span><span class="kt">int</span> <span class="n">intbit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is_ext_irq_cascaded</span> <span class="o">&amp;&amp;</span>
	    <span class="n">intbit</span> <span class="o">&gt;=</span> <span class="n">ext_irq_start</span> <span class="o">&amp;&amp;</span> <span class="n">intbit</span> <span class="o">&lt;=</span> <span class="n">ext_irq_end</span><span class="p">)</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">intbit</span> <span class="o">-</span> <span class="n">ext_irq_start</span> <span class="o">+</span> <span class="n">IRQ_EXTERNAL_BASE</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">intbit</span> <span class="o">+</span> <span class="n">IRQ_INTERNAL_BASE</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * dispatch internal devices IRQ (uart, enet, watchdog, ...). do not</span>
<span class="cm"> * prioritize any interrupt relatively to another. the static counter</span>
<span class="cm"> * will resume the loop where it ended the last time we left this</span>
<span class="cm"> * function.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">__dispatch_internal</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">pending</span><span class="p">;</span>
	<span class="k">static</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">pending</span> <span class="o">=</span> <span class="n">bcm_readl</span><span class="p">(</span><span class="n">irq_stat_addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">bcm_readl</span><span class="p">(</span><span class="n">irq_mask_addr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pending</span><span class="p">)</span>
		<span class="k">return</span> <span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">to_call</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>

		<span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">to_call</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">handle_internal</span><span class="p">(</span><span class="n">to_call</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__dispatch_internal_64</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">pending</span><span class="p">;</span>
	<span class="k">static</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">pending</span> <span class="o">=</span> <span class="n">bcm_readq</span><span class="p">(</span><span class="n">irq_stat_addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">bcm_readq</span><span class="p">(</span><span class="n">irq_mask_addr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pending</span><span class="p">)</span>
		<span class="k">return</span> <span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">to_call</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>

		<span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="n">to_call</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">handle_internal</span><span class="p">(</span><span class="n">to_call</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="nf">plat_irq_dispatch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cause</span><span class="p">;</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">cause</span> <span class="o">=</span> <span class="n">read_c0_cause</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">read_c0_status</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">ST0_IM</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cause</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">cause</span> <span class="o">&amp;</span> <span class="n">CAUSEF_IP7</span><span class="p">)</span>
			<span class="n">do_IRQ</span><span class="p">(</span><span class="mi">7</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cause</span> <span class="o">&amp;</span> <span class="n">CAUSEF_IP2</span><span class="p">)</span>
			<span class="n">dispatch_internal</span><span class="p">();</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">is_ext_irq_cascaded</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cause</span> <span class="o">&amp;</span> <span class="n">CAUSEF_IP3</span><span class="p">)</span>
				<span class="n">do_IRQ</span><span class="p">(</span><span class="n">IRQ_EXT_0</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cause</span> <span class="o">&amp;</span> <span class="n">CAUSEF_IP4</span><span class="p">)</span>
				<span class="n">do_IRQ</span><span class="p">(</span><span class="n">IRQ_EXT_1</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cause</span> <span class="o">&amp;</span> <span class="n">CAUSEF_IP5</span><span class="p">)</span>
				<span class="n">do_IRQ</span><span class="p">(</span><span class="n">IRQ_EXT_2</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cause</span> <span class="o">&amp;</span> <span class="n">CAUSEF_IP6</span><span class="p">)</span>
				<span class="n">do_IRQ</span><span class="p">(</span><span class="n">IRQ_EXT_3</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * internal IRQs operations: only mask/unmask on PERF irq mask</span>
<span class="cm"> * register.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">__internal_irq_mask_32</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="n">bcm_readl</span><span class="p">(</span><span class="n">irq_mask_addr</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">);</span>
	<span class="n">bcm_writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">irq_mask_addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__internal_irq_mask_64</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="n">bcm_readq</span><span class="p">(</span><span class="n">irq_mask_addr</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">);</span>
	<span class="n">bcm_writeq</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">irq_mask_addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__internal_irq_unmask_32</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="n">bcm_readl</span><span class="p">(</span><span class="n">irq_mask_addr</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">);</span>
	<span class="n">bcm_writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">irq_mask_addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__internal_irq_unmask_64</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="n">bcm_readq</span><span class="p">(</span><span class="n">irq_mask_addr</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">);</span>
	<span class="n">bcm_writeq</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">irq_mask_addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bcm63xx_internal_irq_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">internal_irq_mask</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">IRQ_INTERNAL_BASE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bcm63xx_internal_irq_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">internal_irq_unmask</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">IRQ_INTERNAL_BASE</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * external IRQs operations: mask/unmask and clear on PERF external</span>
<span class="cm"> * irq control register.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">bcm63xx_external_irq_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">IRQ_EXTERNAL_BASE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">regaddr</span><span class="p">;</span>

	<span class="n">regaddr</span> <span class="o">=</span> <span class="n">get_ext_irq_perf_reg</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">bcm_perf_readl</span><span class="p">(</span><span class="n">regaddr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">BCMCPU_IS_6348</span><span class="p">())</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">EXTIRQ_CFG_MASK_6348</span><span class="p">(</span><span class="n">irq</span> <span class="o">%</span> <span class="mi">4</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">EXTIRQ_CFG_MASK</span><span class="p">(</span><span class="n">irq</span> <span class="o">%</span> <span class="mi">4</span><span class="p">);</span>

	<span class="n">bcm_perf_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">regaddr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is_ext_irq_cascaded</span><span class="p">)</span>
		<span class="n">internal_irq_mask</span><span class="p">(</span><span class="n">irq</span> <span class="o">+</span> <span class="n">ext_irq_start</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bcm63xx_external_irq_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">IRQ_EXTERNAL_BASE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">regaddr</span><span class="p">;</span>

	<span class="n">regaddr</span> <span class="o">=</span> <span class="n">get_ext_irq_perf_reg</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">bcm_perf_readl</span><span class="p">(</span><span class="n">regaddr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">BCMCPU_IS_6348</span><span class="p">())</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">EXTIRQ_CFG_MASK_6348</span><span class="p">(</span><span class="n">irq</span> <span class="o">%</span> <span class="mi">4</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">EXTIRQ_CFG_MASK</span><span class="p">(</span><span class="n">irq</span> <span class="o">%</span> <span class="mi">4</span><span class="p">);</span>

	<span class="n">bcm_perf_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">regaddr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">is_ext_irq_cascaded</span><span class="p">)</span>
		<span class="n">internal_irq_unmask</span><span class="p">(</span><span class="n">irq</span> <span class="o">+</span> <span class="n">ext_irq_start</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bcm63xx_external_irq_clear</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">IRQ_EXTERNAL_BASE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">regaddr</span><span class="p">;</span>

	<span class="n">regaddr</span> <span class="o">=</span> <span class="n">get_ext_irq_perf_reg</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">bcm_perf_readl</span><span class="p">(</span><span class="n">regaddr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">BCMCPU_IS_6348</span><span class="p">())</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">EXTIRQ_CFG_CLEAR_6348</span><span class="p">(</span><span class="n">irq</span> <span class="o">%</span> <span class="mi">4</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">EXTIRQ_CFG_CLEAR</span><span class="p">(</span><span class="n">irq</span> <span class="o">%</span> <span class="mi">4</span><span class="p">);</span>

	<span class="n">bcm_perf_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">regaddr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">bcm63xx_external_irq_set_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flow_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">IRQ_EXTERNAL_BASE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">regaddr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">levelsense</span><span class="p">,</span> <span class="n">sense</span><span class="p">,</span> <span class="n">bothedge</span><span class="p">;</span>

	<span class="n">flow_type</span> <span class="o">&amp;=</span> <span class="n">IRQ_TYPE_SENSE_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flow_type</span> <span class="o">==</span> <span class="n">IRQ_TYPE_NONE</span><span class="p">)</span>
		<span class="n">flow_type</span> <span class="o">=</span> <span class="n">IRQ_TYPE_LEVEL_LOW</span><span class="p">;</span>

	<span class="n">levelsense</span> <span class="o">=</span> <span class="n">sense</span> <span class="o">=</span> <span class="n">bothedge</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">flow_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_BOTH</span>:
		<span class="n">bothedge</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_RISING</span>:
		<span class="n">sense</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_FALLING</span>:
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">IRQ_TYPE_LEVEL_HIGH</span>:
		<span class="n">levelsense</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">sense</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">IRQ_TYPE_LEVEL_LOW</span>:
		<span class="n">levelsense</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;bogus flow type combination given !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">regaddr</span> <span class="o">=</span> <span class="n">get_ext_irq_perf_reg</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">bcm_perf_readl</span><span class="p">(</span><span class="n">regaddr</span><span class="p">);</span>
	<span class="n">irq</span> <span class="o">%=</span> <span class="mi">4</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">BCMCPU_IS_6348</span><span class="p">())</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">levelsense</span><span class="p">)</span>
			<span class="n">reg</span> <span class="o">|=</span> <span class="n">EXTIRQ_CFG_LEVELSENSE_6348</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">EXTIRQ_CFG_LEVELSENSE_6348</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">sense</span><span class="p">)</span>
			<span class="n">reg</span> <span class="o">|=</span> <span class="n">EXTIRQ_CFG_SENSE_6348</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">EXTIRQ_CFG_SENSE_6348</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">bothedge</span><span class="p">)</span>
			<span class="n">reg</span> <span class="o">|=</span> <span class="n">EXTIRQ_CFG_BOTHEDGE_6348</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">EXTIRQ_CFG_BOTHEDGE_6348</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">BCMCPU_IS_6338</span><span class="p">()</span> <span class="o">||</span> <span class="n">BCMCPU_IS_6358</span><span class="p">()</span> <span class="o">||</span> <span class="n">BCMCPU_IS_6368</span><span class="p">())</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">levelsense</span><span class="p">)</span>
			<span class="n">reg</span> <span class="o">|=</span> <span class="n">EXTIRQ_CFG_LEVELSENSE</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">EXTIRQ_CFG_LEVELSENSE</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">sense</span><span class="p">)</span>
			<span class="n">reg</span> <span class="o">|=</span> <span class="n">EXTIRQ_CFG_SENSE</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">EXTIRQ_CFG_SENSE</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">bothedge</span><span class="p">)</span>
			<span class="n">reg</span> <span class="o">|=</span> <span class="n">EXTIRQ_CFG_BOTHEDGE</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">EXTIRQ_CFG_BOTHEDGE</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">bcm_perf_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">regaddr</span><span class="p">);</span>

	<span class="n">irqd_set_trigger_type</span><span class="p">(</span><span class="n">d</span><span class="p">,</span> <span class="n">flow_type</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flow_type</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">IRQ_TYPE_LEVEL_LOW</span> <span class="o">|</span> <span class="n">IRQ_TYPE_LEVEL_HIGH</span><span class="p">))</span>
		<span class="n">__irq_set_handler_locked</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">__irq_set_handler_locked</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">handle_edge_irq</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_SET_MASK_OK_NOCOPY</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">bcm63xx_internal_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;bcm63xx_ipic&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">bcm63xx_internal_irq_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">bcm63xx_internal_irq_unmask</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">bcm63xx_external_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;bcm63xx_epic&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>	<span class="o">=</span> <span class="n">bcm63xx_external_irq_clear</span><span class="p">,</span>

	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">bcm63xx_external_irq_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">bcm63xx_external_irq_unmask</span><span class="p">,</span>

	<span class="p">.</span><span class="n">irq_set_type</span>	<span class="o">=</span> <span class="n">bcm63xx_external_irq_set_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">cpu_ip2_cascade_action</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">handler</span>	<span class="o">=</span> <span class="n">no_action</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;cascade_ip2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IRQF_NO_THREAD</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">cpu_ext_cascade_action</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">handler</span>	<span class="o">=</span> <span class="n">no_action</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;cascade_extirq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IRQF_NO_THREAD</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">arch_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">bcm63xx_init_irq</span><span class="p">();</span>
	<span class="n">mips_cpu_irq_init</span><span class="p">();</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">IRQ_INTERNAL_BASE</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NR_IRQS</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bcm63xx_internal_irq_chip</span><span class="p">,</span>
					 <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">IRQ_EXTERNAL_BASE</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">IRQ_EXTERNAL_BASE</span> <span class="o">+</span> <span class="n">ext_irq_count</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bcm63xx_external_irq_chip</span><span class="p">,</span>
					 <span class="n">handle_edge_irq</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">is_ext_irq_cascaded</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span> <span class="o">+</span> <span class="n">ext_irq_count</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
			<span class="n">setup_irq</span><span class="p">(</span><span class="n">MIPS_CPU_IRQ_BASE</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cpu_ext_cascade_action</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">setup_irq</span><span class="p">(</span><span class="n">MIPS_CPU_IRQ_BASE</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cpu_ip2_cascade_action</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
