==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2013.3
Copyright (C) 2013 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 8ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Importing test bench file '../../project_documents/LabB/dct_test.cpp' ... 
@I [HLS-10] Importing test bench file '../../project_documents/LabB/in.dat' ... 
@I [HLS-10] Importing test bench file '../../project_documents/LabB/out.golden.dat' ... 
@I [HLS-10] Analyzing design file '../../project_documents/LabB/dct.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'DCT_Outer_Loop' (../../project_documents/LabB/dct.cpp:18) in function 'dct_1d' for pipelining.
@I [XFORM-501] Unrolling loop 'DCT_Inner_Loop' (../../project_documents/LabB/dct.cpp:20) in function 'dct_1d' completely.
@I [XFORM-102] Partitioning array 'dct_coeff_table' in dimension 2 automatically.
@I [XFORM-712] Applying dataflow to function 'dct' (../../project_documents/LabB/dct.cpp:83), detected/extracted 3 process function(s): 'read_data', 'dct_2d' and 'write_data'.
@I [XFORM-11] Balancing expressions in function 'dct_1d' (../../project_documents/LabB/dct.cpp:9)...8 expression(s) balanced.
@I [XFORM-541] Flattening a loop nest 'WR_Loop_Row' (../../project_documents/LabB/dct.cpp:76) in function 'write_data'.
@I [XFORM-541] Flattening a loop nest 'Xpose_Row_Outer_Loop' (../../project_documents/LabB/dct.cpp:42) in function 'dct_2d'.
@I [XFORM-541] Flattening a loop nest 'Xpose_Col_Outer_Loop' (../../project_documents/LabB/dct.cpp:53) in function 'dct_2d'.
@I [XFORM-541] Flattening a loop nest 'RD_Loop_Row' (../../project_documents/LabB/dct.cpp:64) in function 'read_data'.
@W [SYN-210] Renamed object name 'read_data_U0' to 'read_data_U0'
@W [SYN-210] Renamed object name 'dct_2d_U0' to 'dct_2d_U0'
@W [SYN-210] Renamed object name 'write_data_U0' to 'write_data_U0'
@W [SYN-210] Renamed object name 'AP_PPBUF_buf_2d_in_U0' to 'buf_2d_in'
@W [SYN-210] Renamed object name 'AP_PPBUF_buf_2d_out_U0' to 'buf_2d_out'
@I [HLS-111] Elapsed time: 4.83 seconds; current memory usage: 89.5 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'dct' ...
@W [RTGEN-101] Legalizing port name 'read_data/input' to 'read_data/input_r'.
@W [RTGEN-101] Legalizing port name 'read_data/buf' to 'read_data/buf_r'.
@W [RTGEN-101] Legalizing port name 'write_data/buf' to 'write_data/buf_r'.
@W [RTGEN-101] Legalizing port name 'write_data/output' to 'write_data/output_r'.
@W [RTGEN-101] Legalizing port name 'dct/input' to 'dct/input_r'.
@W [RTGEN-101] Legalizing port name 'dct/output' to 'dct/output_r'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'read_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'RD_Loop_Row_RD_Loop_Col'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 89.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'read_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 90 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dct_1d' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'DCT_Outer_Loop'.
@W [SCHED-69] Unable to schedule 'load' operation ('src_load_2', ../../project_documents/LabB/dct.cpp:22) on array 'src' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 8.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.17 seconds; current memory usage: 90.4 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dct_1d' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 90.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dct_2d' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 91.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dct_2d' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 91.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'write_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'WR_Loop_Row_WR_Loop_Col'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.08 seconds; current memory usage: 91.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'write_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 91.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dct' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 91.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dct' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 92 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'read_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'read_data'.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 92.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct_1d' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'dct_mul_16s_14ns_29_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'dct_mul_16s_15s_29_3': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dct_1d'.
@I [HLS-111] Elapsed time: 0.11 seconds; current memory usage: 93.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct_2d' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'dct_2d'.
@I [HLS-111] Elapsed time: 0.15 seconds; current memory usage: 95.4 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'write_data' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'write_data'.
@I [HLS-111] Elapsed time: 0.14 seconds; current memory usage: 96.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dct' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'dct/input_r' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'dct/output_r' to 'ap_memory'.
@I [RTGEN-100] Finished creating RTL model for 'dct'.
@I [HLS-111] Elapsed time: 0.07 seconds; current memory usage: 97.7 MB.
@I [RTMG-282] Generating pipelined core: 'dct_mul_16s_14ns_29_3_MAC3S_0'
@I [RTMG-282] Generating pipelined core: 'dct_mul_16s_15s_29_3_MAC3S_1'
@I [RTMG-279] Implementing memory 'dct_1d_dct_coeff_table_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dct_1d_dct_coeff_table_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dct_1d_dct_coeff_table_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dct_1d_dct_coeff_table_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dct_1d_dct_coeff_table_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dct_1d_dct_coeff_table_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dct_1d_dct_coeff_table_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dct_1d_dct_coeff_table_7_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'dct_2d_row_outbuf_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dct_2d_col_inbuf_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dct_buf_2d_in_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dct_buf_2d_out_memcore_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'dct'.
@I [WVHDL-304] Generating RTL VHDL for 'dct'.
@I [WVLOG-307] Generating RTL Verilog for 'dct'.
@I [HLS-112] Total elapsed time: 17.566 seconds; peak memory usage: 97.7 MB.
@I [LIC-101] Checked in feature [HLS]
