<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::SPI1::CR2 Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1.html">SPI1</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html">CR2</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::SPI1::CR2 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>control register 2  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a4407ba2bd53a924d5a3217ae60afaf58"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#a4407ba2bd53a924d5a3217ae60afaf58">RXDMAEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013004, 0, 1 &gt;</td></tr>
<tr class="memdesc:a4407ba2bd53a924d5a3217ae60afaf58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx buffer <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> enable.  <a href="#a4407ba2bd53a924d5a3217ae60afaf58">More...</a><br /></td></tr>
<tr class="separator:a4407ba2bd53a924d5a3217ae60afaf58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed2398ba89e9a5211d4f980a93d72cc0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#aed2398ba89e9a5211d4f980a93d72cc0">TXDMAEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013004, 1, 1 &gt;</td></tr>
<tr class="memdesc:aed2398ba89e9a5211d4f980a93d72cc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx buffer <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> enable.  <a href="#aed2398ba89e9a5211d4f980a93d72cc0">More...</a><br /></td></tr>
<tr class="separator:aed2398ba89e9a5211d4f980a93d72cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae757bc1ee6cbcb22de424c99c436fa62"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#ae757bc1ee6cbcb22de424c99c436fa62">SSOE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013004, 2, 1 &gt;</td></tr>
<tr class="memdesc:ae757bc1ee6cbcb22de424c99c436fa62"><td class="mdescLeft">&#160;</td><td class="mdescRight">SS output enable.  <a href="#ae757bc1ee6cbcb22de424c99c436fa62">More...</a><br /></td></tr>
<tr class="separator:ae757bc1ee6cbcb22de424c99c436fa62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2791627eeaf7414151826d317623b7cd"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#a2791627eeaf7414151826d317623b7cd">NSSP</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013004, 3, 1 &gt;</td></tr>
<tr class="memdesc:a2791627eeaf7414151826d317623b7cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">NSS pulse management.  <a href="#a2791627eeaf7414151826d317623b7cd">More...</a><br /></td></tr>
<tr class="separator:a2791627eeaf7414151826d317623b7cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3271ea46b46e30e6957955aeafb651e5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#a3271ea46b46e30e6957955aeafb651e5">FRF</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013004, 4, 1 &gt;</td></tr>
<tr class="memdesc:a3271ea46b46e30e6957955aeafb651e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame format.  <a href="#a3271ea46b46e30e6957955aeafb651e5">More...</a><br /></td></tr>
<tr class="separator:a3271ea46b46e30e6957955aeafb651e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a741ff5549917bc9b749a53986d9fbf64"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#a741ff5549917bc9b749a53986d9fbf64">ERRIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013004, 5, 1 &gt;</td></tr>
<tr class="memdesc:a741ff5549917bc9b749a53986d9fbf64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error interrupt enable.  <a href="#a741ff5549917bc9b749a53986d9fbf64">More...</a><br /></td></tr>
<tr class="separator:a741ff5549917bc9b749a53986d9fbf64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefd301e7414fd75b503915fedb3441d9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#aefd301e7414fd75b503915fedb3441d9">RXNEIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013004, 6, 1 &gt;</td></tr>
<tr class="memdesc:aefd301e7414fd75b503915fedb3441d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX buffer not empty interrupt enable.  <a href="#aefd301e7414fd75b503915fedb3441d9">More...</a><br /></td></tr>
<tr class="separator:aefd301e7414fd75b503915fedb3441d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab5ce6ca9a9386b95f99e65928adeaa7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#aab5ce6ca9a9386b95f99e65928adeaa7">TXEIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013004, 7, 1 &gt;</td></tr>
<tr class="memdesc:aab5ce6ca9a9386b95f99e65928adeaa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx buffer empty interrupt enable.  <a href="#aab5ce6ca9a9386b95f99e65928adeaa7">More...</a><br /></td></tr>
<tr class="separator:aab5ce6ca9a9386b95f99e65928adeaa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedbeb4213d08c19f9a1812a30cc3d14c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#aedbeb4213d08c19f9a1812a30cc3d14c">DS</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013004, 8, 4 &gt;</td></tr>
<tr class="memdesc:aedbeb4213d08c19f9a1812a30cc3d14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data size.  <a href="#aedbeb4213d08c19f9a1812a30cc3d14c">More...</a><br /></td></tr>
<tr class="separator:aedbeb4213d08c19f9a1812a30cc3d14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab41dc307027b9d960ef0b1ea846fe3f7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#ab41dc307027b9d960ef0b1ea846fe3f7">FRXTH</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013004, 12, 1 &gt;</td></tr>
<tr class="memdesc:ab41dc307027b9d960ef0b1ea846fe3f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO reception threshold.  <a href="#ab41dc307027b9d960ef0b1ea846fe3f7">More...</a><br /></td></tr>
<tr class="separator:ab41dc307027b9d960ef0b1ea846fe3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eb21f2976a5894dc9240ab57c0f4537"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#a7eb21f2976a5894dc9240ab57c0f4537">LDMA_RX</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013004, 13, 1 &gt;</td></tr>
<tr class="memdesc:a7eb21f2976a5894dc9240ab57c0f4537"><td class="mdescLeft">&#160;</td><td class="mdescRight">Last <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> transfer for reception.  <a href="#a7eb21f2976a5894dc9240ab57c0f4537">More...</a><br /></td></tr>
<tr class="separator:a7eb21f2976a5894dc9240ab57c0f4537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50467b601657f3362ea286be247d2172"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#a50467b601657f3362ea286be247d2172">LDMA_TX</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013004, 14, 1 &gt;</td></tr>
<tr class="memdesc:a50467b601657f3362ea286be247d2172"><td class="mdescLeft">&#160;</td><td class="mdescRight">Last <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> transfer for transmission.  <a href="#a50467b601657f3362ea286be247d2172">More...</a><br /></td></tr>
<tr class="separator:a50467b601657f3362ea286be247d2172"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>control register 2 </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a4407ba2bd53a924d5a3217ae60afaf58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#a4407ba2bd53a924d5a3217ae60afaf58">STM32LIB::reg::SPI1::CR2::RXDMAEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013004, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx buffer <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> enable. </p>

</div>
</div>
<a class="anchor" id="aed2398ba89e9a5211d4f980a93d72cc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#aed2398ba89e9a5211d4f980a93d72cc0">STM32LIB::reg::SPI1::CR2::TXDMAEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013004, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx buffer <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> enable. </p>

</div>
</div>
<a class="anchor" id="ae757bc1ee6cbcb22de424c99c436fa62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#ae757bc1ee6cbcb22de424c99c436fa62">STM32LIB::reg::SPI1::CR2::SSOE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013004, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SS output enable. </p>

</div>
</div>
<a class="anchor" id="a2791627eeaf7414151826d317623b7cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#a2791627eeaf7414151826d317623b7cd">STM32LIB::reg::SPI1::CR2::NSSP</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013004, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NSS pulse management. </p>

</div>
</div>
<a class="anchor" id="a3271ea46b46e30e6957955aeafb651e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#a3271ea46b46e30e6957955aeafb651e5">STM32LIB::reg::SPI1::CR2::FRF</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013004, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame format. </p>

</div>
</div>
<a class="anchor" id="a741ff5549917bc9b749a53986d9fbf64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#a741ff5549917bc9b749a53986d9fbf64">STM32LIB::reg::SPI1::CR2::ERRIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013004, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Error interrupt enable. </p>

</div>
</div>
<a class="anchor" id="aefd301e7414fd75b503915fedb3441d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#aefd301e7414fd75b503915fedb3441d9">STM32LIB::reg::SPI1::CR2::RXNEIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013004, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX buffer not empty interrupt enable. </p>

</div>
</div>
<a class="anchor" id="aab5ce6ca9a9386b95f99e65928adeaa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#aab5ce6ca9a9386b95f99e65928adeaa7">STM32LIB::reg::SPI1::CR2::TXEIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013004, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx buffer empty interrupt enable. </p>

</div>
</div>
<a class="anchor" id="aedbeb4213d08c19f9a1812a30cc3d14c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#aedbeb4213d08c19f9a1812a30cc3d14c">STM32LIB::reg::SPI1::CR2::DS</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013004, 8, 4&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data size. </p>

</div>
</div>
<a class="anchor" id="ab41dc307027b9d960ef0b1ea846fe3f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#ab41dc307027b9d960ef0b1ea846fe3f7">STM32LIB::reg::SPI1::CR2::FRXTH</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013004, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO reception threshold. </p>

</div>
</div>
<a class="anchor" id="a7eb21f2976a5894dc9240ab57c0f4537"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#a7eb21f2976a5894dc9240ab57c0f4537">STM32LIB::reg::SPI1::CR2::LDMA_RX</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013004, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Last <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> transfer for reception. </p>

</div>
</div>
<a class="anchor" id="a50467b601657f3362ea286be247d2172"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html#a50467b601657f3362ea286be247d2172">STM32LIB::reg::SPI1::CR2::LDMA_TX</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013004, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Last <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> transfer for transmission. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:16 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
