# RISC-V Architecture Test RV32IF Makefrag
#
# Copyright (c) 2021. IIT Madras. All rights reserved.
# SPDX-License-Identifier: BSD-3-Clause
#
# Description: Makefrag for RV32IF architectural tests
rv64if_sc_tests=fadd_b10-01.S\
fadd_b1-01.S\
fadd_b11-01.S\
fadd_b12-01.S\
fadd_b13-01.S\
fadd_b2-01.S\
fadd_b3-01.S\
fadd_b4-01.S\
fadd_b5-01.S\
fadd_b7-01.S\
fadd_b8-01.S\
fclass_b1-01.S\
fcvt.l.s_b1-01.S\
fcvt.l.s_b22-01.S\
fcvt.l.s_b23-01.S\
fcvt.l.s_b24-01.S\
fcvt.l.s_b27-01.S\
fcvt.l.s_b28-01.S\
fcvt.l.s_b29-01.S\
fcvt.lu.s_b1-01.S\
fcvt.lu.s_b22-01.S\
fcvt.lu.s_b23-01.S\
fcvt.lu.s_b24-01.S\
fcvt.lu.s_b27-01.S\
fcvt.lu.s_b28-01.S\
fcvt.lu.s_b29-01.S\
fcvt.s.l_b25-01.S\
fcvt.s.l_b26-01.S\
fcvt.s.lu_b25-01.S\
fcvt.s.lu_b26-01.S\
fcvt.s.w_b25-01.S\
fcvt.s.w_b26-01.S\
fcvt.s.wu_b25-01.S\
fcvt.s.wu_b26-01.S\
fcvt.w.s_b1-01.S\
fcvt.w.s_b22-01.S\
fcvt.w.s_b23-01.S\
fcvt.w.s_b24-01.S\
fcvt.w.s_b27-01.S\
fcvt.w.s_b28-01.S\
fcvt.w.s_b29-01.S\
fcvt.wu.s_b1-01.S\
fcvt.wu.s_b22-01.S\
fcvt.wu.s_b23-01.S\
fcvt.wu.s_b24-01.S\
fcvt.wu.s_b27-01.S\
fcvt.wu.s_b28-01.S\
fcvt.wu.s_b29-01.S\
fdiv_b1-01.S\
fdiv_b20-01.S\
fdiv_b2-01.S\
fdiv_b21-01.S\
fdiv_b3-01.S\
fdiv_b4-01.S\
fdiv_b5-01.S\
fdiv_b6-01.S\
fdiv_b7-01.S\
fdiv_b8-01.S\
fdiv_b9-01.S\
feq_b1-01.S\
feq_b19-01.S\
fle_b1-01.S\
fle_b19-01.S\
flt_b1-01.S\
flt_b19-01.S\
flw-align-01.S\
fmadd_b1-01.S\
fmadd_b14-01.S\
fmadd_b15-01.S\
fmadd_b16-01.S\
fmadd_b17-01.S\
fmadd_b18-01.S\
fmadd_b2-01.S\
fmadd_b3-01.S\
fmadd_b4-01.S\
fmadd_b5-01.S\
fmadd_b6-01.S\
fmadd_b7-01.S\
fmadd_b8-01.S\
fmax_b1-01.S\
fmax_b19-01.S\
fmin_b1-01.S\
fmin_b19-01.S\
fmsub_b1-01.S\
fmsub_b14-01.S\
fmsub_b15-01.S\
fmsub_b16-01.S\
fmsub_b17-01.S\
fmsub_b18-01.S\
fmsub_b2-01.S\
fmsub_b3-01.S\
fmsub_b4-01.S\
fmsub_b5-01.S\
fmsub_b6-01.S\
fmsub_b7-01.S\
fmsub_b8-01.S\
fmul_b1-01.S\
fmul_b2-01.S\
fmul_b3-01.S\
fmul_b4-01.S\
fmul_b5-01.S\
fmul_b6-01.S\
fmul_b7-01.S\
fmul_b8-01.S\
fmul_b9-01.S\
fmv.w.x_b25-01.S\
fmv.w.x_b26-01.S\
fmv.x.w_b1-01.S\
fmv.x.w_b22-01.S\
fmv.x.w_b23-01.S\
fmv.x.w_b24-01.S\
fmv.x.w_b27-01.S\
fmv.x.w_b28-01.S\
fmv.x.w_b29-01.S\
fnmadd_b1-01.S\
fnmadd_b14-01.S\
fnmadd_b15-01.S\
fnmadd_b16-01.S\
fnmadd_b17-01.S\
fnmadd_b18-01.S\
fnmadd_b2-01.S\
fnmadd_b3-01.S\
fnmadd_b4-01.S\
fnmadd_b5-01.S\
fnmadd_b6-01.S\
fnmadd_b7-01.S\
fnmadd_b8-01.S\
fnmsub_b1-01.S\
fnmsub_b14-01.S\
fnmsub_b15-01.S\
fnmsub_b16-01.S\
fnmsub_b17-01.S\
fnmsub_b18-01.S\
fnmsub_b2-01.S\
fnmsub_b3-01.S\
fnmsub_b4-01.S\
fnmsub_b5-01.S\
fnmsub_b6-01.S\
fnmsub_b7-01.S\
fnmsub_b8-01.S\
fsgnj_b1-01.S\
fsgnjn_b1-01.S\
fsgnjx_b1-01.S\
fsqrt_b1-01.S\
fsqrt_b20-01.S\
fsqrt_b2-01.S\
fsqrt_b3-01.S\
fsqrt_b4-01.S\
fsqrt_b5-01.S\
fsqrt_b7-01.S\
fsqrt_b8-01.S\
fsqrt_b9-01.S\
fsub_b10-01.S\
fsub_b1-01.S\
fsub_b11-01.S\
fsub_b12-01.S\
fsub_b13-01.S\
fsub_b2-01.S\
fsub_b3-01.S\
fsub_b4-01.S\
fsub_b5-01.S\
fsub_b7-01.S\
fsub_b8-01.S\
fsw-align-01.S\

rv64if_tests = $(addsuffix .elf, $(rv64if_sc_tests))

target_tests += $(rv64if_tests)
