
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.11-s128_1, built Tue Aug 20 20:54:34 PDT 2019
Options:	-stylus 
Date:		Sat May  3 14:53:18 2025
Host:		engnx04a.utdallas.edu (x86_64 w/Linux 4.18.0-553.46.1.el8_10.x86_64) (8cores*32cpus*AMD EPYC 7F32 8-Core Processor 512KB)
OS:		Red Hat Enterprise Linux release 8.10 (Ootpa)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.


Create and set the environment variable TMPDIR to /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8.

Change the soft stacksize limit to 0.2%RAM (514 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

@innovus 1> source par.tcl
#@ Begin verbose source par.tcl (pre)
@file 1: #Start up Innovus with "innovus -stylus"
@file 2: # 1. Set root attributes
@file 3: set_db design_process_node 7
##  Process: 7             (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 7nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
@file 4: #set_multi_cpu_usage -local_cpu 8
@file 5: set_db timing_analysis_cppr both
@file 6: set_db timing_analysis_type ocv
@file 7: set_library_unit -time 1ps
@file 8:
@file 9: # 2. Read libraries and SRAM macros
@file 10: read_physical -lef { \
/proj/cad/library/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef \
/proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef \
/proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef \
/proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef \
/proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef \
/home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM1RW128x12_x4.lef \
/home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM1RW256x8_x4.lef \
/home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM2RW16x8_x4.lef }

Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef ...

Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef ...
Set DBUPerIGU to M1 pitch 576.

Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef ...

Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef ...

Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef ...

Loading LEF file /home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM1RW128x12_x4.lef ...

Loading LEF file /home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM1RW256x8_x4.lef ...

Loading LEF file /home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM2RW16x8_x4.lef ...

viaInitial starts at Sat May  3 14:55:06 2025
viaInitial ends at Sat May  3 14:55:06 2025

##  Check design process and node:  
##  Design tech node is not set.

@file 19:
@file 20: # 3. Define corners
@file 21: read_mmmc mmmc.tcl
#@ Begin verbose source mmmc.tcl (pre)
@file 1: create_constraint_mode -name my_constraint_mode -sdc_files [list ../Syn/clock_constraints_fragment.sdc ../Syn/pin_constraints_fragment.sdc ../Syn/MSDAP_mapped.sdc]
@file 2:
@file 3: create_library_set -name PVT_0P63V_100C.setup_set -timing [list \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib \
/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib \
/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib \
/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib]
@file 27:
@file 28: create_timing_condition -name PVT_0P63V_100C.setup_cond -library_sets [list PVT_0P63V_100C.setup_set]
@file 29: create_rc_corner -name PVT_0P63V_100C.setup_rc -temperature 100.0 -qrc_tech /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
@file 30: create_delay_corner -name PVT_0P63V_100C.setup_delay -timing_condition PVT_0P63V_100C.setup_cond -rc_corner PVT_0P63V_100C.setup_rc
@file 31: create_analysis_view -name PVT_0P63V_100C.setup_view -delay_corner PVT_0P63V_100C.setup_delay -constraint_mode my_constraint_mode
@file 32:
@file 33: create_library_set -name PVT_0P77V_0C.hold_set -timing [list \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020.lib \
/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020.lib \
/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib \
/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib \
/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib]
@file 57:
@file 58: create_timing_condition -name PVT_0P77V_0C.hold_cond -library_sets [list PVT_0P77V_0C.hold_set]
@file 59: create_rc_corner -name PVT_0P77V_0C.hold_rc -temperature 0.0 -qrc_tech /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
@file 60: create_delay_corner -name PVT_0P77V_0C.hold_delay -timing_condition PVT_0P77V_0C.hold_cond -rc_corner PVT_0P77V_0C.hold_rc
@file 61: create_analysis_view -name PVT_0P77V_0C.hold_view -delay_corner PVT_0P77V_0C.hold_delay -constraint_mode my_constraint_mode
@file 62: set_analysis_view -setup { PVT_0P63V_100C.setup_view } -hold { PVT_0P77V_0C.hold_view  }
#@ End verbose source mmmc.tcl
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_SS_nldm_201020.lib' ...
Read 42 cells in library 'asap7sc7p5t_AO_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_SS_nldm_201020.lib' ...
Read 42 cells in library 'asap7sc7p5t_AO_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib' ...
Read 42 cells in library 'asap7sc7p5t_AO_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib' ...
Read 42 cells in library 'asap7sc7p5t_AO_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_SS_nldm_201020.lib' ...
Read 34 cells in library 'asap7sc7p5t_OA_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_SS_nldm_201020.lib' ...
Read 34 cells in library 'asap7sc7p5t_OA_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib' ...
Read 34 cells in library 'asap7sc7p5t_OA_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib' ...
Read 34 cells in library 'asap7sc7p5t_OA_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib)
Read 33 cells in library 'asap7sc7p5t_SEQ_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib)
Read 33 cells in library 'asap7sc7p5t_SEQ_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib)
Read 33 cells in library 'asap7sc7p5t_SEQ_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib)
Read 33 cells in library 'asap7sc7p5t_SEQ_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_RVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_LVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020' 
Reading PVT_0P63V_100C.setup_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib' ...
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
Read 1 cells in library 'SRAM1RW128x12_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib' ...
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
Read 1 cells in library 'SRAM1RW256x8_PVT_0P63V_100C' 
Reading PVT_0P63V_100C.setup_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib' ...
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib, Line 1)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib, Line 1)
Message <TECHLIB-9108> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 1 cells in library 'SRAM2RW16x8_PVT_0P63V_100C' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib, Line 11387)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib, Line 14287)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib, Line 11365)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib, Line 14263)
Read 56 cells in library 'asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_201020.lib' ...
Read 42 cells in library 'asap7sc7p5t_AO_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_FF_nldm_201020.lib' ...
Read 42 cells in library 'asap7sc7p5t_AO_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_FF_nldm_201020.lib' ...
Read 42 cells in library 'asap7sc7p5t_AO_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_FF_nldm_201020.lib' ...
Read 42 cells in library 'asap7sc7p5t_AO_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_201020.lib' ...
Read 34 cells in library 'asap7sc7p5t_OA_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_FF_nldm_201020.lib' ...
Read 34 cells in library 'asap7sc7p5t_OA_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_FF_nldm_201020.lib' ...
Read 34 cells in library 'asap7sc7p5t_OA_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_FF_nldm_201020.lib' ...
Read 34 cells in library 'asap7sc7p5t_OA_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_201020.lib' ...
Read 33 cells in library 'asap7sc7p5t_SEQ_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib)
Read 33 cells in library 'asap7sc7p5t_SEQ_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib)
Read 33 cells in library 'asap7sc7p5t_SEQ_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_FF_nldm_201020.lib' ...
Read 33 cells in library 'asap7sc7p5t_SEQ_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_201020.lib' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_RVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_FF_nldm_201020.lib' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_LVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020.lib' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020.lib' ...
Read 37 cells in library 'asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020' 
Reading PVT_0P77V_0C.hold_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW128x12_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM1RW256x8_PVT_0P77V_0C' 
Reading PVT_0P77V_0C.hold_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib' ...
Read 1 cells in library 'SRAM2RW16x8_PVT_0P77V_0C' 
@file 22:
@file 23: # 4. Read netlist
@file 24: read_netlist { /home/013/o/om/oma190007/cad/msdap_new/Scripts/Syn/MSDAP_mapped.v } -top MSDAP
#% Begin Load netlist data ... (date=05/03 14:55:20, mem=685.0M)
*** Begin netlist parsing (mem=872.2M) ***
Created 811 new cells from 46 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/013/o/om/oma190007/cad/msdap_new/Scripts/Syn/MSDAP_mapped.v'

*** Memory Usage v#1 (Current mem = 872.223M, initial mem = 270.188M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=872.2M) ***
#% End Load netlist data ... (date=05/03 14:55:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=767.8M, current mem=767.8M)
Set top cell to MSDAP.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell MSDAP ...
*** Netlist is unique.
Set DBUPerIGU to techSite asap7sc7p5t width 864.
** info: there are 1678 modules.
** info: there are 2162 stdCell insts.
** info: there are 14 macros.

*** Memory Usage v#1 (Current mem = 992.637M, initial mem = 270.188M) ***
@file 25: init_design
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Process node set using 'set_design_mode' is less than or equal to 32nm, for which captable file(s) would be ignored as preRoute extraction would instead use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
Generating auto layer map file.
Completed (cpu: 0:00:02.5 real: 0:00:02.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: PVT_0P63V_100C.setup_view
    RC-Corner Name        : PVT_0P63V_100C.setup_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 100 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06'
 
 Analysis View: PVT_0P77V_0C.hold_view
    RC-Corner Name        : PVT_0P77V_0C.hold_rc
    RC-Corner Index       : 1
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../Syn/clock_constraints_fragment.sdc' ...
Current (total cpu=0:00:34.0, real=0:02:07, peak res=1131.8M, current mem=1119.4M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1137.1M, current mem=1137.1M)
Current (total cpu=0:00:34.1, real=0:02:07, peak res=1137.1M, current mem=1137.1M)
Reading timing constraints file '../Syn/pin_constraints_fragment.sdc' ...
Current (total cpu=0:00:34.1, real=0:02:07, peak res=1137.1M, current mem=1137.1M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1137.5M, current mem=1137.5M)
Current (total cpu=0:00:34.2, real=0:02:07, peak res=1137.5M, current mem=1137.5M)
Reading timing constraints file '../Syn/MSDAP_mapped.sdc' ...
Current (total cpu=0:00:34.2, real=0:02:07, peak res=1137.5M, current mem=1137.5M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Syn/MSDAP_mapped.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Syn/MSDAP_mapped.sdc, Line 10).

MSDAP
**WARN: (TCLCMD-1598):	A clock with name Dclk was already defined in the design. Previously defined clock definition of Dclk will be overwritten. (File ../Syn/MSDAP_mapped.sdc, Line 15).

**WARN: (TCLCMD-958):	Previously defined source objects for clock 'Dclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File ../Syn/MSDAP_mapped.sdc, Line 15).

**WARN: (TCLCMD-1598):	A clock with name Dclk was already defined in the design. Previously defined clock definition of Dclk will be overwritten. (File ../Syn/MSDAP_mapped.sdc, Line 15).

**WARN: (TCLCMD-958):	Previously defined source objects for clock 'Dclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File ../Syn/MSDAP_mapped.sdc, Line 15).

**WARN: (TCLCMD-1598):	A clock with name Sclk was already defined in the design. Previously defined clock definition of Sclk will be overwritten. (File ../Syn/MSDAP_mapped.sdc, Line 16).

**WARN: (TCLCMD-958):	Previously defined source objects for clock 'Sclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File ../Syn/MSDAP_mapped.sdc, Line 16).

**WARN: (TCLCMD-1598):	A clock with name Sclk was already defined in the design. Previously defined clock definition of Sclk will be overwritten. (File ../Syn/MSDAP_mapped.sdc, Line 16).

**WARN: (TCLCMD-958):	Previously defined source objects for clock 'Sclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File ../Syn/MSDAP_mapped.sdc, Line 16).

**WARN: (TCLCMD-1086):	Clock group '__default_1' has already been defined with an identical specification. This assertion will be ignored. (File ../Syn/MSDAP_mapped.sdc, Line 21).

**WARN: (TCLCMD-1086):	Clock group '__default_1' has already been defined with an identical specification. This assertion will be ignored. (File ../Syn/MSDAP_mapped.sdc, Line 21).

**WARN: (TCLCMD-1086):	Clock group '__default_2' has already been defined with an identical specification. This assertion will be ignored. (File ../Syn/MSDAP_mapped.sdc, Line 22).

**WARN: (TCLCMD-1086):	Clock group '__default_2' has already been defined with an identical specification. This assertion will be ignored. (File ../Syn/MSDAP_mapped.sdc, Line 22).

INFO (CTE): Reading of timing constraints file ../Syn/MSDAP_mapped.sdc completed, with 14 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1138.0M, current mem=1138.0M)
Current (total cpu=0:00:34.3, real=0:02:07, peak res=1138.0M, current mem=1138.0M)
Total number of combinational cells: 676
Total number of sequential cells: 132
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
Total number of usable buffers: 53
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKINVDCx10_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_R CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
Total number of usable inverters: 84
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
Total number of identified usable delay cells: 11
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
@file 26:
@file 27: # 5. Setup power intent
@file 28: read_power_intent -cpf power_spec.cpf
Loading CPF file power_spec.cpf ...
INFO: processed 12 CPF commands in 12 lines from file power_spec.cpf, with 0 errors
Checking CPF file ...
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
INFO: The CPF has only one domain defined.
Domain-based global connection will be applied to top cell. Other domain-related CPF commands will be ignored.
PVT_0P77V_0C.hold_set PVT_0P63V_100C.setup_set
PVT_0P77V_0C.hold_set PVT_0P63V_100C.setup_set
@file 29: commit_power_intent
CPF_RUNTIME: freeTimingGraph: cpu=0:00:00.09 real=0:00:00.00
CPF_RUNTIME: clean_up_msv: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: commit_pg_nets: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: switchable_pg_nets: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: virtual_ports: cpu=0:00:00.00 real=0:00:00.00
**WARN: (IMPCPF-980):	Power domain AO is not bound to any library. Power domain library binding is through 'update_delay_corner -power_domain' in the MMMC file viewDefinition.tcl. Please make sure that 'update_delay_corner -power_domain AO' is specified for each delay corner in the MMMC file.
PVT_0P77V_0C.hold_delay PVT_0P63V_100C.setup_delay
CPF_RUNTIME: commit_power_domain: cpu=0:00:00.02 real=0:00:00.00
CPF_RUNTIME: assignSNetVoltages: cpu=0:00:00.03 real=0:00:00.00
CPF_RUNTIME: define_low_power_cells: cpu=0:00:00.00 real=0:00:00.00
Current (total cpu=0:00:34.6, real=0:02:07, peak res=1228.8M, current mem=1224.2M)
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.8M, current mem=1234.8M)
Current (total cpu=0:00:34.7, real=0:02:07, peak res=1234.8M, current mem=1234.8M)
Current (total cpu=0:00:34.7, real=0:02:07, peak res=1234.8M, current mem=1234.8M)
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1235.0M, current mem=1235.0M)
Current (total cpu=0:00:34.7, real=0:02:08, peak res=1235.0M, current mem=1235.0M)
Current (total cpu=0:00:34.8, real=0:02:08, peak res=1235.0M, current mem=1235.0M)
MSDAP
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1235.5M, current mem=1235.5M)
Current (total cpu=0:00:34.8, real=0:02:08, peak res=1235.5M, current mem=1235.5M)
CPF_RUNTIME: buildTimingGraph: cpu=0:00:00.32 real=0:00:01.00
CPF_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: applyDefaultGncRules: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: commit_global_connect: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: replaceWithAlwaysOnBuffer: cpu=0:00:00.01 real=0:00:00.00
CPF_RUNTIME: commit_iso: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: commitEnbConn: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: commit_shifter: cpu=0:00:00.00 real=0:00:00.00
CPF_RUNTIME: commit_pso: cpu=0:00:00.00 real=0:00:00.00
Total number of combinational cells: 676
Total number of sequential cells: 132
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
Total number of usable buffers: 53
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKINVDCx10_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_R CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
Total number of usable inverters: 84
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
Total number of identified usable delay cells: 11
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
-noImplicitRules false                     # bool, default=false, private
No isolation cell in libraries.
No level shifter cell in libraries.
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
@file 30:
@file 31: # 6. Exclude standard cells that may cause error
#@ Begin verbose source set_dont_use.tcl (pre)
@file 1: # Exclude standard cells that may cause error
@file 2: if { [get_db lib_cells */ICGx*DC*] ne "" } {
@file 3: set_dont_use [get_db lib_cells */ICGx*DC*]
@file 4: }
@file 7:
@file 8: if { [get_db lib_cells */AND4x1*] ne "" } {
@file 9: set_dont_use [get_db lib_cells */AND4x1*]
@file 10: }
@file 13:
@file 14: if { [get_db lib_cells */SDFLx2*] ne "" } {
@file 15: set_dont_use [get_db lib_cells */SDFLx2*]
@file 16: }
@file 19:
@file 20: if { [get_db lib_cells */AO21x1*] ne "" } {
@file 21: set_dont_use [get_db lib_cells */AO21x1*]
@file 22: }
@file 25:
@file 26: if { [get_db lib_cells */XOR2x2*] ne "" } {
@file 27: set_dont_use [get_db lib_cells */XOR2x2*]
@file 28: }
@file 31:
@file 32: if { [get_db lib_cells */OAI31xp33*] ne "" } {
@file 33: set_dont_use [get_db lib_cells */OAI31xp33*]
@file 34: }
@file 37:
@file 38: if { [get_db lib_cells */OAI221xp5*] ne "" } {
@file 39: set_dont_use [get_db lib_cells */OAI221xp5*]
@file 40: }
@file 43:
@file 44: if { [get_db lib_cells */SDFLx3*] ne "" } {
@file 45: set_dont_use [get_db lib_cells */SDFLx3*]
@file 46: }
@file 49:
@file 50: if { [get_db lib_cells */SDFLx1*] ne "" } {
@file 51: set_dont_use [get_db lib_cells */SDFLx1*]
@file 52: }
@file 55:
@file 56: if { [get_db lib_cells */AOI211xp5*] ne "" } {
@file 57: set_dont_use [get_db lib_cells */AOI211xp5*]
@file 58: }
@file 61:
@file 62: if { [get_db lib_cells */OAI322xp33*] ne "" } {
@file 63: set_dont_use [get_db lib_cells */OAI322xp33*]
@file 64: }
@file 67:
@file 68: if { [get_db lib_cells */OR2x6*] ne "" } {
@file 69: set_dont_use [get_db lib_cells */OR2x6*]
@file 70: }
@file 73:
@file 74: if { [get_db lib_cells */A2O1A1O1Ixp25*] ne "" } {
@file 75: set_dont_use [get_db lib_cells */A2O1A1O1Ixp25*]
@file 76: }
@file 79:
@file 80: if { [get_db lib_cells */XNOR2x1*] ne "" } {
@file 81: set_dont_use [get_db lib_cells */XNOR2x1*]
@file 82: }
@file 85:
@file 86: if { [get_db lib_cells */OAI32xp33*] ne "" } {
@file 87: set_dont_use [get_db lib_cells */OAI32xp33*]
@file 88: }
@file 91:
@file 92: if { [get_db lib_cells */FAx1*] ne "" } {
@file 93: set_dont_use [get_db lib_cells */FAx1*]
@file 94: }
@file 97:
@file 98:
@file 99: if { [get_db lib_cells */OAI21x1*] ne "" } {
@file 100: set_dont_use [get_db lib_cells */OAI21x1*]
@file 101: }
@file 104:
@file 105: if { [get_db lib_cells */OAI31xp67*] ne "" } {
@file 106: set_dont_use [get_db lib_cells */OAI31xp67*]
@file 107: }
@file 110:
@file 111: if { [get_db lib_cells */OAI33xp33*] ne "" } {
@file 112: set_dont_use [get_db lib_cells */OAI33xp33*]
@file 113: }
@file 116:
@file 117: if { [get_db lib_cells */AO21x2*] ne "" } {
@file 118: set_dont_use [get_db lib_cells */AO21x2*]
@file 119: }
@file 122:
@file 123: if { [get_db lib_cells */AOI32xp33*] ne "" } {
@file 124: set_dont_use [get_db lib_cells */AOI32xp33*]
@file 125: }
@file 128:
@file 129:
#@ End verbose source set_dont_use.tcl
@file 33:
@file 34: # 7. Set other attributes
@file 35: set_db design_flow_effort standard
@file 36: set_db route_design_bottom_routing_layer 2
@file 37: set_db route_design_top_routing_layer 7
@file 38: #Ignore 1e+31 removal arcs for ASYNC DFF cells
@file 39: set_db timing_analysis_async_checks no_async
@file 40: #Via preferences for stripes
@file 41: set_db generate_special_via_rule_preference { M7_M6widePWR1p152 M6_M5widePWR1p152 M5_M4widePWR0p864 M4_M3widePWR0p864 M3_M2widePWR0p936 }
@file 42: #Prevent extending M1 pins in cells
@file 43: set_db route_design_with_via_in_pin true
@file 44:
@file 45: # 8. Read floorplan
#@ Begin verbose source floorplan.tcl (pre)
@file 1: create_floorplan -core_margins_by die -flip f -die_size_by_io_height max -site asap7sc7p5t -die_size { 236.864 180.328 0 0 0 0 }
Adjusting die size togrid(PlacementGrid): width :236.88 height : 180.288
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
@file 2:
@file 3: place_inst R_mem_L/mem_0_0 44.768 60.384 my
@file 4: create_place_halo -insts R_mem_L/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 5: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst R_mem_L/mem_0_0
@file 6:
@file 7: place_inst R_mem_R/mem_0_0 180.288 60.384 my
@file 8: create_place_halo -insts R_mem_R/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 9: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst R_mem_R/mem_0_0
@file 10:
@file 11: place_inst Co_mem_L/mem_0_0 1.92 121.824 my
@file 12: create_place_halo -insts Co_mem_L/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 13: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_L/mem_0_0
@file 14:
@file 15: place_inst Co_mem_L/mem_0_1 30.688 121.824 my
@file 16: create_place_halo -insts Co_mem_L/mem_0_1 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 17: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_L/mem_0_1
@file 18:
@file 19: place_inst Co_mem_L/mem_0_2 59.456 121.824 my
@file 20: create_place_halo -insts Co_mem_L/mem_0_2 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 21: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_L/mem_0_2
@file 22:
@file 23: place_inst Co_mem_L/mem_0_3 88.224 121.824 my
@file 24: create_place_halo -insts Co_mem_L/mem_0_3 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 25: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_L/mem_0_3
@file 26:
@file 27: place_inst Co_mem_R/mem_0_0 209.056 121.824 r0
@file 28: create_place_halo -insts Co_mem_R/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 29: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_R/mem_0_0
@file 30:
@file 31: place_inst Co_mem_R/mem_0_1 180.288 121.824 r0
@file 32: create_place_halo -insts Co_mem_R/mem_0_1 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 33: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_R/mem_0_1
@file 34:
@file 35: place_inst Co_mem_R/mem_0_2 151.52 121.824 r0
@file 36: create_place_halo -insts Co_mem_R/mem_0_2 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 37: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_R/mem_0_2
@file 38:
@file 39: place_inst Co_mem_R/mem_0_3 122.752 121.824 r0
@file 40: create_place_halo -insts Co_mem_R/mem_0_3 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 41: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_R/mem_0_3
@file 42:
@file 43: place_inst Data_mem_L/mem_0_0 1.92 1.824 my
@file 44: create_place_halo -insts Data_mem_L/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 45: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Data_mem_L/mem_0_0
@file 46:
@file 47: place_inst Data_mem_L/mem_0_1 1.92 60.384 my
@file 48: create_place_halo -insts Data_mem_L/mem_0_1 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 49: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Data_mem_L/mem_0_1
@file 50:
@file 51: place_inst Data_mem_R/mem_0_0 202.016 1.824 r0
@file 52: create_place_halo -insts Data_mem_R/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 53: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Data_mem_R/mem_0_0
@file 54:
@file 55: place_inst Data_mem_R/mem_0_1 202.016 60.384 r0
@file 56: create_place_halo -insts Data_mem_R/mem_0_1 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
@file 57: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Data_mem_R/mem_0_1
@file 58:
#@ End verbose source floorplan.tcl
@file 47:
@file 48: # 9. Create routing tracks
@file 49: add_tracks -honor_pitch -offsets { M4 horiz 0.048 M5 vert 0.048 M6 horiz 0.064 M7 vert 0.064 }
@file 50:
@file 51: # 10. Create place blockage on top & bottom row (fixes wiring issue + power vias for DRC/LVS)
@file 52: set core_lly [get_db current_design .core_bbox.ll.y]
@file 53: set core_ury [expr [get_db current_design .core_bbox.ur.y] - 1.08]
@file 54: set botrow [get_db rows -if {.rect.ll.y == $core_lly}]
@file 55: set toprow [get_db rows -if {.rect.ur.y > $core_ury}]
@file 56: create_place_blockage -area [get_db $botrow .rect] -name ROW_BLOCK_BOT
@file 57: create_place_blockage -area [get_db $toprow .rect] -name ROW_BLOCK_TOP
@file 58:
@file 59: # 11. Add well-tap cells
@file 60: set_db add_well_taps_cell TAPCELL_ASAP7_75t_L
@file 61: add_well_taps -cell_interval 50 -in_row_offset 10.564
**Info: (IMPSP-307): Design contains fractional 20 cells.
Estimated cell power/ground rail width = 0.135 um
**WARN: (IMPSP-5134):	Setting cellInterval to 49.896 (microns) as a multiple of cell TAPCELL_ASAP7_75t_L's techSite 'asap7sc7p5t' width of 0.216 microns
Type 'man IMPSP-5134' for more detail.
**WARN: (IMPSP-5134):	Setting inRowOffset to 10.368 (microns) as a multiple of cell TAPCELL_ASAP7_75t_L's techSite 'asap7sc7p5t' width of 0.216 microns
Type 'man IMPSP-5134' for more detail.
For 1090 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
Inserted 1090 well-taps <TAPCELL_ASAP7_75t_L> cells (prefix WELLTAP_AO).
@file 62:
@file 63: # 12. Create power straps
#@ Begin verbose source power_straps.tcl (pre)
@file 1: # Power strap definition for layer M1 (rails):
@file 2:
@file 3: reset_db -category add_stripes
@file 4: set_db add_stripes_stacked_via_bottom_layer M1
@file 5: set_db add_stripes_stacked_via_top_layer M1
@file 6: set_db add_stripes_spacing_from_block 0.000
Offset for stripe breaking is set to 0.
@file 7: add_stripes -pin_layer M1 -layer M1 -over_pins 1 -master "{TAPCELL*}" -block_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M1 -pad_core_ring_bottom_layer_limit M1 -pad_core_ring_top_layer_limit M1 -direction horizontal -width pin_width -nets { VSS VDD }
#% Begin add_stripes (date=05/03 14:55:26, mem=1280.1M)
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting generate_special_via_opt_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
set_db generate_special_via_optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting generate_special_via_disable_via_merge to 1. ViaGen disables via merging with the via created earlier.
set_db generate_special_via_disable_via_merging true is set by default for this design of 12nm node or under. 
Setting generate_special_via_keep_existing_via to 1. ViaGen will keep the existing vias.
set_db generate_special_via_keep_existing_via 1 is set by default for this design of 12nm node or under. 
set_db add_stripes_use_exact_spacing true is set by default for this design under 20nm node. 

Initialize fgc environment(mem: 1291.0M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1291.0M)
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_1' was increased to (35.208000 1.044000) (35.639999 2.196000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2' was increased to (60.264000 1.044000) (60.695999 2.196000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_3' was increased to (110.160004 1.044000) (110.592003 2.196000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4' was increased to (160.056000 1.044000) (160.488007 2.196000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_5' was increased to (201.311996 1.044000) (201.744003 2.196000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_6' was increased to (235.223999 1.044000) (235.656006 2.196000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_7' was increased to (35.208000 2.124000) (35.639999 3.276000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_8' was increased to (60.264000 2.124000) (60.695999 3.276000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_9' was increased to (110.160004 2.124000) (110.592003 3.276000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_10' was increased to (160.056000 2.124000) (160.488007 3.276000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_11' was increased to (201.311996 2.124000) (201.744003 3.276000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_12' was increased to (235.223999 2.124000) (235.656006 3.276000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_13' was increased to (35.208000 3.204000) (35.639999 4.356000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_14' was increased to (60.264000 3.204000) (60.695999 4.356000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_15' was increased to (110.160004 3.204000) (110.592003 4.356000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_16' was increased to (160.056000 3.204000) (160.488007 4.356000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_17' was increased to (201.311996 3.204000) (201.744003 4.356000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_18' was increased to (235.223999 3.204000) (235.656006 4.356000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_19' was increased to (35.208000 4.284000) (35.639999 5.436000) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_20' was increased to (60.264000 4.284000) (60.695999 5.436000) because pins or obstructions were outside the original block boundary.
**WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1291.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1291.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1291.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -use_exact_spacing  1
  -preventive_color_opt false
  -use_fgc true
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
add_stripes created 829 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       829      |       NA       |
+--------+----------------+----------------+
set_db add_stripes_use_exact_spacing is reset to default value: false.
set_db generate_special_via_disable_via_merge is reset to default value: false.
set_db generate_special_via_keep_existing_via is reset to default value: 0.
set_db generate_special_via_opt_cross_via is reset to default value: false.
#% End add_stripes (date=05/03 14:55:26, total cpu=0:00:00.2, real=0:00:00.0, peak res=1286.5M, current mem=1285.3M)
@file 8:
@file 9: # Power strap definition for layer M3:
@file 10:
@file 11: #reset_db -category add_stripes
@file 12: #set_db add_stripes_stacked_via_top_layer M3
@file 13: #set_db add_stripes_stacked_via_bottom_layer M1
@file 14: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
@file 15: #set_db add_stripes_spacing_from_block 0.000
@file 16: #add_stripes -create_pins 0 -block_ring_bottom_layer_limit M3 -block_ring_top_layer_limit M1 -direction vertical -layer M3 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M1 -set_to_set_distance 10.080 -spacing 4.104 -switch_layer_over_obs 0 -width 0.936 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 1.548]
@file 17:
@file 18: # Power strap definition for layer M4:
@file 19:
@file 20: #reset_db -category add_stripes
@file 21: #set_db add_stripes_stacked_via_top_layer M4
@file 22: #set_db add_stripes_stacked_via_bottom_layer M3
@file 23: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
@file 24: #set_db add_stripes_spacing_from_block 0.000
@file 25: #add_stripes -create_pins 0 -block_ring_bottom_layer_limit M4 -block_ring_top_layer_limit M3 -direction horizontal -layer M4 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M3 -set_to_set_distance 10.752 -spacing 0.288 -switch_layer_over_obs 0 -width 0.864 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 2.304]
@file 26:
@file 27: # Power strap definition for layer M5:
@file 28:
@file 29: #reset_db -category add_stripes
@file 30: #set_db add_stripes_stacked_via_top_layer M5
@file 31: #set_db add_stripes_stacked_via_bottom_layer M4
@file 32: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
@file 33: #set_db add_stripes_spacing_from_block 0.000
@file 34: #add_stripes -create_pins 0 -block_ring_bottom_layer_limit M5 -block_ring_top_layer_limit M4 -direction vertical -layer M5 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M4 -set_to_set_distance 10.752 -spacing 0.288 -switch_layer_over_obs 0 -width 0.864 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 2.304]
@file 35:
@file 36: # Power strap definition for layer M6:
@file 37:
@file 38: reset_db -category add_stripes
@file 39: set_db add_stripes_stacked_via_top_layer M6
@file 40: set_db add_stripes_stacked_via_bottom_layer M5
@file 41: set_db add_stripes_trim_antenna_back_to_shape {stripe}
The power planner will set stripe antenna targets to stripe.
@file 42: set_db add_stripes_spacing_from_block 0.000
Offset for stripe breaking is set to 0.
@file 43: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M6 -block_ring_top_layer_limit M5 -direction horizontal -layer M6 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M5 -set_to_set_distance 14.336 -spacing 0.288 -switch_layer_over_obs 0 -width 1.152 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 2.976]
#% Begin add_stripes (date=05/03 14:55:27, mem=1285.3M)
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting generate_special_via_opt_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
set_db generate_special_via_optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting generate_special_via_disable_via_merge to 1. ViaGen disables via merging with the via created earlier.
set_db generate_special_via_disable_via_merging true is set by default for this design of 12nm node or under. 
Setting generate_special_via_keep_existing_via to 1. ViaGen will keep the existing vias.
set_db generate_special_via_keep_existing_via 1 is set by default for this design of 12nm node or under. 
set_db add_stripes_use_exact_spacing true is set by default for this design under 20nm node. 

**WARN: (IMPPP-2030):	Layer M6 allows on grid right way wires only. Snap wire center to routing grid automatically.
Initialize fgc environment(mem: 1294.0M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Starting stripe generation ...
**WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
Non-Default Mode Option Settings :
  -trim_antenna_back_to_shape   stripe
  -trim_antenna_max_distance  0.00
  -use_exact_spacing  1
  -preventive_color_opt false
  -use_fgc true
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
*** Stripes and vias are being generated (current mem: 1293.965)***
  Generate VSS stripes and vias
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1293.965M)
  VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1293.965M)
  Generate VDD stripes and vias
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1293.965M)
  VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1293.965M)
Stripe generation is complete.
add_stripes created 26 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M6   |       26       |       NA       |
+--------+----------------+----------------+
set_db add_stripes_use_exact_spacing is reset to default value: false.
set_db generate_special_via_disable_via_merge is reset to default value: false.
set_db generate_special_via_keep_existing_via is reset to default value: 0.
set_db generate_special_via_opt_cross_via is reset to default value: false.
#% End add_stripes (date=05/03 14:55:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1285.6M, current mem=1285.6M)
@file 44:
@file 45: # Power strap definition for layer M7:
@file 46:
@file 47: reset_db -category add_stripes
@file 48: set_db add_stripes_stacked_via_top_layer M7
@file 49: set_db add_stripes_stacked_via_bottom_layer M6
@file 50: set_db add_stripes_trim_antenna_back_to_shape {stripe}
The power planner will set stripe antenna targets to stripe.
@file 51: set_db add_stripes_spacing_from_block 0.000
Offset for stripe breaking is set to 0.
@file 52: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M7 -block_ring_top_layer_limit M6 -direction vertical -layer M7 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M6 -set_to_set_distance 14.336 -spacing 0.288 -switch_layer_over_obs 0 -width 1.152 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 2.976]
#% Begin add_stripes (date=05/03 14:55:27, mem=1285.6M)
Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
Setting generate_special_via_opt_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
set_db generate_special_via_optimize_cross_via true is set by default for this design of 12nm node or under. 
Setting generate_special_via_disable_via_merge to 1. ViaGen disables via merging with the via created earlier.
set_db generate_special_via_disable_via_merging true is set by default for this design of 12nm node or under. 
Setting generate_special_via_keep_existing_via to 1. ViaGen will keep the existing vias.
set_db generate_special_via_keep_existing_via 1 is set by default for this design of 12nm node or under. 
set_db add_stripes_use_exact_spacing true is set by default for this design under 20nm node. 

**WARN: (IMPPP-2030):	Layer M7 allows on grid right way wires only. Snap wire center to routing grid automatically.
Initialize fgc environment(mem: 1294.0M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Starting stripe generation ...
**WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
**WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
  Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
Non-Default Mode Option Settings :
  -trim_antenna_back_to_shape   stripe
  -trim_antenna_max_distance  0.00
  -use_exact_spacing  1
  -preventive_color_opt false
  -use_fgc true
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1294.0M)
*** Stripes and vias are being generated (current mem: 1293.965)***
  Generate VSS stripes and vias
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1293.965M)
  VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1293.965M)
  Generate VDD stripes and vias
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 40% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 50% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 60% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 70% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 80% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 90% (cpu time: 0:00:00.0, peak mem: 1293.965M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1293.965M)
  VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1293.965M)
Stripe generation is complete.
add_stripes created 34 wires.
ViaGen created 442 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V6   |       442      |        0       |
|   M7   |       34       |       NA       |
+--------+----------------+----------------+
set_db add_stripes_use_exact_spacing is reset to default value: false.
set_db generate_special_via_disable_via_merge is reset to default value: false.
set_db generate_special_via_keep_existing_via is reset to default value: 0.
set_db generate_special_via_opt_cross_via is reset to default value: false.
#% End add_stripes (date=05/03 14:55:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1286.4M, current mem=1286.4M)
@file 53:
@file 54: # Power strap definition for layer M8:
@file 55:
@file 56: #reset_db -category add_stripes
@file 57: #set_db add_stripes_stacked_via_top_layer M8
@file 58: #set_db add_stripes_stacked_via_bottom_layer M7
@file 59: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
@file 60: #set_db add_stripes_spacing_from_block 0.000
@file 61: #add_stripes -create_pins 0 -block_ring_bottom_layer_limit M8 -block_ring_top_layer_limit M7 -direction horizontal -layer M8 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M7 -set_to_set_distance 4.480 -spacing 0.480 -switch_layer_over_obs 0 -width 1.760 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 3.760]
@file 62:
@file 63: # Power strap definition for layer M9:
@file 64:
@file 65: #reset_db -category add_stripes
@file 66: #set_db add_stripes_stacked_via_top_layer M9
@file 67: #set_db add_stripes_stacked_via_bottom_layer M8
@file 68: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
@file 69: #set_db add_stripes_spacing_from_block 0.000
@file 70: #add_stripes -create_pins 1 -block_ring_bottom_layer_limit M9 -block_ring_top_layer_limit M8 -direction vertical -layer M9 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M8 -set_to_set_distance 4.480 -spacing 0.480 -switch_layer_over_obs 0 -width 1.760 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 3.760]
#@ End verbose source power_straps.tcl
@file 65:
@file 66: # 13. Set I/O pin locations
@file 67: set_db assign_pins_edit_in_batch true
@file 68: #Innovus automatically places the pin in given range
@file 69: edit_pin -fixed_pin -pin * -hinst MSDAP -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 236.864 0 } -end { 0 0 }   
**WARN: (IMPTR-2104):	Layer M10: Pitch=1280 is less than min width=640 + min spacing=32000.
**ERROR: (IMPTR-2101):	Layer M10: Pitch=11520x9 is still less than min width=32000 + min spacing=640.
**WARN: (IMPTR-2108):	For layer M10, the gaps of 561 out of 561 tracks are narrower than 8.160um (space 8.000 + width 0.160).
Type 'man IMPTR-2108' for more detail.
 As a result, your trialRoute congestion could be incorrect.
Successfully spread [41] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1299.0M).
@file 70: set_db assign_pins_edit_in_batch false
@file 71:
@file 72: # 14. Place cells
@file 73: place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set options
====================================================================================================================================================================================
= Category: opt
====================================================================================================================================================================================
Attribute Name                                        Current Value                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
====================================================================================================================================================================================
= Category: place
====================================================================================================================================================================================
Attribute Name                                        Current Value                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#optDebug: fT-E <X 2 3 1 0>
**Info: (IMPSP-307): Design contains fractional 20 cells.
-place_design_floorplan_mode false         # bool, default=false
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1362 CPU=0:00:00.2 REAL=0:00:00.0) 

*summary: 34 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:00.7) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 1090 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
No user-set net weight.
Net fanout histogram:
2		: 1230 (53.8%) nets
3		: 533 (23.3%) nets
4     -	14	: 493 (21.5%) nets
15    -	39	: 21 (0.9%) nets
40    -	79	: 10 (0.4%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=3221 (1090 fixed + 2131 movable) #buf cell=0 #inv cell=247 #block=14 (0 floating + 14 preplaced)
#ioInst=0 #net=2288 #term=8059 #term/net=3.52, #fixedIo=0, #floatIo=0, #fixedPin=41, #floatPin=0
stdCell: 3221 single + 0 double + 0 multi
Total standard cell length = 4.4695 (mm), area = 0.0048 (mm^2)
**Info: (IMPSP-307): Design contains fractional 20 cells.
Average module density = 0.222.
Density for the design = 0.222.
       = stdcell_area 18512 sites (4318 um^2) / alloc_area 83329 sites (19439 um^2).
Pin Density = 0.04430.
            = total # of pins 8059 / total area 181936.

=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Init WL Bound For Global Placement... 
Iteration  1: Total net bbox = 3.451e+04 (2.01e+04 1.44e+04)
              Est.  stn bbox = 3.851e+04 (2.23e+04 1.62e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1394.2M
Iteration  2: Total net bbox = 3.451e+04 (2.01e+04 1.44e+04)
              Est.  stn bbox = 3.851e+04 (2.23e+04 1.62e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1394.2M
*** Finished SKP initialization (cpu=0:00:12.7, real=0:00:13.0)***
Iteration  3: Total net bbox = 2.784e+04 (1.58e+04 1.20e+04)
              Est.  stn bbox = 3.342e+04 (1.91e+04 1.44e+04)
              cpu = 0:00:12.9 real = 0:00:13.0 mem = 1655.7M
Iteration  4: Total net bbox = 2.670e+04 (1.51e+04 1.16e+04)
              Est.  stn bbox = 3.220e+04 (1.83e+04 1.39e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1660.6M
Iteration  5: Total net bbox = 2.670e+04 (1.51e+04 1.16e+04)
              Est.  stn bbox = 3.220e+04 (1.83e+04 1.39e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1660.6M
Iteration  6: Total net bbox = 2.722e+04 (1.50e+04 1.22e+04)
              Est.  stn bbox = 3.313e+04 (1.83e+04 1.49e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1644.6M

Iteration  7: Total net bbox = 2.840e+04 (1.61e+04 1.23e+04)
              Est.  stn bbox = 3.435e+04 (1.95e+04 1.49e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1642.6M
Iteration  8: Total net bbox = 2.840e+04 (1.61e+04 1.23e+04)
              Est.  stn bbox = 3.435e+04 (1.95e+04 1.49e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1642.6M
Iteration  9: Total net bbox = 2.969e+04 (1.67e+04 1.29e+04)
              Est.  stn bbox = 3.583e+04 (2.02e+04 1.56e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1642.6M
Iteration 10: Total net bbox = 2.969e+04 (1.67e+04 1.29e+04)
              Est.  stn bbox = 3.583e+04 (2.02e+04 1.56e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1642.6M
Iteration 11: Total net bbox = 3.024e+04 (1.70e+04 1.33e+04)
              Est.  stn bbox = 3.639e+04 (2.04e+04 1.60e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1636.6M
Iteration 12: Total net bbox = 3.024e+04 (1.70e+04 1.33e+04)
              Est.  stn bbox = 3.639e+04 (2.04e+04 1.60e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1636.6M
Iteration 13: Total net bbox = 3.237e+04 (1.81e+04 1.43e+04)
              Est.  stn bbox = 3.863e+04 (2.16e+04 1.70e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1636.6M
Iteration 14: Total net bbox = 3.237e+04 (1.81e+04 1.43e+04)
              Est.  stn bbox = 3.863e+04 (2.16e+04 1.70e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1636.6M
Iteration 15: Total net bbox = 3.237e+04 (1.81e+04 1.43e+04)
              Est.  stn bbox = 3.863e+04 (2.16e+04 1.70e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1636.6M
Finished Global Placement (cpu=0:00:15.7, real=0:00:17.0, mem=1636.6M)
0 delay mode for cte disabled.
Info: 2 clock gating cells identified, 0 (on average) moved 0/7
net ignore based on current view = 0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Starting place_detail (0:00:53.1 mem=1636.6M) ***
Total net bbox length = 3.237e+04 (1.810e+04 1.427e+04) (ext = 1.778e+03)
Move report: Detail placement moves 2131 insts, mean move: 0.76 um, max move: 6.40 um
	Max move on inst (Co_mem_L/g723__1617): (107.45, 97.64) --> (111.24, 95.04)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1636.6MB
Summary Report:
Instances move: 2131 (out of 2131 movable)
Instances flipped: 0
Mean displacement: 0.76 um
Max displacement: 6.40 um (Instance: Co_mem_L/g723__1617) (107.449, 97.6448) -> (111.24, 95.04)
	Length: 10 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AO22x2_ASAP7_75t_SL
Total net bbox length = 3.110e+04 (1.679e+04 1.431e+04) (ext = 1.761e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1636.6MB
*** Finished place_detail (0:00:53.2 mem=1636.6M) ***
*** Finished Initial Placement (cpu=0:00:16.2, real=0:00:17.0, mem=1635.8M) ***
**Info: (IMPSP-307): Design contains fractional 20 cells.
powerDomain AO: bins with density > 0.750 = 48.40 % ( 181 / 374 )
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      final
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      global_place
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  PVT_0P63V_100C.setup_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1635.75 MB )
[NR-eGR] Read 944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.75 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 944
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2288  numIgnoredNets=0
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2288 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2288 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 3.552336e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M3  (3)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)         8( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         7( 0.02%)         2( 0.01%)   ( 0.02%) 
[NR-eGR]      M6  (6)        18( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               40( 0.02%)         2( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1635.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7524
[NR-eGR]     M2  (2H) length: 1.058918e+04um, number of vias: 11411
[NR-eGR]     M3  (3V) length: 1.355970e+04um, number of vias: 976
[NR-eGR]     M4  (4H) length: 5.910472e+03um, number of vias: 501
[NR-eGR]     M5  (5V) length: 2.580140e+03um, number of vias: 345
[NR-eGR]     M6  (6H) length: 3.480576e+03um, number of vias: 43
[NR-eGR]     M7  (7V) length: 2.992080e+02um, number of vias: 0
[NR-eGR] Total length: 3.641928e+04um, number of vias: 20800
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.731304e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.04 seconds, mem = 1628.8M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
Clear WL bound data that no need be kept to net call of ip

*** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
***** Total cpu  0:0:17
***** Total real time  0:0:18
**place_design ... cpu = 0: 0:18, real = 0: 0:19, mem = 1628.8M **
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      final

      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       place_design
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1507.2M, totSessionCpu=0:00:54 **
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[GPS-MSV] CPF Flow. Number of Power Domains: 1
[GPS-MSV]   Power Domain 'AO' (tag=1) Default
GigaOpt running with 1 threads.
**Info: (IMPSP-307): Design contains fractional 20 cells.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell DECAPx10_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx10_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx10_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx10_ASAP7_75t_SRAM, site asap7sc7p5t.
	Cell DECAPx1_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx1_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx1_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx1_ASAP7_75t_SRAM, site asap7sc7p5t.
	Cell DECAPx2_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx2_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx2_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx2_ASAP7_75t_SRAM, site asap7sc7p5t.
	Cell DECAPx2b_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx2b_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx2b_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx2b_ASAP7_75t_SRAM, site asap7sc7p5t.
	Cell DECAPx4_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx4_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx4_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx4_ASAP7_75t_SRAM, site asap7sc7p5t.
	...
	Reporting only the 20 first cells found...
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 1514.2M, totSessionCpu=0:00:56 **
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
PVT_0P77V_0C.hold_set PVT_0P63V_100C.setup_set
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1648.77 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1648.77 MB )
[NR-eGR] Read 944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1648.77 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 944
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2288  numIgnoredNets=0
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2288 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2288 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 3.570048e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M3  (3)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M4  (4)         8( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         9( 0.02%)         2( 0.01%)   ( 0.03%) 
[NR-eGR]      M6  (6)        17( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               41( 0.02%)         2( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7524
[NR-eGR]     M2  (2H) length: 1.066082e+04um, number of vias: 11426
[NR-eGR]     M3  (3V) length: 1.368320e+04um, number of vias: 1015
[NR-eGR]     M4  (4H) length: 5.918528e+03um, number of vias: 484
[NR-eGR]     M5  (5V) length: 2.618880e+03um, number of vias: 348
[NR-eGR]     M6  (6H) length: 3.435056e+03um, number of vias: 42
[NR-eGR]     M7  (7V) length: 2.976560e+02um, number of vias: 0
[NR-eGR] Total length: 3.661415e+04um, number of vias: 20839
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.814664e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.15 sec, Curr Mem: 1648.77 MB )
Extraction called for design 'MSDAP' of instances=3235 and nets=2822 using extraction engine 'pre_route' .
pre_route RC Extraction called for design MSDAP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1648.770M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1667.14)
Total number of fetched objects 2367
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1775.86 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1775.86 CPU=0:00:00.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:58.0 mem=1767.9M)
**WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'set_db opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 15.538  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   490   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     18 (18)      |   -0.054   |     18 (18)      |
|   max_tran     |     70 (440)     |   -1.108   |     70 (451)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.562%
------------------------------------------------------------
**opt_design ... cpu = 0:00:04, real = 0:00:04, mem = 1422.0M, totSessionCpu=0:00:58 **
** INFO : this run is activating medium effort placeOptDesign flow
**Info: (IMPSP-307): Design contains fractional 20 cells.
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Starting optimizing excluded clock nets MEM= 1722.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1722.9M) ***
The useful skew maximum allowed delay is: 0.3
Info: 4 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (163.8), totSession cpu/real = 0:00:58.6/0:02:31.6 (0.4), mem = 1722.9M
**Info: (IMPSP-307): Design contains fractional 20 cells.

Footprint cell information for calculating maxBufDist
*info: There are 19 candidate Buffer cells
*info: There are 20 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:00.5/0:02:33.6 (0.4), mem = 1840.2M
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 4 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:00.7/0:02:33.8 (0.4), mem = 1782.2M
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** DrvOpt [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:01:03.4/0:02:36.5 (0.4), mem = 1782.2M
GigaOpt HFN: restore maxLocalDensity to 0.92
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 4 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:03.4/0:02:36.5 (0.4), mem = 1782.2M
**Info: (IMPSP-307): Design contains fractional 20 cells.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    98|   668|    -1.17|    19|    19|    -0.06|     0|     0|     0|     0|    15.54|     0.00|       0|       0|       0|  20.58|          |         |
|    13|    26|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|    15.54|     0.00|      55|       0|      42|  20.94| 0:00:01.0|  1855.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    15.54|     0.00|       0|       0|      11|  20.95| 0:00:00.0|  1855.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 15 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1855.1M) ***

*** DrvOpt [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:01:05.8/0:02:38.9 (0.4), mem = 1836.0M
GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=$0.92
End: GigaOpt DRV Optimization
**opt_design ... cpu = 0:00:12, real = 0:00:12, mem = 1604.3M, totSessionCpu=0:01:06 **

Active setup views:
 PVT_0P63V_100C.setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=0.92)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 4 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:06.0/0:02:39.0 (0.4), mem = 1792.0M
**Info: (IMPSP-307): Design contains fractional 20 cells.
*info: 4 clock nets excluded
*info: 2 special nets excluded.
*info: 494 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+-------------------------+---------+---------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |       Worst View        |Pathgroup|                  End Point                  |
+--------+--------+----------+------------+--------+-------------------------+---------+---------------------------------------------+
|   0.000|   0.000|    20.95%|   0:00:00.0| 1827.1M|PVT_0P63V_100C.setup_view|       NA| NA                                          |
+--------+--------+----------+------------+--------+-------------------------+---------+---------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1827.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1827.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 15 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:05.9/0:00:06.0 (1.0), totSession cpu/real = 0:01:11.9/0:02:45.0 (0.4), mem = 1792.0M
Global Opt: restore maxLocalDensity to 0.92
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 4 clock nets excluded from IPO operation.
-node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  PVT_0P63V_100C.setup_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1788.00 MB )
[NR-eGR] Read 944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1788.00 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 944
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2343  numIgnoredNets=0
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2343 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15 net(s) in layer range [4, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.895400e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 2328 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.03% H + 0.01% V. EstWL: 3.559140e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         6( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M3  (3)         1( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)         9( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         8( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M6  (6)         9( 0.03%)         3( 0.01%)   ( 0.04%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               33( 0.02%)         4( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1788.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
Iteration  7: Total net bbox = 2.962e+04 (1.68e+04 1.29e+04)
              Est.  stn bbox = 3.454e+04 (1.96e+04 1.49e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1755.8M
Iteration  8: Total net bbox = 2.963e+04 (1.67e+04 1.29e+04)
              Est.  stn bbox = 3.457e+04 (1.96e+04 1.50e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1752.8M
Iteration  9: Total net bbox = 3.028e+04 (1.71e+04 1.32e+04)
              Est.  stn bbox = 3.524e+04 (2.01e+04 1.52e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1752.8M
Iteration 10: Total net bbox = 3.194e+04 (1.80e+04 1.40e+04)
              Est.  stn bbox = 3.696e+04 (2.09e+04 1.60e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1752.8M
Iteration 11: Total net bbox = 3.231e+04 (1.82e+04 1.41e+04)
              Est.  stn bbox = 3.736e+04 (2.12e+04 1.62e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1752.8M
Move report: Timing Driven Placement moves 2186 insts, mean move: 3.72 um, max move: 36.55 um
	Max move on inst (FE_OFC34_Clear): (124.85, 42.12) --> (145.35, 26.07)

Finished Incremental Placement (cpu=0:00:03.0, real=0:00:03.0, mem=1752.0M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Starting place_detail (0:01:16 mem=1752.8M) ***
Total net bbox length = 3.316e+04 (1.903e+04 1.414e+04) (ext = 1.783e+03)
Move report: Detail placement moves 2186 insts, mean move: 0.68 um, max move: 1.84 um
	Max move on inst (shiftL/tempreg_reg[36]): (59.78, 51.69) --> (60.70, 50.76)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1752.8MB
Summary Report:
Instances move: 2186 (out of 2186 movable)
Instances flipped: 0
Mean displacement: 0.68 um
Max displacement: 1.84 um (Instance: shiftL/tempreg_reg[36]) (59.7845, 51.6923) -> (60.696, 50.76)
	Length: 20 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DFFLQNx1_ASAP7_75t_SL
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 3.188e+04 (1.771e+04 1.417e+04) (ext = 1.772e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1752.8MB
*** Finished place_detail (0:01:16 mem=1752.8M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1752.79 MB )
[NR-eGR] Read 944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.79 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 944
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2343  numIgnoredNets=0
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2343 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 15 net(s) in layer range [4, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 1.954800e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 2328 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 3.515616e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)        13( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M4  (4)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6  (6)        11( 0.04%)         3( 0.01%)   ( 0.05%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               33( 0.02%)         3( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1752.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7634
[NR-eGR]     M2  (2H) length: 1.061266e+04um, number of vias: 11492
[NR-eGR]     M3  (3V) length: 1.320500e+04um, number of vias: 1121
[NR-eGR]     M4  (4H) length: 6.002752e+03um, number of vias: 638
[NR-eGR]     M5  (5V) length: 2.929716e+03um, number of vias: 347
[NR-eGR]     M6  (6H) length: 3.145120e+03um, number of vias: 41
[NR-eGR]     M7  (7V) length: 1.937440e+02um, number of vias: 0
[NR-eGR] Total length: 3.608898e+04um, number of vias: 21273
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.730908e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.04 seconds, mem = 1746.8M
0 delay mode for cte disabled.
Clear WL bound data that no need be kept to net call of ip

*** Finished incrementalPlace (cpu=0:00:03.4, real=0:00:04.0)***
-node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1746.0M)
Extraction called for design 'MSDAP' of instances=3290 and nets=2877 using extraction engine 'pre_route' .
pre_route RC Extraction called for design MSDAP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1745.980M)
Compute RC Scale Done ...
**opt_design ... cpu = 0:00:22, real = 0:00:22, mem = 1553.2M, totSessionCpu=0:01:16 **
#################################################################################
# Design Stage: PreRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1753.54)
Total number of fetched objects 2422
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1818.64 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1818.64 CPU=0:00:00.5 REAL=0:00:01.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 4 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 20 cells.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:17.7/0:02:51.0 (0.5), mem = 1854.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 20.95
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    20.95%|        -|   0.000|   0.000|   0:00:00.0| 1854.5M|
|    20.95%|       15|   0.000|   0.000|   0:00:00.0| 1873.6M|
|    20.95%|        0|   0.000|   0.000|   0:00:00.0| 1873.6M|
|    20.93%|       22|   0.000|   0.000|   0:00:00.0| 1881.6M|
|    20.93%|        2|   0.000|   0.000|   0:00:00.0| 1881.6M|
|    20.93%|        2|   0.000|   0.000|   0:00:00.0| 1881.6M|
|    20.93%|        2|   0.000|   0.000|   0:00:00.0| 1881.6M|
|    20.93%|        2|   0.000|   0.000|   0:00:00.0| 1881.6M|
|    20.93%|        0|   0.000|   0.000|   0:00:00.0| 1881.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 20.93
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
*** Starting place_detail (0:01:19 mem=1881.6M) ***
Total net bbox length = 3.188e+04 (1.771e+04 1.417e+04) (ext = 1.772e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1881.6MB
Summary Report:
Instances move: 0 (out of 2186 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.188e+04 (1.771e+04 1.417e+04) (ext = 1.772e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1881.6MB
*** Finished place_detail (0:01:19 mem=1881.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1881.6M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1881.6M) ***
*** AreaOpt [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:01:19.0/0:02:52.3 (0.5), mem = 1881.6M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1795.54M, totSessionCpu=0:01:19).

Active setup views:
 PVT_0P63V_100C.setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'MSDAP' of instances=3290 and nets=2877 using extraction engine 'pre_route' .
pre_route RC Extraction called for design MSDAP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1752.121M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1771.43 MB )
[NR-eGR] Read 944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1771.43 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 944
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2343  numIgnoredNets=0
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2343 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2343 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 3.514644e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)        15( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M4  (4)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         5( 0.02%)         0( 0.00%)         3( 0.01%)   ( 0.03%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total               26( 0.01%)         0( 0.00%)         3( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.12 sec, Curr Mem: 1771.43 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1761.43)
Total number of fetched objects 2422
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1833.54 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1833.54 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:01:20 mem=1833.5M)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:26, real = 0:00:26, mem = 1694.2M, totSessionCpu=0:01:20 **
2025/05/03 14:56:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 14:56:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 14:56:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 14:56:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 14:56:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 14:56:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 14:56:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 14:56:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 14:56:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 14:56:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 14:56:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 14:56:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 14:56:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 14:56:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 14:56:13 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 14:56:13 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.545  | 15.545  | 32.905  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.912%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:26, real = 0:00:27, mem = 1696.6M, totSessionCpu=0:01:20 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished opt_design ***
      timing.setup.tns  timing.setup.wns  snapshot
UM:*          0.000 ns         15.545 ns  final

      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       opt_design_prects
Removing temporary dont_use automatically set for cells with technology sites with no row.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:00:45, real = 0:00:47, mem = 1726.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 6 warning(s), 0 error(s)

@file 74:
@file 75: # 15. Synthesize clock tree
@file 76: create_clock_tree_spec
Creating clock tree spec for modes (timing configs): my_constraint_mode
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for Sclk...
  clock_tree Sclk contains 354 sinks and 0 clock gates.
  Extraction for Sclk complete.
Extracting original clock gating for Sclk done.
Extracting original clock gating for Dclk...
  clock_tree Dclk contains 38 sinks and 0 clock gates.
  Extraction for Dclk complete.
Extracting original clock gating for Dclk done.
The skew group Dclk/my_constraint_mode was created. It contains 38 sinks and 1 sources.
The skew group Sclk/my_constraint_mode was created. It contains 354 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
@file 77: ccopt_design -hold -report_dir hammer_cts_debug -report_prefix hammer_cts
#% Begin ccopt_design (date=05/03 14:56:14, mem=1571.6M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...

Begin checking placement ... (start mem=1684.3M, init mem=1685.2M)
*info: Placed = 3290           (Fixed = 1104)
*info: Unplaced = 0           
Placement Density:20.91%(4392/21002)
Placement Density (including fixed std cells):22.78%(4901/21511)
PowerDomain Density <AO>:20.81%(4371/21002)
Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1684.3M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - CheckPlace
Validating CTS configuration...
CCOpt power management detected and enabled.
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
Using cell based legalization.
**Info: (IMPSP-307): Design contains fractional 20 cells.
Route type trimming info:
  No route type modifications were made.
Library trimming buffers in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 1 of 10 cells
Original list had 10 cells:
BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
New trimmed list has 9 cells:
BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
Library trimming inverters in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 8 of 21 cells
Original list had 21 cells:
CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
New trimmed list has 13 cells:
CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
Clock tree balancer configuration for clock_trees Dclk Sclk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain AO:
  Buffers:     {BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM}
  Inverters:   {CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM}
  Clock gates: ICGx5_ASAP7_75t_SL ICGx5_ASAP7_75t_L ICGx4_ASAP7_75t_SL ICGx4_ASAP7_75t_L ICGx5_ASAP7_75t_R ICGx3_ASAP7_75t_SL ICGx4_ASAP7_75t_R ICGx3_ASAP7_75t_L ICGx5_ASAP7_75t_SRAM ICGx2_ASAP7_75t_SL ICGx3_ASAP7_75t_R ICGx4_ASAP7_75t_SRAM ICGx2_ASAP7_75t_L ICGx3_ASAP7_75t_SRAM ICGx2_ASAP7_75t_R ICGx2_ASAP7_75t_SRAM ICGx1_ASAP7_75t_SL ICGx1_ASAP7_75t_L ICGx1_ASAP7_75t_R ICGx1_ASAP7_75t_SRAM 
  Unblocked area available for placement of any clock cells in power_domain AO: 20058.348um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner PVT_0P63V_100C.setup_delay:setup, late and power domain AO:
  Slew time target (leaf):    59.7ps
  Slew time target (trunk):   59.7ps
  Slew time target (top):     59.7ps (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 21.0ps
  Buffer max distance: 234.363um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUFx24_ASAP7_75t_SL, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=234.363um, saturatedSlew=47.7ps, speed=5338.553um per ns, cellArea=29.861um^2 per 1000um}
  Inverter  : {lib_cell:INVx6_ASAP7_75t_SRAM, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=150.924um, saturatedSlew=47.1ps, speed=4079.041um per ns, cellArea=12.365um^2 per 1000um}
  Clock gate: {lib_cell:ICGx4_ASAP7_75t_SL, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=199.694um, saturatedSlew=48.5ps, speed=4720.910um per ns, cellArea=24.532um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group Dclk/my_constraint_mode:
  Sources:                     pin Dclk
  Total number of sinks:       38
  Delay constrained sinks:     38
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner PVT_0P63V_100C.setup_delay:setup.late:
  Skew target:                 21.0ps
Clock tree balancer configuration for skew_group Sclk/my_constraint_mode:
  Sources:                     pin Sclk
  Total number of sinks:       354
  Delay constrained sinks:     354
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner PVT_0P63V_100C.setup_delay:setup.late:
  Skew target:                 21.0ps
Primary reporting skew groups are:
skew_group Sclk/my_constraint_mode with 354 clock sinks

Via Selection for Estimated Routes (rule default):

--------------------------------------------------------------
Layer     Via Cell    Res.      Cap.     RC       Top of Stack
Range                 (Ohm)     (fF)     (fs)     Only
--------------------------------------------------------------
M1-M2     VIA12       10.000    0.002    0.018    false
M2-M3     VIA23       10.000    0.002    0.020    false
M3-M4     VIA34       10.000    0.002    0.025    false
M4-M5     VIA45       10.000    0.003    0.033    false
M5-M6     VIA56       10.000    0.004    0.037    false
M6-M7     VIA67       10.000    0.004    0.040    false
M7-M8     VIA78       10.000    0.003    0.034    false
M8-M9     VIA89       10.000    0.003    0.028    false
M9-Pad    VIA9Pad     10.000    0.013    0.133    false
--------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.8 real=0:00:01.8)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Validating CTS configuration
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:02.0 real=0:00:02.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:02.0 real=0:00:02.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Found 0 pin insertion delay advances (0 of 392 clock tree sinks)
Found 0 pin insertion delay delays (0 of 392 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1722.54 MB )
[NR-eGR] Read 944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1722.54 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 944
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2343  numIgnoredNets=0
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2343 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2343 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 3.514644e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)        15( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M4  (4)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         5( 0.02%)         0( 0.00%)         3( 0.01%)   ( 0.03%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total               26( 0.01%)         0( 0.00%)         3( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7634
[NR-eGR]     M2  (2H) length: 1.064573e+04um, number of vias: 11524
[NR-eGR]     M3  (3V) length: 1.363486e+04um, number of vias: 1119
[NR-eGR]     M4  (4H) length: 5.978384e+03um, number of vias: 543
[NR-eGR]     M5  (5V) length: 2.477528e+03um, number of vias: 341
[NR-eGR]     M6  (6H) length: 3.131104e+03um, number of vias: 43
[NR-eGR]     M7  (7V) length: 1.994880e+02um, number of vias: 0
[NR-eGR] Total length: 3.606709e+04um, number of vias: 21204
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.729412e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.15 sec, Curr Mem: 1684.54 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - optDesignGlobalRouteStep
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
**Info: (IMPSP-307): Design contains fractional 20 cells.
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Legalization setup
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Library trimming buffers in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 1 of 10 cells
Original list had 10 cells:
BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
New trimmed list has 9 cells:
BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
Library trimming inverters in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 8 of 21 cells
Original list had 21 cells:
CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
New trimmed list has 13 cells:
CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
Clock tree balancer configuration for clock_trees Dclk Sclk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain AO:
  Buffers:     {BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM}
  Inverters:   {CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM}
  Clock gates: ICGx5_ASAP7_75t_SL ICGx5_ASAP7_75t_L ICGx4_ASAP7_75t_SL ICGx4_ASAP7_75t_L ICGx5_ASAP7_75t_R ICGx3_ASAP7_75t_SL ICGx4_ASAP7_75t_R ICGx3_ASAP7_75t_L ICGx5_ASAP7_75t_SRAM ICGx2_ASAP7_75t_SL ICGx3_ASAP7_75t_R ICGx4_ASAP7_75t_SRAM ICGx2_ASAP7_75t_L ICGx3_ASAP7_75t_SRAM ICGx2_ASAP7_75t_R ICGx2_ASAP7_75t_SRAM ICGx1_ASAP7_75t_SL ICGx1_ASAP7_75t_L ICGx1_ASAP7_75t_R ICGx1_ASAP7_75t_SRAM 
  Unblocked area available for placement of any clock cells in power_domain AO: 20058.348um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner PVT_0P63V_100C.setup_delay:setup, late and power domain AO:
  Slew time target (leaf):    59.7ps
  Slew time target (trunk):   59.7ps
  Slew time target (top):     59.7ps (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 21.0ps
  Buffer max distance: 234.363um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUFx24_ASAP7_75t_SL, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=234.363um, saturatedSlew=47.7ps, speed=5338.553um per ns, cellArea=29.861um^2 per 1000um}
  Inverter  : {lib_cell:INVx6_ASAP7_75t_SRAM, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=150.924um, saturatedSlew=47.1ps, speed=4079.041um per ns, cellArea=12.365um^2 per 1000um}
  Clock gate: {lib_cell:ICGx4_ASAP7_75t_SL, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=199.694um, saturatedSlew=48.5ps, speed=4720.910um per ns, cellArea=24.532um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group Dclk/my_constraint_mode:
  Sources:                     pin Dclk
  Total number of sinks:       38
  Delay constrained sinks:     38
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner PVT_0P63V_100C.setup_delay:setup.late:
  Skew target:                 21.0ps
Clock tree balancer configuration for skew_group Sclk/my_constraint_mode:
  Sources:                     pin Sclk
  Total number of sinks:       354
  Delay constrained sinks:     354
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner PVT_0P63V_100C.setup_delay:setup.late:
  Skew target:                 21.0ps
Primary reporting skew groups are:
skew_group Sclk/my_constraint_mode with 354 clock sinks

Via Selection for Estimated Routes (rule default):

--------------------------------------------------------------
Layer     Via Cell    Res.      Cap.     RC       Top of Stack
Range                 (Ohm)     (fF)     (fs)     Only
--------------------------------------------------------------
M1-M2     VIA12       10.000    0.002    0.018    false
M2-M3     VIA23       10.000    0.002    0.020    false
M3-M4     VIA34       10.000    0.002    0.025    false
M4-M5     VIA45       10.000    0.003    0.033    false
M5-M6     VIA56       10.000    0.004    0.037    false
M6-M7     VIA67       10.000    0.004    0.040    false
M7-M8     VIA78       10.000    0.003    0.034    false
M8-M9     VIA89       10.000    0.003    0.028    false
M9-Pad    VIA9Pad     10.000    0.013    0.133    false
--------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Validating CTS configuration
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.0 real=0:00:02.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
**Info: (IMPSP-307): Design contains fractional 20 cells.
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=1, icg=0, nicg=0, l=0, total=1
      cell areas       : b=0.000um^2, i=0.700um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.700um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.512um, total=163.512um
    Clock DAG library cell distribution before merging {count}:
       Invs: INVx1_ASAP7_75t_SL: 1 
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=1, icg=0, nicg=0, l=0, total=1
      cell areas       : b=0.000um^2, i=8.865um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=8.865um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=163.512um, total=163.512um
    Clock DAG library cell distribution before clustering {count}:
       Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Initialize for clustering
    Bottom-up phase...
    Clustering clock_tree Sclk...
      Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
      Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clustering clock_tree Sclk done.
    Clustering clock_tree Dclk...
    Clustering clock_tree Dclk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
      cell areas       : b=139.968um^2, i=8.865um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=148.833um^2
      hp wire lengths  : top=0.000um, trunk=138.888um, leaf=1959.048um, total=2097.936um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 20 
       Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.4)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Starting place_detail (0:01:26 mem=1742.8M) ***
Total net bbox length = 3.373e+04 (1.852e+04 1.521e+04) (ext = 1.902e+03)
Move report: Detail placement moves 103 insts, mean move: 1.68 um, max move: 8.64 um
	Max move on inst (Data_mem_R/CTS_ccl_a_buf_00012): (180.79, 48.60) --> (172.15, 48.60)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1742.8MB
Summary Report:
Instances move: 103 (out of 2205 movable)
Instances flipped: 0
Mean displacement: 1.68 um
Max displacement: 8.64 um (Instance: Data_mem_R/CTS_ccl_a_buf_00012) (180.792, 48.6) -> (172.152, 48.6)
	Length: 30 sites, height: 1 rows, site name: asap7sc7p5t, cell type: BUFx24_ASAP7_75t_SL
Total net bbox length = 3.381e+04 (1.856e+04 1.525e+04) (ext = 1.902e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1742.8MB
*** Finished place_detail (0:01:26 mem=1742.8M) ***
    Moved 38, flipped 9 and cell swapped 0 of 413 clock instance(s) during refinement.
    The largest move was 8.64 microns for R_mem_R/CTS_ccl_a_buf_00003.
**Info: (IMPSP-307): Design contains fractional 20 cells.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - ClockRefiner
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
**Info: (IMPSP-307): Design contains fractional 20 cells.
    Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
    Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [2.16,2.808)            4
    [2.808,3.456)           0
    [3.456,4.104)           0
    [4.104,4.752)           4
    [4.752,5.4)             0
    [5.4,6.048)             1
    [6.048,6.696)           3
    [6.696,7.344)           0
    [7.344,7.992)           0
    [7.992,8.64)            3
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired             Achieved            Node
                     location            location            
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------
        8.64         (180.792,48.600)    (172.152,48.600)    ccl_a clock buffer, uid:A4687 (a lib_cell BUFx24_ASAP7_75t_SL) at (172.152,48.600), in power domain AO
        8.64         (180.792,48.600)    (189.432,48.600)    ccl_a clock buffer, uid:A4685 (a lib_cell BUFx24_ASAP7_75t_SL) at (189.432,48.600), in power domain AO
        8.64         (180.792,48.600)    (180.792,39.960)    ccl_a clock buffer, uid:A4681 (a lib_cell BUFx24_ASAP7_75t_SL) at (180.792,39.960), in power domain AO
        6.48         (180.792,48.600)    (180.792,55.080)    ccl_a clock buffer, uid:A4693 (a lib_cell BUFx24_ASAP7_75t_SL) at (180.792,55.080), in power domain AO
        6.48         (180.792,48.600)    (180.792,42.120)    ccl_a clock buffer, uid:A4691 (a lib_cell BUFx24_ASAP7_75t_SL) at (180.792,42.120), in power domain AO
        6.48         (96.984,33.480)     (96.984,27.000)     ccl_a clock buffer, uid:A4683 (a lib_cell BUFx24_ASAP7_75t_SL) at (96.984,27.000), in power domain AO
        5.4          (96.984,34.560)     (96.984,39.960)     ccl_a clock buffer, uid:A469b (a lib_cell BUFx24_ASAP7_75t_SL) at (96.984,39.960), in power domain AO
        4.32         (180.792,48.600)    (180.792,52.920)    ccl_a clock buffer, uid:A468f (a lib_cell BUFx24_ASAP7_75t_SL) at (180.792,52.920), in power domain AO
        4.32         (180.792,48.600)    (180.792,44.280)    ccl_a clock buffer, uid:A468d (a lib_cell BUFx24_ASAP7_75t_SL) at (180.792,44.280), in power domain AO
        4.32         (96.984,33.480)     (96.984,37.800)     ccl_a clock buffer, uid:A468b (a lib_cell BUFx24_ASAP7_75t_SL) at (96.984,37.800), in power domain AO
    ---------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.4)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
      cell areas       : b=139.968um^2, i=8.865um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=148.833um^2
      cell capacitance : b=46.926fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.321fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=9.386fF, leaf=61.834fF, total=71.220fF
      wire lengths     : top=0.000um, trunk=456.636um, leaf=2789.408um, total=3246.044um
      hp wire lengths  : top=0.000um, trunk=162.648um, leaf=1975.248um, total=2137.896um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=59.7ps count=4 avg=30.9ps sd=8.3ps min=24.9ps max=42.7ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=19 avg=37.2ps sd=12.2ps min=12.2ps max=56.3ps {9 <= 35.8ps, 6 <= 47.8ps, 3 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 20 
       Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group Sclk/my_constraint_mode: insertion delay [min=57.1, max=85.6, avg=77.5, sd=3.6], skew [28.5 vs 21.0*], 99.4% {68.3, 85.6} (wid=38.2 ws=27.7) (gid=58.6 gs=14.8)
    Skew group summary after 'Clustering':
      skew_group Dclk/my_constraint_mode: insertion delay [min=43.1, max=51.4, avg=48.5, sd=2.7], skew [8.3 vs 21.0], 100% {43.1, 51.4} (wid=23.5 ws=8.3) (gid=27.9 gs=0.0)
      skew_group Sclk/my_constraint_mode: insertion delay [min=57.1, max=85.6, avg=77.5, sd=3.6], skew [28.5 vs 21.0*], 99.4% {68.3, 85.6} (wid=38.2 ws=27.7) (gid=58.6 gs=14.8)
    Legalizer API calls during this step: 498 succeeded with high effort: 498 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:01.1 real=0:00:01.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Clustering
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        23 (unrouted=23, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4464 (unrouted=2125, trialRouted=2339, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2123, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 23 nets for routing of which 23 have one or more fixed wires.
(ccopt eGR): Start to route 23 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1742.01 MB )
[NR-eGR] Read 2832 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1742.01 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 2832
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2362  numIgnoredNets=2339
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 23 clock nets ( 23 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 23 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 23 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.214080e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.402080e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 4 nets and layer range [3, 7]
[NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.592240e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7672
[NR-eGR]     M2  (2H) length: 1.037600e+04um, number of vias: 11328
[NR-eGR]     M3  (3V) length: 1.456145e+04um, number of vias: 1249
[NR-eGR]     M4  (4H) length: 6.861456e+03um, number of vias: 533
[NR-eGR]     M5  (5V) length: 2.525144e+03um, number of vias: 341
[NR-eGR]     M6  (6H) length: 3.131104e+03um, number of vias: 43
[NR-eGR]     M7  (7V) length: 1.994880e+02um, number of vias: 0
[NR-eGR] Total length: 3.765464e+04um, number of vias: 21166
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.316964e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1V) length: 0.000000e+00um, number of vias: 420
[NR-eGR]     M2  (2H) length: 3.686240e+02um, number of vias: 478
[NR-eGR]     M3  (3V) length: 1.667220e+03um, number of vias: 186
[NR-eGR]     M4  (4H) length: 1.229184e+03um, number of vias: 12
[NR-eGR]     M5  (5V) length: 5.193600e+01um, number of vias: 0
[NR-eGR]     M6  (6H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.316964e+03um, number of vias: 1096
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.316964e+03um, number of vias: 1096
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.09 sec, Curr Mem: 1687.01 MB )
Generated NR early global route guides for clocks to: /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/.rgfNVd7Sa
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Early Global Route - eGR->NR step
    Routing using eGR only done.
Net route status summary:
  Clock:        23 (unrouted=0, trialRouted=0, noStatus=0, routed=23, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4464 (unrouted=2125, trialRouted=2339, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2123, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
-node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1687.01 MB )
[NR-eGR] Read 944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.01 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 944
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 23  Num Prerouted Wires = 1420
[NR-eGR] Read numTotalNets=2362  numIgnoredNets=23
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 2339 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2339 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 3.351132e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        10( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M3  (3)         8( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M4  (4)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6  (6)         8( 0.03%)         3( 0.01%)   ( 0.04%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               34( 0.02%)         3( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1687.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7672
[NR-eGR]     M2  (2H) length: 9.947912e+03um, number of vias: 11213
[NR-eGR]     M3  (3V) length: 1.374275e+04um, number of vias: 1463
[NR-eGR]     M4  (4H) length: 6.998744e+03um, number of vias: 700
[NR-eGR]     M5  (5V) length: 3.300220e+03um, number of vias: 377
[NR-eGR]     M6  (6H) length: 3.452400e+03um, number of vias: 46
[NR-eGR]     M7  (7V) length: 2.929440e+02um, number of vias: 0
[NR-eGR] Total length: 3.773497e+04um, number of vias: 21471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.04 seconds, mem = 1687.0M
Clear WL bound data that no need be kept to net call of ip
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
-node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Congestion Repair
  CCOpt: Starting congestion repair using flow wrapper done.
**Info: (IMPSP-307): Design contains fractional 20 cells.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.5 real=0:00:00.6)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - Early Global Route
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'MSDAP' of instances=3309 and nets=4487 using extraction engine 'pre_route' .
pre_route RC Extraction called for design MSDAP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1687.824M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - extractRC
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
    cell areas       : b=139.968um^2, i=8.865um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=148.833um^2
    cell capacitance : b=46.926fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.321fF
    sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
    wire capacitance : top=0.000fF, trunk=9.484fF, leaf=62.235fF, total=71.719fF
    wire lengths     : top=0.000um, trunk=456.636um, leaf=2789.408um, total=3246.044um
    hp wire lengths  : top=0.000um, trunk=162.648um, leaf=1975.248um, total=2137.896um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=59.7ps count=4 avg=30.9ps sd=8.2ps min=25.0ps max=42.7ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
    Leaf  : target=59.7ps count=19 avg=37.2ps sd=12.2ps min=12.2ps max=56.3ps {9 <= 35.8ps, 6 <= 47.8ps, 3 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUFx24_ASAP7_75t_SL: 20 
     Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0, avg=77.2, sd=3.6], skew [28.0 vs 21.0*], 99.4% {68.0, 85.0} (wid=38.2 ws=27.7) (gid=58.6 gs=14.8)
  Skew group summary after clustering cong repair call:
    skew_group Dclk/my_constraint_mode: insertion delay [min=43.8, max=52.2, avg=49.3, sd=2.7], skew [8.4 vs 21.0], 100% {43.8, 52.2} (wid=23.5 ws=8.4) (gid=28.7 gs=0.0)
    skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0, avg=77.2, sd=3.6], skew [28.0 vs 21.0*], 99.4% {68.0, 85.0} (wid=38.2 ws=27.7) (gid=58.6 gs=14.8)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.7 real=0:00:00.8)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CongRepair After Initial Clustering
  Stage::Clustering done. (took cpu=0:00:01.9 real=0:00:02.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
      cell areas       : b=139.968um^2, i=8.865um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=148.833um^2
      cell capacitance : b=46.926fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.321fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=9.484fF, leaf=62.235fF, total=71.719fF
      wire lengths     : top=0.000um, trunk=456.636um, leaf=2789.408um, total=3246.044um
      hp wire lengths  : top=0.000um, trunk=162.648um, leaf=1975.248um, total=2137.896um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=59.7ps count=4 avg=30.9ps sd=8.2ps min=25.0ps max=42.7ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=19 avg=37.2ps sd=12.2ps min=12.2ps max=56.3ps {9 <= 35.8ps, 6 <= 47.8ps, 3 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 20 
       Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group Dclk/my_constraint_mode: insertion delay [min=43.8, max=52.2]
      skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
      cell areas       : b=139.968um^2, i=8.865um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=148.833um^2
      cell capacitance : b=46.926fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.321fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=9.484fF, leaf=62.235fF, total=71.719fF
      wire lengths     : top=0.000um, trunk=456.636um, leaf=2789.408um, total=3246.044um
      hp wire lengths  : top=0.000um, trunk=162.648um, leaf=1975.248um, total=2137.896um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=59.7ps count=4 avg=30.9ps sd=8.2ps min=25.0ps max=42.7ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=19 avg=37.2ps sd=12.2ps min=12.2ps max=56.3ps {9 <= 35.8ps, 6 <= 47.8ps, 3 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 20 
       Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0, avg=77.2, sd=3.6], skew [28.0 vs 21.0*], 99.4% {68.0, 85.0} (wid=38.2 ws=27.7) (gid=58.6 gs=14.8)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group Dclk/my_constraint_mode: insertion delay [min=43.8, max=52.2, avg=49.3, sd=2.7], skew [8.4 vs 21.0], 100% {43.8, 52.2} (wid=23.5 ws=8.4) (gid=28.7 gs=0.0)
      skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0, avg=77.2, sd=3.6], skew [28.0 vs 21.0*], 99.4% {68.0, 85.0} (wid=38.2 ws=27.7) (gid=58.6 gs=14.8)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
      cell areas       : b=139.968um^2, i=8.865um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=148.833um^2
      cell capacitance : b=46.926fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.321fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=9.484fF, leaf=62.235fF, total=71.719fF
      wire lengths     : top=0.000um, trunk=456.636um, leaf=2789.408um, total=3246.044um
      hp wire lengths  : top=0.000um, trunk=162.648um, leaf=1975.248um, total=2137.896um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=59.7ps count=4 avg=30.9ps sd=8.2ps min=25.0ps max=42.7ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=19 avg=37.2ps sd=12.2ps min=12.2ps max=56.3ps {9 <= 35.8ps, 6 <= 47.8ps, 3 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 20 
       Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group Dclk/my_constraint_mode: insertion delay [min=43.8, max=52.2]
      skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
      cell areas       : b=139.968um^2, i=8.865um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=148.833um^2
      cell capacitance : b=46.926fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.321fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=9.484fF, leaf=62.235fF, total=71.719fF
      wire lengths     : top=0.000um, trunk=456.636um, leaf=2789.408um, total=3246.044um
      hp wire lengths  : top=0.000um, trunk=162.648um, leaf=1975.248um, total=2137.896um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=59.7ps count=4 avg=30.9ps sd=8.2ps min=25.0ps max=42.7ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=19 avg=37.2ps sd=12.2ps min=12.2ps max=56.3ps {9 <= 35.8ps, 6 <= 47.8ps, 3 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 20 
       Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group Dclk/my_constraint_mode: insertion delay [min=43.8, max=52.2]
      skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Removing unconstrained drivers
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
      cell areas       : b=139.968um^2, i=8.865um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=148.833um^2
      cell capacitance : b=46.926fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.321fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=9.484fF, leaf=62.235fF, total=71.719fF
      wire lengths     : top=0.000um, trunk=456.636um, leaf=2789.408um, total=3246.044um
      hp wire lengths  : top=0.000um, trunk=162.648um, leaf=1975.248um, total=2137.896um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=59.7ps count=4 avg=30.9ps sd=8.2ps min=25.0ps max=42.7ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=19 avg=37.2ps sd=12.2ps min=12.2ps max=56.3ps {9 <= 35.8ps, 6 <= 47.8ps, 3 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 20 
       Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group Dclk/my_constraint_mode: insertion delay [min=43.8, max=52.2]
      skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0]
    Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
      cell areas       : b=139.968um^2, i=8.865um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=148.833um^2
      cell capacitance : b=46.926fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.321fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=9.484fF, leaf=62.235fF, total=71.719fF
      wire lengths     : top=0.000um, trunk=456.636um, leaf=2789.408um, total=3246.044um
      hp wire lengths  : top=0.000um, trunk=162.648um, leaf=1975.248um, total=2137.896um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=59.7ps count=4 avg=30.9ps sd=8.2ps min=25.0ps max=42.7ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=19 avg=37.2ps sd=12.2ps min=12.2ps max=56.3ps {9 <= 35.8ps, 6 <= 47.8ps, 3 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 20 
       Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0]
    Skew group summary after 'Removing longest path buffering':
      skew_group Dclk/my_constraint_mode: insertion delay [min=43.8, max=52.2]
      skew_group Sclk/my_constraint_mode: insertion delay [min=57.0, max=85.0]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Removing longest path buffering
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
      cell areas       : b=139.968um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=143.001um^2
      cell capacitance : b=46.926fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.404fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=9.486fF, leaf=62.219fF, total=71.706fF
      wire lengths     : top=0.000um, trunk=455.032um, leaf=2788.615um, total=3243.647um
      hp wire lengths  : top=0.000um, trunk=170.856um, leaf=1975.248um, total=2146.104um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=19 avg=37.6ps sd=12.4ps min=12.4ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 20 
       Invs: INVx11_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group Sclk/my_constraint_mode: insertion delay [min=55.7, max=82.2, avg=76.5, sd=3.4], skew [26.5 vs 21.0*], 99.4% {68.1, 82.2} (wid=37.8 ws=23.9) (gid=58.6 gs=19.3)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group Dclk/my_constraint_mode: insertion delay [min=25.6, max=38.6, avg=32.4, sd=4.1], skew [13.0 vs 21.0], 100% {25.6, 38.6} (wid=22.0 ws=13.0) (gid=16.6 gs=0.0)
      skew_group Sclk/my_constraint_mode: insertion delay [min=55.7, max=82.2, avg=76.5, sd=3.4], skew [26.5 vs 21.0*], 99.4% {68.1, 82.2} (wid=37.8 ws=23.9) (gid=58.6 gs=19.3)
    Legalizer API calls during this step: 229 succeeded with high effort: 229 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.8 real=0:00:00.8)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.2 real=0:00:01.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:03.4 real=0:00:03.6)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
      cell areas       : b=139.968um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=143.001um^2
      cell capacitance : b=46.926fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.404fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=9.486fF, leaf=62.219fF, total=71.706fF
      wire lengths     : top=0.000um, trunk=455.032um, leaf=2788.615um, total=3243.647um
      hp wire lengths  : top=0.000um, trunk=170.856um, leaf=1975.248um, total=2146.104um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=19 avg=37.6ps sd=12.4ps min=12.4ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 20 
       Invs: INVx11_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group Sclk/my_constraint_mode: insertion delay [min=55.7, max=82.2]
    Skew group summary after 'Improving clock tree routing':
      skew_group Dclk/my_constraint_mode: insertion delay [min=25.6, max=38.6]
      skew_group Sclk/my_constraint_mode: insertion delay [min=55.7, max=82.2]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
      cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
      cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=9.486fF, leaf=62.278fF, total=71.764fF
      wire lengths     : top=0.000um, trunk=455.032um, leaf=2791.207um, total=3246.239um
      hp wire lengths  : top=0.000um, trunk=170.856um, leaf=1975.248um, total=2146.104um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=59.7ps count=4 avg=27.0ps sd=6.6ps min=22.2ps max=36.6ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=19 avg=38.1ps sd=11.6ps min=13.8ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
       Invs: INVx11_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group Sclk/my_constraint_mode: insertion delay [min=60.6, max=82.1]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group Dclk/my_constraint_mode: insertion delay [min=25.6, max=38.6]
      skew_group Sclk/my_constraint_mode: insertion delay [min=60.6, max=82.1]
    Legalizer API calls during this step: 55 succeeded with high effort: 55 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
      cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
      cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
      wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
      hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=19 avg=38.1ps sd=11.5ps min=15.1ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
       Invs: INVx11_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group Sclk/my_constraint_mode: insertion delay [min=61.6, max=82.1, avg=76.5, sd=3.2], skew [20.5 vs 21.0], 100% {61.6, 82.1} (wid=37.8 ws=23.6) (gid=64.3 gs=25.1)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group Dclk/my_constraint_mode: insertion delay [min=25.6, max=38.6, avg=32.4, sd=4.1], skew [13.0 vs 21.0], 100% {25.6, 38.6} (wid=22.0 ws=13.0) (gid=16.6 gs=0.0)
      skew_group Sclk/my_constraint_mode: insertion delay [min=61.6, max=82.1, avg=76.5, sd=3.2], skew [20.5 vs 21.0], 100% {61.6, 82.1} (wid=37.8 ws=23.6) (gid=64.3 gs=25.1)
    Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:00.5 real=0:00:00.5)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.0ps
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 24 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
          cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
          cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
          sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
          wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
          wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
          hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
          Leaf  : target=59.7ps count=19 avg=38.1ps sd=11.5ps min=15.1ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
           Invs: INVx11_ASAP7_75t_SRAM: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
          cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
          cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
          sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
          wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
          wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
          hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
          Leaf  : target=59.7ps count=19 avg=38.1ps sd=11.5ps min=15.1ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
           Invs: INVx11_ASAP7_75t_SRAM: 1 
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
          cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
          cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
          sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
          wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
          wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
          hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
          Leaf  : target=59.7ps count=19 avg=38.1ps sd=11.5ps min=15.1ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
           Invs: INVx11_ASAP7_75t_SRAM: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
      cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
      cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
      wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
      hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=19 avg=38.1ps sd=11.5ps min=15.1ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
       Invs: INVx11_ASAP7_75t_SRAM: 1 
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.5 real=0:00:00.5)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
    cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
    cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
    sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
    wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
    wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
    hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
    Leaf  : target=59.7ps count=19 avg=38.1ps sd=11.5ps min=15.1ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
     Invs: INVx11_ASAP7_75t_SRAM: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group Sclk/my_constraint_mode: insertion delay [min=61.6, max=82.1]
  Skew group summary after Approximately balancing fragments:
    skew_group Dclk/my_constraint_mode: insertion delay [min=25.6, max=38.6]
    skew_group Sclk/my_constraint_mode: insertion delay [min=61.6, max=82.1]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
      cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
      cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
      wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
      hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=19 avg=38.1ps sd=11.5ps min=15.1ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
       Invs: INVx11_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group Sclk/my_constraint_mode: insertion delay [min=61.6, max=82.1]
    Skew group summary after 'Improving fragments clock skew':
      skew_group Dclk/my_constraint_mode: insertion delay [min=25.6, max=38.6]
      skew_group Sclk/my_constraint_mode: insertion delay [min=61.6, max=82.1]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
          cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
          cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
          sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
          wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
          wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
          hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
          Leaf  : target=59.7ps count=19 avg=38.1ps sd=11.5ps min=15.1ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
           Invs: INVx11_ASAP7_75t_SRAM: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
      cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
      cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
      wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
      hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=19 avg=38.1ps sd=11.5ps min=15.1ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
       Invs: INVx11_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group Sclk/my_constraint_mode: insertion delay [min=61.6, max=82.1]
    Skew group summary after 'Approximately balancing step':
      skew_group Dclk/my_constraint_mode: insertion delay [min=25.6, max=38.6]
      skew_group Sclk/my_constraint_mode: insertion delay [min=61.6, max=82.1]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
      cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
      cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
      wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
      hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=19 avg=38.1ps sd=11.5ps min=15.1ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
       Invs: INVx11_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group Sclk/my_constraint_mode: insertion delay [min=61.6, max=82.1]
    Skew group summary after 'Fixing clock tree overload':
      skew_group Dclk/my_constraint_mode: insertion delay [min=25.6, max=38.6]
      skew_group Sclk/my_constraint_mode: insertion delay [min=61.6, max=82.1]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
      cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
      cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
      wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
      hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=59.7ps count=4 avg=27.1ps sd=6.7ps min=22.2ps max=36.8ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=19 avg=38.1ps sd=11.5ps min=15.1ps max=54.5ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
       Invs: INVx11_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group Sclk/my_constraint_mode: insertion delay [min=61.6, max=82.1, avg=76.5, sd=3.2], skew [20.5 vs 21.0], 100% {61.6, 82.1} (wid=37.8 ws=23.6) (gid=64.3 gs=25.1)
    Skew group summary after 'Approximately balancing paths':
      skew_group Dclk/my_constraint_mode: insertion delay [min=25.6, max=38.6, avg=32.4, sd=4.1], skew [13.0 vs 21.0], 100% {25.6, 38.6} (wid=22.0 ws=13.0) (gid=16.6 gs=0.0)
      skew_group Sclk/my_constraint_mode: insertion delay [min=61.6, max=82.1, avg=76.5, sd=3.2], skew [20.5 vs 21.0], 100% {61.6, 82.1} (wid=37.8 ws=23.6) (gid=64.3 gs=25.1)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:01.1 real=0:00:01.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::Balancing
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
    Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Tried: 24 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
      cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
      cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
      wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
      hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=59.7ps count=4 avg=27.0ps sd=6.6ps min=22.2ps max=36.7ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=19 avg=38.2ps sd=11.5ps min=15.1ps max=54.7ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
       Invs: INVx11_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group Sclk/my_constraint_mode: insertion delay [min=61.3, max=82.1]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group Dclk/my_constraint_mode: insertion delay [min=30.2, max=41.8]
      skew_group Sclk/my_constraint_mode: insertion delay [min=61.3, max=82.1]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Merging balancing drivers for power
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
      cell areas       : b=137.169um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=140.201um^2
      cell capacitance : b=46.614fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=52.093fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.418fF, total=72.055fF
      wire lengths     : top=0.000um, trunk=461.512um, leaf=2797.687um, total=3259.199um
      hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=59.7ps count=4 avg=27.0ps sd=6.6ps min=22.2ps max=36.7ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=19 avg=38.2ps sd=11.5ps min=15.1ps max=54.7ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx12f_ASAP7_75t_SRAM: 1 
       Invs: INVx11_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group Sclk/my_constraint_mode: insertion delay [min=61.3, max=82.1, avg=76.4, sd=3.3], skew [20.8 vs 21.0], 100% {61.3, 82.1} (wid=37.9 ws=23.6) (gid=63.3 gs=24.4)
    Skew group summary after 'Improving clock skew':
      skew_group Dclk/my_constraint_mode: insertion delay [min=30.2, max=41.8, avg=36.0, sd=3.6], skew [11.6 vs 21.0], 100% {30.2, 41.8} (wid=20.8 ws=11.6) (gid=21.0 gs=0.0)
      skew_group Sclk/my_constraint_mode: insertion delay [min=61.3, max=82.1, avg=76.4, sd=3.3], skew [20.8 vs 21.0], 100% {61.3, 82.1} (wid=37.9 ws=23.6) (gid=63.3 gs=24.4)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Improving clock skew
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=413.879fF fall=414.098fF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Legalizing clock trees
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=412.636fF fall=412.844fF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
      cell areas       : b=125.971um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=129.004um^2
      cell capacitance : b=45.368fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=50.846fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=9.637fF, leaf=62.574fF, total=72.211fF
      wire lengths     : top=0.000um, trunk=461.512um, leaf=2802.871um, total=3264.383um
      hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=59.7ps count=4 avg=26.6ps sd=5.9ps min=22.2ps max=35.2ps {4 <= 35.8ps, 0 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=19 avg=39.0ps sd=10.5ps min=21.0ps max=54.7ps {9 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 15 BUFx12f_ASAP7_75t_SRAM: 5 
       Invs: INVx11_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group Sclk/my_constraint_mode: insertion delay [min=66.8, max=84.5, avg=76.2, sd=3.3], skew [17.7 vs 21.0], 100% {66.8, 84.5} (wid=37.9 ws=23.9) (gid=63.2 gs=24.7)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group Dclk/my_constraint_mode: insertion delay [min=30.2, max=41.8, avg=36.0, sd=3.6], skew [11.6 vs 21.0], 100% {30.2, 41.8} (wid=20.8 ws=11.6) (gid=21.0 gs=0.0)
      skew_group Sclk/my_constraint_mode: insertion delay [min=66.8, max=84.5, avg=76.2, sd=3.3], skew [17.7 vs 21.0], 100% {66.8, 84.5} (wid=37.9 ws=23.9) (gid=63.2 gs=24.7)
    BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {Dclk/my_constraint_mode,WC: 38.8 -> 41.8, Sclk/my_constraint_mode,WC: 82.3 -> 84.5}Legalizer API calls during this step: 54 succeeded with high effort: 54 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
      cell areas       : b=125.971um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=129.004um^2
      cell capacitance : b=45.368fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=50.846fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=10.001fF, leaf=62.615fF, total=72.615fF
      wire lengths     : top=0.000um, trunk=479.656um, leaf=2804.383um, total=3284.039um
      hp wire lengths  : top=0.000um, trunk=177.336um, leaf=1981.728um, total=2159.064um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=59.7ps count=4 avg=27.7ps sd=5.2ps min=23.3ps max=35.2ps {4 <= 35.8ps, 0 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=19 avg=38.8ps sd=10.4ps min=21.0ps max=53.0ps {9 <= 35.8ps, 5 <= 47.8ps, 5 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 15 BUFx12f_ASAP7_75t_SRAM: 5 
       Invs: INVx11_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group Sclk/my_constraint_mode: insertion delay [min=66.8, max=84.5, avg=76.2, sd=3.3], skew [17.7 vs 21.0], 100% {66.8, 84.5} (wid=37.9 ws=23.9) (gid=63.2 gs=24.7)
    Skew group summary after 'Improving insertion delay':
      skew_group Dclk/my_constraint_mode: insertion delay [min=29.2, max=39.5, avg=36.3, sd=3.2], skew [10.3 vs 21.0], 100% {29.2, 39.5} (wid=20.1 ws=10.3) (gid=19.4 gs=0.0)
      skew_group Sclk/my_constraint_mode: insertion delay [min=66.8, max=84.5, avg=76.2, sd=3.3], skew [17.7 vs 21.0], 100% {66.8, 84.5} (wid=37.9 ws=23.9) (gid=63.2 gs=24.7)
    BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
    {Dclk/my_constraint_mode,WC: 38.8 -> 39.5, Sclk/my_constraint_mode,WC: 82.3 -> 84.5}Legalizer API calls during this step: 44 succeeded with high effort: 44 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Improving insertion delay
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        BalancingStep Artificially removing short and long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
        {Dclk/my_constraint_mode,WC: 38.8 -> 39.5, Sclk/my_constraint_mode,WC: 82.3 -> 84.5}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        BalancingStep Global shorten wires A0 has increased max latencies (wire and cell) to be greater than the max desired latencies
        {Dclk/my_constraint_mode,WC: 38.8 -> 39.5, Sclk/my_constraint_mode,WC: 82.3 -> 84.5}Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=23, filtered=23, permitted=21, cannotCompute=0, computed=21, moveTooSmall=2, resolved=19, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=12, accepted=6
        Max accepted move=76.248um, total accepted move=247.104um, average move=41.184um
        Move for wirelength. considered=23, filtered=23, permitted=21, cannotCompute=0, computed=21, moveTooSmall=1, resolved=19, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=14, accepted=3
        Max accepted move=13.608um, total accepted move=39.744um, average move=13.248um
        Move for wirelength. considered=23, filtered=23, permitted=21, cannotCompute=0, computed=21, moveTooSmall=2, resolved=17, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=11, accepted=3
        Max accepted move=23.112um, total accepted move=42.552um, average move=14.184um
        BalancingStep Move For Wirelength - core has increased max latencies (wire and cell) to be greater than the max desired latencies
        {Dclk/my_constraint_mode,WC: 38.8 -> 39.5, Sclk/my_constraint_mode,WC: 82.3 -> 84.4}Legalizer API calls during this step: 51 succeeded with high effort: 51 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.3 real=0:00:00.3)
      Global shorten wires A1...
        BalancingStep Global shorten wires A1 has increased max latencies (wire and cell) to be greater than the max desired latencies
        {Dclk/my_constraint_mode,WC: 38.8 -> 39.5, Sclk/my_constraint_mode,WC: 82.3 -> 84.4}Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=23, filtered=23, permitted=21, cannotCompute=0, computed=21, moveTooSmall=0, resolved=4, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=1, accepted=1
        Max accepted move=12.960um, total accepted move=12.960um, average move=12.960um
        Move for wirelength. considered=23, filtered=23, permitted=21, cannotCompute=0, computed=21, moveTooSmall=0, resolved=3, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        BalancingStep Move For Wirelength - core has increased max latencies (wire and cell) to be greater than the max desired latencies
        {Dclk/my_constraint_mode,WC: 38.8 -> 39.5, Sclk/my_constraint_mode,WC: 82.3 -> 84.4}Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        BalancingStep Global shorten wires B has increased max latencies (wire and cell) to be greater than the max desired latencies
        {Dclk/my_constraint_mode,WC: 38.8 -> 39.3, Sclk/my_constraint_mode,WC: 82.3 -> 84.4}Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=23, filtered=23, permitted=21, cannotCompute=0, computed=21, moveTooSmall=0, resolved=3, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        BalancingStep Move For Wirelength - branch has increased max latencies (wire and cell) to be greater than the max desired latencies
        {Dclk/my_constraint_mode,WC: 38.8 -> 39.3, Sclk/my_constraint_mode,WC: 82.3 -> 84.4}Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
        cell areas       : b=125.971um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=129.004um^2
        cell capacitance : b=45.368fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=50.846fF
        sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
        wire capacitance : top=0.000fF, trunk=11.157fF, leaf=55.604fF, total=66.761fF
        wire lengths     : top=0.000um, trunk=533.692um, leaf=2467.386um, total=3001.078um
        hp wire lengths  : top=0.000um, trunk=204.336um, leaf=1666.584um, total=1870.920um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=59.7ps count=4 avg=29.1ps sd=7.1ps min=22.9ps max=37.0ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
        Leaf  : target=59.7ps count=19 avg=35.4ps sd=15.0ps min=12.1ps max=58.6ps {11 <= 35.8ps, 2 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUFx24_ASAP7_75t_SL: 15 BUFx12f_ASAP7_75t_SRAM: 5 
         Invs: INVx11_ASAP7_75t_SRAM: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group Sclk/my_constraint_mode: insertion delay [min=64.8, max=84.4, avg=75.8, sd=4.1], skew [19.6 vs 21.0], 100% {64.8, 84.4} (wid=37.5 ws=28.9) (gid=64.2 gs=24.3)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group Dclk/my_constraint_mode: insertion delay [min=26.2, max=39.3, avg=33.5, sd=3.8], skew [13.1 vs 21.0], 100% {26.2, 39.3} (wid=21.6 ws=13.1) (gid=17.7 gs=0.0)
        skew_group Sclk/my_constraint_mode: insertion delay [min=64.8, max=84.4, avg=75.8, sd=4.1], skew [19.6 vs 21.0], 100% {64.8, 84.4} (wid=37.5 ws=28.9) (gid=64.2 gs=24.3)
      BalancingStep Wire Reduction extra effort has increased max latencies (wire and cell) to be greater than the max desired latencies
      {Dclk/my_constraint_mode,WC: 38.8 -> 39.3, Sclk/my_constraint_mode,WC: 82.3 -> 84.4}Legalizer API calls during this step: 106 succeeded with high effort: 106 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.4 real=0:00:00.4)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Wire Reduction extra effort
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 24 , Succeeded = 7 , Wirelength increased = 14 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      FlipOpt
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Optimizing orientation
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
      cell areas       : b=125.971um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=129.004um^2
      cell capacitance : b=45.368fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=50.846fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=10.889fF, leaf=55.324fF, total=66.213fF
      wire lengths     : top=0.000um, trunk=519.636um, leaf=2461.026um, total=2980.662um
      hp wire lengths  : top=0.000um, trunk=204.336um, leaf=1666.584um, total=1870.920um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=59.7ps count=4 avg=28.3ps sd=6.9ps min=22.3ps max=35.8ps {4 <= 35.8ps, 0 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=19 avg=36.2ps sd=15.1ps min=12.1ps max=55.2ps {10 <= 35.8ps, 2 <= 47.8ps, 5 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 15 BUFx12f_ASAP7_75t_SRAM: 5 
       Invs: INVx11_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group Sclk/my_constraint_mode: insertion delay [min=65.9, max=84.7, avg=75.1, sd=3.9], skew [18.8 vs 21.0], 100% {65.9, 84.7} (wid=36.5 ws=28.0) (gid=64.7 gs=24.7)
    Skew group summary after 'Wire Opt OverFix':
      skew_group Dclk/my_constraint_mode: insertion delay [min=25.9, max=39.1, avg=33.3, sd=3.8], skew [13.2 vs 21.0], 100% {25.9, 39.1} (wid=21.4 ws=13.2) (gid=17.7 gs=0.0)
      skew_group Sclk/my_constraint_mode: insertion delay [min=65.9, max=84.7, avg=75.1, sd=3.9], skew [18.8 vs 21.0], 100% {65.9, 84.7} (wid=36.5 ws=28.0) (gid=64.7 gs=24.7)
    BalancingStep Wire Opt OverFix has increased max latencies (wire and cell) to be greater than the max desired latencies
    {Dclk/my_constraint_mode,WC: 38.8 -> 39.1, Sclk/my_constraint_mode,WC: 82.3 -> 84.7}Legalizer API calls during this step: 106 succeeded with high effort: 106 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.7 real=0:00:00.7)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Wire Opt OverFix
  Total capacitance is (rise=478.849fF fall=479.057fF), of which (rise=66.213fF fall=66.213fF) is wire, and (rise=412.636fF fall=412.844fF) is gate.
  Stage::Polishing done. (took cpu=0:00:01.5 real=0:00:01.5)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Starting place_detail (0:01:32 mem=1729.1M) ***
Total net bbox length = 3.353e+04 (1.839e+04 1.515e+04) (ext = 1.866e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1729.1MB
Summary Report:
Instances move: 0 (out of 2205 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.353e+04 (1.839e+04 1.515e+04) (ext = 1.866e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1729.1MB
*** Finished place_detail (0:01:32 mem=1729.1M) ***
  Moved 0, flipped 0 and cell swapped 0 of 413 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - ClockRefiner
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:03.6 real=0:00:03.6)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        23 (unrouted=23, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4464 (unrouted=2125, trialRouted=2339, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2123, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 23 nets for routing of which 23 have one or more fixed wires.
(ccopt eGR): Start to route 23 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1729.11 MB )
[NR-eGR] Read 2832 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1729.11 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 2832
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2362  numIgnoredNets=2339
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 23 clock nets ( 23 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 23 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 23 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.948400e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 5 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 5 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.345920e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 5 nets and layer range [3, 7]
[NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.743440e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 1 nets and layer range [2, 7]
[NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.251040e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7672
[NR-eGR]     M2  (2H) length: 9.937280e+03um, number of vias: 11208
[NR-eGR]     M3  (3V) length: 1.365860e+04um, number of vias: 1477
[NR-eGR]     M4  (4H) length: 6.824104e+03um, number of vias: 698
[NR-eGR]     M5  (5V) length: 3.299836e+03um, number of vias: 377
[NR-eGR]     M6  (6H) length: 3.452400e+03um, number of vias: 46
[NR-eGR]     M7  (7V) length: 2.929440e+02um, number of vias: 0
[NR-eGR] Total length: 3.746517e+04um, number of vias: 21478
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.047164e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1V) length: 0.000000e+00um, number of vias: 420
[NR-eGR]     M2  (2H) length: 3.579920e+02um, number of vias: 473
[NR-eGR]     M3  (3V) length: 1.583076e+03um, number of vias: 200
[NR-eGR]     M4  (4H) length: 1.054544e+03um, number of vias: 10
[NR-eGR]     M5  (5V) length: 5.155200e+01um, number of vias: 0
[NR-eGR]     M6  (6H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.047164e+03um, number of vias: 1103
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.047164e+03um, number of vias: 1103
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.10 sec, Curr Mem: 1688.11 MB )
Generated NR early global route guides for clocks to: /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/.rgfzvGH9b
        Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Early Global Route - eGR->NR step
Set FIXED routing status on 23 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        23 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=23, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4464 (unrouted=2125, trialRouted=2339, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2123, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - Routing Tools
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'MSDAP' of instances=3309 and nets=4487 using extraction engine 'pre_route' .
pre_route RC Extraction called for design MSDAP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1688.113M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - extractRC
**Info: (IMPSP-307): Design contains fractional 20 cells.
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
        Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
          cell areas       : b=125.971um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=129.004um^2
          cell capacitance : b=45.368fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=50.846fF
          sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
          wire capacitance : top=0.000fF, trunk=10.956fF, leaf=56.906fF, total=67.862fF
          wire lengths     : top=0.000um, trunk=521.088um, leaf=2526.076um, total=3047.164um
          hp wire lengths  : top=0.000um, trunk=204.336um, leaf=1666.584um, total=1870.920um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=59.7ps count=4 avg=28.3ps sd=7.0ps min=22.3ps max=36.0ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
          Leaf  : target=59.7ps count=19 avg=40.1ps sd=13.6ps min=16.4ps max=57.9ps {7 <= 35.8ps, 4 <= 47.8ps, 6 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUFx24_ASAP7_75t_SL: 15 BUFx12f_ASAP7_75t_SRAM: 5 
           Invs: INVx11_ASAP7_75t_SRAM: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group Sclk/my_constraint_mode: insertion delay [min=66.8, max=97.0, avg=75.5, sd=4.8], skew [30.2 vs 21.0*], 99.2% {66.8, 87.8} (wid=40.1 ws=30.4) (gid=65.4 gs=25.0)
        Skew group summary eGRPC initial state:
          skew_group Dclk/my_constraint_mode: insertion delay [min=34.5, max=44.6, avg=40.3, sd=3.0], skew [10.1 vs 21.0], 100% {34.5, 44.6} (wid=18.9 ws=10.1) (gid=25.7 gs=0.0)
          skew_group Sclk/my_constraint_mode: insertion delay [min=66.8, max=97.0, avg=75.5, sd=4.8], skew [30.2 vs 21.0*], 99.2% {66.8, 87.8} (wid=40.1 ws=30.4) (gid=65.4 gs=25.0)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Violation analysis
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
          cell areas       : b=125.971um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=129.004um^2
          cell capacitance : b=45.368fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=50.846fF
          sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
          wire capacitance : top=0.000fF, trunk=10.956fF, leaf=56.906fF, total=67.862fF
          wire lengths     : top=0.000um, trunk=521.088um, leaf=2526.076um, total=3047.164um
          hp wire lengths  : top=0.000um, trunk=204.336um, leaf=1666.584um, total=1870.920um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=59.7ps count=4 avg=28.3ps sd=7.0ps min=22.3ps max=36.0ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
          Leaf  : target=59.7ps count=19 avg=40.1ps sd=13.6ps min=16.4ps max=57.9ps {7 <= 35.8ps, 4 <= 47.8ps, 6 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: BUFx24_ASAP7_75t_SL: 15 BUFx12f_ASAP7_75t_SRAM: 5 
           Invs: INVx11_ASAP7_75t_SRAM: 1 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group Sclk/my_constraint_mode: insertion delay [min=66.8, max=97.0, avg=75.5, sd=4.8], skew [30.2 vs 21.0*], 99.2% {66.8, 87.8} (wid=40.1 ws=30.4) (gid=65.4 gs=25.0)
        Skew group summary eGRPC after moving buffers:
          skew_group Dclk/my_constraint_mode: insertion delay [min=34.5, max=44.6, avg=40.3, sd=3.0], skew [10.1 vs 21.0], 100% {34.5, 44.6} (wid=18.9 ws=10.1) (gid=25.7 gs=0.0)
          skew_group Sclk/my_constraint_mode: insertion delay [min=66.8, max=97.0, avg=75.5, sd=4.8], skew [30.2 vs 21.0*], 99.2% {66.8, 87.8} (wid=40.1 ws=30.4) (gid=65.4 gs=25.0)
        Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Moving buffers
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 3 long paths. The largest offset applied was 11.8ps.
          
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------------------
          Skew Group                 Num.     Num.       Offset        Max       Previous Max.    Current Max.
                                     Sinks    Offsets    Percentile    Offset    Path Delay       Path Delay
          ----------------------------------------------------------------------------------------------------
          Sclk/my_constraint_mode     354        3         0.847%      11.8ps       97.0ps           85.2ps
          ----------------------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ps)    To (ps)      Count
          -------------------------------
          below           9.0         1
             9.0       and above      2
          -------------------------------
          
          Mean=10.8ps Median=11.4ps Std.Dev=1.5ps
          
          
          BalancingStep Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
          {Dclk/my_constraint_mode,WC: 38.8 -> 44.6, Sclk/my_constraint_mode,WC: 82.3 -> 85.2}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 1, numUnchanged = 6, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 8, numSkippedDueToCloseToSkewTarget = 8
        CCOpt-eGRPC Downsizing: considered: 7, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 1
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
        CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          BalancingStep Reverting Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
          {Dclk/my_constraint_mode,WC: 38.8 -> 44.6, Sclk/my_constraint_mode,WC: 82.3 -> 95.5}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
          cell areas       : b=125.038um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=128.071um^2
          cell capacitance : b=44.387fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=49.865fF
          sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
          wire capacitance : top=0.000fF, trunk=10.956fF, leaf=56.906fF, total=67.862fF
          wire lengths     : top=0.000um, trunk=521.088um, leaf=2526.076um, total=3047.164um
          hp wire lengths  : top=0.000um, trunk=204.336um, leaf=1666.584um, total=1870.920um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=59.7ps count=4 avg=28.1ps sd=6.8ps min=22.3ps max=36.0ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
          Leaf  : target=59.7ps count=19 avg=40.4ps sd=13.4ps min=16.4ps max=57.9ps {6 <= 35.8ps, 5 <= 47.8ps, 6 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: BUFx24_ASAP7_75t_SL: 15 BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 1 
           Invs: INVx11_ASAP7_75t_SRAM: 1 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group Sclk/my_constraint_mode: insertion delay [min=66.7, max=95.5, avg=74.9, sd=4.8], skew [28.8 vs 21.0*], 99.2% {66.7, 87.7} (wid=39.5 ws=30.1) (gid=73.1 gs=33.4)
        Skew group summary eGRPC after downsizing:
          skew_group Dclk/my_constraint_mode: insertion delay [min=34.5, max=44.6, avg=40.3, sd=3.0], skew [10.1 vs 21.0], 100% {34.5, 44.6} (wid=18.9 ws=10.1) (gid=25.7 gs=0.0)
          skew_group Sclk/my_constraint_mode: insertion delay [min=66.7, max=95.5, avg=74.9, sd=4.8], skew [28.8 vs 21.0*], 99.2% {66.7, 87.7} (wid=39.5 ws=30.1) (gid=73.1 gs=33.4)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Initial Pass of Downsizing Clock Tree Cells
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 23, tested: 23, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
          cell areas       : b=125.038um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=128.071um^2
          cell capacitance : b=44.387fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=49.865fF
          sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
          wire capacitance : top=0.000fF, trunk=10.956fF, leaf=56.906fF, total=67.862fF
          wire lengths     : top=0.000um, trunk=521.088um, leaf=2526.076um, total=3047.164um
          hp wire lengths  : top=0.000um, trunk=204.336um, leaf=1666.584um, total=1870.920um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=59.7ps count=4 avg=28.1ps sd=6.8ps min=22.3ps max=36.0ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
          Leaf  : target=59.7ps count=19 avg=40.4ps sd=13.4ps min=16.4ps max=57.9ps {6 <= 35.8ps, 5 <= 47.8ps, 6 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: BUFx24_ASAP7_75t_SL: 15 BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 1 
           Invs: INVx11_ASAP7_75t_SRAM: 1 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group Sclk/my_constraint_mode: insertion delay [min=66.7, max=95.5, avg=74.9, sd=4.8], skew [28.8 vs 21.0*], 99.2% {66.7, 87.7} (wid=39.5 ws=30.1) (gid=73.1 gs=33.4)
        Skew group summary eGRPC after DRV fixing:
          skew_group Dclk/my_constraint_mode: insertion delay [min=34.5, max=44.6, avg=40.3, sd=3.0], skew [10.1 vs 21.0], 100% {34.5, 44.6} (wid=18.9 ws=10.1) (gid=25.7 gs=0.0)
          skew_group Sclk/my_constraint_mode: insertion delay [min=66.7, max=95.5, avg=74.9, sd=4.8], skew [28.8 vs 21.0*], 99.2% {66.7, 87.7} (wid=39.5 ws=30.1) (gid=73.1 gs=33.4)
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Violation analysis
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 9 insts, 18 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
          cell areas       : b=125.038um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=128.071um^2
          cell capacitance : b=44.387fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=49.865fF
          sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
          wire capacitance : top=0.000fF, trunk=10.956fF, leaf=56.906fF, total=67.862fF
          wire lengths     : top=0.000um, trunk=521.088um, leaf=2526.076um, total=3047.164um
          hp wire lengths  : top=0.000um, trunk=204.336um, leaf=1666.584um, total=1870.920um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=59.7ps count=4 avg=28.1ps sd=6.8ps min=22.3ps max=36.0ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
          Leaf  : target=59.7ps count=19 avg=40.4ps sd=13.4ps min=16.4ps max=57.9ps {6 <= 35.8ps, 5 <= 47.8ps, 6 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUFx24_ASAP7_75t_SL: 15 BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 1 
           Invs: INVx11_ASAP7_75t_SRAM: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group Sclk/my_constraint_mode: insertion delay [min=66.7, max=95.5, avg=74.9, sd=4.8], skew [28.8 vs 21.0*], 99.2% {66.7, 87.7} (wid=39.5 ws=30.1) (gid=73.1 gs=33.4)
        Skew group summary before routing clock trees:
          skew_group Dclk/my_constraint_mode: insertion delay [min=34.5, max=44.6, avg=40.3, sd=3.0], skew [10.1 vs 21.0], 100% {34.5, 44.6} (wid=18.9 ws=10.1) (gid=25.7 gs=0.0)
          skew_group Sclk/my_constraint_mode: insertion delay [min=66.7, max=95.5, avg=74.9, sd=4.8], skew [28.8 vs 21.0*], 99.2% {66.7, 87.7} (wid=39.5 ws=30.1) (gid=73.1 gs=33.4)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Starting place_detail (0:01:34 mem=1726.3M) ***
Total net bbox length = 3.353e+04 (1.839e+04 1.515e+04) (ext = 1.866e+03)
Move report: Detail placement moves 21 insts, mean move: 1.20 um, max move: 2.59 um
	Max move on inst (shiftR/tempreg_reg[25]): (194.18, 41.04) --> (192.67, 42.12)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1726.3MB
Summary Report:
Instances move: 21 (out of 2205 movable)
Instances flipped: 0
Mean displacement: 1.20 um
Max displacement: 2.59 um (Instance: shiftR/tempreg_reg[25]) (194.184, 41.04) -> (192.672, 42.12)
	Length: 20 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DFFLQNx1_ASAP7_75t_SL
Total net bbox length = 3.356e+04 (1.840e+04 1.516e+04) (ext = 1.866e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1726.3MB
*** Finished place_detail (0:01:34 mem=1726.3M) ***
  Moved 1, flipped 1 and cell swapped 0 of 413 clock instance(s) during refinement.
  The largest move was 2.59 microns for shiftR/tempreg_reg[25].
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - ClockRefiner
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.4 real=0:00:01.4)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        23 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=23, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4464 (unrouted=2125, trialRouted=2339, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2123, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 23 nets for routing of which 23 have one or more fixed wires.
(ccopt eGR): Start to route 23 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1726.27 MB )
[NR-eGR] Read 2832 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.27 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 2832
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2362  numIgnoredNets=2339
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 23 clock nets ( 23 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 23 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 23 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.948400e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 5 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 5 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.343760e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 5 nets and layer range [3, 7]
[NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.739120e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 1 nets and layer range [2, 7]
[NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.246720e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7672
[NR-eGR]     M2  (2H) length: 9.937712e+03um, number of vias: 11209
[NR-eGR]     M3  (3V) length: 1.365502e+04um, number of vias: 1477
[NR-eGR]     M4  (4H) length: 6.827128e+03um, number of vias: 698
[NR-eGR]     M5  (5V) length: 3.299836e+03um, number of vias: 377
[NR-eGR]     M6  (6H) length: 3.452400e+03um, number of vias: 46
[NR-eGR]     M7  (7V) length: 2.929440e+02um, number of vias: 0
[NR-eGR] Total length: 3.746504e+04um, number of vias: 21479
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.047032e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1V) length: 0.000000e+00um, number of vias: 420
[NR-eGR]     M2  (2H) length: 3.584240e+02um, number of vias: 474
[NR-eGR]     M3  (3V) length: 1.579488e+03um, number of vias: 200
[NR-eGR]     M4  (4H) length: 1.057568e+03um, number of vias: 10
[NR-eGR]     M5  (5V) length: 5.155200e+01um, number of vias: 0
[NR-eGR]     M6  (6H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.047032e+03um, number of vias: 1104
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.047032e+03um, number of vias: 1104
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.09 sec, Curr Mem: 1688.27 MB )
Generated NR early global route guides for clocks to: /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/.rgfKrDAC0
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Early Global Route - eGR->NR step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 23 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 23 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...

route_global_detail

#set_db route_design_detail_auto_stop false
#set_db route_design_detail_end_iteration 20
#set_db route_design_allow_pin_as_feedthru "false"
#set_db route_design_bottom_routing_layer 2
#set_db route_design_selected_net_only true
#set_db route_design_top_routing_layer 7
#set_db route_design_with_eco true
#set_db route_design_with_si_driven false
#set_db route_design_with_timing_driven false
#set_db route_design_with_via_in_pin "true"
#Start route_global_detail on Sat May  3 14:56:27 2025
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=4487)
#WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
#NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat May  3 14:56:27 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 2402 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 1728 nets.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1609.97 (MB), peak = 1703.41 (MB)
#Merging special wires: starts on Sat May  3 14:56:28 2025 with memory = 1610.25 (MB), peak = 1703.41 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
#
#Connectivity extraction summary:
#2364 (52.69%) nets are without wires.
#2123 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 4487.
#
#Start instance access analysis using 1 thread...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.46 (MB)
#Total memory = 1610.89 (MB)
#Peak memory = 1703.41 (MB)
#reading routing guides ......
#
#Finished routing data preparation on Sat May  3 14:56:28 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 11.60 (MB)
#Total memory = 1610.89 (MB)
#Peak memory = 1703.41 (MB)
#
#
#Start global routing on Sat May  3 14:56:28 2025
#
#
#Start global routing initialization on Sat May  3 14:56:28 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat May  3 14:56:28 2025
#
#Start routing resource analysis on Sat May  3 14:56:28 2025
#
#Routing resource analysis is done on Sat May  3 14:56:28 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V         989         655        9492    98.66%
#  M2             H         693         476        9492    41.01%
#  M3             V         989         655        9492    38.06%
#  M4             H         919           0        9492     1.26%
#  M5             V        1208           0        9492     0.00%
#  M6             H         316         103        9492     9.52%
#  M7             V         424         133        9492     9.73%
#  --------------------------------------------------------------
#  Total                   5539      24.11%       66444    28.32%
#
#  23 nets (0.51%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat May  3 14:56:28 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1612.36 (MB), peak = 1703.41 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Sat May  3 14:56:28 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1612.36 (MB), peak = 1703.41 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1616.66 (MB), peak = 1703.41 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1616.66 (MB), peak = 1703.41 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2123 (skipped).
#Total number of selected nets for routing = 23.
#Total number of unselected nets (but routable) for routing = 2341 (skipped).
#Total number of nets in the design = 4487.
#
#2341 skipped nets do not have any wires.
#23 routable nets have only global wires.
#23 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 23               0  
#------------------------------------------------
#        Total                 23               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 23            2341  
#------------------------------------------------
#        Total                 23            2341  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 2977 um.
#Total half perimeter of net bounding box = 2218 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 304 um.
#Total wire length on LAYER M3 = 1549 um.
#Total wire length on LAYER M4 = 1066 um.
#Total wire length on LAYER M5 = 57 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 980
#Up-Via Summary (total 980):
#           
#-----------------------
# M1                420
# M2                358
# M3                192
# M4                 10
#-----------------------
#                   980 
#
#Total number of involved priority nets 23
#Maximum src to sink distance for priority net 151.5
#Average of max src_to_sink distance for priority net 85.8
#Average of ave src_to_sink distance for priority net 68.4
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.45 (MB)
#Total memory = 1618.33 (MB)
#Peak memory = 1703.41 (MB)
#
#Finished global routing on Sat May  3 14:56:28 2025
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1616.87 (MB), peak = 1703.41 (MB)
#Start Track Assignment.
#Done with 259 horizontal wires in 1 hboxes and 275 vertical wires in 1 hboxes.
#Done with 249 horizontal wires in 1 hboxes and 274 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 2986 um.
#Total half perimeter of net bounding box = 2218 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 298 um.
#Total wire length on LAYER M3 = 1554 um.
#Total wire length on LAYER M4 = 1082 um.
#Total wire length on LAYER M5 = 52 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 980
#Up-Via Summary (total 980):
#           
#-----------------------
# M1                420
# M2                358
# M3                192
# M4                 10
#-----------------------
#                   980 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1618.12 (MB), peak = 1703.41 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 19.03 (MB)
#Total memory = 1618.32 (MB)
#Peak memory = 1703.41 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 13.2% of the total area was rechecked for DRC, and 35.7% required routing.
#   number of violations = 130
#
#    By Layer and Type :
#	          Short    EolKO      Enc   Totals
#	M1            0        0        0        0
#	M2            0        0        0        0
#	M3            0        0      126      126
#	M4            3        1        0        4
#	Totals        3        1      126      130
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1699.49 (MB), peak = 1703.41 (MB)
#start 1st optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 115
#
#    By Layer and Type :
#	            Enc   Totals
#	M1            0        0
#	M2            0        0
#	M3          115      115
#	Totals      115      115
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1702.89 (MB), peak = 1704.17 (MB)
#start 2nd optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 112
#
#    By Layer and Type :
#	          EolKO      Enc   Totals
#	M1            0        0        0
#	M2            0        0        0
#	M3            0      111      111
#	M4            1        0        1
#	Totals        1      111      112
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1703.76 (MB), peak = 1705.16 (MB)
#start 3rd optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 107
#
#    By Layer and Type :
#	            Enc   Totals
#	M1            0        0
#	M2            0        0
#	M3          107      107
#	Totals      107      107
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1697.96 (MB), peak = 1706.42 (MB)
#start 4th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 109
#
#    By Layer and Type :
#	            Enc   Totals
#	M1            0        0
#	M2            0        0
#	M3          109      109
#	Totals      109      109
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1709.24 (MB), peak = 1712.23 (MB)
#start 5th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 109
#
#    By Layer and Type :
#	            Enc   Totals
#	M1            0        0
#	M2            0        0
#	M3          109      109
#	Totals      109      109
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1710.56 (MB), peak = 1712.23 (MB)
#start 6th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 106
#
#    By Layer and Type :
#	            Enc   Totals
#	M1            0        0
#	M2            0        0
#	M3          106      106
#	Totals      106      106
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1707.53 (MB), peak = 1713.15 (MB)
#start 7th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 103
#
#    By Layer and Type :
#	            Enc   Totals
#	M1            0        0
#	M2            0        0
#	M3          103      103
#	Totals      103      103
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1709.76 (MB), peak = 1714.71 (MB)
#start 8th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 100
#
#    By Layer and Type :
#	            Enc   Totals
#	M1            0        0
#	M2            0        0
#	M3          100      100
#	Totals      100      100
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1710.23 (MB), peak = 1716.39 (MB)
#start 9th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 98
#
#    By Layer and Type :
#	            Enc   Totals
#	M1            0        0
#	M2            0        0
#	M3           98       98
#	Totals       98       98
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1704.71 (MB), peak = 1716.39 (MB)
#start 10th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 97
#
#    By Layer and Type :
#	            Enc   Totals
#	M1            0        0
#	M2            0        0
#	M3           97       97
#	Totals       97       97
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1703.80 (MB), peak = 1716.39 (MB)
#start 11th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 101
#
#    By Layer and Type :
#	            Enc   Totals
#	M1            0        0
#	M2            0        0
#	M3          101      101
#	Totals      101      101
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1705.51 (MB), peak = 1716.39 (MB)
#start 12th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 103
#
#    By Layer and Type :
#	            Enc   Totals
#	M1            0        0
#	M2            0        0
#	M3          103      103
#	Totals      103      103
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1705.28 (MB), peak = 1716.39 (MB)
#start 13th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 99
#
#    By Layer and Type :
#	            Enc   Totals
#	M1            0        0
#	M2            0        0
#	M3           99       99
#	Totals       99       99
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1699.50 (MB), peak = 1716.39 (MB)
#start 14th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 102
#
#    By Layer and Type :
#	           Loop      Enc   Totals
#	M1            0        0        0
#	M2            1        0        1
#	M3            0      101      101
#	Totals        1      101      102
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1705.32 (MB), peak = 1716.39 (MB)
#start 15th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 102
#
#    By Layer and Type :
#	           Loop    EolKO      Enc   Totals
#	M1            0        0        0        0
#	M2            1        0        0        1
#	M3            0        0      100      100
#	M4            0        1        0        1
#	Totals        1        1      100      102
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1709.95 (MB), peak = 1716.39 (MB)
#start 16th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 97
#
#    By Layer and Type :
#	            Enc   Totals
#	M1            0        0
#	M2            0        0
#	M3           97       97
#	Totals       97       97
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1724.39 (MB), peak = 1729.61 (MB)
#start 17th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 100
#
#    By Layer and Type :
#	          EolKO      Enc   Totals
#	M1            0        0        0
#	M2            0        0        0
#	M3            0       98       98
#	M4            2        0        2
#	Totals        2       98      100
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1739.00 (MB), peak = 1739.04 (MB)
#start 18th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 96
#
#    By Layer and Type :
#	            Enc   Totals
#	M1            0        0
#	M2            0        0
#	M3           96       96
#	Totals       96       96
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1738.86 (MB), peak = 1741.73 (MB)
#start 19th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 95
#
#    By Layer and Type :
#	            Enc   Totals
#	M1            0        0
#	M2            0        0
#	M3           95       95
#	Totals       95       95
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1735.32 (MB), peak = 1741.73 (MB)
#start 20th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 93
#
#    By Layer and Type :
#	            Enc   Totals
#	M1            0        0
#	M2            0        0
#	M3           93       93
#	Totals       93       93
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1738.97 (MB), peak = 1741.73 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 3383 um.
#Total half perimeter of net bounding box = 2218 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 500 um.
#Total wire length on LAYER M3 = 1530 um.
#Total wire length on LAYER M4 = 945 um.
#Total wire length on LAYER M5 = 407 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 1749
#Up-Via Summary (total 1749):
#           
#-----------------------
# M1                420
# M2                876
# M3                 96
# M4                357
#-----------------------
#                  1749 
#
#Total number of DRC violations = 93
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 93
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#Cpu time = 00:00:41
#Elapsed time = 00:00:41
#Increased memory = 6.94 (MB)
#Total memory = 1625.26 (MB)
#Peak memory = 1741.73 (MB)
#route_detail Statistics:
#Cpu time = 00:00:41
#Elapsed time = 00:00:41
#Increased memory = 6.94 (MB)
#Total memory = 1625.26 (MB)
#Peak memory = 1741.73 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#route_global_detail statistics:
#Cpu time = 00:00:41
#Elapsed time = 00:00:41
#Increased memory = 35.37 (MB)
#Total memory = 1633.55 (MB)
#Peak memory = 1741.73 (MB)
#Number of warnings = 5
#Total number of warnings = 19
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sat May  3 14:57:09 2025
#
        NanoRoute done. (took cpu=0:00:41.2 real=0:00:41.4)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      NanoRoute
      Clock detailed routing done.
Checking guided vs. routed lengths for 23 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      20.000           3
        20.000      40.000           2
        40.000      60.000           2
        60.000      80.000           5
        80.000     100.000           4
       100.000     120.000           3
       120.000     140.000           3
       140.000     160.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000           1
        0.000      5.000           7
        5.000     10.000           6
       10.000     15.000           3
       15.000     20.000           2
       20.000     25.000           0
       25.000     30.000           3
       30.000     35.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_2 (88 terminals)
    Guided length:  max path =    56.376um, total =   279.395um
    Routed length:  max path =    74.652um, total =   309.844um
    Deviation:      max path =    32.418%,  total =    10.898%

    Net CTS_3 (82 terminals)
    Guided length:  max path =    77.704um, total =   360.288um
    Routed length:  max path =    99.888um, total =   454.308um
    Deviation:      max path =    28.549%,  total =    26.096%

    Net Data_mem_L/CTS_3 (2 terminals)
    Guided length:  max path =    35.244um, total =    35.244um
    Routed length:  max path =    44.328um, total =    45.284um
    Deviation:      max path =    25.775%,  total =    28.487%

    Net pipo/CTS_2 (39 terminals)
    Guided length:  max path =   106.416um, total =   224.604um
    Routed length:  max path =   112.056um, total =   287.776um
    Deviation:      max path =     5.300%,  total =    28.126%

    Net CTS_6 (87 terminals)
    Guided length:  max path =    60.856um, total =   274.320um
    Routed length:  max path =    77.184um, total =   325.184um
    Deviation:      max path =    26.831%,  total =    18.542%

    Net CTS_5 (87 terminals)
    Guided length:  max path =    90.808um, total =   328.032um
    Routed length:  max path =   106.488um, total =   412.064um
    Deviation:      max path =    17.267%,  total =    25.617%

    Net CTS_4 (11 terminals)
    Guided length:  max path =    70.416um, total =    89.496um
    Routed length:  max path =    73.056um, total =    99.864um
    Deviation:      max path =     3.749%,  total =    11.585%

    Net CTS_1 (9 terminals)
    Guided length:  max path =    99.648um, total =   170.676um
    Routed length:  max path =   110.928um, total =   183.548um
    Deviation:      max path =    11.320%,  total =     7.542%

    Net Co_mem_L/CTS_4 (2 terminals)
    Guided length:  max path =   103.372um, total =   103.372um
    Routed length:  max path =   111.696um, total =   112.572um
    Deviation:      max path =     8.052%,  total =     8.900%

    Net Co_mem_L/CTS_5 (2 terminals)
    Guided length:  max path =   127.820um, total =   127.820um
    Routed length:  max path =   138.168um, total =   138.868um
    Deviation:      max path =     8.096%,  total =     8.643%

Set FIXED routing status on 23 net(s)
Set FIXED placed status on 21 instance(s)
      Route Remaining Unrouted Nets...
Running route_early_global to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1707.39 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1707.39 MB )
[NR-eGR] Read 944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1707.39 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 944
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 23  Num Prerouted Wires = 2663
[NR-eGR] Read numTotalNets=2362  numIgnoredNets=23
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 2339 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2339 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 3.354264e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         8( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M3  (3)         9( 0.04%)         1( 0.00%)   ( 0.04%) 
[NR-eGR]      M4  (4)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6  (6)         9( 0.03%)         3( 0.01%)   ( 0.04%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               35( 0.02%)         4( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7672
[NR-eGR]     M2  (2H) length: 9.842484e+03um, number of vias: 11554
[NR-eGR]     M3  (3V) length: 1.368312e+04um, number of vias: 1430
[NR-eGR]     M4  (4H) length: 6.767872e+03um, number of vias: 1051
[NR-eGR]     M5  (5V) length: 3.519152e+03um, number of vias: 402
[NR-eGR]     M6  (6H) length: 3.650528e+03um, number of vias: 55
[NR-eGR]     M7  (7V) length: 3.575680e+02um, number of vias: 0
[NR-eGR] Total length: 3.782073e+04um, number of vias: 22164
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.14 sec, Curr Mem: 1707.39 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Route Remaining Unrouted Nets
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        23 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=23, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4464 (unrouted=2125, trialRouted=2339, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2123, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:41.6 real=0:00:42.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - Routing Tools
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'MSDAP' of instances=3309 and nets=4487 using extraction engine 'pre_route' .
pre_route RC Extraction called for design MSDAP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1707.387M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - extractRC
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
    cell areas       : b=125.038um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=128.071um^2
    cell capacitance : b=44.387fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=49.865fF
    sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
    wire capacitance : top=0.000fF, trunk=11.965fF, leaf=66.675fF, total=78.641fF
    wire lengths     : top=0.000um, trunk=545.856um, leaf=2836.920um, total=3382.776um
    hp wire lengths  : top=0.000um, trunk=204.336um, leaf=1666.584um, total=1870.920um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=4, worst=[21.0ps, 9.6ps, 4.0ps, 1.6ps]} avg=9.1ps sd=8.6ps sum=36.2ps
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=59.7ps count=4 avg=32.0ps sd=10.4ps min=23.6ps max=45.1ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
    Leaf  : target=59.7ps count=19 avg=44.5ps sd=18.0ps min=17.1ps max=80.7ps {6 <= 35.8ps, 5 <= 47.8ps, 1 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps} {1 <= 62.7ps, 1 <= 65.7ps, 1 <= 71.6ps, 1 <= 89.6ps, 0 > 89.6ps}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUFx24_ASAP7_75t_SL: 15 BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 1 
     Invs: INVx11_ASAP7_75t_SRAM: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group Sclk/my_constraint_mode: insertion delay [min=66.6, max=100.3, avg=79.8, sd=7.5], skew [33.7 vs 21.0*], 86.2% {66.8, 87.8} (wid=44.0 ws=34.3) (gid=72.5 gs=33.9)
  Skew group summary after routing clock trees:
    skew_group Dclk/my_constraint_mode: insertion delay [min=34.6, max=51.1, avg=45.4, sd=4.3], skew [16.5 vs 21.0], 100% {34.6, 51.1} (wid=25.6 ws=16.5) (gid=25.5 gs=0.0)
    skew_group Sclk/my_constraint_mode: insertion delay [min=66.6, max=100.3, avg=79.8, sd=7.5], skew [33.7 vs 21.0*], 86.2% {66.8, 87.8} (wid=44.0 ws=34.3) (gid=72.5 gs=33.9)
  CCOpt::Phase::Routing done. (took cpu=0:00:41.9 real=0:00:42.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
**Info: (IMPSP-307): Design contains fractional 20 cells.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 23, tested: 23, violation detected: 4, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              0                    0           0            0                    0                  0
    leaf               4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
      cell areas       : b=125.038um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=128.071um^2
      cell capacitance : b=44.387fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=49.865fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=11.965fF, leaf=66.675fF, total=78.641fF
      wire lengths     : top=0.000um, trunk=545.856um, leaf=2836.920um, total=3382.776um
      hp wire lengths  : top=0.000um, trunk=204.336um, leaf=1666.584um, total=1870.920um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Remaining Transition : {count=4, worst=[21.0ps, 9.6ps, 4.0ps, 1.6ps]} avg=9.1ps sd=8.6ps sum=36.2ps
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=59.7ps count=4 avg=32.0ps sd=10.4ps min=23.6ps max=45.1ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=19 avg=44.5ps sd=18.0ps min=17.1ps max=80.7ps {6 <= 35.8ps, 5 <= 47.8ps, 1 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps} {1 <= 62.7ps, 1 <= 65.7ps, 1 <= 71.6ps, 1 <= 89.6ps, 0 > 89.6ps}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 15 BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 1 
       Invs: INVx11_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group Sclk/my_constraint_mode: insertion delay [min=66.6, max=100.3, avg=79.8, sd=7.5], skew [33.7 vs 21.0*], 86.2% {66.8, 87.8} (wid=44.0 ws=34.3) (gid=72.5 gs=33.9)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group Dclk/my_constraint_mode: insertion delay [min=34.6, max=51.1, avg=45.4, sd=4.3], skew [16.5 vs 21.0], 100% {34.6, 51.1} (wid=25.6 ws=16.5) (gid=25.5 gs=0.0)
      skew_group Sclk/my_constraint_mode: insertion delay [min=66.6, max=100.3, avg=79.8, sd=7.5], skew [33.7 vs 21.0*], 86.2% {66.8, 87.8} (wid=44.0 ws=34.3) (gid=72.5 gs=33.9)
    Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Upsizing to fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 23, tested: 23, violation detected: 4, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              0                    0           0            0                    0                  0
    leaf               4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=20, i=1, icg=0, nicg=0, l=0, total=21
      cell areas       : b=125.038um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=128.071um^2
      cell capacitance : b=44.387fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=49.865fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=11.965fF, leaf=66.675fF, total=78.641fF
      wire lengths     : top=0.000um, trunk=545.856um, leaf=2836.920um, total=3382.776um
      hp wire lengths  : top=0.000um, trunk=204.336um, leaf=1666.584um, total=1870.920um
    Clock DAG net violations PostConditioning after DRV fixing:
      Remaining Transition : {count=4, worst=[21.0ps, 9.6ps, 4.0ps, 1.6ps]} avg=9.1ps sd=8.6ps sum=36.2ps
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=59.7ps count=4 avg=32.0ps sd=10.4ps min=23.6ps max=45.1ps {3 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=19 avg=44.5ps sd=18.0ps min=17.1ps max=80.7ps {6 <= 35.8ps, 5 <= 47.8ps, 1 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps} {1 <= 62.7ps, 1 <= 65.7ps, 1 <= 71.6ps, 1 <= 89.6ps, 0 > 89.6ps}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 15 BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 1 
       Invs: INVx11_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group Sclk/my_constraint_mode: insertion delay [min=66.6, max=100.3, avg=79.8, sd=7.5], skew [33.7 vs 21.2*], 86.4% {66.6, 87.8} (wid=44.0 ws=34.3) (gid=72.5 gs=33.9)
    Skew group summary PostConditioning after DRV fixing:
      skew_group Dclk/my_constraint_mode: insertion delay [min=34.6, max=51.1, avg=45.4, sd=4.3], skew [16.5 vs 21.0], 100% {34.6, 51.1} (wid=25.6 ws=16.5) (gid=25.5 gs=0.0)
      skew_group Sclk/my_constraint_mode: insertion delay [min=66.6, max=100.3, avg=79.8, sd=7.5], skew [33.7 vs 21.2*], 86.4% {66.6, 87.8} (wid=44.0 ws=34.3) (gid=72.5 gs=33.9)
    Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing DRVs
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 4 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 2, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 23, nets tested: 23, nets violation detected: 4, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 4, nets unsuccessful: 2, buffered: 2
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=24, i=1, icg=0, nicg=0, l=0, total=25
      cell areas       : b=150.232um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.265um^2
      cell capacitance : b=53.460fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=58.939fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=12.571fF, leaf=66.955fF, total=79.526fF
      wire lengths     : top=0.000um, trunk=554.928um, leaf=2827.848um, total=3382.776um
      hp wire lengths  : top=0.000um, trunk=226.584um, leaf=1748.808um, total=1975.392um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=2, worst=[21.0ps, 4.0ps]} avg=12.5ps sd=12.0ps sum=25.0ps
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=59.7ps count=6 avg=24.3ps sd=14.5ps min=8.6ps max=45.1ps {5 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=21 avg=43.0ps sd=16.0ps min=17.1ps max=80.7ps {6 <= 35.8ps, 8 <= 47.8ps, 1 <= 53.7ps, 3 <= 56.7ps, 1 <= 59.7ps} {0 <= 62.7ps, 1 <= 65.7ps, 0 <= 71.6ps, 1 <= 89.6ps, 0 > 89.6ps}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 18 BUFx12f_ASAP7_75t_SRAM: 5 BUFx10_ASAP7_75t_SRAM: 1 
       Invs: INVx11_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group Sclk/my_constraint_mode: insertion delay [min=66.8, max=100.3, avg=84.2, sd=7.8], skew [33.5 vs 21.2*], 85.3% {74.5, 95.7} (wid=44.0 ws=34.3) (gid=72.5 gs=33.9)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group Dclk/my_constraint_mode: insertion delay [min=34.6, max=51.1, avg=45.4, sd=4.3], skew [16.5 vs 21.0], 100% {34.6, 51.1} (wid=25.6 ws=16.5) (gid=25.5 gs=0.0)
      skew_group Sclk/my_constraint_mode: insertion delay [min=66.8, max=100.3, avg=84.2, sd=7.8], skew [33.5 vs 21.2*], 85.3% {74.5, 95.7} (wid=44.0 ws=34.3) (gid=72.5 gs=33.9)
    Buffering to fix DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Buffering to fix DRVs
    Fixing Skew by cell sizing...
    Resized 1 clock insts to decrease delay.
    Resized 1 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -----------------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized             Downsized           Swapped Same Size    Total Changed       Not Sized
    -----------------------------------------------------------------------------------------------------------------------------------
    top                0                    0                   0                   0                    0                   0
    trunk              2 [40.0%]            0                   0                   0                    0 (0.0%)            2 (100.0%)
    leaf               3 [60.0%]            1 (33.3%)           1 (33.3%)           0                    2 (66.7%)           1 (33.3%)
    -----------------------------------------------------------------------------------------------------------------------------------
    Total              5 [100.0%]           1 (20.0%)           1 (20.0%)           0                    2 (40.0%)           3 (60.0%)
    -----------------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 1, Downsized: 1, Sized but same area: 0, Unchanged: 3, Area change: -3.732um^2 (-2.435%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=24, i=1, icg=0, nicg=0, l=0, total=25
      cell areas       : b=146.500um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=149.532um^2
      cell capacitance : b=52.162fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.640fF
      sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
      wire capacitance : top=0.000fF, trunk=12.571fF, leaf=66.955fF, total=79.526fF
      wire lengths     : top=0.000um, trunk=554.928um, leaf=2827.848um, total=3382.776um
      hp wire lengths  : top=0.000um, trunk=226.584um, leaf=1748.808um, total=1975.392um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Remaining Transition : {count=2, worst=[21.0ps, 4.0ps]} avg=12.5ps sd=12.0ps sum=25.0ps
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=59.7ps count=6 avg=24.1ps sd=14.3ps min=8.5ps max=45.1ps {5 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
      Leaf  : target=59.7ps count=21 avg=44.1ps sd=16.3ps min=17.1ps max=80.7ps {6 <= 35.8ps, 6 <= 47.8ps, 2 <= 53.7ps, 3 <= 56.7ps, 2 <= 59.7ps} {0 <= 62.7ps, 1 <= 65.7ps, 0 <= 71.6ps, 1 <= 89.6ps, 0 > 89.6ps}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: BUFx24_ASAP7_75t_SL: 17 BUFx16f_ASAP7_75t_SRAM: 1 BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 1 BUFx6f_ASAP7_75t_SRAM: 1 
       Invs: INVx11_ASAP7_75t_SRAM: 1 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group Sclk/my_constraint_mode: insertion delay [min=67.1, max=98.3, avg=83.8, sd=7.5], skew [31.2 vs 21.2*], 85.6% {74.5, 95.7} (wid=44.0 ws=34.5) (gid=71.3 gs=33.0)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group Dclk/my_constraint_mode: insertion delay [min=34.6, max=51.1, avg=45.4, sd=4.3], skew [16.5 vs 21.0], 100% {34.6, 51.1} (wid=25.6 ws=16.5) (gid=25.5 gs=0.0)
      skew_group Sclk/my_constraint_mode: insertion delay [min=67.1, max=98.3, avg=83.8, sd=7.5], skew [31.2 vs 21.2*], 85.6% {74.5, 95.7} (wid=44.0 ws=34.5) (gid=71.3 gs=33.0)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Starting place_detail (0:02:17 mem=1765.4M) ***
Total net bbox length = 3.367e+04 (1.844e+04 1.523e+04) (ext = 1.866e+03)
Move report: Detail placement moves 11 insts, mean move: 1.26 um, max move: 2.16 um
	Max move on inst (Data_mem_R/g1617__7098): (192.24, 50.76) --> (192.24, 48.60)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1765.4MB
Summary Report:
Instances move: 11 (out of 2209 movable)
Instances flipped: 0
Mean displacement: 1.26 um
Max displacement: 2.16 um (Instance: Data_mem_R/g1617__7098) (192.24, 50.76) -> (192.24, 48.6)
	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: NAND4xp25_ASAP7_75t_R
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 3.368e+04 (1.844e+04 1.524e+04) (ext = 1.866e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1765.4MB
*** Finished place_detail (0:02:17 mem=1765.4M) ***
    Moved 1, flipped 1 and cell swapped 0 of 417 clock instance(s) during refinement.
    The largest move was 1.08 microns for alu_ctrl/rjR_addr_reg[1].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - ClockRefiner
    Set dirty flag on 23 insts, 25 nets
  PostConditioning done.
Net route status summary:
  Clock:        27 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=27, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  4460 (unrouted=2121, trialRouted=2339, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2119, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=24, i=1, icg=0, nicg=0, l=0, total=25
    cell areas       : b=146.500um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=149.532um^2
    cell capacitance : b=52.162fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.640fF
    sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
    wire capacitance : top=0.000fF, trunk=12.591fF, leaf=66.967fF, total=79.557fF
    wire lengths     : top=0.000um, trunk=570.836um, leaf=2848.608um, total=3419.444um
    hp wire lengths  : top=0.000um, trunk=226.584um, leaf=1748.808um, total=1975.392um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=2, worst=[21.0ps, 4.0ps]} avg=12.5ps sd=12.0ps sum=25.0ps
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=59.7ps count=6 avg=24.1ps sd=14.3ps min=8.5ps max=45.1ps {5 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
    Leaf  : target=59.7ps count=21 avg=44.1ps sd=16.3ps min=17.1ps max=80.7ps {6 <= 35.8ps, 6 <= 47.8ps, 2 <= 53.7ps, 3 <= 56.7ps, 2 <= 59.7ps} {0 <= 62.7ps, 1 <= 65.7ps, 0 <= 71.6ps, 1 <= 89.6ps, 0 > 89.6ps}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUFx24_ASAP7_75t_SL: 17 BUFx16f_ASAP7_75t_SRAM: 1 BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 1 BUFx6f_ASAP7_75t_SRAM: 1 
     Invs: INVx11_ASAP7_75t_SRAM: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group Sclk/my_constraint_mode: insertion delay [min=67.1, max=98.3, avg=83.8, sd=7.5], skew [31.2 vs 21.2*], 85.6% {74.5, 95.7} (wid=44.0 ws=34.5) (gid=71.3 gs=33.0)
  Skew group summary after post-conditioning:
    skew_group Dclk/my_constraint_mode: insertion delay [min=34.6, max=51.1, avg=45.4, sd=4.3], skew [16.5 vs 21.0], 100% {34.6, 51.1} (wid=25.6 ws=16.5) (gid=25.5 gs=0.0)
    skew_group Sclk/my_constraint_mode: insertion delay [min=67.1, max=98.3, avg=83.8, sd=7.5], skew [31.2 vs 21.2*], 85.6% {74.5, 95.7} (wid=44.0 ws=34.5) (gid=71.3 gs=33.0)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.6 real=0:00:01.6)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::PostConditioning
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                        24      146.500      52.162
  Inverters                       1        3.033       5.479
  Integrated Clock Gates          0        0.000       0.000
  Non-Integrated Clock Gates      0        0.000       0.000
  Clock Logic                     0        0.000       0.000
  All                            25      149.532      57.640
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      570.836
  Leaf      2848.608
  Total     3419.444
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        226.584
  Leaf        1748.808
  Total       1975.392
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -------------------------------------
  Type     Gate       Wire      Total
  -------------------------------------
  Top        0.000     0.000      0.000
  Trunk     57.635    12.591     70.226
  Leaf     362.022    66.967    428.988
  Total    419.657    79.557    499.214
  -------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------------------
  Count    Total      Average    Std. Dev.    Min      Max
  -----------------------------------------------------------
   392     362.024     0.924       2.339      0.461    13.063
  -----------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum     Top 10 violations
  -------------------------------------------------------------------------------------------
  Remaining Transition    ps         2       12.5        12.0       25.0    [21.0, 4.0]
  -------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min     Max     Distribution                                                         Over Target
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk        59.7       6       24.1        14.3        8.5    45.1    {5 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}                                   -
  Leaf         59.7      21       44.1        16.3       17.1    80.7    {6 <= 35.8ps, 6 <= 47.8ps, 2 <= 53.7ps, 3 <= 56.7ps, 2 <= 59.7ps}    {0 <= 62.7ps, 1 <= 65.7ps, 0 <= 71.6ps, 1 <= 89.6ps, 0 > 89.6ps}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------------------------
  Name                      Type        Inst     Inst Area 
                                        Count    (um^2)
  ---------------------------------------------------------
  BUFx24_ASAP7_75t_SL       buffer       17       118.973
  BUFx16f_ASAP7_75t_SRAM    buffer        1         5.132
  BUFx12f_ASAP7_75t_SRAM    buffer        4        16.796
  BUFx10_ASAP7_75t_SRAM     buffer        1         3.266
  BUFx6f_ASAP7_75t_SRAM     buffer        1         2.333
  INVx11_ASAP7_75t_SRAM     inverter      1         3.033
  ---------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                              Skew Group                 Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  PVT_0P63V_100C.setup_delay:setup.late    Sclk/my_constraint_mode     67.1      98.3     31.2    21.2*            34.5            27.4             83.8         7.5      85.6% {74.5, 95.7}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                              Skew Group                 Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  PVT_0P63V_100C.setup_delay:setup.late    Dclk/my_constraint_mode     34.6      51.1     16.5       21.0          16.5            16.5             45.4         4.3      100% {34.6, 51.1}
  PVT_0P63V_100C.setup_delay:setup.late    Sclk/my_constraint_mode     67.1      98.3     31.2    21.2*            34.5            27.4             83.8         7.5      85.6% {74.5, 95.7}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------
  Half-corner                              Skew Group                 Min/Max    Delay    Pin
  ---------------------------------------------------------------------------------------------------------------------
  PVT_0P63V_100C.setup_delay:setup.late    Sclk/my_constraint_mode    Min        67.1     alu_ctrl/work_statusL_reg/CLK
  PVT_0P63V_100C.setup_delay:setup.late    Sclk/my_constraint_mode    Max        98.3     Co_mem_R/mem_0_2/CE
  ---------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 95 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ps):
  
  -----------------------------------------------------------------------------------------------------------------------------------
  Half corner                            Violation  Slew    Slew      Dont   Ideal  Target         Pin
                                         amount     target  achieved  touch  net?   source         
                                                                      net?                         
  -----------------------------------------------------------------------------------------------------------------------------------
  PVT_0P63V_100C.setup_delay:setup.late    21.0      59.7     80.7    N      N      auto computed  PISOL/register_dataout_reg[23]/CLK
  PVT_0P63V_100C.setup_delay:setup.late    21.0      59.7     80.7    N      N      auto computed  PISOL/register_dataout_reg[24]/CLK
  PVT_0P63V_100C.setup_delay:setup.late    21.0      59.7     80.7    N      N      auto computed  shiftL/tempreg_reg[16]/CLK
  PVT_0P63V_100C.setup_delay:setup.late    21.0      59.7     80.7    N      N      auto computed  shiftL/tempreg_reg[17]/CLK
  PVT_0P63V_100C.setup_delay:setup.late    21.0      59.7     80.7    N      N      auto computed  shiftL/tempreg_reg[18]/CLK
  PVT_0P63V_100C.setup_delay:setup.late    21.0      59.7     80.7    N      N      auto computed  shiftL/tempreg_reg[19]/CLK
  PVT_0P63V_100C.setup_delay:setup.late    21.0      59.7     80.7    N      N      auto computed  shiftL/tempreg_reg[23]/CLK
  PVT_0P63V_100C.setup_delay:setup.late    21.0      59.7     80.7    N      N      auto computed  shiftL/tempreg_reg[24]/CLK
  PVT_0P63V_100C.setup_delay:setup.late    21.0      59.7     80.7    N      N      auto computed  shiftL/tempreg_reg[25]/CLK
  PVT_0P63V_100C.setup_delay:setup.late    20.9      59.7     80.6    N      N      auto computed  shiftL/tempreg_reg[20]/CLK
  -----------------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via cts_target_max_transition_time property.
  pin explicit - target is explicitly set for this pin via cts_pin_target_max_transition_time property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1775.98)
Total number of fetched objects 2439
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 2439
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1867.45 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1867.45 CPU=0:00:00.4 REAL=0:00:01.0)
	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 43.7089
	 Executing: set_clock_latency -source -early -min -rise -43.7089 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 43.7089
	 Executing: set_clock_latency -source -late -min -rise -43.7089 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 40.8526
	 Executing: set_clock_latency -source -early -min -fall -40.8526 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 40.8526
	 Executing: set_clock_latency -source -late -min -fall -40.8526 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 43.7089
	 Executing: set_clock_latency -source -early -max -rise -43.7089 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 43.7089
	 Executing: set_clock_latency -source -late -max -rise -43.7089 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 40.8526
	 Executing: set_clock_latency -source -early -max -fall -40.8526 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 40.8526
	 Executing: set_clock_latency -source -late -max -fall -40.8526 [get_pins Dclk]
	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 57.6561
	 Executing: set_clock_latency -source -early -min -rise -57.6561 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 57.6561
	 Executing: set_clock_latency -source -late -min -rise -57.6561 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 59.5247
	 Executing: set_clock_latency -source -early -min -fall -59.5247 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 59.5247
	 Executing: set_clock_latency -source -late -min -fall -59.5247 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 57.6561
	 Executing: set_clock_latency -source -early -max -rise -57.6561 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 57.6561
	 Executing: set_clock_latency -source -late -max -rise -57.6561 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 59.5247
	 Executing: set_clock_latency -source -early -max -fall -59.5247 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 59.5247
	 Executing: set_clock_latency -source -late -max -fall -59.5247 [get_pins Sclk]
	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 29.0929
	 Executing: set_clock_latency -source -early -min -rise -29.0929 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 29.0929
	 Executing: set_clock_latency -source -late -min -rise -29.0929 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 28.25
	 Executing: set_clock_latency -source -early -min -fall -28.25 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 28.25
	 Executing: set_clock_latency -source -late -min -fall -28.25 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 29.0929
	 Executing: set_clock_latency -source -early -max -rise -29.0929 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 29.0929
	 Executing: set_clock_latency -source -late -max -rise -29.0929 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 28.25
	 Executing: set_clock_latency -source -early -max -fall -28.25 [get_pins Dclk]
	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 28.25
	 Executing: set_clock_latency -source -late -max -fall -28.25 [get_pins Dclk]
	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 78.9472
	 Executing: set_clock_latency -source -early -min -rise -78.9472 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 78.9472
	 Executing: set_clock_latency -source -late -min -rise -78.9472 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 85.4555
	 Executing: set_clock_latency -source -early -min -fall -85.4555 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 85.4555
	 Executing: set_clock_latency -source -late -min -fall -85.4555 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 78.9472
	 Executing: set_clock_latency -source -early -max -rise -78.9472 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 78.9472
	 Executing: set_clock_latency -source -late -max -rise -78.9472 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 85.4555
	 Executing: set_clock_latency -source -early -max -fall -85.4555 [get_pins Sclk]
	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 85.4555
	 Executing: set_clock_latency -source -late -max -fall -85.4555 [get_pins Sclk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.8 real=0:00:00.8)
Clock DAG stats after update timingGraph:
  cell counts      : b=24, i=1, icg=0, nicg=0, l=0, total=25
  cell areas       : b=146.500um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=149.532um^2
  cell capacitance : b=52.162fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.640fF
  sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
  wire capacitance : top=0.000fF, trunk=12.591fF, leaf=66.967fF, total=79.557fF
  wire lengths     : top=0.000um, trunk=570.836um, leaf=2848.608um, total=3419.444um
  hp wire lengths  : top=0.000um, trunk=226.584um, leaf=1748.808um, total=1975.392um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=2, worst=[21.0ps, 4.0ps]} avg=12.5ps sd=12.0ps sum=25.0ps
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=59.7ps count=6 avg=24.1ps sd=14.3ps min=8.5ps max=45.1ps {5 <= 35.8ps, 1 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
  Leaf  : target=59.7ps count=21 avg=44.1ps sd=16.3ps min=17.1ps max=80.7ps {6 <= 35.8ps, 6 <= 47.8ps, 2 <= 53.7ps, 3 <= 56.7ps, 2 <= 59.7ps} {0 <= 62.7ps, 1 <= 65.7ps, 0 <= 71.6ps, 1 <= 89.6ps, 0 > 89.6ps}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUFx24_ASAP7_75t_SL: 17 BUFx16f_ASAP7_75t_SRAM: 1 BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 1 BUFx6f_ASAP7_75t_SRAM: 1 
   Invs: INVx11_ASAP7_75t_SRAM: 1 
Primary reporting skew groups after update timingGraph:
  skew_group Sclk/my_constraint_mode: insertion delay [min=67.1, max=98.3, avg=83.8, sd=7.5], skew [31.2 vs 21.2*], 85.6% {74.5, 95.7} (wid=44.0 ws=34.5) (gid=71.3 gs=33.0)
Skew group summary after update timingGraph:
  skew_group Dclk/my_constraint_mode: insertion delay [min=34.6, max=51.1, avg=45.4, sd=4.3], skew [16.5 vs 21.0], 100% {34.6, 51.1} (wid=25.6 ws=16.5) (gid=25.5 gs=0.0)
  skew_group Sclk/my_constraint_mode: insertion delay [min=67.1, max=98.3, avg=83.8, sd=7.5], skew [31.2 vs 21.2*], 85.6% {74.5, 95.7} (wid=44.0 ws=34.5) (gid=71.3 gs=33.0)
Logging CTS constraint violations...
  Clock tree Sclk has 2 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 68 slew violations below cell CTS_ccl_a_buf_00050 (a lib_cell BUFx24_ASAP7_75t_SL) at (74.304,33.480), in power domain AO with half corner PVT_0P63V_100C.setup_delay:setup.late. The worst violation was at the pin shiftL/tempreg_reg[25]/CLK with a slew time target of 59.7ps. Achieved a slew time of 80.7ps.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 27 slew violations below cell CTS_ccl_a_buf_00052 (a lib_cell BUFx24_ASAP7_75t_SL) at (96.120,72.360), in power domain AO with half corner PVT_0P63V_100C.setup_delay:setup.late. The worst violation was at the pin shiftL/tempreg_reg[39]/CLK with a slew time target of 59.7ps. Achieved a slew time of 63.7ps.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 21.2ps for skew group Sclk/my_constraint_mode in half corner PVT_0P63V_100C.setup_delay:setup.late. Achieved skew of 31.2ps.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.8 real=0:00:00.8)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Tidy Up And Update Timing
Runtime done. (took cpu=0:00:57.7 real=0:00:58.3)
Runtime Summary
===============
Clock Runtime:  (22%) Core CTS          13.07 (Init 4.14, Construction 2.71, Implementation 3.48, eGRPC 0.96, PostConditioning 1.29, Other 0.50)
Clock Runtime:  (74%) CTS services      43.07 (RefinePlace 0.94, EarlyGlobalClock 0.62, NanoRoute 41.43, ExtractRC 0.09, TimingAnalysis 0.00)
Clock Runtime:   (2%) Other CTS          1.32 (Init 0.20, CongRepair/EGR-DP 0.36, TimingUpdate 0.76, Other 0.00)
Clock Runtime: (100%) Total             57.47

Synthesizing clock trees with CCOpt done.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      cts
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1628.3M, totSessionCpu=0:02:19 **
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
[GPS-MSV] CPF Flow. Number of Power Domains: 1
[GPS-MSV]   Power Domain 'AO' (tag=1) Default
GigaOpt running with 1 threads.
**Info: (IMPSP-307): Design contains fractional 20 cells.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell DECAPx10_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx10_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx10_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx10_ASAP7_75t_SRAM, site asap7sc7p5t.
	Cell DECAPx1_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx1_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx1_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx1_ASAP7_75t_SRAM, site asap7sc7p5t.
	Cell DECAPx2_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx2_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx2_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx2_ASAP7_75t_SRAM, site asap7sc7p5t.
	Cell DECAPx2b_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx2b_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx2b_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx2b_ASAP7_75t_SRAM, site asap7sc7p5t.
	Cell DECAPx4_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx4_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx4_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx4_ASAP7_75t_SRAM, site asap7sc7p5t.
	...
	Reporting only the 20 first cells found...
.
**opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 1645.2M, totSessionCpu=0:02:21 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_useful_skew_eco_route false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1735.7M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1734.55)
Total number of fetched objects 2439
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1857.74 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1857.74 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:02:22 mem=1857.7M)
**WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'set_db opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.483  | 15.483  | 32.900  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.617%
------------------------------------------------------------
**opt_design ... cpu = 0:00:03, real = 0:00:04, mem = 1682.4M, totSessionCpu=0:02:22 **
** INFO : this run is activating low effort ccoptDesign flow
**Info: (IMPSP-307): Design contains fractional 20 cells.
#optDebug: fT-E <X 2 0 0 1>
*** Starting optimizing excluded clock nets MEM= 1785.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1785.7M) ***
*** Starting optimizing excluded clock nets MEM= 1785.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1785.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 27 nets with fixed/cover wires excluded.
Info: 27 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:22.1/0:03:56.8 (0.6), mem = 1785.7M
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** DrvOpt [finish] : cpu/real = 0:00:03.8/0:00:03.7 (1.0), totSession cpu/real = 0:02:25.9/0:04:00.5 (0.6), mem = 1906.2M
GigaOpt HFN: restore maxLocalDensity to 0.92
End: GigaOpt high fanout net optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 27 nets with fixed/cover wires excluded.
Info: 27 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 20 cells.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:27.0/0:04:01.7 (0.6), mem = 1885.3M
Usable buffer cells for single buffer setup transform:
HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL 
Number of usable buffer cells above: 19
Reclaim Optimization WNS Slack 0.005  TNS Slack 0.000 Density 21.63
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    21.63%|        -|   0.005|   0.000|   0:00:00.0| 1885.3M|
|    21.63%|        2|   0.005|   0.000|   0:00:00.0| 1923.5M|
|    21.63%|        0|   0.005|   0.000|   0:00:00.0| 1923.5M|
|    21.63%|        0|   0.005|   0.000|   0:00:01.0| 1923.5M|
|    21.63%|        2|   0.005|   0.000|   0:00:00.0| 1923.5M|
|    21.63%|        2|   0.005|   0.000|   0:00:00.0| 1923.5M|
|    21.63%|        2|   0.005|   0.000|   0:00:00.0| 1923.5M|
|    21.63%|        2|   0.005|   0.000|   0:00:00.0| 1923.5M|
|    21.63%|        2|   0.005|   0.000|   0:00:00.0| 1923.5M|
|    21.63%|        0|   0.005|   0.000|   0:00:00.0| 1923.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.005  TNS Slack 0.000 Density 21.63
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
*** Starting place_detail (0:02:28 mem=1923.5M) ***
Total net bbox length = 3.368e+04 (1.844e+04 1.524e+04) (ext = 1.866e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1923.5MB
Summary Report:
Instances move: 0 (out of 2184 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.368e+04 (1.844e+04 1.524e+04) (ext = 1.866e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1923.5MB
*** Finished place_detail (0:02:28 mem=1923.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1923.5M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1923.5M) ***
*** AreaOpt [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:02:28.4/0:04:03.1 (0.6), mem = 1923.5M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1850.41M, totSessionCpu=0:02:28).
-node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1850.41 MB )
[NR-eGR] Read 944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1850.41 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 944
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 27  Num Prerouted Wires = 2855
[NR-eGR] Read numTotalNets=2366  numIgnoredNets=27
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 2339 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2339 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 3.355128e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         8( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M3  (3)         9( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M4  (4)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6  (6)         8( 0.03%)         0( 0.00%)         3( 0.01%)   ( 0.04%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total               34( 0.02%)         0( 0.00%)         3( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1850.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
Clear WL bound data that no need be kept to net call of ip
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
-node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1849.60 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1849.60 MB )
[NR-eGR] Read 944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1849.60 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 944
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 27  Num Prerouted Wires = 2855
[NR-eGR] Read numTotalNets=2366  numIgnoredNets=27
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 2339 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2339 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 3.355128e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         8( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M3  (3)         9( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M4  (4)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6  (6)         8( 0.03%)         0( 0.00%)         3( 0.01%)   ( 0.04%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total               34( 0.02%)         0( 0.00%)         3( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7680
[NR-eGR]     M2  (2H) length: 9.906564e+03um, number of vias: 11598
[NR-eGR]     M3  (3V) length: 1.375952e+04um, number of vias: 1440
[NR-eGR]     M4  (4H) length: 6.664068e+03um, number of vias: 1044
[NR-eGR]     M5  (5V) length: 3.474784e+03um, number of vias: 407
[NR-eGR]     M6  (6H) length: 3.709088e+03um, number of vias: 55
[NR-eGR]     M7  (7V) length: 3.570560e+02um, number of vias: 0
[NR-eGR] Total length: 3.787108e+04um, number of vias: 22224
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.18 sec, Curr Mem: 1806.18 MB )
Extraction called for design 'MSDAP' of instances=3313 and nets=2900 using extraction engine 'pre_route' .
pre_route RC Extraction called for design MSDAP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 1806.184M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1821.74)
Total number of fetched objects 2439
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1912.93 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1912.93 CPU=0:00:00.6 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.92 -numThreads 1 -maintainWNS -postCTS
Info: 27 nets with fixed/cover wires excluded.
Info: 27 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:29.7/0:04:04.4 (0.6), mem = 1912.9M
**Info: (IMPSP-307): Design contains fractional 20 cells.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     9|    17|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|    15.48|     0.00|       0|       0|       0|  21.63|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    15.48|     0.00|       1|       0|       8|  21.64| 0:00:00.0|  1932.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    15.48|     0.00|       0|       0|       0|  21.64| 0:00:00.0|  1932.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 27 constrained nets 
Layer 4 has 3 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1932.8M) ***

*** Starting place_detail (0:02:32 mem=1948.8M) ***
Total net bbox length = 3.368e+04 (1.844e+04 1.524e+04) (ext = 1.866e+03)
Move report: Detail placement moves 3 insts, mean move: 1.44 um, max move: 2.16 um
	Max move on inst (FE_OFC28_dataR_2): (200.02, 44.28) --> (200.02, 46.44)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1948.8MB
Summary Report:
Instances move: 3 (out of 2185 movable)
Instances flipped: 0
Mean displacement: 1.44 um
Max displacement: 2.16 um (Instance: FE_OFC28_dataR_2) (200.016, 44.28) -> (200.016, 46.44)
	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: BUFx3_ASAP7_75t_L
Total net bbox length = 3.368e+04 (1.844e+04 1.524e+04) (ext = 1.866e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1948.8MB
*** Finished place_detail (0:02:32 mem=1948.8M) ***
*** maximum move = 2.16 um ***
*** Finished re-routing un-routed nets (1948.8M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1948.8M) ***
*** DrvOpt [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:02:32.1/0:04:06.9 (0.6), mem = 1913.7M
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.549%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
#optDebug: fT-D <X 1 0 0 0>

Active setup views:
 PVT_0P63V_100C.setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'MSDAP' of instances=3314 and nets=2901 using extraction engine 'pre_route' .
pre_route RC Extraction called for design MSDAP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1808.324M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1808.32 MB )
[NR-eGR] Read 944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1808.32 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 944
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 27  Num Prerouted Wires = 2855
[NR-eGR] Read numTotalNets=2367  numIgnoredNets=27
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2340 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [4, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.801600e+02um
[NR-eGR] 
[NR-eGR] Layer group 2: route 2337 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 3.355344e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         8( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M3  (3)        10( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M4  (4)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6  (6)         8( 0.03%)         0( 0.00%)         3( 0.01%)   ( 0.04%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total               35( 0.02%)         0( 0.00%)         3( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.12 sec, Curr Mem: 1808.32 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:34 mem=1808.3M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=12.8711)
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 2440
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=0.0M)

Active hold views:
 PVT_0P77V_0C.hold_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:00.9 mem=0.0M ***
Done building hold timer [7292 node(s), 9919 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:01.0 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), mem = 0.0M
_______________________________________________________________________
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=12.8711)
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 2440
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=0.0M)

Active hold views:
 PVT_0P77V_0C.hold_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:00.9 mem=0.0M ***
Done building hold timer [7292 node(s), 9919 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:01.0 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), mem = 0.0M

Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1823.88)
Total number of fetched objects 2440
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1915.07 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1915.07 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:02:35 mem=1915.1M)
Done building cte setup timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:02:35 mem=1915.1M ***
Restoring Auto Hold Views:  PVT_0P77V_0C.hold_view
Restoring Active Hold Views:  PVT_0P77V_0C.hold_view 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 12.1 ps, libStdDelay = 2.6 ps, minBufSize = 14929920 (4.0)
*Info: worst delay setup view: PVT_0P63V_100C.setup_view

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view
Hold  views included:
 PVT_0P77V_0C.hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.482  | 15.482  | 32.900  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.092  | -0.084  | -0.092  |
|           TNS (ns):| -29.805 | -29.566 | -3.926  |
|    Violating Paths:|   447   |   447   |   78    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 21.627%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:19, real = 0:00:20, mem = 1769.4M, totSessionCpu=0:02:38 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:37.6/0:04:13.5 (0.6), mem = 1850.1M
*info: Run opt_design holdfix with 1 thread.
Info: 27 nets with fixed/cover wires excluded.
Info: 27 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.
**Info: (IMPSP-307): Design contains fractional 20 cells.

*** Starting Core Fixing (fixHold) cpu=0:00:03.9 real=0:00:05.0 totSessionCpu=0:02:38 mem=1869.1M density=21.643% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.092|   -29.81|     447|          0|       0(     0)|    21.64%|   0:00:00.0|  1879.2M|
|   1|  -0.092|   -29.81|     447|          0|       1(     1)|    21.64%|   0:00:00.0|  1925.3M|
|   2|  -0.092|   -29.81|     447|          0|       0(     0)|    21.64%|   0:00:00.0|  1925.3M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.092|   -29.81|     447|          0|       0(     0)|    21.64%|   0:00:00.0|  1925.3M|
|   1|  -0.066|    -8.59|     356|        455|       0(     0)|    25.07%|   0:00:04.0|  1944.4M|
|   2|  -0.009|    -0.08|      50|        319|       0(     0)|    26.92%|   0:00:03.0|  1944.4M|
|   3|   0.000|     0.00|       0|         46|       0(     0)|    27.13%|   0:00:01.0|  1944.4M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 820 cells added for Phase I
*info:    Total 1 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:11.8 real=0:00:13.0 totSessionCpu=0:02:46 mem=1944.4M density=27.129% ***

*info:
*info: Added a total of 820 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'BUFx2_ASAP7_75t_SRAM' used
*info:            1 cell  of type 'BUFx4f_ASAP7_75t_SL' used
*info:            5 cells of type 'HB1xp67_ASAP7_75t_L' used
*info:           10 cells of type 'HB1xp67_ASAP7_75t_R' used
*info:           80 cells of type 'HB1xp67_ASAP7_75t_SL' used
*info:           12 cells of type 'HB1xp67_ASAP7_75t_SRAM' used
*info:            1 cell  of type 'HB2xp67_ASAP7_75t_L' used
*info:           34 cells of type 'HB2xp67_ASAP7_75t_R' used
*info:          115 cells of type 'HB2xp67_ASAP7_75t_SRAM' used
*info:           46 cells of type 'HB3xp67_ASAP7_75t_R' used
*info:          137 cells of type 'HB3xp67_ASAP7_75t_SRAM' used
*info:          378 cells of type 'HB4xp67_ASAP7_75t_SRAM' used
*info:
*info: Total 1 instances resized
*info:       in which 1 FF resizing
*info:

*** Starting place_detail (0:02:46 mem=1960.4M) ***
Total net bbox length = 3.747e+04 (2.047e+04 1.700e+04) (ext = 1.860e+03)
Move report: Detail placement moves 7 insts, mean move: 0.22 um, max move: 0.22 um
	Max move on inst (PISOR/FE_PHC600_register_dataout_4): (170.64, 47.52) --> (170.42, 47.52)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1960.4MB
Summary Report:
Instances move: 7 (out of 3005 movable)
Instances flipped: 126
Mean displacement: 0.22 um
Max displacement: 0.22 um (Instance: PISOR/FE_PHC600_register_dataout_4) (170.64, 47.52) -> (170.424, 47.52)
	Length: 5 sites, height: 1 rows, site name: asap7sc7p5t, cell type: HB2xp67_ASAP7_75t_SRAM
Total net bbox length = 3.756e+04 (2.057e+04 1.700e+04) (ext = 1.862e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1960.4MB
*** Finished place_detail (0:02:46 mem=1960.4M) ***
*** maximum move = 0.22 um ***
*** Finished re-routing un-routed nets (1960.4M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1960.4M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:12.3 real=0:00:13.0 totSessionCpu=0:02:46 mem=1960.4M density=27.129%) ***
*** HoldOpt [finish] : cpu/real = 0:00:08.6/0:00:08.6 (1.0), totSession cpu/real = 0:02:46.1/0:04:22.2 (0.6), mem = 1925.3M
**INFO: total 821 insts, 0 nets marked don't touch
**INFO: total 821 insts, 0 nets marked don't touch DB property
**INFO: total 821 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 45.811%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0013
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 45.811%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0013)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 PVT_0P63V_100C.setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has non-uniform track structures
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1856.31 MB )
[NR-eGR] Read 944 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1856.31 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 1082
[NR-eGR] #PG Blockages       : 944
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 27  Num Prerouted Wires = 2855
[NR-eGR] Read numTotalNets=3187  numIgnoredNets=27
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3160 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [4, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.801600e+02um
[NR-eGR] 
[NR-eGR] Layer group 2: route 3157 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.02% H + 0.00% V. EstWL: 3.737340e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         8( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M3  (3)        10( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M4  (4)         6( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         7( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M6  (6)         8( 0.03%)         0( 0.00%)         3( 0.01%)   ( 0.04%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total               39( 0.02%)         0( 0.00%)         3( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.12 sec, Curr Mem: 1856.31 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir hammer_cts_debug
**opt_design ... cpu = 0:00:28, real = 0:00:30, mem = 1727.0M, totSessionCpu=0:02:47 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=5.44141)
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 3252
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:00.9 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), mem = 0.0M
_______________________________________________________________________
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=5.44141)
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 3252
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:00.9 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), mem = 0.0M

Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1818.45)
Total number of fetched objects 3252
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1909.64 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1909.64 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:02:48 mem=1909.6M)
2025/05/03 14:57:44 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 14:57:44 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 14:57:44 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 14:57:44 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 14:57:44 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 14:57:44 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 14:57:44 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 14:57:44 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 14:57:44 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 14:57:44 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 14:57:44 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 14:57:44 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 14:57:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 14:57:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 14:57:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 14:57:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 
Hold  views included:
 PVT_0P77V_0C.hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.037  | 15.037  | 32.529  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.000  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    3    |    3    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.108%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:29, real = 0:00:33, mem = 1785.8M, totSessionCpu=0:02:48 **
*** Finished opt_design ***
      timing.setup.tns  timing.setup.wns  snapshot
UM:*          0.000 ns         15.037 ns  final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       opt_design_postcts
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.early...
Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.early done. (took cpu=0:00:00.2 real=0:00:00.2)
Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for PVT_0P77V_0C.hold_delay:hold.early...
Clock tree timing engine global stage delay update for PVT_0P77V_0C.hold_delay:hold.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for PVT_0P77V_0C.hold_delay:hold.late...
Clock tree timing engine global stage delay update for PVT_0P77V_0C.hold_delay:hold.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1007        2  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 7 warning(s), 0 error(s)

#% End ccopt_design (date=05/03 14:57:46, total cpu=0:01:28, real=0:01:32, peak res=1838.6M, current mem=1723.6M)
@file 78:
@file 79: # 16. Add filler cells
@file 80: set_db add_fillers_cells "DECAPx1_ASAP7_75t_R DECAPx1_ASAP7_75t_L DECAPx1_ASAP7_75t_SL DECAPx1_ASAP7_75t_SRAM DECAPx2_ASAP7_75t_R DECAPx2_ASAP7_75t_L DECAPx2_ASAP7_75t_SL DECAPx2_ASAP7_75t_SRAM DECAPx2b_ASAP7_75t_R DECAPx2b_ASAP7_75t_L DECAPx2b_ASAP7_75t_SL DECAPx2b_ASAP7_75t_SRAM DECAPx4_ASAP7_75t_R DECAPx4_ASAP7_75t_L DECAPx4_ASAP7_75t_SL DECAPx4_ASAP7_75t_SRAM DECAPx6_ASAP7_75t_R DECAPx6_ASAP7_75t_L DECAPx6_ASAP7_75t_SL DECAPx6_ASAP7_75t_SRAM DECAPx10_ASAP7_75t_R DECAPx10_ASAP7_75t_L DECAPx10_ASAP7_75t_SL DECAPx10_ASAP7_75t_SRAM"
@file 81: add_fillers
**Info: (IMPSP-307): Design contains fractional 20 cells.
*INFO: Adding fillers to module Co_mem_L.
*INFO:   Added 2069 filler insts (cell DECAPx10_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 208 filler insts (cell DECAPx6_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 276 filler insts (cell DECAPx4_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 476 filler insts (cell DECAPx2_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx2b_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx2b_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx2b_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx2b_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 1332 filler insts (cell DECAPx1_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO: Total 4361 filler insts added - prefix FILLER_AO (CPU: 0:00:00.3).
For 4361 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to module Co_mem_L.
*INFO:   Added 0 filler inst of any cell-type.
@file 82: set_db add_fillers_cells "FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM"
@file 83: add_fillers
**Info: (IMPSP-307): Design contains fractional 20 cells.
*INFO: Adding fillers to module Co_mem_L.
*INFO:   Added 2259 filler insts (cell FILLER_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 1733 filler insts (cell FILLERxp5_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO: Total 3992 filler insts added - prefix FILLER_AO (CPU: 0:00:00.3).
For 3992 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
@file 84:
@file 85: # 17. Route your design
@file 86: #set_db design_express_route true
@file 87: route_design 
#% Begin route_design (date=05/03 14:57:46, mem=1726.8M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1726.78 (MB), peak = 1838.57 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.

Begin checking placement ... (start mem=1796.1M, init mem=1796.9M)
*info: Placed = 12487          (Fixed = 1129)
*info: Unplaced = 0           
Placement Density:100.00%(21002/21002)
Placement Density (including fixed std cells):100.00%(21511/21511)
PowerDomain Density <AO>:99.80%(20961/21002)
Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1796.1M)
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (27) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1796.1M) ***
#Start route 27 clock and analog nets...

route_global_detail

#set_db route_design_detail_end_iteration 5
#set_db route_design_bottom_routing_layer 2
#set_db route_design_concurrent_minimize_via_count_effort "high"
#set_db route_design_reserve_space_for_multi_cut true
#set_db route_design_top_routing_layer 7
#set_db route_design_with_eco true
#set_db route_design_with_si_driven true
#set_db route_design_with_timing_driven true
#set_db route_design_with_via_in_pin "true"
#Start route_global_detail on Sat May  3 14:57:46 2025
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=3694
#need_extraction net=3694 (total=3721)
#WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
#NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat May  3 14:57:47 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 3227 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 137 nets.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1736.24 (MB), peak = 1838.57 (MB)
#Merging special wires: starts on Sat May  3 14:57:47 2025 with memory = 1736.24 (MB), peak = 1838.57 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
#Start instance access analysis using 1 thread...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.70 (MB)
#Total memory = 1737.18 (MB)
#Peak memory = 1838.57 (MB)
#
#Finished routing data preparation on Sat May  3 14:57:47 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.95 (MB)
#Total memory = 1737.18 (MB)
#Peak memory = 1838.57 (MB)
#
#
#Start global routing on Sat May  3 14:57:47 2025
#
#
#Start global routing initialization on Sat May  3 14:57:47 2025
#
#Number of eco nets is 9
#
#Start global routing data preparation on Sat May  3 14:57:47 2025
#
#Start routing resource analysis on Sat May  3 14:57:47 2025
#
#Routing resource analysis is done on Sat May  3 14:57:47 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V         989         655        9492    98.18%
#  M2             H         693         476        9492    41.01%
#  M3             V         989         655        9492    38.06%
#  M4             H         919           0        9492     1.26%
#  M5             V        1208           0        9492     0.00%
#  M6             H         316         103        9492     9.52%
#  M7             V         424         133        9492     9.73%
#  --------------------------------------------------------------
#  Total                   5539      24.11%       66444    28.25%
#
#  27 nets (0.73%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat May  3 14:57:47 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1738.46 (MB), peak = 1838.57 (MB)
#
#
#Global routing initialization is done on Sat May  3 14:57:47 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1738.46 (MB), peak = 1838.57 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1742.06 (MB), peak = 1838.57 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1742.06 (MB), peak = 1838.57 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 532 (skipped).
#Total number of nets with skipped attribute = 3162 (skipped).
#Total number of routable nets = 27.
#Total number of nets in the design = 3721.
#
#9 routable nets have only global wires.
#18 routable nets have only detail routed wires.
#3162 skipped nets have only detail routed wires.
#9 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#18 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  9               0  
#------------------------------------------------
#        Total                  9               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                 27            3            3159  
#-------------------------------------------------------------
#        Total                 27            3            3159  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 27
#Total wire length = 3409 um.
#Total half perimeter of net bounding box = 2341 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 498 um.
#Total wire length on LAYER M3 = 1528 um.
#Total wire length on LAYER M4 = 976 um.
#Total wire length on LAYER M5 = 407 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 1779
#Up-Via Summary (total 1779):
#           
#-----------------------
# M1                428
# M2                883
# M3                111
# M4                357
#-----------------------
#                  1779 
#
#Total number of involved priority nets 9
#Maximum src to sink distance for priority net 113.0
#Average of max src_to_sink distance for priority net 63.8
#Average of ave src_to_sink distance for priority net 39.2
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.15 (MB)
#Total memory = 1743.33 (MB)
#Peak memory = 1838.57 (MB)
#
#Finished global routing on Sat May  3 14:57:47 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1742.02 (MB), peak = 1838.57 (MB)
#Start Track Assignment.
#Done with 6 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 27
#Total wire length = 3425 um.
#Total half perimeter of net bounding box = 2341 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 505 um.
#Total wire length on LAYER M3 = 1535 um.
#Total wire length on LAYER M4 = 978 um.
#Total wire length on LAYER M5 = 407 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 1779
#Up-Via Summary (total 1779):
#           
#-----------------------
# M1                428
# M2                883
# M3                111
# M4                357
#-----------------------
#                  1779 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1744.09 (MB), peak = 1838.57 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 17.88 (MB)
#Total memory = 1744.11 (MB)
#Peak memory = 1838.57 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 28.9% of the total area was rechecked for DRC, and 4.5% required routing.
#   number of violations = 99
#
#    By Layer and Type :
#	          Short      Enc   Totals
#	M1            0        0        0
#	M2            1        0        1
#	M3            0       98       98
#	Totals        1       98       99
#9294 out of 12487 instances (74.4%) need to be verified(marked ipoed), dirty area = 41.7%.
#   number of violations = 110
#
#    By Layer and Type :
#	          Short      Enc   Totals
#	M1            0        0        0
#	M2            1        0        1
#	M3            0      109      109
#	Totals        1      109      110
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1794.80 (MB), peak = 1838.57 (MB)
#start 1st optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 92
#
#    By Layer and Type :
#	            Enc   Totals
#	M1            0        0
#	M2            0        0
#	M3           92       92
#	Totals       92       92
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1785.66 (MB), peak = 1838.57 (MB)
#start 2nd optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 90
#
#    By Layer and Type :
#	            Enc   Totals
#	M1            0        0
#	M2            0        0
#	M3           90       90
#	Totals       90       90
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1783.95 (MB), peak = 1838.57 (MB)
#start 3rd optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 87
#
#    By Layer and Type :
#	            Enc   Totals
#	M1            0        0
#	M2            0        0
#	M3           87       87
#	Totals       87       87
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1786.07 (MB), peak = 1838.57 (MB)
#start 4th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 87
#
#    By Layer and Type :
#	            Enc   Totals
#	M1            0        0
#	M2            0        0
#	M3           87       87
#	Totals       87       87
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1787.79 (MB), peak = 1838.57 (MB)
#start 5th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 87
#
#    By Layer and Type :
#	            Enc   Totals
#	M1            0        0
#	M2            0        0
#	M3           87       87
#	Totals       87       87
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1787.89 (MB), peak = 1838.57 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 27
#Total wire length = 3387 um.
#Total half perimeter of net bounding box = 2341 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 597 um.
#Total wire length on LAYER M3 = 1507 um.
#Total wire length on LAYER M4 = 905 um.
#Total wire length on LAYER M5 = 378 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 1638
#Up-Via Summary (total 1638):
#           
#-----------------------
# M1                429
# M2                847
# M3                 87
# M4                275
#-----------------------
#                  1638 
#
#Total number of DRC violations = 87
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 87
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 8.82 (MB)
#Total memory = 1752.93 (MB)
#Peak memory = 1838.57 (MB)
#route_detail Statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 8.82 (MB)
#Total memory = 1752.93 (MB)
#Peak memory = 1838.57 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#route_global_detail statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = -5.84 (MB)
#Total memory = 1721.25 (MB)
#Peak memory = 1838.57 (MB)
#Number of warnings = 5
#Total number of warnings = 37
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sat May  3 14:57:56 2025
#
#**INFO: auto set of droutePostRouteSwapVia to multiCut

route_global_detail

#set_db route_design_detail_post_route_swap_via "multiCut"
#set_db route_design_bottom_routing_layer 2
#set_db route_design_concurrent_minimize_via_count_effort "high"
#set_db route_design_reserve_space_for_multi_cut true
#set_db route_design_top_routing_layer 7
#set_db route_design_with_si_driven true
#set_db route_design_with_timing_driven true
#set_db route_design_with_via_in_pin "true"
#Start route_global_detail on Sat May  3 14:57:56 2025
#
#Generating timing data, please wait...
#3227 total nets, 27 already routed, 27 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1685.02 (MB), peak = 1838.57 (MB)
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID engnx04a.utdallas.edu)
#  Generated on:      Sat May  3 14:57:56 2025
#  Design:            MSDAP
#  Command:           route_design
###############################################################
Total number of fetched objects 3252
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1857.41 CPU=0:00:00.4 REAL=0:00:01.0)
Path 1: MET (15040.617 ps) Setup Check with Pin shiftL/tempreg_reg[38]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: reg2reg
         Startpoint: (R) Data_mem_L/mem_0_0/CE
              Clock: (R) Sclk
           Endpoint: (F) shiftL/tempreg_reg[38]/D
              Clock: (F) Sclk

                         Capture       Launch
         Clock Edge:+  16666.650        0.000
        Src Latency:+    -85.455      -78.947
        Net Latency:+     78.600 (P)   70.600 (P)
            Arrival:=  16659.795       -8.347

              Setup:-      7.125
        Uncertainty:-    100.000
        Cppr Adjust:+      0.000
      Required Time:=  16552.670
       Launch Clock:=     -8.347
          Data Path:+   1520.400
              Slack:=  15040.617

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc       Edge  Cell                     Fanout    Trans     Delay    Arrival  
#                                                                                                       (ps)      (ps)       (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  Data_mem_L/mem_0_0/CE                      -      CE        R     (arrival)                     1   20.600         -     -8.337  
  Data_mem_L/mem_0_0/O[0]                    -      CE->O[0]  R     SRAM1RW256x8                  1   20.600   176.800    168.463  
  Data_mem_L/g1509__5477/Y                   -      B->Y      R     AND2x2_ASAP7_75t_SL           1   21.400    20.100    188.562  
  addL/sub_6_75_Y_add_6_39_g921__6417/Y      -      A->Y      R     XOR2xp5_ASAP7_75t_SL          2   20.900    36.000    224.562  
  addL/sub_6_75_Y_add_6_39_g912__7482/Y      -      B->Y      F     MAJIxp5_ASAP7_75t_SL          1   86.700    20.600    245.162  
  addL/FE_PHC264_sub_6_75_Y_add_6_39_n_43/Y  -      A->Y      F     HB4xp67_ASAP7_75t_SRAM        2   62.900   165.800    410.962  
  addL/sub_6_75_Y_add_6_39_g899/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL          1   62.600    21.500    432.462  
  addL/sub_6_75_Y_add_6_39_g886__9315/Y      -      C->Y      F     MAJIxp5_ASAP7_75t_SL          2   34.200    21.600    454.062  
  addL/sub_6_75_Y_add_6_39_g883__7482/Y      -      C->Y      R     MAJIxp5_ASAP7_75t_SL          2   55.000    33.000    487.062  
  addL/sub_6_75_Y_add_6_39_g880__1881/Y      -      C->Y      F     MAJIxp5_ASAP7_75t_SL          2   66.800    24.100    511.161  
  addL/sub_6_75_Y_add_6_39_g878__6131/Y      -      C->Y      R     MAJIxp5_ASAP7_75t_SL          2   55.600    30.500    541.661  
  addL/sub_6_75_Y_add_6_39_g875__8246/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL          2   62.300    25.100    566.761  
  addL/sub_6_75_Y_add_6_39_g873__5122/Y      -      A->Y      R     MAJIxp5_ASAP7_75t_SL          2   51.200    32.200    598.960  
  addL/sub_6_75_Y_add_6_39_g870__2802/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL          2   62.500    25.400    624.359  
  addL/sub_6_75_Y_add_6_39_g868__1617/Y      -      A->Y      R     MAJIxp5_ASAP7_75t_SL          2   51.000    32.000    656.359  
  addL/sub_6_75_Y_add_6_39_g865__6783/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL          2   61.200    25.300    681.659  
  addL/sub_6_75_Y_add_6_39_g863__5526/Y      -      A->Y      R     MAJIxp5_ASAP7_75t_SL          2   52.100    32.500    714.159  
  addL/sub_6_75_Y_add_6_39_g860__4319/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL          2   62.800    25.800    739.959  
  addL/sub_6_75_Y_add_6_39_g858__6260/Y      -      A->Y      R     MAJIxp5_ASAP7_75t_SL          2   52.100    32.200    772.158  
  addL/sub_6_75_Y_add_6_39_g855__2398/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL          2   61.600    25.200    797.357  
  addL/sub_6_75_Y_add_6_39_g853__5477/Y      -      A->Y      R     MAJIxp5_ASAP7_75t_SL          2   50.600    31.600    828.957  
  addL/sub_6_75_Y_add_6_39_g850__7410/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL          2   60.400    23.800    852.757  
  addL/sub_6_75_Y_add_6_39_g849/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL          1   78.600    19.500    872.257  
  addL/sub_6_75_Y_add_6_39_g847__1666/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL          2   32.800    20.200    892.456  
  addL/sub_6_75_Y_add_6_39_g846/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL          1   78.200    19.300    911.756  
  addL/sub_6_75_Y_add_6_39_g844__2883/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL          2   32.500    20.200    931.955  
  addL/sub_6_75_Y_add_6_39_g843/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL          1   78.200    19.100    951.055  
  addL/sub_6_75_Y_add_6_39_g841__9315/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL          2   32.300    20.300    971.354  
  addL/sub_6_75_Y_add_6_39_g840/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL          1   78.600    19.000    990.354  
  addL/sub_6_75_Y_add_6_39_g838__4733/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL          2   32.300    20.100   1010.454  
  addL/sub_6_75_Y_add_6_39_g837/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL          1   78.200    18.700   1029.154  
  addL/sub_6_75_Y_add_6_39_g835__5115/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL          2   31.800    20.200   1049.354  
  addL/sub_6_75_Y_add_6_39_g834/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL          1   78.600    19.000   1068.354  
  addL/sub_6_75_Y_add_6_39_g832__6131/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL          2   32.300    20.000   1088.354  
  addL/sub_6_75_Y_add_6_39_g828__5122/Y      -      B->Y      R     XNOR2xp5_ASAP7_75t_SL         1   78.000    27.100   1115.453  
  FE_PHC347_sum_L_38/Y                       -      A->Y      R     HB4xp67_ASAP7_75t_SRAM        2   44.400   127.600   1243.053  
  shiftL/g1827/Y                             -      C2->Y     F     AOI222xp33_ASAP7_75t_SL       1   52.300    22.900   1265.952  
  shiftL/FE_PHC819_n_45/Y                    -      A->Y      F     HB3xp67_ASAP7_75t_R           1  107.900   108.300   1374.252  
  shiftL/FE_PHC462_n_45/Y                    -      A->Y      F     HB4xp67_ASAP7_75t_SRAM        1   30.500   137.800   1512.053  
  shiftL/tempreg_reg[38]/D                   -      D         F     DFFLQNx1_ASAP7_75t_SL         1   43.700     0.000   1512.053  
#--------------------------------------------------------------------------------------------------------------------------------

###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID engnx04a.utdallas.edu)
#  Generated on:      Sat May  3 14:57:57 2025
#  Design:            MSDAP
#  Command:           route_design
###############################################################
#Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1.00, clk period 33333.30
#Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1754.43 (MB), peak = 1838.57 (MB)
#Library Standard Delay: 2.60ps
#Slack threshold: 5.20ps
###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID engnx04a.utdallas.edu)
#  Generated on:      Sat May  3 14:57:57 2025
#  Design:            MSDAP
#  Command:           route_design
###############################################################
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1754.53 (MB), peak = 1838.57 (MB)
#Stage 3: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1758.59 (MB), peak = 1838.57 (MB)
#Default setup view is reset to PVT_0P63V_100C.setup_view.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1758.59 (MB), peak = 1838.57 (MB)
#Current view: PVT_0P63V_100C.setup_view 
#Current enabled view: PVT_0P63V_100C.setup_view 
MSDAP
#Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1675.90 (MB), peak = 1838.57 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=3721)
#WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
#NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
#Start routing data preparation on Sat May  3 14:57:59 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 3227 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 137 nets.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1685.29 (MB), peak = 1838.57 (MB)
#Start instance access analysis using 1 thread...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.89 (MB)
#Total memory = 1686.18 (MB)
#Peak memory = 1838.57 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 3
#	(M4)3 
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Preferred Layer Effort   |         3 |
#+--------------------------+-----------+
#  Bottom Preferred Layer
#+----------------+----------+
#|      Layer     | OPT_LA   |
#+----------------+----------+
#| M4 (z=3)       |        3 |
#+----------------+----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1686.80 (MB), peak = 1838.57 (MB)
#Merging special wires: starts on Sat May  3 14:57:59 2025 with memory = 1686.80 (MB), peak = 1838.57 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
#
#Connectivity extraction summary:
#27 routed net(s) are imported.
#3162 (84.98%) nets are without wires.
#532 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 3721.
#
#
#Finished routing data preparation on Sat May  3 14:57:59 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.24 (MB)
#Total memory = 1687.05 (MB)
#Peak memory = 1838.57 (MB)
#
#
#Start global routing on Sat May  3 14:57:59 2025
#
#
#Start global routing initialization on Sat May  3 14:57:59 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat May  3 14:57:59 2025
#
#Start routing resource analysis on Sat May  3 14:57:59 2025
#
#Routing resource analysis is done on Sat May  3 14:57:59 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V         989         655        9492    98.18%
#  M2             H         693         476        9492    41.01%
#  M3             V         989         655        9492    38.06%
#  M4             H         919           0        9492     1.26%
#  M5             V        1208           0        9492     0.00%
#  M6             H         316         103        9492     9.52%
#  M7             V         424         133        9492     9.73%
#  --------------------------------------------------------------
#  Total                   5539      24.11%       66444    28.25%
#
#  27 nets (0.73%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat May  3 14:57:59 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1688.54 (MB), peak = 1838.57 (MB)
#
#
#Global routing initialization is done on Sat May  3 14:57:59 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1688.54 (MB), peak = 1838.57 (MB)
#
#Skip 1/3 round for no nets in the round...
#Route nets in 2/3 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1692.09 (MB), peak = 1838.57 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1692.09 (MB), peak = 1838.57 (MB)
#
#Route nets in 3/3 round...
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1698.94 (MB), peak = 1838.57 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1699.46 (MB), peak = 1838.57 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 532 (skipped).
#Total number of routable nets = 3189.
#Total number of nets in the design = 3721.
#
#3162 routable nets have only global wires.
#27 routable nets have only detail routed wires.
#3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#27 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            3            3159  
#------------------------------------------
#        Total            3            3159  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                 27            3            3159  
#-------------------------------------------------------------
#        Total                 27            3            3159  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            1(0.02%)   (0.02%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M2(H)   |          0.00 |          0.00 |
[hotspot] |    M3(V)   |          0.00 |          0.00 |
[hotspot] |    M4(H)   |          2.00 |          7.00 |
[hotspot] |    M5(V)   |          0.00 |          0.00 |
[hotspot] |    M6(H)   |          0.00 |          0.00 |
[hotspot] |    M7(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M4)     2.00 | (M4)     7.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 27
#Total wire length = 40467 um.
#Total half perimeter of net bounding box = 41918 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 12112 um.
#Total wire length on LAYER M3 = 15758 um.
#Total wire length on LAYER M4 = 8972 um.
#Total wire length on LAYER M5 = 2884 um.
#Total wire length on LAYER M6 = 615 um.
#Total wire length on LAYER M7 = 126 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 17322
#Up-Via Summary (total 17322):
#           
#-----------------------
# M1               9050
# M2               6646
# M3                931
# M4                615
# M5                 62
# M6                 18
#-----------------------
#                 17322 
#
#Total number of involved regular nets 639
#Maximum src to sink distance  222.7
#Average of max src_to_sink distance  33.5
#Average of ave src_to_sink distance  23.7
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 15.99 (MB)
#Total memory = 1703.04 (MB)
#Peak memory = 1838.57 (MB)
#
#Finished global routing on Sat May  3 14:58:00 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1701.13 (MB), peak = 1838.57 (MB)
#Start Track Assignment.
#Done with 4206 horizontal wires in 1 hboxes and 4022 vertical wires in 1 hboxes.
#Done with 882 horizontal wires in 1 hboxes and 649 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2         11381.49 	  0.04%  	  0.00% 	  0.01%
# M3         14041.69 	  0.04%  	  0.00% 	  0.01%
# M4          8109.74 	  0.00%  	  0.00% 	  0.00%
# M5          2510.97 	  0.00%  	  0.00% 	  0.00%
# M6           618.95 	  0.00%  	  0.00% 	  0.00%
# M7           125.21 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       36788.05  	  0.03% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 27
#Total wire length = 40888 um.
#Total half perimeter of net bounding box = 41918 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 12466 um.
#Total wire length on LAYER M3 = 15702 um.
#Total wire length on LAYER M4 = 9065 um.
#Total wire length on LAYER M5 = 2908 um.
#Total wire length on LAYER M6 = 622 um.
#Total wire length on LAYER M7 = 124 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 17322
#Up-Via Summary (total 17322):
#           
#-----------------------
# M1               9050
# M2               6646
# M3                931
# M4                615
# M5                 62
# M6                 18
#-----------------------
#                 17322 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1705.63 (MB), peak = 1838.57 (MB)
#
#number of short segments in preferred routing layers
#	M4        M5        Total 
#	7         2         9         
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
#Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#PVT_0P77V_0C.hold_rc [ 0.00] 
#PVT_0P63V_100C.setup_rc [100.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 100.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [20, 605]
#Generating the tQuantus model file automatically.
#num_tile=17896 avg_aspect_ratio=1.214344 
#Vertical num_row 49 per_row= 360 halo= 49000 
#hor_num_col = 84 final aspect_ratio= 1.233289
#Build RC corners: cpu time = 00:00:17, elapsed time = 00:00:28, memory = 1889.96 (MB), peak = 1889.96 (MB)
#
#Start Post Track Assignment Wire Spread.
#Done with 856 horizontal wires in 1 hboxes and 702 vertical wires in 1 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Init Design Signature = 1771220697
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#5x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 8 hboxes with single thread on machine with  3.69GHz 512KB Cache 32CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 3187 nets were built. 185 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    11.55 (MB), total memory =  1752.26 (MB), peak memory =  1890.57 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1743.66 (MB), peak = 1890.57 (MB)
#RC Statistics: 0 Res, 7784 Ground Cap, 0 XCap (Edge to Edge)
#Start writing rcdb into /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_R5YwKb.rcdb.d
2025/05/03 14:58:31 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 14:58:31 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
#Finish writing rcdb with 17641 nodes, 14454 edges, and 0 xcaps
#185 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_R5YwKb.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1958.184M)
Following multi-corner parasitics specified:
	/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_R5YwKb.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell MSDAP has rcdb /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_R5YwKb.rcdb.d specified
Cell MSDAP, hinst 
Reading RCDB with compressed RC data.
2025/05/03 14:58:31 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 14:58:31 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 14:58:31 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 14:58:31 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 1934.184M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#Final Design Signature = -101127978
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:20
#Elapsed time = 00:00:30
#Increased memory = 40.52 (MB)
#Total memory = 1746.16 (MB)
#Peak memory = 1890.57 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID engnx04a.utdallas.edu)
#  Generated on:      Sat May  3 14:58:31 2025
#  Design:            MSDAP
#  Command:           route_design
###############################################################
Reading RCDB with compressed RC data.
Total number of fetched objects 3252
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3721,  86.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2029.79 CPU=0:00:00.5 REAL=0:00:00.0)
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 3252. 
Total number of fetched objects 3252
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3721,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2012.06 CPU=0:00:00.1 REAL=0:00:00.0)
Path 1: MET (14983.007 ps) Setup Check with Pin shiftL/tempreg_reg[38]/CLK->D
               View: PVT_0P63V_100C.setup_view
              Group: reg2reg
         Startpoint: (R) Data_mem_L/mem_0_0/CE
              Clock: (R) Sclk
           Endpoint: (F) shiftL/tempreg_reg[38]/D
              Clock: (F) Sclk

                         Capture       Launch
         Clock Edge:+  16666.650        0.000
        Src Latency:+    -85.455      -78.947
        Net Latency:+     78.100 (P)   70.600 (P)
            Arrival:=  16659.295       -8.347

              Setup:-      7.436
        Uncertainty:-    100.000
        Cppr Adjust:+      0.000
      Required Time:=  16551.859
       Launch Clock:=     -8.347
          Data Path:+   1577.200
              Slack:=  14983.007
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |               Timing Point                | Flags |   Arc    | Edge |          Cell           | Fanout |  Trans  |  Delay  |  Arrival | 
     |                                           |       |          |      |                         |        |  (ps)   |  (ps)   |   (ps)   | 
     |-------------------------------------------+-------+----------+------+-------------------------+--------+---------+---------+----------| 
     | Data_mem_L/mem_0_0/CE                     |       | CE       |  R   | (arrival)               |      1 |  20.900 |         |   -8.345 | 
     | Data_mem_L/mem_0_0/O[0]                   |       | CE->O[0] |  R   | SRAM1RW256x8            |      1 |  20.900 | 178.500 |  170.155 | 
     | Data_mem_L/g1509__5477/Y                  |       | B->Y     |  R   | AND2x2_ASAP7_75t_SL     |      1 |  23.200 |  20.500 |  190.655 | 
     | addL/sub_6_75_Y_add_6_39_g921__6417/Y     |       | A->Y     |  R   | XOR2xp5_ASAP7_75t_SL    |      2 |  22.400 |  37.400 |  228.056 | 
     | addL/sub_6_75_Y_add_6_39_g912__7482/Y     |       | B->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      1 |  94.700 |  21.600 |  249.655 | 
     | addL/FE_PHC264_sub_6_75_Y_add_6_39_n_43/Y |       | A->Y     |  F   | HB4xp67_ASAP7_75t_SRAM  |      2 |  70.000 | 171.300 |  420.955 | 
     | addL/sub_6_75_Y_add_6_39_g899/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL    |      1 |  66.000 |  22.600 |  443.555 | 
     | addL/sub_6_75_Y_add_6_39_g886__9315/Y     |       | C->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  36.100 |  21.700 |  465.254 | 
     | addL/sub_6_75_Y_add_6_39_g883__7482/Y     |       | C->Y     |  R   | MAJIxp5_ASAP7_75t_SL    |      2 |  57.400 |  33.300 |  498.554 | 
     | addL/sub_6_75_Y_add_6_39_g880__1881/Y     |       | C->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  68.500 |  25.000 |  523.554 | 
     | addL/sub_6_75_Y_add_6_39_g878__6131/Y     |       | C->Y     |  R   | MAJIxp5_ASAP7_75t_SL    |      2 |  59.000 |  32.800 |  556.354 | 
     | addL/sub_6_75_Y_add_6_39_g875__8246/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  67.600 |  25.500 |  581.854 | 
     | addL/sub_6_75_Y_add_6_39_g873__5122/Y     |       | A->Y     |  R   | MAJIxp5_ASAP7_75t_SL    |      2 |  54.000 |  33.900 |  615.754 | 
     | addL/sub_6_75_Y_add_6_39_g870__2802/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  66.600 |  26.400 |  642.153 | 
     | addL/sub_6_75_Y_add_6_39_g868__1617/Y     |       | A->Y     |  R   | MAJIxp5_ASAP7_75t_SL    |      2 |  54.300 |  33.600 |  675.754 | 
     | addL/sub_6_75_Y_add_6_39_g865__6783/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  65.000 |  26.600 |  702.354 | 
     | addL/sub_6_75_Y_add_6_39_g863__5526/Y     |       | A->Y     |  R   | MAJIxp5_ASAP7_75t_SL    |      2 |  55.700 |  34.200 |  736.555 | 
     | addL/sub_6_75_Y_add_6_39_g860__4319/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  66.900 |  27.100 |  763.655 | 
     | addL/sub_6_75_Y_add_6_39_g858__6260/Y     |       | A->Y     |  R   | MAJIxp5_ASAP7_75t_SL    |      2 |  56.000 |  35.500 |  799.155 | 
     | addL/sub_6_75_Y_add_6_39_g855__2398/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  68.200 |  27.900 |  827.056 | 
     | addL/sub_6_75_Y_add_6_39_g853__5477/Y     |       | A->Y     |  R   | MAJIxp5_ASAP7_75t_SL    |      2 |  55.100 |  33.100 |  860.155 | 
     | addL/sub_6_75_Y_add_6_39_g850__7410/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  63.500 |  25.900 |  886.056 | 
     | addL/sub_6_75_Y_add_6_39_g849/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL    |      1 |  84.200 |  19.100 |  905.155 | 
     | addL/sub_6_75_Y_add_6_39_g847__1666/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  32.900 |  20.600 |  925.755 | 
     | addL/sub_6_75_Y_add_6_39_g846/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL    |      1 |  81.900 |  21.000 |  946.755 | 
     | addL/sub_6_75_Y_add_6_39_g844__2883/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  35.100 |  20.800 |  967.555 | 
     | addL/sub_6_75_Y_add_6_39_g843/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL    |      1 |  81.600 |  18.800 |  986.354 | 
     | addL/sub_6_75_Y_add_6_39_g841__9315/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  32.300 |  20.900 | 1007.254 | 
     | addL/sub_6_75_Y_add_6_39_g840/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL    |      1 |  82.600 |  21.100 | 1028.354 | 
     | addL/sub_6_75_Y_add_6_39_g838__4733/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  35.200 |  20.800 | 1049.153 | 
     | addL/sub_6_75_Y_add_6_39_g837/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL    |      1 |  81.600 |  18.800 | 1067.953 | 
     | addL/sub_6_75_Y_add_6_39_g835__5115/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  32.300 |  21.500 | 1089.453 | 
     | addL/sub_6_75_Y_add_6_39_g834/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL    |      1 |  83.700 |  19.000 | 1108.453 | 
     | addL/sub_6_75_Y_add_6_39_g832__6131/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL    |      2 |  32.800 |  19.700 | 1128.153 | 
     | addL/sub_6_75_Y_add_6_39_g828__5122/Y     |       | B->Y     |  R   | XNOR2xp5_ASAP7_75t_SL   |      1 |  80.200 |  29.000 | 1157.153 | 
     | FE_PHC347_sum_L_38/Y                      |       | A->Y     |  R   | HB4xp67_ASAP7_75t_SRAM  |      2 |  47.500 | 131.900 | 1289.054 | 
     | shiftL/g1827/Y                            |       | C2->Y    |  F   | AOI222xp33_ASAP7_75t_SL |      1 |  56.400 |  24.100 | 1313.153 | 
     | shiftL/FE_PHC819_n_45/Y                   |       | A->Y     |  F   | HB3xp67_ASAP7_75t_R     |      1 | 123.400 | 115.100 | 1428.253 | 
     | shiftL/FE_PHC462_n_45/Y                   |       | A->Y     |  F   | HB4xp67_ASAP7_75t_SRAM  |      1 |  32.800 | 140.600 | 1568.853 | 
     | shiftL/tempreg_reg[38]/D                  |       | D        |  F   | DFFLQNx1_ASAP7_75t_SL   |      1 |  45.700 |   0.000 | 1568.853 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 

###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID engnx04a.utdallas.edu)
#  Generated on:      Sat May  3 14:58:32 2025
#  Design:            MSDAP
#  Command:           route_design
###############################################################
#Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1.00, clk period 33333.30
#Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1737.10 (MB), peak = 1890.57 (MB)
#Library Standard Delay: 2.60ps
#Slack threshold: 0.00ps
###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID engnx04a.utdallas.edu)
#  Generated on:      Sat May  3 14:58:33 2025
#  Design:            MSDAP
#  Command:           route_design
###############################################################
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1737.11 (MB), peak = 1890.57 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1737.16 (MB), peak = 1890.57 (MB)
Worst slack reported in the design = 32600.798828 (late)

*** writeDesignTiming (0:00:00.1) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1737.66 (MB), peak = 1890.57 (MB)
Un-suppress "**WARN ..." messages.
MSDAP
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 3187
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Preferred Layer Effort   |         3 |
#+--------------------------+-----------+
#  Bottom Preferred Layer
#+----------------+----------+
#|      Layer     | OPT_LA   |
#+----------------+----------+
#| M4 (z=3)       |        3 |
#+----------------+----------+
#
#----------------------------------------------------
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1744.68 (MB), peak = 1890.57 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 3187
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 102 horizontal wires in 1 hboxes and 152 vertical wires in 1 hboxes.
#Done with 16 horizontal wires in 1 hboxes and 18 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2         11353.59 	  0.03%  	  0.00% 	  0.01%
# M3         14033.18 	  0.03%  	  0.00% 	  0.00%
# M4          8114.01 	  0.00%  	  0.00% 	  0.00%
# M5          2512.77 	  0.00%  	  0.00% 	  0.00%
# M6           618.95 	  0.00%  	  0.00% 	  0.00%
# M7           125.21 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       36757.71  	  0.02% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 27
#Total wire length = 40770 um.
#Total half perimeter of net bounding box = 41918 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 12429 um.
#Total wire length on LAYER M3 = 15641 um.
#Total wire length on LAYER M4 = 9051 um.
#Total wire length on LAYER M5 = 2904 um.
#Total wire length on LAYER M6 = 621 um.
#Total wire length on LAYER M7 = 124 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 17322
#Up-Via Summary (total 17322):
#           
#-----------------------
# M1               9050
# M2               6646
# M3                931
# M4                615
# M5                 62
# M6                 18
#-----------------------
#                 17322 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1745.22 (MB), peak = 1890.57 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:34
#Increased memory = 66.08 (MB)
#Total memory = 1744.01 (MB)
#Peak memory = 1890.57 (MB)
#Start reading timing information from file .timing_file_958605.tif.gz ...
#Read in timing information for 41 ports, 3044 instances from timing file .timing_file_958605.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 840
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    EolKO      Enc   CorSpc ViaInPin   Others   Totals
#	M1            9        0       21        0        0       43        0       73
#	M2           11       16        7        0        2        0        1       37
#	M3            2        0        1      646        0        0        0      649
#	M4            0        0       10        0        0        0        1       11
#	M5            0        0        3       67        0        0        0       70
#	Totals       22       16       42      713        2       43        2      840
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1852.14 (MB), peak = 1890.57 (MB)
#start 1st optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 724
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            8       13        0       39       60
#	M2            0        2        0        0        2
#	M3            1        1      597        0      599
#	M4            0        1        0        0        1
#	M5            0        0       62        0       62
#	Totals        9       17      659       39      724
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1863.03 (MB), peak = 1890.57 (MB)
#start 2nd optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 694
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            7       14        0       39       60
#	M2            0        0        0        0        0
#	M3            1        0      574        0      575
#	M4            0        1        0        0        1
#	M5            0        0       58        0       58
#	Totals        8       15      632       39      694
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1867.40 (MB), peak = 1890.57 (MB)
#start 3rd optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 662
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            8       18        0       39       65
#	M2            0        0        0        0        0
#	M3            0        0      558        0      558
#	M4            0        3        0        0        3
#	M5            0        0       36        0       36
#	Totals        8       21      594       39      662
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1868.60 (MB), peak = 1890.57 (MB)
#start 4th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 636
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            5       12        0       38       55
#	M2            0        1        0        0        1
#	M3            0        1      545        0      546
#	M4            0        4        0        0        4
#	M5            0        0       30        0       30
#	Totals        5       18      575       38      636
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1869.99 (MB), peak = 1890.57 (MB)
#start 5th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 612
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1           11       17        0       38       66
#	M2            0        0        0        0        0
#	M3            0        0      522        0      522
#	M4            0        2        0        0        2
#	M5            0        0       22        0       22
#	Totals       11       19      544       38      612
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1870.94 (MB), peak = 1890.57 (MB)
#start 6th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 595
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            6       19        0       39       64
#	M2            0        0        0        0        0
#	M3            0        0      506        0      506
#	M4            0        1        0        0        1
#	M5            0        0       24        0       24
#	Totals        6       20      530       39      595
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1916.07 (MB), peak = 1925.25 (MB)
#start 7th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 594
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            9       18        0       39       66
#	M2            0        0        0        0        0
#	M3            0        0      500        0      500
#	M4            0        3        0        0        3
#	M5            0        0       25        0       25
#	Totals        9       21      525       39      594
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1913.91 (MB), peak = 1927.50 (MB)
#start 8th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 579
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            5       11        0       39       55
#	M2            0        0        0        0        0
#	M3            0        0      498        0      498
#	M4            0        1        0        0        1
#	M5            0        0       25        0       25
#	Totals        5       12      523       39      579
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1920.34 (MB), peak = 1930.93 (MB)
#start 9th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 570
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            4        9        0       39       52
#	M2            0        0        0        0        0
#	M3            0        0      493        0      493
#	M4            0        0        0        0        0
#	M5            0        0       25        0       25
#	Totals        4        9      518       39      570
#cpu time = 00:00:07, elapsed time = 00:00:08, memory = 1922.51 (MB), peak = 1930.93 (MB)
#start 10th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 585
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1           10       19        0       41       70
#	M2            0        0        0        0        0
#	M3            0        0      490        0      490
#	M4            0        3        0        0        3
#	M5            0        0       22        0       22
#	Totals       10       22      512       41      585
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1924.50 (MB), peak = 1930.93 (MB)
#start 11th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 569
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            5       14        0       41       60
#	M2            0        0        0        0        0
#	M3            0        0      484        0      484
#	M4            0        3        0        0        3
#	M5            0        0       22        0       22
#	Totals        5       17      506       41      569
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1917.07 (MB), peak = 1930.93 (MB)
#start 12th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 556
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            6       11        0       38       55
#	M2            0        0        0        0        0
#	M3            0        0      476        0      476
#	M4            0        2        0        0        2
#	M5            0        0       23        0       23
#	Totals        6       13      499       38      556
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1911.48 (MB), peak = 1930.93 (MB)
#start 13th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 551
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            4       12        0       40       56
#	M2            0        0        0        0        0
#	M3            0        0      472        0      472
#	M4            0        0        0        0        0
#	M5            0        0       23        0       23
#	Totals        4       12      495       40      551
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1913.10 (MB), peak = 1930.93 (MB)
#start 14th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 563
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            6       22        0       39       67
#	M2            0        0        0        0        0
#	M3            0        0      471        0      471
#	M4            0        2        0        0        2
#	M5            0        0       23        0       23
#	Totals        6       24      494       39      563
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1922.34 (MB), peak = 1930.93 (MB)
#start 15th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 557
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    EolKO      Enc ViaInPin   Totals
#	M1            5        0       13        0       39       57
#	M2            0        0        0        0        0        0
#	M3            0        0        0      473        0      473
#	M4            1        1        2        0        0        4
#	M5            0        0        0       23        0       23
#	Totals        6        1       15      496       39      557
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1923.05 (MB), peak = 1930.93 (MB)
#start 16th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 547
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            6        9        0       41       56
#	M2            0        0        0        0        0
#	M3            0        0      467        0      467
#	M4            0        3        0        0        3
#	M5            0        0       21        0       21
#	Totals        6       12      488       41      547
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1954.51 (MB), peak = 1972.07 (MB)
#start 17th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 533
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            5       10        0       38       53
#	M2            0        0        0        0        0
#	M3            0        0      456        0      456
#	M4            0        3        0        0        3
#	M5            0        0       21        0       21
#	Totals        5       13      477       38      533
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1949.18 (MB), peak = 1977.89 (MB)
#start 18th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 539
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            4        8        0       38       50
#	M2            0        0        0        0        0
#	M3            0        0      464        0      464
#	M4            0        3        0        0        3
#	M5            0        0       22        0       22
#	Totals        4       11      486       38      539
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1962.52 (MB), peak = 1977.89 (MB)
#start 19th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 553
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            6       17        0       37       60
#	M2            0        0        0        0        0
#	M3            0        0      464        0      464
#	M4            0        5        0        0        5
#	M5            0        0       24        0       24
#	Totals        6       22      488       37      553
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1964.02 (MB), peak = 1977.89 (MB)
#start 20th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 548
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    EolKO      Enc ViaInPin   Totals
#	M1            6        0       14        0       37       57
#	M2            0        0        0        0        0        0
#	M3            0        0        1      459        0      460
#	M4            1        1        5        0        0        7
#	M5            0        0        0       24        0       24
#	Totals        7        1       20      483       37      548
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1973.93 (MB), peak = 1977.89 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 27
#Total wire length = 41761 um.
#Total half perimeter of net bounding box = 41918 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 16798 um.
#Total wire length on LAYER M3 = 14781 um.
#Total wire length on LAYER M4 = 5253 um.
#Total wire length on LAYER M5 = 4740 um.
#Total wire length on LAYER M6 = 33 um.
#Total wire length on LAYER M7 = 156 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 24378
#Up-Via Summary (total 24378):
#           
#-----------------------
# M1               9380
# M2              13221
# M3                463
# M4               1272
# M5                 24
# M6                 18
#-----------------------
#                 24378 
#
#Total number of DRC violations = 548
#Total number of violations on LAYER M1 = 57
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 460
#Total number of violations on LAYER M4 = 7
#Total number of violations on LAYER M5 = 24
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#Cpu time = 00:03:10
#Elapsed time = 00:03:10
#Increased memory = 11.71 (MB)
#Total memory = 1755.73 (MB)
#Peak memory = 1977.89 (MB)
#
#Start Post Route via swapping...
#58.19% of area are rerouted by ECO routing.
#   number of violations = 559
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    EolKO      Enc ViaInPin   Totals
#	M1            6        0       14        0       37       57
#	M2            0        0        0        0        0        0
#	M3            0        0        1      467        0      468
#	M4            2        2        6        0        0       10
#	M5            0        0        0       24        0       24
#	Totals        8        2       21      491       37      559
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.77 (MB), peak = 1977.89 (MB)
#CELL_VIEW MSDAP,init has 559 DRC violations
#Total number of DRC violations = 559
#Total number of violations on LAYER M1 = 57
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 468
#Total number of violations on LAYER M4 = 10
#Total number of violations on LAYER M5 = 24
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 27
#Total wire length = 41761 um.
#Total half perimeter of net bounding box = 41918 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 16798 um.
#Total wire length on LAYER M3 = 14781 um.
#Total wire length on LAYER M4 = 5253 um.
#Total wire length on LAYER M5 = 4740 um.
#Total wire length on LAYER M6 = 33 um.
#Total wire length on LAYER M7 = 156 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 24378
#Up-Via Summary (total 24378):
#           
#-----------------------
# M1               9380
# M2              13221
# M3                463
# M4               1272
# M5                 24
# M6                 18
#-----------------------
#                 24378 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 574
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    EolKO      Enc ViaInPin   Totals
#	M1            6        0       14        0       37       57
#	M2            0        0        0        0        0        0
#	M3            0        0        1      481        0      482
#	M4            2        2        6        0        0       10
#	M5            0        0        0       25        0       25
#	Totals        8        2       21      506       37      574
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1858.86 (MB), peak = 1977.89 (MB)
#CELL_VIEW MSDAP,init has 574 DRC violations
#Total number of DRC violations = 574
#Total number of violations on LAYER M1 = 57
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 482
#Total number of violations on LAYER M4 = 10
#Total number of violations on LAYER M5 = 25
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat May  3 15:01:46 2025
#
#
#Start Post Route Wire Spread.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 27
#Total wire length = 41761 um.
#Total half perimeter of net bounding box = 41918 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 16798 um.
#Total wire length on LAYER M3 = 14781 um.
#Total wire length on LAYER M4 = 5253 um.
#Total wire length on LAYER M5 = 4740 um.
#Total wire length on LAYER M6 = 33 um.
#Total wire length on LAYER M7 = 156 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 24378
#Up-Via Summary (total 24378):
#           
#-----------------------
# M1               9380
# M2              13221
# M3                463
# M4               1272
# M5                 24
# M6                 18
#-----------------------
#                 24378 
#
#
#Start DRC checking..
#   number of violations = 574
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    EolKO      Enc ViaInPin   Totals
#	M1            6        0       14        0       37       57
#	M2            0        0        0        0        0        0
#	M3            0        0        1      481        0      482
#	M4            2        2        6        0        0       10
#	M5            0        0        0       25        0       25
#	Totals        8        2       21      506       37      574
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1855.07 (MB), peak = 1977.89 (MB)
#CELL_VIEW MSDAP,init has 574 DRC violations
#Total number of DRC violations = 574
#Total number of violations on LAYER M1 = 57
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 482
#Total number of violations on LAYER M4 = 10
#Total number of violations on LAYER M5 = 25
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#   number of violations = 574
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    EolKO      Enc ViaInPin   Totals
#	M1            6        0       14        0       37       57
#	M2            0        0        0        0        0        0
#	M3            0        0        1      481        0      482
#	M4            2        2        6        0        0       10
#	M5            0        0        0       25        0       25
#	Totals        8        2       21      506       37      574
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1754.31 (MB), peak = 1977.89 (MB)
#CELL_VIEW MSDAP,init has 574 DRC violations
#Total number of DRC violations = 574
#Total number of violations on LAYER M1 = 57
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 482
#Total number of violations on LAYER M4 = 10
#Total number of violations on LAYER M5 = 25
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 27
#Total wire length = 41761 um.
#Total half perimeter of net bounding box = 41918 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 16798 um.
#Total wire length on LAYER M3 = 14781 um.
#Total wire length on LAYER M4 = 5253 um.
#Total wire length on LAYER M5 = 4740 um.
#Total wire length on LAYER M6 = 33 um.
#Total wire length on LAYER M7 = 156 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 24378
#Up-Via Summary (total 24378):
#           
#-----------------------
# M1               9380
# M2              13221
# M3                463
# M4               1272
# M5                 24
# M6                 18
#-----------------------
#                 24378 
#
#route_detail Statistics:
#Cpu time = 00:03:14
#Elapsed time = 00:03:14
#Increased memory = 8.76 (MB)
#Total memory = 1752.77 (MB)
#Peak memory = 1977.89 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:03:40
#Elapsed time = 00:03:52
#Increased memory = 51.57 (MB)
#Total memory = 1735.96 (MB)
#Peak memory = 1977.89 (MB)
#Number of warnings = 5
#Total number of warnings = 44
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sat May  3 15:01:48 2025
#
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
#Default setup view is reset to PVT_0P63V_100C.setup_view.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       route_design
#route_design: cpu time = 00:03:51, elapsed time = 00:04:02, memory = 1712.89 (MB), peak = 1977.89 (MB)
#% End route_design (date=05/03 15:01:49, total cpu=0:03:51, real=0:04:03, peak res=1977.9M, current mem=1712.9M)
@file 88: opt_design -post_route -setup -hold -expanded_views
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1712.9M, totSessionCpu=0:06:41 **
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Enable merging buffers from different footprints for postRoute code for MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
[GPS-MSV] CPF Flow. Number of Power Domains: 1
[GPS-MSV]   Power Domain 'AO' (tag=1) Default
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**Info: (IMPSP-307): Design contains fractional 20 cells.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell DECAPx10_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx10_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx10_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx10_ASAP7_75t_SRAM, site asap7sc7p5t.
	Cell DECAPx1_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx1_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx1_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx1_ASAP7_75t_SRAM, site asap7sc7p5t.
	Cell DECAPx2_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx2_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx2_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx2_ASAP7_75t_SRAM, site asap7sc7p5t.
	Cell DECAPx2b_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx2b_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx2b_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx2b_ASAP7_75t_SRAM, site asap7sc7p5t.
	Cell DECAPx4_ASAP7_75t_L, site asap7sc7p5t.
	Cell DECAPx4_ASAP7_75t_R, site asap7sc7p5t.
	Cell DECAPx4_ASAP7_75t_SL, site asap7sc7p5t.
	Cell DECAPx4_ASAP7_75t_SRAM, site asap7sc7p5t.
	...
	Reporting only the 20 first cells found...
.
**opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 1749.0M, totSessionCpu=0:06:42 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
**Info: (IMPSP-307): Design contains fractional 20 cells.

Begin checking placement ... (start mem=1906.0M, init mem=1906.0M)
*info: Placed = 12487          (Fixed = 1129)
*info: Unplaced = 0           
Placement Density:100.00%(21002/21002)
Placement Density (including fixed std cells):100.00%(21511/21511)
PowerDomain Density <AO>:99.80%(20961/21002)
Finished check_place (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=1905.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** opt_design -post_route ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
#num needed restored net=0
#need_extraction net=0 (total=3721)
#WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
#Start routing data preparation on Sat May  3 15:01:52 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 3227 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 137 nets.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1743.12 (MB), peak = 1977.89 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
#Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#PVT_0P77V_0C.hold_rc [ 0.00] 
#PVT_0P63V_100C.setup_rc [100.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 100.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [20, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
#found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
#number model r/c [2,1] [20,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1756.44 (MB), peak = 1977.89 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
#Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#PVT_0P77V_0C.hold_rc [ 0.00] 
#PVT_0P63V_100C.setup_rc [100.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 100.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [20, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
#found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
#number model r/c [2,1] [20,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1766.30 (MB), peak = 1977.89 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Sat May  3 15:01:56 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 3227 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 137 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1759.42 (MB), peak = 1977.89 (MB)
#Start routing data preparation on Sat May  3 15:01:56 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 3227 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 137 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1759.42 (MB), peak = 1977.89 (MB)
#Init Design Signature = -709892524
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#5x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 10 hboxes with single thread on machine with  3.69GHz 512KB Cache 32CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 3187 nets were built. 159 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    19.60 (MB), total memory =  1779.68 (MB), peak memory =  1977.89 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1765.17 (MB), peak = 1977.89 (MB)
#RC Statistics: 14338 Res, 7748 Ground Cap, 116 XCap (Edge to Edge)
#RC V/H edge ratio: 0.51, Avg V/H Edge Length: 6959.22 (8765), Avg L-Edge Length: 12658.51 (4658)
#Start writing rcdb into /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_UcbL9Y.rcdb.d
2025/05/03 15:01:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:01:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
#Finish writing rcdb with 17605 nodes, 14418 edges, and 240 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1767.66 (MB), peak = 1977.89 (MB)
Restoring parasitic data from file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_UcbL9Y.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1960.293M)
Following multi-corner parasitics specified:
	/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_UcbL9Y.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell MSDAP has rcdb /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_UcbL9Y.rcdb.d specified
Cell MSDAP, hinst 
Reading RCDB with compressed RC data.
2025/05/03 15:01:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:01:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 15:01:58 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:01:58 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 1935.293M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:05
#Elapsed time = 00:00:06
#Increased memory = 23.46 (MB)
#Total memory = 1766.58 (MB)
#Peak memory = 1977.89 (MB)
#
#159 inserted nodes are removed
#Final Design Signature = -709892524
Reading RCDB with compressed RC data.
Deleted 0 physical inst  (cell FILLER_ASAP7_75t_R / prefix -).
Deleted 2259 physical insts (cell FILLER_ASAP7_75t_L / prefix -).
Deleted 0 physical inst  (cell FILLER_ASAP7_75t_SL / prefix -).
Deleted 0 physical inst  (cell FILLER_ASAP7_75t_SRAM / prefix -).
Deleted 0 physical inst  (cell FILLERxp5_ASAP7_75t_R / prefix -).
Deleted 1733 physical insts (cell FILLERxp5_ASAP7_75t_L / prefix -).
Deleted 0 physical inst  (cell FILLERxp5_ASAP7_75t_SL / prefix -).
Deleted 0 physical inst  (cell FILLERxp5_ASAP7_75t_SRAM / prefix -).
Total physical insts deleted = 3992.
AAE DB initialization (MEM=1924.37 CPU=0:00:00.1 REAL=0:00:00.0) 
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0.988281)
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 3252
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:01.0 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:01.0 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:01.0/0:00:01.1 (0.9), mem = 0.0M
_______________________________________________________________________
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0.988281)
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 3252
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:01.0 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:01.0 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:01.0/0:00:01.1 (0.9), mem = 0.0M

Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1952.99)
Total number of fetched objects 3252
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3721,  86.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2044.06 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2044.06 CPU=0:00:00.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2036.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2036.1M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1982.18)
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 2. 
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 3252. 
Total number of fetched objects 3252
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3721,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1988.41 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1988.41 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:06:51 mem=1988.4M)
**WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'set_db opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.035  | 15.035  | 32.514  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (22)      |   -0.013   |      1 (22)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.108%
       (93.057% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:11, real = 0:00:13, mem = 1669.2M, totSessionCpu=0:06:52 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        27 (unrouted=0, trialRouted=0, noStatus=0, routed=27, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3694 (unrouted=532, trialRouted=0, noStatus=0, routed=3162, fixed=0, [crossesIlmBoundary=0, tooFewTerms=532, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 25 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
**Info: (IMPSP-307): Design contains fractional 20 cells.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    Route type trimming info:
      No route type modifications were made.
    Library trimming buffers in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 1 of 10 cells
    Original list had 10 cells:
    BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
    New trimmed list has 9 cells:
    BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
    Library trimming inverters in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 8 of 21 cells
    Original list had 21 cells:
    CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
    New trimmed list has 13 cells:
    CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
    Clock tree balancer configuration for clock_trees Dclk Sclk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain AO:
      Buffers:     {BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM}
      Inverters:   {CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM}
      Clock gates: ICGx5_ASAP7_75t_SL ICGx5_ASAP7_75t_L ICGx4_ASAP7_75t_SL ICGx4_ASAP7_75t_L ICGx5_ASAP7_75t_R ICGx3_ASAP7_75t_SL ICGx4_ASAP7_75t_R ICGx3_ASAP7_75t_L ICGx5_ASAP7_75t_SRAM ICGx2_ASAP7_75t_SL ICGx3_ASAP7_75t_R ICGx4_ASAP7_75t_SRAM ICGx2_ASAP7_75t_L ICGx3_ASAP7_75t_SRAM ICGx2_ASAP7_75t_R ICGx2_ASAP7_75t_SRAM ICGx1_ASAP7_75t_SL ICGx1_ASAP7_75t_L ICGx1_ASAP7_75t_R ICGx1_ASAP7_75t_SRAM 
      Unblocked area available for placement of any clock cells in power_domain AO: 20058.348um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: cts_route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
    For timing_corner PVT_0P63V_100C.setup_delay:setup, late and power domain AO:
      Slew time target (leaf):    59.7ps
      Slew time target (trunk):   59.7ps
      Slew time target (top):     59.7ps (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 21.0ps
      Buffer max distance: 234.363um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:BUFx24_ASAP7_75t_SL, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=234.363um, saturatedSlew=47.7ps, speed=5338.553um per ns, cellArea=29.861um^2 per 1000um}
      Inverter  : {lib_cell:INVx6_ASAP7_75t_SRAM, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=150.924um, saturatedSlew=47.1ps, speed=4079.041um per ns, cellArea=12.365um^2 per 1000um}
      Clock gate: {lib_cell:ICGx4_ASAP7_75t_SL, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=199.694um, saturatedSlew=48.5ps, speed=4720.910um per ns, cellArea=24.532um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group Dclk/my_constraint_mode:
      Sources:                     pin Dclk
      Total number of sinks:       38
      Delay constrained sinks:     38
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner PVT_0P63V_100C.setup_delay:setup.late:
      Skew target:                 21.0ps
    Clock tree balancer configuration for skew_group Sclk/my_constraint_mode:
      Sources:                     pin Sclk
      Total number of sinks:       354
      Delay constrained sinks:     354
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner PVT_0P63V_100C.setup_delay:setup.late:
      Skew target:                 21.0ps
    Primary reporting skew groups are:
    skew_group Sclk/my_constraint_mode with 354 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer     Via Cell    Res.      Cap.     RC       Top of Stack
    Range                 (Ohm)     (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2     VIA12       10.000    0.002    0.018    false
    M2-M3     VIA23       10.000    0.002    0.020    false
    M3-M4     VIA34       10.000    0.002    0.025    false
    M4-M5     VIA45       10.000    0.003    0.033    false
    M5-M6     VIA56       10.000    0.004    0.037    false
    M6-M7     VIA67       10.000    0.004    0.040    false
    M7-M8     VIA78       10.000    0.003    0.034    false
    M8-M9     VIA89       10.000    0.003    0.028    false
    M9-Pad    VIA9Pad     10.000    0.013    0.133    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.7)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Validating CTS configuration
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=24, i=1, icg=0, nicg=0, l=0, total=25
    cell areas       : b=146.500um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=149.532um^2
    cell capacitance : b=52.162fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.640fF
    sink capacitance : count=392, total=362.000fF, avg=0.923fF, sd=2.339fF, min=0.455fF, max=13.063fF
    wire capacitance : top=0.000fF, trunk=11.671fF, leaf=68.552fF, total=80.223fF
    wire lengths     : top=0.000um, trunk=569.004um, leaf=2794.500um, total=3363.504um
    hp wire lengths  : top=0.000um, trunk=226.584um, leaf=1748.808um, total=1975.392um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=2, worst=[18.6ps, 6.1ps]} avg=12.3ps sd=8.8ps sum=24.7ps
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=59.7ps count=6 avg=24.9ps sd=12.0ps min=9.2ps max=39.2ps {4 <= 35.8ps, 2 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
    Leaf  : target=59.7ps count=21 avg=43.1ps sd=16.2ps min=16.6ps max=78.3ps {7 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 2 <= 59.7ps} {0 <= 62.7ps, 0 <= 65.7ps, 1 <= 71.6ps, 1 <= 89.6ps, 0 > 89.6ps}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFx24_ASAP7_75t_SL: 17 BUFx16f_ASAP7_75t_SRAM: 1 BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 1 BUFx6f_ASAP7_75t_SRAM: 1 
     Invs: INVx11_ASAP7_75t_SRAM: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.Sclk/my_constraint_mode: unconstrained
  Skew group summary PRO initial state:
    skew_group Dclk/my_constraint_mode: insertion delay [min=34.0, max=49.4, avg=43.5, sd=4.0], skew [15.4 vs 21.0], 100% {34.0, 49.4} (wid=24.5 ws=15.4) (gid=24.9 gs=0.0)
    skew_group Sclk/my_constraint_mode: insertion delay [min=66.9, max=107.7, avg=85.8, sd=10.9], skew [40.8 vs 21.2*], 66.9% {76.8, 98.0} (wid=45.2 ws=34.8) (gid=84.2 gs=45.8)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 27, tested: 27, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  -------------------------------------------------------------------------------------------------------------------
  top                0                    0           0            0                    0                  0
  trunk              0                    0           0            0                    0                  0
  leaf               2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
  -------------------------------------------------------------------------------------------------------------------
  Total              2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
  -------------------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=24, i=1, icg=0, nicg=0, l=0, total=25
    cell areas       : b=146.500um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=149.532um^2
    cell capacitance : b=52.162fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.640fF
    sink capacitance : count=392, total=362.000fF, avg=0.923fF, sd=2.339fF, min=0.455fF, max=13.063fF
    wire capacitance : top=0.000fF, trunk=11.671fF, leaf=68.552fF, total=80.223fF
    wire lengths     : top=0.000um, trunk=569.004um, leaf=2794.500um, total=3363.504um
    hp wire lengths  : top=0.000um, trunk=226.584um, leaf=1748.808um, total=1975.392um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=2, worst=[18.6ps, 6.1ps]} avg=12.3ps sd=8.8ps sum=24.7ps
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=59.7ps count=6 avg=24.9ps sd=12.0ps min=9.2ps max=39.2ps {4 <= 35.8ps, 2 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
    Leaf  : target=59.7ps count=21 avg=43.1ps sd=16.2ps min=16.6ps max=78.3ps {7 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 2 <= 59.7ps} {0 <= 62.7ps, 0 <= 65.7ps, 1 <= 71.6ps, 1 <= 89.6ps, 0 > 89.6ps}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFx24_ASAP7_75t_SL: 17 BUFx16f_ASAP7_75t_SRAM: 1 BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 1 BUFx6f_ASAP7_75t_SRAM: 1 
     Invs: INVx11_ASAP7_75t_SRAM: 1 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.Sclk/my_constraint_mode: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group Dclk/my_constraint_mode: insertion delay [min=34.0, max=49.4, avg=43.5, sd=4.0], skew [15.4 vs 21.0], 100% {34.0, 49.4} (wid=24.5 ws=15.4) (gid=24.9 gs=0.0)
    skew_group Sclk/my_constraint_mode: insertion delay [min=66.9, max=107.7, avg=85.8, sd=10.9], skew [40.8 vs 21.2*], 66.9% {76.8, 98.0} (wid=45.2 ws=34.8) (gid=84.2 gs=45.8)
  Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing DRVs
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 4 insts, 8 nets
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
  Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=24, i=1, icg=0, nicg=0, l=0, total=25
    cell areas       : b=146.500um^2, i=3.033um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=149.532um^2
    cell capacitance : b=52.162fF, i=5.479fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=57.640fF
    sink capacitance : count=392, total=362.000fF, avg=0.923fF, sd=2.339fF, min=0.455fF, max=13.063fF
    wire capacitance : top=0.000fF, trunk=11.671fF, leaf=68.552fF, total=80.223fF
    wire lengths     : top=0.000um, trunk=569.004um, leaf=2794.500um, total=3363.504um
    hp wire lengths  : top=0.000um, trunk=226.584um, leaf=1748.808um, total=1975.392um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=2, worst=[18.6ps, 6.1ps]} avg=12.3ps sd=8.8ps sum=24.7ps
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=59.7ps count=6 avg=24.9ps sd=12.0ps min=9.2ps max=39.2ps {4 <= 35.8ps, 2 <= 47.8ps, 0 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
    Leaf  : target=59.7ps count=21 avg=43.1ps sd=16.2ps min=16.6ps max=78.3ps {7 <= 35.8ps, 5 <= 47.8ps, 4 <= 53.7ps, 1 <= 56.7ps, 2 <= 59.7ps} {0 <= 62.7ps, 0 <= 65.7ps, 1 <= 71.6ps, 1 <= 89.6ps, 0 > 89.6ps}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFx24_ASAP7_75t_SL: 17 BUFx16f_ASAP7_75t_SRAM: 1 BUFx12f_ASAP7_75t_SRAM: 4 BUFx10_ASAP7_75t_SRAM: 1 BUFx6f_ASAP7_75t_SRAM: 1 
     Invs: INVx11_ASAP7_75t_SRAM: 1 
  Primary reporting skew groups PRO final:
    skew_group default.Sclk/my_constraint_mode: unconstrained
  Skew group summary PRO final:
    skew_group Dclk/my_constraint_mode: insertion delay [min=34.0, max=49.4, avg=43.5, sd=4.0], skew [15.4 vs 21.0], 100% {34.0, 49.4} (wid=24.5 ws=15.4) (gid=24.9 gs=0.0)
    skew_group Sclk/my_constraint_mode: insertion delay [min=66.9, max=107.7, avg=85.8, sd=10.9], skew [40.8 vs 21.2*], 66.9% {76.8, 98.0} (wid=45.2 ws=34.8) (gid=84.2 gs=45.8)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:        27 (unrouted=0, trialRouted=0, noStatus=0, routed=27, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3694 (unrouted=532, trialRouted=0, noStatus=0, routed=3162, fixed=0, [crossesIlmBoundary=0, tooFewTerms=532, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:02.1 real=0:00:02.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      PRO
**INFO: Start fixing DRV (Mem = 1975.33M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.92 -numThreads 1  -glitch
Info: 27 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:54.0/0:08:45.5 (0.8), mem = 1975.3M
**Info: (IMPSP-307): Design contains fractional 20 cells.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3|    72|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    15.03|     0.00|       0|       0|       0|  93.13|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    15.04|     0.00|       0|       0|       3|  93.13| 0:00:00.0|  2141.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    15.04|     0.00|       0|       0|       0|  93.13| 0:00:00.0|  2141.8M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 27 constrained nets 
Layer 4 has 3 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=2141.8M) ***

*** DrvOpt [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:06:58.5/0:08:50.0 (0.8), mem = 2119.8M
Running refinePlace -preserveRouting true
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Starting place_detail (0:06:59 mem=2119.8M) ***
Move report: Detail placement moves 172 insts, mean move: 11.14 um, max move: 60.91 um
	Max move on inst (Co_mem_L/FILLER_AO_4_736): (170.21, 83.16) --> (112.54, 79.92)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2119.8MB
Summary Report:
Instances move: 31 (out of 3005 movable)
Instances flipped: 0
Mean displacement: 2.09 um
Max displacement: 4.32 um (Instance: alu_ctrl/FE_PHC727_start_workR) (149.472, 74.52) -> (149.472, 70.2)
	Length: 5 sites, height: 1 rows, site name: asap7sc7p5t, cell type: HB2xp67_ASAP7_75t_SRAM
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2119.8MB
*** Finished place_detail (0:06:59 mem=2119.8M) ***
End: GigaOpt DRV Optimization
**opt_design ... cpu = 0:00:19, real = 0:00:21, mem = 1822.9M, totSessionCpu=0:06:59 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 2066.77M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.10min mem=2066.8M)                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.040  | 15.040  | 32.514  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.107%
       (93.056% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:19, real = 0:00:21, mem = 1821.3M, totSessionCpu=0:06:59 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:01 mem=2057.2M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 3252
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3721,  86.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.8 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 PVT_0P77V_0C.hold_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 2. 
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 3252. 
Total number of fetched objects 3252
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3721,  12.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:00:02.0 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:00:02.0 mem=0.0M ***
Timing Data dump into file /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/coe_eosdata_OyYqtC/PVT_0P77V_0C.hold_view.twf, for view: PVT_0P77V_0C.hold_view 
	 Dumping view 1 PVT_0P77V_0C.hold_view 
Done building hold timer [8857 node(s), 11397 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:00:02.3 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), mem = 0.0M
_______________________________________________________________________
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 3252
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3721,  86.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.8 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 PVT_0P77V_0C.hold_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 2. 
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 3252. 
Total number of fetched objects 3252
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3721,  12.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:00:02.0 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:00:02.0 mem=0.0M ***
Timing Data dump into file /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/coe_eosdata_OyYqtC/PVT_0P77V_0C.hold_view.twf, for view: PVT_0P77V_0C.hold_view 
	 Dumping view 1 PVT_0P77V_0C.hold_view 
Done building hold timer [8857 node(s), 11397 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:00:02.3 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), mem = 0.0M

Done building cte setup timing graph (fixHold) cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:07:03 mem=2057.2M ***
Restoring Auto Hold Views:  PVT_0P77V_0C.hold_view
Restoring Active Hold Views:  PVT_0P77V_0C.hold_view 
Restoring Hold Target Slack: 0
Loading timing data from /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/coe_eosdata_OyYqtC/PVT_0P77V_0C.hold_view.twf 
	 Loading view 1 PVT_0P77V_0C.hold_view 

*Info: minBufDelay = 12.1 ps, libStdDelay = 2.6 ps, minBufSize = 14929920 (4.0)
*Info: worst delay setup view: PVT_0P63V_100C.setup_view

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view
Hold  views included:
 PVT_0P77V_0C.hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.040  | 15.040  | 32.514  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.022  | -0.022  |  0.001  |
|           TNS (ns):| -0.072  | -0.072  |  0.000  |
|    Violating Paths:|   16    |   16    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.107%
       (93.056% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:25, real = 0:00:27, mem = 1818.9M, totSessionCpu=0:07:06 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:05.6/0:08:57.5 (0.8), mem = 2057.2M
*info: Run opt_design holdfix with 1 thread.
Info: 27 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.
**Info: (IMPSP-307): Design contains fractional 20 cells.

*** Starting Core Fixing (fixHold) cpu=0:00:05.2 real=0:00:06.0 totSessionCpu=0:07:06 mem=2076.3M density=93.126% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.022|    -0.07|      16|          0|       0(     0)|    93.13%|   0:00:00.0|  2086.3M|
|   1|  -0.022|    -0.05|       5|          0|      13(    13)|    93.13%|   0:00:00.0|  2124.5M|
|   2|  -0.022|    -0.04|       4|          0|       1(     1)|    93.13%|   0:00:00.0|  2124.5M|
|   3|  -0.022|    -0.04|       4|          0|       0(     0)|    93.13%|   0:00:00.0|  2124.5M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.022|    -0.04|       4|          0|       0(     0)|    93.13%|   0:00:00.0|  2124.5M|
|   1|   0.000|     0.00|       0|          3|       0(     0)|    93.14%|   0:00:00.0|  2124.5M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 3 cells added for Phase I
*info:    Total 14 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:05.5 real=0:00:06.0 totSessionCpu=0:07:06 mem=2132.5M density=93.141% ***

*info:
*info: Added a total of 3 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'HB1xp67_ASAP7_75t_L' used
*info:            1 cell  of type 'HB1xp67_ASAP7_75t_SL' used
*info:            1 cell  of type 'HB2xp67_ASAP7_75t_R' used
*info:
*info: Total 14 instances resized
*info:       in which 14 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:00:05.5 real=0:00:06.0 totSessionCpu=0:07:06 mem=2132.5M density=93.141%) ***
*** HoldOpt [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:07:06.1/0:08:58.0 (0.8), mem = 2113.4M
**INFO: total 17 insts, 0 nets marked don't touch
**INFO: total 17 insts, 0 nets marked don't touch DB property
**INFO: total 17 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Starting place_detail (0:07:06 mem=2113.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2113.4MB
Summary Report:
Instances move: 0 (out of 3008 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2113.4MB
*** Finished place_detail (0:07:07 mem=2113.4M) ***
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

      timing.setup.tns  timing.setup.wns  snapshot
UM:           0.000 ps      15040.299 ps  postroute.hold
Running postRoute recovery in preEcoRoute mode
**opt_design ... cpu = 0:00:27, real = 0:00:29, mem = 1818.1M, totSessionCpu=0:07:07 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2056.62M, totSessionCpu=0:07:08).
**opt_design ... cpu = 0:00:28, real = 0:00:30, mem = 1822.2M, totSessionCpu=0:07:08 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : 15.040 ns
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 15.040 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.040  | 15.040  | 32.514  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.122%
       (93.070% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:28, real = 0:00:30, mem = 1763.5M, totSessionCpu=0:07:09 **
**Info: (IMPSP-307): Design contains fractional 20 cells.
For 3815 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Adding fillers to module Co_mem_L.
*INFO:   Added 129 filler insts (cell FILLER_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 2126 filler insts (cell FILLER_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO:   Added 40 filler insts (cell FILLERxp5_ASAP7_75t_R / prefix FILLER_AO).
*INFO:   Added 1689 filler insts (cell FILLERxp5_ASAP7_75t_L / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SL / prefix FILLER_AO).
*INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SRAM / prefix FILLER_AO).
*INFO: Total 3984 filler insts added - prefix FILLER_AO (CPU: 0:00:00.3).
For 169 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
Existing Dirty Nets : 12
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 12

route_global_detail

#set_db route_design_bottom_routing_layer 2
#set_db route_design_top_routing_layer 7
#set_db route_design_with_eco true
#set_db route_design_with_via_in_pin "true"
#Start route_global_detail on Sat May  3 15:02:20 2025
#
#num needed restored net=0
#need_extraction net=0 (total=3724)
#WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
#Processed 589 dirty instances, 4 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 14 same cell-size swaps
#(285 insts marked dirty, reset pre-exisiting dirty flag on 365 insts, 71 nets marked need extraction)
#NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat May  3 15:02:20 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 3230 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 137 nets.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1765.96 (MB), peak = 1977.89 (MB)
#Merging special wires: starts on Sat May  3 15:02:20 2025 with memory = 1765.96 (MB), peak = 1977.89 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 177.40400 23.22000 ) on M1 for NET FE_OFN34_Clear. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 177.09600 23.22000 ) on M1 for NET PISOR/FE_OFN36_en_PISO_R. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 179.34800 22.14000 ) on M1 for NET PISOR/n_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 143.27600 83.70000 ) on M1 for NET alu_ctrl/FE_DBTN1_outR. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 150.52800 67.50000 ) on M1 for NET alu_ctrl/FE_DBTN1_outR. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 151.02800 68.58000 ) on M1 for NET alu_ctrl/FE_DBTN1_outR. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 186.04400 35.10000 ) on M1 for NET PISOR/count_bit[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 148.89200 81.54000 ) on M1 for NET alu_ctrl/n_70. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 184.96400 38.34000 ) on M1 for NET PISOR/FE_PHN149_count_bit_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 185.73600 35.10000 ) on M1 for NET PISOR/FE_PHN149_count_bit_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 184.22400 35.10000 ) on M1 for NET PISOR/FE_PHN149_count_bit_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 184.65600 38.34000 ) on M1 for NET PISOR/FE_PHN57_count_bit_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 179.73600 36.18000 ) on M1 for NET PISOR/FE_PHN57_count_bit_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 185.18000 36.18000 ) on M1 for NET PISOR/n_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 186.12800 35.10000 ) on M1 for NET PISOR/n_26. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 184.87200 36.18000 ) on M1 for NET PISOR/n_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 184.50800 35.10000 ) on M1 for NET PISOR/n_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 177.81200 36.18000 ) on M1 for NET PISOR/n_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 177.52800 36.18000 ) on M1 for NET PISOR/FE_PHN85_count_bit_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 145.29600 76.14000 ) on M1 for NET alu_ctrl/n_69. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#66 routed nets are extracted.
#    65 (1.75%) extracted nets are partially routed.
#3123 routed net(s) are imported.
#3 (0.08%) nets are without wires.
#532 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 3724.
#
#Start instance access analysis using 1 thread...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1765.96 (MB)
#Peak memory = 1977.89 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sat May  3 15:02:20 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.93 (MB)
#Total memory = 1765.96 (MB)
#Peak memory = 1977.89 (MB)
#
#
#Start global routing on Sat May  3 15:02:20 2025
#
#
#Start global routing initialization on Sat May  3 15:02:20 2025
#
#Number of eco nets is 65
#
#Start global routing data preparation on Sat May  3 15:02:20 2025
#
#Start routing resource analysis on Sat May  3 15:02:20 2025
#
#Routing resource analysis is done on Sat May  3 15:02:20 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V         989         655        9492    98.18%
#  M2             H         693         476        9492    41.01%
#  M3             V         989         655        9492    38.06%
#  M4             H         919           0        9492     1.26%
#  M5             V        1208           0        9492     0.00%
#  M6             H         315         104        9492     9.52%
#  M7             V         422         135        9492     9.73%
#  --------------------------------------------------------------
#  Total                   5537      24.18%       66444    28.25%
#
#  27 nets (0.73%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat May  3 15:02:20 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1766.98 (MB), peak = 1977.89 (MB)
#
#
#Global routing initialization is done on Sat May  3 15:02:20 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1766.98 (MB), peak = 1977.89 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1767.18 (MB), peak = 1977.89 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1767.18 (MB), peak = 1977.89 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 532 (skipped).
#Total number of routable nets = 3192.
#Total number of nets in the design = 3724.
#
#68 routable nets have only global wires.
#3124 routable nets have only detail routed wires.
#30 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              68  
#-----------------------------
#        Total              68  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                 27            3            3162  
#-------------------------------------------------------------
#        Total                 27            3            3162  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 27
#Total wire length = 41797 um.
#Total half perimeter of net bounding box = 41956 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 16805 um.
#Total wire length on LAYER M3 = 14810 um.
#Total wire length on LAYER M4 = 5253 um.
#Total wire length on LAYER M5 = 4740 um.
#Total wire length on LAYER M6 = 33 um.
#Total wire length on LAYER M7 = 156 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 24361
#Up-Via Summary (total 24361):
#           
#-----------------------
# M1               9367
# M2              13217
# M3                463
# M4               1272
# M5                 24
# M6                 18
#-----------------------
#                 24361 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.43 (MB)
#Total memory = 1767.39 (MB)
#Peak memory = 1977.89 (MB)
#
#Finished global routing on Sat May  3 15:02:20 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1766.12 (MB), peak = 1977.89 (MB)
#Start Track Assignment.
#Done with 11 horizontal wires in 1 hboxes and 18 vertical wires in 1 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 27
#Total wire length = 41830 um.
#Total half perimeter of net bounding box = 41956 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 16827 um.
#Total wire length on LAYER M3 = 14821 um.
#Total wire length on LAYER M4 = 5253 um.
#Total wire length on LAYER M5 = 4740 um.
#Total wire length on LAYER M6 = 33 um.
#Total wire length on LAYER M7 = 156 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 24361
#Up-Via Summary (total 24361):
#           
#-----------------------
# M1               9367
# M2              13217
# M3                463
# M4               1272
# M5                 24
# M6                 18
#-----------------------
#                 24361 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1770.28 (MB), peak = 1977.89 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.41 (MB)
#Total memory = 1770.45 (MB)
#Peak memory = 1977.89 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.6% of the total area was rechecked for DRC, and 4.5% required routing.
#   number of violations = 547
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Enc ViaInPin   Totals
#	M1            5        0        0       13        0       37       55
#	M2            0        1        1        1        0        0        3
#	M3            1        0        0        2      452        0      455
#	M4            2        2        0        6        0        0       10
#	M5            0        0        0        0       24        0       24
#	Totals        8        3        1       22      476       37      547
#285 out of 12482 instances (2.3%) need to be verified(marked ipoed), dirty area = 0.7%.
#0.7% of the total area is being checked for drcs
#0.7% of the total area was checked
#   number of violations = 552
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    EolKO      Enc ViaInPin   Totals
#	M1            5        0        0       13        0       37       55
#	M2            0        1        1        1        0        0        3
#	M3            1        0        0        2      457        0      460
#	M4            2        2        0        6        0        0       10
#	M5            0        0        0        0       24        0       24
#	Totals        8        3        1       22      481       37      552
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1846.37 (MB), peak = 1977.89 (MB)
#start 1st optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 525
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            6       14        0       37       57
#	M2            0        0        0        0        0
#	M3            0        0      443        0      443
#	M4            0        1        0        0        1
#	M5            0        0       24        0       24
#	Totals        6       15      467       37      525
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1897.48 (MB), peak = 1977.89 (MB)
#start 2nd optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 527
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            4        7        0       37       48
#	M2            0        0        0        0        0
#	M3            0        0      451        0      451
#	M4            0        4        0        0        4
#	M5            0        0       24        0       24
#	Totals        4       11      475       37      527
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1910.83 (MB), peak = 1977.89 (MB)
#start 3rd optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 541
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            5       14        0       38       57
#	M2            0        0        0        0        0
#	M3            0        0      459        0      459
#	M4            0        2        0        0        2
#	M5            0        0       23        0       23
#	Totals        5       16      482       38      541
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1902.39 (MB), peak = 1977.89 (MB)
#start 4th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 539
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            4       12        0       38       54
#	M2            0        0        0        0        0
#	M3            0        0      457        0      457
#	M4            0        5        0        0        5
#	M5            0        0       23        0       23
#	Totals        4       17      480       38      539
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1900.48 (MB), peak = 1977.89 (MB)
#start 5th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 537
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            3       11        0       39       53
#	M2            0        0        0        0        0
#	M3            0        0      460        0      460
#	M4            0        2        0        0        2
#	M5            0        0       22        0       22
#	Totals        3       13      482       39      537
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1895.71 (MB), peak = 1977.89 (MB)
#start 6th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 539
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            2       15        0       38       55
#	M2            0        0        0        0        0
#	M3            0        1      460        0      461
#	M4            0        2        0        0        2
#	M5            0        0       21        0       21
#	Totals        2       18      481       38      539
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1940.77 (MB), peak = 1977.89 (MB)
#start 7th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 541
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            5       12        0       39       56
#	M2            0        0        0        0        0
#	M3            0        0      460        0      460
#	M4            0        2        0        0        2
#	M5            0        0       23        0       23
#	Totals        5       14      483       39      541
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1955.11 (MB), peak = 1977.89 (MB)
#start 8th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 542
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            4       13        0       38       55
#	M2            0        0        0        0        0
#	M3            0        0      460        0      460
#	M4            0        5        0        0        5
#	M5            0        0       22        0       22
#	Totals        4       18      482       38      542
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1945.26 (MB), peak = 1977.89 (MB)
#start 9th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 544
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            7       14        0       39       60
#	M2            0        0        0        0        0
#	M3            0        0      461        0      461
#	M4            0        1        0        0        1
#	M5            0        0       22        0       22
#	Totals        7       15      483       39      544
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1946.37 (MB), peak = 1977.89 (MB)
#start 10th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 540
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            5       13        0       39       57
#	M2            0        0        0        0        0
#	M3            0        0      459        0      459
#	M4            0        2        0        0        2
#	M5            0        0       22        0       22
#	Totals        5       15      481       39      540
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1938.31 (MB), peak = 1977.89 (MB)
#start 11th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 549
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            9       16        0       39       64
#	M2            0        0        0        0        0
#	M3            0        0      460        0      460
#	M4            0        2        0        0        2
#	M5            0        0       23        0       23
#	Totals        9       18      483       39      549
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1944.48 (MB), peak = 1977.89 (MB)
#start 12th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 539
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            6       11        0       39       56
#	M2            0        0        0        0        0
#	M3            0        0      459        0      459
#	M4            0        1        0        0        1
#	M5            0        0       23        0       23
#	Totals        6       12      482       39      539
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1940.33 (MB), peak = 1977.89 (MB)
#start 13th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 542
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            5       14        0       40       59
#	M2            0        0        0        0        0
#	M3            0        0      460        0      460
#	M4            0        1        0        0        1
#	M5            0        0       22        0       22
#	Totals        5       15      482       40      542
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1953.39 (MB), peak = 1977.89 (MB)
#start 14th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 532
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            4        9        0       38       51
#	M2            0        0        0        0        0
#	M3            0        0      455        0      455
#	M4            0        3        0        0        3
#	M5            0        0       23        0       23
#	Totals        4       12      478       38      532
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1950.96 (MB), peak = 1977.89 (MB)
#start 15th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 538
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            7       12        0       39       58
#	M2            0        0        0        0        0
#	M3            0        0      455        0      455
#	M4            0        2        0        0        2
#	M5            0        0       23        0       23
#	Totals        7       14      478       39      538
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1944.80 (MB), peak = 1977.89 (MB)
#start 16th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 546
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1           10       14        0       40       64
#	M2            0        0        0        0        0
#	M3            0        0      457        0      457
#	M4            0        3        0        0        3
#	M5            0        0       22        0       22
#	Totals       10       17      479       40      546
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1974.11 (MB), peak = 1980.45 (MB)
#start 17th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 535
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            4       18        0       40       62
#	M2            0        0        0        0        0
#	M3            0        0      450        0      450
#	M4            0        2        0        0        2
#	M5            0        0       21        0       21
#	Totals        4       20      471       40      535
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1983.10 (MB), peak = 1997.64 (MB)
#start 18th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 532
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            4       11        0       39       54
#	M2            0        0        0        0        0
#	M3            0        0      453        0      453
#	M4            0        2        0        0        2
#	M5            0        0       23        0       23
#	Totals        4       13      476       39      532
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1984.54 (MB), peak = 1997.64 (MB)
#start 19th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 535
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            7       16        0       37       60
#	M2            0        0        0        0        0
#	M3            0        0      446        0      446
#	M4            0        4        0        0        4
#	M5            0        0       25        0       25
#	Totals        7       20      471       37      535
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1988.25 (MB), peak = 1997.64 (MB)
#start 20th optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 527
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            5       12        0       38       55
#	M2            0        0        0        0        0
#	M3            0        0      442        0      442
#	M4            0        5        0        0        5
#	M5            0        0       25        0       25
#	Totals        5       17      467       38      527
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1983.38 (MB), peak = 1997.64 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 27
#Total wire length = 41901 um.
#Total half perimeter of net bounding box = 41956 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 17035 um.
#Total wire length on LAYER M3 = 14615 um.
#Total wire length on LAYER M4 = 5070 um.
#Total wire length on LAYER M5 = 4986 um.
#Total wire length on LAYER M6 = 37 um.
#Total wire length on LAYER M7 = 156 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 24745
#Up-Via Summary (total 24745):
#           
#-----------------------
# M1               9384
# M2              13459
# M3                451
# M4               1406
# M5                 25
# M6                 20
#-----------------------
#                 24745 
#
#Total number of DRC violations = 527
#Total number of violations on LAYER M1 = 55
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 442
#Total number of violations on LAYER M4 = 5
#Total number of violations on LAYER M5 = 25
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#Cpu time = 00:02:33
#Elapsed time = 00:02:35
#Increased memory = 10.30 (MB)
#Total memory = 1780.75 (MB)
#Peak memory = 1997.64 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat May  3 15:04:55 2025
#
#
#Start Post Route Wire Spread.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 27
#Total wire length = 41901 um.
#Total half perimeter of net bounding box = 41956 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 17035 um.
#Total wire length on LAYER M3 = 14615 um.
#Total wire length on LAYER M4 = 5070 um.
#Total wire length on LAYER M5 = 4986 um.
#Total wire length on LAYER M6 = 37 um.
#Total wire length on LAYER M7 = 156 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 24745
#Up-Via Summary (total 24745):
#           
#-----------------------
# M1               9384
# M2              13459
# M3                451
# M4               1406
# M5                 25
# M6                 20
#-----------------------
#                 24745 
#
#   number of violations = 527
#
#    By Layer and Type :
#	         MetSpc    EolKO      Enc ViaInPin   Totals
#	M1            5       12        0       38       55
#	M2            0        0        0        0        0
#	M3            0        0      442        0      442
#	M4            0        5        0        0        5
#	M5            0        0       25        0       25
#	Totals        5       17      467       38      527
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1791.85 (MB), peak = 1997.64 (MB)
#CELL_VIEW MSDAP,init has 527 DRC violations
#Total number of DRC violations = 527
#Total number of violations on LAYER M1 = 55
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 442
#Total number of violations on LAYER M4 = 5
#Total number of violations on LAYER M5 = 25
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER Pad = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 27
#Total wire length = 41901 um.
#Total half perimeter of net bounding box = 41956 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 17035 um.
#Total wire length on LAYER M3 = 14615 um.
#Total wire length on LAYER M4 = 5070 um.
#Total wire length on LAYER M5 = 4986 um.
#Total wire length on LAYER M6 = 37 um.
#Total wire length on LAYER M7 = 156 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER Pad = 0 um.
#Total number of vias = 24745
#Up-Via Summary (total 24745):
#           
#-----------------------
# M1               9384
# M2              13459
# M3                451
# M4               1406
# M5                 25
# M6                 20
#-----------------------
#                 24745 
#
#route_detail Statistics:
#Cpu time = 00:02:33
#Elapsed time = 00:02:35
#Increased memory = 10.30 (MB)
#Total memory = 1780.75 (MB)
#Peak memory = 1997.64 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#route_global_detail statistics:
#Cpu time = 00:02:34
#Elapsed time = 00:02:36
#Increased memory = -18.31 (MB)
#Total memory = 1749.62 (MB)
#Peak memory = 1997.64 (MB)
#Number of warnings = 25
#Total number of warnings = 75
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sat May  3 15:04:55 2025
#
**opt_design ... cpu = 0:03:02, real = 0:03:06, mem = 1712.6M, totSessionCpu=0:09:43 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
New Signature Flow (restoreNanoRouteOptions) ....
#num needed restored net=0
#need_extraction net=0 (total=3724)
#WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
#Start routing data preparation on Sat May  3 15:04:56 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 3230 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 137 nets.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1716.45 (MB), peak = 1997.64 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
#Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#PVT_0P77V_0C.hold_rc [ 0.00] 
#PVT_0P63V_100C.setup_rc [100.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 100.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [20, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
#found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
#number model r/c [2,1] [20,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1732.22 (MB), peak = 1997.64 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
#Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#PVT_0P77V_0C.hold_rc [ 0.00] 
#PVT_0P63V_100C.setup_rc [100.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 100.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [20, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
#found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
#number model r/c [2,1] [20,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1741.10 (MB), peak = 1997.64 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Sat May  3 15:05:00 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 3230 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 137 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1735.21 (MB), peak = 1997.64 (MB)
#Start routing data preparation on Sat May  3 15:05:00 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 3230 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 137 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1735.21 (MB), peak = 1997.64 (MB)
#Init Design Signature = -631732381
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#5x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 11 hboxes with single thread on machine with  3.69GHz 512KB Cache 32CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 3190 nets were built. 160 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    21.54 (MB), total memory =  1756.88 (MB), peak memory =  1997.64 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1741.12 (MB), peak = 1997.64 (MB)
#RC Statistics: 14361 Res, 7768 Ground Cap, 112 XCap (Edge to Edge)
#RC V/H edge ratio: 0.50, Avg V/H Edge Length: 6953.80 (8730), Avg L-Edge Length: 12689.62 (4709)
#Start writing rcdb into /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_pNe5ZJ.rcdb.d
2025/05/03 15:05:02 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:05:02 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
#Finish writing rcdb with 17631 nodes, 14441 edges, and 232 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1744.25 (MB), peak = 1997.64 (MB)
Restoring parasitic data from file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_pNe5ZJ.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2015.031M)
Following multi-corner parasitics specified:
	/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_pNe5ZJ.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell MSDAP has rcdb /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_pNe5ZJ.rcdb.d specified
Cell MSDAP, hinst 
Reading RCDB with compressed RC data.
2025/05/03 15:05:02 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:05:02 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 15:05:02 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:05:02 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 1991.031M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:05
#Elapsed time = 00:00:06
#Increased memory = 24.71 (MB)
#Total memory = 1741.17 (MB)
#Peak memory = 1997.64 (MB)
#
#160 inserted nodes are removed
#Final Design Signature = -631732381
**opt_design ... cpu = 0:03:08, real = 0:03:13, mem = 1724.8M, totSessionCpu=0:09:49 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1990.59)
Initializing multi-corner resistance tables ...
Reading RCDB with compressed RC data.
Total number of fetched objects 3255
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3724,  86.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2066.39 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2066.39 CPU=0:00:00.8 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2066.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2066.4M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2012.51)
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 2. 
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 3255. 
Total number of fetched objects 3255
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3724,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2037.75 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2037.75 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:09:51 mem=2037.7M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.040  | 15.040  | 32.514  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.122%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:03:10, real = 0:03:15, mem = 1755.4M, totSessionCpu=0:09:51 **
**opt_design ... cpu = 0:03:10, real = 0:03:15, mem = 1755.4M, totSessionCpu=0:09:51 **
Executing marking Critical Nets1
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**opt_design ... cpu = 0:03:10, real = 0:03:15, mem = 1755.4M, totSessionCpu=0:09:51 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1996.82M, totSessionCpu=0:09:51).
**opt_design ... cpu = 0:03:10, real = 0:03:15, mem = 1755.4M, totSessionCpu=0:09:51 **

[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       postroute.recovery
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:03:11, real = 0:03:16, mem = 1754.8M, totSessionCpu=0:09:51 **
2025/05/03 15:05:05 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:05:05 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 3255
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3724,  86.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.8 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 3255. 
Total number of fetched objects 3255
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3724,  12.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:00:04.1 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:02.3/0:00:02.4 (1.0), mem = 0.0M
_______________________________________________________________________
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
Total number of fetched objects 3255
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3724,  86.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.8 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 3255. 
Total number of fetched objects 3255
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3724,  12.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:00:04.1 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:02.3/0:00:02.4 (1.0), mem = 0.0M

2025/05/03 15:05:08 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:05:08 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 15:05:08 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:05:08 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 15:05:08 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:05:08 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 15:05:08 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:05:08 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 15:05:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:05:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 15:05:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:05:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 15:05:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:05:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 15:05:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:05:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>

------------------------------------------------------------
     opt_design Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 
Hold  views included:
 PVT_0P77V_0C.hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.040  | 15.040  | 32.514  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+
|PVT_0P63V_100C.setup_view
|                    | 15.040  | 15.040  | 32.514  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.001  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    3    |    3    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+
|PVT_0P77V_0C.hold_view
|                    | -0.000  | -0.000  |  0.001  |
|                    | -0.001  | -0.001  |  0.000  |
|                    |    3    |    3    |    0    |
|                    |   490   |   489   |   117   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.122%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:03:13, real = 0:03:20, mem = 1755.6M, totSessionCpu=0:09:54 **
 ReSet Options after AAE Based Opt flow 
*** Finished opt_design ***
      timing.setup.tns  timing.setup.wns  snapshot
UM:*          0.000 ns         15.040 ns  final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       opt_design_postroute
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       postroute
@file 89:
@file 90: # write_db MSDAP_FINAL -def -verilog
@file 91: #set_db write_stream_virtual_connection false
@file 92:
@file 93: #write_netlist MSDAP_lvs.v -top_module_first -top_module MSDAP -exclude_leaf_cells -phys -flat -exclude_insts_of_cells { TAPCELL_ASAP7_75t_R TAPCELL_ASAP7_75t_L TAPCELL_ASAP7_75t_SL TAPCELL_ASAP7_75t_SRAM TAPCELL_WITH_FILLER_ASAP7_75t_R TAPCELL_WITH_FILLER_ASAP7_75t_L TAPCELL_WITH_FILLER_ASAP7_75t_SL TAPCELL_WITH_FILLER_ASAP7_75t_SRAM FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM } 
@file 94:
@file 95: #write_netlist MSDAP_sim.v -top_module_first -top_module MSDAP -exclude_leaf_cells -exclude_insts_of_cells { TAPCELL_ASAP7_75t_R TAPCELL_ASAP7_75t_L TAPCELL_ASAP7_75t_SL TAPCELL_ASAP7_75t_SRAM TAPCELL_WITH_FILLER_ASAP7_75t_R TAPCELL_WITH_FILLER_ASAP7_75t_L TAPCELL_WITH_FILLER_ASAP7_75t_SL TAPCELL_WITH_FILLER_ASAP7_75t_SRAM FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM } 
@file 96:
@file 97: #write_stream -mode ALL -map_file /proj/cad/library/asap7/asap7_pdk_r1p7/cdslib/asap7_TechLib \
@file 98: #-uniquify_cell_names -merge { \
@file 99: #/proj/cad/library/asap7/asap7sc7p5t_27/GDS/asap7sc7p5t_27_L_201211.gds \
@file 100: #/proj/cad/library/asap7/asap7sc7p5t_27/GDS/asap7sc7p5t_27_R_201211.gds \
@file 101: #/proj/cad/library/asap7/asap7sc7p5t_27/GDS/asap7sc7p5t_27_SL_201211.gds \
@file 102: #/proj/cad/library/asap7/asap7sc7p5t_27/GDS/asap7sc7p5t_27_SRAM_201211.gds \
@file 103: #/home/eng/t/txg150930/workspace/ASIC/Memory/gds/SRAM1RW128x12_x4.gds \
@file 104: #/home/eng/t/txg150930/workspace/ASIC/Memory/gds/SRAM1RW256x8_x4.gds \
@file 105: #/home/eng/t/txg150930/workspace/ASIC/Memory/gds/SRAM2RW16x8_x4.gds }  \
@file 106: #MSDAP.gds
@file 107:
@file 108: #write_sdf MSDAP_physical.sdf
@file 109:
@file 110: # 18. Extracts RC characteristics for the interconnects
@file 111: set_db extract_rc_coupled true
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
@file 112: extract_rc
#num needed restored net=0
#need_extraction net=0 (total=3724)
#WARNING (NRDB-976) The TRACK STEP 0.3200 for preferred direction tracks is smaller than the PITCH 8.1600 for LAYER Pad. This will cause routability problems for NanoRoute.
#Start routing data preparation on Sat May  3 15:05:10 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 3230 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 137 nets.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1745.11 (MB), peak = 1997.64 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
#Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#PVT_0P77V_0C.hold_rc [ 0.00] 
#PVT_0P63V_100C.setup_rc [100.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 100.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [20, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
#found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
#number model r/c [2,1] [20,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1758.65 (MB), peak = 1997.64 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
#Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#PVT_0P77V_0C.hold_rc [ 0.00] 
#PVT_0P63V_100C.setup_rc [100.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 100.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [20, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
#found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
#number model r/c [2,1] [20,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1767.36 (MB), peak = 1997.64 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Sat May  3 15:05:15 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 3230 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 137 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1762.81 (MB), peak = 1997.64 (MB)
#Start routing data preparation on Sat May  3 15:05:15 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.700.
#Voltage range [0.000 - 0.630] has 3230 nets.
#Voltage range [0.000 - 0.000] has 356 nets.
#Voltage range [0.630 - 0.630] has 1 net.
#Voltage range [0.000 - 0.700] has 137 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1762.81 (MB), peak = 1997.64 (MB)
#Init Design Signature = -631732381
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#5x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 11 hboxes with single thread on machine with  3.69GHz 512KB Cache 32CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 3190 nets were built. 160 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    20.75 (MB), total memory =  1784.27 (MB), peak memory =  1997.64 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1768.92 (MB), peak = 1997.64 (MB)
#RC Statistics: 14361 Res, 7768 Ground Cap, 112 XCap (Edge to Edge)
#RC V/H edge ratio: 0.50, Avg V/H Edge Length: 6953.80 (8730), Avg L-Edge Length: 12689.62 (4709)
#Start writing rcdb into /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_qhmueb.rcdb.d
2025/05/03 15:05:16 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:05:16 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
#Finish writing rcdb with 17631 nodes, 14441 edges, and 232 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1772.13 (MB), peak = 1997.64 (MB)
Restoring parasitic data from file '/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_qhmueb.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2046.281M)
Following multi-corner parasitics specified:
	/usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_qhmueb.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell MSDAP has rcdb /usr/tmp/innovus_temp_958605_engnx04a.utdallas.edu_oma190007_Q0bmL8/nr958605_qhmueb.rcdb.d specified
Cell MSDAP, hinst 
Reading RCDB with compressed RC data.
2025/05/03 15:05:16 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:05:16 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
2025/05/03 15:05:16 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:05:16 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:01.0 mem: 2022.281M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:05
#Elapsed time = 00:00:07
#Increased memory = 25.88 (MB)
#Total memory = 1770.98 (MB)
#Peak memory = 1997.64 (MB)
#
#160 inserted nodes are removed
#Final Design Signature = -631732381
@file 113:
@file 114: #write_parasitics -spef_file MSDAP.PVT_0P63V_100C.par.spef -rc_corner PVT_0P63V_100C.setup_rc
@file 115: #write_parasitics -spef_file MSDAP.PVT_0P77V_0C.par.spef -rc_corner PVT_0P77V_0C.hold_rc
@file 116:
@file 117: # 19. Save the design
@file 118: write_db MSDAP_FINAL
The in-memory database contained RC information but was not saved. To save 
the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=05/03 15:05:17, mem=1691.7M)
% Begin Save ccopt configuration ... (date=05/03 15:05:17, mem=1693.2M)
% End Save ccopt configuration ... (date=05/03 15:05:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1693.9M, current mem=1693.9M)
% Begin Save netlist data ... (date=05/03 15:05:17, mem=1693.9M)
Writing Binary DB to MSDAP_FINAL/MSDAP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/03 15:05:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1694.0M, current mem=1694.0M)
2025/05/03 15:05:17 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:05:17 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
Saving congestion map file MSDAP_FINAL/MSDAP.route.congmap.gz ...
2025/05/03 15:05:17 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:05:17 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% Begin Save AAE data ... (date=05/03 15:05:17, mem=1694.6M)
Saving AAE Data ...
% End Save AAE data ... (date=05/03 15:05:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1694.6M, current mem=1694.6M)
% Begin Save clock tree data ... (date=05/03 15:05:17, mem=1747.6M)
% End Save clock tree data ... (date=05/03 15:05:18, total cpu=0:00:00.0, real=0:00:01.0, peak res=1747.6M, current mem=1747.6M)
Saving preference file MSDAP_FINAL/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
2025/05/03 15:05:18 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:05:18 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% Begin Save floorplan data ... (date=05/03 15:05:18, mem=1778.0M)
Saving floorplan file ...
2025/05/03 15:05:18 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:05:18 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
% End Save floorplan data ... (date=05/03 15:05:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1778.1M, current mem=1778.1M)
Saving PG file MSDAP_FINAL/MSDAP.pg.gz
2025/05/03 15:05:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:05:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1975.5M) ***
Saving Drc markers ...
2025/05/03 15:05:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:05:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
... 527 markers are saved ...
... 527 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=05/03 15:05:19, mem=1778.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=05/03 15:05:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1778.2M, current mem=1778.2M)
% Begin Save routing data ... (date=05/03 15:05:19, mem=1778.2M)
Saving route file ...
2025/05/03 15:05:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
2025/05/03 15:05:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1975.5M) ***
% End Save routing data ... (date=05/03 15:05:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=1778.3M, current mem=1778.3M)
Saving property file MSDAP_FINAL/MSDAP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1978.5M) ***
#Saving pin access data to file MSDAP_FINAL/MSDAP.apa ...
#
Saving preRoute extracted patterns in file 'MSDAP_FINAL/MSDAP.techData.gz' ...
Saving preRoute extraction data in directory 'MSDAP_FINAL/extraction/' ...
Saving CPF database ...
*** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
% Begin Save power constraints data ... (date=05/03 15:05:19, mem=1779.5M)
% End Save power constraints data ... (date=05/03 15:05:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1779.5M, current mem=1779.5M)
PVT_0P77V_0C.hold_rc PVT_0P63V_100C.setup_rc
Generated self-contained design MSDAP_FINAL
#% End save design ... (date=05/03 15:05:23, total cpu=0:00:03.4, real=0:00:06.0, peak res=1781.3M, current mem=1781.3M)
*** Message Summary: 0 warning(s), 0 error(s)

@file 119:
@file 120: # 20. Output reports
@file 121: exec mkdir -p "reports"
@file 122: report_timing -late -max_paths 3 > reports/setup.rpt
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2021.33)
Reading RCDB with compressed RC data.
Total number of fetched objects 3255
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3724,  86.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2100.14 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2100.14 CPU=0:00:00.8 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2100.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2100.1M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2046.26)
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 2. 
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 3255. 
Total number of fetched objects 3255
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3724,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2071.5 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2071.5 CPU=0:00:00.1 REAL=0:00:00.0)
@file 123: report_timing -early -max_paths 3 > reports/hold.rpt
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2047.08)
Total number of fetched objects 3255
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3724,  86.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2095.38 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2095.38 CPU=0:00:00.8 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2095.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2095.4M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2044.5)
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 3255. 
Total number of fetched objects 3255
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3724,  12.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2050.65 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2050.65 CPU=0:00:00.1 REAL=0:00:00.0)
@file 124: report_power -out_file reports/power.rpt
PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.63V	    VDD
Using Power View: PVT_0P63V_100C.setup_view.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MSDAP
# Design Mode: 7nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2026.24)
Total number of fetched objects 3255
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3724,  86.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2112.69 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2112.69 CPU=0:00:00.8 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2112.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2112.7M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2046.81)
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 2. 
Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 3255. 
Total number of fetched objects 3255
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 3724,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2073.05 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2073.05 CPU=0:00:00.1 REAL=0:00:00.0)
Load RC corner of view PVT_0P63V_100C.setup_view

Begin Power Analysis

PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view
    0.00V	    VSS
    0.63V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1829.16MB/2992.25MB/1980.44MB)

Begin Processing Timing Window Data for Power Calculation

Sclk(30MHz) CK: assigning clock Sclk to net Sclk
Dclk(768049Hz) CK: assigning clock Dclk to net Dclk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1829.41MB/2992.25MB/1980.44MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1829.41MB/2992.25MB/1980.44MB)

Begin Processing Signal Activity


Starting Levelizing
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT)
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 10%
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 20%
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 30%
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 40%
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 50%
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 60%
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 70%
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 80%
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 90%

Finished Levelizing
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT)

Starting Activity Propagation
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 10%
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 20%

Finished Activity Propagation
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1829.86MB/2992.25MB/1980.44MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 3
      # of cell(s) missing leakage table: 3
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
SRAM1RW128x12                             internal power, leakge power, 
SRAM1RW256x8                              internal power, leakge power, 
SRAM2RW16x8                               internal power, leakge power, 



Starting Calculating power
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT)
 ... Calculating switching power
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 10%
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 20%
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 30%
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 40%
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 50%
 ... Calculating internal and leakage power
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 60%
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 70%
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 80%
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT): 90%

Finished Calculating power
2025-May-03 15:05:29 (2025-May-03 20:05:29 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1831.06MB/2992.25MB/1980.44MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1831.06MB/2992.25MB/1980.44MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=1831.26MB/2992.25MB/1980.44MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1831.26MB/2992.25MB/1980.44MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.03124088 	   16.5091%
Total Switching Power:       0.01363501 	    7.2054%
Total Leakage Power:         0.14435868 	   76.2856%
Total Power:                 0.18923458
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1832.07MB/2992.25MB/1980.44MB)


Output file is reports/power.rpt
@file 125: report_area -out_file reports/area.rpt
@file 126: check_drc -limit 500 -out_file reports/drc.rpt
#-limit 500                              # int, default=500, user setting
#-report reports/drc.rpt                 # string, default="", user setting
 *** Starting Verify DRC (MEM: 2050.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 59.904 61.056} 1 of 12
  VERIFY DRC ...... Sub-Area : 1 complete 67 Viols.
  VERIFY DRC ...... Sub-Area: {59.904 0.000 119.808 61.056} 2 of 12
  VERIFY DRC ...... Sub-Area : 2 complete 39 Viols.
  VERIFY DRC ...... Sub-Area: {119.808 0.000 179.712 61.056} 3 of 12
  VERIFY DRC ...... Sub-Area : 3 complete 41 Viols.
  VERIFY DRC ...... Sub-Area: {179.712 0.000 236.880 61.056} 4 of 12
  VERIFY DRC ...... Sub-Area : 4 complete 83 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 61.056 59.904 122.112} 5 of 12
  VERIFY DRC ...... Sub-Area : 5 complete 58 Viols.
  VERIFY DRC ...... Sub-Area: {59.904 61.056 119.808 122.112} 6 of 12
  VERIFY DRC ...... Sub-Area : 6 complete 54 Viols.
  VERIFY DRC ...... Sub-Area: {119.808 61.056 179.712 122.112} 7 of 12
  VERIFY DRC ...... Sub-Area : 7 complete 75 Viols.
  VERIFY DRC ...... Sub-Area: {179.712 61.056 236.880 122.112} 8 of 12
  VERIFY DRC ...... Sub-Area : 8 complete 55 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 122.112 59.904 180.288} 9 of 12
  VERIFY DRC ...... Sub-Area : 9 complete 10 Viols.
  VERIFY DRC ...... Sub-Area: {59.904 122.112 119.808 180.288} 10 of 12
  VERIFY DRC ...... Sub-Area : 10 complete 5 Viols.
  VERIFY DRC ...... Sub-Area: {119.808 122.112 179.712 180.288} 11 of 12
  VERIFY DRC ...... Sub-Area : 11 complete 5 Viols.
  VERIFY DRC ...... Sub-Area: {179.712 122.112 236.880 180.288} 12 of 12
  VERIFY DRC ...... Sub-Area : 12 complete 6 Viols.

  Verification Complete : 498 Viols.

 *** End Verify DRC (CPU: 0:00:04.6  ELAPSED TIME: 5.00  MEM: -2.0M) ***

@file 127: exit

*** Memory Usage v#1 (Current mem = 1981.637M, initial mem = 270.188M) ***
*** Message Summary: 1181 warning(s), 13 error(s)

--- Ending "Innovus" (totcpu=0:10:15, real=0:12:16, mem=1981.6M) ---
