module LoopMatmulStCSpad (
	clock,
	reset,
	io_req_ready,
	io_req_valid,
	io_req_bits_max_k,
	io_req_bits_max_j,
	io_req_bits_max_i,
	io_req_bits_pad_j,
	io_req_bits_pad_i,
	io_req_bits_dst_addr,
	io_req_bits_src_addr,
	io_req_bits_full_c,
	io_req_bits_act,
	io_req_bits_loop_id,
	io_req_bits_is_resadd,
	io_cmd_ready,
	io_cmd_valid,
	io_cmd_bits_rs1,
	io_cmd_bits_rs2,
	io_ex_k,
	io_ex_j,
	io_ex_i,
	io_ex_completed,
	io_idle,
	io_rob_overloaded,
	io_loop_id
);
	input clock;
	input reset;
	output wire io_req_ready;
	input io_req_valid;
	input [15:0] io_req_bits_max_k;
	input [15:0] io_req_bits_max_j;
	input [15:0] io_req_bits_max_i;
	input [3:0] io_req_bits_pad_j;
	input [3:0] io_req_bits_pad_i;
	input [13:0] io_req_bits_dst_addr;
	input [9:0] io_req_bits_src_addr;
	input io_req_bits_full_c;
	input [2:0] io_req_bits_act;
	input io_req_bits_loop_id;
	input io_req_bits_is_resadd;
	input io_cmd_ready;
	output wire io_cmd_valid;
	output wire [63:0] io_cmd_bits_rs1;
	output wire [63:0] io_cmd_bits_rs2;
	input [15:0] io_ex_k;
	input [15:0] io_ex_j;
	input [15:0] io_ex_i;
	input io_ex_completed;
	output wire io_idle;
	input io_rob_overloaded;
	output wire io_loop_id;
	reg state;
	reg [15:0] req_max_k;
	reg [15:0] req_max_j;
	reg [15:0] req_max_i;
	reg [3:0] req_pad_j;
	reg [3:0] req_pad_i;
	reg [13:0] req_dst_addr;
	reg [9:0] req_src_addr;
	reg req_full_c;
	reg [2:0] req_act;
	reg req_loop_id;
	reg req_is_resadd;
	wire [15:0] max_blocks = (req_full_c | |req_max_j[15:1] ? 16'h0001 : req_max_j);
	reg [15:0] j;
	reg [15:0] i;
	wire [24:0] _src_addr_T = {9'h000, i} * {9'h000, req_max_j};
	wire [24:0] _GEN = {9'h000, j};
	wire [28:0] _dst_addr_T = {15'h0000, req_dst_addr} + {(req_full_c ? _src_addr_T + _GEN : _src_addr_T + _GEN), 4'h0};
	wire [28:0] _src_addr_T_4 = {19'h00000, req_src_addr} + {_src_addr_T + _GEN, 4'h0};
	wire [16:0] _next_j_T_4 = {1'h0, j} + {1'h0, max_blocks};
	wire [15:0] blocks = (_next_j_T_4[15:0] <= req_max_j ? max_blocks : req_max_j - j);
	wire [15:0] _ex_ahead_T_22 = j + blocks;
	wire [15:0] _next_i_max_T = req_max_i - 16'h0001;
	wire _ex_ahead_T_20 = io_ex_i > i;
	wire io_cmd_valid_0 = (state & ~io_rob_overloaded) & (req_is_resadd ? (io_ex_completed | _ex_ahead_T_20) | ((io_ex_i == i) & (io_ex_j >= _ex_ahead_T_22)) : io_ex_completed | ((((req_act != 3'h2) & (req_act != 3'h4)) & (io_ex_k == (req_max_k - 16'h0001))) & ((io_ex_j >= _ex_ahead_T_22) | ((io_ex_j == (_ex_ahead_T_22 - 16'h0001)) & _ex_ahead_T_20))));
	wire _GEN_0 = (io_cmd_ready & io_cmd_valid_0) & state;
	wire [16:0] _next_i_T_3 = {1'h0, i} + 17'h00001;
	wire _next_i_T_4 = _next_i_T_3 > {1'h0, _next_i_max_T};
	wire [15:0] next_i = (_next_i_T_4 ? 16'h0000 : _next_i_T_3[15:0]);
	wire _next_j_T_5 = _next_j_T_4 > {1'h0, req_max_j - 16'h0001};
	wire _GEN_1 = ~state & io_req_valid;
	always @(posedge clock) begin
		if (reset)
			state <= 1'h0;
		else
			state <= _GEN_1 | (~((_GEN_0 & ~(|next_i)) & ((|next_i ? j : (_next_j_T_5 ? 16'h0000 : _next_j_T_4[15:0])) == 16'h0000)) & state);
		if (_GEN_1) begin
			req_max_k <= io_req_bits_max_k;
			req_max_j <= io_req_bits_max_j;
			req_max_i <= io_req_bits_max_i;
			req_pad_j <= io_req_bits_pad_j;
			req_pad_i <= io_req_bits_pad_i;
			req_dst_addr <= io_req_bits_dst_addr;
			req_src_addr <= io_req_bits_src_addr;
			req_full_c <= io_req_bits_full_c;
			req_act <= io_req_bits_act;
			req_loop_id <= io_req_bits_loop_id;
			req_is_resadd <= io_req_bits_is_resadd;
			j <= 16'h0000;
			i <= 16'h0000;
		end
		else begin
			if (~_GEN_0 | |next_i)
				;
			else if (_next_j_T_5)
				j <= 16'h0000;
			else
				j <= _next_j_T_4[15:0];
			if (_GEN_0)
				if (_next_i_T_4)
					i <= 16'h0000;
				else
					i <= _next_i_T_3[15:0];
		end
	end
	assign io_req_ready = ~state;
	assign io_cmd_valid = io_cmd_valid_0;
	assign io_cmd_bits_rs1 = {35'h000000008, _dst_addr_T[28:26], 11'h000, _dst_addr_T[14:0]};
	assign io_cmd_bits_rs2 = {11'h000, 5'h10 - {1'h0, (i == _next_i_max_T ? req_pad_i : 4'h0)}, 9'h000, {blocks[2:0], 4'h0} - {3'h0, (_ex_ahead_T_22 >= req_max_j ? req_pad_j : 4'h0)}, 2'h2, req_full_c, _src_addr_T_4[28:26], 11'h000, _src_addr_T_4[14:0]};
	assign io_idle = ~state;
	assign io_loop_id = req_loop_id;
endmodule
