Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:37:07 2015
| Host              : xsjrdevl17 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postsynth_timing_max.rpt
| Design            : mkPktMerge
| Device            : 7k70t-fbg676
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.383%)  route 0.466ns (67.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 4.645 - 3.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.752     0.752 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.217    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.310 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, unplaced)        0.466     1.776    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     1.999 r  fo/fifo_3/rp_reg[4]/Q
                         net (fo=6, unplaced)         0.466     2.465    fo/fifo_3/ram1/Q[4]
                         RAMB36E1                                     r  fo/fifo_3/ram1/mem_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  CLK
                         net (fo=0)                   0.000     3.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.677     3.677 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.442     4.119    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     4.202 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, unplaced)        0.442     4.645    fo/fifo_3/ram1/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram1/mem_reg_0/CLKARDCLK
                         clock pessimism              0.108     4.753    
                         clock uncertainty           -0.035     4.717    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.499     4.218    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.218    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.383%)  route 0.466ns (67.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 4.645 - 3.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.752     0.752 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.217    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.310 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, unplaced)        0.466     1.776    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     1.999 r  fo/fifo_3/rp_reg[0]/Q
                         net (fo=10, unplaced)        0.466     2.465    fo/fifo_3/ram1/Q[0]
                         RAMB36E1                                     r  fo/fifo_3/ram1/mem_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  CLK
                         net (fo=0)                   0.000     3.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.677     3.677 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.442     4.119    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     4.202 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, unplaced)        0.442     4.645    fo/fifo_3/ram1/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram1/mem_reg_0/CLKARDCLK
                         clock pessimism              0.108     4.753    
                         clock uncertainty           -0.035     4.717    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.499     4.218    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.218    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.383%)  route 0.466ns (67.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 4.645 - 3.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.752     0.752 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.217    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.310 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, unplaced)        0.466     1.776    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     1.999 r  fo/fifo_3/rp_reg[1]/Q
                         net (fo=9, unplaced)         0.466     2.465    fo/fifo_3/ram1/Q[1]
                         RAMB36E1                                     r  fo/fifo_3/ram1/mem_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  CLK
                         net (fo=0)                   0.000     3.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.677     3.677 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.442     4.119    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     4.202 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, unplaced)        0.442     4.645    fo/fifo_3/ram1/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram1/mem_reg_0/CLKARDCLK
                         clock pessimism              0.108     4.753    
                         clock uncertainty           -0.035     4.717    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.499     4.218    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.218    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.383%)  route 0.466ns (67.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 4.645 - 3.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.752     0.752 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.217    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.310 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, unplaced)        0.466     1.776    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     1.999 r  fo/fifo_3/rp_reg[2]/Q
                         net (fo=8, unplaced)         0.466     2.465    fo/fifo_3/ram1/Q[2]
                         RAMB36E1                                     r  fo/fifo_3/ram1/mem_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  CLK
                         net (fo=0)                   0.000     3.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.677     3.677 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.442     4.119    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     4.202 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, unplaced)        0.442     4.645    fo/fifo_3/ram1/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram1/mem_reg_0/CLKARDCLK
                         clock pessimism              0.108     4.753    
                         clock uncertainty           -0.035     4.717    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.499     4.218    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.218    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.383%)  route 0.466ns (67.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 4.645 - 3.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.752     0.752 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.217    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.310 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, unplaced)        0.466     1.776    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     1.999 r  fo/fifo_3/rp_reg[3]/Q
                         net (fo=7, unplaced)         0.466     2.465    fo/fifo_3/ram1/Q[3]
                         RAMB36E1                                     r  fo/fifo_3/ram1/mem_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  CLK
                         net (fo=0)                   0.000     3.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.677     3.677 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.442     4.119    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     4.202 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, unplaced)        0.442     4.645    fo/fifo_3/ram1/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram1/mem_reg_0/CLKARDCLK
                         clock pessimism              0.108     4.753    
                         clock uncertainty           -0.035     4.717    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.499     4.218    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.218    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.383%)  route 0.466ns (67.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 4.645 - 3.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.752     0.752 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.217    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.310 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, unplaced)        0.466     1.776    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     1.999 r  fo/fifo_3/rp_reg[4]/Q
                         net (fo=6, unplaced)         0.466     2.465    fo/fifo_3/ram1/Q[4]
                         RAMB36E1                                     r  fo/fifo_3/ram1/mem_reg_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  CLK
                         net (fo=0)                   0.000     3.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.677     3.677 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.442     4.119    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     4.202 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, unplaced)        0.442     4.645    fo/fifo_3/ram1/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram1/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.108     4.753    
                         clock uncertainty           -0.035     4.717    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.499     4.218    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.218    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.383%)  route 0.466ns (67.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 4.645 - 3.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.752     0.752 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.217    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.310 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, unplaced)        0.466     1.776    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     1.999 r  fo/fifo_3/rp_reg[0]/Q
                         net (fo=10, unplaced)        0.466     2.465    fo/fifo_3/ram1/Q[0]
                         RAMB36E1                                     r  fo/fifo_3/ram1/mem_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  CLK
                         net (fo=0)                   0.000     3.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.677     3.677 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.442     4.119    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     4.202 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, unplaced)        0.442     4.645    fo/fifo_3/ram1/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram1/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.108     4.753    
                         clock uncertainty           -0.035     4.717    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.499     4.218    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.218    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.383%)  route 0.466ns (67.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 4.645 - 3.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.752     0.752 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.217    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.310 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, unplaced)        0.466     1.776    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     1.999 r  fo/fifo_3/rp_reg[1]/Q
                         net (fo=9, unplaced)         0.466     2.465    fo/fifo_3/ram1/Q[1]
                         RAMB36E1                                     r  fo/fifo_3/ram1/mem_reg_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  CLK
                         net (fo=0)                   0.000     3.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.677     3.677 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.442     4.119    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     4.202 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, unplaced)        0.442     4.645    fo/fifo_3/ram1/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram1/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.108     4.753    
                         clock uncertainty           -0.035     4.717    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.499     4.218    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.218    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.383%)  route 0.466ns (67.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 4.645 - 3.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.752     0.752 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.217    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.310 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, unplaced)        0.466     1.776    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     1.999 r  fo/fifo_3/rp_reg[2]/Q
                         net (fo=8, unplaced)         0.466     2.465    fo/fifo_3/ram1/Q[2]
                         RAMB36E1                                     r  fo/fifo_3/ram1/mem_reg_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  CLK
                         net (fo=0)                   0.000     3.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.677     3.677 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.442     4.119    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     4.202 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, unplaced)        0.442     4.645    fo/fifo_3/ram1/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram1/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.108     4.753    
                         clock uncertainty           -0.035     4.717    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.499     4.218    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.218    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK rise@3.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.383%)  route 0.466ns (67.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 4.645 - 3.000 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.752     0.752 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.217    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.310 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, unplaced)        0.466     1.776    fo/fifo_3/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/rp_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     1.999 r  fo/fifo_3/rp_reg[3]/Q
                         net (fo=7, unplaced)         0.466     2.465    fo/fifo_3/ram1/Q[3]
                         RAMB36E1                                     r  fo/fifo_3/ram1/mem_reg_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  CLK
                         net (fo=0)                   0.000     3.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.677     3.677 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.442     4.119    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     4.202 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, unplaced)        0.442     4.645    fo/fifo_3/ram1/CLK_IBUF_BUFG
                                                                      r  fo/fifo_3/ram1/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.108     4.753    
                         clock uncertainty           -0.035     4.717    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.499     4.218    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.218    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                  1.754    




