Oren Avissar , Rajeev Barua , Dave Stewart, Heterogeneous memory management for embedded systems, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA[doi>10.1145/502217.502223]
Oren Avissar , Rajeev Barua , Dave Stewart, An optimal memory allocation scheme for scratch-pad-based embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.1 n.1, p.6-26, November 2002[doi>10.1145/581888.581891]
Rajeshwari Banakar , Stefan Steinke , Bo-Sik Lee , M. Balakrishnan , Peter Marwedel, Scratchpad memory: design alternative for cache on-chip memory in embedded systems, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado[doi>10.1145/774789.774805]
Christian Bienia , Kai Li, Benchmarking modern multiprocessors, Princeton University, Princeton, NJ, 2011
Nathan L. Binkert , Ronald G. Dreslinski , Lisa R. Hsu , Kevin T. Lim , Ali G. Saidi , Steven K. Reinhardt, The M5 Simulator: Modeling Networked Systems, IEEE Micro, v.26 n.4, p.52-60, July 2006[doi>10.1109/MM.2006.82]
Weijia Che , Amrit Panda , Karam S. Chatha, Compilation of stream programs for multicore processors that incorporate scratchpad memories, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Yiran Chen , Hai (Helen) Li , Xiaobin Wang , Wenzhong Zhu , Wei Xu , Tong Zhang, A nondestructive self-reference scheme for spin-transfer torque random access memory (STT-RAM), Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Ki Chul Chun , Pulkit Jain , Chris H. Kim, A 0.9V, 65nm logic-compatible embedded DRAM with > 1ms data retention time and 53% less static power than a power-gated SRAM, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594261]
David E. Culler , Anoop Gupta , Jaswinder Pal Singh, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1997
Gaurav Dhiman , Raid Ayoub , Tajana Rosing, PDRAM: a hybrid PRAM and DRAM main memory system, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630086]
Angel Dominguez , Sumesh Udayakumaran , Rajeev Barua, Heap data allocation to scratch-pad memory in embedded systems, Journal of Embedded Computing, v.1 n.4, p.521-540, December 2005
Xiangyu Dong , Norman P. Jouppi , Yuan Xie, PCRAMsim: system-level performance, energy, and area modeling for phase-change ram, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687449]
Xiangyu Dong , Xiaoxia Wu , Guangyu Sun , Yuan Xie , Helen Li , Yiran Chen, Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391610]
Jiayi Du , Yan Wang , Qingfeng Zhuge , Jingtong Hu , Edwin H. Sha, Efficient Loop Scheduling for Chip Multiprocessors with Non-Volatile Main Memory, Journal of Signal Processing Systems, v.71 n.3, p.261-273, June      2013[doi>10.1007/s11265-012-0703-5]
Alexandre P. Ferreira , Miao Zhou , Santiago Bock , Bruce Childers , Rami Melhem , Daniel MossÃ©, Increasing PCM main memory lifetime, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Yibo Guo , Qingfeng Zhuge , Jingtong Hu , Meikang Qiu , Edwin H. -M. Sha, Optimal Data Allocation for Scratch-Pad Memory on Embedded Multi-core Systems, Proceedings of the 2011 International Conference on Parallel Processing, p.464-471, September 13-16, 2011[doi>10.1109/ICPP.2011.79]
M. Hosomi, H. Yamagishi. et al. 2005. A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-ram. In Proceedings of the International Symposium on Low-Power Electronics and Design (ISLPED'09). 459--462.
Jingtong Hu , Wei-Che Tseng , C. J. Xue , Qingfeng Zhuge , Yingchao Zhao , E. H.-M. Sha, Write Activity Minimization for Nonvolatile Main Memory Via Scheduling and Recomputation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.4, p.584-592, April 2011[doi>10.1109/TCAD.2010.2097307]
Jingtong Hu , Chun Jason Xue , Wei-Che Tseng , Yi He , Meikang Qiu , Edwin H.-M. Sha, Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837363]
Jingtong Hu , Chun Jason Xue , Wei-Che Tseng , Qingfeng Zhuge , Edwin H. -M. Sha, Minimizing write activities to non-volatile memory via scheduling and recomputation, Proceedings of the 2010 IEEE 8th Symposium on Application Specific Processors (SASP), p.101-106, June 13-14, 2010[doi>10.1109/SASP.2010.5521139]
J. Hu, C. J. Xue, Q. Zhuge, W.-C. Tseng, and E. H.-M. Sha. 2011. Towards energy efficient hybrid on-chip scratch pad memory with non-volatile memory. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'11). 1--6.
J. Hu, C. J. Xue, Q. Zhuge, W.-C. Tseng, and E. H.-M. Sha. 2012a. Data allocation optimization for hybrid scratch pad memory with sram and non-volatile memory. IEEE Trans. VLSI Syst., 1--9.
Jingtong Hu , Chun Jason Xue , Qingfeng Zhuge , Wei-Che Tseng , Edwin H.-M. Sha, Write activity reduction on non-volatile main memories for embedded chip multiprocessors, ACM Transactions on Embedded Computing Systems (TECS), v.12 n.3, p.1-27, March 2013[doi>10.1145/2442116.2442127]
Jingtong Hu , Qingfeng Zhuge , Chun Jason Xue , Wei-Che Tseng , Edwin H. M. Sha, Optimizing Data Allocation and Memory Configuration for Non-Volatile Memory Based Hybrid SPM on Embedded CMPs, Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum, p.982-989, May 21-25, 2012[doi>10.1109/IPDPSW.2012.120]
Z. Hu, G. Gerfin, B. Dobry, and G. R. Gao. 2006. Programming experience on cyclops-64 multi-core chip architecture. In Proceedings of the 1st Workshop on Software Tools for Multi-Core Systems (STMCS'06).
Lei Jiang , Yu Du , Youtao Zhang , Bruce R. Childers , Jun Yang, LLS: Cooperative integration of wear-leveling and salvaging for PCM main memory, Proceedings of the 2011 IEEE/IFIP 41st International Conference on Dependable Systems&Networks;, p.221-232, June 27-30, 2011[doi>10.1109/DSN.2011.5958221]
Yongsoo Joo , Dimin Niu , Xiangyu Dong , Guangyu Sun , Naehyuck Chang , Yuan Xie, Energy- and endurance-aware design of phase change memory caches, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
M. Kandemir , M. J. Irwin , G. Chen , I. Kolcu, Banked scratch-pad memory management for reducing leakage energy consumption, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.120-124, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382555]
Mahmut Kandemir , Mary Jane Irwin , Guilin Chen , Ibrahim Kolcu, Compiler-guided leakage optimization for banked scratch-pad memories, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.10, p.1136-1146, October 2005[doi>10.1109/TVLSI.2005.859478]
Mahmut Kandemir , J. Ramanujam , A. Choudhary, Exploiting shared scratch pad memory space in embedded multiprocessor systems, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.513974]
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]
Qingan Li , Jianhua Li , Liang Shi , Chun Jason Xue , Yanxiang He, MAC: migration-aware compilation for STT-RAM based hybrid cache in embedded systems, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333738]
Qingan Li , Yingchao Zhao , Jingtong Hu , Chun Jason Xue , Edwin Sha , Yanxiang He, MGC: Multiple graph-coloring for non-volatile memory based hybrid Scratchpad Memory, Proceedings of the 2012 16th Workshop on Interaction between Compilers and Computer Architectures (INTERACT), p.17-24, February 25-25, 2012[doi>10.1109/INTERACT.2012.6339622]
Tiantian Liu , Yingchao Zhao , Chun Jason Xue , Minming Li, Power-aware variable partitioning for DSPs with hybrid PRAM and DRAM main memory, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024819]
Prasanth Mangalagiri , Karthik Sarpatwari , Aditya Yanamandra , VijayKrishnan Narayanan , Yuan Xie , Mary Jane Irwin , Osama Awadel Karim, A low-power phase change memory based hybrid cache architecture, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA[doi>10.1145/1366110.1366204]
N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi. 2009. Cacti 6.0: A tool to model large caches. Tech. Rep. HPL-2009-85, HP Laboratories.
Ozcan Ozturk , Mahmut Kandemir , Ibrahim Kolcu, Shared Scratch-Pad Memory Space Management, Proceedings of the 7th International Symposium on Quality Electronic Design, p.576-584, March 27-29, 2006[doi>10.1109/ISQED.2006.115]
Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau, Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications, Proceedings of the 1997 European conference on Design and Test, p.7, March 17-20, 1997
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]
Y. Shang, W. Fei, and H. Yu. 2012. Analysis and modeling of internal state variables for dynamic effects of nonvolatile memory devices. IEEE Trans. Circuits Syst. Regul. Pap. 59, 9, 1.
Liang Shi , Chun Jason Xue , Jingtong Hu , Wei-Che Tseng , Xuehai Zhou , Edwin H.-M. Sha, Write activity reduction on flash main memory via smart victim cache, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785503]
J. SjÃ¶din, B. FrÃ¶derberg, and L. Thomas. 1998. Allocation of global data objects in on-chip ram. In Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES'98). 1--5.
Jan SjÃ¶din , Carl von Platen, Storage allocation for embedded processors, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA[doi>10.1145/502217.502221]
W.-C. Tseng, C. J. Xue, Q. Zhuge, J. Hu, and E. H.-M. Sha. 2010. Optimal scheduling to minimize non-volatile memory access time with hardware cache. In Proceedings of the 18th IEEE/IFIP VLSI System on Chip Conference (VLSI-SOC'10). 131--136.
Sumesh Udayakumaran , Rajeev Barua, Compiler-decided dynamic memory allocation for scratch-pad based embedded systems, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA[doi>10.1145/951710.951747]
Sumesh Udayakumaran , Angel Dominguez , Rajeev Barua, Dynamic allocation for scratch-pad memory using compile-time decisions, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.2, p.472-511, May 2006[doi>10.1145/1151074.1151085]
Y. Wang, J. Du, J. Hu, Q. Zhuge, and E.-M. Sha. 2012. Loop scheduling optimization for chip-multiprocessors with non-volatile main memory. In Proceedings of the International Conference on Acoustics, Speech, and Signal Processing (ICASSP'12). 1553--1556.
Xiaoxia Wu , Jian Li , Lixin Zhang , Evan Speight , Ram Rajamony , Yuan Xie, Hybrid cache architecture with disparate memory technologies, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555761]
Xiaoxia Wu , Jian Li , Lixin Zhang , Evan Speight , Yuan Xie, Power and performance of read-write aware hybrid caches with non-volatile memories, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Yuan Xie , Gabriel H. Loh , Bryan Black , Kerry Bernstein, Design space exploration for 3D architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.2, p.65-103, April 2006[doi>10.1145/1148015.1148016]
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, A durable and energy efficient main memory using phase change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555759]
