

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_32_1_proc3'
================================================================
* Date:           Thu Feb 18 17:43:14 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        axis_chan_com_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       56|       56|  0.560 us|  0.560 us|   56|   56|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1  |       54|       54|        15|         10|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     61|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     165|     50|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    178|    -|
|Register         |        -|    -|      84|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     249|    289|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_3ns_32_2_1_U1  |mul_32s_3ns_32_2_1  |        0|   0|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   0|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_87_p2                  |         +|   0|  0|  11|           3|           1|
    |ap_block_pp0_stage5_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0   |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_81_p2                 |      icmp|   0|  0|   8|           3|           3|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage8_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  61|          27|          26|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  65|         13|    1|         13|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_73_p4    |   9|          2|    3|          6|
    |consumer_TDATA_blk_n         |   9|          2|    1|          2|
    |consumer_TDATA_int_regslice  |  59|         11|    8|         88|
    |i_reg_69                     |   9|          2|    3|          6|
    |producer_TDATA_blk_n         |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 178|         36|   19|        121|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln32_reg_214                 |   3|   0|    3|          0|
    |ap_CS_fsm                        |  12|   0|   12|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |i_reg_69                         |   3|   0|    3|          0|
    |icmp_ln32_reg_195                |   1|   0|    1|          0|
    |icmp_ln32_reg_195_pp0_iter1_reg  |   1|   0|    1|          0|
    |producer_read_1_reg_204          |   8|   0|    8|          0|
    |producer_read_2_reg_209          |   8|   0|    8|          0|
    |producer_read_reg_199            |   8|   0|    8|          0|
    |trunc_ln33_2_reg_234             |   8|   0|    8|          0|
    |trunc_ln33_3_reg_239             |   8|   0|    8|          0|
    |trunc_ln33_4_reg_244             |   8|   0|    8|          0|
    |trunc_ln34_reg_249               |   4|   0|    4|          0|
    |trunc_ln35_reg_254               |   4|   0|    4|          0|
    |trunc_ln36_reg_259               |   2|   0|    2|          0|
    |trunc_ln37_reg_264               |   1|   0|    1|          0|
    |trunc_ln38_reg_274               |   1|   0|    1|          0|
    |trunc_ln39_reg_284               |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  84|   0|   84|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------+-----+-----+------------+----------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_32_1_proc3|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_32_1_proc3|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_32_1_proc3|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_32_1_proc3|  return value|
|ap_continue      |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_32_1_proc3|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_32_1_proc3|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_32_1_proc3|  return value|
|producer_TDATA   |   in|    8|        axis|                    producer|       pointer|
|producer_TVALID  |   in|    1|        axis|                    producer|       pointer|
|producer_TREADY  |  out|    1|        axis|                    producer|       pointer|
|consumer_TDATA   |  out|    8|        axis|                    consumer|       pointer|
|consumer_TVALID  |  out|    1|        axis|                    consumer|       pointer|
|consumer_TREADY  |   in|    1|        axis|                    consumer|       pointer|
+-----------------+-----+-----+------------+----------------------------+--------------+

