# Diff Details

Date : 2023-04-08 23:54:32

Directory d:\\TLProject\\Verilog\\cpu\\TL_RISCV_CPU\\src

Total : 12 files,  209 codes, 0 comments, 24 blanks, all 233 lines

[Summary](results.md) / [Details](details.md) / [Diff Summary](diff.md) / Diff Details

## Files
| filename | language | code | comment | blank | total |
| :--- | :--- | ---: | ---: | ---: | ---: |
| [src/ALU.v](/src/ALU.v) | Verilog | -11 | 0 | -1 | -12 |
| [src/Control.v](/src/Control.v) | Verilog | 21 | 0 | 1 | 22 |
| [src/RAM.v](/src/RAM.v) | Verilog | 33 | 0 | 3 | 36 |
| [src/Regs.v](/src/Regs.v) | Verilog | 3 | 0 | 0 | 3 |
| [src/cpu_top.v](/src/cpu_top.v) | Verilog | 56 | 0 | 7 | 63 |
| [src/tb/ALU_tb.v](/src/tb/ALU_tb.v) | Verilog | 21 | 0 | 4 | 25 |
| [src/tb/Control _tb.v](/src/tb/Control%20_tb.v) | Verilog | 11 | 0 | 2 | 13 |
| [src/tb/ImmGen_tb.v](/src/tb/ImmGen_tb.v) | Verilog | 14 | 0 | 0 | 14 |
| [src/tb/PC _tb.v](/src/tb/PC%20_tb.v) | Verilog | 10 | 0 | 1 | 11 |
| [src/tb/ROM_tb.v](/src/tb/ROM_tb.v) | Verilog | 13 | 0 | 1 | 14 |
| [src/tb/Regs_tb.v](/src/tb/Regs_tb.v) | Verilog | 29 | 0 | 6 | 35 |
| [src/tb/cpu_top_tb.v](/src/tb/cpu_top_tb.v) | Verilog | 9 | 0 | 0 | 9 |

[Summary](results.md) / [Details](details.md) / [Diff Summary](diff.md) / Diff Details