typedef enum {
  DMAMUX1_REQ_GEN0 = 1,
  DMAMUX1_REQ_GEN1 = 2,
  DMAMUX1_REQ_GEN2 = 3,
  DMAMUX1_REQ_GEN3 = 4,
  DMAMUX1_REQ_GEN4 = 5,
  DMAMUX1_REQ_GEN5 = 6,
  DMAMUX1_REQ_GEN6 = 7,
  DMAMUX1_REQ_GEN7 = 8,
  ADC1_DMA = 9,
  ADC2_DMA = 10,
  TIM1_CH1 = 11,
  TIM1_CH2 = 12,
  TIM1_CH3 = 13,
  TIM1_CH4 = 14,
  TIM1_UP = 15,
  TIM1_TRIG = 16,
  TIM1_COM = 17,
  TIM2_CH1 = 18,
  TIM2_CH2 = 19,
  TIM2_CH3 = 20,
  TIM2_CH4 = 21,
  TIM2_UP = 22,
  TIM3_CH1 = 23,
  TIM3_CH2 = 24,
  TIM3_CH3 = 25,
  TIM3_CH4 = 26,
  TIM3_UP = 27,
  TIM3_TRIG = 28,
  TIM4_CH1 = 29,
  TIM4_CH2 = 30,
  TIM4_CH3 = 31,
  TIM4_UP = 32,
  I2C1_RX_DMA = 33,
  I2C1_TX_DMA = 34,
  I2C2_RX_DMA = 35,
  I2C2_TX_DMA = 36,
  SPI1_RX_DMA = 37,
  SPI1_TX_DMA = 38,
  SPI2_RX_DMA = 39,
  SPI2_TX_DMA = 40,
  USART1_RX_DMA = 41,
  USART1_TX_DMA = 42,
  USART2_RX_DMA = 43,
  USART2_TX_DMA = 44,
  USART3_RX_DMA = 45,
  USART3_TX_DMA = 46,
  TIM8_CH1 = 47,
  TIM8_CH2 = 48,
  TIM8_CH3 = 49,
  TIM8_CH4 = 50,
  TIM8_UP = 51,
  TIM8_TRIG = 52,
  TIM8_COM = 53,
  RESERVED = 54,
  TIM5_CH1 = 55,
  TIM5_CH2 = 56,
  TIM5_CH3 = 57,
  TIM5_CH4 = 58,
  TIM5_UP = 59,
  TIM5_TRIG = 60,
  SPI3_RX_DMA = 61,
  SPI3_TX_DMA = 62,
  UART4_RX_DMA = 63,
  UART4_TX_DMA = 64,
  UART5_RX_DMA = 65,
  UART5_TX_DMA = 66,
  DAC_CH1_DMA = 67,
  DAC_CH2_DMA = 68,
  TIM6_UP = 69,
  TIM7_UP = 70,
  USART6_RX_DMA = 71,
  USART6_TX_DMA = 72,
  I2C3_RX_DMA = 73,
  I2C3_TX_DMA = 74,
  DCMI_DMA = 75,
  CRYP_IN_DMA = 76,
  CRYP_OUT_DMA = 77,
  HASH_IN_DMA = 78,
  UART7_RX_DMA = 79,
  UART7_TX_DMA = 80,
  UART8_RX_DMA = 81,
  UART8_TX_DMA = 82,
  SPI4_RX_DMA = 83,
  SPI4_TX_DMA = 84,
  SPI5_RX_DMA = 85,
  SPI5_TX_DMA = 86,
  SAI1A_DMA = 87,
  SAI1B_DMA = 88,
  SAI2A_DMA = 89,
  SAI2B_DMA = 90,
  SWPMI_RX_DMA = 91,
  SWPMI_TX_DMA = 92,
  SPDIFRX_DAT_DMA = 93,
  SPDIFRX_CTRL_DMA = 94,
  HR_REQ_1 = 95,
  HR_REQ_2 = 96,
  HR_REQ_3 = 97,
  HR_REQ_4 = 98,
  HR_REQ_5 = 99,
  HR_REQ_6 = 100,
  DFSDM1_DMA0 = 101,
  DFSDM1_DMA1 = 102,
  DFSDM1_DMA2 = 103,
  DFSDM1_DMA3 = 104,
  TIM15_CH1 = 105,
  TIM15_UP = 106,
  TIM15_TRIG = 107,
  TIM15_COM = 108,
  TIM16_CH1 = 109,
  TIM16_UP = 110,
  TIM17_CH1 = 111,
  TIM17_UP = 112,
  SAI3_A_DMA = 113,
  SAI3_B_DMA = 114,
  ADC3_DMA = 115
} DMAMUX1_CxCR_DMAREQ_ID;
