
---------- Begin Simulation Statistics ----------
final_tick                                33448858000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 209898                       # Simulator instruction rate (inst/s)
host_mem_usage                                4435520                       # Number of bytes of host memory used
host_op_rate                                   363585                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    75.16                       # Real time elapsed on the host
host_tick_rate                              445039603                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15775778                       # Number of instructions simulated
sim_ops                                      27326801                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033449                       # Number of seconds simulated
sim_ticks                                 33448858000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               84                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     84                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    5775778                       # Number of instructions committed
system.cpu0.committedOps                      8410421                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.582458                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1127086                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1089866                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       209324                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    4165178                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        16244                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       55292830                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.086337                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1345448                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          245                       # TLB misses on write requests
system.cpu0.numCycles                        66897704                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                2948412     35.06%     35.08% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     35.08% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.02%     35.10% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               621711      7.39%     42.49% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     42.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     42.51% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     42.51% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.02%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.02%     42.54% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.02%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.01%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     42.56% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.50%     43.07% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               226959      2.70%     45.77% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           623793      7.42%     53.18% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         3937445     46.82%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 8410421                       # Class of committed instruction
system.cpu0.tickCycles                       11604874                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.689772                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3503597                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2501865                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        32888                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1828766                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1224                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 7                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       34391739                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.149482                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3366581                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          215                       # TLB misses on write requests
system.cpu1.numCycles                        66897716                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                18916380                       # Class of committed instruction
system.cpu1.tickCycles                       32505977                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       567341                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1135725                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2813187                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          314                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5626440                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            314                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              16056                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       556379                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10962                       # Transaction distribution
system.membus.trans_dist::ReadExReq            552328                       # Transaction distribution
system.membus.trans_dist::ReadExResp           552327                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16056                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1704108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1704108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1704108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     71984768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     71984768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71984768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            568384                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  568384    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              568384                       # Request fanout histogram
system.membus.reqLayer4.occupancy          3565852000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              10.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2976032750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1334274                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1334274                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1334274                       # number of overall hits
system.cpu0.icache.overall_hits::total        1334274                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11107                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11107                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11107                       # number of overall misses
system.cpu0.icache.overall_misses::total        11107                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    332170500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    332170500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    332170500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    332170500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1345381                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1345381                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1345381                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1345381                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.008256                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008256                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.008256                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008256                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 29906.410372                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 29906.410372                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 29906.410372                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 29906.410372                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11091                       # number of writebacks
system.cpu0.icache.writebacks::total            11091                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11107                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11107                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11107                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11107                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    321063500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    321063500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    321063500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    321063500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.008256                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.008256                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.008256                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.008256                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 28906.410372                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 28906.410372                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 28906.410372                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 28906.410372                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11091                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1334274                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1334274                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11107                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11107                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    332170500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    332170500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1345381                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1345381                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.008256                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008256                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 29906.410372                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 29906.410372                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11107                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11107                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    321063500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    321063500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.008256                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.008256                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 28906.410372                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 28906.410372                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999591                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1345381                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11107                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           121.129108                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999591                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10774155                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10774155                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4195389                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4195389                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4195389                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4195389                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       841018                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        841018                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       841018                       # number of overall misses
system.cpu0.dcache.overall_misses::total       841018                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  57028685000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  57028685000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  57028685000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  57028685000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      5036407                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5036407                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      5036407                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5036407                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166988                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166988                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166988                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166988                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67809.113479                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67809.113479                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67809.113479                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67809.113479                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       521966                       # number of writebacks
system.cpu0.dcache.writebacks::total           521966                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       312002                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       312002                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       312002                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       312002                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       529016                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       529016                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       529016                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       529016                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  45096304000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  45096304000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  45096304000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  45096304000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.105038                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.105038                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.105038                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.105038                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85245.633402                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85245.633402                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85245.633402                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85245.633402                       # average overall mshr miss latency
system.cpu0.dcache.replacements                528998                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       870731                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         870731                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9377                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9377                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    387570000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    387570000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       880108                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       880108                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.010654                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010654                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 41331.982510                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41331.982510                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          335                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          335                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9042                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9042                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    364008500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    364008500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.010274                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010274                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 40257.520460                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40257.520460                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3324658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3324658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       831641                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       831641                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  56641115000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  56641115000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4156299                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4156299                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200092                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200092                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68107.651018                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68107.651018                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       311667                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       311667                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       519974                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       519974                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  44732295500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  44732295500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125105                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125105                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86027.946590                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86027.946590                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999618                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4724403                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           529014                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.930582                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999618                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         40820270                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        40820270                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33448858000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1730743                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1730743                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1730743                       # number of overall hits
system.cpu1.icache.overall_hits::total        1730743                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1635785                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1635785                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1635785                       # number of overall misses
system.cpu1.icache.overall_misses::total      1635785                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  21483973000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  21483973000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  21483973000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  21483973000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3366528                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3366528                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3366528                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3366528                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.485897                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.485897                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.485897                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.485897                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 13133.738847                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13133.738847                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 13133.738847                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13133.738847                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1635769                       # number of writebacks
system.cpu1.icache.writebacks::total          1635769                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1635785                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1635785                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1635785                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1635785                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  19848188000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  19848188000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  19848188000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  19848188000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.485897                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.485897                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.485897                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.485897                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 12133.738847                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12133.738847                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 12133.738847                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12133.738847                       # average overall mshr miss latency
system.cpu1.icache.replacements               1635769                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1730743                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1730743                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1635785                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1635785                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  21483973000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  21483973000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3366528                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3366528                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.485897                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.485897                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 13133.738847                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13133.738847                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1635785                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1635785                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  19848188000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  19848188000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.485897                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.485897                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 12133.738847                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12133.738847                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999573                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3366528                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1635785                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.058050                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999573                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28568009                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28568009                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3401878                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3401878                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3401878                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3401878                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       722802                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        722802                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       722802                       # number of overall misses
system.cpu1.dcache.overall_misses::total       722802                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  14485855500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14485855500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  14485855500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14485855500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4124680                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4124680                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4124680                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4124680                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175238                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175238                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175238                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175238                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 20041.249886                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20041.249886                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 20041.249886                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20041.249886                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       425129                       # number of writebacks
system.cpu1.dcache.writebacks::total           425129                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        85457                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85457                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        85457                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85457                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       637345                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       637345                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       637345                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       637345                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  11352370000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11352370000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  11352370000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11352370000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.154520                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.154520                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.154520                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.154520                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17811.969969                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17811.969969                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17811.969969                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17811.969969                       # average overall mshr miss latency
system.cpu1.dcache.replacements                637329                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1963517                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1963517                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       466778                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       466778                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   7021185500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7021185500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2430295                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2430295                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192066                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192066                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 15041.808954                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15041.808954                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        18087                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18087                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       448691                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       448691                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6312633500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6312633500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.184624                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184624                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 14068.999601                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14068.999601                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1438361                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1438361                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       256024                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       256024                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   7464670000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   7464670000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.151101                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.151101                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 29156.133800                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 29156.133800                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        67370                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        67370                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   5039736500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5039736500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 26714.177807                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26714.177807                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999600                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4039223                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           637345                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.337577                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999600                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         33634785                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        33634785                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33448858000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8517                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                6813                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1633871                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              595667                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2244868                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8517                       # number of overall hits
system.l2.overall_hits::.cpu0.data               6813                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1633871                       # number of overall hits
system.l2.overall_hits::.cpu1.data             595667                       # number of overall hits
system.l2.overall_hits::total                 2244868                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2590                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            522203                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1914                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             41678                       # number of demand (read+write) misses
system.l2.demand_misses::total                 568385                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2590                       # number of overall misses
system.l2.overall_misses::.cpu0.data           522203                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1914                       # number of overall misses
system.l2.overall_misses::.cpu1.data            41678                       # number of overall misses
system.l2.overall_misses::total                568385                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    209160000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  44190475500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    156666500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3834135500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      48390437500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    209160000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  44190475500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    156666500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3834135500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     48390437500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11107                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          529016                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1635785                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          637345                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2813253                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11107                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         529016                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1635785                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         637345                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2813253                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.233186                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.987121                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.001170                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.065393                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.202038                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.233186                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.987121                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.001170                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.065393                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.202038                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80756.756757                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84623.174321                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81852.925810                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 91994.229570                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85136.725107                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80756.756757                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84623.174321                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81852.925810                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 91994.229570                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85136.725107                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              556379                       # number of writebacks
system.l2.writebacks::total                    556379                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2590                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       522203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        41678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            568385                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2590                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       522203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        41678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           568385                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    183260000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  38968465500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    137526500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3417355500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  42706607500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    183260000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  38968465500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    137526500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3417355500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  42706607500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.233186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.987121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.001170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.065393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.202038                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.233186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.987121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.001170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.065393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.202038                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70756.756757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74623.212620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71852.925810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 81994.229570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75136.760295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70756.756757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74623.212620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71852.925810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 81994.229570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75136.760295                       # average overall mshr miss latency
system.l2.replacements                         567543                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       947095                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           947095                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       947095                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       947095                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1646860                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1646860                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1646860                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1646860                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          112                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           112                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1307                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           154992                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                156299                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         518667                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          33662                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              552329                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  43900171500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3106887500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   47007059000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       519974                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            708628                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.997486                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.178432                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.779434                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84640.379087                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 92296.580714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85106.990580                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       518667                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        33662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         552329                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  38713521500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2770267500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  41483789000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.997486                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.178432                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.779434                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74640.417648                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 82296.580714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75107.026790                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8517                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1633871                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1642388                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2590                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1914                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4504                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    209160000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    156666500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    365826500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11107                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1635785                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1646892                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.233186                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.001170                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002735                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80756.756757                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81852.925810                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81222.579929                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2590                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1914                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4504                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    183260000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    137526500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    320786500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.233186                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.001170                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002735                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70756.756757                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71852.925810                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71222.579929                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         5506                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       440675                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            446181                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         3536                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         8016                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11552                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    290304000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    727248000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1017552000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       448691                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        457733                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.391064                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.017865                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.025237                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82099.547511                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 90724.550898                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88084.487535                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         3536                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         8016                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11552                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    254944000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    647088000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    902032000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.391064                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.017865                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.025237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72099.547511                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 80724.550898                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78084.487535                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.180434                       # Cycle average of tags in use
system.l2.tags.total_refs                     5626326                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    568567                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.895625                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.340041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.086739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      253.819688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      168.374177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      597.559789                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.247871                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.164428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.583554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999200                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          196                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45580087                       # Number of tag accesses
system.l2.tags.data_accesses                 45580087                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        165760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      33420864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        122496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2667392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36376512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       165760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       122496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        288256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     35608256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        35608256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         522201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          41678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              568383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       556379                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             556379                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4955625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        999163081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3662188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         79745383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1087526277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4955625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3662188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8617813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1064558198                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1064558198                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1064558198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4955625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       999163081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3662188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        79745383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2152084475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    556345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    522065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1914.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     41644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000285276500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34637                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34637                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1618706                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             522750                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      568384                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     556379                       # Number of write requests accepted
system.mem_ctrls.readBursts                    568384                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   556379                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    171                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    34                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             35505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             35567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             35432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             35339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             35519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             35606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             35852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            35240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            35637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            35274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            35567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            35243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            35716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             34720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             34773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             34745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             34696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             35134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            34698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            34770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            34823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34738                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8635812500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2841065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19289806250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15198.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33948.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   512151                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  500237                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                568384                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               556379                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  329175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  222590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  35424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  35098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  37532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  35790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  37376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  37711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  35004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       112144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    641.752033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   419.511690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   422.291851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18074     16.12%     16.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19011     16.95%     33.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5235      4.67%     37.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3745      3.34%     41.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2475      2.21%     43.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2489      2.22%     45.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2235      1.99%     47.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2382      2.12%     49.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        56498     50.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       112144                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.404683                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.140272                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.565867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          34553     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            18      0.05%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            17      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           21      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           10      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34637                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.061582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.056760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.418273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            33726     97.37%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              280      0.81%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              229      0.66%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              239      0.69%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              138      0.40%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               24      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34637                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36365632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35604800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36376576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             35608256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1087.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1064.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1087.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1064.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33448840500                       # Total gap between requests
system.mem_ctrls.avgGap                      29738.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       165760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     33412160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       122496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2665216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35604800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4955625.091894019395                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 998902862.393687725067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3662187.809222066775                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79680328.697619512677                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1064454876.157505989075                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       522202                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1914                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        41678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       556379                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     77045250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  17459392000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     58961250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1694407750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 836770090250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29747.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33434.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30805.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     40654.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1503957.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            402417540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            213889995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2027403000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1453775220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2639878800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13545665250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1437485760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        21720515565                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        649.364937                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3586215250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1116700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28745942750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            398333460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            211696485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2029637820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1450241280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2639878800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13512340770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1465548480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        21707677095                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        648.981113                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3657757500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1116700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28674400500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2104625                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1503474                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1646860                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          230396                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           708628                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          708626                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1646892                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       457733                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1587028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4907339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1912019                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8439691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1420672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     67262720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    209379456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     67998336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              346061184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          567543                       # Total snoops (count)
system.tol2bus.snoopTraffic                  35608256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3380796                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000093                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009637                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3380482     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    314      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3380796                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5407175000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         956049935                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2453686981                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             7.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         802144717                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16684452                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33448858000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
