<snippet>
    <content><![CDATA[
input   wire    ${1:[${2:input_width}-1:0]} ${3:input_wire},

]]></content>
    <!-- Optional: Set a tabTrigger to define how to trigger the snippet -->
    <tabTrigger>hsp_input</tabTrigger>
    <!-- Optional: Set a scope to limit where the snippet will trigger -->
    <scope>source.verilog,source.systemverilog</scope>
    <description>输入input</description>
</snippet>
