CITo2Mu_M300_CUETP8M1_Lam100kTeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.557200
CITo2Mu_M800_CUETP8M1_Lam100kTeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.013430
CITo2Mu_M1300_CUETP8M1_Lam100kTeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 47500 1 47500 0.001519
CITo2Mu_M300_CUETP8M1_Lam100kTeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 49500 1 49500 0.558900
CITo2Mu_M800_CUETP8M1_Lam100kTeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 48500 1 48500 0.013450
CITo2Mu_M1300_CUETP8M1_Lam100kTeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001523
CITo2Mu_M300_CUETP8M1_Lam100kTeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.556600
CITo2Mu_M800_CUETP8M1_Lam100kTeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.013400
CITo2Mu_M1300_CUETP8M1_Lam100kTeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001524
CITo2Mu_M300_CUETP8M1_Lam100kTeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 49000 1 49000 0.559100
CITo2Mu_M2000_CUETP8M1_Lam100kTeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.000158
CITo2Mu_M800_CUETP8M1_Lam100kTeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 49500 1 49500 0.013450
CITo2Mu_M1300_CUETP8M1_Lam100kTeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001526
CITo2Mu_M300_CUETP8M1_Lam100kTeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.559400
CITo2Mu_M800_CUETP8M1_Lam100kTeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 48500 1 48500 0.013450
CITo2Mu_M1300_CUETP8M1_Lam100kTeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001519
CITo2Mu_M300_CUETP8M1_Lam100kTeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.556800
CITo2Mu_M800_CUETP8M1_Lam100kTeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 49000 1 49000 0.013370
CITo2Mu_M1300_CUETP8M1_Lam100kTeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001516
CITo2Mu_M300_CUETP8M1_Lam28TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.555100
CITo2Mu_M800_CUETP8M1_Lam28TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.012860
CITo2Mu_M1300_CUETP8M1_Lam28TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001455
CITo2Mu_M300_CUETP8M1_Lam28TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.553300
CITo2Mu_M800_CUETP8M1_Lam28TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.013080
CITo2Mu_M1300_CUETP8M1_Lam28TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001613
CITo2Mu_M300_CUETP8M1_Lam28TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.555200
CITo2Mu_M800_CUETP8M1_Lam28TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.012840
CITo2Mu_M1300_CUETP8M1_Lam28TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001454
CITo2Mu_M300_CUETP8M1_Lam28TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.565800
CITo2Mu_M2000_CUETP8M1_Lam28TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.000295
CITo2Mu_M800_CUETP8M1_Lam28TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.014590
CITo2Mu_M1300_CUETP8M1_Lam28TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001946
CITo2Mu_M300_CUETP8M1_Lam28TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.568500
CITo2Mu_M800_CUETP8M1_Lam28TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.015080
CITo2Mu_M1300_CUETP8M1_Lam28TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.002140
CITo2Mu_M300_CUETP8M1_Lam28TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.564600
CITo2Mu_M800_CUETP8M1_Lam28TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.014650
CITo2Mu_M1300_CUETP8M1_Lam28TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001945
CITo2Mu_M300_CUETP8M1_Lam22TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.550700
CITo2Mu_M800_CUETP8M1_Lam22TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.012800
CITo2Mu_M1300_CUETP8M1_Lam22TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001573
CITo2Mu_M300_CUETP8M1_Lam22TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.551500
CITo2Mu_M800_CUETP8M1_Lam22TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.013530
CITo2Mu_M1300_CUETP8M1_Lam22TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.002006
CITo2Mu_M300_CUETP8M1_Lam22TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.549000
CITo2Mu_M800_CUETP8M1_Lam22TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.012790
CITo2Mu_M1300_CUETP8M1_Lam22TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001580
CITo2Mu_M300_CUETP8M1_Lam22TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.571200
CITo2Mu_M2000_CUETP8M1_Lam22TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.000455
CITo2Mu_M800_CUETP8M1_Lam22TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.015700
CITo2Mu_M1300_CUETP8M1_Lam22TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.002393
CITo2Mu_M300_CUETP8M1_Lam22TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.571900
CITo2Mu_M800_CUETP8M1_Lam22TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.016660
CITo2Mu_M1300_CUETP8M1_Lam22TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.002865
CITo2Mu_M300_CUETP8M1_Lam22TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.570400
CITo2Mu_M800_CUETP8M1_Lam22TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.015720
CITo2Mu_M1300_CUETP8M1_Lam22TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.002402
CITo2Mu_M300_CUETP8M1_Lam34TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.557400
CITo2Mu_M800_CUETP8M1_Lam34TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.012970
CITo2Mu_M1300_CUETP8M1_Lam34TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001436
CITo2Mu_M300_CUETP8M1_Lam34TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.555000
CITo2Mu_M800_CUETP8M1_Lam34TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.013070
CITo2Mu_M1300_CUETP8M1_Lam34TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001508
CITo2Mu_M300_CUETP8M1_Lam34TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.554600
CITo2Mu_M800_CUETP8M1_Lam34TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.013030
CITo2Mu_M1300_CUETP8M1_Lam34TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001431
CITo2Mu_M300_CUETP8M1_Lam34TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.564100
CITo2Mu_M2000_CUETP8M1_Lam34TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.000236
CITo2Mu_M800_CUETP8M1_Lam34TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.014210
CITo2Mu_M1300_CUETP8M1_Lam34TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001776
CITo2Mu_M300_CUETP8M1_Lam34TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.561600
CITo2Mu_M800_CUETP8M1_Lam34TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.014390
CITo2Mu_M1300_CUETP8M1_Lam34TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001867
CITo2Mu_M300_CUETP8M1_Lam34TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.563900
CITo2Mu_M800_CUETP8M1_Lam34TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.014200
CITo2Mu_M1300_CUETP8M1_Lam34TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001772
CITo2Mu_M300_CUETP8M1_Lam10TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.552200
CITo2Mu_M800_CUETP8M1_Lam10TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.026050
CITo2Mu_M1300_CUETP8M1_Lam10TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.010320
CITo2Mu_M300_CUETP8M1_Lam10TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.577800
CITo2Mu_M800_CUETP8M1_Lam10TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.059720
CITo2Mu_M1300_CUETP8M1_Lam10TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.020840
CITo2Mu_M300_CUETP8M1_Lam10TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.548200
CITo2Mu_M800_CUETP8M1_Lam10TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.025830
CITo2Mu_M1300_CUETP8M1_Lam10TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.010300
CITo2Mu_M300_CUETP8M1_Lam10TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.631100
CITo2Mu_M2000_CUETP8M1_Lam10TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.005235
CITo2Mu_M800_CUETP8M1_Lam10TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.039700
CITo2Mu_M1300_CUETP8M1_Lam10TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.014230
CITo2Mu_M300_CUETP8M1_Lam10TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.679900
CITo2Mu_M800_CUETP8M1_Lam10TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.059720
CITo2Mu_M1300_CUETP8M1_Lam10TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.024980
CITo2Mu_M300_CUETP8M1_Lam10TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.637300
CITo2Mu_M800_CUETP8M1_Lam10TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.039800
CITo2Mu_M1300_CUETP8M1_Lam10TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.014190
CITo2Mu_M300_CUETP8M1_Lam1TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 364.800000
CITo2Mu_M800_CUETP8M1_Lam1TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 207.200000
CITo2Mu_M1300_CUETP8M1_Lam1TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 48416 1 48416 116.500000
CITo2Mu_M300_CUETP8M1_Lam1TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 48782 1 48782 733.300000
CITo2Mu_M800_CUETP8M1_Lam1TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 414.400000
CITo2Mu_M1300_CUETP8M1_Lam1TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 49200 1 49200 232.600000
CITo2Mu_M300_CUETP8M1_Lam1TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 49200 1 49200 364.600000
CITo2Mu_M800_CUETP8M1_Lam1TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 207.400000
CITo2Mu_M1300_CUETP8M1_Lam1TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 47570 1 47570 115.900000
CITo2Mu_M300_CUETP8M1_Lam1TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 372.700000
CITo2Mu_M2000_CUETP8M1_Lam1TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 49.840000
CITo2Mu_M800_CUETP8M1_Lam1TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 47536 1 47536 208.800000
CITo2Mu_M1300_CUETP8M1_Lam1TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 116.800000
CITo2Mu_M300_CUETP8M1_Lam1TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 742.200000
CITo2Mu_M800_CUETP8M1_Lam1TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 417.000000
CITo2Mu_M1300_CUETP8M1_Lam1TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 48710 1 48710 233.500000
CITo2Mu_M300_CUETP8M1_Lam1TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 47520 1 47520 373.200000
CITo2Mu_M800_CUETP8M1_Lam1TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 209.000000
CITo2Mu_M1300_CUETP8M1_Lam1TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 116.700000
CITo2Mu_M300_CUETP8M1_Lam16TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.548700
CITo2Mu_M800_CUETP8M1_Lam16TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 48602 1 48602 0.013770
CITo2Mu_M1300_CUETP8M1_Lam16TeVDesLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.002404
CITo2Mu_M300_CUETP8M1_Lam16TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 47660 1 47660 0.551200
CITo2Mu_M800_CUETP8M1_Lam16TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.016330
CITo2Mu_M1300_CUETP8M1_Lam16TeVDesLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.003983
CITo2Mu_M300_CUETP8M1_Lam16TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.550000
CITo2Mu_M800_CUETP8M1_Lam16TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.013670
CITo2Mu_M1300_CUETP8M1_Lam16TeVDesRR_13TeV_Pythia8_Corrected-v4_ntuple 48242 1 48242 0.002403
CITo2Mu_M300_CUETP8M1_Lam16TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.579800
CITo2Mu_M2000_CUETP8M1_Lam16TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.001052
CITo2Mu_M800_CUETP8M1_Lam16TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.019020
CITo2Mu_M1300_CUETP8M1_Lam16TeVConLL_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.003909
CITo2Mu_M300_CUETP8M1_Lam16TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.589600
CITo2Mu_M800_CUETP8M1_Lam16TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.022350
CITo2Mu_M1300_CUETP8M1_Lam16TeVConLR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.005628
CITo2Mu_M300_CUETP8M1_Lam16TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.583500
CITo2Mu_M800_CUETP8M1_Lam16TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.019120
CITo2Mu_M1300_CUETP8M1_Lam16TeVConRR_13TeV_Pythia8_Corrected-v4_ntuple 50000 1 50000 0.003939
