

================================================================
== Vitis HLS Report for 'nnlayer_Pipeline_VITIS_LOOP_87_1'
================================================================
* Date:           Tue Apr 12 22:38:30 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Neuron_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65537|  20.000 ns|  0.655 ms|    2|  65537|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_87_1  |        0|    65535|         2|          1|          1|  0 ~ 65535|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      19|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      19|     66|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln87_fu_101_p2  |         +|   0|  0|  15|           8|           1|
    |icmp_ln87_fu_95_p2  |      icmp|   0|  0|  13|          16|          16|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  30|          25|          19|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    8|         16|
    |i_fu_46                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_cast4_reg_127          |  8|   0|   64|         56|
    |i_fu_46                  |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 19|   0|   75|         56|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_87_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_87_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_87_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_87_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_87_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_87_1|  return value|
|numOfOutputNeurons  |   in|   16|     ap_none|                numOfOutputNeurons|        scalar|
|bias_address0       |  out|    7|   ap_memory|                              bias|         array|
|bias_ce0            |  out|    1|   ap_memory|                              bias|         array|
|bias_q0             |   in|   16|   ap_memory|                              bias|         array|
|output_V_address0   |  out|    7|   ap_memory|                          output_V|         array|
|output_V_ce0        |  out|    1|   ap_memory|                          output_V|         array|
|output_V_we0        |  out|    1|   ap_memory|                          output_V|         array|
|output_V_d0         |  out|   16|   ap_memory|                          output_V|         array|
+--------------------+-----+-----+------------+----------------------------------+--------------+

