Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 12:02:43 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                          Path #1                                                                                                                          | WorstPath from Dst |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    3.125 |                                                                                                                                                                                                                                                     3.125 |              3.125 |
| Path Delay                |                    2.181 |                                                                                                                                                                                                                                                    19.821 |              0.819 |
| Logic Delay               | 0.096(5%)                | 5.524(28%)                                                                                                                                                                                                                                                | 0.096(12%)         |
| Net Delay                 | 2.085(95%)               | 14.297(72%)                                                                                                                                                                                                                                               | 0.723(88%)         |
| Clock Skew                |                   -0.042 |                                                                                                                                                                                                                                                     0.253 |             -0.513 |
| Slack                     |                    0.894 |                                                                                                                                                                                                                                                   -16.451 |              1.785 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 0% x 0%                  | 10% x 3%                                                                                                                                                                                                                                                  | 4% x 1%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                                    | (0, 1)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                       392 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT2 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                        3 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                        39 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[37]/C          | muon_cand_2.pt_fast[1]/C                                                                                                                                                                                                                                  | sr_p.sr_1[240]/C   |
| End Point Pin             | muon_cand_2.pt_fast[1]/D | sr_p.sr_1[240]/D                                                                                                                                                                                                                                          | sr_p.sr_2[240]/D   |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                          Path #2                                                                                                                          | WorstPath from Dst |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    3.125 |                                                                                                                                                                                                                                                     3.125 |              3.125 |
| Path Delay                |                    2.181 |                                                                                                                                                                                                                                                    19.606 |              1.015 |
| Logic Delay               | 0.096(5%)                | 5.498(29%)                                                                                                                                                                                                                                                | 0.095(10%)         |
| Net Delay                 | 2.085(95%)               | 14.108(71%)                                                                                                                                                                                                                                               | 0.920(90%)         |
| Clock Skew                |                   -0.042 |                                                                                                                                                                                                                                                     0.077 |             -0.338 |
| Slack                     |                    0.894 |                                                                                                                                                                                                                                                   -16.413 |              1.764 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 0% x 0%                  | 10% x 3%                                                                                                                                                                                                                                                  | 2% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                                    | (0, 1)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                       392 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT2 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                        3 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                        39 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[37]/C          | muon_cand_2.pt_fast[1]/C                                                                                                                                                                                                                                  | sr_p.sr_1[245]/C   |
| End Point Pin             | muon_cand_2.pt_fast[1]/D | sr_p.sr_1[245]/D                                                                                                                                                                                                                                          | sr_p.sr_2[245]/D   |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                          Path #3                                                                                                                          | WorstPath from Dst |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    3.125 |                                                                                                                                                                                                                                                     3.125 |              3.125 |
| Path Delay                |                    2.181 |                                                                                                                                                                                                                                                    19.784 |              0.926 |
| Logic Delay               | 0.096(5%)                | 5.500(28%)                                                                                                                                                                                                                                                | 0.095(11%)         |
| Net Delay                 | 2.085(95%)               | 14.284(72%)                                                                                                                                                                                                                                               | 0.831(89%)         |
| Clock Skew                |                   -0.042 |                                                                                                                                                                                                                                                     0.258 |             -0.508 |
| Slack                     |                    0.894 |                                                                                                                                                                                                                                                   -16.409 |              1.683 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 0% x 0%                  | 10% x 3%                                                                                                                                                                                                                                                  | 5% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                                    | (0, 1)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                       392 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT2 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                        3 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                        39 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[37]/C          | muon_cand_2.pt_fast[1]/C                                                                                                                                                                                                                                  | sr_p.sr_1[246]/C   |
| End Point Pin             | muon_cand_2.pt_fast[1]/D | sr_p.sr_1[246]/D                                                                                                                                                                                                                                          | sr_p.sr_2[246]/D   |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                     Path #4                                                                                                                     | WorstPath from Dst |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    3.125 |                                                                                                                                                                                                                                           3.125 |              3.125 |
| Path Delay                |                    2.181 |                                                                                                                                                                                                                                          19.564 |              0.714 |
| Logic Delay               | 0.096(5%)                | 5.225(27%)                                                                                                                                                                                                                                      | 0.097(14%)         |
| Net Delay                 | 2.085(95%)               | 14.339(73%)                                                                                                                                                                                                                                     | 0.617(86%)         |
| Clock Skew                |                   -0.042 |                                                                                                                                                                                                                                           0.077 |             -0.319 |
| Slack                     |                    0.894 |                                                                                                                                                                                                                                         -16.371 |              2.084 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 0% x 0%                  | 11% x 3%                                                                                                                                                                                                                                        | 7% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                             403 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                              46 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                              46 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT2 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                        3 |                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                              37 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[37]/C          | muon_cand_2.pt_fast[1]/C                                                                                                                                                                                                                        | sr_p.sr_1[247]/C   |
| End Point Pin             | muon_cand_2.pt_fast[1]/D | sr_p.sr_1[247]/D                                                                                                                                                                                                                                | sr_p.sr_2[247]/D   |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                        Path #5                                                                                                                       | WorstPath from Dst |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    3.125 |                                                                                                                                                                                                                                                3.125 |              3.125 |
| Path Delay                |                    2.181 |                                                                                                                                                                                                                                               19.698 |              0.720 |
| Logic Delay               | 0.096(5%)                | 5.328(28%)                                                                                                                                                                                                                                           | 0.097(14%)         |
| Net Delay                 | 2.085(95%)               | 14.370(72%)                                                                                                                                                                                                                                          | 0.623(86%)         |
| Clock Skew                |                   -0.042 |                                                                                                                                                                                                                                                0.250 |             -0.526 |
| Slack                     |                    0.894 |                                                                                                                                                                                                                                              -16.331 |              1.870 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 0% x 0%                  | 10% x 3%                                                                                                                                                                                                                                             | 5% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                  381 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                   47 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                   47 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT2 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                  | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                  | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                        3 |                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                   38 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[37]/C          | muon_cand_2.pt_fast[1]/C                                                                                                                                                                                                                             | sr_p.sr_1[249]/C   |
| End Point Pin             | muon_cand_2.pt_fast[1]/D | sr_p.sr_1[249]/D                                                                                                                                                                                                                                     | sr_p.sr_2[249]/D   |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                        Path #6                                                                                                                       | WorstPath from Dst |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    3.125 |                                                                                                                                                                                                                                                3.125 |              3.125 |
| Path Delay                |                    2.181 |                                                                                                                                                                                                                                               19.691 |              0.580 |
| Logic Delay               | 0.096(5%)                | 5.321(28%)                                                                                                                                                                                                                                           | 0.096(17%)         |
| Net Delay                 | 2.085(95%)               | 14.370(72%)                                                                                                                                                                                                                                          | 0.484(83%)         |
| Clock Skew                |                   -0.042 |                                                                                                                                                                                                                                                0.257 |             -0.536 |
| Slack                     |                    0.894 |                                                                                                                                                                                                                                              -16.317 |              2.001 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 0% x 0%                  | 10% x 3%                                                                                                                                                                                                                                             | 2% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                               | (0, 1)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                  381 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                   47 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                   47 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT2 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                  | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                  | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                        3 |                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                   38 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[37]/C          | muon_cand_2.pt_fast[1]/C                                                                                                                                                                                                                             | sr_p.sr_1[241]/C   |
| End Point Pin             | muon_cand_2.pt_fast[1]/D | sr_p.sr_1[241]/D                                                                                                                                                                                                                                     | sr_p.sr_2[241]/D   |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                          Path #7                                                                                                                          | WorstPath from Dst |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    3.125 |                                                                                                                                                                                                                                                     3.125 |              3.125 |
| Path Delay                |                    2.181 |                                                                                                                                                                                                                                                    19.681 |              0.638 |
| Logic Delay               | 0.096(5%)                | 5.351(28%)                                                                                                                                                                                                                                                | 0.098(16%)         |
| Net Delay                 | 2.085(95%)               | 14.330(72%)                                                                                                                                                                                                                                               | 0.540(84%)         |
| Clock Skew                |                   -0.042 |                                                                                                                                                                                                                                                     0.250 |             -0.492 |
| Slack                     |                    0.894 |                                                                                                                                                                                                                                                   -16.314 |              1.987 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 0% x 0%                  | 11% x 3%                                                                                                                                                                                                                                                  | 6% x 1%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                                    | (0, 1)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                       365 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT2 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT5 LUT6 LUT5 LUT5 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                        3 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                        36 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[37]/C          | muon_cand_2.pt_fast[1]/C                                                                                                                                                                                                                                  | sr_p.sr_1[242]/C   |
| End Point Pin             | muon_cand_2.pt_fast[1]/D | sr_p.sr_1[242]/D                                                                                                                                                                                                                                          | sr_p.sr_2[242]/D   |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                          Path #8                                                                                                                          | WorstPath from Dst |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    3.125 |                                                                                                                                                                                                                                                     3.125 |              3.125 |
| Path Delay                |                    2.181 |                                                                                                                                                                                                                                                    19.677 |              0.988 |
| Logic Delay               | 0.096(5%)                | 5.331(28%)                                                                                                                                                                                                                                                | 0.093(10%)         |
| Net Delay                 | 2.085(95%)               | 14.346(72%)                                                                                                                                                                                                                                               | 0.895(90%)         |
| Clock Skew                |                   -0.042 |                                                                                                                                                                                                                                                     0.258 |             -0.537 |
| Slack                     |                    0.894 |                                                                                                                                                                                                                                                   -16.302 |              1.591 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 0% x 0%                  | 10% x 3%                                                                                                                                                                                                                                                  | 3% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                       382 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT2 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                        3 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                        38 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[37]/C          | muon_cand_2.pt_fast[1]/C                                                                                                                                                                                                                                  | sr_p.sr_1[254]/C   |
| End Point Pin             | muon_cand_2.pt_fast[1]/D | sr_p.sr_1[254]/D                                                                                                                                                                                                                                          | sr_p.sr_2[254]/D   |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                               Path #9                                                                                                                               | WorstPath from Dst |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    3.125 |                                                                                                                                                                                                                                                               3.125 |              3.125 |
| Path Delay                |                    2.181 |                                                                                                                                                                                                                                                              19.657 |              1.205 |
| Logic Delay               | 0.096(5%)                | 6.150(32%)                                                                                                                                                                                                                                                          | 0.096(8%)          |
| Net Delay                 | 2.085(95%)               | 13.507(68%)                                                                                                                                                                                                                                                         | 1.109(92%)         |
| Clock Skew                |                   -0.042 |                                                                                                                                                                                                                                                               0.250 |             -0.526 |
| Slack                     |                    0.894 |                                                                                                                                                                                                                                                             -16.290 |              1.386 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 0% x 0%                  | 12% x 3%                                                                                                                                                                                                                                                            | 3% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                                              | (0, 1)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                                 453 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT2 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT5 LUT4 LUT4 LUT6 LUT3 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                        3 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                                  46 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[37]/C          | muon_cand_2.pt_fast[1]/C                                                                                                                                                                                                                                            | sr_p.sr_1[252]/C   |
| End Point Pin             | muon_cand_2.pt_fast[1]/D | sr_p.sr_1[252]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[252]/D   |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                       Path #10                                                                                                                       | WorstPath from Dst |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    3.125 |                                                                                                                                                                                                                                                3.125 |              3.125 |
| Path Delay                |                    2.181 |                                                                                                                                                                                                                                               19.659 |              0.768 |
| Logic Delay               | 0.096(5%)                | 5.345(28%)                                                                                                                                                                                                                                           | 0.096(13%)         |
| Net Delay                 | 2.085(95%)               | 14.314(72%)                                                                                                                                                                                                                                          | 0.672(87%)         |
| Clock Skew                |                   -0.042 |                                                                                                                                                                                                                                                0.256 |             -0.499 |
| Slack                     |                    0.894 |                                                                                                                                                                                                                                              -16.286 |              1.850 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 0% x 0%                  | 10% x 3%                                                                                                                                                                                                                                             | 7% x 1%            |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                                                                                                                                               | (0, 1)             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                                                                  381 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                   47 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                   47 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT2 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                      | clk                                                                                                                                                                                                                                                  | clk                |
| End Point Clock           | clk                      | clk                                                                                                                                                                                                                                                  | clk                |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                        3 |                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                                                                   38 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[37]/C          | muon_cand_2.pt_fast[1]/C                                                                                                                                                                                                                             | sr_p.sr_1[243]/C   |
| End Point Pin             | muon_cand_2.pt_fast[1]/D | sr_p.sr_1[243]/D                                                                                                                                                                                                                                     | sr_p.sr_2[243]/D   |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 20 | 21 | 22 | 23 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 |
+-----------------+-------------+-----+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 3.125ns     | 744 | 6 | 5 | 5 | 1 | 8 |  7 |  8 |  4 |  5 | 12 |  2 |  2 | 15 |  1 |  1 | 10 |  5 | 14 | 11 |  3 |  3 |  5 |  9 | 13 |  2 |  3 | 13 |  1 |  2 |  3 | 13 |  6 |  3 | 10 |  1 |  8 | 13 |  3 | 11 |  6 |  1 |  2 |
+-----------------+-------------+-----+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+-------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|    Instance    |                            Module                           | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+-------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)          |                                                     wrapper | 0.81 |           4.05 |            8860 | 0(0.0%) | 155(2.5%) | 267(4.2%) | 837(13.3%) | 1311(20.8%) | 3721(59.1%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D000_SHORTSR-freq320retfan10000_rev_1 | 0.73 |           4.51 |            6197 | 0(0.0%) | 151(2.4%) | 266(4.3%) | 752(12.1%) | 1310(21.1%) | 3718(60.0%) |          0 |   0 |    0 |    0 |    0 |
+----------------+-------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                4 |       103% | (CLEL_R_X58Y337,CLEL_R_X66Y352) | wrapper(100%) |            0% |       5.27704 | 98%          | 0%         |   0% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      |                3 |       100% | (CLEM_X60Y343,CLEM_X64Y350)     | wrapper(100%) |            0% |       5.41741 | 99%          | 0%         |   0% |   0% | NA   | 0%   | NA  |    0% |  0% |
| South     |                2 |       114% | (CLEL_R_X62Y345,CLEM_X64Y348)   | wrapper(100%) |            0% |       5.44531 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |       130% | (CLEL_R_X62Y326,CLEM_X64Y329)   | wrapper(100%) |            0% |       5.05469 | 100%         | 0%         |  23% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.023% | (CLEM_X60Y332,CLEM_X61Y339)   | wrapper(100%) |            0% |       5.43229 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                3 |           0.157% | (CLEM_X54Y330,CLEM_X61Y351)   | wrapper(100%) |            0% |       4.49225 | 83%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Global |                4 |           0.116% | (NULL_X354Y352,CLEM_X65Y354)  | wrapper(100%) |            0% |       5.27266 | 98%          | 0%         |   0% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.157% | (CLEL_R_X55Y326,CLEM_X66Y341) | wrapper(100%) |            0% |       5.16553 | 96%          | 0%         |   5% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                1 |           0.010% | (CLEM_X57Y346,NULL_X354Y361)  | wrapper(100%) |            0% |       5.22917 | 97%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                1 |           0.006% | (CLEM_X63Y327,CLEM_X64Y328)   | wrapper(100%) |            0% |       4.97917 | 100%         | 0%         |  30% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.129% | (NULL_X354Y340,CLEM_X65Y351)  | wrapper(100%) |            0% |       5.30156 | 99%          | 0%         |   1% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.278% | (CLEM_X51Y324,CLEM_X66Y355)   | wrapper(100%) |            0% |       3.66992 | 68%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           0.258% | (CLEM_X51Y329,CLEM_X66Y360)   | wrapper(100%) |            0% |       3.64911 | 68%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.290% | (CLEM_X52Y320,CLEM_X67Y367)   | wrapper(100%) |            0% |         3.507 | 65%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| South     |                0 |        86% | (CLEM_X65Y349,CLEM_X65Y349) | wrapper(100%) |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        87% | (CLEM_X63Y328,CLEM_X63Y328) | wrapper(100%) |            0% |          5.25 | 100%         | 0%         |  18% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        86% | (CLEM_X64Y328,CLEM_X64Y328) | wrapper(100%) |            0% |         4.875 | 100%         | 0%         |  37% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        86% | (CLEM_X65Y326,CLEM_X65Y326) | wrapper(100%) |            0% |         4.875 | 100%         | 0%         |  68% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X60Y334 | 365             | 585          | 42%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y332 | 365             | 587          | 41%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y335 | 365             | 584          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X60Y334   | 363             | 585          | 40%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y331 | 365             | 588          | 40%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y336 | 379             | 583          | 40%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y333 | 365             | 586          | 40%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y335 | 379             | 584          | 40%                  | wrapper(100%) | Y                   |
| CLEM_X60Y335   | 363             | 584          | 40%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y336 | 365             | 583          | 39%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X63Y356   | 377             | 563          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X64Y327   | 380             | 593          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y357 | 379             | 562          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X65Y327   | 384             | 593          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y327 | 379             | 593          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y328 | 374             | 592          | 35%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y356 | 379             | 563          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X63Y327   | 377             | 593          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y356 | 374             | 563          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X64Y357   | 380             | 562          | 33%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


