<?xml version="1.0" encoding="UTF-8"?>
<profile>
  <RTLDesignHierarchy>
    <TopModule>
      <ModuleName>krnl_vadd</ModuleName>
      <InstancesList>
        <Instance>
          <InstName>grp_krnl_vadd_Pipeline_read1_fu_155</InstName>
          <ModuleName>krnl_vadd_Pipeline_read1</ModuleName>
          <ID>155</ID>
        </Instance>
        <Instance>
          <InstName>grp_krnl_vadd_Pipeline_vadd_writeC_fu_164</InstName>
          <ModuleName>krnl_vadd_Pipeline_vadd_writeC</ModuleName>
          <ID>164</ID>
        </Instance>
      </InstancesList>
    </TopModule>
  </RTLDesignHierarchy>
  <ModuleInformation>
    <Module>
      <Name>krnl_vadd_Pipeline_read1</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>5</TargetClockPeriod>
          <ClockUncertainty>1.35</ClockUncertainty>
          <EstimatedClockPeriod>3.65</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>259</Best-caseLatency>
          <Average-caseLatency>259</Average-caseLatency>
          <Worst-caseLatency>259</Worst-caseLatency>
          <Best-caseRealTimeLatency>1.295 us</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>1.295 us</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>1.295 us</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>259</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>65</FF>
          <LUT>86</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>krnl_vadd_Pipeline_read1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>krnl_vadd_Pipeline_read1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>krnl_vadd_Pipeline_read1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>krnl_vadd_Pipeline_read1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>krnl_vadd_Pipeline_read1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>krnl_vadd_Pipeline_read1</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWVALID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWREADY</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWADDR</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWLEN</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWSIZE</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWBURST</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWLOCK</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWCACHE</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWPROT</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWQOS</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWREGION</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWUSER</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_WVALID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_WREADY</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_WDATA</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_WSTRB</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_WLAST</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_WID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_WUSER</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARVALID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARREADY</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARADDR</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARLEN</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARSIZE</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARBURST</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARLOCK</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARCACHE</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARPROT</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARQOS</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARREGION</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARUSER</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_RVALID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_RREADY</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_RDATA</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_RLAST</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_RID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_RUSER</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_RRESP</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_BVALID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_BREADY</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_BRESP</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_BID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_BUSER</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>sext_ln83</name>
          <Object>sext_ln83</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>62</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>trunc_ln83_1</name>
          <Object>trunc_ln83_1</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>31</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>v1_buffer_address0</name>
          <Object>v1_buffer</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>v1_buffer_ce0</name>
          <Object>v1_buffer</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>v1_buffer_we0</name>
          <Object>v1_buffer</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>v1_buffer_d0</name>
          <Object>v1_buffer</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>krnl_vadd_Pipeline_vadd_writeC</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>5</TargetClockPeriod>
          <ClockUncertainty>1.35</ClockUncertainty>
          <EstimatedClockPeriod>3.65</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>260</Best-caseLatency>
          <Average-caseLatency>260</Average-caseLatency>
          <Worst-caseLatency>260</Worst-caseLatency>
          <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>260</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <FF>91</FF>
          <LUT>136</LUT>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>krnl_vadd_Pipeline_vadd_writeC</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst</name>
          <Object>krnl_vadd_Pipeline_vadd_writeC</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_start</name>
          <Object>krnl_vadd_Pipeline_vadd_writeC</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_done</name>
          <Object>krnl_vadd_Pipeline_vadd_writeC</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_idle</name>
          <Object>krnl_vadd_Pipeline_vadd_writeC</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_ready</name>
          <Object>krnl_vadd_Pipeline_vadd_writeC</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_hs</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWVALID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWREADY</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWADDR</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWLEN</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWSIZE</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWBURST</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWLOCK</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWCACHE</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWPROT</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWQOS</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWREGION</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWUSER</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_WVALID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_WREADY</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_WDATA</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_WSTRB</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_WLAST</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_WID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_WUSER</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARVALID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARREADY</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARADDR</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARLEN</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARSIZE</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARBURST</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARLOCK</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARCACHE</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARPROT</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARQOS</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARREGION</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARUSER</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_RVALID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_RREADY</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_RDATA</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_RLAST</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_RID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_RUSER</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_RRESP</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_BVALID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_BREADY</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_BRESP</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_BID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_BUSER</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>sext_ln90_1</name>
          <Object>sext_ln90_1</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>62</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>sext_ln90</name>
          <Object>sext_ln90</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>62</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>trunc_ln83_1</name>
          <Object>trunc_ln83_1</Object>
          <Type>scalar</Type>
          <Scope/>
          <IOProtocol>ap_none</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>31</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>v1_buffer_address0</name>
          <Object>v1_buffer</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>address</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>v1_buffer_ce0</name>
          <Object>v1_buffer</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>v1_buffer_q0</name>
          <Object>v1_buffer</Object>
          <Type>array</Type>
          <Scope/>
          <IOProtocol>ap_memory</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>data</Attribute>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
    <Module>
      <Name>krnl_vadd</Name>
      <PerformanceEstimates>
        <SummaryOfTimingAnalysis>
          <TargetClockPeriod>5</TargetClockPeriod>
          <ClockUncertainty>1.35</ClockUncertainty>
          <EstimatedClockPeriod>3.734</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
          <Best-caseLatency>1</Best-caseLatency>
          <Average-caseLatency>2937</Average-caseLatency>
          <Worst-caseLatency>11713</Worst-caseLatency>
          <Best-caseRealTimeLatency>5.000 ns</Best-caseRealTimeLatency>
          <Average-caseRealTimeLatency>14.685 us</Average-caseRealTimeLatency>
          <Worst-caseRealTimeLatency>58.565 us</Worst-caseRealTimeLatency>
          <PipelineInitiationInterval>2 ~ 11714</PipelineInitiationInterval>
          <PipelineType>no</PipelineType>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency/>
      </PerformanceEstimates>
      <AreaEstimates>
        <Resources>
          <BRAM_18K>5</BRAM_18K>
          <FF>1559</FF>
          <LUT>3377</LUT>
          <URAM>0</URAM>
        </Resources>
      </AreaEstimates>
      <InterfaceSummary>
        <RtlPorts>
          <name>s_axi_control_AWVALID</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_AWREADY</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_AWADDR</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>6</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_WVALID</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_WREADY</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_WDATA</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_WSTRB</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_ARVALID</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_ARREADY</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_ARADDR</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>6</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_RVALID</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_RREADY</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_RDATA</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_RRESP</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_BVALID</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_BREADY</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>s_axi_control_BRESP</name>
          <Object>control</Object>
          <Type>scalar</Type>
          <IOProtocol>s_axi</IOProtocol>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>ap_clk</name>
          <Object>krnl_vadd</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_chain</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>ap_rst_n</name>
          <Object>krnl_vadd</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_chain</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>interrupt</name>
          <Object>krnl_vadd</Object>
          <Type>return value</Type>
          <Scope/>
          <IOProtocol>ap_ctrl_chain</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWVALID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWREADY</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWADDR</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWLEN</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWSIZE</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWBURST</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWLOCK</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWCACHE</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWPROT</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWQOS</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWREGION</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_AWUSER</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_WVALID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_WREADY</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_WDATA</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_WSTRB</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_WLAST</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_WID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_WUSER</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARVALID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARREADY</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARADDR</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>64</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARLEN</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>8</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARSIZE</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARBURST</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARLOCK</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARCACHE</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARPROT</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>3</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARQOS</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARREGION</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>4</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_ARUSER</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_RVALID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_RREADY</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_RDATA</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>32</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_RLAST</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_RID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_RUSER</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_RRESP</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_BVALID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_BREADY</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>out</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_BRESP</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>2</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_BID</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
          <name>m_axi_gmem_BUSER</name>
          <Object>gmem</Object>
          <Type>pointer</Type>
          <Scope/>
          <IOProtocol>m_axi</IOProtocol>
          <IOConfig/>
          <Dir>in</Dir>
          <Bits>1</Bits>
          <Attribute>unknown</Attribute>
          <CType>int</CType>
        </RtlPorts>
      </InterfaceSummary>
    </Module>
  </ModuleInformation>
  <FIFOInformation/>
</profile>
