// Seed: 2348730806
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input tri id_2,
    input supply0 id_3,
    output tri0 id_4,
    input tri0 id_5,
    input wand id_6,
    input uwire id_7
);
  wire id_9;
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    output supply1 id_2,
    output uwire id_3,
    input uwire id_4,
    input wor id_5,
    input wand id_6,
    inout supply0 id_7,
    input tri1 id_8,
    output supply1 id_9,
    input tri1 id_10
    , id_15,
    output wire id_11,
    output wire id_12,
    output tri id_13
);
  assign id_3 = id_4;
  assign id_0 = 1'b0;
  module_0(
      id_8, id_6, id_4, id_4, id_9, id_4, id_7, id_4
  );
  wire id_16;
endmodule
