Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 12 23:22:21 2024
| Host         : PC-WouterRosenbrand running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
ULMTCS-2   Warning           Control Sets use limits require reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6398)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12564)
5. checking no_input_delay (6)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6398)
---------------------------
 There are 6366 register/latch pins with no clock driven by root clock pin: i_Clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UART/UHANDLE/next_nr_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12564)
----------------------------------------------------
 There are 12564 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.982        0.000                      0                  562        0.189        0.000                      0                  562        3.000        0.000                       0                   182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
VIDEO/G0/inst/clk_100  {0.000 5.000}      10.000          100.000         
  clk_25_prescaler     {0.000 20.000}     40.000          25.000          
  clkfbout_prescaler   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VIDEO/G0/inst/clk_100                                                                                                                                                    3.000        0.000                       0                     1  
  clk_25_prescaler          27.982        0.000                      0                  562        0.189        0.000                      0                  562       19.500        0.000                       0                   178  
  clkfbout_prescaler                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_25_prescaler                        
(none)              clkfbout_prescaler                      
(none)                                  clk_25_prescaler    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VIDEO/G0/inst/clk_100
  To Clock:  VIDEO/G0/inst/clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VIDEO/G0/inst/clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_prescaler
  To Clock:  clk_25_prescaler

Setup :            0  Failing Endpoints,  Worst Slack       27.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.982ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.930ns  (logic 2.462ns (22.525%)  route 8.468ns (77.475%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.737     1.737    VIDEO/G2/clk_25
    SLICE_X30Y101        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.518     2.255 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.426     3.681    VIDEO/G3/ROM1_i_4[0]
    SLICE_X29Y85         LUT2 (Prop_lut2_I0_O)        0.124     3.805 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.805    VIDEO/G2/ROM1_i_7[0]
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.355 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.355    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.689 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.596     5.285    VIDEO/G2/pointEighty0[10]
    SLICE_X28Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701     5.986 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.986    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.221 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.446    12.667    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y1          RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.488    41.488    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.098    41.390    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.649    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.649    
                         arrival time                         -12.667    
  -------------------------------------------------------------------
                         slack                                 27.982    

Slack (MET) :             28.199ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.710ns  (logic 2.462ns (22.987%)  route 8.248ns (77.013%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.737     1.737    VIDEO/G2/clk_25
    SLICE_X30Y101        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.518     2.255 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.426     3.681    VIDEO/G3/ROM1_i_4[0]
    SLICE_X29Y85         LUT2 (Prop_lut2_I0_O)        0.124     3.805 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.805    VIDEO/G2/ROM1_i_7[0]
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.355 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.355    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.689 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.596     5.285    VIDEO/G2/pointEighty0[10]
    SLICE_X28Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701     5.986 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.986    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.221 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.226    12.448    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y1          RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.486    41.486    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.486    
                         clock uncertainty           -0.098    41.388    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.647    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                         -12.448    
  -------------------------------------------------------------------
                         slack                                 28.199    

Slack (MET) :             28.317ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.592ns  (logic 2.462ns (23.244%)  route 8.130ns (76.756%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.737     1.737    VIDEO/G2/clk_25
    SLICE_X30Y101        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.518     2.255 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.426     3.681    VIDEO/G3/ROM1_i_4[0]
    SLICE_X29Y85         LUT2 (Prop_lut2_I0_O)        0.124     3.805 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.805    VIDEO/G2/ROM1_i_7[0]
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.355 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.355    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.689 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.596     5.285    VIDEO/G2/pointEighty0[10]
    SLICE_X28Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701     5.986 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.986    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.221 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.108    12.329    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y2          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.485    41.485    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.485    
                         clock uncertainty           -0.098    41.387    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.646    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.646    
                         arrival time                         -12.329    
  -------------------------------------------------------------------
                         slack                                 28.317    

Slack (MET) :             28.534ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.372ns  (logic 2.462ns (23.736%)  route 7.910ns (76.264%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.737     1.737    VIDEO/G2/clk_25
    SLICE_X30Y101        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.518     2.255 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.426     3.681    VIDEO/G3/ROM1_i_4[0]
    SLICE_X29Y85         LUT2 (Prop_lut2_I0_O)        0.124     3.805 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.805    VIDEO/G2/ROM1_i_7[0]
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.355 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.355    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.689 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.596     5.285    VIDEO/G2/pointEighty0[10]
    SLICE_X28Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701     5.986 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.986    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.221 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          5.888    12.110    VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y2          RAMB36E1                                     r  VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.483    41.483    VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.483    
                         clock uncertainty           -0.098    41.385    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.644    VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                         -12.110    
  -------------------------------------------------------------------
                         slack                                 28.534    

Slack (MET) :             28.649ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.254ns  (logic 2.462ns (24.010%)  route 7.792ns (75.990%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 41.479 - 40.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.737     1.737    VIDEO/G2/clk_25
    SLICE_X30Y101        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.518     2.255 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.426     3.681    VIDEO/G3/ROM1_i_4[0]
    SLICE_X29Y85         LUT2 (Prop_lut2_I0_O)        0.124     3.805 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.805    VIDEO/G2/ROM1_i_7[0]
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.355 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.355    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.689 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.596     5.285    VIDEO/G2/pointEighty0[10]
    SLICE_X28Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701     5.986 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.986    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.221 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          5.770    11.991    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y3          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.479    41.479    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.479    
                         clock uncertainty           -0.098    41.381    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.640    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.640    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                 28.649    

Slack (MET) :             28.866ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.034ns  (logic 2.462ns (24.536%)  route 7.572ns (75.464%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 41.477 - 40.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.737     1.737    VIDEO/G2/clk_25
    SLICE_X30Y101        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.518     2.255 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.426     3.681    VIDEO/G3/ROM1_i_4[0]
    SLICE_X29Y85         LUT2 (Prop_lut2_I0_O)        0.124     3.805 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.805    VIDEO/G2/ROM1_i_7[0]
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.355 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.355    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.689 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.596     5.285    VIDEO/G2/pointEighty0[10]
    SLICE_X28Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701     5.986 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.986    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.221 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          5.550    11.772    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y3          RAMB36E1                                     r  VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.477    41.477    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.477    
                         clock uncertainty           -0.098    41.379    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.638    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.638    
                         arrival time                         -11.772    
  -------------------------------------------------------------------
                         slack                                 28.866    

Slack (MET) :             29.025ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.885ns  (logic 2.462ns (24.905%)  route 7.423ns (75.095%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.737     1.737    VIDEO/G2/clk_25
    SLICE_X30Y101        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.518     2.255 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.426     3.681    VIDEO/G3/ROM1_i_4[0]
    SLICE_X29Y85         LUT2 (Prop_lut2_I0_O)        0.124     3.805 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.805    VIDEO/G2/ROM1_i_7[0]
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.355 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.355    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.689 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.596     5.285    VIDEO/G2/pointEighty0[10]
    SLICE_X28Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701     5.986 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.986    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.221 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          5.401    11.623    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.487    41.487    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.487    
                         clock uncertainty           -0.098    41.389    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.648    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.648    
                         arrival time                         -11.623    
  -------------------------------------------------------------------
                         slack                                 29.025    

Slack (MET) :             29.112ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.792ns  (logic 2.181ns (22.272%)  route 7.611ns (77.728%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.737     1.737    VIDEO/G2/clk_25
    SLICE_X30Y101        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.518     2.255 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.426     3.681    VIDEO/G3/ROM1_i_4[0]
    SLICE_X29Y85         LUT2 (Prop_lut2_I0_O)        0.124     3.805 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.805    VIDEO/G2/ROM1_i_7[0]
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.355 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.355    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.689 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.596     5.285    VIDEO/G2/pointEighty0[10]
    SLICE_X28Y85         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.655     5.940 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          5.589    11.530    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y1          RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.488    41.488    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.098    41.390    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.748    40.642    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.642    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                 29.112    

Slack (MET) :             29.447ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.454ns  (logic 2.181ns (23.069%)  route 7.273ns (76.931%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.737     1.737    VIDEO/G2/clk_25
    SLICE_X30Y101        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.518     2.255 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.426     3.681    VIDEO/G3/ROM1_i_4[0]
    SLICE_X29Y85         LUT2 (Prop_lut2_I0_O)        0.124     3.805 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.805    VIDEO/G2/ROM1_i_7[0]
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.355 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.355    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.689 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.596     5.285    VIDEO/G2/pointEighty0[10]
    SLICE_X28Y85         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.655     5.940 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          5.251    11.192    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y2          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.485    41.485    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.485    
                         clock uncertainty           -0.098    41.387    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.748    40.639    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.639    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                 29.447    

Slack (MET) :             29.459ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.444ns  (logic 2.181ns (23.095%)  route 7.263ns (76.905%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.737     1.737    VIDEO/G2/clk_25
    SLICE_X30Y101        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.518     2.255 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.426     3.681    VIDEO/G3/ROM1_i_4[0]
    SLICE_X29Y85         LUT2 (Prop_lut2_I0_O)        0.124     3.805 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.805    VIDEO/G2/ROM1_i_7[0]
    SLICE_X29Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.355 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.355    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.689 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.596     5.285    VIDEO/G2/pointEighty0[10]
    SLICE_X28Y85         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.655     5.940 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          5.241    11.181    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y1          RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.486    41.486    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.486    
                         clock uncertainty           -0.098    41.388    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.748    40.640    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.640    
                         arrival time                         -11.181    
  -------------------------------------------------------------------
                         slack                                 29.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/creditsOffset_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.339%)  route 0.138ns (42.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.560     0.560    VIDEO/G2/clk_25
    SLICE_X13Y84         FDPE                                         r  VIDEO/G2/creditsOffset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDPE (Prop_fdpe_C_Q)         0.141     0.701 r  VIDEO/G2/creditsOffset_reg[0]/Q
                         net (fo=7, routed)           0.138     0.839    VIDEO/G2/creditsOffset_reg_n_0_[0]
    SLICE_X14Y84         LUT6 (Prop_lut6_I3_O)        0.045     0.884 r  VIDEO/G2/creditsOffset[5]_i_1/O
                         net (fo=1, routed)           0.000     0.884    VIDEO/G2/creditsOffset0[5]
    SLICE_X14Y84         FDPE                                         r  VIDEO/G2/creditsOffset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.827     0.827    VIDEO/G2/clk_25
    SLICE_X14Y84         FDPE                                         r  VIDEO/G2/creditsOffset_reg[5]/C
                         clock pessimism             -0.254     0.574    
    SLICE_X14Y84         FDPE (Hold_fdpe_C_D)         0.121     0.695    VIDEO/G2/creditsOffset_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 VIDEO/G4/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/vQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.289%)  route 0.170ns (54.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.553     0.553    VIDEO/G4/clk_25
    SLICE_X33Y69         FDRE                                         r  VIDEO/G4/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  VIDEO/G4/vcount_reg[5]/Q
                         net (fo=16, routed)          0.170     0.864    VIDEO/G4/vcount_reg[5]
    SLICE_X32Y70         FDRE                                         r  VIDEO/G4/vQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.818     0.818    VIDEO/G4/clk_25
    SLICE_X32Y70         FDRE                                         r  VIDEO/G4/vQ_reg[5]/C
                         clock pessimism             -0.253     0.566    
    SLICE_X32Y70         FDRE (Hold_fdre_C_D)         0.070     0.636    VIDEO/G4/vQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 VIDEO/G3/RGB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.451%)  route 0.164ns (43.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.562     0.562    VIDEO/G3/clk_25
    SLICE_X8Y35          FDRE                                         r  VIDEO/G3/RGB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     0.726 r  VIDEO/G3/RGB_reg[9]/Q
                         net (fo=2, routed)           0.164     0.889    VIDEO/G3/RGB[9]
    SLICE_X8Y37          LUT4 (Prop_lut4_I3_O)        0.048     0.937 r  VIDEO/G3/red[1]_i_1/O
                         net (fo=1, routed)           0.000     0.937    VIDEO/G4/red_reg[1]_0
    SLICE_X8Y37          FDRE                                         r  VIDEO/G4/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.832     0.832    VIDEO/G4/clk_25
    SLICE_X8Y37          FDRE                                         r  VIDEO/G4/red_reg[1]/C
                         clock pessimism             -0.254     0.578    
    SLICE_X8Y37          FDRE (Hold_fdre_C_D)         0.131     0.709    VIDEO/G4/red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 VIDEO/G4/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/vQ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.896%)  route 0.180ns (56.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.552     0.552    VIDEO/G4/clk_25
    SLICE_X33Y70         FDRE                                         r  VIDEO/G4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  VIDEO/G4/vcount_reg[1]/Q
                         net (fo=27, routed)          0.180     0.873    VIDEO/G4/vcount_reg[1]
    SLICE_X32Y70         FDRE                                         r  VIDEO/G4/vQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.818     0.818    VIDEO/G4/clk_25
    SLICE_X32Y70         FDRE                                         r  VIDEO/G4/vQ_reg[1]/C
                         clock pessimism             -0.254     0.565    
    SLICE_X32Y70         FDRE (Hold_fdre_C_D)         0.070     0.635    VIDEO/G4/vQ_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.579%)  route 0.206ns (59.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.548     0.548    VIDEO/G4/clk_25
    SLICE_X32Y74         FDRE                                         r  VIDEO/G4/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  VIDEO/G4/hcount_reg[0]/Q
                         net (fo=26, routed)          0.206     0.895    VIDEO/G4/hcount_reg[0]
    SLICE_X31Y75         FDRE                                         r  VIDEO/G4/hQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.813     0.813    VIDEO/G4/clk_25
    SLICE_X31Y75         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
                         clock pessimism             -0.234     0.580    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.070     0.650    VIDEO/G4/hQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/mySpriteSelect_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.213ns (54.957%)  route 0.175ns (45.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.560     0.560    VIDEO/G2/clk_25
    SLICE_X10Y85         FDCE                                         r  VIDEO/G2/creditsOffset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDCE (Prop_fdce_C_Q)         0.164     0.724 f  VIDEO/G2/creditsOffset_reg[7]/Q
                         net (fo=7, routed)           0.175     0.898    VIDEO/G2/creditsOffset_reg[7]
    SLICE_X9Y85          LUT4 (Prop_lut4_I2_O)        0.049     0.947 r  VIDEO/G2/mySpriteSelect[3]_i_1/O
                         net (fo=1, routed)           0.000     0.947    VIDEO/G2/mySpriteSelect[3]_i_1_n_0
    SLICE_X9Y85          FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G2/clk_25
    SLICE_X9Y85          FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[3]/C
                         clock pessimism             -0.234     0.595    
    SLICE_X9Y85          FDPE (Hold_fdpe_C_D)         0.107     0.702    VIDEO/G2/mySpriteSelect_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 VIDEO/G2/hpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.164ns (24.964%)  route 0.493ns (75.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.643     0.643    VIDEO/G2/clk_25
    SLICE_X34Y102        FDRE                                         r  VIDEO/G2/hpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.164     0.807 r  VIDEO/G2/hpos_reg[2]/Q
                         net (fo=29, routed)          0.493     1.300    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y18         RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.876     0.876    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.871    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.054    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/creditsOffset_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.560     0.560    VIDEO/G2/clk_25
    SLICE_X14Y84         FDPE                                         r  VIDEO/G2/creditsOffset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDPE (Prop_fdpe_C_Q)         0.164     0.724 r  VIDEO/G2/creditsOffset_reg[1]/Q
                         net (fo=6, routed)           0.175     0.899    VIDEO/G2/creditsOffset_reg_n_0_[1]
    SLICE_X14Y84         LUT5 (Prop_lut5_I2_O)        0.043     0.942 r  VIDEO/G2/creditsOffset[4]_i_1/O
                         net (fo=1, routed)           0.000     0.942    VIDEO/G2/creditsOffset0[4]
    SLICE_X14Y84         FDPE                                         r  VIDEO/G2/creditsOffset_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.827     0.827    VIDEO/G2/clk_25
    SLICE_X14Y84         FDPE                                         r  VIDEO/G2/creditsOffset_reg[4]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X14Y84         FDPE (Hold_fdpe_C_D)         0.131     0.691    VIDEO/G2/creditsOffset_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.682%)  route 0.174ns (48.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.548     0.548    VIDEO/G4/clk_25
    SLICE_X32Y75         FDRE                                         r  VIDEO/G4/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  VIDEO/G4/hcount_reg[4]/Q
                         net (fo=18, routed)          0.174     0.863    VIDEO/G4/hcount_reg[4]
    SLICE_X33Y75         LUT6 (Prop_lut6_I2_O)        0.045     0.908 r  VIDEO/G4/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.908    VIDEO/G4/hcount[5]_i_1_n_0
    SLICE_X33Y75         FDRE                                         r  VIDEO/G4/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.813     0.813    VIDEO/G4/clk_25
    SLICE_X33Y75         FDRE                                         r  VIDEO/G4/hcount_reg[5]/C
                         clock pessimism             -0.253     0.561    
    SLICE_X33Y75         FDRE (Hold_fdre_C_D)         0.092     0.653    VIDEO/G4/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.227ns (65.246%)  route 0.121ns (34.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.548     0.548    VIDEO/G4/clk_25
    SLICE_X32Y74         FDRE                                         r  VIDEO/G4/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.128     0.676 r  VIDEO/G4/hcount_reg[6]/Q
                         net (fo=18, routed)          0.121     0.797    VIDEO/G4/hcount_reg[6]
    SLICE_X32Y74         LUT6 (Prop_lut6_I2_O)        0.099     0.896 r  VIDEO/G4/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.896    VIDEO/G4/hcount[7]_i_1_n_0
    SLICE_X32Y74         FDRE                                         r  VIDEO/G4/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.813     0.813    VIDEO/G4/clk_25
    SLICE_X32Y74         FDRE                                         r  VIDEO/G4/hcount_reg[7]/C
                         clock pessimism             -0.266     0.548    
    SLICE_X32Y74         FDRE (Hold_fdre_C_D)         0.092     0.640    VIDEO/G4/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_prescaler
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10     VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10     VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y0      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y0      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y103    VIDEO/G2/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y103    VIDEO/G2/active_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X13Y84     VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X13Y84     VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y84     VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y84     VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y84     VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y84     VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y84     VIDEO/G2/creditsOffset_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y84     VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y103    VIDEO/G2/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y103    VIDEO/G2/active_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X13Y84     VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X13Y84     VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y84     VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y84     VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y84     VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y84     VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y84     VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y84     VIDEO/G2/creditsOffset_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prescaler
  To Clock:  clkfbout_prescaler

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prescaler
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    VIDEO/G0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         12468 Endpoints
Min Delay         12468 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/USOUND/PLAYHZ/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/USOUND/PLAYHZ/o_Sound_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        105.194ns  (logic 47.768ns (45.410%)  route 57.426ns (54.590%))
  Logic Levels:           199  (CARRY4=165 FDRE=1 LUT1=5 LUT2=4 LUT3=1 LUT4=22 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE                         0.000     0.000 r  UART/USOUND/PLAYHZ/counter_reg[1]/C
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/USOUND/PLAYHZ/counter_reg[1]/Q
                         net (fo=2, routed)           0.578     1.034    UART/USOUND/PLAYHZ/counter_reg[1]
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.690 r  UART/USOUND/PLAYHZ/i___72__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.690    UART/USOUND/PLAYHZ/i___72__0_i_2_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.804 r  UART/USOUND/PLAYHZ/i___18__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.804    UART/USOUND/PLAYHZ/i___18__0_i_2_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.918 r  UART/USOUND/PLAYHZ/i___64__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.918    UART/USOUND/PLAYHZ/i___64__0_i_2_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.032 r  UART/USOUND/PLAYHZ/i___10__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.032    UART/USOUND/PLAYHZ/i___10__0_i_2_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.146 r  UART/USOUND/PLAYHZ/i___6__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.146    UART/USOUND/PLAYHZ/i___6__0_i_2_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.459 f  UART/USOUND/PLAYHZ/i___52__0_i_2/O[3]
                         net (fo=12, routed)          0.849     3.308    UART/USOUND/PLAYHZ/i___52__0_i_2_n_4
    SLICE_X40Y40         LUT1 (Prop_lut1_I0_O)        0.306     3.614 r  UART/USOUND/PLAYHZ/i___52__0_i_3/O
                         net (fo=1, routed)           0.000     3.614    UART/USOUND/PLAYHZ/i___52__0_i_3_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.015 r  UART/USOUND/PLAYHZ/i___52__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.015    UART/USOUND/PLAYHZ/i___52__0_i_1_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.129 r  UART/USOUND/PLAYHZ/i___172__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.129    UART/USOUND/PLAYHZ/i___172__0_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.463 f  UART/USOUND/PLAYHZ/i___175_i_3/O[1]
                         net (fo=16, routed)          3.896     8.359    UART/USOUND/PLAYHZ/o_Sound5[30]
    SLICE_X12Y50         LUT3 (Prop_lut3_I2_O)        0.303     8.662 r  UART/USOUND/PLAYHZ/i___474_i_22/O
                         net (fo=1, routed)           0.000     8.662    UART/USOUND/PLAYHZ/i___474_i_22_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     8.912 f  UART/USOUND/PLAYHZ/i___474_i_19/O[2]
                         net (fo=1, routed)           0.948     9.860    UART/USOUND/PLAYHZ/i___474_i_19_n_5
    SLICE_X13Y51         LUT1 (Prop_lut1_I0_O)        0.301    10.161 r  UART/USOUND/PLAYHZ/i___474_i_20/O
                         net (fo=1, routed)           0.000    10.161    UART/USOUND/PLAYHZ/i___474_i_20_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.559 r  UART/USOUND/PLAYHZ/i___474_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.559    UART/USOUND/PLAYHZ/i___474_i_14_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.781 f  UART/USOUND/PLAYHZ/i___472_i_11/O[0]
                         net (fo=1, routed)           1.115    11.896    UART/USOUND/PLAYHZ/i___472_i_11_n_7
    SLICE_X11Y56         LUT1 (Prop_lut1_I0_O)        0.299    12.195 r  UART/USOUND/PLAYHZ/i___474_i_13/O
                         net (fo=1, routed)           0.000    12.195    UART/USOUND/PLAYHZ/i___474_i_13_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.593 r  UART/USOUND/PLAYHZ/i___474_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.593    UART/USOUND/PLAYHZ/i___474_i_8_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.906 f  UART/USOUND/PLAYHZ/i___472_i_6/O[3]
                         net (fo=1, routed)           0.826    13.732    UART/USOUND/PLAYHZ/i___472_i_6_n_4
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.306    14.038 r  UART/USOUND/PLAYHZ/i___469_i_15/O
                         net (fo=1, routed)           0.000    14.038    UART/USOUND/PLAYHZ/i___469_i_15_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.551 r  UART/USOUND/PLAYHZ/i___469_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.551    UART/USOUND/PLAYHZ/i___469_i_7_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.770 f  UART/USOUND/PLAYHZ/i___469_i_3/O[0]
                         net (fo=1, routed)           0.690    15.461    UART/USOUND/PLAYHZ/i___469_i_3_n_7
    SLICE_X13Y59         LUT1 (Prop_lut1_I0_O)        0.295    15.756 r  UART/USOUND/PLAYHZ/i___469_i_5/O
                         net (fo=1, routed)           0.000    15.756    UART/USOUND/PLAYHZ/i___469_i_5_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.306 r  UART/USOUND/PLAYHZ/i___469_i_1/CO[3]
                         net (fo=29, routed)          2.026    18.332    UART/USOUND/PLAYHZ/i___469_i_1_n_0
    SLICE_X14Y54         LUT4 (Prop_lut4_I0_O)        0.124    18.456 r  UART/USOUND/PLAYHZ/i___171__0/O
                         net (fo=1, routed)           0.000    18.456    UART/USOUND/PLAYHZ/i___171__0_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.989 r  UART/USOUND/PLAYHZ/i___487_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.989    UART/USOUND/PLAYHZ/i___487_i_1_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.106 r  UART/USOUND/PLAYHZ/i___486_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.106    UART/USOUND/PLAYHZ/i___486_i_1_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.223 r  UART/USOUND/PLAYHZ/i___483_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.223    UART/USOUND/PLAYHZ/i___483_i_1_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.340 r  UART/USOUND/PLAYHZ/i___481_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.340    UART/USOUND/PLAYHZ/i___481_i_1_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.457 r  UART/USOUND/PLAYHZ/i___480_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.457    UART/USOUND/PLAYHZ/i___480_i_2_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.711 r  UART/USOUND/PLAYHZ/i___480_i_1/CO[0]
                         net (fo=29, routed)          1.746    21.457    UART/USOUND/PLAYHZ/i___480_i_1_n_3
    SLICE_X15Y53         LUT4 (Prop_lut4_I0_O)        0.367    21.824 r  UART/USOUND/PLAYHZ/i___167__0/O
                         net (fo=1, routed)           0.000    21.824    UART/USOUND/PLAYHZ/i___167__0_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.374 r  UART/USOUND/PLAYHZ/i___498_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.374    UART/USOUND/PLAYHZ/i___498_i_1_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.488 r  UART/USOUND/PLAYHZ/i___497_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.488    UART/USOUND/PLAYHZ/i___497_i_1_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.602 r  UART/USOUND/PLAYHZ/i___494_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.602    UART/USOUND/PLAYHZ/i___494_i_1_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.716 r  UART/USOUND/PLAYHZ/i___492_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.716    UART/USOUND/PLAYHZ/i___492_i_1_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.830 r  UART/USOUND/PLAYHZ/i___491_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.830    UART/USOUND/PLAYHZ/i___491_i_2_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.101 r  UART/USOUND/PLAYHZ/i___491_i_1/CO[0]
                         net (fo=29, routed)          2.043    25.144    UART/USOUND/PLAYHZ/i___491_i_1_n_3
    SLICE_X30Y53         LUT4 (Prop_lut4_I0_O)        0.373    25.517 r  UART/USOUND/PLAYHZ/i___163__0/O
                         net (fo=1, routed)           0.000    25.517    UART/USOUND/PLAYHZ/i___163__0_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.050 r  UART/USOUND/PLAYHZ/i___509_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.050    UART/USOUND/PLAYHZ/i___509_i_1_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.167 r  UART/USOUND/PLAYHZ/i___508_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.167    UART/USOUND/PLAYHZ/i___508_i_1_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.284 r  UART/USOUND/PLAYHZ/i___505_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.284    UART/USOUND/PLAYHZ/i___505_i_1_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.401 r  UART/USOUND/PLAYHZ/i___503_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.401    UART/USOUND/PLAYHZ/i___503_i_1_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.518 r  UART/USOUND/PLAYHZ/i___502_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.518    UART/USOUND/PLAYHZ/i___502_i_2_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.772 r  UART/USOUND/PLAYHZ/i___502_i_1/CO[0]
                         net (fo=29, routed)          1.582    28.354    UART/USOUND/PLAYHZ/i___502_i_1_n_3
    SLICE_X31Y52         LUT4 (Prop_lut4_I0_O)        0.367    28.721 r  UART/USOUND/PLAYHZ/i___159__0/O
                         net (fo=1, routed)           0.000    28.721    UART/USOUND/PLAYHZ/i___159__0_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.271 r  UART/USOUND/PLAYHZ/i___520_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.271    UART/USOUND/PLAYHZ/i___520_i_1_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.385 r  UART/USOUND/PLAYHZ/i___519_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.385    UART/USOUND/PLAYHZ/i___519_i_1_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.499 r  UART/USOUND/PLAYHZ/i___516_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.499    UART/USOUND/PLAYHZ/i___516_i_1_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.613 r  UART/USOUND/PLAYHZ/i___514_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.613    UART/USOUND/PLAYHZ/i___514_i_1_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.727 r  UART/USOUND/PLAYHZ/i___513_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.727    UART/USOUND/PLAYHZ/i___513_i_2_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.998 r  UART/USOUND/PLAYHZ/i___513_i_1/CO[0]
                         net (fo=29, routed)          1.841    31.839    UART/USOUND/PLAYHZ/i___513_i_1_n_3
    SLICE_X33Y52         LUT4 (Prop_lut4_I0_O)        0.373    32.212 r  UART/USOUND/PLAYHZ/i___155__0/O
                         net (fo=1, routed)           0.000    32.212    UART/USOUND/PLAYHZ/i___155__0_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.762 r  UART/USOUND/PLAYHZ/i___700_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.762    UART/USOUND/PLAYHZ/i___700_i_2_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.876 r  UART/USOUND/PLAYHZ/i___703_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.876    UART/USOUND/PLAYHZ/i___703_i_1_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.990 r  UART/USOUND/PLAYHZ/i___705_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.990    UART/USOUND/PLAYHZ/i___705_i_1_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.104 r  UART/USOUND/PLAYHZ/i___702_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.104    UART/USOUND/PLAYHZ/i___702_i_1_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.218 r  UART/USOUND/PLAYHZ/i___701_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.218    UART/USOUND/PLAYHZ/i___701_i_1_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.489 r  UART/USOUND/PLAYHZ/i___700_i_1/CO[0]
                         net (fo=29, routed)          1.868    35.357    UART/USOUND/PLAYHZ/i___700_i_1_n_3
    SLICE_X34Y50         LUT4 (Prop_lut4_I0_O)        0.373    35.730 r  UART/USOUND/PLAYHZ/i___151__0/O
                         net (fo=1, routed)           0.000    35.730    UART/USOUND/PLAYHZ/i___151__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.263 r  UART/USOUND/PLAYHZ/i___711_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.263    UART/USOUND/PLAYHZ/i___711_i_2_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.380 r  UART/USOUND/PLAYHZ/i___714_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.380    UART/USOUND/PLAYHZ/i___714_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.497 r  UART/USOUND/PLAYHZ/i___716_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.497    UART/USOUND/PLAYHZ/i___716_i_1_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.614 r  UART/USOUND/PLAYHZ/i___713_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.614    UART/USOUND/PLAYHZ/i___713_i_1_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.731 r  UART/USOUND/PLAYHZ/i___712_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.731    UART/USOUND/PLAYHZ/i___712_i_1_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    36.985 r  UART/USOUND/PLAYHZ/i___711_i_1/CO[0]
                         net (fo=29, routed)          1.928    38.913    UART/USOUND/PLAYHZ/i___711_i_1_n_3
    SLICE_X33Y46         LUT4 (Prop_lut4_I0_O)        0.367    39.280 r  UART/USOUND/PLAYHZ/i___147__0/O
                         net (fo=1, routed)           0.000    39.280    UART/USOUND/PLAYHZ/i___147__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.830 r  UART/USOUND/PLAYHZ/i___531_i_1/CO[3]
                         net (fo=1, routed)           0.000    39.830    UART/USOUND/PLAYHZ/i___531_i_1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.944 r  UART/USOUND/PLAYHZ/i___524_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.944    UART/USOUND/PLAYHZ/i___524_i_2_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.058 r  UART/USOUND/PLAYHZ/i___528_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.058    UART/USOUND/PLAYHZ/i___528_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.172 r  UART/USOUND/PLAYHZ/i___526_i_1/CO[3]
                         net (fo=1, routed)           0.001    40.172    UART/USOUND/PLAYHZ/i___526_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.286 r  UART/USOUND/PLAYHZ/i___525_i_1/CO[3]
                         net (fo=1, routed)           0.000    40.286    UART/USOUND/PLAYHZ/i___525_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.557 r  UART/USOUND/PLAYHZ/i___524_i_1/CO[0]
                         net (fo=29, routed)          1.381    41.938    UART/USOUND/PLAYHZ/i___524_i_1_n_3
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.373    42.311 r  UART/USOUND/PLAYHZ/i___143__0/O
                         net (fo=1, routed)           0.000    42.311    UART/USOUND/PLAYHZ/i___143__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.844 r  UART/USOUND/PLAYHZ/i___542_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.844    UART/USOUND/PLAYHZ/i___542_i_1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.961 r  UART/USOUND/PLAYHZ/i___541_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.961    UART/USOUND/PLAYHZ/i___541_i_1_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.078 r  UART/USOUND/PLAYHZ/i___535_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.078    UART/USOUND/PLAYHZ/i___535_i_2_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.195 r  UART/USOUND/PLAYHZ/i___537_i_1/CO[3]
                         net (fo=1, routed)           0.001    43.196    UART/USOUND/PLAYHZ/i___537_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.313 r  UART/USOUND/PLAYHZ/i___536_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.313    UART/USOUND/PLAYHZ/i___536_i_1_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    43.567 r  UART/USOUND/PLAYHZ/i___535_i_1/CO[0]
                         net (fo=29, routed)          1.667    45.234    UART/USOUND/PLAYHZ/i___535_i_1_n_3
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.367    45.601 r  UART/USOUND/PLAYHZ/i___139__0/O
                         net (fo=1, routed)           0.000    45.601    UART/USOUND/PLAYHZ/i___139__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.151 r  UART/USOUND/PLAYHZ/i___553_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.151    UART/USOUND/PLAYHZ/i___553_i_1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.265 r  UART/USOUND/PLAYHZ/i___552_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.265    UART/USOUND/PLAYHZ/i___552_i_1_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.379 r  UART/USOUND/PLAYHZ/i___546_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.379    UART/USOUND/PLAYHZ/i___546_i_2_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.493 r  UART/USOUND/PLAYHZ/i___548_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.493    UART/USOUND/PLAYHZ/i___548_i_1_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.607 r  UART/USOUND/PLAYHZ/i___547_i_1/CO[3]
                         net (fo=1, routed)           0.001    46.607    UART/USOUND/PLAYHZ/i___547_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.878 r  UART/USOUND/PLAYHZ/i___546_i_1/CO[0]
                         net (fo=29, routed)          2.044    48.922    UART/USOUND/PLAYHZ/i___546_i_1_n_3
    SLICE_X14Y44         LUT4 (Prop_lut4_I0_O)        0.373    49.295 r  UART/USOUND/PLAYHZ/i___135__0/O
                         net (fo=1, routed)           0.000    49.295    UART/USOUND/PLAYHZ/i___135__0_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.828 r  UART/USOUND/PLAYHZ/i___564_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.828    UART/USOUND/PLAYHZ/i___564_i_1_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.945 r  UART/USOUND/PLAYHZ/i___563_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.945    UART/USOUND/PLAYHZ/i___563_i_1_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.062 r  UART/USOUND/PLAYHZ/i___560_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.062    UART/USOUND/PLAYHZ/i___560_i_1_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.179 r  UART/USOUND/PLAYHZ/i___557_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.179    UART/USOUND/PLAYHZ/i___557_i_2_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.296 r  UART/USOUND/PLAYHZ/i___558_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.296    UART/USOUND/PLAYHZ/i___558_i_1_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.550 r  UART/USOUND/PLAYHZ/i___557_i_1/CO[0]
                         net (fo=29, routed)          1.667    52.217    UART/USOUND/PLAYHZ/i___557_i_1_n_3
    SLICE_X13Y44         LUT4 (Prop_lut4_I0_O)        0.367    52.584 r  UART/USOUND/PLAYHZ/i___131__0/O
                         net (fo=1, routed)           0.000    52.584    UART/USOUND/PLAYHZ/i___131__0_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.134 r  UART/USOUND/PLAYHZ/i___575_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.134    UART/USOUND/PLAYHZ/i___575_i_1_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.248 r  UART/USOUND/PLAYHZ/i___574_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.248    UART/USOUND/PLAYHZ/i___574_i_1_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.362 r  UART/USOUND/PLAYHZ/i___571_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.362    UART/USOUND/PLAYHZ/i___571_i_1_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.476 r  UART/USOUND/PLAYHZ/i___568_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.476    UART/USOUND/PLAYHZ/i___568_i_2_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.590 r  UART/USOUND/PLAYHZ/i___569_i_1/CO[3]
                         net (fo=1, routed)           0.000    53.590    UART/USOUND/PLAYHZ/i___569_i_1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    53.861 r  UART/USOUND/PLAYHZ/i___568_i_1/CO[0]
                         net (fo=29, routed)          2.039    55.901    UART/USOUND/PLAYHZ/i___568_i_1_n_3
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.373    56.274 r  UART/USOUND/PLAYHZ/i___586_i_3/O
                         net (fo=1, routed)           0.000    56.274    UART/USOUND/PLAYHZ/i___586_i_3_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.675 r  UART/USOUND/PLAYHZ/i___586_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.675    UART/USOUND/PLAYHZ/i___586_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.789 r  UART/USOUND/PLAYHZ/i___585_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.789    UART/USOUND/PLAYHZ/i___585_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.903 r  UART/USOUND/PLAYHZ/i___582_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.903    UART/USOUND/PLAYHZ/i___582_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.017 r  UART/USOUND/PLAYHZ/i___580_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.017    UART/USOUND/PLAYHZ/i___580_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.131 r  UART/USOUND/PLAYHZ/i___579_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.131    UART/USOUND/PLAYHZ/i___579_i_2_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    57.402 r  UART/USOUND/PLAYHZ/i___579_i_1/CO[0]
                         net (fo=29, routed)          2.191    59.593    UART/USOUND/PLAYHZ/i___579_i_1_n_3
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.373    59.966 r  UART/USOUND/PLAYHZ/i___123__0/O
                         net (fo=1, routed)           0.000    59.966    UART/USOUND/PLAYHZ/i___123__0_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.516 r  UART/USOUND/PLAYHZ/i___597_i_1/CO[3]
                         net (fo=1, routed)           0.000    60.516    UART/USOUND/PLAYHZ/i___597_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.630 r  UART/USOUND/PLAYHZ/i___596_i_1/CO[3]
                         net (fo=1, routed)           0.000    60.630    UART/USOUND/PLAYHZ/i___596_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.744 r  UART/USOUND/PLAYHZ/i___593_i_1/CO[3]
                         net (fo=1, routed)           0.000    60.744    UART/USOUND/PLAYHZ/i___593_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.858 r  UART/USOUND/PLAYHZ/i___591_i_1/CO[3]
                         net (fo=1, routed)           0.000    60.858    UART/USOUND/PLAYHZ/i___591_i_1_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.972 r  UART/USOUND/PLAYHZ/i___590_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.972    UART/USOUND/PLAYHZ/i___590_i_2_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.243 r  UART/USOUND/PLAYHZ/i___590_i_1/CO[0]
                         net (fo=29, routed)          1.677    62.920    UART/USOUND/PLAYHZ/i___590_i_1_n_3
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.373    63.293 r  UART/USOUND/PLAYHZ/i___119__0/O
                         net (fo=1, routed)           0.000    63.293    UART/USOUND/PLAYHZ/i___119__0_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.843 r  UART/USOUND/PLAYHZ/i___608_i_1/CO[3]
                         net (fo=1, routed)           0.000    63.843    UART/USOUND/PLAYHZ/i___608_i_1_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.957 r  UART/USOUND/PLAYHZ/i___607_i_1/CO[3]
                         net (fo=1, routed)           0.000    63.957    UART/USOUND/PLAYHZ/i___607_i_1_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.071 r  UART/USOUND/PLAYHZ/i___604_i_1/CO[3]
                         net (fo=1, routed)           0.000    64.071    UART/USOUND/PLAYHZ/i___604_i_1_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.185 r  UART/USOUND/PLAYHZ/i___602_i_1/CO[3]
                         net (fo=1, routed)           0.000    64.185    UART/USOUND/PLAYHZ/i___602_i_1_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.299 r  UART/USOUND/PLAYHZ/i___601_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.299    UART/USOUND/PLAYHZ/i___601_i_2_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    64.570 r  UART/USOUND/PLAYHZ/i___601_i_1/CO[0]
                         net (fo=29, routed)          1.481    66.051    UART/USOUND/PLAYHZ/i___601_i_1_n_3
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.373    66.424 r  UART/USOUND/PLAYHZ/i___115__0/O
                         net (fo=1, routed)           0.000    66.424    UART/USOUND/PLAYHZ/i___115__0_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.957 r  UART/USOUND/PLAYHZ/i___619_i_1/CO[3]
                         net (fo=1, routed)           0.000    66.957    UART/USOUND/PLAYHZ/i___619_i_1_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.074 r  UART/USOUND/PLAYHZ/i___618_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.074    UART/USOUND/PLAYHZ/i___618_i_1_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.191 r  UART/USOUND/PLAYHZ/i___615_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.191    UART/USOUND/PLAYHZ/i___615_i_1_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.308 r  UART/USOUND/PLAYHZ/i___613_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.308    UART/USOUND/PLAYHZ/i___613_i_1_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.425 r  UART/USOUND/PLAYHZ/i___612_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.425    UART/USOUND/PLAYHZ/i___612_i_2_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    67.679 r  UART/USOUND/PLAYHZ/i___612_i_1/CO[0]
                         net (fo=29, routed)          1.520    69.200    UART/USOUND/PLAYHZ/i___612_i_1_n_3
    SLICE_X31Y40         LUT2 (Prop_lut2_I0_O)        0.367    69.567 r  UART/USOUND/PLAYHZ/i___725_i_3/O
                         net (fo=1, routed)           0.000    69.567    UART/USOUND/PLAYHZ/i___725_i_3_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.117 r  UART/USOUND/PLAYHZ/i___725_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.117    UART/USOUND/PLAYHZ/i___725_i_1_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.231 r  UART/USOUND/PLAYHZ/i___727_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.231    UART/USOUND/PLAYHZ/i___727_i_1_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.345 r  UART/USOUND/PLAYHZ/i___724_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.345    UART/USOUND/PLAYHZ/i___724_i_1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.459 r  UART/USOUND/PLAYHZ/i___723_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.459    UART/USOUND/PLAYHZ/i___723_i_1_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.730 r  UART/USOUND/PLAYHZ/i___722_i_1/CO[0]
                         net (fo=29, routed)          1.655    72.385    UART/USOUND/PLAYHZ/i___722_i_1_n_3
    SLICE_X32Y39         LUT4 (Prop_lut4_I0_O)        0.373    72.758 r  UART/USOUND/PLAYHZ/i___107__0/O
                         net (fo=1, routed)           0.000    72.758    UART/USOUND/PLAYHZ/i___107__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.308 r  UART/USOUND/PLAYHZ/i___733_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.308    UART/USOUND/PLAYHZ/i___733_i_2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.422 r  UART/USOUND/PLAYHZ/i___736_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.422    UART/USOUND/PLAYHZ/i___736_i_1_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.536 r  UART/USOUND/PLAYHZ/i___738_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.536    UART/USOUND/PLAYHZ/i___738_i_1_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.650 r  UART/USOUND/PLAYHZ/i___735_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.650    UART/USOUND/PLAYHZ/i___735_i_1_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.764 r  UART/USOUND/PLAYHZ/i___734_i_1/CO[3]
                         net (fo=1, routed)           0.000    73.764    UART/USOUND/PLAYHZ/i___734_i_1_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    74.035 r  UART/USOUND/PLAYHZ/i___733_i_1/CO[0]
                         net (fo=29, routed)          1.998    76.033    UART/USOUND/PLAYHZ/i___733_i_1_n_3
    SLICE_X33Y36         LUT4 (Prop_lut4_I0_O)        0.373    76.406 r  UART/USOUND/PLAYHZ/i___103__0/O
                         net (fo=1, routed)           0.000    76.406    UART/USOUND/PLAYHZ/i___103__0_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.956 r  UART/USOUND/PLAYHZ/i___630_i_1/CO[3]
                         net (fo=1, routed)           0.000    76.956    UART/USOUND/PLAYHZ/i___630_i_1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.070 r  UART/USOUND/PLAYHZ/i___623_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.070    UART/USOUND/PLAYHZ/i___623_i_2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.184 r  UART/USOUND/PLAYHZ/i___627_i_1/CO[3]
                         net (fo=1, routed)           0.000    77.184    UART/USOUND/PLAYHZ/i___627_i_1_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.298 r  UART/USOUND/PLAYHZ/i___625_i_1/CO[3]
                         net (fo=1, routed)           0.000    77.298    UART/USOUND/PLAYHZ/i___625_i_1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.412 r  UART/USOUND/PLAYHZ/i___624_i_1/CO[3]
                         net (fo=1, routed)           0.000    77.412    UART/USOUND/PLAYHZ/i___624_i_1_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    77.683 r  UART/USOUND/PLAYHZ/i___623_i_1/CO[0]
                         net (fo=29, routed)          2.545    80.228    UART/USOUND/PLAYHZ/i___623_i_1_n_3
    SLICE_X32Y33         LUT4 (Prop_lut4_I0_O)        0.373    80.601 r  UART/USOUND/PLAYHZ/i___99__0/O
                         net (fo=1, routed)           0.000    80.601    UART/USOUND/PLAYHZ/i___99__0_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.151 r  UART/USOUND/PLAYHZ/i___641_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.151    UART/USOUND/PLAYHZ/i___641_i_1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.265 r  UART/USOUND/PLAYHZ/i___640_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.265    UART/USOUND/PLAYHZ/i___640_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.379 r  UART/USOUND/PLAYHZ/i___634_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.379    UART/USOUND/PLAYHZ/i___634_i_2_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.493 r  UART/USOUND/PLAYHZ/i___636_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.493    UART/USOUND/PLAYHZ/i___636_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.607 r  UART/USOUND/PLAYHZ/i___635_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.607    UART/USOUND/PLAYHZ/i___635_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    81.878 r  UART/USOUND/PLAYHZ/i___634_i_1/CO[0]
                         net (fo=29, routed)          1.507    83.385    UART/USOUND/PLAYHZ/i___634_i_1_n_3
    SLICE_X31Y31         LUT4 (Prop_lut4_I0_O)        0.373    83.758 r  UART/USOUND/PLAYHZ/i___95__0/O
                         net (fo=1, routed)           0.000    83.758    UART/USOUND/PLAYHZ/i___95__0_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.308 r  UART/USOUND/PLAYHZ/i___652_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.308    UART/USOUND/PLAYHZ/i___652_i_1_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.422 r  UART/USOUND/PLAYHZ/i___651_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.422    UART/USOUND/PLAYHZ/i___651_i_1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.536 r  UART/USOUND/PLAYHZ/i___645_i_2/CO[3]
                         net (fo=1, routed)           0.000    84.536    UART/USOUND/PLAYHZ/i___645_i_2_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.650 r  UART/USOUND/PLAYHZ/i___647_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.650    UART/USOUND/PLAYHZ/i___647_i_1_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.764 r  UART/USOUND/PLAYHZ/i___646_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.764    UART/USOUND/PLAYHZ/i___646_i_1_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.035 r  UART/USOUND/PLAYHZ/i___645_i_1/CO[0]
                         net (fo=29, routed)          1.665    86.700    UART/USOUND/PLAYHZ/i___645_i_1_n_3
    SLICE_X30Y30         LUT4 (Prop_lut4_I0_O)        0.373    87.073 r  UART/USOUND/PLAYHZ/i___91__0/O
                         net (fo=1, routed)           0.000    87.073    UART/USOUND/PLAYHZ/i___91__0_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.606 r  UART/USOUND/PLAYHZ/i___663_i_1/CO[3]
                         net (fo=1, routed)           0.000    87.606    UART/USOUND/PLAYHZ/i___663_i_1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.723 r  UART/USOUND/PLAYHZ/i___662_i_1/CO[3]
                         net (fo=1, routed)           0.000    87.723    UART/USOUND/PLAYHZ/i___662_i_1_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.840 r  UART/USOUND/PLAYHZ/i___659_i_1/CO[3]
                         net (fo=1, routed)           0.000    87.840    UART/USOUND/PLAYHZ/i___659_i_1_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.957 r  UART/USOUND/PLAYHZ/i___656_i_2/CO[3]
                         net (fo=1, routed)           0.000    87.957    UART/USOUND/PLAYHZ/i___656_i_2_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.074 r  UART/USOUND/PLAYHZ/i___657_i_1/CO[3]
                         net (fo=1, routed)           0.000    88.074    UART/USOUND/PLAYHZ/i___657_i_1_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    88.328 r  UART/USOUND/PLAYHZ/i___656_i_1/CO[0]
                         net (fo=29, routed)          2.079    90.407    UART/USOUND/PLAYHZ/i___656_i_1_n_3
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.367    90.774 r  UART/USOUND/PLAYHZ/i___87__0/O
                         net (fo=1, routed)           0.000    90.774    UART/USOUND/PLAYHZ/i___87__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.324 r  UART/USOUND/PLAYHZ/i___674_i_1/CO[3]
                         net (fo=1, routed)           0.000    91.324    UART/USOUND/PLAYHZ/i___674_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.438 r  UART/USOUND/PLAYHZ/i___673_i_1/CO[3]
                         net (fo=1, routed)           0.000    91.438    UART/USOUND/PLAYHZ/i___673_i_1_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.552 r  UART/USOUND/PLAYHZ/i___670_i_1/CO[3]
                         net (fo=1, routed)           0.000    91.552    UART/USOUND/PLAYHZ/i___670_i_1_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.666 r  UART/USOUND/PLAYHZ/i___667_i_2/CO[3]
                         net (fo=1, routed)           0.000    91.666    UART/USOUND/PLAYHZ/i___667_i_2_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.780 r  UART/USOUND/PLAYHZ/i___668_i_1/CO[3]
                         net (fo=1, routed)           0.000    91.780    UART/USOUND/PLAYHZ/i___668_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.051 r  UART/USOUND/PLAYHZ/i___667_i_1/CO[0]
                         net (fo=29, routed)          1.885    93.936    UART/USOUND/PLAYHZ/i___667_i_1_n_3
    SLICE_X41Y28         LUT4 (Prop_lut4_I0_O)        0.373    94.309 r  UART/USOUND/PLAYHZ/i___83__0/O
                         net (fo=1, routed)           0.000    94.309    UART/USOUND/PLAYHZ/i___83__0_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.859 r  UART/USOUND/PLAYHZ/i___685_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.859    UART/USOUND/PLAYHZ/i___685_i_1_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.973 r  UART/USOUND/PLAYHZ/i___684_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.973    UART/USOUND/PLAYHZ/i___684_i_1_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.087 r  UART/USOUND/PLAYHZ/i___681_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.087    UART/USOUND/PLAYHZ/i___681_i_1_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.201 r  UART/USOUND/PLAYHZ/i___679_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.201    UART/USOUND/PLAYHZ/i___679_i_1_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.315 r  UART/USOUND/PLAYHZ/i___678_i_2/CO[3]
                         net (fo=1, routed)           0.000    95.315    UART/USOUND/PLAYHZ/i___678_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    95.586 r  UART/USOUND/PLAYHZ/i___678_i_1/CO[0]
                         net (fo=29, routed)          2.037    97.623    UART/USOUND/PLAYHZ/i___678_i_1_n_3
    SLICE_X39Y25         LUT2 (Prop_lut2_I0_O)        0.373    97.996 r  UART/USOUND/PLAYHZ/i___696_i_3/O
                         net (fo=1, routed)           0.000    97.996    UART/USOUND/PLAYHZ/i___696_i_3_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    98.397 r  UART/USOUND/PLAYHZ/i___696_i_1/CO[3]
                         net (fo=1, routed)           0.000    98.397    UART/USOUND/PLAYHZ/i___696_i_1_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.511 r  UART/USOUND/PLAYHZ/i___695_i_1/CO[3]
                         net (fo=1, routed)           0.000    98.511    UART/USOUND/PLAYHZ/i___695_i_1_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.625 r  UART/USOUND/PLAYHZ/i___692_i_1/CO[3]
                         net (fo=1, routed)           0.000    98.625    UART/USOUND/PLAYHZ/i___692_i_1_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.739 r  UART/USOUND/PLAYHZ/i___690_i_1/CO[3]
                         net (fo=1, routed)           0.000    98.739    UART/USOUND/PLAYHZ/i___690_i_1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.853 r  UART/USOUND/PLAYHZ/i___689_i_2/CO[3]
                         net (fo=1, routed)           0.000    98.853    UART/USOUND/PLAYHZ/i___689_i_2_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    99.124 r  UART/USOUND/PLAYHZ/i___689_i_1/CO[0]
                         net (fo=29, routed)          1.461   100.585    UART/USOUND/PLAYHZ/i___689_i_1_n_3
    SLICE_X38Y26         LUT2 (Prop_lut2_I0_O)        0.373   100.958 r  UART/USOUND/PLAYHZ/i___176_i_104/O
                         net (fo=1, routed)           0.000   100.958    UART/USOUND/PLAYHZ/i___176_i_104_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.491 r  UART/USOUND/PLAYHZ/i___176_i_84/CO[3]
                         net (fo=1, routed)           0.000   101.491    UART/USOUND/PLAYHZ/i___176_i_84_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.608 r  UART/USOUND/PLAYHZ/i___176_i_58/CO[3]
                         net (fo=1, routed)           0.000   101.608    UART/USOUND/PLAYHZ/i___176_i_58_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.725 r  UART/USOUND/PLAYHZ/i___176_i_38/CO[3]
                         net (fo=1, routed)           0.000   101.725    UART/USOUND/PLAYHZ/i___176_i_38_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.842 r  UART/USOUND/PLAYHZ/i___176_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.842    UART/USOUND/PLAYHZ/i___176_i_13_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.959 f  UART/USOUND/PLAYHZ/i___176_i_4/CO[3]
                         net (fo=1, routed)           1.592   103.550    UART/USOUND/PLAYHZ/i___176_i_4_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I1_O)        0.124   103.674 r  UART/USOUND/PLAYHZ/i___176_i_1__1/O
                         net (fo=1, routed)           1.395   105.070    UART/USOUND/PLAYHZ/i___176_i_1__1_n_0
    SLICE_X52Y53         LUT4 (Prop_lut4_I0_O)        0.124   105.194 r  UART/USOUND/PLAYHZ/i___176/O
                         net (fo=1, routed)           0.000   105.194    UART/USOUND/PLAYHZ/i___176_n_0
    SLICE_X52Y53         FDRE                                         r  UART/USOUND/PLAYHZ/o_Sound_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.179ns  (logic 15.811ns (30.894%)  route 35.368ns (69.106%))
  Logic Levels:           56  (CARRY4=28 FDRE=1 LUT1=1 LUT2=5 LUT3=6 LUT4=5 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=59, routed)          4.648     5.166    UART/UHANDLE/Data_Recieved[0]
    SLICE_X64Y79         LUT2 (Prop_lut2_I1_O)        0.124     5.290 r  UART/UHANDLE/i___285_0_i_11/O
                         net (fo=1, routed)           0.000     5.290    UART/UHANDLE/i___285_0_i_11_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.823 r  UART/UHANDLE/i___285_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.823    UART/UHANDLE/i___285_0_i_5_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.940 r  UART/UHANDLE/i___285_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.940    UART/UHANDLE/i___285_0_i_2_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.159 r  UART/UHANDLE/geld_reg[15]_i_24/O[0]
                         net (fo=3, routed)           0.752     6.911    UART/UHANDLE/geld_reg[15]_i_24_n_7
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.321     7.232 f  UART/UHANDLE/geld[10]_i_15/O
                         net (fo=3, routed)           1.025     8.257    UART/UHANDLE/geld[10]_i_15_n_0
    SLICE_X63Y78         LUT5 (Prop_lut5_I3_O)        0.332     8.589 r  UART/UHANDLE/geld[10]_i_8/O
                         net (fo=2, routed)           0.694     9.283    UART/UHANDLE/geld[10]_i_8_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  UART/UHANDLE/geld[10]_i_11/O
                         net (fo=1, routed)           0.000     9.407    UART/UHANDLE/geld[10]_i_11_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.808 r  UART/UHANDLE/geld_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.808    UART/UHANDLE/geld_reg[10]_i_7_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.121 r  UART/UHANDLE/geld_reg[15]_i_10/O[3]
                         net (fo=1, routed)           0.813    10.934    UART/UHANDLE/geld1[14]
    SLICE_X59Y81         LUT4 (Prop_lut4_I2_O)        0.306    11.240 r  UART/UHANDLE/geld[15]_i_4/O
                         net (fo=1, routed)           0.000    11.240    UART/UHANDLE/geld[15]_i_4_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.638 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.638    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.752 r  UART/UHANDLE/i___186_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.752    UART/UHANDLE/i___186_i_1_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.866 r  UART/UHANDLE/i___204_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.866    UART/UHANDLE/i___204_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.980 r  UART/UHANDLE/i___219_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.980    UART/UHANDLE/i___219_i_1_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.293 r  UART/UHANDLE/i___225__0_i_1/O[3]
                         net (fo=7, routed)           0.830    13.123    UART/UHANDLE/data1[31]
    SLICE_X58Y87         LUT4 (Prop_lut4_I0_O)        0.306    13.429 r  UART/UHANDLE/i___225__0/O
                         net (fo=150, routed)         3.963    17.393    UART/UHANDLE/i___225__0_n_0
    SLICE_X36Y78         LUT3 (Prop_lut3_I2_O)        0.124    17.517 r  UART/UHANDLE/i___0_i_1/O
                         net (fo=91, routed)          2.033    19.550    UART/UHANDLE/i___104_i_185_n_0
    SLICE_X45Y71         LUT3 (Prop_lut3_I2_O)        0.152    19.702 r  UART/UHANDLE/i___131_i_26/O
                         net (fo=3, routed)           0.911    20.612    UART/UHANDLE/i___131_i_26_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    21.205 r  UART/UHANDLE/i___131_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.205    UART/UHANDLE/i___131_i_5_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.319 r  UART/UHANDLE/i___131_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.319    UART/UHANDLE/i___131_i_1_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.433 r  UART/UHANDLE/i___131_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.433    UART/UHANDLE/i___131_i_23_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.547 r  UART/UHANDLE/i___88_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.547    UART/UHANDLE/i___88_i_40_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.769 r  UART/UHANDLE/i___88_i_24/O[0]
                         net (fo=3, routed)           1.301    23.070    UART/UHANDLE/i___88_i_24_n_7
    SLICE_X45Y87         LUT3 (Prop_lut3_I0_O)        0.299    23.369 r  UART/UHANDLE/i___88_i_41/O
                         net (fo=2, routed)           0.809    24.178    UART/UHANDLE/i___88_i_41_n_0
    SLICE_X45Y86         LUT5 (Prop_lut5_I4_O)        0.152    24.330 r  UART/UHANDLE/i___88_i_15/O
                         net (fo=2, routed)           1.268    25.598    UART/UHANDLE/i___88_i_15_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.326    25.924 r  UART/UHANDLE/i___88_i_19/O
                         net (fo=1, routed)           0.000    25.924    UART/UHANDLE/i___88_i_19_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.437 r  UART/UHANDLE/i___88_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.437    UART/UHANDLE/i___88_i_2_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.656 r  UART/UHANDLE/i___88_i_1/O[0]
                         net (fo=11, routed)          1.371    28.027    UART/UHANDLE/i___88_i_1_n_7
    SLICE_X38Y87         LUT3 (Prop_lut3_I0_O)        0.324    28.351 r  UART/UHANDLE/i___151_i_2/O
                         net (fo=2, routed)           0.708    29.059    UART/UHANDLE/i___151_i_2_n_0
    SLICE_X38Y87         LUT4 (Prop_lut4_I3_O)        0.331    29.390 r  UART/UHANDLE/i___151_i_4/O
                         net (fo=1, routed)           0.000    29.390    UART/UHANDLE/i___151_i_4_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.766 r  UART/UHANDLE/i___151_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.766    UART/UHANDLE/i___151_i_1_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.985 r  UART/UHANDLE/i___47_i_10/O[0]
                         net (fo=1, routed)           0.812    30.797    UART/UHANDLE/i___47_i_10_n_7
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.295    31.092 r  UART/UHANDLE/i___68_i_2/O
                         net (fo=1, routed)           0.000    31.092    UART/UHANDLE/i___68_i_2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.493 r  UART/UHANDLE/i___68_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.493    UART/UHANDLE/i___68_i_1_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.715 r  UART/UHANDLE/i___47_i_2/O[0]
                         net (fo=1, routed)           1.044    32.758    UART/UHANDLE/i___47_i_2_n_7
    SLICE_X36Y81         LUT2 (Prop_lut2_I1_O)        0.299    33.057 r  UART/UHANDLE/i___47/O
                         net (fo=1, routed)           0.000    33.057    UART/UHANDLE/i___47_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.637 f  UART/UHANDLE/i___84_i_5/O[2]
                         net (fo=1, routed)           0.988    34.625    UART/UHANDLE/i___84_i_5_n_5
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.302    34.927 r  UART/UHANDLE/i___84_i_7/O
                         net (fo=1, routed)           0.000    34.927    UART/UHANDLE/i___84_i_7_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    35.241 r  UART/UHANDLE/i___84_i_4/CO[2]
                         net (fo=35, routed)          0.710    35.952    UART/UHANDLE/i___84_i_4_n_1
    SLICE_X34Y82         LUT3 (Prop_lut3_I1_O)        0.339    36.291 r  UART/UHANDLE/i___139_i_25/O
                         net (fo=5, routed)           1.212    37.503    UART/UHANDLE/i___139_i_25_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I2_O)        0.328    37.831 r  UART/UHANDLE/i___136_i_5/O
                         net (fo=4, routed)           0.788    38.618    UART/UHANDLE/i___136_i_5_n_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I5_O)        0.124    38.742 f  UART/UHANDLE/i___136_i_1/O
                         net (fo=19, routed)          1.332    40.074    UART/UHANDLE/i___136_i_1_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I3_O)        0.124    40.198 r  UART/UHANDLE/i___84_i_2/O
                         net (fo=15, routed)          1.252    41.450    UART/UHANDLE/i___137_i_4_n_0
    SLICE_X31Y81         LUT4 (Prop_lut4_I3_O)        0.124    41.574 r  UART/UHANDLE/i___137_i_14/O
                         net (fo=1, routed)           0.000    41.574    UART/UHANDLE/i___137_i_14_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.124 r  UART/UHANDLE/i___137_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.124    UART/UHANDLE/i___137_i_3_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.346 r  UART/UHANDLE/i___137_i_2/O[0]
                         net (fo=2, routed)           0.800    43.146    UART/UHANDLE/i___137_i_2_n_7
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.328    43.474 r  UART/UHANDLE/i___139_i_37/O
                         net (fo=2, routed)           0.708    44.181    UART/UHANDLE/i___139_i_37_n_0
    SLICE_X30Y81         LUT4 (Prop_lut4_I3_O)        0.331    44.512 r  UART/UHANDLE/i___139_i_40/O
                         net (fo=1, routed)           0.000    44.512    UART/UHANDLE/i___139_i_40_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.888 r  UART/UHANDLE/i___139_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.888    UART/UHANDLE/i___139_i_18_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    45.127 r  UART/UHANDLE/i___139_i_4/O[2]
                         net (fo=3, routed)           0.951    46.079    UART/UHANDLE/i___139_i_4_n_5
    SLICE_X33Y83         LUT2 (Prop_lut2_I0_O)        0.301    46.380 r  UART/UHANDLE/i___139_i_9/O
                         net (fo=1, routed)           0.484    46.864    UART/UHANDLE/i___139_i_9_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    47.220 r  UART/UHANDLE/i___139_i_2/CO[2]
                         net (fo=4, routed)           1.253    48.473    UART/UHANDLE/i___139_i_2_n_1
    SLICE_X33Y83         LUT5 (Prop_lut5_I1_O)        0.341    48.814 r  UART/UHANDLE/i___139/O
                         net (fo=1, routed)           1.595    50.409    UART/UHANDLE/i___139_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I1_O)        0.332    50.741 f  UART/UHANDLE/i___81/O
                         net (fo=1, routed)           0.314    51.055    UART/UHANDLE/i___81_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I2_O)        0.124    51.179 r  UART/UHANDLE/Number[1]_i_1/O
                         net (fo=1, routed)           0.000    51.179    UART/UHANDLE/Number[1]_i_1_n_0
    SLICE_X52Y85         FDRE                                         r  UART/UHANDLE/Number_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.108ns  (logic 15.699ns (30.718%)  route 35.409ns (69.282%))
  Logic Levels:           57  (CARRY4=28 FDRE=1 LUT1=1 LUT2=5 LUT3=6 LUT4=5 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=59, routed)          4.648     5.166    UART/UHANDLE/Data_Recieved[0]
    SLICE_X64Y79         LUT2 (Prop_lut2_I1_O)        0.124     5.290 r  UART/UHANDLE/i___285_0_i_11/O
                         net (fo=1, routed)           0.000     5.290    UART/UHANDLE/i___285_0_i_11_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.823 r  UART/UHANDLE/i___285_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.823    UART/UHANDLE/i___285_0_i_5_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.940 r  UART/UHANDLE/i___285_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.940    UART/UHANDLE/i___285_0_i_2_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.159 r  UART/UHANDLE/geld_reg[15]_i_24/O[0]
                         net (fo=3, routed)           0.752     6.911    UART/UHANDLE/geld_reg[15]_i_24_n_7
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.321     7.232 f  UART/UHANDLE/geld[10]_i_15/O
                         net (fo=3, routed)           1.025     8.257    UART/UHANDLE/geld[10]_i_15_n_0
    SLICE_X63Y78         LUT5 (Prop_lut5_I3_O)        0.332     8.589 r  UART/UHANDLE/geld[10]_i_8/O
                         net (fo=2, routed)           0.694     9.283    UART/UHANDLE/geld[10]_i_8_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  UART/UHANDLE/geld[10]_i_11/O
                         net (fo=1, routed)           0.000     9.407    UART/UHANDLE/geld[10]_i_11_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.808 r  UART/UHANDLE/geld_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.808    UART/UHANDLE/geld_reg[10]_i_7_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.121 r  UART/UHANDLE/geld_reg[15]_i_10/O[3]
                         net (fo=1, routed)           0.813    10.934    UART/UHANDLE/geld1[14]
    SLICE_X59Y81         LUT4 (Prop_lut4_I2_O)        0.306    11.240 r  UART/UHANDLE/geld[15]_i_4/O
                         net (fo=1, routed)           0.000    11.240    UART/UHANDLE/geld[15]_i_4_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.638 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.638    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.752 r  UART/UHANDLE/i___186_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.752    UART/UHANDLE/i___186_i_1_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.866 r  UART/UHANDLE/i___204_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.866    UART/UHANDLE/i___204_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.980 r  UART/UHANDLE/i___219_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.980    UART/UHANDLE/i___219_i_1_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.293 r  UART/UHANDLE/i___225__0_i_1/O[3]
                         net (fo=7, routed)           0.830    13.123    UART/UHANDLE/data1[31]
    SLICE_X58Y87         LUT4 (Prop_lut4_I0_O)        0.306    13.429 r  UART/UHANDLE/i___225__0/O
                         net (fo=150, routed)         3.963    17.393    UART/UHANDLE/i___225__0_n_0
    SLICE_X36Y78         LUT3 (Prop_lut3_I2_O)        0.124    17.517 r  UART/UHANDLE/i___0_i_1/O
                         net (fo=91, routed)          2.033    19.550    UART/UHANDLE/i___104_i_185_n_0
    SLICE_X45Y71         LUT3 (Prop_lut3_I2_O)        0.152    19.702 r  UART/UHANDLE/i___131_i_26/O
                         net (fo=3, routed)           0.911    20.612    UART/UHANDLE/i___131_i_26_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    21.205 r  UART/UHANDLE/i___131_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.205    UART/UHANDLE/i___131_i_5_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.319 r  UART/UHANDLE/i___131_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.319    UART/UHANDLE/i___131_i_1_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.433 r  UART/UHANDLE/i___131_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.433    UART/UHANDLE/i___131_i_23_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.547 r  UART/UHANDLE/i___88_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.547    UART/UHANDLE/i___88_i_40_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.769 r  UART/UHANDLE/i___88_i_24/O[0]
                         net (fo=3, routed)           1.301    23.070    UART/UHANDLE/i___88_i_24_n_7
    SLICE_X45Y87         LUT3 (Prop_lut3_I0_O)        0.299    23.369 r  UART/UHANDLE/i___88_i_41/O
                         net (fo=2, routed)           0.809    24.178    UART/UHANDLE/i___88_i_41_n_0
    SLICE_X45Y86         LUT5 (Prop_lut5_I4_O)        0.152    24.330 r  UART/UHANDLE/i___88_i_15/O
                         net (fo=2, routed)           1.268    25.598    UART/UHANDLE/i___88_i_15_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.326    25.924 r  UART/UHANDLE/i___88_i_19/O
                         net (fo=1, routed)           0.000    25.924    UART/UHANDLE/i___88_i_19_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.437 r  UART/UHANDLE/i___88_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.437    UART/UHANDLE/i___88_i_2_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.656 r  UART/UHANDLE/i___88_i_1/O[0]
                         net (fo=11, routed)          1.371    28.027    UART/UHANDLE/i___88_i_1_n_7
    SLICE_X38Y87         LUT3 (Prop_lut3_I0_O)        0.324    28.351 r  UART/UHANDLE/i___151_i_2/O
                         net (fo=2, routed)           0.708    29.059    UART/UHANDLE/i___151_i_2_n_0
    SLICE_X38Y87         LUT4 (Prop_lut4_I3_O)        0.331    29.390 r  UART/UHANDLE/i___151_i_4/O
                         net (fo=1, routed)           0.000    29.390    UART/UHANDLE/i___151_i_4_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.766 r  UART/UHANDLE/i___151_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.766    UART/UHANDLE/i___151_i_1_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.985 r  UART/UHANDLE/i___47_i_10/O[0]
                         net (fo=1, routed)           0.812    30.797    UART/UHANDLE/i___47_i_10_n_7
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.295    31.092 r  UART/UHANDLE/i___68_i_2/O
                         net (fo=1, routed)           0.000    31.092    UART/UHANDLE/i___68_i_2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.493 r  UART/UHANDLE/i___68_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.493    UART/UHANDLE/i___68_i_1_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.715 r  UART/UHANDLE/i___47_i_2/O[0]
                         net (fo=1, routed)           1.044    32.758    UART/UHANDLE/i___47_i_2_n_7
    SLICE_X36Y81         LUT2 (Prop_lut2_I1_O)        0.299    33.057 r  UART/UHANDLE/i___47/O
                         net (fo=1, routed)           0.000    33.057    UART/UHANDLE/i___47_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.637 f  UART/UHANDLE/i___84_i_5/O[2]
                         net (fo=1, routed)           0.988    34.625    UART/UHANDLE/i___84_i_5_n_5
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.302    34.927 r  UART/UHANDLE/i___84_i_7/O
                         net (fo=1, routed)           0.000    34.927    UART/UHANDLE/i___84_i_7_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    35.241 r  UART/UHANDLE/i___84_i_4/CO[2]
                         net (fo=35, routed)          0.710    35.952    UART/UHANDLE/i___84_i_4_n_1
    SLICE_X34Y82         LUT3 (Prop_lut3_I1_O)        0.339    36.291 r  UART/UHANDLE/i___139_i_25/O
                         net (fo=5, routed)           1.212    37.503    UART/UHANDLE/i___139_i_25_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I2_O)        0.328    37.831 r  UART/UHANDLE/i___136_i_5/O
                         net (fo=4, routed)           0.788    38.618    UART/UHANDLE/i___136_i_5_n_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I5_O)        0.124    38.742 f  UART/UHANDLE/i___136_i_1/O
                         net (fo=19, routed)          1.332    40.074    UART/UHANDLE/i___136_i_1_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I3_O)        0.124    40.198 r  UART/UHANDLE/i___84_i_2/O
                         net (fo=15, routed)          1.252    41.450    UART/UHANDLE/i___137_i_4_n_0
    SLICE_X31Y81         LUT4 (Prop_lut4_I3_O)        0.124    41.574 r  UART/UHANDLE/i___137_i_14/O
                         net (fo=1, routed)           0.000    41.574    UART/UHANDLE/i___137_i_14_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.124 r  UART/UHANDLE/i___137_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.124    UART/UHANDLE/i___137_i_3_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.346 r  UART/UHANDLE/i___137_i_2/O[0]
                         net (fo=2, routed)           0.800    43.146    UART/UHANDLE/i___137_i_2_n_7
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.328    43.474 r  UART/UHANDLE/i___139_i_37/O
                         net (fo=2, routed)           0.708    44.181    UART/UHANDLE/i___139_i_37_n_0
    SLICE_X30Y81         LUT4 (Prop_lut4_I3_O)        0.331    44.512 r  UART/UHANDLE/i___139_i_40/O
                         net (fo=1, routed)           0.000    44.512    UART/UHANDLE/i___139_i_40_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.888 r  UART/UHANDLE/i___139_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.888    UART/UHANDLE/i___139_i_18_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    45.127 r  UART/UHANDLE/i___139_i_4/O[2]
                         net (fo=3, routed)           0.951    46.079    UART/UHANDLE/i___139_i_4_n_5
    SLICE_X33Y83         LUT2 (Prop_lut2_I0_O)        0.301    46.380 r  UART/UHANDLE/i___139_i_9/O
                         net (fo=1, routed)           0.484    46.864    UART/UHANDLE/i___139_i_9_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    47.220 f  UART/UHANDLE/i___139_i_2/CO[2]
                         net (fo=4, routed)           0.559    47.778    UART/UHANDLE/i___139_i_2_n_1
    SLICE_X29Y83         LUT6 (Prop_lut6_I0_O)        0.313    48.091 r  UART/UHANDLE/Number[0]_i_10/O
                         net (fo=1, routed)           0.462    48.554    UART/UHANDLE/Number[0]_i_10_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I2_O)        0.124    48.678 f  UART/UHANDLE/Number[0]_i_9/O
                         net (fo=1, routed)           1.299    49.977    UART/UHANDLE/Number[0]_i_9_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I5_O)        0.124    50.101 r  UART/UHANDLE/Number[0]_i_4/O
                         net (fo=1, routed)           0.883    50.984    UART/UHANDLE/Number[0]_i_4_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I4_O)        0.124    51.108 r  UART/UHANDLE/Number[0]_i_1/O
                         net (fo=1, routed)           0.000    51.108    UART/UHANDLE/Number[0]_i_1_n_0
    SLICE_X52Y81         FDRE                                         r  UART/UHANDLE/Number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.081ns  (logic 15.575ns (30.491%)  route 35.506ns (69.509%))
  Logic Levels:           56  (CARRY4=28 FDRE=1 LUT1=1 LUT2=5 LUT3=6 LUT4=5 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=59, routed)          4.648     5.166    UART/UHANDLE/Data_Recieved[0]
    SLICE_X64Y79         LUT2 (Prop_lut2_I1_O)        0.124     5.290 r  UART/UHANDLE/i___285_0_i_11/O
                         net (fo=1, routed)           0.000     5.290    UART/UHANDLE/i___285_0_i_11_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.823 r  UART/UHANDLE/i___285_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.823    UART/UHANDLE/i___285_0_i_5_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.940 r  UART/UHANDLE/i___285_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.940    UART/UHANDLE/i___285_0_i_2_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.159 r  UART/UHANDLE/geld_reg[15]_i_24/O[0]
                         net (fo=3, routed)           0.752     6.911    UART/UHANDLE/geld_reg[15]_i_24_n_7
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.321     7.232 f  UART/UHANDLE/geld[10]_i_15/O
                         net (fo=3, routed)           1.025     8.257    UART/UHANDLE/geld[10]_i_15_n_0
    SLICE_X63Y78         LUT5 (Prop_lut5_I3_O)        0.332     8.589 r  UART/UHANDLE/geld[10]_i_8/O
                         net (fo=2, routed)           0.694     9.283    UART/UHANDLE/geld[10]_i_8_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  UART/UHANDLE/geld[10]_i_11/O
                         net (fo=1, routed)           0.000     9.407    UART/UHANDLE/geld[10]_i_11_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.808 r  UART/UHANDLE/geld_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.808    UART/UHANDLE/geld_reg[10]_i_7_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.121 r  UART/UHANDLE/geld_reg[15]_i_10/O[3]
                         net (fo=1, routed)           0.813    10.934    UART/UHANDLE/geld1[14]
    SLICE_X59Y81         LUT4 (Prop_lut4_I2_O)        0.306    11.240 r  UART/UHANDLE/geld[15]_i_4/O
                         net (fo=1, routed)           0.000    11.240    UART/UHANDLE/geld[15]_i_4_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.638 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.638    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.752 r  UART/UHANDLE/i___186_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.752    UART/UHANDLE/i___186_i_1_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.866 r  UART/UHANDLE/i___204_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.866    UART/UHANDLE/i___204_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.980 r  UART/UHANDLE/i___219_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.980    UART/UHANDLE/i___219_i_1_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.293 r  UART/UHANDLE/i___225__0_i_1/O[3]
                         net (fo=7, routed)           0.830    13.123    UART/UHANDLE/data1[31]
    SLICE_X58Y87         LUT4 (Prop_lut4_I0_O)        0.306    13.429 r  UART/UHANDLE/i___225__0/O
                         net (fo=150, routed)         3.963    17.393    UART/UHANDLE/i___225__0_n_0
    SLICE_X36Y78         LUT3 (Prop_lut3_I2_O)        0.124    17.517 r  UART/UHANDLE/i___0_i_1/O
                         net (fo=91, routed)          2.033    19.550    UART/UHANDLE/i___104_i_185_n_0
    SLICE_X45Y71         LUT3 (Prop_lut3_I2_O)        0.152    19.702 r  UART/UHANDLE/i___131_i_26/O
                         net (fo=3, routed)           0.911    20.612    UART/UHANDLE/i___131_i_26_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    21.205 r  UART/UHANDLE/i___131_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.205    UART/UHANDLE/i___131_i_5_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.319 r  UART/UHANDLE/i___131_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.319    UART/UHANDLE/i___131_i_1_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.433 r  UART/UHANDLE/i___131_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.433    UART/UHANDLE/i___131_i_23_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.547 r  UART/UHANDLE/i___88_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.547    UART/UHANDLE/i___88_i_40_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.769 r  UART/UHANDLE/i___88_i_24/O[0]
                         net (fo=3, routed)           1.301    23.070    UART/UHANDLE/i___88_i_24_n_7
    SLICE_X45Y87         LUT3 (Prop_lut3_I0_O)        0.299    23.369 r  UART/UHANDLE/i___88_i_41/O
                         net (fo=2, routed)           0.809    24.178    UART/UHANDLE/i___88_i_41_n_0
    SLICE_X45Y86         LUT5 (Prop_lut5_I4_O)        0.152    24.330 r  UART/UHANDLE/i___88_i_15/O
                         net (fo=2, routed)           1.268    25.598    UART/UHANDLE/i___88_i_15_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.326    25.924 r  UART/UHANDLE/i___88_i_19/O
                         net (fo=1, routed)           0.000    25.924    UART/UHANDLE/i___88_i_19_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.437 r  UART/UHANDLE/i___88_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.437    UART/UHANDLE/i___88_i_2_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.656 r  UART/UHANDLE/i___88_i_1/O[0]
                         net (fo=11, routed)          1.371    28.027    UART/UHANDLE/i___88_i_1_n_7
    SLICE_X38Y87         LUT3 (Prop_lut3_I0_O)        0.324    28.351 r  UART/UHANDLE/i___151_i_2/O
                         net (fo=2, routed)           0.708    29.059    UART/UHANDLE/i___151_i_2_n_0
    SLICE_X38Y87         LUT4 (Prop_lut4_I3_O)        0.331    29.390 r  UART/UHANDLE/i___151_i_4/O
                         net (fo=1, routed)           0.000    29.390    UART/UHANDLE/i___151_i_4_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.766 r  UART/UHANDLE/i___151_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.766    UART/UHANDLE/i___151_i_1_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.985 r  UART/UHANDLE/i___47_i_10/O[0]
                         net (fo=1, routed)           0.812    30.797    UART/UHANDLE/i___47_i_10_n_7
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.295    31.092 r  UART/UHANDLE/i___68_i_2/O
                         net (fo=1, routed)           0.000    31.092    UART/UHANDLE/i___68_i_2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.493 r  UART/UHANDLE/i___68_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.493    UART/UHANDLE/i___68_i_1_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.715 r  UART/UHANDLE/i___47_i_2/O[0]
                         net (fo=1, routed)           1.044    32.758    UART/UHANDLE/i___47_i_2_n_7
    SLICE_X36Y81         LUT2 (Prop_lut2_I1_O)        0.299    33.057 r  UART/UHANDLE/i___47/O
                         net (fo=1, routed)           0.000    33.057    UART/UHANDLE/i___47_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.637 f  UART/UHANDLE/i___84_i_5/O[2]
                         net (fo=1, routed)           0.988    34.625    UART/UHANDLE/i___84_i_5_n_5
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.302    34.927 r  UART/UHANDLE/i___84_i_7/O
                         net (fo=1, routed)           0.000    34.927    UART/UHANDLE/i___84_i_7_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    35.241 r  UART/UHANDLE/i___84_i_4/CO[2]
                         net (fo=35, routed)          0.710    35.952    UART/UHANDLE/i___84_i_4_n_1
    SLICE_X34Y82         LUT3 (Prop_lut3_I1_O)        0.339    36.291 r  UART/UHANDLE/i___139_i_25/O
                         net (fo=5, routed)           1.212    37.503    UART/UHANDLE/i___139_i_25_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I2_O)        0.328    37.831 r  UART/UHANDLE/i___136_i_5/O
                         net (fo=4, routed)           0.788    38.618    UART/UHANDLE/i___136_i_5_n_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I5_O)        0.124    38.742 f  UART/UHANDLE/i___136_i_1/O
                         net (fo=19, routed)          1.332    40.074    UART/UHANDLE/i___136_i_1_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I3_O)        0.124    40.198 r  UART/UHANDLE/i___84_i_2/O
                         net (fo=15, routed)          1.252    41.450    UART/UHANDLE/i___137_i_4_n_0
    SLICE_X31Y81         LUT4 (Prop_lut4_I3_O)        0.124    41.574 r  UART/UHANDLE/i___137_i_14/O
                         net (fo=1, routed)           0.000    41.574    UART/UHANDLE/i___137_i_14_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.124 r  UART/UHANDLE/i___137_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.124    UART/UHANDLE/i___137_i_3_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.346 r  UART/UHANDLE/i___137_i_2/O[0]
                         net (fo=2, routed)           0.800    43.146    UART/UHANDLE/i___137_i_2_n_7
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.328    43.474 r  UART/UHANDLE/i___139_i_37/O
                         net (fo=2, routed)           0.708    44.181    UART/UHANDLE/i___139_i_37_n_0
    SLICE_X30Y81         LUT4 (Prop_lut4_I3_O)        0.331    44.512 r  UART/UHANDLE/i___139_i_40/O
                         net (fo=1, routed)           0.000    44.512    UART/UHANDLE/i___139_i_40_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.888 r  UART/UHANDLE/i___139_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.888    UART/UHANDLE/i___139_i_18_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    45.127 r  UART/UHANDLE/i___139_i_4/O[2]
                         net (fo=3, routed)           0.951    46.079    UART/UHANDLE/i___139_i_4_n_5
    SLICE_X33Y83         LUT2 (Prop_lut2_I0_O)        0.301    46.380 r  UART/UHANDLE/i___139_i_9/O
                         net (fo=1, routed)           0.484    46.864    UART/UHANDLE/i___139_i_9_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    47.220 f  UART/UHANDLE/i___139_i_2/CO[2]
                         net (fo=4, routed)           1.253    48.473    UART/UHANDLE/i___139_i_2_n_1
    SLICE_X33Y83         LUT5 (Prop_lut5_I0_O)        0.313    48.786 r  UART/UHANDLE/Number[2]_i_6/O
                         net (fo=1, routed)           0.665    49.451    UART/UHANDLE/Number[2]_i_6_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I1_O)        0.124    49.575 r  UART/UHANDLE/Number[2]_i_2/O
                         net (fo=1, routed)           1.382    50.957    UART/UHANDLE/Number[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.124    51.081 r  UART/UHANDLE/Number[2]_i_1/O
                         net (fo=1, routed)           0.000    51.081    UART/UHANDLE/Number[2]_i_1_n_0
    SLICE_X52Y85         FDRE                                         r  UART/UHANDLE/Number_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.043ns  (logic 15.771ns (30.897%)  route 35.272ns (69.103%))
  Logic Levels:           56  (CARRY4=28 FDRE=1 LUT1=1 LUT2=5 LUT3=6 LUT4=6 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=59, routed)          4.648     5.166    UART/UHANDLE/Data_Recieved[0]
    SLICE_X64Y79         LUT2 (Prop_lut2_I1_O)        0.124     5.290 r  UART/UHANDLE/i___285_0_i_11/O
                         net (fo=1, routed)           0.000     5.290    UART/UHANDLE/i___285_0_i_11_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.823 r  UART/UHANDLE/i___285_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.823    UART/UHANDLE/i___285_0_i_5_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.940 r  UART/UHANDLE/i___285_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.940    UART/UHANDLE/i___285_0_i_2_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.159 r  UART/UHANDLE/geld_reg[15]_i_24/O[0]
                         net (fo=3, routed)           0.752     6.911    UART/UHANDLE/geld_reg[15]_i_24_n_7
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.321     7.232 f  UART/UHANDLE/geld[10]_i_15/O
                         net (fo=3, routed)           1.025     8.257    UART/UHANDLE/geld[10]_i_15_n_0
    SLICE_X63Y78         LUT5 (Prop_lut5_I3_O)        0.332     8.589 r  UART/UHANDLE/geld[10]_i_8/O
                         net (fo=2, routed)           0.694     9.283    UART/UHANDLE/geld[10]_i_8_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  UART/UHANDLE/geld[10]_i_11/O
                         net (fo=1, routed)           0.000     9.407    UART/UHANDLE/geld[10]_i_11_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.808 r  UART/UHANDLE/geld_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.808    UART/UHANDLE/geld_reg[10]_i_7_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.121 r  UART/UHANDLE/geld_reg[15]_i_10/O[3]
                         net (fo=1, routed)           0.813    10.934    UART/UHANDLE/geld1[14]
    SLICE_X59Y81         LUT4 (Prop_lut4_I2_O)        0.306    11.240 r  UART/UHANDLE/geld[15]_i_4/O
                         net (fo=1, routed)           0.000    11.240    UART/UHANDLE/geld[15]_i_4_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.638 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.638    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.752 r  UART/UHANDLE/i___186_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.752    UART/UHANDLE/i___186_i_1_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.866 r  UART/UHANDLE/i___204_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.866    UART/UHANDLE/i___204_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.980 r  UART/UHANDLE/i___219_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.980    UART/UHANDLE/i___219_i_1_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.293 r  UART/UHANDLE/i___225__0_i_1/O[3]
                         net (fo=7, routed)           0.830    13.123    UART/UHANDLE/data1[31]
    SLICE_X58Y87         LUT4 (Prop_lut4_I0_O)        0.306    13.429 r  UART/UHANDLE/i___225__0/O
                         net (fo=150, routed)         3.963    17.393    UART/UHANDLE/i___225__0_n_0
    SLICE_X36Y78         LUT3 (Prop_lut3_I2_O)        0.124    17.517 r  UART/UHANDLE/i___0_i_1/O
                         net (fo=91, routed)          2.033    19.550    UART/UHANDLE/i___104_i_185_n_0
    SLICE_X45Y71         LUT3 (Prop_lut3_I2_O)        0.152    19.702 r  UART/UHANDLE/i___131_i_26/O
                         net (fo=3, routed)           0.911    20.612    UART/UHANDLE/i___131_i_26_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    21.205 r  UART/UHANDLE/i___131_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.205    UART/UHANDLE/i___131_i_5_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.319 r  UART/UHANDLE/i___131_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.319    UART/UHANDLE/i___131_i_1_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.433 r  UART/UHANDLE/i___131_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.433    UART/UHANDLE/i___131_i_23_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.547 r  UART/UHANDLE/i___88_i_40/CO[3]
                         net (fo=1, routed)           0.000    21.547    UART/UHANDLE/i___88_i_40_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.769 r  UART/UHANDLE/i___88_i_24/O[0]
                         net (fo=3, routed)           1.301    23.070    UART/UHANDLE/i___88_i_24_n_7
    SLICE_X45Y87         LUT3 (Prop_lut3_I0_O)        0.299    23.369 r  UART/UHANDLE/i___88_i_41/O
                         net (fo=2, routed)           0.809    24.178    UART/UHANDLE/i___88_i_41_n_0
    SLICE_X45Y86         LUT5 (Prop_lut5_I4_O)        0.152    24.330 r  UART/UHANDLE/i___88_i_15/O
                         net (fo=2, routed)           1.268    25.598    UART/UHANDLE/i___88_i_15_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.326    25.924 r  UART/UHANDLE/i___88_i_19/O
                         net (fo=1, routed)           0.000    25.924    UART/UHANDLE/i___88_i_19_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.437 r  UART/UHANDLE/i___88_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.437    UART/UHANDLE/i___88_i_2_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.656 r  UART/UHANDLE/i___88_i_1/O[0]
                         net (fo=11, routed)          1.371    28.027    UART/UHANDLE/i___88_i_1_n_7
    SLICE_X38Y87         LUT3 (Prop_lut3_I0_O)        0.324    28.351 r  UART/UHANDLE/i___151_i_2/O
                         net (fo=2, routed)           0.708    29.059    UART/UHANDLE/i___151_i_2_n_0
    SLICE_X38Y87         LUT4 (Prop_lut4_I3_O)        0.331    29.390 r  UART/UHANDLE/i___151_i_4/O
                         net (fo=1, routed)           0.000    29.390    UART/UHANDLE/i___151_i_4_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.766 r  UART/UHANDLE/i___151_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.766    UART/UHANDLE/i___151_i_1_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.985 r  UART/UHANDLE/i___47_i_10/O[0]
                         net (fo=1, routed)           0.812    30.797    UART/UHANDLE/i___47_i_10_n_7
    SLICE_X39Y87         LUT2 (Prop_lut2_I1_O)        0.295    31.092 r  UART/UHANDLE/i___68_i_2/O
                         net (fo=1, routed)           0.000    31.092    UART/UHANDLE/i___68_i_2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.493 r  UART/UHANDLE/i___68_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.493    UART/UHANDLE/i___68_i_1_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.715 r  UART/UHANDLE/i___47_i_2/O[0]
                         net (fo=1, routed)           1.044    32.758    UART/UHANDLE/i___47_i_2_n_7
    SLICE_X36Y81         LUT2 (Prop_lut2_I1_O)        0.299    33.057 r  UART/UHANDLE/i___47/O
                         net (fo=1, routed)           0.000    33.057    UART/UHANDLE/i___47_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.637 f  UART/UHANDLE/i___84_i_5/O[2]
                         net (fo=1, routed)           0.988    34.625    UART/UHANDLE/i___84_i_5_n_5
    SLICE_X33Y82         LUT1 (Prop_lut1_I0_O)        0.302    34.927 r  UART/UHANDLE/i___84_i_7/O
                         net (fo=1, routed)           0.000    34.927    UART/UHANDLE/i___84_i_7_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    35.241 r  UART/UHANDLE/i___84_i_4/CO[2]
                         net (fo=35, routed)          0.710    35.952    UART/UHANDLE/i___84_i_4_n_1
    SLICE_X34Y82         LUT3 (Prop_lut3_I1_O)        0.339    36.291 r  UART/UHANDLE/i___139_i_25/O
                         net (fo=5, routed)           1.212    37.503    UART/UHANDLE/i___139_i_25_n_0
    SLICE_X29Y83         LUT6 (Prop_lut6_I2_O)        0.328    37.831 r  UART/UHANDLE/i___136_i_5/O
                         net (fo=4, routed)           0.788    38.618    UART/UHANDLE/i___136_i_5_n_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I5_O)        0.124    38.742 f  UART/UHANDLE/i___136_i_1/O
                         net (fo=19, routed)          1.332    40.074    UART/UHANDLE/i___136_i_1_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I3_O)        0.124    40.198 r  UART/UHANDLE/i___84_i_2/O
                         net (fo=15, routed)          1.252    41.450    UART/UHANDLE/i___137_i_4_n_0
    SLICE_X31Y81         LUT4 (Prop_lut4_I3_O)        0.124    41.574 r  UART/UHANDLE/i___137_i_14/O
                         net (fo=1, routed)           0.000    41.574    UART/UHANDLE/i___137_i_14_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.124 r  UART/UHANDLE/i___137_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.124    UART/UHANDLE/i___137_i_3_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.346 r  UART/UHANDLE/i___137_i_2/O[0]
                         net (fo=2, routed)           0.800    43.146    UART/UHANDLE/i___137_i_2_n_7
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.328    43.474 r  UART/UHANDLE/i___139_i_37/O
                         net (fo=2, routed)           0.708    44.181    UART/UHANDLE/i___139_i_37_n_0
    SLICE_X30Y81         LUT4 (Prop_lut4_I3_O)        0.331    44.512 r  UART/UHANDLE/i___139_i_40/O
                         net (fo=1, routed)           0.000    44.512    UART/UHANDLE/i___139_i_40_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.888 r  UART/UHANDLE/i___139_i_18/CO[3]
                         net (fo=1, routed)           0.000    44.888    UART/UHANDLE/i___139_i_18_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    45.127 r  UART/UHANDLE/i___139_i_4/O[2]
                         net (fo=3, routed)           0.951    46.079    UART/UHANDLE/i___139_i_4_n_5
    SLICE_X33Y83         LUT2 (Prop_lut2_I0_O)        0.301    46.380 r  UART/UHANDLE/i___139_i_9/O
                         net (fo=1, routed)           0.484    46.864    UART/UHANDLE/i___139_i_9_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    47.220 f  UART/UHANDLE/i___139_i_2/CO[2]
                         net (fo=4, routed)           1.016    48.236    UART/UHANDLE/i___139_i_2_n_1
    SLICE_X33Y83         LUT6 (Prop_lut6_I5_O)        0.313    48.549 r  UART/UHANDLE/i___84_i_1/O
                         net (fo=1, routed)           0.469    49.018    UART/UHANDLE/i___84_i_1_n_0
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.118    49.136 f  UART/UHANDLE/i___84/O
                         net (fo=1, routed)           1.581    50.717    UART/UHANDLE/i___84_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I4_O)        0.326    51.043 r  UART/UHANDLE/Number[3]_i_3/O
                         net (fo=1, routed)           0.000    51.043    UART/UHANDLE/Number[3]_i_3_n_0
    SLICE_X50Y85         FDRE                                         r  UART/UHANDLE/Number_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.410ns  (logic 12.580ns (31.131%)  route 27.830ns (68.869%))
  Logic Levels:           42  (CARRY4=18 FDRE=1 LUT1=2 LUT2=1 LUT3=5 LUT4=5 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         1.511     2.029    UART/UHANDLE/bcd_to_display[0]
    SLICE_X38Y89         LUT1 (Prop_lut1_I0_O)        0.116     2.145 r  UART/UHANDLE/i___346__0_i_3/O
                         net (fo=4, routed)           0.432     2.577    UART/UHANDLE/i___346__0_i_3_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     3.361 r  UART/UHANDLE/i___346__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.361    UART/UHANDLE/i___346__0_i_1_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.695 r  UART/UHANDLE/i___389__0_i_2/O[1]
                         net (fo=26, routed)          1.889     5.584    UART/UHANDLE/o_BCD_bus6[6]
    SLICE_X49Y96         LUT3 (Prop_lut3_I0_O)        0.303     5.887 r  UART/UHANDLE/i___335_i_3/O
                         net (fo=69, routed)          3.698     9.585    UART/UHANDLE/o_BCD_bus5[6]
    SLICE_X32Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.709 r  UART/UHANDLE/i___382/O
                         net (fo=4, routed)           1.027    10.736    UART/UHANDLE/i___382_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I1_O)        0.124    10.860 r  UART/UHANDLE/i___484__0__159/O
                         net (fo=1, routed)           0.000    10.860    UART/UHANDLE/i___484__0__159_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.258 r  UART/UHANDLE/i___489_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.258    UART/UHANDLE/i___489_i_23_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  UART/UHANDLE/i___489_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.372    UART/UHANDLE/i___489_i_14_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  UART/UHANDLE/i___489_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.486    UART/UHANDLE/i___489_i_4_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.708 r  UART/UHANDLE/i___489_i_1/O[0]
                         net (fo=3, routed)           0.967    12.675    UART/UHANDLE/i___489_i_1_n_7
    SLICE_X29Y90         LUT3 (Prop_lut3_I2_O)        0.299    12.974 r  UART/UHANDLE/i___494_i_31/O
                         net (fo=2, routed)           1.098    14.072    UART/UHANDLE/i___494_i_31_n_0
    SLICE_X32Y88         LUT5 (Prop_lut5_I1_O)        0.154    14.226 r  UART/UHANDLE/i___494_i_12/O
                         net (fo=2, routed)           1.123    15.350    UART/UHANDLE/i___494_i_12_n_0
    SLICE_X34Y90         LUT6 (Prop_lut6_I0_O)        0.327    15.677 r  UART/UHANDLE/i___494_i_16/O
                         net (fo=1, routed)           0.000    15.677    UART/UHANDLE/i___494_i_16_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.053 r  UART/UHANDLE/i___494_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.053    UART/UHANDLE/i___494_i_2_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.292 r  UART/UHANDLE/i___494_i_1/O[2]
                         net (fo=4, routed)           1.088    17.380    UART/UHANDLE/i___494_i_1_n_5
    SLICE_X30Y95         LUT3 (Prop_lut3_I2_O)        0.330    17.710 r  UART/UHANDLE/i___393__0_i_2/O
                         net (fo=2, routed)           0.706    18.416    UART/UHANDLE/i___393__0_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I3_O)        0.331    18.747 r  UART/UHANDLE/i___393__0_i_4/O
                         net (fo=1, routed)           0.000    18.747    UART/UHANDLE/i___393__0_i_4_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.123 r  UART/UHANDLE/i___393__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.123    UART/UHANDLE/i___393__0_i_1_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.342 r  UART/UHANDLE/i___433__0_i_9/O[0]
                         net (fo=1, routed)           0.831    20.173    UART/UHANDLE/i___433__0_i_9_n_7
    SLICE_X30Y97         LUT2 (Prop_lut2_I1_O)        0.295    20.468 r  UART/UHANDLE/i___419__0_i_7/O
                         net (fo=1, routed)           0.000    20.468    UART/UHANDLE/i___419__0_i_7_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.844 r  UART/UHANDLE/i___419__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.844    UART/UHANDLE/i___419__0_i_2_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.063 r  UART/UHANDLE/i___433__0_i_1/O[0]
                         net (fo=1, routed)           0.783    21.847    UART/UHANDLE/i___433__0_i_1_n_7
    SLICE_X38Y99         LUT4 (Prop_lut4_I3_O)        0.295    22.142 r  UART/UHANDLE/i___426__0/O
                         net (fo=1, routed)           0.000    22.142    UART/UHANDLE/i___426__0_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.720 f  UART/UHANDLE/i___484__0__148_i_1/O[2]
                         net (fo=1, routed)           1.140    23.860    UART/UHANDLE/i___484__0__148_i_1_n_5
    SLICE_X39Y103        LUT1 (Prop_lut1_I0_O)        0.301    24.161 r  UART/UHANDLE/i___484__0__137_i_16/O
                         net (fo=1, routed)           0.000    24.161    UART/UHANDLE/i___484__0__137_i_16_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    24.475 r  UART/UHANDLE/i___484__0__137_i_4/CO[2]
                         net (fo=35, routed)          1.433    25.907    UART/UHANDLE/i___484__0__137_i_4_n_1
    SLICE_X40Y104        LUT3 (Prop_lut3_I1_O)        0.313    26.220 r  UART/UHANDLE/i___484__0__137_i_32/O
                         net (fo=1, routed)           1.230    27.450    UART/UHANDLE/i___484__0__137_i_32_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I0_O)        0.124    27.574 r  UART/UHANDLE/i___484__0__137_i_14/O
                         net (fo=1, routed)           0.781    28.355    UART/UHANDLE/i___484__0__137_i_14_n_0
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.124    28.479 f  UART/UHANDLE/i___484__0__137_i_2/O
                         net (fo=14, routed)          1.191    29.670    UART/UHANDLE/i___484__0__137_i_2_n_0
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.124    29.794 r  UART/UHANDLE/i___484__0__244/O
                         net (fo=15, routed)          1.441    31.235    UART/UHANDLE/o_BCD_bus1[13]
    SLICE_X49Y102        LUT4 (Prop_lut4_I3_O)        0.124    31.359 r  UART/UHANDLE/i___322_i_14/O
                         net (fo=1, routed)           0.000    31.359    UART/UHANDLE/i___322_i_14_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.909 r  UART/UHANDLE/i___322_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.909    UART/UHANDLE/i___322_i_3_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.243 r  UART/UHANDLE/i___322_i_2/O[1]
                         net (fo=2, routed)           0.694    32.937    UART/UHANDLE/i___322_i_2_n_6
    SLICE_X50Y102        LUT3 (Prop_lut3_I0_O)        0.329    33.266 r  UART/UHANDLE/i___320_i_13/O
                         net (fo=2, routed)           1.002    34.268    UART/UHANDLE/i___320_i_13_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.355    34.623 r  UART/UHANDLE/i___320_i_16/O
                         net (fo=1, routed)           0.000    34.623    UART/UHANDLE/i___320_i_16_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    35.231 r  UART/UHANDLE/i___320_i_2/O[3]
                         net (fo=5, routed)           1.151    36.382    UART/UHANDLE/i___320_i_2_n_4
    SLICE_X48Y104        LUT4 (Prop_lut4_I3_O)        0.307    36.689 r  UART/UHANDLE/i___320_i_7/O
                         net (fo=1, routed)           0.000    36.689    UART/UHANDLE/i___320_i_7_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    37.003 f  UART/UHANDLE/i___320_i_1/CO[2]
                         net (fo=4, routed)           1.136    38.139    UART/UHANDLE/i___320_i_1_n_1
    SLICE_X49Y103        LUT5 (Prop_lut5_I2_O)        0.338    38.477 r  UART/UHANDLE/i___325__0__1/O
                         net (fo=1, routed)           0.810    39.287    UART/UHANDLE/i___325__0__1_n_0
    SLICE_X51Y103        LUT5 (Prop_lut5_I2_O)        0.332    39.619 r  UART/UHANDLE/i___321/O
                         net (fo=1, routed)           0.667    40.286    UART/UHANDLE/bcd_to_display[15]
    SLICE_X51Y103        LUT6 (Prop_lut6_I1_O)        0.124    40.410 r  UART/UHANDLE/BCD[3]_i_1/O
                         net (fo=1, routed)           0.000    40.410    UART/UDISPLAY/D[3]
    SLICE_X51Y103        FDRE                                         r  UART/UDISPLAY/BCD_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.155ns  (logic 12.459ns (31.820%)  route 26.696ns (68.180%))
  Logic Levels:           41  (CARRY4=18 FDRE=1 LUT1=2 LUT2=1 LUT3=5 LUT4=6 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         1.511     2.029    UART/UHANDLE/bcd_to_display[0]
    SLICE_X38Y89         LUT1 (Prop_lut1_I0_O)        0.116     2.145 r  UART/UHANDLE/i___346__0_i_3/O
                         net (fo=4, routed)           0.432     2.577    UART/UHANDLE/i___346__0_i_3_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     3.361 r  UART/UHANDLE/i___346__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.361    UART/UHANDLE/i___346__0_i_1_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.695 r  UART/UHANDLE/i___389__0_i_2/O[1]
                         net (fo=26, routed)          1.889     5.584    UART/UHANDLE/o_BCD_bus6[6]
    SLICE_X49Y96         LUT3 (Prop_lut3_I0_O)        0.303     5.887 r  UART/UHANDLE/i___335_i_3/O
                         net (fo=69, routed)          3.698     9.585    UART/UHANDLE/o_BCD_bus5[6]
    SLICE_X32Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.709 r  UART/UHANDLE/i___382/O
                         net (fo=4, routed)           1.027    10.736    UART/UHANDLE/i___382_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I1_O)        0.124    10.860 r  UART/UHANDLE/i___484__0__159/O
                         net (fo=1, routed)           0.000    10.860    UART/UHANDLE/i___484__0__159_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.258 r  UART/UHANDLE/i___489_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.258    UART/UHANDLE/i___489_i_23_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  UART/UHANDLE/i___489_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.372    UART/UHANDLE/i___489_i_14_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  UART/UHANDLE/i___489_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.486    UART/UHANDLE/i___489_i_4_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.708 r  UART/UHANDLE/i___489_i_1/O[0]
                         net (fo=3, routed)           0.967    12.675    UART/UHANDLE/i___489_i_1_n_7
    SLICE_X29Y90         LUT3 (Prop_lut3_I2_O)        0.299    12.974 r  UART/UHANDLE/i___494_i_31/O
                         net (fo=2, routed)           1.098    14.072    UART/UHANDLE/i___494_i_31_n_0
    SLICE_X32Y88         LUT5 (Prop_lut5_I1_O)        0.154    14.226 r  UART/UHANDLE/i___494_i_12/O
                         net (fo=2, routed)           1.123    15.350    UART/UHANDLE/i___494_i_12_n_0
    SLICE_X34Y90         LUT6 (Prop_lut6_I0_O)        0.327    15.677 r  UART/UHANDLE/i___494_i_16/O
                         net (fo=1, routed)           0.000    15.677    UART/UHANDLE/i___494_i_16_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.053 r  UART/UHANDLE/i___494_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.053    UART/UHANDLE/i___494_i_2_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.292 r  UART/UHANDLE/i___494_i_1/O[2]
                         net (fo=4, routed)           1.088    17.380    UART/UHANDLE/i___494_i_1_n_5
    SLICE_X30Y95         LUT3 (Prop_lut3_I2_O)        0.330    17.710 r  UART/UHANDLE/i___393__0_i_2/O
                         net (fo=2, routed)           0.706    18.416    UART/UHANDLE/i___393__0_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I3_O)        0.331    18.747 r  UART/UHANDLE/i___393__0_i_4/O
                         net (fo=1, routed)           0.000    18.747    UART/UHANDLE/i___393__0_i_4_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.123 r  UART/UHANDLE/i___393__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.123    UART/UHANDLE/i___393__0_i_1_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.342 r  UART/UHANDLE/i___433__0_i_9/O[0]
                         net (fo=1, routed)           0.831    20.173    UART/UHANDLE/i___433__0_i_9_n_7
    SLICE_X30Y97         LUT2 (Prop_lut2_I1_O)        0.295    20.468 r  UART/UHANDLE/i___419__0_i_7/O
                         net (fo=1, routed)           0.000    20.468    UART/UHANDLE/i___419__0_i_7_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.844 r  UART/UHANDLE/i___419__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.844    UART/UHANDLE/i___419__0_i_2_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.063 r  UART/UHANDLE/i___433__0_i_1/O[0]
                         net (fo=1, routed)           0.783    21.847    UART/UHANDLE/i___433__0_i_1_n_7
    SLICE_X38Y99         LUT4 (Prop_lut4_I3_O)        0.295    22.142 r  UART/UHANDLE/i___426__0/O
                         net (fo=1, routed)           0.000    22.142    UART/UHANDLE/i___426__0_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.720 f  UART/UHANDLE/i___484__0__148_i_1/O[2]
                         net (fo=1, routed)           1.140    23.860    UART/UHANDLE/i___484__0__148_i_1_n_5
    SLICE_X39Y103        LUT1 (Prop_lut1_I0_O)        0.301    24.161 r  UART/UHANDLE/i___484__0__137_i_16/O
                         net (fo=1, routed)           0.000    24.161    UART/UHANDLE/i___484__0__137_i_16_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    24.475 r  UART/UHANDLE/i___484__0__137_i_4/CO[2]
                         net (fo=35, routed)          1.433    25.907    UART/UHANDLE/i___484__0__137_i_4_n_1
    SLICE_X40Y104        LUT3 (Prop_lut3_I1_O)        0.313    26.220 r  UART/UHANDLE/i___484__0__137_i_32/O
                         net (fo=1, routed)           1.230    27.450    UART/UHANDLE/i___484__0__137_i_32_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I0_O)        0.124    27.574 r  UART/UHANDLE/i___484__0__137_i_14/O
                         net (fo=1, routed)           0.781    28.355    UART/UHANDLE/i___484__0__137_i_14_n_0
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.124    28.479 f  UART/UHANDLE/i___484__0__137_i_2/O
                         net (fo=14, routed)          1.191    29.670    UART/UHANDLE/i___484__0__137_i_2_n_0
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.124    29.794 r  UART/UHANDLE/i___484__0__244/O
                         net (fo=15, routed)          1.441    31.235    UART/UHANDLE/o_BCD_bus1[13]
    SLICE_X49Y102        LUT4 (Prop_lut4_I3_O)        0.124    31.359 r  UART/UHANDLE/i___322_i_14/O
                         net (fo=1, routed)           0.000    31.359    UART/UHANDLE/i___322_i_14_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.909 r  UART/UHANDLE/i___322_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.909    UART/UHANDLE/i___322_i_3_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.243 r  UART/UHANDLE/i___322_i_2/O[1]
                         net (fo=2, routed)           0.694    32.937    UART/UHANDLE/i___322_i_2_n_6
    SLICE_X50Y102        LUT3 (Prop_lut3_I0_O)        0.329    33.266 r  UART/UHANDLE/i___320_i_13/O
                         net (fo=2, routed)           1.002    34.268    UART/UHANDLE/i___320_i_13_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.355    34.623 r  UART/UHANDLE/i___320_i_16/O
                         net (fo=1, routed)           0.000    34.623    UART/UHANDLE/i___320_i_16_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    35.231 r  UART/UHANDLE/i___320_i_2/O[3]
                         net (fo=5, routed)           1.151    36.382    UART/UHANDLE/i___320_i_2_n_4
    SLICE_X48Y104        LUT4 (Prop_lut4_I3_O)        0.307    36.689 r  UART/UHANDLE/i___320_i_7/O
                         net (fo=1, routed)           0.000    36.689    UART/UHANDLE/i___320_i_7_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    37.003 r  UART/UHANDLE/i___320_i_1/CO[2]
                         net (fo=4, routed)           0.820    37.823    UART/UHANDLE/i___320_i_1_n_1
    SLICE_X51Y104        LUT4 (Prop_lut4_I2_O)        0.341    38.164 r  UART/UHANDLE/BCD[0]_i_3/O
                         net (fo=1, routed)           0.659    38.823    UART/UHANDLE/bcd_to_display[12]
    SLICE_X52Y105        LUT6 (Prop_lut6_I1_O)        0.332    39.155 r  UART/UHANDLE/BCD[0]_i_1/O
                         net (fo=1, routed)           0.000    39.155    UART/UDISPLAY/D[0]
    SLICE_X52Y105        FDRE                                         r  UART/UDISPLAY/BCD_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.693ns  (logic 12.223ns (31.590%)  route 26.470ns (68.410%))
  Logic Levels:           41  (CARRY4=18 FDRE=1 LUT1=2 LUT2=1 LUT3=5 LUT4=5 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         1.511     2.029    UART/UHANDLE/bcd_to_display[0]
    SLICE_X38Y89         LUT1 (Prop_lut1_I0_O)        0.116     2.145 r  UART/UHANDLE/i___346__0_i_3/O
                         net (fo=4, routed)           0.432     2.577    UART/UHANDLE/i___346__0_i_3_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     3.361 r  UART/UHANDLE/i___346__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.361    UART/UHANDLE/i___346__0_i_1_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.695 r  UART/UHANDLE/i___389__0_i_2/O[1]
                         net (fo=26, routed)          1.889     5.584    UART/UHANDLE/o_BCD_bus6[6]
    SLICE_X49Y96         LUT3 (Prop_lut3_I0_O)        0.303     5.887 r  UART/UHANDLE/i___335_i_3/O
                         net (fo=69, routed)          3.698     9.585    UART/UHANDLE/o_BCD_bus5[6]
    SLICE_X32Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.709 r  UART/UHANDLE/i___382/O
                         net (fo=4, routed)           1.027    10.736    UART/UHANDLE/i___382_n_0
    SLICE_X33Y88         LUT6 (Prop_lut6_I1_O)        0.124    10.860 r  UART/UHANDLE/i___484__0__159/O
                         net (fo=1, routed)           0.000    10.860    UART/UHANDLE/i___484__0__159_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.258 r  UART/UHANDLE/i___489_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.258    UART/UHANDLE/i___489_i_23_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  UART/UHANDLE/i___489_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.372    UART/UHANDLE/i___489_i_14_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  UART/UHANDLE/i___489_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.486    UART/UHANDLE/i___489_i_4_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.708 r  UART/UHANDLE/i___489_i_1/O[0]
                         net (fo=3, routed)           0.967    12.675    UART/UHANDLE/i___489_i_1_n_7
    SLICE_X29Y90         LUT3 (Prop_lut3_I2_O)        0.299    12.974 r  UART/UHANDLE/i___494_i_31/O
                         net (fo=2, routed)           1.098    14.072    UART/UHANDLE/i___494_i_31_n_0
    SLICE_X32Y88         LUT5 (Prop_lut5_I1_O)        0.154    14.226 r  UART/UHANDLE/i___494_i_12/O
                         net (fo=2, routed)           1.123    15.350    UART/UHANDLE/i___494_i_12_n_0
    SLICE_X34Y90         LUT6 (Prop_lut6_I0_O)        0.327    15.677 r  UART/UHANDLE/i___494_i_16/O
                         net (fo=1, routed)           0.000    15.677    UART/UHANDLE/i___494_i_16_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.053 r  UART/UHANDLE/i___494_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.053    UART/UHANDLE/i___494_i_2_n_0
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.292 r  UART/UHANDLE/i___494_i_1/O[2]
                         net (fo=4, routed)           1.088    17.380    UART/UHANDLE/i___494_i_1_n_5
    SLICE_X30Y95         LUT3 (Prop_lut3_I2_O)        0.330    17.710 r  UART/UHANDLE/i___393__0_i_2/O
                         net (fo=2, routed)           0.706    18.416    UART/UHANDLE/i___393__0_i_2_n_0
    SLICE_X30Y95         LUT4 (Prop_lut4_I3_O)        0.331    18.747 r  UART/UHANDLE/i___393__0_i_4/O
                         net (fo=1, routed)           0.000    18.747    UART/UHANDLE/i___393__0_i_4_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.123 r  UART/UHANDLE/i___393__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.123    UART/UHANDLE/i___393__0_i_1_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.342 r  UART/UHANDLE/i___433__0_i_9/O[0]
                         net (fo=1, routed)           0.831    20.173    UART/UHANDLE/i___433__0_i_9_n_7
    SLICE_X30Y97         LUT2 (Prop_lut2_I1_O)        0.295    20.468 r  UART/UHANDLE/i___419__0_i_7/O
                         net (fo=1, routed)           0.000    20.468    UART/UHANDLE/i___419__0_i_7_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.844 r  UART/UHANDLE/i___419__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.844    UART/UHANDLE/i___419__0_i_2_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.063 r  UART/UHANDLE/i___433__0_i_1/O[0]
                         net (fo=1, routed)           0.783    21.847    UART/UHANDLE/i___433__0_i_1_n_7
    SLICE_X38Y99         LUT4 (Prop_lut4_I3_O)        0.295    22.142 r  UART/UHANDLE/i___426__0/O
                         net (fo=1, routed)           0.000    22.142    UART/UHANDLE/i___426__0_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.720 f  UART/UHANDLE/i___484__0__148_i_1/O[2]
                         net (fo=1, routed)           1.140    23.860    UART/UHANDLE/i___484__0__148_i_1_n_5
    SLICE_X39Y103        LUT1 (Prop_lut1_I0_O)        0.301    24.161 r  UART/UHANDLE/i___484__0__137_i_16/O
                         net (fo=1, routed)           0.000    24.161    UART/UHANDLE/i___484__0__137_i_16_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    24.475 r  UART/UHANDLE/i___484__0__137_i_4/CO[2]
                         net (fo=35, routed)          1.433    25.907    UART/UHANDLE/i___484__0__137_i_4_n_1
    SLICE_X40Y104        LUT3 (Prop_lut3_I1_O)        0.313    26.220 r  UART/UHANDLE/i___484__0__137_i_32/O
                         net (fo=1, routed)           1.230    27.450    UART/UHANDLE/i___484__0__137_i_32_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I0_O)        0.124    27.574 r  UART/UHANDLE/i___484__0__137_i_14/O
                         net (fo=1, routed)           0.781    28.355    UART/UHANDLE/i___484__0__137_i_14_n_0
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.124    28.479 f  UART/UHANDLE/i___484__0__137_i_2/O
                         net (fo=14, routed)          1.191    29.670    UART/UHANDLE/i___484__0__137_i_2_n_0
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.124    29.794 r  UART/UHANDLE/i___484__0__244/O
                         net (fo=15, routed)          1.441    31.235    UART/UHANDLE/o_BCD_bus1[13]
    SLICE_X49Y102        LUT4 (Prop_lut4_I3_O)        0.124    31.359 r  UART/UHANDLE/i___322_i_14/O
                         net (fo=1, routed)           0.000    31.359    UART/UHANDLE/i___322_i_14_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.909 r  UART/UHANDLE/i___322_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.909    UART/UHANDLE/i___322_i_3_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.243 r  UART/UHANDLE/i___322_i_2/O[1]
                         net (fo=2, routed)           0.694    32.937    UART/UHANDLE/i___322_i_2_n_6
    SLICE_X50Y102        LUT3 (Prop_lut3_I0_O)        0.329    33.266 r  UART/UHANDLE/i___320_i_13/O
                         net (fo=2, routed)           1.002    34.268    UART/UHANDLE/i___320_i_13_n_0
    SLICE_X50Y103        LUT4 (Prop_lut4_I0_O)        0.355    34.623 r  UART/UHANDLE/i___320_i_16/O
                         net (fo=1, routed)           0.000    34.623    UART/UHANDLE/i___320_i_16_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    35.231 r  UART/UHANDLE/i___320_i_2/O[3]
                         net (fo=5, routed)           1.151    36.382    UART/UHANDLE/i___320_i_2_n_4
    SLICE_X48Y104        LUT4 (Prop_lut4_I3_O)        0.307    36.689 r  UART/UHANDLE/i___320_i_7/O
                         net (fo=1, routed)           0.000    36.689    UART/UHANDLE/i___320_i_7_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    37.003 r  UART/UHANDLE/i___320_i_1/CO[2]
                         net (fo=4, routed)           0.820    37.823    UART/UHANDLE/i___320_i_1_n_1
    SLICE_X51Y104        LUT5 (Prop_lut5_I2_O)        0.313    38.136 r  UART/UHANDLE/i___320/O
                         net (fo=1, routed)           0.433    38.569    UART/UHANDLE/bcd_to_display[13]
    SLICE_X51Y104        LUT6 (Prop_lut6_I1_O)        0.124    38.693 r  UART/UHANDLE/BCD[1]_i_1/O
                         net (fo=1, routed)           0.000    38.693    UART/UDISPLAY/D[1]
    SLICE_X51Y104        FDRE                                         r  UART/UDISPLAY/BCD_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.492ns  (logic 10.916ns (28.359%)  route 27.576ns (71.641%))
  Logic Levels:           42  (CARRY4=22 FDRE=1 LUT2=3 LUT3=5 LUT4=3 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=59, routed)          4.648     5.166    UART/UHANDLE/Data_Recieved[0]
    SLICE_X64Y79         LUT2 (Prop_lut2_I1_O)        0.124     5.290 r  UART/UHANDLE/i___285_0_i_11/O
                         net (fo=1, routed)           0.000     5.290    UART/UHANDLE/i___285_0_i_11_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.823 r  UART/UHANDLE/i___285_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.823    UART/UHANDLE/i___285_0_i_5_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.940 r  UART/UHANDLE/i___285_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.940    UART/UHANDLE/i___285_0_i_2_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.159 r  UART/UHANDLE/geld_reg[15]_i_24/O[0]
                         net (fo=3, routed)           0.752     6.911    UART/UHANDLE/geld_reg[15]_i_24_n_7
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.321     7.232 f  UART/UHANDLE/geld[10]_i_15/O
                         net (fo=3, routed)           1.025     8.257    UART/UHANDLE/geld[10]_i_15_n_0
    SLICE_X63Y78         LUT5 (Prop_lut5_I3_O)        0.332     8.589 r  UART/UHANDLE/geld[10]_i_8/O
                         net (fo=2, routed)           0.694     9.283    UART/UHANDLE/geld[10]_i_8_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  UART/UHANDLE/geld[10]_i_11/O
                         net (fo=1, routed)           0.000     9.407    UART/UHANDLE/geld[10]_i_11_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.808 r  UART/UHANDLE/geld_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.808    UART/UHANDLE/geld_reg[10]_i_7_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.121 r  UART/UHANDLE/geld_reg[15]_i_10/O[3]
                         net (fo=1, routed)           0.813    10.934    UART/UHANDLE/geld1[14]
    SLICE_X59Y81         LUT4 (Prop_lut4_I2_O)        0.306    11.240 r  UART/UHANDLE/geld[15]_i_4/O
                         net (fo=1, routed)           0.000    11.240    UART/UHANDLE/geld[15]_i_4_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.638 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.638    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.752 r  UART/UHANDLE/i___186_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.752    UART/UHANDLE/i___186_i_1_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.866 r  UART/UHANDLE/i___204_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.866    UART/UHANDLE/i___204_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.980 r  UART/UHANDLE/i___219_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.980    UART/UHANDLE/i___219_i_1_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.293 r  UART/UHANDLE/i___225__0_i_1/O[3]
                         net (fo=7, routed)           0.830    13.123    UART/UHANDLE/data1[31]
    SLICE_X58Y87         LUT4 (Prop_lut4_I0_O)        0.306    13.429 r  UART/UHANDLE/i___225__0/O
                         net (fo=150, routed)         4.268    17.697    UART/UHANDLE/i___225__0_n_0
    SLICE_X39Y79         LUT3 (Prop_lut3_I2_O)        0.124    17.821 r  UART/UHANDLE/i___52_i_2/O
                         net (fo=88, routed)          2.663    20.484    UART/UHANDLE/i___52_i_2_n_0
    SLICE_X41Y70         LUT3 (Prop_lut3_I2_O)        0.152    20.636 r  UART/UHANDLE/i___103/O
                         net (fo=2, routed)           1.268    21.904    UART/UHANDLE/i___103_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    22.638 r  UART/UHANDLE/i___130_i_182/CO[3]
                         net (fo=1, routed)           0.000    22.638    UART/UHANDLE/i___130_i_182_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.752 r  UART/UHANDLE/i___130_i_157/CO[3]
                         net (fo=1, routed)           0.000    22.752    UART/UHANDLE/i___130_i_157_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.866 r  UART/UHANDLE/i___130_i_120/CO[3]
                         net (fo=1, routed)           0.000    22.866    UART/UHANDLE/i___130_i_120_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.980 r  UART/UHANDLE/i___130_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.980    UART/UHANDLE/i___130_i_45_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.219 r  UART/UHANDLE/i___130_i_146/O[2]
                         net (fo=3, routed)           0.592    23.811    UART/UHANDLE/i___130_i_146_n_5
    SLICE_X36Y73         LUT3 (Prop_lut3_I2_O)        0.298    24.109 r  UART/UHANDLE/i___130_i_56/O
                         net (fo=2, routed)           0.648    24.757    UART/UHANDLE/i___130_i_56_n_0
    SLICE_X36Y73         LUT4 (Prop_lut4_I3_O)        0.327    25.084 r  UART/UHANDLE/i___130_i_59/O
                         net (fo=1, routed)           0.000    25.084    UART/UHANDLE/i___130_i_59_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.485 r  UART/UHANDLE/i___130_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.485    UART/UHANDLE/i___130_i_20_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.708 r  UART/UHANDLE/i___130_i_32/O[0]
                         net (fo=4, routed)           1.354    27.062    UART/UHANDLE/i___130_i_32_n_7
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.299    27.361 r  UART/UHANDLE/i___130_i_24/O
                         net (fo=1, routed)           0.725    28.086    UART/UHANDLE/i___130_i_24_n_0
    SLICE_X45Y71         LUT5 (Prop_lut5_I4_O)        0.124    28.210 r  UART/UHANDLE/i___130_i_3/O
                         net (fo=2, routed)           0.820    29.030    UART/UHANDLE/i___130_i_3_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I0_O)        0.124    29.154 r  UART/UHANDLE/i___130_i_7/O
                         net (fo=1, routed)           0.000    29.154    UART/UHANDLE/i___130_i_7_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.555 r  UART/UHANDLE/i___130_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.555    UART/UHANDLE/i___130_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.889 r  UART/UHANDLE/i___110_i_2/O[1]
                         net (fo=2, routed)           1.169    31.058    UART/UHANDLE/i___110_i_2_n_6
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.303    31.361 r  UART/UHANDLE/i___110_i_4/O
                         net (fo=1, routed)           0.000    31.361    UART/UHANDLE/i___110_i_4_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    31.588 r  UART/UHANDLE/i___110_i_1/O[1]
                         net (fo=1, routed)           0.989    32.577    UART/UHANDLE/i___110_i_1_n_6
    SLICE_X37Y77         LUT2 (Prop_lut2_I1_O)        0.303    32.880 r  UART/UHANDLE/i___114/O
                         net (fo=1, routed)           0.000    32.880    UART/UHANDLE/i___114_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.281 r  UART/UHANDLE/i___82_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.281    UART/UHANDLE/i___82_i_5_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.503 f  UART/UHANDLE/i___82_i_4/O[0]
                         net (fo=5, routed)           1.031    34.534    UART/UHANDLE/i___82_i_4_n_7
    SLICE_X34Y78         LUT6 (Prop_lut6_I2_O)        0.299    34.833 f  UART/UHANDLE/Number[3]_i_22/O
                         net (fo=1, routed)           0.452    35.285    UART/UHANDLE/Number[3]_i_22_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.409 r  UART/UHANDLE/Number[3]_i_12/O
                         net (fo=1, routed)           0.687    36.096    UART/UHANDLE/Number[3]_i_12_n_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I2_O)        0.124    36.220 f  UART/UHANDLE/Number[3]_i_4/O
                         net (fo=1, routed)           0.162    36.382    UART/UHANDLE/Number[3]_i_4_n_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I0_O)        0.124    36.506 r  UART/UHANDLE/Number[3]_i_1/O
                         net (fo=4, routed)           1.987    38.492    UART/UHANDLE/Number[3]_i_1_n_0
    SLICE_X50Y85         FDRE                                         r  UART/UHANDLE/Number_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.195ns  (logic 10.916ns (28.580%)  route 27.279ns (71.420%))
  Logic Levels:           42  (CARRY4=22 FDRE=1 LUT2=3 LUT3=5 LUT4=3 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=59, routed)          4.648     5.166    UART/UHANDLE/Data_Recieved[0]
    SLICE_X64Y79         LUT2 (Prop_lut2_I1_O)        0.124     5.290 r  UART/UHANDLE/i___285_0_i_11/O
                         net (fo=1, routed)           0.000     5.290    UART/UHANDLE/i___285_0_i_11_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.823 r  UART/UHANDLE/i___285_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.823    UART/UHANDLE/i___285_0_i_5_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.940 r  UART/UHANDLE/i___285_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.940    UART/UHANDLE/i___285_0_i_2_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.159 r  UART/UHANDLE/geld_reg[15]_i_24/O[0]
                         net (fo=3, routed)           0.752     6.911    UART/UHANDLE/geld_reg[15]_i_24_n_7
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.321     7.232 f  UART/UHANDLE/geld[10]_i_15/O
                         net (fo=3, routed)           1.025     8.257    UART/UHANDLE/geld[10]_i_15_n_0
    SLICE_X63Y78         LUT5 (Prop_lut5_I3_O)        0.332     8.589 r  UART/UHANDLE/geld[10]_i_8/O
                         net (fo=2, routed)           0.694     9.283    UART/UHANDLE/geld[10]_i_8_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.407 r  UART/UHANDLE/geld[10]_i_11/O
                         net (fo=1, routed)           0.000     9.407    UART/UHANDLE/geld[10]_i_11_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.808 r  UART/UHANDLE/geld_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.808    UART/UHANDLE/geld_reg[10]_i_7_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.121 r  UART/UHANDLE/geld_reg[15]_i_10/O[3]
                         net (fo=1, routed)           0.813    10.934    UART/UHANDLE/geld1[14]
    SLICE_X59Y81         LUT4 (Prop_lut4_I2_O)        0.306    11.240 r  UART/UHANDLE/geld[15]_i_4/O
                         net (fo=1, routed)           0.000    11.240    UART/UHANDLE/geld[15]_i_4_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.638 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.638    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.752 r  UART/UHANDLE/i___186_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.752    UART/UHANDLE/i___186_i_1_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.866 r  UART/UHANDLE/i___204_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.866    UART/UHANDLE/i___204_i_1_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.980 r  UART/UHANDLE/i___219_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.980    UART/UHANDLE/i___219_i_1_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.293 r  UART/UHANDLE/i___225__0_i_1/O[3]
                         net (fo=7, routed)           0.830    13.123    UART/UHANDLE/data1[31]
    SLICE_X58Y87         LUT4 (Prop_lut4_I0_O)        0.306    13.429 r  UART/UHANDLE/i___225__0/O
                         net (fo=150, routed)         4.268    17.697    UART/UHANDLE/i___225__0_n_0
    SLICE_X39Y79         LUT3 (Prop_lut3_I2_O)        0.124    17.821 r  UART/UHANDLE/i___52_i_2/O
                         net (fo=88, routed)          2.663    20.484    UART/UHANDLE/i___52_i_2_n_0
    SLICE_X41Y70         LUT3 (Prop_lut3_I2_O)        0.152    20.636 r  UART/UHANDLE/i___103/O
                         net (fo=2, routed)           1.268    21.904    UART/UHANDLE/i___103_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    22.638 r  UART/UHANDLE/i___130_i_182/CO[3]
                         net (fo=1, routed)           0.000    22.638    UART/UHANDLE/i___130_i_182_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.752 r  UART/UHANDLE/i___130_i_157/CO[3]
                         net (fo=1, routed)           0.000    22.752    UART/UHANDLE/i___130_i_157_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.866 r  UART/UHANDLE/i___130_i_120/CO[3]
                         net (fo=1, routed)           0.000    22.866    UART/UHANDLE/i___130_i_120_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.980 r  UART/UHANDLE/i___130_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.980    UART/UHANDLE/i___130_i_45_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.219 r  UART/UHANDLE/i___130_i_146/O[2]
                         net (fo=3, routed)           0.592    23.811    UART/UHANDLE/i___130_i_146_n_5
    SLICE_X36Y73         LUT3 (Prop_lut3_I2_O)        0.298    24.109 r  UART/UHANDLE/i___130_i_56/O
                         net (fo=2, routed)           0.648    24.757    UART/UHANDLE/i___130_i_56_n_0
    SLICE_X36Y73         LUT4 (Prop_lut4_I3_O)        0.327    25.084 r  UART/UHANDLE/i___130_i_59/O
                         net (fo=1, routed)           0.000    25.084    UART/UHANDLE/i___130_i_59_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.485 r  UART/UHANDLE/i___130_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.485    UART/UHANDLE/i___130_i_20_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.708 r  UART/UHANDLE/i___130_i_32/O[0]
                         net (fo=4, routed)           1.354    27.062    UART/UHANDLE/i___130_i_32_n_7
    SLICE_X46Y70         LUT3 (Prop_lut3_I2_O)        0.299    27.361 r  UART/UHANDLE/i___130_i_24/O
                         net (fo=1, routed)           0.725    28.086    UART/UHANDLE/i___130_i_24_n_0
    SLICE_X45Y71         LUT5 (Prop_lut5_I4_O)        0.124    28.210 r  UART/UHANDLE/i___130_i_3/O
                         net (fo=2, routed)           0.820    29.030    UART/UHANDLE/i___130_i_3_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I0_O)        0.124    29.154 r  UART/UHANDLE/i___130_i_7/O
                         net (fo=1, routed)           0.000    29.154    UART/UHANDLE/i___130_i_7_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.555 r  UART/UHANDLE/i___130_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.555    UART/UHANDLE/i___130_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.889 r  UART/UHANDLE/i___110_i_2/O[1]
                         net (fo=2, routed)           1.169    31.058    UART/UHANDLE/i___110_i_2_n_6
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.303    31.361 r  UART/UHANDLE/i___110_i_4/O
                         net (fo=1, routed)           0.000    31.361    UART/UHANDLE/i___110_i_4_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    31.588 r  UART/UHANDLE/i___110_i_1/O[1]
                         net (fo=1, routed)           0.989    32.577    UART/UHANDLE/i___110_i_1_n_6
    SLICE_X37Y77         LUT2 (Prop_lut2_I1_O)        0.303    32.880 r  UART/UHANDLE/i___114/O
                         net (fo=1, routed)           0.000    32.880    UART/UHANDLE/i___114_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.281 r  UART/UHANDLE/i___82_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.281    UART/UHANDLE/i___82_i_5_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.503 f  UART/UHANDLE/i___82_i_4/O[0]
                         net (fo=5, routed)           1.031    34.534    UART/UHANDLE/i___82_i_4_n_7
    SLICE_X34Y78         LUT6 (Prop_lut6_I2_O)        0.299    34.833 f  UART/UHANDLE/Number[3]_i_22/O
                         net (fo=1, routed)           0.452    35.285    UART/UHANDLE/Number[3]_i_22_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I0_O)        0.124    35.409 r  UART/UHANDLE/Number[3]_i_12/O
                         net (fo=1, routed)           0.687    36.096    UART/UHANDLE/Number[3]_i_12_n_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I2_O)        0.124    36.220 f  UART/UHANDLE/Number[3]_i_4/O
                         net (fo=1, routed)           0.162    36.382    UART/UHANDLE/Number[3]_i_4_n_0
    SLICE_X12Y78         LUT6 (Prop_lut6_I0_O)        0.124    36.506 r  UART/UHANDLE/Number[3]_i_1/O
                         net (fo=4, routed)           1.689    38.195    UART/UHANDLE/Number[3]_i_1_n_0
    SLICE_X52Y85         FDRE                                         r  UART/UHANDLE/Number_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/hQ1_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.558%)  route 0.122ns (46.442%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[8]/C
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ1_reg[8]/Q
                         net (fo=1, routed)           0.122     0.263    VIDEO/G1/LocalhWriteLoc_reg[9]_0[8]
    SLICE_X28Y102        FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/moneyNr_reg[2][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/moneyNr_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.070%)  route 0.125ns (46.930%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE                         0.000     0.000 r  VIDEO/G5/moneyNr_reg[2][2]/C
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/moneyNr_reg[2][2]/Q
                         net (fo=2, routed)           0.125     0.266    VIDEO/G5/moneyNr_reg_n_0_[2][2]
    SLICE_X62Y67         FDCE                                         r  VIDEO/G5/moneyNr_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ2_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/LocalhWriteLoc_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.169%)  route 0.120ns (44.831%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y112        FDRE                         0.000     0.000 r  VIDEO/hQ2_reg[8]/C
    SLICE_X54Y112        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  VIDEO/hQ2_reg[8]/Q
                         net (fo=1, routed)           0.120     0.268    VIDEO/G1D1/LocalhWriteLoc_reg[9]_0[8]
    SLICE_X54Y114        FDCE                                         r  VIDEO/G1D1/LocalhWriteLoc_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/waveNr_reg[2][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/waveNr_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.082%)  route 0.130ns (47.918%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDCE                         0.000     0.000 r  VIDEO/G5/waveNr_reg[2][2]/C
    SLICE_X58Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/waveNr_reg[2][2]/Q
                         net (fo=2, routed)           0.130     0.271    VIDEO/G5/waveNr_reg_n_0_[2][2]
    SLICE_X58Y68         FDCE                                         r  VIDEO/G5/waveNr_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G1D1/create_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/plant4/ram_reg[4][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDRE                         0.000     0.000 r  VIDEO/G1D1/create_reg[3]/C
    SLICE_X52Y122        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/G1D1/create_reg[3]/Q
                         net (fo=154, routed)         0.111     0.275    VIDEO/G1D1/plant4/ram_reg[0][3]_0[3]
    SLICE_X50Y121        FDRE                                         r  VIDEO/G1D1/plant4/ram_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ2_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/LocalhWriteLoc_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE                         0.000     0.000 r  VIDEO/hQ2_reg[7]/C
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/hQ2_reg[7]/Q
                         net (fo=1, routed)           0.112     0.276    VIDEO/G1D1/LocalhWriteLoc_reg[9]_0[7]
    SLICE_X52Y112        FDCE                                         r  VIDEO/G1D1/LocalhWriteLoc_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G1/create_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/plant4/ram_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.009%)  route 0.135ns (48.991%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE                         0.000     0.000 r  VIDEO/G1/create_reg[1]/C
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/create_reg[1]/Q
                         net (fo=153, routed)         0.135     0.276    VIDEO/G1/plant4/ram_reg[0][3]_0[1]
    SLICE_X49Y107        FDRE                                         r  VIDEO/G1/plant4/ram_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G1/coordX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/coordX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDRE                         0.000     0.000 r  VIDEO/G1/coordX_reg[0]/C
    SLICE_X37Y112        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G1/coordX_reg[0]/Q
                         net (fo=1, routed)           0.097     0.238    VIDEO/G1/coordX[0]
    SLICE_X36Y112        LUT3 (Prop_lut3_I0_O)        0.045     0.283 r  VIDEO/G1/coordX[0]_i_1/O
                         net (fo=1, routed)           0.000     0.283    VIDEO/G1_n_14
    SLICE_X36Y112        FDRE                                         r  VIDEO/coordX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/USEND/temp_byte_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UTX/r_TX_Data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y148        FDRE                         0.000     0.000 r  UART/USEND/temp_byte_out_reg[0]/C
    SLICE_X54Y148        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  UART/USEND/temp_byte_out_reg[0]/Q
                         net (fo=2, routed)           0.121     0.285    UART/UTX/D[0]
    SLICE_X55Y147        FDRE                                         r  UART/UTX/r_TX_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/USEND/temp_byte_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UTX/r_TX_Data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y148        FDRE                         0.000     0.000 r  UART/USEND/temp_byte_out_reg[3]/C
    SLICE_X54Y148        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  UART/USEND/temp_byte_out_reg[3]/Q
                         net (fo=2, routed)           0.121     0.285    UART/UTX/D[3]
    SLICE_X55Y147        FDRE                                         r  UART/UTX/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_prescaler
  To Clock:  

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.286ns  (logic 2.253ns (19.963%)  route 9.033ns (80.037%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.533     1.533    VIDEO/G4/clk_25
    SLICE_X33Y74         FDRE                                         r  VIDEO/G4/hQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.456     1.989 f  VIDEO/G4/hQ_reg[8]/Q
                         net (fo=52, routed)          4.198     6.187    VIDEO/G4/hQ_reg[9]_0[8]
    SLICE_X55Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.311 r  VIDEO/G4/fontRow_reg_i_44/O
                         net (fo=1, routed)           0.000     6.311    VIDEO/G4/fontRow_reg_i_44_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.768 r  VIDEO/G4/fontRow_reg_i_39__2/CO[1]
                         net (fo=3, routed)           0.498     7.266    VIDEO/G4/fontRow_reg_i_39__2_n_2
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.329     7.595 f  VIDEO/G4/fontRow_reg_i_40__2/O
                         net (fo=4, routed)           1.250     8.845    VIDEO/G5/wave/fontRom/fontRow_reg_i_22__2
    SLICE_X58Y68         LUT4 (Prop_lut4_I2_O)        0.124     8.969 r  VIDEO/G5/wave/fontRom/fontRow_reg_i_33__2/O
                         net (fo=3, routed)           1.200    10.169    VIDEO/G4/fontRow_reg_8
    SLICE_X56Y66         LUT6 (Prop_lut6_I4_O)        0.124    10.293 r  VIDEO/G4/fontRow_reg_i_22__2/O
                         net (fo=2, routed)           0.863    11.157    VIDEO/G4/fontRow_reg_i_22__2_n_0
    SLICE_X57Y65         LUT3 (Prop_lut3_I0_O)        0.124    11.281 r  VIDEO/G4/fontRow_reg_i_24__2/O
                         net (fo=1, routed)           0.000    11.281    VIDEO/G4/fontRow_reg_i_24__2_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.682 r  VIDEO/G4/fontRow_reg_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    11.682    VIDEO/G4/fontRow_reg_i_5__2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.796 r  VIDEO/G4/fontRow_reg_i_4__2/CO[3]
                         net (fo=1, routed)           1.023    12.819    VIDEO/G5/wave/fontRom/fontRow_reg_3[7]
    RAMB18_X2Y26         RAMB18E1                                     r  VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.232ns  (logic 2.463ns (21.928%)  route 8.769ns (78.072%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.533     1.533    VIDEO/G4/clk_25
    SLICE_X31Y75         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456     1.989 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=57, routed)          3.804     5.793    VIDEO/G4/hQ_reg[9]_0[0]
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.124     5.917 r  VIDEO/G4/pixel_i_7__2/O
                         net (fo=1, routed)           0.000     5.917    VIDEO/G4/pixel_i_7__2_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.344 r  VIDEO/G4/pixel_reg_i_4__1/O[1]
                         net (fo=4, routed)           1.012     7.356    VIDEO/G4/hQ_reg[3]_6[1]
    SLICE_X59Y70         LUT2 (Prop_lut2_I1_O)        0.306     7.662 r  VIDEO/G4/pixel_i_3__2/O
                         net (fo=3, routed)           0.790     8.452    VIDEO/G4/hQ_reg[3]_7
    SLICE_X65Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.576 r  VIDEO/G4/fontRow_reg_i_31__1/O
                         net (fo=7, routed)           0.818     9.394    VIDEO/G4/hQ_reg[7]_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.518 r  VIDEO/G4/fontRow_reg_i_22__1/O
                         net (fo=2, routed)           1.366    10.884    VIDEO/G5/money/fontRom/DI[0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.124    11.008 r  VIDEO/G5/money/fontRom/fontRow_reg_i_25__1/O
                         net (fo=1, routed)           0.000    11.008    VIDEO/G4/S[1]
    SLICE_X63Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.558 r  VIDEO/G4/fontRow_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    11.558    VIDEO/G4/fontRow_reg_i_5__1_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.786 r  VIDEO/G4/fontRow_reg_i_4__1/CO[2]
                         net (fo=1, routed)           0.980    12.765    VIDEO/G5/money/fontRom/fontRow_reg_4[6]
    RAMB18_X2Y28         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.210ns  (logic 2.569ns (22.917%)  route 8.641ns (77.083%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.533     1.533    VIDEO/G4/clk_25
    SLICE_X31Y75         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456     1.989 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=57, routed)          3.804     5.793    VIDEO/G4/hQ_reg[9]_0[0]
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.124     5.917 r  VIDEO/G4/pixel_i_7__2/O
                         net (fo=1, routed)           0.000     5.917    VIDEO/G4/pixel_i_7__2_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.344 r  VIDEO/G4/pixel_reg_i_4__1/O[1]
                         net (fo=4, routed)           1.012     7.356    VIDEO/G4/hQ_reg[3]_6[1]
    SLICE_X59Y70         LUT2 (Prop_lut2_I1_O)        0.306     7.662 r  VIDEO/G4/pixel_i_3__2/O
                         net (fo=3, routed)           0.790     8.452    VIDEO/G4/hQ_reg[3]_7
    SLICE_X65Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.576 r  VIDEO/G4/fontRow_reg_i_31__1/O
                         net (fo=7, routed)           0.818     9.394    VIDEO/G4/hQ_reg[7]_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.518 r  VIDEO/G4/fontRow_reg_i_22__1/O
                         net (fo=2, routed)           1.366    10.884    VIDEO/G5/money/fontRom/DI[0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.124    11.008 r  VIDEO/G5/money/fontRom/fontRow_reg_i_25__1/O
                         net (fo=1, routed)           0.000    11.008    VIDEO/G4/S[1]
    SLICE_X63Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.558 r  VIDEO/G4/fontRow_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    11.558    VIDEO/G4/fontRow_reg_i_5__1_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.892 r  VIDEO/G4/fontRow_reg_i_4__1/O[1]
                         net (fo=1, routed)           0.852    12.743    VIDEO/G5/money/fontRom/fontRow_reg_4[5]
    RAMB18_X2Y28         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.076ns  (logic 2.473ns (22.327%)  route 8.603ns (77.673%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.533     1.533    VIDEO/G4/clk_25
    SLICE_X33Y74         FDRE                                         r  VIDEO/G4/hQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.456     1.989 f  VIDEO/G4/hQ_reg[8]/Q
                         net (fo=52, routed)          4.198     6.187    VIDEO/G4/hQ_reg[9]_0[8]
    SLICE_X55Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.311 r  VIDEO/G4/fontRow_reg_i_44/O
                         net (fo=1, routed)           0.000     6.311    VIDEO/G4/fontRow_reg_i_44_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.768 r  VIDEO/G4/fontRow_reg_i_39__2/CO[1]
                         net (fo=3, routed)           0.498     7.266    VIDEO/G4/fontRow_reg_i_39__2_n_2
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.329     7.595 f  VIDEO/G4/fontRow_reg_i_40__2/O
                         net (fo=4, routed)           1.250     8.845    VIDEO/G5/wave/fontRom/fontRow_reg_i_22__2
    SLICE_X58Y68         LUT4 (Prop_lut4_I2_O)        0.124     8.969 r  VIDEO/G5/wave/fontRom/fontRow_reg_i_33__2/O
                         net (fo=3, routed)           1.200    10.169    VIDEO/G4/fontRow_reg_8
    SLICE_X56Y66         LUT6 (Prop_lut6_I4_O)        0.124    10.293 r  VIDEO/G4/fontRow_reg_i_22__2/O
                         net (fo=2, routed)           0.863    11.157    VIDEO/G4/fontRow_reg_i_22__2_n_0
    SLICE_X57Y65         LUT3 (Prop_lut3_I0_O)        0.124    11.281 r  VIDEO/G4/fontRow_reg_i_24__2/O
                         net (fo=1, routed)           0.000    11.281    VIDEO/G4/fontRow_reg_i_24__2_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.682 r  VIDEO/G4/fontRow_reg_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    11.682    VIDEO/G4/fontRow_reg_i_5__2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.016 r  VIDEO/G4/fontRow_reg_i_4__2/O[1]
                         net (fo=1, routed)           0.594    12.609    VIDEO/G5/wave/fontRom/fontRow_reg_3[5]
    RAMB18_X2Y26         RAMB18E1                                     r  VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.975ns  (logic 2.457ns (22.387%)  route 8.518ns (77.613%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.533     1.533    VIDEO/G4/clk_25
    SLICE_X31Y75         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456     1.989 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=57, routed)          3.804     5.793    VIDEO/G4/hQ_reg[9]_0[0]
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.124     5.917 r  VIDEO/G4/pixel_i_7__2/O
                         net (fo=1, routed)           0.000     5.917    VIDEO/G4/pixel_i_7__2_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.344 r  VIDEO/G4/pixel_reg_i_4__1/O[1]
                         net (fo=4, routed)           1.012     7.356    VIDEO/G4/hQ_reg[3]_6[1]
    SLICE_X59Y70         LUT2 (Prop_lut2_I1_O)        0.306     7.662 r  VIDEO/G4/pixel_i_3__2/O
                         net (fo=3, routed)           0.790     8.452    VIDEO/G4/hQ_reg[3]_7
    SLICE_X65Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.576 r  VIDEO/G4/fontRow_reg_i_31__1/O
                         net (fo=7, routed)           0.818     9.394    VIDEO/G4/hQ_reg[7]_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.518 r  VIDEO/G4/fontRow_reg_i_22__1/O
                         net (fo=2, routed)           1.366    10.884    VIDEO/G5/money/fontRom/DI[0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.124    11.008 r  VIDEO/G5/money/fontRom/fontRow_reg_i_25__1/O
                         net (fo=1, routed)           0.000    11.008    VIDEO/G4/S[1]
    SLICE_X63Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.558 r  VIDEO/G4/fontRow_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    11.558    VIDEO/G4/fontRow_reg_i_5__1_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.780 r  VIDEO/G4/fontRow_reg_i_4__1/O[0]
                         net (fo=1, routed)           0.729    12.508    VIDEO/G5/money/fontRom/fontRow_reg_4[4]
    RAMB18_X2Y28         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.921ns  (logic 2.265ns (20.740%)  route 8.656ns (79.260%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.533     1.533    VIDEO/G4/clk_25
    SLICE_X31Y75         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456     1.989 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=57, routed)          3.804     5.793    VIDEO/G4/hQ_reg[9]_0[0]
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.124     5.917 r  VIDEO/G4/pixel_i_7__2/O
                         net (fo=1, routed)           0.000     5.917    VIDEO/G4/pixel_i_7__2_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.344 r  VIDEO/G4/pixel_reg_i_4__1/O[1]
                         net (fo=4, routed)           1.012     7.356    VIDEO/G4/hQ_reg[3]_6[1]
    SLICE_X59Y70         LUT2 (Prop_lut2_I1_O)        0.306     7.662 r  VIDEO/G4/pixel_i_3__2/O
                         net (fo=3, routed)           0.790     8.452    VIDEO/G4/hQ_reg[3]_7
    SLICE_X65Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.576 r  VIDEO/G4/fontRow_reg_i_31__1/O
                         net (fo=7, routed)           0.818     9.394    VIDEO/G4/hQ_reg[7]_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.518 r  VIDEO/G4/fontRow_reg_i_22__1/O
                         net (fo=2, routed)           1.366    10.884    VIDEO/G5/money/fontRom/DI[0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.124    11.008 r  VIDEO/G5/money/fontRom/fontRow_reg_i_25__1/O
                         net (fo=1, routed)           0.000    11.008    VIDEO/G4/S[1]
    SLICE_X63Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.588 r  VIDEO/G4/fontRow_reg_i_5__1/O[2]
                         net (fo=1, routed)           0.866    12.454    VIDEO/G5/money/fontRom/fontRow_reg_4[2]
    RAMB18_X2Y28         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.840ns  (logic 2.325ns (21.449%)  route 8.515ns (78.551%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.533     1.533    VIDEO/G4/clk_25
    SLICE_X31Y75         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456     1.989 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=57, routed)          3.804     5.793    VIDEO/G4/hQ_reg[9]_0[0]
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.124     5.917 r  VIDEO/G4/pixel_i_7__2/O
                         net (fo=1, routed)           0.000     5.917    VIDEO/G4/pixel_i_7__2_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.344 r  VIDEO/G4/pixel_reg_i_4__1/O[1]
                         net (fo=4, routed)           1.012     7.356    VIDEO/G4/hQ_reg[3]_6[1]
    SLICE_X59Y70         LUT2 (Prop_lut2_I1_O)        0.306     7.662 r  VIDEO/G4/pixel_i_3__2/O
                         net (fo=3, routed)           0.790     8.452    VIDEO/G4/hQ_reg[3]_7
    SLICE_X65Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.576 r  VIDEO/G4/fontRow_reg_i_31__1/O
                         net (fo=7, routed)           0.818     9.394    VIDEO/G4/hQ_reg[7]_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.518 r  VIDEO/G4/fontRow_reg_i_22__1/O
                         net (fo=2, routed)           1.366    10.884    VIDEO/G5/money/fontRom/DI[0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I5_O)        0.124    11.008 r  VIDEO/G5/money/fontRom/fontRow_reg_i_25__1/O
                         net (fo=1, routed)           0.000    11.008    VIDEO/G4/S[1]
    SLICE_X63Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.648 r  VIDEO/G4/fontRow_reg_i_5__1/O[3]
                         net (fo=1, routed)           0.725    12.373    VIDEO/G5/money/fontRom/fontRow_reg_4[3]
    RAMB18_X2Y28         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.835ns  (logic 2.378ns (21.948%)  route 8.457ns (78.052%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.533     1.533    VIDEO/G4/clk_25
    SLICE_X33Y74         FDRE                                         r  VIDEO/G4/hQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.456     1.989 f  VIDEO/G4/hQ_reg[8]/Q
                         net (fo=52, routed)          4.198     6.187    VIDEO/G4/hQ_reg[9]_0[8]
    SLICE_X55Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.311 r  VIDEO/G4/fontRow_reg_i_44/O
                         net (fo=1, routed)           0.000     6.311    VIDEO/G4/fontRow_reg_i_44_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.768 r  VIDEO/G4/fontRow_reg_i_39__2/CO[1]
                         net (fo=3, routed)           0.498     7.266    VIDEO/G4/fontRow_reg_i_39__2_n_2
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.329     7.595 f  VIDEO/G4/fontRow_reg_i_40__2/O
                         net (fo=4, routed)           1.250     8.845    VIDEO/G5/wave/fontRom/fontRow_reg_i_22__2
    SLICE_X58Y68         LUT4 (Prop_lut4_I2_O)        0.124     8.969 r  VIDEO/G5/wave/fontRom/fontRow_reg_i_33__2/O
                         net (fo=3, routed)           1.200    10.169    VIDEO/G4/fontRow_reg_8
    SLICE_X56Y66         LUT6 (Prop_lut6_I4_O)        0.124    10.293 r  VIDEO/G4/fontRow_reg_i_22__2/O
                         net (fo=2, routed)           0.863    11.157    VIDEO/G4/fontRow_reg_i_22__2_n_0
    SLICE_X57Y65         LUT3 (Prop_lut3_I0_O)        0.124    11.281 r  VIDEO/G4/fontRow_reg_i_24__2/O
                         net (fo=1, routed)           0.000    11.281    VIDEO/G4/fontRow_reg_i_24__2_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.682 r  VIDEO/G4/fontRow_reg_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    11.682    VIDEO/G4/fontRow_reg_i_5__2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.921 r  VIDEO/G4/fontRow_reg_i_4__2/O[2]
                         net (fo=1, routed)           0.447    12.368    VIDEO/G5/wave/fontRom/fontRow_reg_3[6]
    RAMB18_X2Y26         RAMB18E1                                     r  VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.806ns  (logic 2.361ns (21.849%)  route 8.445ns (78.151%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.533     1.533    VIDEO/G4/clk_25
    SLICE_X33Y74         FDRE                                         r  VIDEO/G4/hQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.456     1.989 f  VIDEO/G4/hQ_reg[8]/Q
                         net (fo=52, routed)          4.198     6.187    VIDEO/G4/hQ_reg[9]_0[8]
    SLICE_X55Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.311 r  VIDEO/G4/fontRow_reg_i_44/O
                         net (fo=1, routed)           0.000     6.311    VIDEO/G4/fontRow_reg_i_44_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.768 r  VIDEO/G4/fontRow_reg_i_39__2/CO[1]
                         net (fo=3, routed)           0.498     7.266    VIDEO/G4/fontRow_reg_i_39__2_n_2
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.329     7.595 f  VIDEO/G4/fontRow_reg_i_40__2/O
                         net (fo=4, routed)           1.250     8.845    VIDEO/G5/wave/fontRom/fontRow_reg_i_22__2
    SLICE_X58Y68         LUT4 (Prop_lut4_I2_O)        0.124     8.969 r  VIDEO/G5/wave/fontRom/fontRow_reg_i_33__2/O
                         net (fo=3, routed)           1.200    10.169    VIDEO/G4/fontRow_reg_8
    SLICE_X56Y66         LUT6 (Prop_lut6_I4_O)        0.124    10.293 r  VIDEO/G4/fontRow_reg_i_22__2/O
                         net (fo=2, routed)           0.863    11.157    VIDEO/G4/fontRow_reg_i_22__2_n_0
    SLICE_X57Y65         LUT3 (Prop_lut3_I0_O)        0.124    11.281 r  VIDEO/G4/fontRow_reg_i_24__2/O
                         net (fo=1, routed)           0.000    11.281    VIDEO/G4/fontRow_reg_i_24__2_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.682 r  VIDEO/G4/fontRow_reg_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    11.682    VIDEO/G4/fontRow_reg_i_5__2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.904 r  VIDEO/G4/fontRow_reg_i_4__2/O[0]
                         net (fo=1, routed)           0.435    12.339    VIDEO/G5/wave/fontRom/fontRow_reg_3[4]
    RAMB18_X2Y26         RAMB18E1                                     r  VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.712ns  (logic 1.986ns (18.539%)  route 8.726ns (81.461%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.533     1.533    VIDEO/G4/clk_25
    SLICE_X33Y74         FDRE                                         r  VIDEO/G4/hQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.456     1.989 f  VIDEO/G4/hQ_reg[8]/Q
                         net (fo=52, routed)          4.198     6.187    VIDEO/G4/hQ_reg[9]_0[8]
    SLICE_X55Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.311 r  VIDEO/G4/fontRow_reg_i_44/O
                         net (fo=1, routed)           0.000     6.311    VIDEO/G4/fontRow_reg_i_44_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.768 r  VIDEO/G4/fontRow_reg_i_39__2/CO[1]
                         net (fo=3, routed)           0.498     7.266    VIDEO/G4/fontRow_reg_i_39__2_n_2
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.329     7.595 f  VIDEO/G4/fontRow_reg_i_40__2/O
                         net (fo=4, routed)           1.250     8.845    VIDEO/G5/wave/fontRom/fontRow_reg_i_22__2
    SLICE_X58Y68         LUT4 (Prop_lut4_I2_O)        0.124     8.969 r  VIDEO/G5/wave/fontRom/fontRow_reg_i_33__2/O
                         net (fo=3, routed)           1.200    10.169    VIDEO/G4/fontRow_reg_8
    SLICE_X56Y66         LUT6 (Prop_lut6_I4_O)        0.124    10.293 r  VIDEO/G4/fontRow_reg_i_22__2/O
                         net (fo=2, routed)           0.863    11.157    VIDEO/G4/fontRow_reg_i_22__2_n_0
    SLICE_X57Y65         LUT3 (Prop_lut3_I0_O)        0.124    11.281 r  VIDEO/G4/fontRow_reg_i_24__2/O
                         net (fo=1, routed)           0.000    11.281    VIDEO/G4/fontRow_reg_i_24__2_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.529 r  VIDEO/G4/fontRow_reg_i_5__2/O[3]
                         net (fo=1, routed)           0.717    12.245    VIDEO/G5/wave/fontRom/fontRow_reg_3[3]
    RAMB18_X2Y26         RAMB18E1                                     r  VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.141ns (26.470%)  route 0.392ns (73.530%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.551     0.551    VIDEO/G4/clk_25
    SLICE_X32Y77         FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=53, routed)          0.392     1.083    VIDEO/hWriteLoc[7]
    SLICE_X29Y94         FDRE                                         r  VIDEO/hQ1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.141ns (24.608%)  route 0.432ns (75.392%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.551     0.551    VIDEO/G4/clk_25
    SLICE_X32Y77         FDRE                                         r  VIDEO/G4/hQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  VIDEO/G4/hQ_reg[5]/Q
                         net (fo=54, routed)          0.432     1.124    VIDEO/hWriteLoc[5]
    SLICE_X33Y94         FDRE                                         r  VIDEO/hQ1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.141ns (24.244%)  route 0.441ns (75.756%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.548     0.548    VIDEO/G4/clk_25
    SLICE_X31Y75         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=57, routed)          0.441     1.129    VIDEO/hWriteLoc[0]
    SLICE_X12Y94         FDRE                                         r  VIDEO/hQ1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.141ns (22.336%)  route 0.490ns (77.664%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.548     0.548    VIDEO/G4/clk_25
    SLICE_X31Y75         FDRE                                         r  VIDEO/G4/hQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  VIDEO/G4/hQ_reg[4]/Q
                         net (fo=55, routed)          0.490     1.179    VIDEO/hWriteLoc[4]
    SLICE_X29Y94         FDRE                                         r  VIDEO/hQ1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.673ns  (logic 0.141ns (20.947%)  route 0.532ns (79.053%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.551     0.551    VIDEO/G4/clk_25
    SLICE_X31Y77         FDRE                                         r  VIDEO/G4/hQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  VIDEO/G4/hQ_reg[6]/Q
                         net (fo=53, routed)          0.532     1.224    VIDEO/hWriteLoc[6]
    SLICE_X12Y94         FDRE                                         r  VIDEO/hQ1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.729ns  (logic 0.141ns (19.349%)  route 0.588ns (80.651%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.549     0.549    VIDEO/G4/clk_25
    SLICE_X31Y76         FDRE                                         r  VIDEO/G4/hQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  VIDEO/G4/hQ_reg[3]/Q
                         net (fo=49, routed)          0.588     1.277    VIDEO/hWriteLoc[3]
    SLICE_X12Y91         FDRE                                         r  VIDEO/hQ1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.735ns  (logic 0.141ns (19.187%)  route 0.594ns (80.813%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.548     0.548    VIDEO/G4/clk_25
    SLICE_X31Y75         FDRE                                         r  VIDEO/G4/hQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  VIDEO/G4/hQ_reg[2]/Q
                         net (fo=51, routed)          0.594     1.283    VIDEO/hWriteLoc[2]
    SLICE_X12Y91         FDRE                                         r  VIDEO/hQ1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.738ns  (logic 0.141ns (19.105%)  route 0.597ns (80.895%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.549     0.549    VIDEO/G4/clk_25
    SLICE_X33Y76         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=56, routed)          0.597     1.287    VIDEO/hWriteLoc[1]
    SLICE_X12Y94         FDRE                                         r  VIDEO/hQ1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ1_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.779ns  (logic 0.141ns (18.093%)  route 0.638ns (81.907%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.548     0.548    VIDEO/G4/clk_25
    SLICE_X33Y74         FDRE                                         r  VIDEO/G4/hQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  VIDEO/G4/hQ_reg[9]/Q
                         net (fo=55, routed)          0.638     1.327    VIDEO/hWriteLoc[9]
    SLICE_X32Y102        FDRE                                         r  VIDEO/hQ1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.793ns  (logic 0.141ns (17.783%)  route 0.652ns (82.217%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.548     0.548    VIDEO/G4/clk_25
    SLICE_X33Y74         FDRE                                         r  VIDEO/G4/hQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  VIDEO/G4/hQ_reg[8]/Q
                         net (fo=52, routed)          0.652     1.341    VIDEO/hWriteLoc[8]
    SLICE_X31Y102        FDRE                                         r  VIDEO/hQ1_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_prescaler
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.575     6.575    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_prescaler

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.349ns  (logic 0.704ns (6.803%)  route 9.645ns (93.197%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[0]/C
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VIDEO/spriteSelect_reg[0]/Q
                         net (fo=39, routed)          7.438     7.894    VIDEO/G3/RGB_reg[8]_0[0]
    SLICE_X56Y12         LUT6 (Prop_lut6_I4_O)        0.124     8.018 r  VIDEO/G3/RGB[2]_i_3/O
                         net (fo=1, routed)           2.207    10.225    VIDEO/G3/RGB[2]_i_3_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I2_O)        0.124    10.349 r  VIDEO/G3/RGB[2]_i_1/O
                         net (fo=1, routed)           0.000    10.349    VIDEO/G3/RGB_0[2]
    SLICE_X10Y16         FDRE                                         r  VIDEO/G3/RGB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.444     1.444    VIDEO/G3/clk_25
    SLICE_X10Y16         FDRE                                         r  VIDEO/G3/RGB_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.907ns  (logic 0.840ns (8.479%)  route 9.067ns (91.521%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          6.774     7.193    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.297     7.490 r  VIDEO/G3/RGB[0]_i_3/O
                         net (fo=1, routed)           2.293     9.783    VIDEO/G3/RGB[0]_i_3_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I2_O)        0.124     9.907 r  VIDEO/G3/RGB[0]_i_1/O
                         net (fo=1, routed)           0.000     9.907    VIDEO/G3/RGB_0[0]
    SLICE_X10Y16         FDSE                                         r  VIDEO/G3/RGB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.444     1.444    VIDEO/G3/clk_25
    SLICE_X10Y16         FDSE                                         r  VIDEO/G3/RGB_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.763ns  (logic 0.840ns (8.604%)  route 8.923ns (91.396%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          6.975     7.394    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.297     7.691 r  VIDEO/G3/RGB[1]_i_3/O
                         net (fo=1, routed)           1.948     9.639    VIDEO/G3/RGB[1]_i_3_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I2_O)        0.124     9.763 r  VIDEO/G3/RGB[1]_i_1/O
                         net (fo=1, routed)           0.000     9.763    VIDEO/G3/RGB_0[1]
    SLICE_X10Y16         FDSE                                         r  VIDEO/G3/RGB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.444     1.444    VIDEO/G3/clk_25
    SLICE_X10Y16         FDSE                                         r  VIDEO/G3/RGB_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.621ns  (logic 0.840ns (8.731%)  route 8.781ns (91.269%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          6.915     7.334    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X56Y13         LUT6 (Prop_lut6_I2_O)        0.297     7.631 r  VIDEO/G3/RGB[3]_i_3/O
                         net (fo=1, routed)           1.865     9.497    VIDEO/G3/RGB[3]_i_3_n_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     9.621 r  VIDEO/G3/RGB[3]_i_1/O
                         net (fo=1, routed)           0.000     9.621    VIDEO/G3/RGB_0[3]
    SLICE_X9Y16          FDRE                                         r  VIDEO/G3/RGB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.443     1.443    VIDEO/G3/clk_25
    SLICE_X9Y16          FDRE                                         r  VIDEO/G3/RGB_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/G5/waveNumber/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/htemp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.589ns  (logic 1.138ns (11.868%)  route 8.451ns (88.132%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE                         0.000     0.000 r  VIDEO/G5/waveNumber/pixel_reg/C
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  VIDEO/G5/waveNumber/pixel_reg/Q
                         net (fo=1, routed)           0.877     1.395    VIDEO/G5/displayNr[7]
    SLICE_X58Y63         LUT4 (Prop_lut4_I3_O)        0.124     1.519 f  VIDEO/G5/red[3]_i_4/O
                         net (fo=1, routed)           0.434     1.952    VIDEO/G5/red[3]_i_4_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I4_O)        0.124     2.076 f  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          3.241     5.318    VIDEO/G3/display
    SLICE_X9Y37          LUT5 (Prop_lut5_I3_O)        0.124     5.442 f  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.151     5.593    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124     5.717 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          2.137     7.854    VIDEO/G4/green_reg[1]_0
    SLICE_X14Y66         LUT3 (Prop_lut3_I1_O)        0.124     7.978 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           1.611     9.589    VIDEO/G4/vcountsquare
    SLICE_X30Y76         FDRE                                         r  VIDEO/G4/htemp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.420     1.420    VIDEO/G4/clk_25
    SLICE_X30Y76         FDRE                                         r  VIDEO/G4/htemp_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/G5/waveNumber/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/vtemp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.023ns  (logic 1.138ns (12.612%)  route 7.885ns (87.388%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE                         0.000     0.000 r  VIDEO/G5/waveNumber/pixel_reg/C
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  VIDEO/G5/waveNumber/pixel_reg/Q
                         net (fo=1, routed)           0.877     1.395    VIDEO/G5/displayNr[7]
    SLICE_X58Y63         LUT4 (Prop_lut4_I3_O)        0.124     1.519 f  VIDEO/G5/red[3]_i_4/O
                         net (fo=1, routed)           0.434     1.952    VIDEO/G5/red[3]_i_4_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I4_O)        0.124     2.076 f  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          3.241     5.318    VIDEO/G3/display
    SLICE_X9Y37          LUT5 (Prop_lut5_I3_O)        0.124     5.442 f  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.151     5.593    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124     5.717 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          2.137     7.854    VIDEO/G4/green_reg[1]_0
    SLICE_X14Y66         LUT3 (Prop_lut3_I1_O)        0.124     7.978 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           1.045     9.023    VIDEO/G4/vcountsquare
    SLICE_X30Y71         FDRE                                         r  VIDEO/G4/vtemp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.423     1.423    VIDEO/G4/clk_25
    SLICE_X30Y71         FDRE                                         r  VIDEO/G4/vtemp_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/G5/waveNumber/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/hcountsquare_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.532ns  (logic 1.138ns (13.338%)  route 7.394ns (86.662%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE                         0.000     0.000 r  VIDEO/G5/waveNumber/pixel_reg/C
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  VIDEO/G5/waveNumber/pixel_reg/Q
                         net (fo=1, routed)           0.877     1.395    VIDEO/G5/displayNr[7]
    SLICE_X58Y63         LUT4 (Prop_lut4_I3_O)        0.124     1.519 f  VIDEO/G5/red[3]_i_4/O
                         net (fo=1, routed)           0.434     1.952    VIDEO/G5/red[3]_i_4_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I4_O)        0.124     2.076 f  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          3.241     5.318    VIDEO/G3/display
    SLICE_X9Y37          LUT5 (Prop_lut5_I3_O)        0.124     5.442 f  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.151     5.593    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124     5.717 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          2.137     7.854    VIDEO/G4/green_reg[1]_0
    SLICE_X14Y66         LUT3 (Prop_lut3_I1_O)        0.124     7.978 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           0.554     8.532    VIDEO/G4/vcountsquare
    SLICE_X14Y68         FDRE                                         r  VIDEO/G4/hcountsquare_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.430     1.430    VIDEO/G4/clk_25
    SLICE_X14Y68         FDRE                                         r  VIDEO/G4/hcountsquare_reg/C

Slack:                    inf
  Source:                 VIDEO/G5/waveNumber/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/vcountsquare_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.532ns  (logic 1.138ns (13.338%)  route 7.394ns (86.662%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE                         0.000     0.000 r  VIDEO/G5/waveNumber/pixel_reg/C
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  VIDEO/G5/waveNumber/pixel_reg/Q
                         net (fo=1, routed)           0.877     1.395    VIDEO/G5/displayNr[7]
    SLICE_X58Y63         LUT4 (Prop_lut4_I3_O)        0.124     1.519 f  VIDEO/G5/red[3]_i_4/O
                         net (fo=1, routed)           0.434     1.952    VIDEO/G5/red[3]_i_4_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I4_O)        0.124     2.076 f  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          3.241     5.318    VIDEO/G3/display
    SLICE_X9Y37          LUT5 (Prop_lut5_I3_O)        0.124     5.442 f  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.151     5.593    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124     5.717 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          2.137     7.854    VIDEO/G4/green_reg[1]_0
    SLICE_X14Y66         LUT3 (Prop_lut3_I1_O)        0.124     7.978 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           0.554     8.532    VIDEO/G4/vcountsquare
    SLICE_X14Y68         FDRE                                         r  VIDEO/G4/vcountsquare_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.430     1.430    VIDEO/G4/clk_25
    SLICE_X14Y68         FDRE                                         r  VIDEO/G4/vcountsquare_reg/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.919ns  (logic 1.565ns (19.765%)  route 6.354ns (80.235%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=93, routed)          3.482     4.924    VIDEO/G2/aReset_IBUF
    SLICE_X9Y85          LUT5 (Prop_lut5_I4_O)        0.124     5.048 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=3, routed)           2.872     7.919    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X14Y33         FDCE                                         r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.443     1.443    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X14Y33         FDCE                                         r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.841ns  (logic 0.704ns (8.978%)  route 7.137ns (91.022%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[0]/C
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VIDEO/spriteSelect_reg[0]/Q
                         net (fo=39, routed)          5.562     6.018    VIDEO/G3/RGB_reg[8]_0[0]
    SLICE_X9Y22          LUT5 (Prop_lut5_I2_O)        0.124     6.142 f  VIDEO/G3/RGB[10]_i_2/O
                         net (fo=1, routed)           1.575     7.717    VIDEO/G3/RGB[10]_i_2_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.124     7.841 r  VIDEO/G3/RGB[10]_i_1/O
                         net (fo=1, routed)           0.000     7.841    VIDEO/G3/RGB_0[10]
    SLICE_X9Y38          FDRE                                         r  VIDEO/G3/RGB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.447     1.447    VIDEO/G3/clk_25
    SLICE_X9Y38          FDRE                                         r  VIDEO/G3/RGB_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/coordY_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_2_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.301ns (50.927%)  route 0.290ns (49.073%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE                         0.000     0.000 r  VIDEO/coordY_reg[4]/C
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordY_reg[4]/Q
                         net (fo=10, routed)          0.290     0.431    VIDEO/G4/active1_inferred__0/i__carry__0[2]
    SLICE_X31Y103        LUT6 (Prop_lut6_I2_O)        0.045     0.476 r  VIDEO/G4/active2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.476    VIDEO/G2/active2__0_carry__0_1[2]
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.591 r  VIDEO/G2/active2__0_carry/CO[3]
                         net (fo=2, routed)           0.000     0.591    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X31Y103        FDCE                                         r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_2_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.916     0.916    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X31Y103        FDCE                                         r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_2_cooolDelFlop/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.292ns (44.081%)  route 0.370ns (55.919%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE                         0.000     0.000 r  VIDEO/coordY_reg[5]/C
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordY_reg[5]/Q
                         net (fo=11, routed)          0.370     0.498    VIDEO/G4/active1_inferred__0/i__carry__0[3]
    SLICE_X30Y102        LUT4 (Prop_lut4_I0_O)        0.099     0.597 r  VIDEO/G4/vpos0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.597    VIDEO/G2/vpos_reg[6]_2[2]
    SLICE_X30Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.662 r  VIDEO/G2/vpos0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.662    VIDEO/G2/vpos0[6]
    SLICE_X30Y102        FDRE                                         r  VIDEO/G2/vpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.917     0.917    VIDEO/G2/clk_25
    SLICE_X30Y102        FDRE                                         r  VIDEO/G2/vpos_reg[6]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.251ns (36.093%)  route 0.444ns (63.907%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[6]/C
    SLICE_X36Y112        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[6]/Q
                         net (fo=7, routed)           0.444     0.585    VIDEO/G4/active3_carry__0[6]
    SLICE_X34Y103        LUT4 (Prop_lut4_I2_O)        0.045     0.630 r  VIDEO/G4/hpos0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.630    VIDEO/G2/hpos_reg[6]_2[2]
    SLICE_X34Y103        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.695 r  VIDEO/G2/hpos0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.695    VIDEO/G2/hpos00_in[6]
    SLICE_X34Y103        FDRE                                         r  VIDEO/G2/hpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.916     0.916    VIDEO/G2/clk_25
    SLICE_X34Y103        FDRE                                         r  VIDEO/G2/hpos_reg[6]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.252ns (36.003%)  route 0.448ns (63.997%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE                         0.000     0.000 r  VIDEO/coordY_reg[1]/C
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordY_reg[1]/Q
                         net (fo=13, routed)          0.448     0.589    VIDEO/G4/active1_inferred__0/i__carry__0[0]
    SLICE_X30Y101        LUT2 (Prop_lut2_I0_O)        0.045     0.634 r  VIDEO/G4/vpos0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.634    VIDEO/G2/vpos_reg[3]_1[1]
    SLICE_X30Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.700 r  VIDEO/G2/vpos0_carry/O[1]
                         net (fo=1, routed)           0.000     0.700    VIDEO/G2/vpos0[1]
    SLICE_X30Y101        FDRE                                         r  VIDEO/G2/vpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.917     0.917    VIDEO/G2/clk_25
    SLICE_X30Y101        FDRE                                         r  VIDEO/G2/vpos_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.256ns (36.150%)  route 0.452ns (63.850%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE                         0.000     0.000 r  VIDEO/coordY_reg[4]/C
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordY_reg[4]/Q
                         net (fo=10, routed)          0.452     0.593    VIDEO/G4/active1_inferred__0/i__carry__0[2]
    SLICE_X30Y102        LUT3 (Prop_lut3_I1_O)        0.045     0.638 r  VIDEO/G4/vpos0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.638    VIDEO/G2/vpos_reg[6]_2[0]
    SLICE_X30Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.708 r  VIDEO/G2/vpos0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.708    VIDEO/G2/vpos0[4]
    SLICE_X30Y102        FDRE                                         r  VIDEO/G2/vpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.917     0.917    VIDEO/G2/clk_25
    SLICE_X30Y102        FDRE                                         r  VIDEO/G2/vpos_reg[4]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.291ns (39.158%)  route 0.452ns (60.842%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE                         0.000     0.000 r  VIDEO/coordY_reg[4]/C
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordY_reg[4]/Q
                         net (fo=10, routed)          0.452     0.593    VIDEO/G4/active1_inferred__0/i__carry__0[2]
    SLICE_X30Y102        LUT3 (Prop_lut3_I1_O)        0.045     0.638 r  VIDEO/G4/vpos0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.638    VIDEO/G2/vpos_reg[6]_2[0]
    SLICE_X30Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.743 r  VIDEO/G2/vpos0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.743    VIDEO/G2/vpos0[5]
    SLICE_X30Y102        FDRE                                         r  VIDEO/G2/vpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.917     0.917    VIDEO/G2/clk_25
    SLICE_X30Y102        FDRE                                         r  VIDEO/G2/vpos_reg[5]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.256ns (34.036%)  route 0.496ns (65.964%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[0]/C
    SLICE_X36Y112        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[0]/Q
                         net (fo=5, routed)           0.496     0.637    VIDEO/G4/active3_carry__0[0]
    SLICE_X34Y102        LUT2 (Prop_lut2_I1_O)        0.045     0.682 r  VIDEO/G4/hpos0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.682    VIDEO/G2/hpos_reg[3]_1[0]
    SLICE_X34Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.752 r  VIDEO/G2/hpos0_carry/O[0]
                         net (fo=1, routed)           0.000     0.752    VIDEO/G2/hpos00_in[0]
    SLICE_X34Y102        FDRE                                         r  VIDEO/G2/hpos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.917     0.917    VIDEO/G2/clk_25
    SLICE_X34Y102        FDRE                                         r  VIDEO/G2/hpos_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.337ns (42.933%)  route 0.448ns (57.067%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE                         0.000     0.000 r  VIDEO/coordY_reg[1]/C
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordY_reg[1]/Q
                         net (fo=13, routed)          0.448     0.589    VIDEO/G4/active1_inferred__0/i__carry__0[0]
    SLICE_X30Y101        LUT2 (Prop_lut2_I0_O)        0.045     0.634 r  VIDEO/G4/vpos0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.634    VIDEO/G2/vpos_reg[3]_1[1]
    SLICE_X30Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.151     0.785 r  VIDEO/G2/vpos0_carry/O[2]
                         net (fo=1, routed)           0.000     0.785    VIDEO/G2/vpos0[2]
    SLICE_X30Y101        FDRE                                         r  VIDEO/G2/vpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.917     0.917    VIDEO/G2/clk_25
    SLICE_X30Y101        FDRE                                         r  VIDEO/G2/vpos_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.291ns (36.969%)  route 0.496ns (63.031%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[0]/C
    SLICE_X36Y112        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[0]/Q
                         net (fo=5, routed)           0.496     0.637    VIDEO/G4/active3_carry__0[0]
    SLICE_X34Y102        LUT2 (Prop_lut2_I1_O)        0.045     0.682 r  VIDEO/G4/hpos0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.682    VIDEO/G2/hpos_reg[3]_1[0]
    SLICE_X34Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.787 r  VIDEO/G2/hpos0_carry/O[1]
                         net (fo=1, routed)           0.000     0.787    VIDEO/G2/hpos00_in[1]
    SLICE_X34Y102        FDRE                                         r  VIDEO/G2/hpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.917     0.917    VIDEO/G2/clk_25
    SLICE_X34Y102        FDRE                                         r  VIDEO/G2/hpos_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.358ns (44.420%)  route 0.448ns (55.580%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE                         0.000     0.000 r  VIDEO/coordY_reg[1]/C
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordY_reg[1]/Q
                         net (fo=13, routed)          0.448     0.589    VIDEO/G4/active1_inferred__0/i__carry__0[0]
    SLICE_X30Y101        LUT2 (Prop_lut2_I0_O)        0.045     0.634 r  VIDEO/G4/vpos0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.634    VIDEO/G2/vpos_reg[3]_1[1]
    SLICE_X30Y101        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     0.806 r  VIDEO/G2/vpos0_carry/O[3]
                         net (fo=1, routed)           0.000     0.806    VIDEO/G2/vpos0[3]
    SLICE_X30Y101        FDRE                                         r  VIDEO/G2/vpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6367, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.917     0.917    VIDEO/G2/clk_25
    SLICE_X30Y101        FDRE                                         r  VIDEO/G2/vpos_reg[3]/C





