var searchData=
[
  ['c',['C',['../unionAPSR__Type.html#a86e2c5b891ecef1ab55b1edac0da79a6',1,'APSR_Type::C()'],['../unionxPSR__Type.html#a40213a6b5620410cac83b0d89564609d',1,'xPSR_Type::C()']]],
  ['calfact',['CALFACT',['../structADC__TypeDef.html#a685111833b5ed05fa8199fcac1f404b6',1,'ADC_TypeDef']]],
  ['calib',['CALIB',['../structSysTick__Type.html#afcadb0c6d35b21cdc0018658a13942de',1,'SysTick_Type']]],
  ['calr',['CALR',['../structRTC__TypeDef.html#aea66ea813830c2f3ff207464794397a4',1,'RTC_TypeDef']]],
  ['ccer',['CCER',['../structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b',1,'TIM_TypeDef']]],
  ['ccipr',['CCIPR',['../structRCC__TypeDef.html#aba4f1c7b7160f5e1364e2a5603204bb6',1,'RCC_TypeDef']]],
  ['ccmr1',['CCMR1',['../structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a',1,'TIM_TypeDef']]],
  ['ccmr2',['CCMR2',['../structTIM__TypeDef.html#aa8129ca70a2232c91c8cfcaf375249f6',1,'TIM_TypeDef']]],
  ['ccr',['CCR',['../structDMA__Channel__TypeDef.html#aa4938d438293f76ff6d9a262715c23eb',1,'DMA_Channel_TypeDef::CCR()'],['../structSCB__Type.html#a2d6653b0b70faac936046a02809b577f',1,'SCB_Type::CCR()']]],
  ['ccr1',['CCR1',['../structTIM__TypeDef.html#a0dd9c06729a5eb6179c6d0d60faca7ed',1,'TIM_TypeDef']]],
  ['ccr2',['CCR2',['../structTIM__TypeDef.html#a4d1171e9a61538424b8ef1f2571986d0',1,'TIM_TypeDef']]],
  ['ccr3',['CCR3',['../structTIM__TypeDef.html#ac83441bfb8d0287080dcbd945a272a74',1,'TIM_TypeDef']]],
  ['ccr4',['CCR4',['../structTIM__TypeDef.html#a5ba381c3f312fdf5e0b4119641b3b0aa',1,'TIM_TypeDef']]],
  ['cfgr',['CFGR',['../structCRS__TypeDef.html#ad51dab454cab135414e565504d776a30',1,'CRS_TypeDef::CFGR()'],['../structLPTIM__TypeDef.html#a35c555cdc39e12f291f1e96bdf953ec4',1,'LPTIM_TypeDef::CFGR()'],['../structRCC__TypeDef.html#a0721b1b729c313211126709559fad371',1,'RCC_TypeDef::CFGR()']]],
  ['cfgr1',['CFGR1',['../structADC__TypeDef.html#aaeb1a6623bedc6fc8a2b48bbfd82bbb8',1,'ADC_TypeDef::CFGR1()'],['../structSYSCFG__TypeDef.html#a5e0e229c223361eee4278d585787ace1',1,'SYSCFG_TypeDef::CFGR1()']]],
  ['cfgr2',['CFGR2',['../structADC__TypeDef.html#a0a4c0d337b0e546e549678b77ea63246',1,'ADC_TypeDef::CFGR2()'],['../structSYSCFG__TypeDef.html#aa643f1162e93489204200a465e11fd86',1,'SYSCFG_TypeDef::CFGR2()']]],
  ['cfgr3',['CFGR3',['../structSYSCFG__TypeDef.html#a86b9bede392fee8a53b449494d0856ec',1,'SYSCFG_TypeDef']]],
  ['cfr',['CFR',['../structWWDG__TypeDef.html#adcd6a7e5d75022e46ce60291f4b8544c',1,'WWDG_TypeDef']]],
  ['chselr',['CHSELR',['../structADC__TypeDef.html#af10e238d4a65578cae4a77332d54465a',1,'ADC_TypeDef']]],
  ['cicr',['CICR',['../structRCC__TypeDef.html#a28e7b1071afa5b6c98f8050890159b05',1,'RCC_TypeDef']]],
  ['cier',['CIER',['../structRCC__TypeDef.html#a6d0c293e1198ffec4802a19328ba73bb',1,'RCC_TypeDef']]],
  ['cifr',['CIFR',['../structRCC__TypeDef.html#afee6ba7ba2583577492d14f08a1a5e74',1,'RCC_TypeDef']]],
  ['clr',['CLR',['../structLCD__TypeDef.html#a426998a4ef847067fbc78606e2464e4b',1,'LCD_TypeDef']]],
  ['cmar',['CMAR',['../structDMA__Channel__TypeDef.html#a7a9886b5f9e0edaf5ced3d1870b33ad7',1,'DMA_Channel_TypeDef']]],
  ['cmp',['CMP',['../structLPTIM__TypeDef.html#a0f22edd659052ecb52c692e507a8ebdc',1,'LPTIM_TypeDef']]],
  ['cmsis',['CMSIS',['../group__CMSIS.html',1,'']]],
  ['core_20definitions',['Core Definitions',['../group__CMSIS__core__base.html',1,'']]],
  ['core_20register_20bit_20field_20macros',['Core register bit field macros',['../group__CMSIS__core__bitfield.html',1,'']]],
  ['cmsis_20core_20instruction_20interface',['CMSIS Core Instruction Interface',['../group__CMSIS__Core__InstructionInterface.html',1,'']]],
  ['cmsis_20core_20register_20access_20functions',['CMSIS Core Register Access Functions',['../group__CMSIS__Core__RegAccFunctions.html',1,'']]],
  ['core_20debug_20registers_20_28coredebug_29',['Core Debug Registers (CoreDebug)',['../group__CMSIS__CoreDebug.html',1,'']]],
  ['cmsis_5fgcc_2eh',['cmsis_gcc.h',['../cmsis__gcc_8h.html',1,'']]],
  ['cmsis_20global_20defines',['CMSIS Global Defines',['../group__CMSIS__glob__defs.html',1,'']]],
  ['cmsis_20simd_20intrinsics',['CMSIS SIMD Intrinsics',['../group__CMSIS__SIMD__intrinsics.html',1,'']]],
  ['cndtr',['CNDTR',['../structDMA__Channel__TypeDef.html#af1c675e412fb96e38b6b4630b88c5676',1,'DMA_Channel_TypeDef']]],
  ['cnt',['CNT',['../structLPTIM__TypeDef.html#a8c510cd4e483030373cb03eb347d65df',1,'LPTIM_TypeDef::CNT()'],['../structTIM__TypeDef.html#a6fdd2a7fb88d28670b472aaac0d9d262',1,'TIM_TypeDef::CNT()']]],
  ['cntr',['CNTR',['../structUSB__TypeDef.html#a4498c5c5730133fd8f3d032333df1622',1,'USB_TypeDef']]],
  ['comp_5fcommon_5ftypedef',['COMP_Common_TypeDef',['../structCOMP__Common__TypeDef.html',1,'']]],
  ['comp_5fcsr_5fcomp1en',['COMP_CSR_COMP1EN',['../group__Peripheral__Registers__Bits__Definition.html#ga189a12739f9eb7eb29d96b62b2473c3c',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp1en_5fmsk',['COMP_CSR_COMP1EN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga326b22b0b2edd73061dbae5b2bb19f1f',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp1innsel',['COMP_CSR_COMP1INNSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga28231037cce122928a19517c0cad4846',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp1innsel_5f0',['COMP_CSR_COMP1INNSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#gadabe89ac15a6c60f5395bd938a7aec64',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp1innsel_5f1',['COMP_CSR_COMP1INNSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#gafab2f84f5632f8a461626d91f62f9a69',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp1innsel_5fmsk',['COMP_CSR_COMP1INNSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga43ead835727f51285a7e8c3e761e10e4',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp1lock',['COMP_CSR_COMP1LOCK',['../group__Peripheral__Registers__Bits__Definition.html#gadea194683429416dd8e2855567d90508',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp1lock_5fmsk',['COMP_CSR_COMP1LOCK_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga34fe325ce6c26f23bf002462ae373eab',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp1lptim1in1',['COMP_CSR_COMP1LPTIM1IN1',['../group__Peripheral__Registers__Bits__Definition.html#ga389a6d662d7945b3d4236a42d7111345',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp1lptim1in1_5fmsk',['COMP_CSR_COMP1LPTIM1IN1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga7e51c379c52b617f515e9a9f46184602',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp1polarity',['COMP_CSR_COMP1POLARITY',['../group__Peripheral__Registers__Bits__Definition.html#ga1d6c459a87cd23851a6fe427a92fd188',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp1polarity_5fmsk',['COMP_CSR_COMP1POLARITY_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga00b456b4666e67ddab737d065ea23bba',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp1value',['COMP_CSR_COMP1VALUE',['../group__Peripheral__Registers__Bits__Definition.html#ga6898ae62c4b80c9cc9f4aae32340d4ed',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp1value_5fmsk',['COMP_CSR_COMP1VALUE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga9156356b2fa5caeadc15e344ec860adc',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp1wm',['COMP_CSR_COMP1WM',['../group__Peripheral__Registers__Bits__Definition.html#ga0e3e8b8f6e6126abaca1b7a073b52143',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp1wm_5fmsk',['COMP_CSR_COMP1WM_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaa9057bc16032c785223b5d7019438304',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp2en',['COMP_CSR_COMP2EN',['../group__Peripheral__Registers__Bits__Definition.html#gacc6c4a6c601e572cea18d4e14ede5651',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp2en_5fmsk',['COMP_CSR_COMP2EN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gabeca75451fcb9ded40740ca63d2d302b',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp2innsel',['COMP_CSR_COMP2INNSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga28f347979422f4158f0754adad42a7b3',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp2innsel_5f0',['COMP_CSR_COMP2INNSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga4cba769207d82812273bc90b5c702210',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp2innsel_5f1',['COMP_CSR_COMP2INNSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga3270c2e18f64f6ef34fa09253053aa8e',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp2innsel_5f2',['COMP_CSR_COMP2INNSEL_2',['../group__Peripheral__Registers__Bits__Definition.html#ga6668105b898acc5dfd75ede153352be4',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp2innsel_5fmsk',['COMP_CSR_COMP2INNSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga7438b5b52016b2ae3ecb0c07de70794e',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp2inpsel',['COMP_CSR_COMP2INPSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga82fd246d16fc17b69814fc87cfc64048',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp2inpsel_5f0',['COMP_CSR_COMP2INPSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#gad6e98b95258e7c0d8969974a0c0d0565',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp2inpsel_5f1',['COMP_CSR_COMP2INPSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga43e759b3709d916e43ca998e29057c9e',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp2inpsel_5f2',['COMP_CSR_COMP2INPSEL_2',['../group__Peripheral__Registers__Bits__Definition.html#ga5f956f10b31b3eb7824a2d0cdf44d2de',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp2inpsel_5fmsk',['COMP_CSR_COMP2INPSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga35cbcbce86b2be2aeeac10b0585b024b',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp2lock',['COMP_CSR_COMP2LOCK',['../group__Peripheral__Registers__Bits__Definition.html#ga1334c5917d1da9f71ef8363a150fdb2b',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp2lock_5fmsk',['COMP_CSR_COMP2LOCK_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga7d8eb2e2961fcd0607f25316f42ff58d',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp2lptim1in1',['COMP_CSR_COMP2LPTIM1IN1',['../group__Peripheral__Registers__Bits__Definition.html#gad9baf86ec84c5bb99180b2415ed9f676',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp2lptim1in1_5fmsk',['COMP_CSR_COMP2LPTIM1IN1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga676a65cf103ed510844270aa6a0dbb18',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp2lptim1in2',['COMP_CSR_COMP2LPTIM1IN2',['../group__Peripheral__Registers__Bits__Definition.html#ga3fa41937d8ab6744a81e7befbafb776e',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp2lptim1in2_5fmsk',['COMP_CSR_COMP2LPTIM1IN2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga324aab850b4413a87392babc08717f99',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp2polarity',['COMP_CSR_COMP2POLARITY',['../group__Peripheral__Registers__Bits__Definition.html#ga3e693c62613b5c02700151ac03c81757',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp2polarity_5fmsk',['COMP_CSR_COMP2POLARITY_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga284437d23bbbefdafce5ac4c0a52c85c',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp2speed',['COMP_CSR_COMP2SPEED',['../group__Peripheral__Registers__Bits__Definition.html#ga03732d3a8e9154ea6bab73e81ceef859',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp2speed_5fmsk',['COMP_CSR_COMP2SPEED_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0fad3d72d17d20b6da0716b98934d5e2',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp2value',['COMP_CSR_COMP2VALUE',['../group__Peripheral__Registers__Bits__Definition.html#ga4b202e322a264fa937bd715133dd9d4f',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcomp2value_5fmsk',['COMP_CSR_COMP2VALUE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab848b4cd3ae59ccf96add99a11cb539d',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcompxen',['COMP_CSR_COMPxEN',['../group__Peripheral__Registers__Bits__Definition.html#ga56475caab652fe73308671a6a77be093',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcompxen_5fmsk',['COMP_CSR_COMPxEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae1766e18204b05be114cccaa3e8a137a',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcompxlock',['COMP_CSR_COMPxLOCK',['../group__Peripheral__Registers__Bits__Definition.html#gad31c0e08dcf7ca57bdd1e420ee77a1d1',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcompxlock_5fmsk',['COMP_CSR_COMPxLOCK_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gafc7817389c43def112ee7278a130ee1a',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcompxoutvalue',['COMP_CSR_COMPxOUTVALUE',['../group__Peripheral__Registers__Bits__Definition.html#ga5f25ce9cf30c0aa1c8e226b21d91643f',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcompxoutvalue_5fmsk',['COMP_CSR_COMPxOUTVALUE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga4066fecb0065c1e6d2e9121827499022',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcompxpolarity',['COMP_CSR_COMPxPOLARITY',['../group__Peripheral__Registers__Bits__Definition.html#gab7e6ea1fb77a4d863c126c366cb446e2',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fcompxpolarity_5fmsk',['COMP_CSR_COMPxPOLARITY_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gacc559fb2ca06c4eceab78b3f03157db7',1,'stm32l073xx.h']]],
  ['comp_5fcsr_5fwinmode',['COMP_CSR_WINMODE',['../group__Peripheral__Registers__Bits__Definition.html#gae82df5f413cb31966809bae67a827a1e',1,'stm32l073xx.h']]],
  ['comp_5ftypedef',['COMP_TypeDef',['../structCOMP__TypeDef.html',1,'']]],
  ['configuration_5fsection_5ffor_5fcmsis',['Configuration_section_for_CMSIS',['../group__Configuration__section__for__CMSIS.html',1,'']]],
  ['constantfp128ty',['ConstantFP128Ty',['../structConstantFP128Ty.html',1,'']]],
  ['constantfp80ty',['ConstantFP80Ty',['../structConstantFP80Ty.html',1,'']]],
  ['control_5fnpriv_5fmsk',['CONTROL_nPRIV_Msk',['../group__CMSIS__CORE.html#gaef3b20d77acb213338f89ce5e7bc36b0',1,'core_cm0plus.h']]],
  ['control_5fnpriv_5fpos',['CONTROL_nPRIV_Pos',['../group__CMSIS__CORE.html#ga51b95bc03ec0d815b459bde0b14a5908',1,'core_cm0plus.h']]],
  ['control_5fspsel_5fmsk',['CONTROL_SPSEL_Msk',['../group__CMSIS__CORE.html#ga70b29840969b06909da21369b0b05b53',1,'core_cm0plus.h']]],
  ['control_5fspsel_5fpos',['CONTROL_SPSEL_Pos',['../group__CMSIS__CORE.html#ga07eafc53e609895342c6a530e9d01310',1,'core_cm0plus.h']]],
  ['control_5ftype',['CONTROL_Type',['../unionCONTROL__Type.html',1,'']]],
  ['core_5fcm0plus_2eh',['core_cm0plus.h',['../core__cm0plus_8h.html',1,'']]],
  ['core_5fcmfunc_2eh',['core_cmFunc.h',['../core__cmFunc_8h.html',1,'']]],
  ['core_5fcminstr_2eh',['core_cmInstr.h',['../core__cmInstr_8h.html',1,'']]],
  ['cortex_2ec',['cortex.c',['../cortex_8c.html',1,'']]],
  ['cpar',['CPAR',['../structDMA__Channel__TypeDef.html#a8ce1c9c2742eaaa0e97ddbb3a06154cc',1,'DMA_Channel_TypeDef']]],
  ['cpuid',['CPUID',['../structSCB__Type.html#a21e08d546d8b641bee298a459ea73e46',1,'SCB_Type']]],
  ['cr',['CR',['../structADC__TypeDef.html#a6126350919b341bfb13c0b24b30dc22a',1,'ADC_TypeDef::CR()'],['../structCRC__TypeDef.html#af33fa5c173e1c102e6d0242fe60e569f',1,'CRC_TypeDef::CR()'],['../structCRS__TypeDef.html#a8f1000451ee16f2da1ba6cc3411dd36a',1,'CRS_TypeDef::CR()'],['../structDAC__TypeDef.html#a394324f0b573837ca15a87127b2a37ea',1,'DAC_TypeDef::CR()'],['../structDBGMCU__TypeDef.html#a15981828f2b915d38570cf6684e99a53',1,'DBGMCU_TypeDef::CR()'],['../structLPTIM__TypeDef.html#aa4900090e51a693ed07d4a90eb45ddf8',1,'LPTIM_TypeDef::CR()'],['../structLCD__TypeDef.html#a10f3d5e534f8a6f59a2dcf9d897fba22',1,'LCD_TypeDef::CR()'],['../structFIREWALL__TypeDef.html#a52c4f606198fa54c6cd38aa220f82fbe',1,'FIREWALL_TypeDef::CR()'],['../structPWR__TypeDef.html#aeb6bcdb2b99d58b9a0ffd86deb606eac',1,'PWR_TypeDef::CR()'],['../structRCC__TypeDef.html#abcb9ff48b9afb990283fefad0554b5b3',1,'RCC_TypeDef::CR()'],['../structRNG__TypeDef.html#ab422a7aeea33d29d0f8b841bb461e3a8',1,'RNG_TypeDef::CR()'],['../structRTC__TypeDef.html#a731d9209ce40dce6ea61fcc6f818c892',1,'RTC_TypeDef::CR()'],['../structTSC__TypeDef.html#a5242c0f547b4c65ad619dae5cf670b17',1,'TSC_TypeDef::CR()'],['../structWWDG__TypeDef.html#a4caf530d45f7428c9700d9c0057135f8',1,'WWDG_TypeDef::CR()']]],
  ['cr1',['CR1',['../structI2C__TypeDef.html#a91782f7b81475b0e3c3779273abd26aa',1,'I2C_TypeDef::CR1()'],['../structSPI__TypeDef.html#a6ecd5cb63b85c381bd67dc90dd4f573a',1,'SPI_TypeDef::CR1()'],['../structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328',1,'TIM_TypeDef::CR1()'],['../structUSART__TypeDef.html#a6d7dcd3972a162627bc3470cbf992ec4',1,'USART_TypeDef::CR1()']]],
  ['cr2',['CR2',['../structI2C__TypeDef.html#a29eb47db03d5ad7e9b399f8895f1768c',1,'I2C_TypeDef::CR2()'],['../structSPI__TypeDef.html#a38cb89a872e456e6ecd29b6c71d85600',1,'SPI_TypeDef::CR2()'],['../structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835',1,'TIM_TypeDef::CR2()'],['../structUSART__TypeDef.html#aa7ede2de6204c3fc4bd9fb328801c99a',1,'USART_TypeDef::CR2()']]],
  ['cr3',['CR3',['../structUSART__TypeDef.html#af2991da9a4e1539530cd6b7b327199cc',1,'USART_TypeDef']]],
  ['crc_5fcr_5fpolysize',['CRC_CR_POLYSIZE',['../group__Peripheral__Registers__Bits__Definition.html#gaa59a490e24d6d3775e71cf03e347ff03',1,'stm32l073xx.h']]],
  ['crc_5fcr_5fpolysize_5f0',['CRC_CR_POLYSIZE_0',['../group__Peripheral__Registers__Bits__Definition.html#ga684388729236be158fa8d084003d92ce',1,'stm32l073xx.h']]],
  ['crc_5fcr_5fpolysize_5f1',['CRC_CR_POLYSIZE_1',['../group__Peripheral__Registers__Bits__Definition.html#ga375d58bc44bffc8aac3da25e6f7287e5',1,'stm32l073xx.h']]],
  ['crc_5fcr_5fpolysize_5fmsk',['CRC_CR_POLYSIZE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gac936837464e128d0a454320353e96857',1,'stm32l073xx.h']]],
  ['crc_5fcr_5freset',['CRC_CR_RESET',['../group__Peripheral__Registers__Bits__Definition.html#ga7d57481fb891a0964b40f721354c56d7',1,'stm32l073xx.h']]],
  ['crc_5fcr_5freset_5fmsk',['CRC_CR_RESET_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga04d46dadb6b31660c4ef0af2b00053f5',1,'stm32l073xx.h']]],
  ['crc_5fcr_5frev_5fin',['CRC_CR_REV_IN',['../group__Peripheral__Registers__Bits__Definition.html#ga4c5a6e8ab7464ff35f1e5f424b76c15a',1,'stm32l073xx.h']]],
  ['crc_5fcr_5frev_5fin_5f0',['CRC_CR_REV_IN_0',['../group__Peripheral__Registers__Bits__Definition.html#ga92fda6ff4d3290ee41e59a13e2e8037b',1,'stm32l073xx.h']]],
  ['crc_5fcr_5frev_5fin_5f1',['CRC_CR_REV_IN_1',['../group__Peripheral__Registers__Bits__Definition.html#ga3ffd71a81205713ba49123a7c4e7a7ef',1,'stm32l073xx.h']]],
  ['crc_5fcr_5frev_5fin_5fmsk',['CRC_CR_REV_IN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaf06f0d41ead26a009a4dd09129f2fd5f',1,'stm32l073xx.h']]],
  ['crc_5fcr_5frev_5fout',['CRC_CR_REV_OUT',['../group__Peripheral__Registers__Bits__Definition.html#ga62d72fcad54fe50ab75d2895d6e155f7',1,'stm32l073xx.h']]],
  ['crc_5fcr_5frev_5fout_5fmsk',['CRC_CR_REV_OUT_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga2af78df77ce172d08e399e34c5ded959',1,'stm32l073xx.h']]],
  ['crc_5fdr_5fdr',['CRC_DR_DR',['../group__Peripheral__Registers__Bits__Definition.html#ga2bf4701d3b15924e657942ce3caa4105',1,'stm32l073xx.h']]],
  ['crc_5fdr_5fdr_5fmsk',['CRC_DR_DR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gadd43c14689d281daa4e9a32bf8ec89e1',1,'stm32l073xx.h']]],
  ['crc_5fidr_5fidr',['CRC_IDR_IDR',['../group__Peripheral__Registers__Bits__Definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0',1,'stm32l073xx.h']]],
  ['crc_5finit_5finit',['CRC_INIT_INIT',['../group__Peripheral__Registers__Bits__Definition.html#gaa35e084536ff8919f5cd2a88ea86d8b2',1,'stm32l073xx.h']]],
  ['crc_5finit_5finit_5fmsk',['CRC_INIT_INIT_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga1ebf0e8c81cc54aeb79c3489b5ebf542',1,'stm32l073xx.h']]],
  ['crc_5fpol_5fpol',['CRC_POL_POL',['../group__Peripheral__Registers__Bits__Definition.html#ga83c2b37901e5bf6a4b2bf599337c8c9f',1,'stm32l073xx.h']]],
  ['crc_5fpol_5fpol_5fmsk',['CRC_POL_POL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga7fa75e2e967960b9fbbd5b8d12f9c97c',1,'stm32l073xx.h']]],
  ['crc_5ftypedef',['CRC_TypeDef',['../structCRC__TypeDef.html',1,'']]],
  ['crcpr',['CRCPR',['../structSPI__TypeDef.html#a609d2a279b1927846a991deb9d0dc0b0',1,'SPI_TypeDef']]],
  ['crrcr',['CRRCR',['../structRCC__TypeDef.html#a1694a01e1a23db1694288fb3a86e9f18',1,'RCC_TypeDef']]],
  ['crs_5fcfgr_5ffelim_5fmsk',['CRS_CFGR_FELIM_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gac4e52d17a9bd1633cb72269a9a76f1d9',1,'stm32l073xx.h']]],
  ['crs_5fcfgr_5freload_5fmsk',['CRS_CFGR_RELOAD_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga5c32c7f8486233dce5d3822e151a0735',1,'stm32l073xx.h']]],
  ['crs_5fcfgr_5fsyncdiv_5f0',['CRS_CFGR_SYNCDIV_0',['../group__Peripheral__Registers__Bits__Definition.html#ga386136633d2d7330e0ac5ca183c292de',1,'stm32l073xx.h']]],
  ['crs_5fcfgr_5fsyncdiv_5f1',['CRS_CFGR_SYNCDIV_1',['../group__Peripheral__Registers__Bits__Definition.html#gae595c852cabc78e8bc9055625d68ca54',1,'stm32l073xx.h']]],
  ['crs_5fcfgr_5fsyncdiv_5f2',['CRS_CFGR_SYNCDIV_2',['../group__Peripheral__Registers__Bits__Definition.html#gaa7a4d4b65dbf3623f93cf14ed953fd42',1,'stm32l073xx.h']]],
  ['crs_5fcfgr_5fsyncdiv_5fmsk',['CRS_CFGR_SYNCDIV_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae3eb9195dc02a8cfbeb1d7ea2e09e8d9',1,'stm32l073xx.h']]],
  ['crs_5fcfgr_5fsyncpol_5fmsk',['CRS_CFGR_SYNCPOL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga669fff4b2146c481e612c641f9b7d157',1,'stm32l073xx.h']]],
  ['crs_5fcfgr_5fsyncsrc_5f0',['CRS_CFGR_SYNCSRC_0',['../group__Peripheral__Registers__Bits__Definition.html#ga85cd0182bf6bbb7088991ff04c612e20',1,'stm32l073xx.h']]],
  ['crs_5fcfgr_5fsyncsrc_5f1',['CRS_CFGR_SYNCSRC_1',['../group__Peripheral__Registers__Bits__Definition.html#gab2d2f4200ea8754386aab5947b40721d',1,'stm32l073xx.h']]],
  ['crs_5fcfgr_5fsyncsrc_5fmsk',['CRS_CFGR_SYNCSRC_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaf3dabb857d6e68374c542d1d2abe7ba6',1,'stm32l073xx.h']]],
  ['crs_5fcr_5fautotrimen_5fmsk',['CRS_CR_AUTOTRIMEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga3bd1304e43307ea1f0340ad3a48ab18d',1,'stm32l073xx.h']]],
  ['crs_5fcr_5fcen_5fmsk',['CRS_CR_CEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga98f433acb2c50755b1d533a1d0f931f1',1,'stm32l073xx.h']]],
  ['crs_5fcr_5ferrie_5fmsk',['CRS_CR_ERRIE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab3643f34d2c8309aa12a16eb328eacf8',1,'stm32l073xx.h']]],
  ['crs_5fcr_5fesyncie_5fmsk',['CRS_CR_ESYNCIE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaf7020a241ff6a9373ce1ac6659d3e51f',1,'stm32l073xx.h']]],
  ['crs_5fcr_5fswsync_5fmsk',['CRS_CR_SWSYNC_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaa1a66457a1fdc77dd7839847ed240edd',1,'stm32l073xx.h']]],
  ['crs_5fcr_5fsyncokie_5fmsk',['CRS_CR_SYNCOKIE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae6687d2235aee6208ee83ec71f1bdf30',1,'stm32l073xx.h']]],
  ['crs_5fcr_5fsyncwarnie_5fmsk',['CRS_CR_SYNCWARNIE_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga1ab86637ea9a46d23663912bc2e71283',1,'stm32l073xx.h']]],
  ['crs_5fcr_5ftrim_5fmsk',['CRS_CR_TRIM_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga6d20d27668870ca66125aa3de5b18dfb',1,'stm32l073xx.h']]],
  ['crs_5ficr_5ferrc_5fmsk',['CRS_ICR_ERRC_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae4def6621c455b0a5b3353cd4e3af021',1,'stm32l073xx.h']]],
  ['crs_5ficr_5fesyncc_5fmsk',['CRS_ICR_ESYNCC_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaddcb111c81613365f15ba3fb1974d2c5',1,'stm32l073xx.h']]],
  ['crs_5ficr_5fsyncokc_5fmsk',['CRS_ICR_SYNCOKC_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga53745cc683c8b0e1e296e0eb5629a0ff',1,'stm32l073xx.h']]],
  ['crs_5ficr_5fsyncwarnc_5fmsk',['CRS_ICR_SYNCWARNC_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gafb26aae877992c6c09ead21145fd08d5',1,'stm32l073xx.h']]],
  ['crs_5fisr_5ferrf_5fmsk',['CRS_ISR_ERRF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gafaa9ecbd7d32798d79ec221f7d434b2f',1,'stm32l073xx.h']]],
  ['crs_5fisr_5fesyncf_5fmsk',['CRS_ISR_ESYNCF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gac003c4f10cbcb01a21b5b74d2a0a2747',1,'stm32l073xx.h']]],
  ['crs_5fisr_5ffecap_5fmsk',['CRS_ISR_FECAP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga1dbafe96eb97cd10ee5df017a3958b73',1,'stm32l073xx.h']]],
  ['crs_5fisr_5ffedir_5fmsk',['CRS_ISR_FEDIR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga98392380324f255298ef5a0a37ddde80',1,'stm32l073xx.h']]],
  ['crs_5fisr_5fsyncerr_5fmsk',['CRS_ISR_SYNCERR_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gadc683b5b8bbad43929bea1de7cf5e2de',1,'stm32l073xx.h']]],
  ['crs_5fisr_5fsyncmiss_5fmsk',['CRS_ISR_SYNCMISS_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab843d7aa1168df9df83d1c2ec43ada98',1,'stm32l073xx.h']]],
  ['crs_5fisr_5fsyncokf_5fmsk',['CRS_ISR_SYNCOKF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae1700d1d21e42d6e2c1ccebaaa532fd4',1,'stm32l073xx.h']]],
  ['crs_5fisr_5fsyncwarnf_5fmsk',['CRS_ISR_SYNCWARNF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gacf5bab4a943dd56436fa284f16eae065',1,'stm32l073xx.h']]],
  ['crs_5fisr_5ftrimovf_5fmsk',['CRS_ISR_TRIMOVF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaa3bf95f5466540ed9b60bb2673bbfd98',1,'stm32l073xx.h']]],
  ['crs_5ftypedef',['CRS_TypeDef',['../structCRS__TypeDef.html',1,'']]],
  ['cselr',['CSELR',['../structDMA__Request__TypeDef.html#addf0f5bf5ca3b6a0e4c511c7ccf045c7',1,'DMA_Request_TypeDef']]],
  ['csl',['CSL',['../structFIREWALL__TypeDef.html#acc70098604b1a4cbaab9f2f2e9bc0a28',1,'FIREWALL_TypeDef']]],
  ['csr',['CSR',['../structCOMP__TypeDef.html#ab894a4f70da24aa3c39b2c9a3790cbf8',1,'COMP_TypeDef::CSR()'],['../structCOMP__Common__TypeDef.html#ab5d98b35671e3c035bdf64e8b4a0528c',1,'COMP_Common_TypeDef::CSR()'],['../structPWR__TypeDef.html#ae17097e69c88b6c00033d6fb84a8182b',1,'PWR_TypeDef::CSR()'],['../structRCC__TypeDef.html#a7e913b8bf59d4351e1f3d19387bd05b9',1,'RCC_TypeDef::CSR()']]],
  ['cssa',['CSSA',['../structFIREWALL__TypeDef.html#af0bae84b3787d61507114f8628df0095',1,'FIREWALL_TypeDef']]],
  ['ctrl',['CTRL',['../structSysTick__Type.html#a875e7afa5c4fd43997fb544a4ac6e37e',1,'SysTick_Type']]]
];
