# Generated by Yosys 0.60+36 (git sha1 2833a4450, clang++ 18.1.8 -fPIC -O3)
autoidx 877
attribute \src "bus_matrix_axi.sv:20.1-360.10"
attribute \top 1
attribute \dynports 1
module \bus_matrix_axi
  parameter \N_MASTERS 2
  parameter \M_SLAVES 2
  parameter \DATA_WIDTH 32
  parameter \ADDR_WIDTH 32
  parameter \REGION_MAP_FLAT 132'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \USE_DEFAULT_SLAVE 1'0
  parameter \DEFAULT_SLAVE_INDEX 0
  parameter \INPUT_PIPE_STAGES 1'0
  parameter \OUTPUT_PIPE_STAGES 1'0
  attribute \src "bus_matrix_axi.sv:46.51-46.59"
  wire width 2 input 9 \wvalid_i
  attribute \src "bus_matrix_axi.sv:45.51-45.58"
  wire width 8 input 8 \wstrb_i
  attribute \src "bus_matrix_axi.sv:47.51-47.59"
  wire width 2 output 10 \wready_o
  attribute \src "bus_matrix_axi.sv:44.51-44.58"
  wire width 64 input 7 \wdata_i
  attribute \src "bus_matrix_axi.sv:135.41-135.60"
  wire width 4 \slave_aw_req_vector
  attribute \src "bus_matrix_axi.sv:136.41-136.60"
  wire width 4 \slave_aw_gnt_vector
  attribute \src "bus_matrix_axi.sv:274.41-274.60"
  wire width 4 \slave_ar_req_vector
  attribute \src "bus_matrix_axi.sv:275.41-275.60"
  wire width 4 \slave_ar_gnt_vector
  attribute \src "bus_matrix_axi.sv:78.51-78.61"
  wire width 2 output 28 \s_wvalid_o
  attribute \src "bus_matrix_axi.sv:77.51-77.60"
  wire width 8 output 27 \s_wstrb_o
  attribute \src "bus_matrix_axi.sv:79.51-79.61"
  wire width 2 input 29 \s_wready_i
  attribute \src "bus_matrix_axi.sv:76.51-76.60"
  wire width 64 output 26 \s_wdata_o
  attribute \src "bus_matrix_axi.sv:95.51-95.61"
  wire width 2 input 39 \s_rvalid_i
  attribute \src "bus_matrix_axi.sv:94.51-94.60"
  wire width 4 input 38 \s_rresp_i
  attribute \src "bus_matrix_axi.sv:96.51-96.61"
  wire width 2 output 40 \s_rready_o
  attribute \src "bus_matrix_axi.sv:93.51-93.60"
  wire width 64 input 37 \s_rdata_i
  attribute \src "bus_matrix_axi.sv:83.51-83.61"
  wire width 2 input 31 \s_bvalid_i
  attribute \src "bus_matrix_axi.sv:82.51-82.60"
  wire width 4 input 30 \s_bresp_i
  attribute \src "bus_matrix_axi.sv:84.51-84.61"
  wire width 2 output 32 \s_bready_o
  attribute \src "bus_matrix_axi.sv:72.51-72.62"
  wire width 2 output 24 \s_awvalid_o
  attribute \src "bus_matrix_axi.sv:73.51-73.62"
  wire width 2 input 25 \s_awready_i
  attribute \src "bus_matrix_axi.sv:71.51-71.61"
  wire width 6 output 23 \s_awprot_o
  attribute \src "bus_matrix_axi.sv:70.51-70.61"
  wire width 64 output 22 \s_awaddr_o
  attribute \src "bus_matrix_axi.sv:89.51-89.62"
  wire width 2 output 35 \s_arvalid_o
  attribute \src "bus_matrix_axi.sv:90.51-90.62"
  wire width 2 input 36 \s_arready_i
  attribute \src "bus_matrix_axi.sv:88.51-88.61"
  wire width 6 output 34 \s_arprot_o
  attribute \src "bus_matrix_axi.sv:87.51-87.61"
  wire width 64 output 33 \s_araddr_o
  attribute \src "bus_matrix_axi.sv:63.51-63.59"
  wire width 2 output 20 \rvalid_o
  attribute \src "bus_matrix_axi.sv:62.51-62.58"
  wire width 4 output 19 \rresp_o
  attribute \src "bus_matrix_axi.sv:64.51-64.59"
  wire width 2 input 21 \rready_i
  attribute \src "bus_matrix_axi.sv:61.51-61.58"
  wire width 64 output 18 \rdata_o
  attribute \src "bus_matrix_axi.sv:111.41-111.61"
  wire width 4 \master_aw_req_matrix
  attribute \src "bus_matrix_axi.sv:112.41-112.54"
  wire width 2 \master_aw_err
  attribute \src "bus_matrix_axi.sv:251.41-251.61"
  wire width 4 \master_ar_req_matrix
  attribute \src "bus_matrix_axi.sv:252.41-252.54"
  wire width 2 \master_ar_err
  attribute \src "bus_matrix_axi.sv:51.51-51.59"
  wire width 2 output 12 \bvalid_o
  attribute \src "bus_matrix_axi.sv:50.51-50.58"
  wire width 4 output 11 \bresp_o
  attribute \src "bus_matrix_axi.sv:52.51-52.59"
  wire width 2 input 13 \bready_i
  attribute \src "bus_matrix_axi.sv:40.51-40.60"
  wire width 2 input 5 \awvalid_i
  attribute \src "bus_matrix_axi.sv:41.51-41.60"
  wire width 2 output 6 \awready_o
  attribute \src "bus_matrix_axi.sv:39.51-39.59"
  wire width 6 input 4 \awprot_i
  attribute \src "bus_matrix_axi.sv:38.51-38.59"
  wire width 64 input 3 \awaddr_i
  attribute \src "bus_matrix_axi.sv:142.26-142.33"
  wire width 2 \aw_lock
  attribute \src "bus_matrix_axi.sv:57.51-57.60"
  wire width 2 input 16 \arvalid_i
  attribute \src "bus_matrix_axi.sv:58.51-58.60"
  wire width 2 output 17 \arready_o
  attribute \src "bus_matrix_axi.sv:56.51-56.59"
  wire width 6 input 15 \arprot_i
  attribute \src "bus_matrix_axi.sv:32.17-32.24"
  wire input 2 \aresetn
  attribute \src "bus_matrix_axi.sv:55.51-55.59"
  wire width 64 input 14 \araddr_i
  attribute \src "bus_matrix_axi.sv:276.26-276.33"
  wire width 2 \ar_lock
  attribute \src "bus_matrix_axi.sv:31.17-31.21"
  attribute \replaced_by_gclk 1'1
  attribute \keep 1
  wire input 1 \aclk
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_875"
  wire \_witness_.anyseq_auto_setundef_cc_533_execute_875
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_873"
  wire \_witness_.anyseq_auto_setundef_cc_533_execute_873
  attribute \hdlname "_witness_ anyinit_procdff_832"
  wire width 2 \_witness_.anyinit_procdff_832
  attribute \hdlname "_witness_ anyinit_procdff_827"
  wire width 2 \_witness_.anyinit_procdff_827
  attribute \hdlname "_witness_ anyinit_procdff_822"
  wire \_witness_.anyinit_procdff_822
  attribute \hdlname "_witness_ anyinit_procdff_817"
  wire \_witness_.anyinit_procdff_817
  attribute \src "bus_matrix_axi.sv:117.34-117.37"
  wire width 2 \GEN_AW_DECODERS[1].sel
  attribute \src "bus_matrix_axi.sv:118.28-118.35"
  wire \GEN_AW_DECODERS[1].sec_err
  attribute \src "bus_matrix_axi.sv:118.19-118.26"
  wire \GEN_AW_DECODERS[1].dec_err
  attribute \src "bus_matrix_axi.sv:117.34-117.37"
  wire width 2 \GEN_AW_DECODERS[0].sel
  attribute \src "bus_matrix_axi.sv:118.28-118.35"
  wire \GEN_AW_DECODERS[0].sec_err
  attribute \src "bus_matrix_axi.sv:118.19-118.26"
  wire \GEN_AW_DECODERS[0].dec_err
  attribute \wiretype "\\lock_aw_t"
  attribute \src "bus_matrix_axi.sv:157.35-157.50"
  attribute \enum_value_10 "\\LOCK_B_PHASE"
  attribute \enum_value_01 "\\LOCK_W_PHASE"
  attribute \enum_value_00 "\\LOCK_IDLE"
  attribute \enum_type "$enum0"
  wire width 2 \GEN_AW_ARBITERS[1].next_lock_state
  attribute \wiretype "\\lock_aw_t"
  attribute \src "bus_matrix_axi.sv:157.23-157.33"
  attribute \enum_value_10 "\\LOCK_B_PHASE"
  attribute \enum_value_01 "\\LOCK_W_PHASE"
  attribute \enum_value_00 "\\LOCK_IDLE"
  attribute \enum_type "$enum0"
  wire width 2 \GEN_AW_ARBITERS[1].lock_state
  attribute \wiretype "\\lock_aw_t"
  attribute \src "bus_matrix_axi.sv:157.35-157.50"
  attribute \enum_value_10 "\\LOCK_B_PHASE"
  attribute \enum_value_01 "\\LOCK_W_PHASE"
  attribute \enum_value_00 "\\LOCK_IDLE"
  attribute \enum_type "$enum0"
  wire width 2 \GEN_AW_ARBITERS[0].next_lock_state
  attribute \wiretype "\\lock_aw_t"
  attribute \src "bus_matrix_axi.sv:157.23-157.33"
  attribute \enum_value_10 "\\LOCK_B_PHASE"
  attribute \enum_value_01 "\\LOCK_W_PHASE"
  attribute \enum_value_00 "\\LOCK_IDLE"
  attribute \enum_type "$enum0"
  wire width 2 \GEN_AW_ARBITERS[0].lock_state
  attribute \src "bus_matrix_axi.sv:256.34-256.37"
  wire width 2 \GEN_AR_DECODERS[1].sel
  attribute \src "bus_matrix_axi.sv:257.28-257.35"
  wire \GEN_AR_DECODERS[1].sec_err
  attribute \src "bus_matrix_axi.sv:257.19-257.26"
  wire \GEN_AR_DECODERS[1].dec_err
  attribute \src "bus_matrix_axi.sv:256.34-256.37"
  wire width 2 \GEN_AR_DECODERS[0].sel
  attribute \src "bus_matrix_axi.sv:257.28-257.35"
  wire \GEN_AR_DECODERS[0].sec_err
  attribute \src "bus_matrix_axi.sv:257.19-257.26"
  wire \GEN_AR_DECODERS[0].dec_err
  attribute \wiretype "\\lock_ar_t"
  attribute \src "bus_matrix_axi.sv:288.23-288.30"
  attribute \enum_value_1 "\\LOCK_R_PHASE"
  attribute \enum_value_0 "\\LOCK_IDLE_R"
  attribute \enum_type "$enum1"
  wire \GEN_AR_ARBITERS[1].r_state
  attribute \wiretype "\\lock_ar_t"
  attribute \src "bus_matrix_axi.sv:288.32-288.38"
  attribute \enum_value_1 "\\LOCK_R_PHASE"
  attribute \enum_value_0 "\\LOCK_IDLE_R"
  attribute \enum_type "$enum1"
  wire \GEN_AR_ARBITERS[1].r_next
  attribute \wiretype "\\lock_ar_t"
  attribute \src "bus_matrix_axi.sv:288.23-288.30"
  attribute \enum_value_1 "\\LOCK_R_PHASE"
  attribute \enum_value_0 "\\LOCK_IDLE_R"
  attribute \enum_type "$enum1"
  wire \GEN_AR_ARBITERS[0].r_state
  attribute \wiretype "\\lock_ar_t"
  attribute \src "bus_matrix_axi.sv:288.32-288.38"
  attribute \enum_value_1 "\\LOCK_R_PHASE"
  attribute \enum_value_0 "\\LOCK_IDLE_R"
  attribute \enum_type "$enum1"
  wire \GEN_AR_ARBITERS[0].r_next
  wire $procmux$802_CMP
  wire $procmux$794_CMP
  wire $procmux$787_CMP
  wire $procmux$776_CMP
  wire $procmux$768_CMP
  wire $procmux$761_CMP
  wire $procmux$545_CMP
  wire $procmux$531_CMP
  attribute \src "bus_matrix_axi.sv:174.34-174.57"
  wire $ne$bus_matrix_axi.sv:174$63_Y
  attribute \src "bus_matrix_axi.sv:174.34-174.57"
  wire $ne$bus_matrix_axi.sv:174$53_Y
  attribute \src "bus_matrix_axi.sv:303.80-303.95"
  wire $logic_not$bus_matrix_axi.sv:303$96_Y
  attribute \src "bus_matrix_axi.sv:303.80-303.95"
  wire $logic_not$bus_matrix_axi.sv:303$87_Y
  attribute \src "bus_matrix_axi.sv:262.27-262.43"
  wire $logic_not$bus_matrix_axi.sv:262$79_Y
  attribute \src "bus_matrix_axi.sv:262.27-262.43"
  wire $logic_not$bus_matrix_axi.sv:262$77_Y
  attribute \src "bus_matrix_axi.sv:174.81-174.96"
  wire $logic_not$bus_matrix_axi.sv:174$64_Y
  attribute \src "bus_matrix_axi.sv:174.81-174.96"
  wire $logic_not$bus_matrix_axi.sv:174$54_Y
  attribute \src "bus_matrix_axi.sv:123.27-123.45"
  wire $logic_not$bus_matrix_axi.sv:123$45_Y
  attribute \src "bus_matrix_axi.sv:123.27-123.45"
  wire $logic_not$bus_matrix_axi.sv:123$43_Y
  attribute \src "bus_matrix_axi.sv:303.62-303.95"
  wire $logic_and$bus_matrix_axi.sv:303$97_Y
  attribute \src "bus_matrix_axi.sv:303.62-303.95"
  wire $logic_and$bus_matrix_axi.sv:303$88_Y
  attribute \src "bus_matrix_axi.sv:299.39-299.69"
  wire $logic_and$bus_matrix_axi.sv:299$94_Y
  attribute \src "bus_matrix_axi.sv:299.39-299.69"
  wire $logic_and$bus_matrix_axi.sv:299$85_Y
  attribute \src "bus_matrix_axi.sv:298.38-298.70"
  wire $logic_and$bus_matrix_axi.sv:298$93_Y
  attribute \src "bus_matrix_axi.sv:298.38-298.70"
  wire $logic_and$bus_matrix_axi.sv:298$84_Y
  attribute \src "bus_matrix_axi.sv:174.63-174.96"
  wire $logic_and$bus_matrix_axi.sv:174$65_Y
  attribute \src "bus_matrix_axi.sv:174.63-174.96"
  wire $logic_and$bus_matrix_axi.sv:174$55_Y
  attribute \src "bus_matrix_axi.sv:169.39-169.69"
  wire $logic_and$bus_matrix_axi.sv:169$62_Y
  attribute \src "bus_matrix_axi.sv:169.39-169.69"
  wire $logic_and$bus_matrix_axi.sv:169$52_Y
  attribute \src "bus_matrix_axi.sv:168.39-168.69"
  wire $logic_and$bus_matrix_axi.sv:168$61_Y
  attribute \src "bus_matrix_axi.sv:168.39-168.69"
  wire $logic_and$bus_matrix_axi.sv:168$51_Y
  attribute \src "bus_matrix_axi.sv:167.36-167.68"
  wire $logic_and$bus_matrix_axi.sv:167$60_Y
  attribute \src "bus_matrix_axi.sv:167.36-167.68"
  wire $logic_and$bus_matrix_axi.sv:167$50_Y
  wire width 2 $auto$rtlil.cc:3457:Mux$852
  wire width 2 $auto$rtlil.cc:3457:Mux$850
  wire $auto$rtlil.cc:3457:Mux$848
  wire $auto$rtlil.cc:3457:Mux$846
  attribute \src "bus_matrix_axi.sv:164.24-164.24"
  wire width 2 $4\GEN_AW_ARBITERS[1].next_lock_state[1:0]
  attribute \src "bus_matrix_axi.sv:164.24-164.24"
  wire width 2 $4\GEN_AW_ARBITERS[0].next_lock_state[1:0]
  attribute \src "bus_matrix_axi.sv:222.24-222.24"
  wire $3\wready_o[1:1]
  attribute \src "bus_matrix_axi.sv:222.24-222.24"
  wire $3\wready_o[0:0]
  attribute \src "bus_matrix_axi.sv:338.24-338.24"
  wire $3\rvalid_o[1:1]
  attribute \src "bus_matrix_axi.sv:338.24-338.24"
  wire $3\rvalid_o[0:0]
  attribute \src "bus_matrix_axi.sv:338.24-338.24"
  wire width 2 $3\rresp_o[3:2]
  attribute \src "bus_matrix_axi.sv:338.24-338.24"
  wire width 2 $3\rresp_o[1:0]
  attribute \src "bus_matrix_axi.sv:338.24-338.24"
  wire width 32 $3\rdata_o[63:32]
  attribute \src "bus_matrix_axi.sv:338.24-338.24"
  wire width 32 $3\rdata_o[31:0]
  attribute \src "bus_matrix_axi.sv:222.24-222.24"
  wire $3\bvalid_o[1:1]
  attribute \src "bus_matrix_axi.sv:222.24-222.24"
  wire $3\bvalid_o[0:0]
  attribute \src "bus_matrix_axi.sv:222.24-222.24"
  wire width 2 $3\bresp_o[3:2]
  attribute \src "bus_matrix_axi.sv:222.24-222.24"
  wire width 2 $3\bresp_o[1:0]
  attribute \src "bus_matrix_axi.sv:222.24-222.24"
  wire $3\awready_o[1:1]
  attribute \src "bus_matrix_axi.sv:222.24-222.24"
  wire $3\awready_o[0:0]
  attribute \src "bus_matrix_axi.sv:338.24-338.24"
  wire $3\arready_o[1:1]
  attribute \src "bus_matrix_axi.sv:338.24-338.24"
  wire $3\arready_o[0:0]
  attribute \src "bus_matrix_axi.sv:164.24-164.24"
  wire width 2 $3\GEN_AW_ARBITERS[1].next_lock_state[1:0]
  attribute \src "bus_matrix_axi.sv:164.24-164.24"
  wire width 2 $3\GEN_AW_ARBITERS[0].next_lock_state[1:0]
  attribute \src "bus_matrix_axi.sv:295.24-295.24"
  wire $3\GEN_AR_ARBITERS[1].r_next[0:0]
  attribute \src "bus_matrix_axi.sv:295.24-295.24"
  wire $3\GEN_AR_ARBITERS[0].r_next[0:0]
  attribute \src "bus_matrix_axi.sv:222.24-222.24"
  wire $2\wready_o[1:1]
  attribute \src "bus_matrix_axi.sv:222.24-222.24"
  wire $2\wready_o[0:0]
  attribute \src "bus_matrix_axi.sv:338.24-338.24"
  wire $2\rvalid_o[1:1]
  attribute \src "bus_matrix_axi.sv:338.24-338.24"
  wire $2\rvalid_o[0:0]
  attribute \src "bus_matrix_axi.sv:338.24-338.24"
  wire width 2 $2\rresp_o[3:2]
  attribute \src "bus_matrix_axi.sv:338.24-338.24"
  wire width 2 $2\rresp_o[1:0]
  attribute \src "bus_matrix_axi.sv:338.24-338.24"
  wire width 32 $2\rdata_o[63:32]
  attribute \src "bus_matrix_axi.sv:338.24-338.24"
  wire width 32 $2\rdata_o[31:0]
  attribute \src "bus_matrix_axi.sv:222.24-222.24"
  wire $2\bvalid_o[1:1]
  attribute \src "bus_matrix_axi.sv:222.24-222.24"
  wire $2\bvalid_o[0:0]
  attribute \src "bus_matrix_axi.sv:222.24-222.24"
  wire width 2 $2\bresp_o[3:2]
  attribute \src "bus_matrix_axi.sv:222.24-222.24"
  wire width 2 $2\bresp_o[1:0]
  attribute \src "bus_matrix_axi.sv:222.24-222.24"
  wire $2\awready_o[1:1]
  attribute \src "bus_matrix_axi.sv:222.24-222.24"
  wire $2\awready_o[0:0]
  attribute \src "bus_matrix_axi.sv:338.24-338.24"
  wire $2\arready_o[1:1]
  attribute \src "bus_matrix_axi.sv:338.24-338.24"
  wire $2\arready_o[0:0]
  attribute \src "bus_matrix_axi.sv:164.24-164.24"
  wire width 2 $2\GEN_AW_ARBITERS[1].next_lock_state[1:0]
  attribute \src "bus_matrix_axi.sv:164.24-164.24"
  wire width 2 $2\GEN_AW_ARBITERS[0].next_lock_state[1:0]
  attribute \src "bus_matrix_axi.sv:295.24-295.24"
  wire $2\GEN_AR_ARBITERS[1].r_next[0:0]
  attribute \src "bus_matrix_axi.sv:295.24-295.24"
  wire $2\GEN_AR_ARBITERS[0].r_next[0:0]
  attribute \src "bus_matrix_axi.sv:189.24-189.24"
  wire $1\s_wvalid_o[1:1]
  attribute \src "bus_matrix_axi.sv:189.24-189.24"
  wire $1\s_wvalid_o[0:0]
  attribute \src "bus_matrix_axi.sv:189.24-189.24"
  wire width 4 $1\s_wstrb_o[7:4]
  attribute \src "bus_matrix_axi.sv:189.24-189.24"
  wire width 4 $1\s_wstrb_o[3:0]
  attribute \src "bus_matrix_axi.sv:189.24-189.24"
  wire width 32 $1\s_wdata_o[63:32]
  attribute \src "bus_matrix_axi.sv:189.24-189.24"
  wire width 32 $1\s_wdata_o[31:0]
  attribute \src "bus_matrix_axi.sv:318.24-318.24"
  wire $1\s_rready_o[1:1]
  attribute \src "bus_matrix_axi.sv:318.24-318.24"
  wire $1\s_rready_o[0:0]
  attribute \src "bus_matrix_axi.sv:189.24-189.24"
  wire $1\s_bready_o[1:1]
  attribute \src "bus_matrix_axi.sv:189.24-189.24"
  wire $1\s_bready_o[0:0]
  attribute \src "bus_matrix_axi.sv:189.24-189.24"
  wire $1\s_awvalid_o[1:1]
  attribute \src "bus_matrix_axi.sv:189.24-189.24"
  wire $1\s_awvalid_o[0:0]
  attribute \src "bus_matrix_axi.sv:189.24-189.24"
  wire width 3 $1\s_awprot_o[5:3]
  attribute \src "bus_matrix_axi.sv:189.24-189.24"
  wire width 3 $1\s_awprot_o[2:0]
  attribute \src "bus_matrix_axi.sv:189.24-189.24"
  wire width 32 $1\s_awaddr_o[63:32]
  attribute \src "bus_matrix_axi.sv:189.24-189.24"
  wire width 32 $1\s_awaddr_o[31:0]
  attribute \src "bus_matrix_axi.sv:318.24-318.24"
  wire $1\s_arvalid_o[1:1]
  attribute \src "bus_matrix_axi.sv:318.24-318.24"
  wire $1\s_arvalid_o[0:0]
  attribute \src "bus_matrix_axi.sv:318.24-318.24"
  wire width 32 $1\s_araddr_o[63:32]
  attribute \src "bus_matrix_axi.sv:318.24-318.24"
  wire width 32 $1\s_araddr_o[31:0]
  attribute \src "bus_matrix_axi.sv:120.116-127.14"
  cell $paramod$c0dc4d1e27d279b3c9b462a91333c3e0034e3a37\bus_matrix_decoder \GEN_AW_DECODERS[1].u_dec_aw
    connect \valid_i \awvalid_i [1]
    connect \slave_sel_o \GEN_AW_DECODERS[1].sel
    connect \secure_i $logic_not$bus_matrix_axi.sv:123$45_Y
    connect \sec_error_o \GEN_AW_DECODERS[1].sec_err
    connect \dec_error_o \GEN_AW_DECODERS[1].dec_err
    connect \addr_i \awaddr_i [63:32]
  end
  attribute \src "bus_matrix_axi.sv:120.116-127.14"
  cell $paramod$c0dc4d1e27d279b3c9b462a91333c3e0034e3a37\bus_matrix_decoder \GEN_AW_DECODERS[0].u_dec_aw
    connect \valid_i \awvalid_i [0]
    connect \slave_sel_o \GEN_AW_DECODERS[0].sel
    connect \secure_i $logic_not$bus_matrix_axi.sv:123$43_Y
    connect \sec_error_o \GEN_AW_DECODERS[0].sec_err
    connect \dec_error_o \GEN_AW_DECODERS[0].dec_err
    connect \addr_i \awaddr_i [31:0]
  end
  attribute \src "bus_matrix_axi.sv:176.65-181.14"
  cell $paramod$622da07fe2f3adbd6b8f6deb4e4b5926ce34eb9f\bus_matrix_arbiter \GEN_AW_ARBITERS[1].u_arb_aw
    connect \rst_n \aresetn
    connect \req_i { \GEN_AW_DECODERS[1].sel [1] \GEN_AW_DECODERS[0].sel [1] }
    connect \hold_i \aw_lock [1]
    connect \gnt_o \slave_aw_gnt_vector [3:2]
    connect \clk \aclk
  end
  attribute \src "bus_matrix_axi.sv:176.65-181.14"
  cell $paramod$622da07fe2f3adbd6b8f6deb4e4b5926ce34eb9f\bus_matrix_arbiter \GEN_AW_ARBITERS[0].u_arb_aw
    connect \rst_n \aresetn
    connect \req_i { \GEN_AW_DECODERS[1].sel [0] \GEN_AW_DECODERS[0].sel [0] }
    connect \hold_i \aw_lock [0]
    connect \gnt_o \slave_aw_gnt_vector [1:0]
    connect \clk \aclk
  end
  attribute \src "bus_matrix_axi.sv:259.116-266.14"
  cell $paramod$c0dc4d1e27d279b3c9b462a91333c3e0034e3a37\bus_matrix_decoder \GEN_AR_DECODERS[1].u_dec_ar
    connect \valid_i \arvalid_i [1]
    connect \slave_sel_o \GEN_AR_DECODERS[1].sel
    connect \secure_i $logic_not$bus_matrix_axi.sv:262$79_Y
    connect \sec_error_o \GEN_AR_DECODERS[1].sec_err
    connect \dec_error_o \GEN_AR_DECODERS[1].dec_err
    connect \addr_i \araddr_i [63:32]
  end
  attribute \src "bus_matrix_axi.sv:259.116-266.14"
  cell $paramod$c0dc4d1e27d279b3c9b462a91333c3e0034e3a37\bus_matrix_decoder \GEN_AR_DECODERS[0].u_dec_ar
    connect \valid_i \arvalid_i [0]
    connect \slave_sel_o \GEN_AR_DECODERS[0].sel
    connect \secure_i $logic_not$bus_matrix_axi.sv:262$77_Y
    connect \sec_error_o \GEN_AR_DECODERS[0].sec_err
    connect \dec_error_o \GEN_AR_DECODERS[0].dec_err
    connect \addr_i \araddr_i [31:0]
  end
  attribute \src "bus_matrix_axi.sv:305.65-310.14"
  cell $paramod$622da07fe2f3adbd6b8f6deb4e4b5926ce34eb9f\bus_matrix_arbiter \GEN_AR_ARBITERS[1].u_arb_ar
    connect \rst_n \aresetn
    connect \req_i { \GEN_AR_DECODERS[1].sel [1] \GEN_AR_DECODERS[0].sel [1] }
    connect \hold_i \ar_lock [1]
    connect \gnt_o \slave_ar_gnt_vector [3:2]
    connect \clk \aclk
  end
  attribute \src "bus_matrix_axi.sv:305.65-310.14"
  cell $paramod$622da07fe2f3adbd6b8f6deb4e4b5926ce34eb9f\bus_matrix_arbiter \GEN_AR_ARBITERS[0].u_arb_ar
    connect \rst_n \aresetn
    connect \req_i { \GEN_AR_DECODERS[1].sel [0] \GEN_AR_DECODERS[0].sel [0] }
    connect \hold_i \ar_lock [0]
    connect \gnt_o \slave_ar_gnt_vector [1:0]
    connect \clk \aclk
  end
  attribute \src "bus_matrix_axi.sv:168.103-168.103|bus_matrix_axi.sv:166.17-170.24"
  attribute \full_case 1
  cell $pmux $procmux$804
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \GEN_AW_ARBITERS[0].next_lock_state
    connect \S { $procmux$802_CMP $procmux$794_CMP $procmux$787_CMP }
    connect \B { $2\GEN_AW_ARBITERS[0].next_lock_state[1:0] $3\GEN_AW_ARBITERS[0].next_lock_state[1:0] $4\GEN_AW_ARBITERS[0].next_lock_state[1:0] }
    connect \A \GEN_AW_ARBITERS[0].lock_state
  end
  attribute \src "bus_matrix_axi.sv:166.34-166.34|bus_matrix_axi.sv:166.17-170.24"
  attribute \full_case 1
  cell $logic_not $procmux$802_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$802_CMP
    connect \A \GEN_AW_ARBITERS[0].lock_state
  end
  attribute \src "bus_matrix_axi.sv:167.36-167.68|bus_matrix_axi.sv:167.32-167.101"
  attribute \full_case 1
  cell $mux $procmux$799
    parameter \WIDTH 2
    connect \Y $2\GEN_AW_ARBITERS[0].next_lock_state[1:0]
    connect \S $logic_and$bus_matrix_axi.sv:167$50_Y
    connect \B 2'01
    connect \A \GEN_AW_ARBITERS[0].lock_state
  end
  attribute \src "bus_matrix_axi.sv:167.101-167.101|bus_matrix_axi.sv:166.17-170.24"
  attribute \full_case 1
  cell $eq $procmux$794_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$794_CMP
    connect \B 1'1
    connect \A \GEN_AW_ARBITERS[0].lock_state
  end
  attribute \src "bus_matrix_axi.sv:168.39-168.69|bus_matrix_axi.sv:168.35-168.103"
  attribute \full_case 1
  cell $mux $procmux$791
    parameter \WIDTH 2
    connect \Y $3\GEN_AW_ARBITERS[0].next_lock_state[1:0]
    connect \S $logic_and$bus_matrix_axi.sv:168$51_Y
    connect \B 2'10
    connect \A \GEN_AW_ARBITERS[0].lock_state
  end
  attribute \src "bus_matrix_axi.sv:168.103-168.103|bus_matrix_axi.sv:166.17-170.24"
  attribute \full_case 1
  cell $eq $procmux$787_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$787_CMP
    connect \B 2'10
    connect \A \GEN_AW_ARBITERS[0].lock_state
  end
  attribute \src "bus_matrix_axi.sv:169.39-169.69|bus_matrix_axi.sv:169.35-169.100"
  attribute \full_case 1
  cell $mux $procmux$784
    parameter \WIDTH 2
    connect \Y $4\GEN_AW_ARBITERS[0].next_lock_state[1:0]
    connect \S $logic_and$bus_matrix_axi.sv:169$52_Y
    connect \B 2'00
    connect \A \GEN_AW_ARBITERS[0].lock_state
  end
  attribute \src "bus_matrix_axi.sv:168.103-168.103|bus_matrix_axi.sv:166.17-170.24"
  attribute \full_case 1
  cell $pmux $procmux$778
    parameter \WIDTH 2
    parameter \S_WIDTH 3
    connect \Y \GEN_AW_ARBITERS[1].next_lock_state
    connect \S { $procmux$776_CMP $procmux$768_CMP $procmux$761_CMP }
    connect \B { $2\GEN_AW_ARBITERS[1].next_lock_state[1:0] $3\GEN_AW_ARBITERS[1].next_lock_state[1:0] $4\GEN_AW_ARBITERS[1].next_lock_state[1:0] }
    connect \A \GEN_AW_ARBITERS[1].lock_state
  end
  attribute \src "bus_matrix_axi.sv:166.34-166.34|bus_matrix_axi.sv:166.17-170.24"
  attribute \full_case 1
  cell $logic_not $procmux$776_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$776_CMP
    connect \A \GEN_AW_ARBITERS[1].lock_state
  end
  attribute \src "bus_matrix_axi.sv:167.36-167.68|bus_matrix_axi.sv:167.32-167.101"
  attribute \full_case 1
  cell $mux $procmux$773
    parameter \WIDTH 2
    connect \Y $2\GEN_AW_ARBITERS[1].next_lock_state[1:0]
    connect \S $logic_and$bus_matrix_axi.sv:167$60_Y
    connect \B 2'01
    connect \A \GEN_AW_ARBITERS[1].lock_state
  end
  attribute \src "bus_matrix_axi.sv:167.101-167.101|bus_matrix_axi.sv:166.17-170.24"
  attribute \full_case 1
  cell $eq $procmux$768_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$768_CMP
    connect \B 1'1
    connect \A \GEN_AW_ARBITERS[1].lock_state
  end
  attribute \src "bus_matrix_axi.sv:168.39-168.69|bus_matrix_axi.sv:168.35-168.103"
  attribute \full_case 1
  cell $mux $procmux$765
    parameter \WIDTH 2
    connect \Y $3\GEN_AW_ARBITERS[1].next_lock_state[1:0]
    connect \S $logic_and$bus_matrix_axi.sv:168$61_Y
    connect \B 2'10
    connect \A \GEN_AW_ARBITERS[1].lock_state
  end
  attribute \src "bus_matrix_axi.sv:168.103-168.103|bus_matrix_axi.sv:166.17-170.24"
  attribute \full_case 1
  cell $eq $procmux$761_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$761_CMP
    connect \B 2'10
    connect \A \GEN_AW_ARBITERS[1].lock_state
  end
  attribute \src "bus_matrix_axi.sv:169.39-169.69|bus_matrix_axi.sv:169.35-169.100"
  attribute \full_case 1
  cell $mux $procmux$758
    parameter \WIDTH 2
    connect \Y $4\GEN_AW_ARBITERS[1].next_lock_state[1:0]
    connect \S $logic_and$bus_matrix_axi.sv:169$62_Y
    connect \B 2'00
    connect \A \GEN_AW_ARBITERS[1].lock_state
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$754
    parameter \WIDTH 1
    connect \Y $1\s_awvalid_o[0:0]
    connect \S \slave_aw_gnt_vector [0]
    connect \B \awvalid_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$751
    parameter \WIDTH 32
    connect \Y $1\s_awaddr_o[31:0]
    connect \S \slave_aw_gnt_vector [0]
    connect \B \awaddr_i [31:0]
    connect \A 0
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$748
    parameter \WIDTH 3
    connect \Y $1\s_awprot_o[2:0]
    connect \S \slave_aw_gnt_vector [0]
    connect \B \awprot_i [2:0]
    connect \A 3'000
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$745
    parameter \WIDTH 1
    connect \Y $1\s_wvalid_o[0:0]
    connect \S \slave_aw_gnt_vector [0]
    connect \B \wvalid_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$742
    parameter \WIDTH 32
    connect \Y $1\s_wdata_o[31:0]
    connect \S \slave_aw_gnt_vector [0]
    connect \B \wdata_i [31:0]
    connect \A 0
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$739
    parameter \WIDTH 4
    connect \Y $1\s_wstrb_o[3:0]
    connect \S \slave_aw_gnt_vector [0]
    connect \B \wstrb_i [3:0]
    connect \A 4'0000
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$736
    parameter \WIDTH 1
    connect \Y $1\s_bready_o[0:0]
    connect \S \slave_aw_gnt_vector [0]
    connect \B \bready_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$733
    parameter \WIDTH 1
    connect \Y \s_awvalid_o [0]
    connect \S \slave_aw_gnt_vector [1]
    connect \B \awvalid_i [1]
    connect \A $1\s_awvalid_o[0:0]
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$730
    parameter \WIDTH 32
    connect \Y \s_awaddr_o [31:0]
    connect \S \slave_aw_gnt_vector [1]
    connect \B \awaddr_i [63:32]
    connect \A $1\s_awaddr_o[31:0]
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$727
    parameter \WIDTH 3
    connect \Y \s_awprot_o [2:0]
    connect \S \slave_aw_gnt_vector [1]
    connect \B \awprot_i [5:3]
    connect \A $1\s_awprot_o[2:0]
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$724
    parameter \WIDTH 1
    connect \Y \s_wvalid_o [0]
    connect \S \slave_aw_gnt_vector [1]
    connect \B \wvalid_i [1]
    connect \A $1\s_wvalid_o[0:0]
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$721
    parameter \WIDTH 32
    connect \Y \s_wdata_o [31:0]
    connect \S \slave_aw_gnt_vector [1]
    connect \B \wdata_i [63:32]
    connect \A $1\s_wdata_o[31:0]
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$718
    parameter \WIDTH 4
    connect \Y \s_wstrb_o [3:0]
    connect \S \slave_aw_gnt_vector [1]
    connect \B \wstrb_i [7:4]
    connect \A $1\s_wstrb_o[3:0]
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$715
    parameter \WIDTH 1
    connect \Y \s_bready_o [0]
    connect \S \slave_aw_gnt_vector [1]
    connect \B \bready_i [1]
    connect \A $1\s_bready_o[0:0]
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$712
    parameter \WIDTH 1
    connect \Y $1\s_awvalid_o[1:1]
    connect \S \slave_aw_gnt_vector [2]
    connect \B \awvalid_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$709
    parameter \WIDTH 32
    connect \Y $1\s_awaddr_o[63:32]
    connect \S \slave_aw_gnt_vector [2]
    connect \B \awaddr_i [31:0]
    connect \A 0
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$706
    parameter \WIDTH 3
    connect \Y $1\s_awprot_o[5:3]
    connect \S \slave_aw_gnt_vector [2]
    connect \B \awprot_i [2:0]
    connect \A 3'000
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$703
    parameter \WIDTH 1
    connect \Y $1\s_wvalid_o[1:1]
    connect \S \slave_aw_gnt_vector [2]
    connect \B \wvalid_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$700
    parameter \WIDTH 32
    connect \Y $1\s_wdata_o[63:32]
    connect \S \slave_aw_gnt_vector [2]
    connect \B \wdata_i [31:0]
    connect \A 0
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$697
    parameter \WIDTH 4
    connect \Y $1\s_wstrb_o[7:4]
    connect \S \slave_aw_gnt_vector [2]
    connect \B \wstrb_i [3:0]
    connect \A 4'0000
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$694
    parameter \WIDTH 1
    connect \Y $1\s_bready_o[1:1]
    connect \S \slave_aw_gnt_vector [2]
    connect \B \bready_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$691
    parameter \WIDTH 1
    connect \Y \s_awvalid_o [1]
    connect \S \slave_aw_gnt_vector [3]
    connect \B \awvalid_i [1]
    connect \A $1\s_awvalid_o[1:1]
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$688
    parameter \WIDTH 32
    connect \Y \s_awaddr_o [63:32]
    connect \S \slave_aw_gnt_vector [3]
    connect \B \awaddr_i [63:32]
    connect \A $1\s_awaddr_o[63:32]
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$685
    parameter \WIDTH 3
    connect \Y \s_awprot_o [5:3]
    connect \S \slave_aw_gnt_vector [3]
    connect \B \awprot_i [5:3]
    connect \A $1\s_awprot_o[5:3]
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$682
    parameter \WIDTH 1
    connect \Y \s_wvalid_o [1]
    connect \S \slave_aw_gnt_vector [3]
    connect \B \wvalid_i [1]
    connect \A $1\s_wvalid_o[1:1]
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$679
    parameter \WIDTH 32
    connect \Y \s_wdata_o [63:32]
    connect \S \slave_aw_gnt_vector [3]
    connect \B \wdata_i [63:32]
    connect \A $1\s_wdata_o[63:32]
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$676
    parameter \WIDTH 4
    connect \Y \s_wstrb_o [7:4]
    connect \S \slave_aw_gnt_vector [3]
    connect \B \wstrb_i [7:4]
    connect \A $1\s_wstrb_o[7:4]
  end
  attribute \src "bus_matrix_axi.sv:199.25-199.50|bus_matrix_axi.sv:199.21-209.24"
  attribute \full_case 1
  cell $mux $procmux$673
    parameter \WIDTH 1
    connect \Y \s_bready_o [1]
    connect \S \slave_aw_gnt_vector [3]
    connect \B \bready_i [1]
    connect \A $1\s_bready_o[1:1]
  end
  attribute \src "bus_matrix_axi.sv:228.21-228.37|bus_matrix_axi.sv:228.17-239.20"
  attribute \full_case 1
  cell $mux $procmux$670
    parameter \WIDTH 1
    connect \Y \awready_o [0]
    connect \S \master_aw_err [0]
    connect \B 1'0
    connect \A $3\awready_o[0:0]
  end
  attribute \src "bus_matrix_axi.sv:228.21-228.37|bus_matrix_axi.sv:228.17-239.20"
  attribute \full_case 1
  cell $mux $procmux$667
    parameter \WIDTH 1
    connect \Y \wready_o [0]
    connect \S \master_aw_err [0]
    connect \B 1'0
    connect \A $3\wready_o[0:0]
  end
  attribute \src "bus_matrix_axi.sv:228.21-228.37|bus_matrix_axi.sv:228.17-239.20"
  attribute \full_case 1
  cell $mux $procmux$664
    parameter \WIDTH 2
    connect \Y \bresp_o [1:0]
    connect \S \master_aw_err [0]
    connect \B 2'00
    connect \A $3\bresp_o[1:0]
  end
  attribute \src "bus_matrix_axi.sv:228.21-228.37|bus_matrix_axi.sv:228.17-239.20"
  attribute \full_case 1
  cell $mux $procmux$661
    parameter \WIDTH 1
    connect \Y \bvalid_o [0]
    connect \S \master_aw_err [0]
    connect \B 1'0
    connect \A $3\bvalid_o[0:0]
  end
  attribute \src "bus_matrix_axi.sv:232.29-232.54|bus_matrix_axi.sv:232.25-237.28"
  attribute \full_case 1
  cell $mux $procmux$652
    parameter \WIDTH 1
    connect \Y $2\awready_o[0:0]
    connect \S \slave_aw_gnt_vector [0]
    connect \B \s_awready_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_axi.sv:232.29-232.54|bus_matrix_axi.sv:232.25-237.28"
  attribute \full_case 1
  cell $mux $procmux$646
    parameter \WIDTH 1
    connect \Y $2\wready_o[0:0]
    connect \S \slave_aw_gnt_vector [0]
    connect \B \s_wready_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_axi.sv:232.29-232.54|bus_matrix_axi.sv:232.25-237.28"
  attribute \full_case 1
  cell $mux $procmux$640
    parameter \WIDTH 1
    connect \Y $2\bvalid_o[0:0]
    connect \S \slave_aw_gnt_vector [0]
    connect \B \s_bvalid_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_axi.sv:232.29-232.54|bus_matrix_axi.sv:232.25-237.28"
  attribute \full_case 1
  cell $mux $procmux$634
    parameter \WIDTH 2
    connect \Y $2\bresp_o[1:0]
    connect \S \slave_aw_gnt_vector [0]
    connect \B \s_bresp_i [1:0]
    connect \A 2'00
  end
  attribute \src "bus_matrix_axi.sv:232.29-232.54|bus_matrix_axi.sv:232.25-237.28"
  attribute \full_case 1
  cell $mux $procmux$628
    parameter \WIDTH 1
    connect \Y $3\awready_o[0:0]
    connect \S \slave_aw_gnt_vector [2]
    connect \B \s_awready_i [1]
    connect \A $2\awready_o[0:0]
  end
  attribute \src "bus_matrix_axi.sv:232.29-232.54|bus_matrix_axi.sv:232.25-237.28"
  attribute \full_case 1
  cell $mux $procmux$622
    parameter \WIDTH 1
    connect \Y $3\wready_o[0:0]
    connect \S \slave_aw_gnt_vector [2]
    connect \B \s_wready_i [1]
    connect \A $2\wready_o[0:0]
  end
  attribute \src "bus_matrix_axi.sv:232.29-232.54|bus_matrix_axi.sv:232.25-237.28"
  attribute \full_case 1
  cell $mux $procmux$616
    parameter \WIDTH 1
    connect \Y $3\bvalid_o[0:0]
    connect \S \slave_aw_gnt_vector [2]
    connect \B \s_bvalid_i [1]
    connect \A $2\bvalid_o[0:0]
  end
  attribute \src "bus_matrix_axi.sv:232.29-232.54|bus_matrix_axi.sv:232.25-237.28"
  attribute \full_case 1
  cell $mux $procmux$610
    parameter \WIDTH 2
    connect \Y $3\bresp_o[1:0]
    connect \S \slave_aw_gnt_vector [2]
    connect \B \s_bresp_i [3:2]
    connect \A $2\bresp_o[1:0]
  end
  attribute \src "bus_matrix_axi.sv:228.21-228.37|bus_matrix_axi.sv:228.17-239.20"
  attribute \full_case 1
  cell $mux $procmux$607
    parameter \WIDTH 1
    connect \Y \awready_o [1]
    connect \S \master_aw_err [1]
    connect \B 1'0
    connect \A $3\awready_o[1:1]
  end
  attribute \src "bus_matrix_axi.sv:228.21-228.37|bus_matrix_axi.sv:228.17-239.20"
  attribute \full_case 1
  cell $mux $procmux$604
    parameter \WIDTH 1
    connect \Y \wready_o [1]
    connect \S \master_aw_err [1]
    connect \B 1'0
    connect \A $3\wready_o[1:1]
  end
  attribute \src "bus_matrix_axi.sv:228.21-228.37|bus_matrix_axi.sv:228.17-239.20"
  attribute \full_case 1
  cell $mux $procmux$601
    parameter \WIDTH 2
    connect \Y \bresp_o [3:2]
    connect \S \master_aw_err [1]
    connect \B 2'00
    connect \A $3\bresp_o[3:2]
  end
  attribute \src "bus_matrix_axi.sv:228.21-228.37|bus_matrix_axi.sv:228.17-239.20"
  attribute \full_case 1
  cell $mux $procmux$598
    parameter \WIDTH 1
    connect \Y \bvalid_o [1]
    connect \S \master_aw_err [1]
    connect \B 1'0
    connect \A $3\bvalid_o[1:1]
  end
  attribute \src "bus_matrix_axi.sv:232.29-232.54|bus_matrix_axi.sv:232.25-237.28"
  attribute \full_case 1
  cell $mux $procmux$589
    parameter \WIDTH 1
    connect \Y $2\awready_o[1:1]
    connect \S \slave_aw_gnt_vector [1]
    connect \B \s_awready_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_axi.sv:232.29-232.54|bus_matrix_axi.sv:232.25-237.28"
  attribute \full_case 1
  cell $mux $procmux$583
    parameter \WIDTH 1
    connect \Y $2\wready_o[1:1]
    connect \S \slave_aw_gnt_vector [1]
    connect \B \s_wready_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_axi.sv:232.29-232.54|bus_matrix_axi.sv:232.25-237.28"
  attribute \full_case 1
  cell $mux $procmux$577
    parameter \WIDTH 1
    connect \Y $2\bvalid_o[1:1]
    connect \S \slave_aw_gnt_vector [1]
    connect \B \s_bvalid_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_axi.sv:232.29-232.54|bus_matrix_axi.sv:232.25-237.28"
  attribute \full_case 1
  cell $mux $procmux$571
    parameter \WIDTH 2
    connect \Y $2\bresp_o[3:2]
    connect \S \slave_aw_gnt_vector [1]
    connect \B \s_bresp_i [1:0]
    connect \A 2'00
  end
  attribute \src "bus_matrix_axi.sv:232.29-232.54|bus_matrix_axi.sv:232.25-237.28"
  attribute \full_case 1
  cell $mux $procmux$565
    parameter \WIDTH 1
    connect \Y $3\awready_o[1:1]
    connect \S \slave_aw_gnt_vector [3]
    connect \B \s_awready_i [1]
    connect \A $2\awready_o[1:1]
  end
  attribute \src "bus_matrix_axi.sv:232.29-232.54|bus_matrix_axi.sv:232.25-237.28"
  attribute \full_case 1
  cell $mux $procmux$559
    parameter \WIDTH 1
    connect \Y $3\wready_o[1:1]
    connect \S \slave_aw_gnt_vector [3]
    connect \B \s_wready_i [1]
    connect \A $2\wready_o[1:1]
  end
  attribute \src "bus_matrix_axi.sv:232.29-232.54|bus_matrix_axi.sv:232.25-237.28"
  attribute \full_case 1
  cell $mux $procmux$553
    parameter \WIDTH 1
    connect \Y $3\bvalid_o[1:1]
    connect \S \slave_aw_gnt_vector [3]
    connect \B \s_bvalid_i [1]
    connect \A $2\bvalid_o[1:1]
  end
  attribute \src "bus_matrix_axi.sv:232.29-232.54|bus_matrix_axi.sv:232.25-237.28"
  attribute \full_case 1
  cell $mux $procmux$547
    parameter \WIDTH 2
    connect \Y $3\bresp_o[3:2]
    connect \S \slave_aw_gnt_vector [3]
    connect \B \s_bresp_i [3:2]
    connect \A $2\bresp_o[3:2]
  end
  attribute \src "bus_matrix_axi.sv:297.31-297.31|bus_matrix_axi.sv:297.17-300.24"
  attribute \full_case 1
  cell $not $procmux$545_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $procmux$545_CMP
    connect \A \GEN_AR_ARBITERS[0].r_state
  end
  attribute \src "bus_matrix_axi.sv:298.94-298.94|bus_matrix_axi.sv:297.17-300.24"
  attribute \full_case 1
  cell $pmux $procmux$543
    parameter \WIDTH 1
    parameter \S_WIDTH 2
    connect \Y \GEN_AR_ARBITERS[0].r_next
    connect \S { $procmux$545_CMP \GEN_AR_ARBITERS[0].r_state }
    connect \B { $2\GEN_AR_ARBITERS[0].r_next[0:0] $3\GEN_AR_ARBITERS[0].r_next[0:0] }
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_875
  end
  attribute \src "bus_matrix_axi.sv:298.38-298.70|bus_matrix_axi.sv:298.34-298.94"
  attribute \full_case 1
  cell $mux $procmux$539
    parameter \WIDTH 1
    connect \Y $2\GEN_AR_ARBITERS[0].r_next[0:0]
    connect \S $logic_and$bus_matrix_axi.sv:298$84_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "bus_matrix_axi.sv:299.39-299.69|bus_matrix_axi.sv:299.35-299.94"
  attribute \full_case 1
  cell $mux $procmux$533
    parameter \WIDTH 1
    connect \Y $3\GEN_AR_ARBITERS[0].r_next[0:0]
    connect \S $logic_and$bus_matrix_axi.sv:299$85_Y
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "bus_matrix_axi.sv:297.31-297.31|bus_matrix_axi.sv:297.17-300.24"
  attribute \full_case 1
  cell $not $procmux$531_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $procmux$531_CMP
    connect \A \GEN_AR_ARBITERS[1].r_state
  end
  attribute \src "bus_matrix_axi.sv:298.94-298.94|bus_matrix_axi.sv:297.17-300.24"
  attribute \full_case 1
  cell $pmux $procmux$529
    parameter \WIDTH 1
    parameter \S_WIDTH 2
    connect \Y \GEN_AR_ARBITERS[1].r_next
    connect \S { $procmux$531_CMP \GEN_AR_ARBITERS[1].r_state }
    connect \B { $2\GEN_AR_ARBITERS[1].r_next[0:0] $3\GEN_AR_ARBITERS[1].r_next[0:0] }
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_873
  end
  attribute \src "bus_matrix_axi.sv:298.38-298.70|bus_matrix_axi.sv:298.34-298.94"
  attribute \full_case 1
  cell $mux $procmux$525
    parameter \WIDTH 1
    connect \Y $2\GEN_AR_ARBITERS[1].r_next[0:0]
    connect \S $logic_and$bus_matrix_axi.sv:298$93_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "bus_matrix_axi.sv:299.39-299.69|bus_matrix_axi.sv:299.35-299.94"
  attribute \full_case 1
  cell $mux $procmux$519
    parameter \WIDTH 1
    connect \Y $3\GEN_AR_ARBITERS[1].r_next[0:0]
    connect \S $logic_and$bus_matrix_axi.sv:299$94_Y
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "bus_matrix_axi.sv:324.25-324.50|bus_matrix_axi.sv:324.21-328.24"
  attribute \full_case 1
  cell $mux $procmux$516
    parameter \WIDTH 1
    connect \Y $1\s_arvalid_o[0:0]
    connect \S \slave_ar_gnt_vector [0]
    connect \B \arvalid_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_axi.sv:324.25-324.50|bus_matrix_axi.sv:324.21-328.24"
  attribute \full_case 1
  cell $mux $procmux$513
    parameter \WIDTH 32
    connect \Y $1\s_araddr_o[31:0]
    connect \S \slave_ar_gnt_vector [0]
    connect \B \araddr_i [31:0]
    connect \A 0
  end
  attribute \src "bus_matrix_axi.sv:324.25-324.50|bus_matrix_axi.sv:324.21-328.24"
  attribute \full_case 1
  cell $mux $procmux$510
    parameter \WIDTH 1
    connect \Y $1\s_rready_o[0:0]
    connect \S \slave_ar_gnt_vector [0]
    connect \B \rready_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_axi.sv:324.25-324.50|bus_matrix_axi.sv:324.21-328.24"
  attribute \full_case 1
  cell $mux $procmux$507
    parameter \WIDTH 1
    connect \Y \s_arvalid_o [0]
    connect \S \slave_ar_gnt_vector [1]
    connect \B \arvalid_i [1]
    connect \A $1\s_arvalid_o[0:0]
  end
  attribute \src "bus_matrix_axi.sv:324.25-324.50|bus_matrix_axi.sv:324.21-328.24"
  attribute \full_case 1
  cell $mux $procmux$504
    parameter \WIDTH 32
    connect \Y \s_araddr_o [31:0]
    connect \S \slave_ar_gnt_vector [1]
    connect \B \araddr_i [63:32]
    connect \A $1\s_araddr_o[31:0]
  end
  attribute \src "bus_matrix_axi.sv:324.25-324.50|bus_matrix_axi.sv:324.21-328.24"
  attribute \full_case 1
  cell $mux $procmux$501
    parameter \WIDTH 1
    connect \Y \s_rready_o [0]
    connect \S \slave_ar_gnt_vector [1]
    connect \B \rready_i [1]
    connect \A $1\s_rready_o[0:0]
  end
  attribute \src "bus_matrix_axi.sv:324.25-324.50|bus_matrix_axi.sv:324.21-328.24"
  attribute \full_case 1
  cell $mux $procmux$498
    parameter \WIDTH 1
    connect \Y $1\s_arvalid_o[1:1]
    connect \S \slave_ar_gnt_vector [2]
    connect \B \arvalid_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_axi.sv:324.25-324.50|bus_matrix_axi.sv:324.21-328.24"
  attribute \full_case 1
  cell $mux $procmux$495
    parameter \WIDTH 32
    connect \Y $1\s_araddr_o[63:32]
    connect \S \slave_ar_gnt_vector [2]
    connect \B \araddr_i [31:0]
    connect \A 0
  end
  attribute \src "bus_matrix_axi.sv:324.25-324.50|bus_matrix_axi.sv:324.21-328.24"
  attribute \full_case 1
  cell $mux $procmux$492
    parameter \WIDTH 1
    connect \Y $1\s_rready_o[1:1]
    connect \S \slave_ar_gnt_vector [2]
    connect \B \rready_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_axi.sv:324.25-324.50|bus_matrix_axi.sv:324.21-328.24"
  attribute \full_case 1
  cell $mux $procmux$489
    parameter \WIDTH 1
    connect \Y \s_arvalid_o [1]
    connect \S \slave_ar_gnt_vector [3]
    connect \B \arvalid_i [1]
    connect \A $1\s_arvalid_o[1:1]
  end
  attribute \src "bus_matrix_axi.sv:324.25-324.50|bus_matrix_axi.sv:324.21-328.24"
  attribute \full_case 1
  cell $mux $procmux$486
    parameter \WIDTH 32
    connect \Y \s_araddr_o [63:32]
    connect \S \slave_ar_gnt_vector [3]
    connect \B \araddr_i [63:32]
    connect \A $1\s_araddr_o[63:32]
  end
  attribute \src "bus_matrix_axi.sv:324.25-324.50|bus_matrix_axi.sv:324.21-328.24"
  attribute \full_case 1
  cell $mux $procmux$483
    parameter \WIDTH 1
    connect \Y \s_rready_o [1]
    connect \S \slave_ar_gnt_vector [3]
    connect \B \rready_i [1]
    connect \A $1\s_rready_o[1:1]
  end
  attribute \src "bus_matrix_axi.sv:344.21-344.37|bus_matrix_axi.sv:344.17-355.20"
  attribute \full_case 1
  cell $mux $procmux$480
    parameter \WIDTH 1
    connect \Y \arready_o [0]
    connect \S \master_ar_err [0]
    connect \B 1'0
    connect \A $3\arready_o[0:0]
  end
  attribute \src "bus_matrix_axi.sv:344.21-344.37|bus_matrix_axi.sv:344.17-355.20"
  attribute \full_case 1
  cell $mux $procmux$477
    parameter \WIDTH 32
    connect \Y \rdata_o [31:0]
    connect \S \master_ar_err [0]
    connect \B 0
    connect \A $3\rdata_o[31:0]
  end
  attribute \src "bus_matrix_axi.sv:344.21-344.37|bus_matrix_axi.sv:344.17-355.20"
  attribute \full_case 1
  cell $mux $procmux$474
    parameter \WIDTH 2
    connect \Y \rresp_o [1:0]
    connect \S \master_ar_err [0]
    connect \B 2'00
    connect \A $3\rresp_o[1:0]
  end
  attribute \src "bus_matrix_axi.sv:344.21-344.37|bus_matrix_axi.sv:344.17-355.20"
  attribute \full_case 1
  cell $mux $procmux$471
    parameter \WIDTH 1
    connect \Y \rvalid_o [0]
    connect \S \master_ar_err [0]
    connect \B 1'0
    connect \A $3\rvalid_o[0:0]
  end
  attribute \src "bus_matrix_axi.sv:348.29-348.54|bus_matrix_axi.sv:348.25-353.28"
  attribute \full_case 1
  cell $mux $procmux$462
    parameter \WIDTH 1
    connect \Y $2\arready_o[0:0]
    connect \S \slave_ar_gnt_vector [0]
    connect \B \s_arready_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_axi.sv:348.29-348.54|bus_matrix_axi.sv:348.25-353.28"
  attribute \full_case 1
  cell $mux $procmux$456
    parameter \WIDTH 1
    connect \Y $2\rvalid_o[0:0]
    connect \S \slave_ar_gnt_vector [0]
    connect \B \s_rvalid_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_axi.sv:348.29-348.54|bus_matrix_axi.sv:348.25-353.28"
  attribute \full_case 1
  cell $mux $procmux$450
    parameter \WIDTH 32
    connect \Y $2\rdata_o[31:0]
    connect \S \slave_ar_gnt_vector [0]
    connect \B \s_rdata_i [31:0]
    connect \A 0
  end
  attribute \src "bus_matrix_axi.sv:348.29-348.54|bus_matrix_axi.sv:348.25-353.28"
  attribute \full_case 1
  cell $mux $procmux$444
    parameter \WIDTH 2
    connect \Y $2\rresp_o[1:0]
    connect \S \slave_ar_gnt_vector [0]
    connect \B \s_rresp_i [1:0]
    connect \A 2'00
  end
  attribute \src "bus_matrix_axi.sv:348.29-348.54|bus_matrix_axi.sv:348.25-353.28"
  attribute \full_case 1
  cell $mux $procmux$438
    parameter \WIDTH 1
    connect \Y $3\arready_o[0:0]
    connect \S \slave_ar_gnt_vector [2]
    connect \B \s_arready_i [1]
    connect \A $2\arready_o[0:0]
  end
  attribute \src "bus_matrix_axi.sv:348.29-348.54|bus_matrix_axi.sv:348.25-353.28"
  attribute \full_case 1
  cell $mux $procmux$432
    parameter \WIDTH 1
    connect \Y $3\rvalid_o[0:0]
    connect \S \slave_ar_gnt_vector [2]
    connect \B \s_rvalid_i [1]
    connect \A $2\rvalid_o[0:0]
  end
  attribute \src "bus_matrix_axi.sv:348.29-348.54|bus_matrix_axi.sv:348.25-353.28"
  attribute \full_case 1
  cell $mux $procmux$426
    parameter \WIDTH 32
    connect \Y $3\rdata_o[31:0]
    connect \S \slave_ar_gnt_vector [2]
    connect \B \s_rdata_i [63:32]
    connect \A $2\rdata_o[31:0]
  end
  attribute \src "bus_matrix_axi.sv:348.29-348.54|bus_matrix_axi.sv:348.25-353.28"
  attribute \full_case 1
  cell $mux $procmux$420
    parameter \WIDTH 2
    connect \Y $3\rresp_o[1:0]
    connect \S \slave_ar_gnt_vector [2]
    connect \B \s_rresp_i [3:2]
    connect \A $2\rresp_o[1:0]
  end
  attribute \src "bus_matrix_axi.sv:344.21-344.37|bus_matrix_axi.sv:344.17-355.20"
  attribute \full_case 1
  cell $mux $procmux$417
    parameter \WIDTH 1
    connect \Y \arready_o [1]
    connect \S \master_ar_err [1]
    connect \B 1'0
    connect \A $3\arready_o[1:1]
  end
  attribute \src "bus_matrix_axi.sv:344.21-344.37|bus_matrix_axi.sv:344.17-355.20"
  attribute \full_case 1
  cell $mux $procmux$414
    parameter \WIDTH 32
    connect \Y \rdata_o [63:32]
    connect \S \master_ar_err [1]
    connect \B 0
    connect \A $3\rdata_o[63:32]
  end
  attribute \src "bus_matrix_axi.sv:344.21-344.37|bus_matrix_axi.sv:344.17-355.20"
  attribute \full_case 1
  cell $mux $procmux$411
    parameter \WIDTH 2
    connect \Y \rresp_o [3:2]
    connect \S \master_ar_err [1]
    connect \B 2'00
    connect \A $3\rresp_o[3:2]
  end
  attribute \src "bus_matrix_axi.sv:344.21-344.37|bus_matrix_axi.sv:344.17-355.20"
  attribute \full_case 1
  cell $mux $procmux$408
    parameter \WIDTH 1
    connect \Y \rvalid_o [1]
    connect \S \master_ar_err [1]
    connect \B 1'0
    connect \A $3\rvalid_o[1:1]
  end
  attribute \src "bus_matrix_axi.sv:348.29-348.54|bus_matrix_axi.sv:348.25-353.28"
  attribute \full_case 1
  cell $mux $procmux$399
    parameter \WIDTH 1
    connect \Y $2\arready_o[1:1]
    connect \S \slave_ar_gnt_vector [1]
    connect \B \s_arready_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_axi.sv:348.29-348.54|bus_matrix_axi.sv:348.25-353.28"
  attribute \full_case 1
  cell $mux $procmux$393
    parameter \WIDTH 1
    connect \Y $2\rvalid_o[1:1]
    connect \S \slave_ar_gnt_vector [1]
    connect \B \s_rvalid_i [0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_axi.sv:348.29-348.54|bus_matrix_axi.sv:348.25-353.28"
  attribute \full_case 1
  cell $mux $procmux$387
    parameter \WIDTH 32
    connect \Y $2\rdata_o[63:32]
    connect \S \slave_ar_gnt_vector [1]
    connect \B \s_rdata_i [31:0]
    connect \A 0
  end
  attribute \src "bus_matrix_axi.sv:348.29-348.54|bus_matrix_axi.sv:348.25-353.28"
  attribute \full_case 1
  cell $mux $procmux$381
    parameter \WIDTH 2
    connect \Y $2\rresp_o[3:2]
    connect \S \slave_ar_gnt_vector [1]
    connect \B \s_rresp_i [1:0]
    connect \A 2'00
  end
  attribute \src "bus_matrix_axi.sv:348.29-348.54|bus_matrix_axi.sv:348.25-353.28"
  attribute \full_case 1
  cell $mux $procmux$375
    parameter \WIDTH 1
    connect \Y $3\arready_o[1:1]
    connect \S \slave_ar_gnt_vector [3]
    connect \B \s_arready_i [1]
    connect \A $2\arready_o[1:1]
  end
  attribute \src "bus_matrix_axi.sv:348.29-348.54|bus_matrix_axi.sv:348.25-353.28"
  attribute \full_case 1
  cell $mux $procmux$369
    parameter \WIDTH 1
    connect \Y $3\rvalid_o[1:1]
    connect \S \slave_ar_gnt_vector [3]
    connect \B \s_rvalid_i [1]
    connect \A $2\rvalid_o[1:1]
  end
  attribute \src "bus_matrix_axi.sv:348.29-348.54|bus_matrix_axi.sv:348.25-353.28"
  attribute \full_case 1
  cell $mux $procmux$363
    parameter \WIDTH 32
    connect \Y $3\rdata_o[63:32]
    connect \S \slave_ar_gnt_vector [3]
    connect \B \s_rdata_i [63:32]
    connect \A $2\rdata_o[63:32]
  end
  attribute \src "bus_matrix_axi.sv:348.29-348.54|bus_matrix_axi.sv:348.25-353.28"
  attribute \full_case 1
  cell $mux $procmux$357
    parameter \WIDTH 2
    connect \Y $3\rresp_o[3:2]
    connect \S \slave_ar_gnt_vector [3]
    connect \B \s_rresp_i [3:2]
    connect \A $2\rresp_o[3:2]
  end
  attribute \src "bus_matrix_axi.sv:159.13-162.16"
  attribute \always_ff 1
  cell $anyinit $procdff$832
    parameter \WIDTH 2
    connect \Q \_witness_.anyinit_procdff_832
    connect \D $auto$rtlil.cc:3457:Mux$852
  end
  attribute \src "bus_matrix_axi.sv:159.13-162.16"
  attribute \always_ff 1
  cell $anyinit $procdff$827
    parameter \WIDTH 2
    connect \Q \_witness_.anyinit_procdff_827
    connect \D $auto$rtlil.cc:3457:Mux$850
  end
  attribute \src "bus_matrix_axi.sv:290.14-293.16"
  attribute \always_ff 1
  cell $anyinit $procdff$822
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_822
    connect \D $auto$rtlil.cc:3457:Mux$848
  end
  attribute \src "bus_matrix_axi.sv:290.14-293.16"
  attribute \always_ff 1
  cell $anyinit $procdff$817
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_817
    connect \D $auto$rtlil.cc:3457:Mux$846
  end
  attribute \src "bus_matrix_axi.sv:268.39-268.56"
  cell $or $or$bus_matrix_axi.sv:268$80
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \master_ar_err [1]
    connect \B \GEN_AR_DECODERS[1].sec_err
    connect \A \GEN_AR_DECODERS[1].dec_err
  end
  attribute \src "bus_matrix_axi.sv:268.39-268.56"
  cell $or $or$bus_matrix_axi.sv:268$78
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \master_ar_err [0]
    connect \B \GEN_AR_DECODERS[0].sec_err
    connect \A \GEN_AR_DECODERS[0].dec_err
  end
  attribute \src "bus_matrix_axi.sv:129.39-129.56"
  cell $or $or$bus_matrix_axi.sv:129$46
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \master_aw_err [1]
    connect \B \GEN_AW_DECODERS[1].sec_err
    connect \A \GEN_AW_DECODERS[1].dec_err
  end
  attribute \src "bus_matrix_axi.sv:129.39-129.56"
  cell $or $or$bus_matrix_axi.sv:129$44
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \master_aw_err [0]
    connect \B \GEN_AW_DECODERS[0].sec_err
    connect \A \GEN_AW_DECODERS[0].dec_err
  end
  attribute \src "bus_matrix_axi.sv:174.34-174.57"
  cell $reduce_bool $ne$bus_matrix_axi.sv:174$63
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $ne$bus_matrix_axi.sv:174$63_Y
    connect \A \GEN_AW_ARBITERS[1].lock_state
  end
  attribute \src "bus_matrix_axi.sv:174.34-174.57"
  cell $reduce_bool $ne$bus_matrix_axi.sv:174$53
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $ne$bus_matrix_axi.sv:174$53_Y
    connect \A \GEN_AW_ARBITERS[0].lock_state
  end
  attribute \src "bus_matrix_axi.sv:303.33-303.96"
  cell $logic_or $logic_or$bus_matrix_axi.sv:303$98
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \ar_lock [1]
    connect \B $logic_and$bus_matrix_axi.sv:303$97_Y
    connect \A \GEN_AR_ARBITERS[1].r_state
  end
  attribute \src "bus_matrix_axi.sv:303.33-303.96"
  cell $logic_or $logic_or$bus_matrix_axi.sv:303$89
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \ar_lock [0]
    connect \B $logic_and$bus_matrix_axi.sv:303$88_Y
    connect \A \GEN_AR_ARBITERS[0].r_state
  end
  attribute \src "bus_matrix_axi.sv:174.33-174.97"
  cell $logic_or $logic_or$bus_matrix_axi.sv:174$66
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \aw_lock [1]
    connect \B $logic_and$bus_matrix_axi.sv:174$65_Y
    connect \A $ne$bus_matrix_axi.sv:174$63_Y
  end
  attribute \src "bus_matrix_axi.sv:174.33-174.97"
  cell $logic_or $logic_or$bus_matrix_axi.sv:174$56
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \aw_lock [0]
    connect \B $logic_and$bus_matrix_axi.sv:174$55_Y
    connect \A $ne$bus_matrix_axi.sv:174$53_Y
  end
  attribute \src "bus_matrix_axi.sv:303.80-303.95"
  cell $logic_not $logic_not$bus_matrix_axi.sv:303$96
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$bus_matrix_axi.sv:303$96_Y
    connect \A \s_arready_i [1]
  end
  attribute \src "bus_matrix_axi.sv:303.80-303.95"
  cell $logic_not $logic_not$bus_matrix_axi.sv:303$87
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$bus_matrix_axi.sv:303$87_Y
    connect \A \s_arready_i [0]
  end
  attribute \src "bus_matrix_axi.sv:262.27-262.43"
  cell $logic_not $logic_not$bus_matrix_axi.sv:262$79
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$bus_matrix_axi.sv:262$79_Y
    connect \A \arprot_i [4]
  end
  attribute \src "bus_matrix_axi.sv:262.27-262.43"
  cell $logic_not $logic_not$bus_matrix_axi.sv:262$77
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$bus_matrix_axi.sv:262$77_Y
    connect \A \arprot_i [1]
  end
  attribute \src "bus_matrix_axi.sv:174.81-174.96"
  cell $logic_not $logic_not$bus_matrix_axi.sv:174$64
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$bus_matrix_axi.sv:174$64_Y
    connect \A \s_awready_i [1]
  end
  attribute \src "bus_matrix_axi.sv:174.81-174.96"
  cell $logic_not $logic_not$bus_matrix_axi.sv:174$54
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$bus_matrix_axi.sv:174$54_Y
    connect \A \s_awready_i [0]
  end
  attribute \src "bus_matrix_axi.sv:123.27-123.45"
  cell $logic_not $logic_not$bus_matrix_axi.sv:123$45
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$bus_matrix_axi.sv:123$45_Y
    connect \A \awprot_i [4]
  end
  attribute \src "bus_matrix_axi.sv:123.27-123.45"
  cell $logic_not $logic_not$bus_matrix_axi.sv:123$43
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$bus_matrix_axi.sv:123$43_Y
    connect \A \awprot_i [1]
  end
  attribute \src "bus_matrix_axi.sv:303.62-303.95"
  cell $logic_and $logic_and$bus_matrix_axi.sv:303$97
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$bus_matrix_axi.sv:303$97_Y
    connect \B $logic_not$bus_matrix_axi.sv:303$96_Y
    connect \A \s_arvalid_o [1]
  end
  attribute \src "bus_matrix_axi.sv:303.62-303.95"
  cell $logic_and $logic_and$bus_matrix_axi.sv:303$88
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$bus_matrix_axi.sv:303$88_Y
    connect \B $logic_not$bus_matrix_axi.sv:303$87_Y
    connect \A \s_arvalid_o [0]
  end
  attribute \src "bus_matrix_axi.sv:299.39-299.69"
  cell $logic_and $logic_and$bus_matrix_axi.sv:299$94
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$bus_matrix_axi.sv:299$94_Y
    connect \B \s_rready_o [1]
    connect \A \s_rvalid_i [1]
  end
  attribute \src "bus_matrix_axi.sv:299.39-299.69"
  cell $logic_and $logic_and$bus_matrix_axi.sv:299$85
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$bus_matrix_axi.sv:299$85_Y
    connect \B \s_rready_o [0]
    connect \A \s_rvalid_i [0]
  end
  attribute \src "bus_matrix_axi.sv:298.38-298.70"
  cell $logic_and $logic_and$bus_matrix_axi.sv:298$93
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$bus_matrix_axi.sv:298$93_Y
    connect \B \s_arready_i [1]
    connect \A \s_arvalid_o [1]
  end
  attribute \src "bus_matrix_axi.sv:298.38-298.70"
  cell $logic_and $logic_and$bus_matrix_axi.sv:298$84
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$bus_matrix_axi.sv:298$84_Y
    connect \B \s_arready_i [0]
    connect \A \s_arvalid_o [0]
  end
  attribute \src "bus_matrix_axi.sv:174.63-174.96"
  cell $logic_and $logic_and$bus_matrix_axi.sv:174$65
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$bus_matrix_axi.sv:174$65_Y
    connect \B $logic_not$bus_matrix_axi.sv:174$64_Y
    connect \A \s_awvalid_o [1]
  end
  attribute \src "bus_matrix_axi.sv:174.63-174.96"
  cell $logic_and $logic_and$bus_matrix_axi.sv:174$55
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$bus_matrix_axi.sv:174$55_Y
    connect \B $logic_not$bus_matrix_axi.sv:174$54_Y
    connect \A \s_awvalid_o [0]
  end
  attribute \src "bus_matrix_axi.sv:169.39-169.69"
  cell $logic_and $logic_and$bus_matrix_axi.sv:169$62
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$bus_matrix_axi.sv:169$62_Y
    connect \B \s_bready_o [1]
    connect \A \s_bvalid_i [1]
  end
  attribute \src "bus_matrix_axi.sv:169.39-169.69"
  cell $logic_and $logic_and$bus_matrix_axi.sv:169$52
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$bus_matrix_axi.sv:169$52_Y
    connect \B \s_bready_o [0]
    connect \A \s_bvalid_i [0]
  end
  attribute \src "bus_matrix_axi.sv:168.39-168.69"
  cell $logic_and $logic_and$bus_matrix_axi.sv:168$61
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$bus_matrix_axi.sv:168$61_Y
    connect \B \s_wready_i [1]
    connect \A \s_wvalid_o [1]
  end
  attribute \src "bus_matrix_axi.sv:168.39-168.69"
  cell $logic_and $logic_and$bus_matrix_axi.sv:168$51
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$bus_matrix_axi.sv:168$51_Y
    connect \B \s_wready_i [0]
    connect \A \s_wvalid_o [0]
  end
  attribute \src "bus_matrix_axi.sv:167.36-167.68"
  cell $logic_and $logic_and$bus_matrix_axi.sv:167$60
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$bus_matrix_axi.sv:167$60_Y
    connect \B \s_awready_i [1]
    connect \A \s_awvalid_o [1]
  end
  attribute \src "bus_matrix_axi.sv:167.36-167.68"
  cell $logic_and $logic_and$bus_matrix_axi.sv:167$50
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$bus_matrix_axi.sv:167$50_Y
    connect \B \s_awready_i [0]
    connect \A \s_awvalid_o [0]
  end
  cell $anyseq $auto$setundef.cc:533:execute$875
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_875
  end
  cell $anyseq $auto$setundef.cc:533:execute$873
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_873
  end
  cell $anyseq $auto$setundef.cc:348:execute$871
    parameter \WIDTH 1
    connect \Y \s_arprot_o [0]
  end
  cell $anyseq $auto$setundef.cc:348:execute$869
    parameter \WIDTH 1
    connect \Y \s_arprot_o [3]
  end
  cell $anyseq $auto$setundef.cc:348:execute$867
    parameter \WIDTH 1
    connect \Y \s_arprot_o [4]
  end
  cell $anyseq $auto$setundef.cc:348:execute$865
    parameter \WIDTH 1
    connect \Y \s_arprot_o [5]
  end
  cell $anyseq $auto$setundef.cc:348:execute$863
    parameter \WIDTH 1
    connect \Y \s_arprot_o [1]
  end
  cell $anyseq $auto$setundef.cc:348:execute$861
    parameter \WIDTH 1
    connect \Y \s_arprot_o [2]
  end
  cell $mux $auto$ff.cc:614:unmap_srst$851
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3457:Mux$852
    connect \S \aresetn
    connect \B \GEN_AW_ARBITERS[0].next_lock_state
    connect \A 2'00
  end
  cell $mux $auto$ff.cc:614:unmap_srst$849
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3457:Mux$850
    connect \S \aresetn
    connect \B \GEN_AW_ARBITERS[1].next_lock_state
    connect \A 2'00
  end
  cell $mux $auto$ff.cc:614:unmap_srst$847
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$848
    connect \S \aresetn
    connect \B \GEN_AR_ARBITERS[0].r_next
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$845
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$846
    connect \S \aresetn
    connect \B \GEN_AR_ARBITERS[1].r_next
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$842
    parameter \WIDTH 2
    connect \Y \GEN_AW_ARBITERS[0].lock_state
    connect \S \aresetn
    connect \B \_witness_.anyinit_procdff_832
    connect \A 2'00
  end
  cell $mux $auto$async2sync.cc:243:execute$840
    parameter \WIDTH 2
    connect \Y \GEN_AW_ARBITERS[1].lock_state
    connect \S \aresetn
    connect \B \_witness_.anyinit_procdff_827
    connect \A 2'00
  end
  cell $mux $auto$async2sync.cc:243:execute$838
    parameter \WIDTH 1
    connect \Y \GEN_AR_ARBITERS[0].r_state
    connect \S \aresetn
    connect \B \_witness_.anyinit_procdff_822
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$836
    parameter \WIDTH 1
    connect \Y \GEN_AR_ARBITERS[1].r_state
    connect \S \aresetn
    connect \B \_witness_.anyinit_procdff_817
    connect \A 1'0
  end
  connect \master_ar_req_matrix { \GEN_AR_DECODERS[1].sel \GEN_AR_DECODERS[0].sel }
  connect \master_aw_req_matrix { \GEN_AW_DECODERS[1].sel \GEN_AW_DECODERS[0].sel }
  connect \slave_ar_req_vector { \GEN_AR_DECODERS[1].sel [1] \GEN_AR_DECODERS[0].sel [1] \GEN_AR_DECODERS[1].sel [0] \GEN_AR_DECODERS[0].sel [0] }
  connect \slave_aw_req_vector { \GEN_AW_DECODERS[1].sel [1] \GEN_AW_DECODERS[0].sel [1] \GEN_AW_DECODERS[1].sel [0] \GEN_AW_DECODERS[0].sel [0] }
end
attribute \src "bus_matrix_decoder.sv:27.1-89.10"
attribute \hdlname "bus_matrix_decoder"
attribute \dynports 1
module $paramod$c0dc4d1e27d279b3c9b462a91333c3e0034e3a37\bus_matrix_decoder
  parameter \M_SLAVES 2
  parameter \ADDR_WIDTH 32
  parameter \REGION_MAP_FLAT 132'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \USE_DEFAULT_SLAVE 1'0
  parameter \DEFAULT_SLAVE_INDEX 0
  attribute \src "bus_matrix_decoder.sv:35.35-35.42"
  wire input 2 \valid_i
  attribute \src "bus_matrix_decoder.sv:37.35-37.46"
  wire width 2 output 4 \slave_sel_o
  attribute \src "bus_matrix_decoder.sv:36.35-36.43"
  wire input 3 \secure_i
  attribute \src "bus_matrix_decoder.sv:39.35-39.46"
  wire output 6 \sec_error_o
  attribute \src "bus_matrix_decoder.sv:43.32-43.45"
  wire width 64 \region_starts
  attribute \src "bus_matrix_decoder.sv:45.32-45.46"
  wire width 2 \region_secures
  attribute \src "bus_matrix_decoder.sv:44.32-44.43"
  wire width 64 \region_ends
  attribute \src "bus_matrix_decoder.sv:38.35-38.46"
  wire output 5 \dec_error_o
  attribute \src "bus_matrix_decoder.sv:34.35-34.41"
  wire width 32 input 1 \addr_i
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_859"
  wire \_witness_.anyseq_auto_setundef_cc_533_execute_859
  attribute \hdlname "_witness_ anyseq_auto_setundef_cc_533_execute_857"
  wire \_witness_.anyseq_auto_setundef_cc_533_execute_857
  wire $procmux$289_Y
  attribute \src "bus_matrix_decoder.sv:66.21-66.33"
  wire $logic_not$bus_matrix_decoder.sv:66$239_Y
  attribute \src "bus_matrix_decoder.sv:66.21-66.95"
  wire $logic_and$bus_matrix_decoder.sv:66$243_Y
  attribute \src "bus_matrix_decoder.sv:66.21-66.65"
  wire $logic_and$bus_matrix_decoder.sv:66$241_Y
  attribute \src "bus_matrix_decoder.sv:66.21-66.95"
  wire $logic_and$bus_matrix_decoder.sv:66$235_Y
  attribute \src "bus_matrix_decoder.sv:66.70-66.94"
  wire $le$bus_matrix_decoder.sv:66$234_Y
  attribute \src "bus_matrix_decoder.sv:66.38-66.64"
  wire $ge$bus_matrix_decoder.sv:66$232_Y
  attribute \src "bus_matrix_decoder.sv:56.16-56.16"
  wire $4\slave_sel_o[1:1]
  attribute \src "bus_matrix_decoder.sv:56.16-56.16"
  wire $3$unnamed_block$3.match_found[0:0]$244
  attribute \src "bus_matrix_decoder.sv:56.16-56.16"
  wire $2\slave_sel_o[0:0]
  attribute \src "bus_matrix_decoder.sv:56.16-56.16"
  wire $2\dec_error_o[0:0]
  attribute \src "bus_matrix_decoder.sv:56.16-56.16"
  wire $2$unnamed_block$3.match_found[0:0]$236
  attribute \src "bus_matrix_decoder.sv:61.13-61.20|bus_matrix_decoder.sv:61.9-86.12"
  attribute \full_case 1
  cell $mux $procmux$342
    parameter \WIDTH 1
    connect \Y \slave_sel_o [0]
    connect \S \valid_i
    connect \B $2\slave_sel_o[0:0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_decoder.sv:61.13-61.20|bus_matrix_decoder.sv:61.9-86.12"
  attribute \full_case 1
  cell $mux $procmux$330
    parameter \WIDTH 1
    connect \Y \dec_error_o
    connect \S \valid_i
    connect \B $2\dec_error_o[0:0]
    connect \A 1'0
  end
  attribute \src "bus_matrix_decoder.sv:61.13-61.20|bus_matrix_decoder.sv:61.9-86.12"
  attribute \full_case 1
  cell $mux $procmux$327
    parameter \WIDTH 1
    connect \Y $2$unnamed_block$3.match_found[0:0]$236
    connect \S \valid_i
    connect \B $2\slave_sel_o[0:0]
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_859
  end
  attribute \src "bus_matrix_decoder.sv:66.21-66.95|bus_matrix_decoder.sv:66.17-76.20"
  attribute \full_case 1
  cell $mux $procmux$319
    parameter \WIDTH 1
    connect \Y $2\slave_sel_o[0:0]
    connect \S $logic_and$bus_matrix_decoder.sv:66$235_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "bus_matrix_decoder.sv:61.13-61.20|bus_matrix_decoder.sv:61.9-86.12"
  attribute \full_case 1
  cell $mux $procmux$291
    parameter \WIDTH 1
    connect \Y $3$unnamed_block$3.match_found[0:0]$244
    connect \S \valid_i
    connect \B $procmux$289_Y
    connect \A \_witness_.anyseq_auto_setundef_cc_533_execute_857
  end
  attribute \src "bus_matrix_decoder.sv:66.21-66.95|bus_matrix_decoder.sv:66.17-76.20"
  attribute \full_case 1
  cell $mux $procmux$289
    parameter \WIDTH 1
    connect \Y $procmux$289_Y
    connect \S $logic_and$bus_matrix_decoder.sv:66$243_Y
    connect \B 1'1
    connect \A $2$unnamed_block$3.match_found[0:0]$236
  end
  attribute \src "bus_matrix_decoder.sv:66.21-66.95|bus_matrix_decoder.sv:66.17-76.20"
  attribute \full_case 1
  cell $mux $procmux$283
    parameter \WIDTH 1
    connect \Y $4\slave_sel_o[1:1]
    connect \S $logic_and$bus_matrix_decoder.sv:66$243_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "bus_matrix_decoder.sv:79.17-79.29|bus_matrix_decoder.sv:79.13-85.16"
  attribute \full_case 1
  cell $mux $procmux$253
    parameter \WIDTH 1
    connect \Y $2\dec_error_o[0:0]
    connect \S $3$unnamed_block$3.match_found[0:0]$244
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "bus_matrix_decoder.sv:61.13-61.20|bus_matrix_decoder.sv:61.9-86.12"
  attribute \full_case 1
  cell $mux $procmux$249
    parameter \WIDTH 1
    connect \Y \slave_sel_o [1]
    connect \S \valid_i
    connect \B $4\slave_sel_o[1:1]
    connect \A 1'0
  end
  attribute \src "bus_matrix_decoder.sv:66.21-66.33"
  cell $logic_not $logic_not$bus_matrix_decoder.sv:66$239
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$bus_matrix_decoder.sv:66$239_Y
    connect \A $2$unnamed_block$3.match_found[0:0]$236
  end
  attribute \src "bus_matrix_decoder.sv:66.21-66.95"
  cell $logic_and $logic_and$bus_matrix_decoder.sv:66$243
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$bus_matrix_decoder.sv:66$243_Y
    connect \B $le$bus_matrix_decoder.sv:66$234_Y
    connect \A $logic_and$bus_matrix_decoder.sv:66$241_Y
  end
  attribute \src "bus_matrix_decoder.sv:66.21-66.65"
  cell $logic_and $logic_and$bus_matrix_decoder.sv:66$241
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$bus_matrix_decoder.sv:66$241_Y
    connect \B $ge$bus_matrix_decoder.sv:66$232_Y
    connect \A $logic_not$bus_matrix_decoder.sv:66$239_Y
  end
  attribute \src "bus_matrix_decoder.sv:66.21-66.95"
  cell $logic_and $logic_and$bus_matrix_decoder.sv:66$235
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$bus_matrix_decoder.sv:66$235_Y
    connect \B $le$bus_matrix_decoder.sv:66$234_Y
    connect \A $ge$bus_matrix_decoder.sv:66$232_Y
  end
  attribute \src "bus_matrix_decoder.sv:66.70-66.94"
  cell $le $le$bus_matrix_decoder.sv:66$234
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $le$bus_matrix_decoder.sv:66$234_Y
    connect \B 1'0
    connect \A \addr_i
  end
  attribute \src "bus_matrix_decoder.sv:66.38-66.64"
  cell $ge $ge$bus_matrix_decoder.sv:66$232
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $ge$bus_matrix_decoder.sv:66$232_Y
    connect \B 1'0
    connect \A \addr_i
  end
  cell $anyseq $auto$setundef.cc:533:execute$859
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_859
  end
  cell $anyseq $auto$setundef.cc:533:execute$857
    parameter \WIDTH 1
    connect \Y \_witness_.anyseq_auto_setundef_cc_533_execute_857
  end
  connect \region_ends 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \region_secures 2'00
  connect \region_starts 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \sec_error_o 1'0
end
attribute \src "bus_matrix_arbiter.sv:10.1-50.10"
attribute \hdlname "bus_matrix_arbiter"
attribute \dynports 1
module $paramod$622da07fe2f3adbd6b8f6deb4e4b5926ce34eb9f\bus_matrix_arbiter
  parameter \N_REQ 2
  parameter \SCHEME 0
  attribute \src "bus_matrix_arbiter.sv:15.18-15.23"
  wire input 2 \rst_n
  attribute \src "bus_matrix_arbiter.sv:17.30-17.35"
  wire width 2 input 3 \req_i
  attribute \src "bus_matrix_arbiter.sv:22.23-22.31"
  wire width 2 \next_gnt
  attribute \src "bus_matrix_arbiter.sv:18.30-18.36"
  wire input 4 \hold_i
  attribute \src "bus_matrix_arbiter.sv:19.30-19.35"
  wire width 2 output 5 \gnt_o
  attribute \src "bus_matrix_arbiter.sv:14.18-14.21"
  attribute \replaced_by_gclk 1'1
  attribute \keep 1
  wire input 1 \clk
  attribute \hdlname "_witness_ anyinit_procdff_812"
  wire width 2 \_witness_.anyinit_procdff_812
  attribute \src "bus_matrix_arbiter.sv:30.34-30.46"
  wire width 2 $sub$bus_matrix_arbiter.sv:30$219_Y
  attribute \src "bus_matrix_arbiter.sv:41.27-41.33"
  wire $reduce_or$bus_matrix_arbiter.sv:41$224_Y
  wire $procmux$355_CMP
  attribute \src "bus_matrix_arbiter.sv:30.32-30.47"
  wire width 2 $not$bus_matrix_arbiter.sv:30$220_Y
  attribute \src "bus_matrix_arbiter.sv:41.17-41.33"
  wire $logic_and$bus_matrix_arbiter.sv:41$225_Y
  wire width 2 $auto$rtlil.cc:3457:Mux$844
  attribute \src "bus_matrix_arbiter.sv:30.24-30.47"
  wire width 2 $and$bus_matrix_arbiter.sv:30$221_Y
  attribute \src "bus_matrix_arbiter.sv:37.5-48.8"
  wire width 2 $0\gnt_o[1:0]
  attribute \src "bus_matrix_arbiter.sv:30.34-30.46"
  cell $sub $sub$bus_matrix_arbiter.sv:30$219
    parameter \Y_WIDTH 2
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $sub$bus_matrix_arbiter.sv:30$219_Y
    connect \B 1'1
    connect \A \req_i
  end
  attribute \src "bus_matrix_arbiter.sv:41.27-41.33"
  cell $reduce_or $reduce_or$bus_matrix_arbiter.sv:41$224
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $reduce_or$bus_matrix_arbiter.sv:41$224_Y
    connect \A \gnt_o
  end
  attribute \src "bus_matrix_arbiter.sv:29.13-29.19"
  cell $reduce_or $reduce_or$bus_matrix_arbiter.sv:29$218
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $procmux$355_CMP
    connect \A \req_i
  end
  attribute \src "bus_matrix_arbiter.sv:29.13-29.19|bus_matrix_arbiter.sv:29.9-33.12"
  attribute \full_case 1
  cell $mux $procmux$354
    parameter \WIDTH 2
    connect \Y \next_gnt
    connect \S $procmux$355_CMP
    connect \B $and$bus_matrix_arbiter.sv:30$221_Y
    connect \A 2'00
  end
  attribute \src "bus_matrix_arbiter.sv:41.17-41.33|bus_matrix_arbiter.sv:41.13-46.16"
  attribute \full_case 1
  cell $mux $procmux$351
    parameter \WIDTH 2
    connect \Y $0\gnt_o[1:0]
    connect \S $logic_and$bus_matrix_arbiter.sv:41$225_Y
    connect \B \gnt_o
    connect \A \next_gnt
  end
  attribute \src "bus_matrix_arbiter.sv:37.5-48.8"
  attribute \always_ff 1
  cell $anyinit $procdff$812
    parameter \WIDTH 2
    connect \Q \_witness_.anyinit_procdff_812
    connect \D $auto$rtlil.cc:3457:Mux$844
  end
  attribute \src "bus_matrix_arbiter.sv:30.32-30.47"
  cell $not $not$bus_matrix_arbiter.sv:30$220
    parameter \Y_WIDTH 2
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $not$bus_matrix_arbiter.sv:30$220_Y
    connect \A $sub$bus_matrix_arbiter.sv:30$219_Y
  end
  attribute \src "bus_matrix_arbiter.sv:41.17-41.33"
  cell $logic_and $logic_and$bus_matrix_arbiter.sv:41$225
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$bus_matrix_arbiter.sv:41$225_Y
    connect \B $reduce_or$bus_matrix_arbiter.sv:41$224_Y
    connect \A \hold_i
  end
  cell $mux $auto$ff.cc:614:unmap_srst$843
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3457:Mux$844
    connect \S \rst_n
    connect \B $0\gnt_o[1:0]
    connect \A 2'00
  end
  cell $mux $auto$async2sync.cc:243:execute$834
    parameter \WIDTH 2
    connect \Y \gnt_o
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_812
    connect \A 2'00
  end
  attribute \src "bus_matrix_arbiter.sv:30.24-30.47"
  cell $and $and$bus_matrix_arbiter.sv:30$221
    parameter \Y_WIDTH 2
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $and$bus_matrix_arbiter.sv:30$221_Y
    connect \B $not$bus_matrix_arbiter.sv:30$220_Y
    connect \A \req_i
  end
end
