<BaliSimProject version="1.3" path="timing_controller" stage="2" language="0" name="sim_par" simType="Active-HDL">
    <Source worklib="" path="timing_controller/timing_controller_timing_controller_vho.vho" type="VHDL" include="none"/>
    <Source worklib="" path="../../../../my_designs/pattern_generator/pattern_generator_v0p1/src/TestBench/timing_controller_TB.vhd" type="none" include="none"/>
    <Source worklib="" path="timing_controller/timing_controller_timing_controller_vho.sdf" type="VHDL" include="none"/>
    <Sdf path="timing_controller/timing_controller_timing_controller_vho.sdf"/>
    <SimLib value="pmi_work ovi_machxo2"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="/UUT" language="VHDL" name="TESTBENCH_FOR_timing_controller_top"/>
</BaliSimProject>
