#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun May 26 15:51:22 2024
# Process ID: 20524
# Current directory: E:/Vivado_Project/barrel_shifter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21588 E:\Vivado_Project\barrel_shifter\barrel_shifter.xpr
# Log file: E:/Vivado_Project/barrel_shifter/vivado.log
# Journal file: E:/Vivado_Project/barrel_shifter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado_Project/barrel_shifter/barrel_shifter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado_2017.4/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 817.887 ; gain = 64.961
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/barrel_shifter/barrel_shifter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/barrel_shifter/barrel_shifter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/barrel_shifter/barrel_shifter.srcs/sources_1/new/barrel_shifter_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/barrel_shifter/barrel_shifter.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-1195] overwriting previous definition of module test [E:/Vivado_Project/barrel_shifter/barrel_shifter.srcs/sim_1/new/test.v:39]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/barrel_shifter/barrel_shifter.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 89de1e03f21f43a188206bdf6333ae0a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.barrel_shifter_main
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 869.480 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_Project/barrel_shifter/barrel_shifter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Testing Logical Shift Left
Shift_Data=a5a5a5a5, Shift_Num=  1, Shift_Out=4b4b4b4a, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 31, Shift_Out=80000000, Shift_Carry_Out=0
Shift_Data=a5a5a5a5, Shift_Num= 32, Shift_Out=00000000, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 33, Shift_Out=00000000, Shift_Carry_Out=0
Shift_Data=a5a5a5a5, Shift_Num=  0, Shift_Out=a5a5a5a5, Shift_Carry_Out=0
Shift_Data=a5a5a5a5, Shift_Num=  1, Shift_Out=4b4b4b4a, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 31, Shift_Out=80000000, Shift_Carry_Out=0
Shift_Data=a5a5a5a5, Shift_Num= 32, Shift_Out=00000000, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 33, Shift_Out=00000000, Shift_Carry_Out=0
Testing Logical Shift Right
Shift_Data=a5a5a5a5, Shift_Num=  0, Shift_Out=00000000, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num=  1, Shift_Out=52d2d2d2, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 31, Shift_Out=00000001, Shift_Carry_Out=0
Shift_Data=a5a5a5a5, Shift_Num= 32, Shift_Out=00000000, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 33, Shift_Out=00000000, Shift_Carry_Out=0
Shift_Data=a5a5a5a5, Shift_Num=  0, Shift_Out=a5a5a5a5, Shift_Carry_Out=0
Shift_Data=a5a5a5a5, Shift_Num=  1, Shift_Out=52d2d2d2, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 31, Shift_Out=00000001, Shift_Carry_Out=0
Shift_Data=a5a5a5a5, Shift_Num= 32, Shift_Out=00000000, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 33, Shift_Out=00000000, Shift_Carry_Out=0
Testing Arithmetic Shift Right
Shift_Data=a5a5a5a5, Shift_Num=  0, Shift_Out=ffffffff, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num=  1, Shift_Out=d2d2d2d2, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 31, Shift_Out=ffffffff, Shift_Carry_Out=0
Shift_Data=a5a5a5a5, Shift_Num= 32, Shift_Out=ffffffff, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 33, Shift_Out=ffffffff, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num=  0, Shift_Out=a5a5a5a5, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num=  1, Shift_Out=d2d2d2d2, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 31, Shift_Out=ffffffff, Shift_Carry_Out=0
Shift_Data=a5a5a5a5, Shift_Num= 32, Shift_Out=ffffffff, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 33, Shift_Out=ffffffff, Shift_Carry_Out=1
Testing Rotate Right
Shift_Data=a5a5a5a5, Shift_Num=  0, Shift_Out=d2d2d2d2, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num=  1, Shift_Out=d2d2d2d2, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 31, Shift_Out=4b4b4b4b, Shift_Carry_Out=0
Shift_Data=a5a5a5a5, Shift_Num= 32, Shift_Out=a5a5a5a5, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 33, Shift_Out=d2d2d2d2, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num=  0, Shift_Out=a5a5a5a5, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num=  1, Shift_Out=d2d2d2d2, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 31, Shift_Out=4b4b4b4b, Shift_Carry_Out=0
Shift_Data=a5a5a5a5, Shift_Num= 32, Shift_Out=a5a5a5a5, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 33, Shift_Out=d2d2d2d2, Shift_Carry_Out=1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 869.609 ; gain = 0.129
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/barrel_shifter/barrel_shifter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/barrel_shifter/barrel_shifter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/barrel_shifter/barrel_shifter.srcs/sources_1/new/barrel_shifter_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/barrel_shifter/barrel_shifter.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-1195] overwriting previous definition of module test [E:/Vivado_Project/barrel_shifter/barrel_shifter.srcs/sim_1/new/test.v:39]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/barrel_shifter/barrel_shifter.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 89de1e03f21f43a188206bdf6333ae0a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.barrel_shifter_main
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_Project/barrel_shifter/barrel_shifter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Shift_Data=a5a5a5a5, Shift_Num= 31, Shift_Out=00000001, Shift_Carry_Out=0
Shift_Data=a5a5a5a5, Shift_Num= 32, Shift_Out=00000000, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 33, Shift_Out=00000000, Shift_Carry_Out=0
Shift_Data=a5a5a5a5, Shift_Num=  0, Shift_Out=a5a5a5a5, Shift_Carry_Out=0
Shift_Data=a5a5a5a5, Shift_Num=  1, Shift_Out=52d2d2d2, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 31, Shift_Out=00000001, Shift_Carry_Out=0
Shift_Data=a5a5a5a5, Shift_Num= 32, Shift_Out=00000000, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 33, Shift_Out=00000000, Shift_Carry_Out=0
Testing Arithmetic Shift Right
Shift_Data=a5a5a5a5, Shift_Num=  0, Shift_Out=ffffffff, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num=  1, Shift_Out=d2d2d2d2, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 31, Shift_Out=ffffffff, Shift_Carry_Out=0
Shift_Data=a5a5a5a5, Shift_Num= 32, Shift_Out=ffffffff, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 33, Shift_Out=ffffffff, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num=  0, Shift_Out=a5a5a5a5, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num=  1, Shift_Out=d2d2d2d2, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 31, Shift_Out=ffffffff, Shift_Carry_Out=0
Shift_Data=a5a5a5a5, Shift_Num= 32, Shift_Out=ffffffff, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 33, Shift_Out=ffffffff, Shift_Carry_Out=1
Testing Rotate Right
Shift_Data=a5a5a5a5, Shift_Num=  0, Shift_Out=d2d2d2d2, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num=  1, Shift_Out=d2d2d2d2, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 31, Shift_Out=4b4b4b4b, Shift_Carry_Out=0
Shift_Data=a5a5a5a5, Shift_Num= 32, Shift_Out=a5a5a5a5, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 33, Shift_Out=d2d2d2d2, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num=  0, Shift_Out=a5a5a5a5, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num=  1, Shift_Out=d2d2d2d2, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 31, Shift_Out=4b4b4b4b, Shift_Carry_Out=0
Shift_Data=a5a5a5a5, Shift_Num= 32, Shift_Out=a5a5a5a5, Shift_Carry_Out=1
Shift_Data=a5a5a5a5, Shift_Num= 33, Shift_Out=d2d2d2d2, Shift_Carry_Out=1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 914.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/barrel_shifter/barrel_shifter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/barrel_shifter/barrel_shifter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/barrel_shifter/barrel_shifter.srcs/sources_1/new/barrel_shifter_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/barrel_shifter/barrel_shifter.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-1195] overwriting previous definition of module test [E:/Vivado_Project/barrel_shifter/barrel_shifter.srcs/sim_1/new/test.v:39]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/barrel_shifter/barrel_shifter.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 89de1e03f21f43a188206bdf6333ae0a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.barrel_shifter_main
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_Project/barrel_shifter/barrel_shifter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 914.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 26 16:01:37 2024...
