// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2.0.1.281.2
// Netlist written on Thu Mar 26 11:53:42 2020
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.vhd"
// file 2 "d:/eurorack/addatone/addatone_ice40/src/adc_spi_in.v"
// file 3 "d:/eurorack/addatone/addatone_ice40/src/adder.v"
// file 4 "d:/eurorack/addatone/addatone_ice40/src/dac_spi_out.v"
// file 5 "d:/eurorack/addatone/addatone_ice40/src/pll_48mhz/rtl/pll_48mhz.v"
// file 6 "d:/eurorack/addatone/addatone_ice40/src/pll_primitive_48mhz.v"
// file 7 "d:/eurorack/addatone/addatone_ice40/src/samplepos_ram/rtl/samplepos_ram.v"
// file 8 "d:/eurorack/addatone/addatone_ice40/src/sample_output.v"
// file 9 "d:/eurorack/addatone/addatone_ice40/src/sample_position.v"
// file 10 "d:/eurorack/addatone/addatone_ice40/src/scale_mult.v"
// file 11 "d:/eurorack/addatone/addatone_ice40/src/sine_lut/rtl/sine_lut.v"
// file 12 "d:/eurorack/addatone/addatone_ice40/src/top.v"
// file 13 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 14 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 15 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 16 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 17 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 18 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 19 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 20 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 21 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 22 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 23 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 24 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 25 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 26 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 27 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 28 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 29 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 30 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 31 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 32 "c:/lscc/radiant/2.0/ip/common/adder/rtl/lscc_adder.v"
// file 33 "c:/lscc/radiant/2.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 34 "c:/lscc/radiant/2.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 35 "c:/lscc/radiant/2.0/ip/common/counter/rtl/lscc_cntr.v"
// file 36 "c:/lscc/radiant/2.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 37 "c:/lscc/radiant/2.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 38 "c:/lscc/radiant/2.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 39 "c:/lscc/radiant/2.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 40 "c:/lscc/radiant/2.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 41 "c:/lscc/radiant/2.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 42 "c:/lscc/radiant/2.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 43 "c:/lscc/radiant/2.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 44 "c:/lscc/radiant/2.0/ip/common/rom/rtl/lscc_rom.v"
// file 45 "c:/lscc/radiant/2.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 46 "c:/lscc/radiant/2.0/ip/pmi/pmi_add.v"
// file 47 "c:/lscc/radiant/2.0/ip/pmi/pmi_addsub.v"
// file 48 "c:/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v"
// file 49 "c:/lscc/radiant/2.0/ip/pmi/pmi_counter.v"
// file 50 "c:/lscc/radiant/2.0/ip/pmi/pmi_dsp.v"
// file 51 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo.v"
// file 52 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v"
// file 53 "c:/lscc/radiant/2.0/ip/pmi/pmi_mac.v"
// file 54 "c:/lscc/radiant/2.0/ip/pmi/pmi_mult.v"
// file 55 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v"
// file 56 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v"
// file 57 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v"
// file 58 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v"
// file 59 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v"
// file 60 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v"
// file 61 "c:/lscc/radiant/2.0/ip/pmi/pmi_rom.v"
// file 62 "c:/lscc/radiant/2.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input i_Clock, input reset_n, output debug, output test, 
            input i_ADC_Data, input i_ADC_Clock, input i_ADC_CS, output o_DAC_MOSI, 
            output o_DAC_SCK, output o_DAC_CS);   /* synthesis lineinfo="@12(1[8],1[11])"*/
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@12(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@12(49[7],49[24])"*/
    
    wire GND_net, VCC_net, reset_n_c, test_c, i_ADC_Data_c, i_ADC_Clock_c, 
        o_DAC_MOSI_c, o_DAC_SCK_c, o_DAC_CS_c, reset_n_N_191;
    wire [15:0]Sample_Timer;   /* synthesis lineinfo="@12(27[13],27[25])"*/
    wire [7:0]Harmonic;   /* synthesis lineinfo="@12(28[12],28[20])"*/
    
    wire Next_Sample;
    wire [15:0]Sample_Value;   /* synthesis lineinfo="@12(30[21],30[33])"*/
    wire [15:0]Frequency;   /* synthesis lineinfo="@12(31[13],31[22])"*/
    wire [15:0]Freq_Scale;   /* synthesis lineinfo="@12(32[13],32[23])"*/
    wire [7:0]Comb_Interval;   /* synthesis lineinfo="@12(33[12],33[25])"*/
    
    wire Sample_Ready, Freq_Too_High;
    wire [15:0]\ADC_Data[4] ;   /* synthesis lineinfo="@12(48[14],48[22])"*/
    wire [15:0]\ADC_Data[3] ;   /* synthesis lineinfo="@12(48[14],48[22])"*/
    wire [15:0]\ADC_Data[2] ;   /* synthesis lineinfo="@12(48[14],48[22])"*/
    wire [15:0]\ADC_Data[1] ;   /* synthesis lineinfo="@12(48[14],48[22])"*/
    wire [15:0]\ADC_Data[0] ;   /* synthesis lineinfo="@12(48[14],48[22])"*/
    wire [8:0]Harmonic_Scale;   /* synthesis lineinfo="@12(66[22],66[36])"*/
    wire [8:0]Scale_Initial;   /* synthesis lineinfo="@12(67[22],67[35])"*/
    wire [1:0]Adder_Start;   /* synthesis lineinfo="@12(68[12],68[23])"*/
    
    wire Adder_Clear;
    wire [8:0]Adder_Mult;   /* synthesis lineinfo="@12(72[23],72[33])"*/
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@12(73[21],73[32])"*/
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@12(73[21],73[32])"*/
    
    wire n7913;
    wire [31:0]\r_Adder_Total[1] ;   /* synthesis lineinfo="@12(74[20],74[33])"*/
    wire [31:0]\r_Adder_Total[0] ;   /* synthesis lineinfo="@12(74[20],74[33])"*/
    
    wire Start_Mult_Scaler, Reset_Mult_Scaler, Mult_Ready, DAC_Send;
    wire [3:0]SM_Top;   /* synthesis lineinfo="@12(130[12],130[18])"*/
    
    wire test_N_190, n294, n45, _16, n17_2, n24, n6;
    wire [1:0]Adder_Start_1__N_111;
    
    wire n21, n4705, n2343, n42, n6234, n5632;
    wire [2:0]SM_Sample_Position;   /* synthesis lineinfo="@9(58[12],58[30])"*/
    
    wire n7761, n4, n8225, o_Freq_Too_High_N_385, _17, _48, _44, 
        _43, n6052, n6046, n12, n6038, n6022, n6007, n5636, 
        n40;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(21[12],21[24])"*/
    
    wire SM_ADC_In, CS_Stable, n8_2, n4_adj_1175, n6460, n5621, 
        n86, n46, n85, n84, n43, n83, n82, n81;
    wire [31:0]Working_Total;   /* synthesis lineinfo="@3(16[20],16[33])"*/
    
    wire n80, n44, n79;
    wire [1:0]SM_Adder;   /* synthesis lineinfo="@3(20[12],20[20])"*/
    
    wire n7, n8_adj_1176, n9, n10, n11, n12_adj_1177, n13, n14, 
        n15, n16, n17_adj_1178, n18, n19, n20, n21_adj_1179, n22, 
        n23, n24_adj_1180, n25_2, n2953, n78, n77, n10000, n76, 
        n5, n7657, n7912, n75, n74, n73, n72, n71, n5310;
    wire [31:0]Working_Total_adj_1213;   /* synthesis lineinfo="@3(16[20],16[33])"*/
    
    wire n6493, n5306, n2949, _18, n4117, n2951, n5299, n1897, 
        n10063, n2156, n6699, n7921, n7918, n6697, n10060, n21_adj_1200, 
        n10057, n31, n5489, n8622;
    wire [1:0]SM_Scale_Mult;   /* synthesis lineinfo="@10(21[12],21[25])"*/
    
    wire n5548, n7919, n12_adj_1201, n8257, n4709, n6695, n2957, 
        n5947, o_Mult_Ready_N_797, n5946, n10054, n6693, n6687, 
        n6689, n10051;
    wire [23:0]Output_Data;   /* synthesis lineinfo="@8(16[13],16[24])"*/
    
    wire DAC_Ready, DAC_Send_adj_1202;
    wire [3:0]SM_Sample_Output;   /* synthesis lineinfo="@8(27[12],27[28])"*/
    
    wire n6_adj_1203, n6685, _20, n39, n8590, n9907, n2994, n5943, 
        n7588, n6691, n10048, n5939, n5936, n5933, n5932, n5931, 
        n5930, n5929, n5928, n5927, n5926, n5925, n5924, n5923, 
        n5922, n8616, n5921, n5920, n8251, n10045, n10042, n5919, 
        n5918, n5917, n5916, n9566, n5911, n5910, n5909, n5908, 
        n5907, n5906, n5901, n5900, Clock_Counter;
    wire [4:0]SM_DAC_Out;   /* synthesis lineinfo="@4(21[12],21[22])"*/
    
    wire n5899, n5898, n5897, n5894, n1857, n2788, n5893, n1864, 
        n12_adj_1204, n3735, _45, _21, n5756, _25, _42, n5888, 
        n10039, n5522, n5887, n2623, n2622, n2621, n2620, n2619, 
        n2618, n2617, n2616, n5886, _23, _40, _47, n5885, n41, 
        _41, _24, n5884, n17_adj_1205, _46, n13_adj_1206, \<NoName> , 
        n6440, n15_adj_1207, _22, n5883, _19, n7_adj_1208, n5092, 
        n5882, n5443, n5881, n9_adj_1209, n6832, n6830, n8215, 
        n6828, n7687, n5197, n8576, n7_adj_1210, n16_adj_1211, n4678, 
        n9997, n9994, n9991, n7901, n6834;
    
    VHI i2 (.Z(VCC_net));
    FD1P3XZ test_i0 (.D(test_N_190), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(test_c));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam test_i0.REGSET = "RESET";
    defparam test_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i3 (.D(\ADC_Data[4] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[3]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Comb_Interval_i3.REGSET = "RESET";
    defparam Comb_Interval_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Scale_i0 (.D(\ADC_Data[1] [0]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[0]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Harmonic_Scale_i0.REGSET = "RESET";
    defparam Harmonic_Scale_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B (C)+!B (C+(D))))" *) LUT4 i1_4_lut (.A(reset_n_N_191), 
            .B(o_Freq_Too_High_N_385), .C(n4117), .D(SM_Sample_Position[2]), 
            .Z(n7657));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i1_4_lut.INIT = "0xaeaf";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3523_3_lut (.A(Working_Total_adj_1213[24]), 
            .B(n10), .C(n2953), .Z(n5885));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3523_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i0 (.D(\ADC_Data[0] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[0]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Frequency_i0.REGSET = "RESET";
    defparam Frequency_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i1 (.D(\ADC_Data[0] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[1]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Frequency_i1.REGSET = "RESET";
    defparam Frequency_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i2 (.D(\ADC_Data[0] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[2]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Frequency_i2.REGSET = "RESET";
    defparam Frequency_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i3 (.D(\ADC_Data[0] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[3]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Frequency_i3.REGSET = "RESET";
    defparam Frequency_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i4 (.D(\ADC_Data[0] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[4]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Frequency_i4.REGSET = "RESET";
    defparam Frequency_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i5 (.D(\ADC_Data[0] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[5]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Frequency_i5.REGSET = "RESET";
    defparam Frequency_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i6 (.D(\ADC_Data[0] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[6]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Frequency_i6.REGSET = "RESET";
    defparam Frequency_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i7 (.D(\ADC_Data[0] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[7]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Frequency_i7.REGSET = "RESET";
    defparam Frequency_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i8 (.D(\ADC_Data[0] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[8]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Frequency_i8.REGSET = "RESET";
    defparam Frequency_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i9 (.D(\ADC_Data[0] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[9]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Frequency_i9.REGSET = "RESET";
    defparam Frequency_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i10 (.D(\ADC_Data[0] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[10]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Frequency_i10.REGSET = "RESET";
    defparam Frequency_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i11 (.D(\ADC_Data[0] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[11]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Frequency_i11.REGSET = "RESET";
    defparam Frequency_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i12 (.D(\ADC_Data[0] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[12]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Frequency_i12.REGSET = "RESET";
    defparam Frequency_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i13 (.D(\ADC_Data[0] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[13]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Frequency_i13.REGSET = "RESET";
    defparam Frequency_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i14 (.D(\ADC_Data[0] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[14]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Frequency_i14.REGSET = "RESET";
    defparam Frequency_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i15 (.D(\ADC_Data[0] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[15]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Frequency_i15.REGSET = "RESET";
    defparam Frequency_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Harmonic_Scale_i1 (.D(\ADC_Data[1] [1]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[1]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Harmonic_Scale_i1.REGSET = "RESET";
    defparam Harmonic_Scale_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Harmonic_Scale_i2 (.D(\ADC_Data[1] [2]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[2]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Harmonic_Scale_i2.REGSET = "RESET";
    defparam Harmonic_Scale_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Harmonic_Scale_i3 (.D(\ADC_Data[1] [3]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[3]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Harmonic_Scale_i3.REGSET = "RESET";
    defparam Harmonic_Scale_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Scale_i4 (.D(\ADC_Data[1] [4]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[4]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Harmonic_Scale_i4.REGSET = "RESET";
    defparam Harmonic_Scale_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Scale_i5 (.D(\ADC_Data[1] [5]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[5]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Harmonic_Scale_i5.REGSET = "RESET";
    defparam Harmonic_Scale_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Scale_i6 (.D(\ADC_Data[1] [6]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[6]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Harmonic_Scale_i6.REGSET = "RESET";
    defparam Harmonic_Scale_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic_Scale_i7 (.D(\ADC_Data[1] [7]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[7]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Harmonic_Scale_i7.REGSET = "RESET";
    defparam Harmonic_Scale_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Harmonic_Scale_i8 (.D(\ADC_Data[1] [8]), 
            .SP(VCC_net), .CK(ADC_Data_Received), .SR(GND_net), .Q(Harmonic_Scale[8]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Harmonic_Scale_i8.REGSET = "RESET";
    defparam Harmonic_Scale_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i0 (.D(n2623), .SP(n2957), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(Harmonic[0]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Harmonic__i0.REGSET = "RESET";
    defparam Harmonic__i0.SRMODE = "CE_OVER_LSR";
    Scale_Mult mult (.SM_Scale_Mult({SM_Scale_Mult}), .Scale_Initial({Scale_Initial}), 
            .Reset_Mult_Scaler(Reset_Mult_Scaler), .n6052(n6052), .Main_Clock(Main_Clock), 
            .n5443(n5443), .Adder_Mult({Adder_Mult}), .Start_Mult_Scaler(Start_Mult_Scaler), 
            .GND_net(GND_net), .o_Mult_Ready_N_797(o_Mult_Ready_N_797), 
            .Harmonic_Scale({Harmonic_Scale}), .VCC_net(VCC_net), .n6(n6), 
            .Mult_Ready(Mult_Ready), .Comb_Interval({Comb_Interval}));   /* synthesis lineinfo="@12(95[34],105[3])"*/
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i2 (.D(n2156), .SP(n5522), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(SM_Top[2]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam SM_Top__i2.REGSET = "RESET";
    defparam SM_Top__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3522_3_lut (.A(Working_Total_adj_1213[23]), 
            .B(n11), .C(n2953), .Z(n5884));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3522_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3521_3_lut (.A(Working_Total_adj_1213[22]), 
            .B(n12_adj_1177), .C(n2953), .Z(n5883));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3521_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i1 (.D(n5621), .SP(n5522), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(SM_Top[1]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam SM_Top__i1.REGSET = "RESET";
    defparam SM_Top__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Next_Sample_c (.D(n5548), .SP(n5489), .CK(Main_Clock), .SR(n7919), 
            .Q(Next_Sample));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Next_Sample_c.REGSET = "RESET";
    defparam Next_Sample_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3520_3_lut (.A(Working_Total_adj_1213[21]), 
            .B(n13), .C(n2953), .Z(n5882));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3520_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (C+!(D)))+!A !(C)))" *) LUT4 mux_498_Mux_2_i7_4_lut (.A(SM_Top[0]), 
            .B(n294), .C(SM_Top[2]), .D(SM_Top[1]), .Z(n2156));   /* synthesis lineinfo="@12(153[4],234[11])"*/
    defparam mux_498_Mux_2_i7_4_lut.INIT = "0x5ad0";
    (* lut_function="(A (B (C)))" *) LUT4 i5665_3_lut_3_lut (.A(DAC_Send_adj_1202), 
            .B(SM_DAC_Out[0]), .C(Clock_Counter), .Z(n8616));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i5665_3_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A ((C+!(D))+!B)+!A ((C)+!B))" *) LUT4 i2_4_lut (.A(Mult_Ready), 
            .B(n8251), .C(n21_adj_1200), .D(SM_Top[0]), .Z(n5522));
    defparam i2_4_lut.INIT = "0xf3fb";
    (* lut_function="(A (B))" *) LUT4 i5383_2_lut (.A(SM_Top[1]), .B(reset_n_c), 
            .Z(n8251));
    defparam i5383_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+(D))+!B !(C (D)+!C !(D)))+!A (B (C)+!B !((D)+!C)))" *) LUT4 i28_4_lut (.A(Sample_Ready), 
            .B(n8622), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n21_adj_1200));
    defparam i28_4_lut.INIT = "0xcaf0";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (B (C)))" *) LUT4 i3535_4_lut_4_lut (.A(SM_ADC_In), 
            .B(CS_Stable), .C(ADC_Data_Received), .D(n6234), .Z(n5897));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i3535_4_lut_4_lut.INIT = "0xe0e2";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i5712_4_lut (.A(n7588), 
            .B(n12), .C(Sample_Timer[3]), .D(Sample_Timer[6]), .Z(n8622));
    defparam i5712_4_lut.INIT = "0x4000";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_412 (.A(n5197), 
            .B(Harmonic[5]), .C(Freq_Too_High), .D(n4), .Z(n294));   /* synthesis lineinfo="@12(202[17],202[63])"*/
    defparam i1_4_lut_adj_412.INIT = "0xfefa";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i2 (.D(\ADC_Data[4] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[2]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Comb_Interval_i2.REGSET = "RESET";
    defparam Comb_Interval_i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Adder_Start__i0 (.D(Adder_Start_1__N_111[0]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(Adder_Start[0]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Adder_Start__i0.REGSET = "RESET";
    defparam Adder_Start__i0.SRMODE = "CE_OVER_LSR";
    OB o_DAC_MOSI_pad (.I(o_DAC_MOSI_c), .O(o_DAC_MOSI));   /* synthesis lineinfo="@12(10[15],10[25])"*/
    PLL_Primitive_48MHz pll_48 (.GND_net(GND_net), .i_Clock_c(i_Clock_c), 
            .Main_Clock(Main_Clock), .reset_n_c(reset_n_c));   /* synthesis lineinfo="@12(21[22],21[91])"*/
    Sample_Output sample_output (.n13(n13_adj_1206), .DAC_Send_adj_1(DAC_Send_adj_1202), 
            .Main_Clock(Main_Clock), .reset_n_N_191(reset_n_N_191), .\r_Adder_Total[1][2] (\r_Adder_Total[1] [2]), 
            .n2994(n2994), .\r_Adder_Total[1][3] (\r_Adder_Total[1] [3]), 
            .\r_Adder_Total[1][4] (\r_Adder_Total[1] [4]), .\r_Adder_Total[1][5] (\r_Adder_Total[1] [5]), 
            .\r_Adder_Total[1][6] (\r_Adder_Total[1] [6]), .\r_Adder_Total[1][7] (\r_Adder_Total[1] [7]), 
            .n5310(n5310), .n6038(n6038), .\SM_Sample_Output[0] (SM_Sample_Output[0]), 
            .GND_net(GND_net), ._40(_40), .VCC_net(VCC_net), ._42(_42), 
            ._41(_41), ._44(_44), ._43(_43), .n2788(n2788), .\r_Adder_Total[0][7] (\r_Adder_Total[0] [7]), 
            ._46(_46), ._45(_45), .\r_Adder_Total[0][6] (\r_Adder_Total[0] [6]), 
            .\r_Adder_Total[0][5] (\r_Adder_Total[0] [5]), .\r_Adder_Total[0][4] (\r_Adder_Total[0] [4]), 
            .\r_Adder_Total[0][3] (\r_Adder_Total[0] [3]), ._48(_48), ._47(_47), 
            .\r_Adder_Total[0][2] (\r_Adder_Total[0] [2]), .\<NoName> (\<NoName> ), 
            ._16(_16), ._18(_18), ._17(_17), ._20(_20), ._19(_19), 
            ._22(_22), ._21(_21), ._24(_24), ._23(_23), ._25(_25), 
            .\SM_Sample_Output[1] (SM_Sample_Output[1]), .\SM_Sample_Output[2] (SM_Sample_Output[2]), 
            .DAC_Ready(DAC_Ready), .n17(n17_2), .reset_n_c(reset_n_c), 
            .DAC_Send(DAC_Send), .n6(n6_adj_1203), .n5(n5), .n5936(n5936), 
            .\Output_Data[17] (Output_Data[17]), .\SM_Sample_Position[1] (SM_Sample_Position[1]), 
            .\SM_Sample_Position[0] (SM_Sample_Position[0]), .n4678(n4678), 
            .\SM_DAC_Out[2] (SM_DAC_Out[2]), .\SM_DAC_Out[3] (SM_DAC_Out[3]), 
            .\SM_DAC_Out[0] (SM_DAC_Out[0]), .Clock_Counter(Clock_Counter), 
            .\SM_DAC_Out[1] (SM_DAC_Out[1]), .o_DAC_SCK_c(o_DAC_SCK_c), 
            .n2343(n2343), .n8215(n8215), .n4709(n4709), .n1857(n1857), 
            .n5636(n5636), .n6046(n6046), .o_DAC_MOSI_c(o_DAC_MOSI_c), 
            .n1897(n1897), .n1864(n1864), .n6460(n6460), .n5939(n5939), 
            .n7687(n7687), .o_DAC_CS_c(o_DAC_CS_c), .n4(n4_adj_1175), 
            .n5911(n5911));   /* synthesis lineinfo="@12(109[16],118[3])"*/
    OB test_pad (.I(test_c), .O(test));   /* synthesis lineinfo="@12(6[14],6[18])"*/
    OB debug_pad (.I(GND_net), .O(debug));   /* synthesis lineinfo="@12(5[14],5[19])"*/
    (* lut_function="(A (B (C)+!B (C+!(D))))" *) LUT4 i1_4_lut_adj_413 (.A(reset_n_c), 
            .B(SM_Top[0]), .C(SM_Top[2]), .D(SM_Top[1]), .Z(n7912));
    defparam i1_4_lut_adj_413.INIT = "0xa0a2";
    (* lut_function="(!(A (B+!(C))+!A !(C)))" *) LUT4 i5700_2_lut_3_lut (.A(SM_Top[0]), 
            .B(n31), .C(SM_Top[2]), .Z(n8590));
    defparam i5700_2_lut_3_lut.INIT = "0x7070";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(SM_Top[0]), .B(n31), 
            .Z(n7921));
    defparam i1_2_lut.INIT = "0x2222";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i5 (.D(\ADC_Data[2] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[5]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Scale_Initial_i5.REGSET = "RESET";
    defparam Scale_Initial_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i4 (.D(\ADC_Data[2] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[4]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Scale_Initial_i4.REGSET = "RESET";
    defparam Scale_Initial_i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (D)+!B !((D)+!C))+!A (B (D)+!B (C))))" *) LUT4 i3259_4_lut (.A(n294), 
            .B(SM_Top[1]), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n5621));   /* synthesis lineinfo="@12(153[4],234[11])"*/
    defparam i3259_4_lut.INIT = "0x23cf";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i3 (.D(\ADC_Data[2] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[3]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Scale_Initial_i3.REGSET = "RESET";
    defparam Scale_Initial_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i4 (.D(\ADC_Data[4] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[4]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Comb_Interval_i4.REGSET = "RESET";
    defparam Comb_Interval_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i2 (.D(\ADC_Data[2] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[2]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Scale_Initial_i2.REGSET = "RESET";
    defparam Scale_Initial_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i1 (.D(\ADC_Data[2] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[1]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Scale_Initial_i1.REGSET = "RESET";
    defparam Scale_Initial_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i0 (.D(\ADC_Data[2] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[0]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Scale_Initial_i0.REGSET = "RESET";
    defparam Scale_Initial_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i1 (.D(\ADC_Data[4] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[1]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Comb_Interval_i1.REGSET = "RESET";
    defparam Comb_Interval_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3519_3_lut (.A(Working_Total_adj_1213[20]), 
            .B(n14), .C(n2953), .Z(n5881));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3519_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (D)+!B !(C+!(D)))+!A !(C+!(D))))" *) LUT4 i1_3_lut_4_lut_3_lut_4_lut (.A(SM_Top[0]), 
            .B(n31), .C(SM_Top[1]), .D(SM_Top[2]), .Z(n7901));
    defparam i1_3_lut_4_lut_3_lut_4_lut.INIT = "0x70ff";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i0  (.D(\Adder_Total[1] [8]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(\<NoName> ));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i0 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i0 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B))" *) LUT4 i3888_2_lut (.A(SM_Top[0]), .B(SM_Top[1]), 
            .Z(n5548));   /* synthesis lineinfo="@12(153[4],234[11])"*/
    defparam i3888_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut_adj_414 (.A(reset_n_c), 
            .B(n8225), .C(n8590), .D(SM_Top[1]), .Z(n5489));
    defparam i1_4_lut_adj_414.INIT = "0xa088";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_415 (.A(reset_n_c), 
            .B(SM_Top[2]), .Z(n7918));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam i1_2_lut_adj_415.INIT = "0x2222";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i7 (.D(n2616), .SP(n2957), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(Harmonic[7]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Harmonic__i7.REGSET = "RESET";
    defparam Harmonic__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i3660_3_lut_4_lut (.A(SM_Sample_Position[2]), 
            .B(reset_n_c), .C(SM_Sample_Position[0]), .D(SM_Sample_Position[1]), 
            .Z(n6022));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i3660_3_lut_4_lut.INIT = "0x3373";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_416 (.A(SM_Top[2]), 
            .B(Adder_Start[1]), .C(n12_adj_1201), .D(n9566), .Z(Adder_Start_1__N_111[1]));
    defparam i1_4_lut_adj_416.INIT = "0xdc50";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i6 (.D(n2617), .SP(n2957), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(Harmonic[6]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Harmonic__i6.REGSET = "RESET";
    defparam Harmonic__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i5 (.D(n2618), .SP(n2957), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(Harmonic[5]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Harmonic__i5.REGSET = "RESET";
    defparam Harmonic__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i4 (.D(n2619), .SP(n2957), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(Harmonic[4]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Harmonic__i4.REGSET = "RESET";
    defparam Harmonic__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i3 (.D(n2620), .SP(n2957), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(Harmonic[3]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Harmonic__i3.REGSET = "RESET";
    defparam Harmonic__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i2 (.D(n2621), .SP(n2957), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(Harmonic[2]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Harmonic__i2.REGSET = "RESET";
    defparam Harmonic__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i1 (.D(n2622), .SP(n2957), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(Harmonic[1]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Harmonic__i1.REGSET = "RESET";
    defparam Harmonic__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i15 (.D(\ADC_Data[3] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[15]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Freq_Scale_i15.REGSET = "RESET";
    defparam Freq_Scale_i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A ((D)+!C)+!A (B (C (D))))" *) LUT4 i32_4_lut (.A(Adder_Start[1]), 
            .B(n8576), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n12_adj_1201));
    defparam i32_4_lut.INIT = "0xea0a";
    (* lut_function="(A (B))" *) LUT4 i5669_2_lut (.A(Sample_Ready), .B(Harmonic[0]), 
            .Z(n8576));
    defparam i5669_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (C))" *) LUT4 i1_3_lut_4_lut (.A(Start_Mult_Scaler), 
            .B(SM_Scale_Mult[0]), .C(Reset_Mult_Scaler), .D(SM_Scale_Mult[1]), 
            .Z(n5443));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam i1_3_lut_4_lut.INIT = "0xf0f2";
    (* lut_function="(A (B (C+(D))+!B (D))+!A (C+(D)))" *) LUT4 i5926_3_lut_4_lut (.A(Start_Mult_Scaler), 
            .B(SM_Scale_Mult[0]), .C(Mult_Ready), .D(o_Mult_Ready_N_797), 
            .Z(n6));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam i5926_3_lut_4_lut.INIT = "0xffd0";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i14 (.D(\ADC_Data[3] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[14]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Freq_Scale_i14.REGSET = "RESET";
    defparam Freq_Scale_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i13 (.D(\ADC_Data[3] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[13]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Freq_Scale_i13.REGSET = "RESET";
    defparam Freq_Scale_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i12 (.D(\ADC_Data[3] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[12]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Freq_Scale_i12.REGSET = "RESET";
    defparam Freq_Scale_i12.SRMODE = "CE_OVER_LSR";
    IB i_ADC_Clock_pad (.I(i_ADC_Clock), .O(i_ADC_Clock_c));   /* synthesis lineinfo="@12(8[14],8[25])"*/
    IB i_ADC_Data_pad (.I(i_ADC_Data), .O(i_ADC_Data_c));   /* synthesis lineinfo="@12(7[14],7[24])"*/
    IB reset_n_pad (.I(reset_n), .O(reset_n_c));   /* synthesis lineinfo="@12(4[14],4[21])"*/
    IB i_Clock_pad (.I(i_Clock), .O(i_Clock_c));   /* synthesis lineinfo="@12(3[14],3[21])"*/
    OB o_DAC_CS_pad (.I(o_DAC_CS_c), .O(o_DAC_CS));   /* synthesis lineinfo="@12(12[15],12[23])"*/
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i11 (.D(\ADC_Data[3] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[11]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Freq_Scale_i11.REGSET = "RESET";
    defparam Freq_Scale_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i10 (.D(\ADC_Data[3] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[10]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Freq_Scale_i10.REGSET = "RESET";
    defparam Freq_Scale_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i9 (.D(\ADC_Data[3] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[9]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Freq_Scale_i9.REGSET = "RESET";
    defparam Freq_Scale_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i8 (.D(\ADC_Data[3] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[8]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Freq_Scale_i8.REGSET = "RESET";
    defparam Freq_Scale_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i7 (.D(\ADC_Data[3] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[7]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Freq_Scale_i7.REGSET = "RESET";
    defparam Freq_Scale_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i6 (.D(\ADC_Data[3] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[6]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Freq_Scale_i6.REGSET = "RESET";
    defparam Freq_Scale_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i5 (.D(\ADC_Data[3] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[5]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Freq_Scale_i5.REGSET = "RESET";
    defparam Freq_Scale_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i4 (.D(\ADC_Data[3] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[4]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Freq_Scale_i4.REGSET = "RESET";
    defparam Freq_Scale_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i3 (.D(\ADC_Data[3] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[3]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Freq_Scale_i3.REGSET = "RESET";
    defparam Freq_Scale_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i2 (.D(\ADC_Data[3] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[2]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Freq_Scale_i2.REGSET = "RESET";
    defparam Freq_Scale_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i1 (.D(\ADC_Data[3] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[1]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Freq_Scale_i1.REGSET = "RESET";
    defparam Freq_Scale_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i8 (.D(\ADC_Data[2] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[8]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Scale_Initial_i8.REGSET = "RESET";
    defparam Scale_Initial_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i15 (.D(n71), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5632), .Q(Sample_Timer[15]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Sample_Timer__i15.REGSET = "RESET";
    defparam Sample_Timer__i15.SRMODE = "CE_OVER_LSR";
    FA2 add_11_add_5_17 (.A0(GND_net), .B0(Sample_Timer[15]), .C0(GND_net), 
        .D0(n6699), .CI0(n6699), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n10063), .CI1(n10063), .CO0(n10063), .S0(n71));   /* synthesis lineinfo="@12(151[20],151[39])"*/
    defparam add_11_add_5_17.INIT0 = "0xc33c";
    defparam add_11_add_5_17.INIT1 = "0xc33c";
    FA2 add_11_add_5_7 (.A0(GND_net), .B0(Sample_Timer[5]), .C0(GND_net), 
        .D0(n6689), .CI0(n6689), .A1(GND_net), .B1(Sample_Timer[6]), 
        .C1(GND_net), .D1(n10048), .CI1(n10048), .CO0(n10048), .CO1(n6691), 
        .S0(n81), .S1(n80));   /* synthesis lineinfo="@12(151[20],151[39])"*/
    defparam add_11_add_5_7.INIT0 = "0xc33c";
    defparam add_11_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (B+(D))))" *) LUT4 i13_4_lut_4_lut (.A(SM_Top[2]), 
            .B(SM_Top[0]), .C(n31), .D(SM_Top[1]), .Z(n7_adj_1210));
    defparam i13_4_lut_4_lut.INIT = "0x0811";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut (.A(reset_n_c), .B(n7_adj_1210), 
            .Z(n5299));
    defparam i1_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A (C)+!A (B (C (D))+!B (C))))" *) LUT4 i6138_3_lut_4_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(SM_Top[0]), .D(n294), .Z(n6493));
    defparam i6138_3_lut_4_lut.INIT = "0x0f4f";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5389_3_lut_4_lut (.A(Sample_Timer[7]), 
            .B(Sample_Timer[8]), .C(Sample_Timer[5]), .D(Sample_Timer[6]), 
            .Z(n8257));
    defparam i5389_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5_3_lut_4_lut (.A(Sample_Timer[7]), 
            .B(Sample_Timer[8]), .C(Sample_Timer[5]), .D(Sample_Timer[9]), 
            .Z(n12));
    defparam i5_3_lut_4_lut.INIT = "0x8000";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i14 (.D(n72), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5632), .Q(Sample_Timer[14]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Sample_Timer__i14.REGSET = "RESET";
    defparam Sample_Timer__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i13 (.D(n73), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5632), .Q(Sample_Timer[13]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Sample_Timer__i13.REGSET = "RESET";
    defparam Sample_Timer__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i12 (.D(n74), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5632), .Q(Sample_Timer[12]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Sample_Timer__i12.REGSET = "RESET";
    defparam Sample_Timer__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i11 (.D(n75), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5632), .Q(Sample_Timer[11]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Sample_Timer__i11.REGSET = "RESET";
    defparam Sample_Timer__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i10 (.D(n76), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5632), .Q(Sample_Timer[10]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Sample_Timer__i10.REGSET = "RESET";
    defparam Sample_Timer__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i9 (.D(n77), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5632), .Q(Sample_Timer[9]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Sample_Timer__i9.REGSET = "RESET";
    defparam Sample_Timer__i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B)+!A)" *) LUT4 i5357_2_lut (.A(SM_Top[2]), .B(SM_Top[0]), 
            .Z(n8225));
    defparam i5357_2_lut.INIT = "0xdddd";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i8 (.D(n78), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5632), .Q(Sample_Timer[8]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Sample_Timer__i8.REGSET = "RESET";
    defparam Sample_Timer__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i7 (.D(n79), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5632), .Q(Sample_Timer[7]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Sample_Timer__i7.REGSET = "RESET";
    defparam Sample_Timer__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i6 (.D(n80), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5632), .Q(Sample_Timer[6]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Sample_Timer__i6.REGSET = "RESET";
    defparam Sample_Timer__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i5 (.D(n81), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5632), .Q(Sample_Timer[5]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Sample_Timer__i5.REGSET = "RESET";
    defparam Sample_Timer__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i4 (.D(n82), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5632), .Q(Sample_Timer[4]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Sample_Timer__i4.REGSET = "RESET";
    defparam Sample_Timer__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i3 (.D(n83), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5632), .Q(Sample_Timer[3]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Sample_Timer__i3.REGSET = "RESET";
    defparam Sample_Timer__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i7 (.D(\ADC_Data[2] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[7]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Scale_Initial_i7.REGSET = "RESET";
    defparam Scale_Initial_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !((C (D))+!B)))" *) LUT4 i5938_4_lut (.A(n31), 
            .B(reset_n_c), .C(n6440), .D(SM_Top[1]), .Z(n5632));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam i5938_4_lut.INIT = "0x7333";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i2 (.D(n84), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5632), .Q(Sample_Timer[2]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Sample_Timer__i2.REGSET = "RESET";
    defparam Sample_Timer__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i1 (.D(n85), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5632), .Q(Sample_Timer[1]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Sample_Timer__i1.REGSET = "RESET";
    defparam Sample_Timer__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Scale_Initial_i6 (.D(\ADC_Data[2] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Scale_Initial[6]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Scale_Initial_i6.REGSET = "RESET";
    defparam Scale_Initial_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i7 (.D(\ADC_Data[4] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[7]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Comb_Interval_i7.REGSET = "RESET";
    defparam Comb_Interval_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i3_3_lut_4_lut (.A(SM_Top[2]), 
            .B(SM_Top[1]), .C(reset_n_c), .D(SM_Top[0]), .Z(n2949));
    defparam i3_3_lut_4_lut.INIT = "0x0080";
    (* lut_function="((B (C (D))+!B (C))+!A)" *) LUT4 i410_4_lut (.A(reset_n_c), 
            .B(n4705), .C(Clock_Counter), .D(n8215), .Z(n1857));   /* synthesis lineinfo="@4(15[6],15[19])"*/
    defparam i410_4_lut.INIT = "0xf575";
    (* lut_function="((B (C)+!B (C+(D)))+!A)" *) LUT4 i1_4_lut_4_lut (.A(reset_n_c), 
            .B(DAC_Ready), .C(n24), .D(n17_2), .Z(n6038));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i1_4_lut_4_lut.INIT = "0xf7f5";
    FA2 add_11_add_5_13 (.A0(GND_net), .B0(Sample_Timer[11]), .C0(GND_net), 
        .D0(n6695), .CI0(n6695), .A1(GND_net), .B1(Sample_Timer[12]), 
        .C1(GND_net), .D1(n10057), .CI1(n10057), .CO0(n10057), .CO1(n6697), 
        .S0(n75), .S1(n74));   /* synthesis lineinfo="@12(151[20],151[39])"*/
    defparam add_11_add_5_13.INIT0 = "0xc33c";
    defparam add_11_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i4060_2_lut (.A(n39), .B(SM_Top[1]), 
            .Z(n2616));
    defparam i4060_2_lut.INIT = "0x2222";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i6 (.D(\ADC_Data[4] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[6]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Comb_Interval_i6.REGSET = "RESET";
    defparam Comb_Interval_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i5 (.D(\ADC_Data[4] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[5]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Comb_Interval_i5.REGSET = "RESET";
    defparam Comb_Interval_i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i4059_2_lut (.A(n40), .B(SM_Top[1]), 
            .Z(n2617));
    defparam i4059_2_lut.INIT = "0x2222";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i0 (.D(n6493), .SP(n5522), .CK(Main_Clock), 
            .SR(reset_n_N_191), .Q(SM_Top[0]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam SM_Top__i0.REGSET = "RESET";
    defparam SM_Top__i0.SRMODE = "CE_OVER_LSR";
    OB o_DAC_SCK_pad (.I(o_DAC_SCK_c), .O(o_DAC_SCK));   /* synthesis lineinfo="@12(11[15],11[24])"*/
    (* lut_function="(!(A (B (C (D)))+!A (B+!(C (D)))))" *) LUT4 i12_4_lut (.A(Adder_Clear), 
            .B(n8225), .C(n7901), .D(n7912), .Z(n7761));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam i12_4_lut.INIT = "0x3aaa";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))" *) LUT4 i3577_4_lut (.A(n5636), 
            .B(SM_DAC_Out[3]), .C(n1864), .D(n1857), .Z(n5939));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i3577_4_lut.INIT = "0x0544";
    (* lut_function="(!((B)+!A))" *) LUT4 i4058_2_lut (.A(n41), .B(SM_Top[1]), 
            .Z(n2618));
    defparam i4058_2_lut.INIT = "0x2222";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i0 (.D(n86), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n5632), .Q(Sample_Timer[0]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Sample_Timer__i0.REGSET = "RESET";
    defparam Sample_Timer__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_417 (.A(reset_n_c), 
            .B(SM_DAC_Out[1]), .C(n9_adj_1209), .D(Clock_Counter), .Z(n7687));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_417.INIT = "0xa0a8";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))" *) LUT4 i1_4_lut_adj_418 (.A(n8215), 
            .B(n8616), .C(n6460), .D(SM_DAC_Out[1]), .Z(n9_adj_1209));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_418.INIT = "0x0544";
    (* lut_function="(!(A ((D)+!B)+!A !(C (D))))" *) LUT4 i2352_4_lut_4_lut (.A(SM_DAC_Out[0]), 
            .B(DAC_Send_adj_1202), .C(n1897), .D(SM_DAC_Out[1]), .Z(n4709));   /* synthesis lineinfo="@4(21[12],21[22])"*/
    defparam i2352_4_lut_4_lut.INIT = "0x5088";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i3584_3_lut (.A(n5756), 
            .B(Receive_Byte[0]), .C(n5306), .Z(n5946));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i3584_3_lut.INIT = "0x1414";
    (* lut_function="(!((B)+!A))" *) LUT4 i4057_2_lut (.A(n42), .B(SM_Top[1]), 
            .Z(n2619));
    defparam i4057_2_lut.INIT = "0x2222";
    (* lut_function="(A ((C+!(D))+!B)+!A !(B+!(C (D))))" *) LUT4 i3585_4_lut (.A(Start_Mult_Scaler), 
            .B(SM_Top[1]), .C(SM_Top[0]), .D(n7918), .Z(n5947));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam i3585_4_lut.INIT = "0xb2aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3581_3_lut (.A(Working_Total_adj_1213[19]), 
            .B(n15), .C(n2953), .Z(n5943));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3581_3_lut.INIT = "0xcaca";
    FD1P3XZ Reset_Mult_Scaler_c (.D(SM_Top[2]), .SP(n7913), .CK(Main_Clock), 
            .SR(GND_net), .Q(Reset_Mult_Scaler));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Reset_Mult_Scaler_c.REGSET = "RESET";
    defparam Reset_Mult_Scaler_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ DAC_Send_c (.D(SM_Top[2]), .SP(n5299), .CK(Main_Clock), .SR(reset_n_N_191), 
            .Q(DAC_Send));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+(C+!(D)))+!A (B (D)+!B (C+!(D)))))" *) LUT4 i2348_3_lut_4_lut (.A(DAC_Send_adj_1202), 
            .B(SM_DAC_Out[0]), .C(n1897), .D(SM_DAC_Out[1]), .Z(n4705));   /* synthesis lineinfo="@4(21[12],21[22])"*/
    defparam i2348_3_lut_4_lut.INIT = "0x0344";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i0  (.D(\Adder_Total[0] [8]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(_25));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i0 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i0 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3574_3_lut (.A(Output_Data[17]), 
            .B(n2788), .C(n5310), .Z(n5936));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i3574_3_lut.INIT = "0xcaca";
    FD1P3XZ Adder_Start__i1 (.D(Adder_Start_1__N_111[1]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_191), .Q(Adder_Start[1]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Adder_Start__i1.REGSET = "RESET";
    defparam Adder_Start__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3571_3_lut (.A(Working_Total[10]), 
            .B(n24_adj_1180), .C(n2951), .Z(n5933));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3571_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))" *) LUT4 i3689_2_lut (.A(SM_Scale_Mult[0]), .B(Reset_Mult_Scaler), 
            .Z(n6052));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam i3689_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A))" *) LUT4 test_I_99_1_lut (.A(test_c), .Z(test_N_190));   /* synthesis lineinfo="@12(139[11],139[16])"*/
    defparam test_I_99_1_lut.INIT = "0x5555";
    (* lut_function="(!((B)+!A))" *) LUT4 i4056_2_lut (.A(n43), .B(SM_Top[1]), 
            .Z(n2620));
    defparam i4056_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B)))" *) LUT4 i6141_2_lut (.A(reset_n_c), .B(n15_adj_1207), 
            .Z(n13_adj_1206));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i6141_2_lut.INIT = "0x7777";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+(D))+!B (C (D))))" *) LUT4 i2_4_lut_adj_419 (.A(DAC_Ready), 
            .B(SM_Sample_Output[2]), .C(SM_Sample_Output[0]), .D(SM_Sample_Output[1]), 
            .Z(n15_adj_1207));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i2_4_lut_adj_419.INIT = "0xdec8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3570_3_lut (.A(Working_Total[11]), 
            .B(n23), .C(n2951), .Z(n5932));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3570_3_lut.INIT = "0xcaca";
    FD1P3XZ \r_Adder_Total[0]__i3  (.D(\Adder_Total[0] [2]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [2]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]__i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3569_3_lut (.A(Working_Total[12]), 
            .B(n22), .C(n2951), .Z(n5931));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3569_3_lut.INIT = "0xcaca";
    FD1P3XZ \r_Adder_Total[0]__i4  (.D(\Adder_Total[0] [3]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [3]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]__i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i4 .SRMODE = "CE_OVER_LSR";
    FA2 add_19_add_5_9 (.A0(GND_net), .B0(Harmonic[7]), .C0(GND_net), 
        .D0(n6834), .CI0(n6834), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n10000), .CI1(n10000), .CO0(n10000), .S0(n39));   /* synthesis lineinfo="@12(200[19],200[34])"*/
    defparam add_19_add_5_9.INIT0 = "0xc33c";
    defparam add_19_add_5_9.INIT1 = "0xc33c";
    FA2 add_19_add_5_7 (.A0(GND_net), .B0(Harmonic[5]), .C0(GND_net), 
        .D0(n6832), .CI0(n6832), .A1(GND_net), .B1(Harmonic[6]), .C1(GND_net), 
        .D1(n9997), .CI1(n9997), .CO0(n9997), .CO1(n6834), .S0(n41), 
        .S1(n40));   /* synthesis lineinfo="@12(200[19],200[34])"*/
    defparam add_19_add_5_7.INIT0 = "0xc33c";
    defparam add_19_add_5_7.INIT1 = "0xc33c";
    FA2 add_19_add_5_5 (.A0(GND_net), .B0(Harmonic[3]), .C0(GND_net), 
        .D0(n6830), .CI0(n6830), .A1(GND_net), .B1(Harmonic[4]), .C1(GND_net), 
        .D1(n9994), .CI1(n9994), .CO0(n9994), .CO1(n6832), .S0(n43), 
        .S1(n42));   /* synthesis lineinfo="@12(200[19],200[34])"*/
    defparam add_19_add_5_5.INIT0 = "0xc33c";
    defparam add_19_add_5_5.INIT1 = "0xc33c";
    FA2 add_19_add_5_3 (.A0(GND_net), .B0(Harmonic[1]), .C0(GND_net), 
        .D0(n6828), .CI0(n6828), .A1(GND_net), .B1(Harmonic[2]), .C1(GND_net), 
        .D1(n9991), .CI1(n9991), .CO0(n9991), .CO1(n6830), .S0(n45), 
        .S1(n44));   /* synthesis lineinfo="@12(200[19],200[34])"*/
    defparam add_19_add_5_3.INIT0 = "0xc33c";
    defparam add_19_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3568_3_lut (.A(Working_Total[13]), 
            .B(n21_adj_1179), .C(n2951), .Z(n5930));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3568_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3567_3_lut (.A(Working_Total[14]), 
            .B(n20), .C(n2951), .Z(n5929));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3567_3_lut.INIT = "0xcaca";
    FD1P3XZ \r_Adder_Total[0]__i5  (.D(\Adder_Total[0] [4]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [4]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]__i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i6  (.D(\Adder_Total[0] [5]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [5]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]__i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i7  (.D(\Adder_Total[0] [6]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [6]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]__i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i8  (.D(\Adder_Total[0] [7]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [7]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]__i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i11  (.D(\Adder_Total[1] [2]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [2]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]__i11 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i12  (.D(\Adder_Total[1] [3]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [3]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]__i12 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i13  (.D(\Adder_Total[1] [4]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [4]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]__i13 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i14  (.D(\Adder_Total[1] [5]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [5]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]__i14 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i15  (.D(\Adder_Total[1] [6]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [6]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]__i15 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i16  (.D(\Adder_Total[1] [7]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [7]));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]__i16 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i1  (.D(\Adder_Total[1] [9]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(_48));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i1 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3566_3_lut (.A(Working_Total[15]), 
            .B(n19), .C(n2951), .Z(n5928));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3566_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3565_3_lut (.A(Working_Total[16]), 
            .B(n18), .C(n2951), .Z(n5927));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3565_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3564_3_lut (.A(Working_Total[17]), 
            .B(n17_adj_1178), .C(n2951), .Z(n5926));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3564_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3563_3_lut (.A(Working_Total[18]), 
            .B(n16), .C(n2951), .Z(n5925));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3563_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i6135_4_lut (.A(SM_Sample_Position[2]), 
            .B(reset_n_c), .C(SM_Sample_Position[1]), .D(SM_Sample_Position[0]), 
            .Z(n6007));
    defparam i6135_4_lut.INIT = "0x3373";
    FD1P3XZ Adder_Clear_c (.D(n7761), .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), 
            .Q(Adder_Clear));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Adder_Clear_c.REGSET = "RESET";
    defparam Adder_Clear_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3562_3_lut (.A(Working_Total[19]), 
            .B(n15), .C(n2951), .Z(n5924));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3562_3_lut.INIT = "0xcaca";
    FA2 add_19_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Harmonic[0]), .C1(VCC_net), .D1(n9907), .CI1(n9907), .CO0(n9907), 
        .CO1(n6828), .S1(n46));   /* synthesis lineinfo="@12(200[19],200[34])"*/
    defparam add_19_add_5_1.INIT0 = "0xc33c";
    defparam add_19_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3561_3_lut (.A(Working_Total[20]), 
            .B(n14), .C(n2951), .Z(n5923));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3561_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3560_3_lut (.A(Working_Total[21]), 
            .B(n13), .C(n2951), .Z(n5922));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3560_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B)+!A (B+!((D)+!C)))" *) LUT4 i890_4_lut (.A(SM_Sample_Output[2]), 
            .B(reset_n_N_191), .C(n6_adj_1203), .D(n5), .Z(n2994));
    defparam i890_4_lut.INIT = "0xccdc";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3559_3_lut (.A(Working_Total[22]), 
            .B(n12_adj_1177), .C(n2951), .Z(n5921));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3559_3_lut.INIT = "0xcaca";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i2  (.D(\Adder_Total[1] [10]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(_47));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i2 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3558_3_lut (.A(Working_Total[23]), 
            .B(n11), .C(n2951), .Z(n5920));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3558_3_lut.INIT = "0xcaca";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i3  (.D(\Adder_Total[1] [11]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(_46));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i4  (.D(\Adder_Total[1] [12]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(_45));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i5  (.D(\Adder_Total[1] [13]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(_44));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i6  (.D(\Adder_Total[1] [14]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(_43));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i7  (.D(\Adder_Total[1] [15]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(_42));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i8  (.D(\Adder_Total[1] [16]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(_41));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res2_i0_i9  (.D(\Adder_Total[1] [17]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(_40));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]_res2_i0_i9 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res2_i0_i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Start_Mult_Scaler_c (.D(n5947), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Start_Mult_Scaler));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam Start_Mult_Scaler_c.REGSET = "RESET";
    defparam Start_Mult_Scaler_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3557_3_lut (.A(Working_Total[24]), 
            .B(n10), .C(n2951), .Z(n5919));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3557_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4055_2_lut (.A(n44), .B(SM_Top[1]), 
            .Z(n2621));
    defparam i4055_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B (C)))" *) LUT4 i1_3_lut (.A(reset_n_N_191), .B(n8_2), 
            .C(n4_adj_1175), .Z(n6046));
    defparam i1_3_lut.INIT = "0xeaea";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3556_3_lut (.A(Working_Total[25]), 
            .B(n9), .C(n2951), .Z(n5918));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3556_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4054_2_lut (.A(n45), .B(SM_Top[1]), 
            .Z(n2622));
    defparam i4054_2_lut.INIT = "0x2222";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i1  (.D(\Adder_Total[0] [9]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(_24));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i1 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))" *) LUT4 i21_3_lut (.A(SM_DAC_Out[2]), 
            .B(SM_DAC_Out[0]), .C(n2343), .Z(n8_2));
    defparam i21_3_lut.INIT = "0x3a3a";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i2  (.D(\Adder_Total[0] [10]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(_23));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i2 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3555_3_lut (.A(Working_Total[26]), 
            .B(n8_adj_1176), .C(n2951), .Z(n5917));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3555_3_lut.INIT = "0xcaca";
    FA2 add_11_add_5_11 (.A0(GND_net), .B0(Sample_Timer[9]), .C0(GND_net), 
        .D0(n6693), .CI0(n6693), .A1(GND_net), .B1(Sample_Timer[10]), 
        .C1(GND_net), .D1(n10054), .CI1(n10054), .CO0(n10054), .CO1(n6695), 
        .S0(n77), .S1(n76));   /* synthesis lineinfo="@12(151[20],151[39])"*/
    defparam add_11_add_5_11.INIT0 = "0xc33c";
    defparam add_11_add_5_11.INIT1 = "0xc33c";
    FA2 add_11_add_5_3 (.A0(GND_net), .B0(Sample_Timer[1]), .C0(GND_net), 
        .D0(n6685), .CI0(n6685), .A1(GND_net), .B1(Sample_Timer[2]), 
        .C1(GND_net), .D1(n10042), .CI1(n10042), .CO0(n10042), .CO1(n6687), 
        .S0(n85), .S1(n84));   /* synthesis lineinfo="@12(151[20],151[39])"*/
    defparam add_11_add_5_3.INIT0 = "0xc33c";
    defparam add_11_add_5_3.INIT1 = "0xc33c";
    FA2 add_11_add_5_15 (.A0(GND_net), .B0(Sample_Timer[13]), .C0(GND_net), 
        .D0(n6697), .CI0(n6697), .A1(GND_net), .B1(Sample_Timer[14]), 
        .C1(GND_net), .D1(n10060), .CI1(n10060), .CO0(n10060), .CO1(n6699), 
        .S0(n73), .S1(n72));   /* synthesis lineinfo="@12(151[20],151[39])"*/
    defparam add_11_add_5_15.INIT0 = "0xc33c";
    defparam add_11_add_5_15.INIT1 = "0xc33c";
    FA2 add_11_add_5_5 (.A0(GND_net), .B0(Sample_Timer[3]), .C0(GND_net), 
        .D0(n6687), .CI0(n6687), .A1(GND_net), .B1(Sample_Timer[4]), 
        .C1(GND_net), .D1(n10045), .CI1(n10045), .CO0(n10045), .CO1(n6689), 
        .S0(n83), .S1(n82));   /* synthesis lineinfo="@12(151[20],151[39])"*/
    defparam add_11_add_5_5.INIT0 = "0xc33c";
    defparam add_11_add_5_5.INIT1 = "0xc33c";
    FA2 add_11_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Timer[0]), .C1(VCC_net), .D1(n10039), .CI1(n10039), 
        .CO0(n10039), .CO1(n6685), .S1(n86));   /* synthesis lineinfo="@12(151[20],151[39])"*/
    defparam add_11_add_5_1.INIT0 = "0xc33c";
    defparam add_11_add_5_1.INIT1 = "0xc33c";
    FA2 add_11_add_5_9 (.A0(GND_net), .B0(Sample_Timer[7]), .C0(GND_net), 
        .D0(n6691), .CI0(n6691), .A1(GND_net), .B1(Sample_Timer[8]), 
        .C1(GND_net), .D1(n10051), .CI1(n10051), .CO0(n10051), .CO1(n6693), 
        .S0(n79), .S1(n78));   /* synthesis lineinfo="@12(151[20],151[39])"*/
    defparam add_11_add_5_9.INIT0 = "0xc33c";
    defparam add_11_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_420 (.A(SM_Top[2]), 
            .B(Adder_Start[0]), .C(n12_adj_1204), .D(n9566), .Z(Adder_Start_1__N_111[0]));
    defparam i1_4_lut_adj_420.INIT = "0xdc50";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3554_3_lut (.A(Working_Total[27]), 
            .B(n7), .C(n2951), .Z(n5916));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3554_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_3_lut (.A(Harmonic[1]), .B(Harmonic[3]), 
            .C(Harmonic[2]), .Z(n5092));
    defparam i2_3_lut.INIT = "0xfefe";
    (* lut_function="(!((B)+!A))" *) LUT4 i3886_2_lut (.A(n46), .B(SM_Top[1]), 
            .Z(n2623));
    defparam i3886_2_lut.INIT = "0x2222";
    (* lut_function="(A ((D)+!C)+!A !(B+!(C (D))))" *) LUT4 i32_4_lut_adj_421 (.A(Adder_Start[0]), 
            .B(n3735), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n12_adj_1204));
    defparam i32_4_lut_adj_421.INIT = "0xba0a";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i30_rep_40_3_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(SM_Top[0]), .Z(n9566));
    defparam i30_rep_40_3_lut.INIT = "0xcaca";
    (* lut_function="(A+!(B))" *) LUT4 i1401_2_lut (.A(Harmonic[0]), .B(Sample_Ready), 
            .Z(n3735));   /* synthesis lineinfo="@12(185[7],188[10])"*/
    defparam i1401_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A (B ((D)+!C))+!A !((C)+!B)))" *) LUT4 i5933_4_lut (.A(n31), 
            .B(reset_n_c), .C(n6440), .D(SM_Top[1]), .Z(n2957));
    defparam i5933_4_lut.INIT = "0x73f3";
    (* lut_function="(!((B)+!A))" *) LUT4 i3549_2_lut (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n5911));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i3549_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3548_3_lut (.A(Working_Total_adj_1213[10]), 
            .B(n24_adj_1180), .C(n2953), .Z(n5910));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3548_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3547_3_lut (.A(Working_Total_adj_1213[11]), 
            .B(n23), .C(n2953), .Z(n5909));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3547_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3546_3_lut (.A(Working_Total_adj_1213[12]), 
            .B(n22), .C(n2953), .Z(n5908));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3546_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3545_3_lut (.A(Working_Total_adj_1213[13]), 
            .B(n21_adj_1179), .C(n2953), .Z(n5907));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3545_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3544_3_lut (.A(Working_Total_adj_1213[14]), 
            .B(n20), .C(n2953), .Z(n5906));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3544_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3539_3_lut (.A(Working_Total_adj_1213[9]), 
            .B(n25_2), .C(n2953), .Z(n5901));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3539_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3538_3_lut (.A(Working_Total[9]), 
            .B(n25_2), .C(n2951), .Z(n5900));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3538_3_lut.INIT = "0xcaca";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 i6_4_lut (.A(Sample_Timer[3]), 
            .B(n8257), .C(n7588), .D(Sample_Timer[9]), .Z(n31));
    defparam i6_4_lut.INIT = "0xf7ff";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i1_2_lut_3_lut (.A(SM_Top[1]), 
            .B(reset_n_c), .C(SM_Top[2]), .Z(n7919));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam i1_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(A (B))" *) LUT4 i4077_2_lut (.A(SM_Top[0]), .B(SM_Top[2]), 
            .Z(n6440));
    defparam i4077_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C))))" *) LUT4 i2_4_lut_adj_422 (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[2]), .C(n21), .D(SM_Sample_Output[1]), 
            .Z(n24));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i2_4_lut_adj_422.INIT = "0x3032";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i9_4_lut (.A(n17_adj_1205), 
            .B(Sample_Timer[11]), .C(n16_adj_1211), .D(Sample_Timer[12]), 
            .Z(n7588));   /* synthesis lineinfo="@12(218[10],218[40])"*/
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(Sample_Timer[1]), 
            .B(Sample_Timer[13]), .C(Sample_Timer[15]), .D(Sample_Timer[0]), 
            .Z(n17_adj_1205));   /* synthesis lineinfo="@12(218[10],218[40])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut_adj_423 (.A(Sample_Timer[4]), 
            .B(Sample_Timer[14]), .C(Sample_Timer[10]), .D(Sample_Timer[2]), 
            .Z(n16_adj_1211));   /* synthesis lineinfo="@12(218[10],218[40])"*/
    defparam i6_4_lut_adj_423.INIT = "0xfffe";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3537_3_lut (.A(Working_Total_adj_1213[15]), 
            .B(n19), .C(n2953), .Z(n5899));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3537_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3536_3_lut (.A(Working_Total_adj_1213[16]), 
            .B(n18), .C(n2953), .Z(n5898));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3536_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3532_3_lut (.A(Working_Total_adj_1213[17]), 
            .B(n17_adj_1178), .C(n2953), .Z(n5894));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3532_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3531_3_lut (.A(Working_Total_adj_1213[18]), 
            .B(n16), .C(n2953), .Z(n5893));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3531_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3526_3_lut (.A(Working_Total_adj_1213[27]), 
            .B(n7), .C(n2953), .Z(n5888));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3526_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3525_3_lut (.A(Working_Total_adj_1213[26]), 
            .B(n8_adj_1176), .C(n2953), .Z(n5887));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3525_3_lut.INIT = "0xcaca";
    VLO i1 (.Z(GND_net));
    (* lut_function="(!(A (B (C+(D))+!B (C))))" *) LUT4 i6144_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[1]), 
            .Z(n7_adj_1208));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i6144_4_lut.INIT = "0x575f";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3524_3_lut (.A(Working_Total_adj_1213[25]), 
            .B(n9), .C(n2953), .Z(n5886));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3524_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 i1_2_lut_4_lut (.A(Harmonic[4]), 
            .B(Harmonic[1]), .C(Harmonic[3]), .D(Harmonic[2]), .Z(n4));
    defparam i1_2_lut_4_lut.INIT = "0xaaa8";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i3  (.D(\Adder_Total[0] [11]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(_22));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i4  (.D(\Adder_Total[0] [12]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(_21));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i5  (.D(\Adder_Total[0] [13]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(_20));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i6  (.D(\Adder_Total[0] [14]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(_19));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i7  (.D(\Adder_Total[0] [15]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(_18));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i8  (.D(\Adder_Total[0] [16]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(_17));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res1_i0_i9  (.D(\Adder_Total[0] [17]), .SP(n2949), 
            .CK(Main_Clock), .SR(GND_net), .Q(_16));   /* synthesis lineinfo="@12(142[9],237[5])"*/
    defparam \r_Adder_Total[0]_res1_i0_i9 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res1_i0_i9 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i0 (.D(\ADC_Data[3] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[0]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Freq_Scale_i0.REGSET = "RESET";
    defparam Freq_Scale_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_424 (.A(DAC_Ready), 
            .B(DAC_Send), .C(SM_Sample_Output[0]), .D(SM_Sample_Output[1]), 
            .Z(n21));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i1_4_lut_adj_424.INIT = "0xa0a8";
    Adder \genadder[1].adder  (.reset_n_c(reset_n_c), .\Adder_Total[1][5] (\Adder_Total[1] [5]), 
          .Main_Clock(Main_Clock), .Adder_Clear(Adder_Clear), .\Adder_Total[1][4] (\Adder_Total[1] [4]), 
          .\Adder_Total[1][3] (\Adder_Total[1] [3]), .\Adder_Total[1][2] (\Adder_Total[1] [2]), 
          .Adder_Start({Adder_Start}), .\Adder_Total[1][6] (\Adder_Total[1] [6]), 
          .\Adder_Total[1][7] (\Adder_Total[1] [7]), .n2953(n2953), .\SM_Adder[0] (SM_Adder[0]), 
          .n2951(n2951), .\Adder_Total[1][8] (\Adder_Total[1] [8]), .GND_net(GND_net), 
          .\Adder_Total[1][17] (\Adder_Total[1] [17]), .\Working_Total[26] (Working_Total_adj_1213[26]), 
          .\Working_Total[27] (Working_Total_adj_1213[27]), .\Adder_Total[1][15] (\Adder_Total[1] [15]), 
          .\Working_Total[24] (Working_Total_adj_1213[24]), .\Adder_Total[1][16] (\Adder_Total[1] [16]), 
          .\Working_Total[25] (Working_Total_adj_1213[25]), .\Adder_Total[1][13] (\Adder_Total[1] [13]), 
          .\Working_Total[22] (Working_Total_adj_1213[22]), .\Adder_Total[1][14] (\Adder_Total[1] [14]), 
          .\Working_Total[23] (Working_Total_adj_1213[23]), .\Adder_Total[1][11] (\Adder_Total[1] [11]), 
          .\Working_Total[20] (Working_Total_adj_1213[20]), .\Adder_Total[1][12] (\Adder_Total[1] [12]), 
          .\Working_Total[21] (Working_Total_adj_1213[21]), .\Adder_Total[1][9] (\Adder_Total[1] [9]), 
          .\Working_Total[18] (Working_Total_adj_1213[18]), .\Adder_Total[1][10] (\Adder_Total[1] [10]), 
          .\Working_Total[19] (Working_Total_adj_1213[19]), .\Working_Total[16] (Working_Total_adj_1213[16]), 
          .\Working_Total[17] (Working_Total_adj_1213[17]), .\Working_Total[14] (Working_Total_adj_1213[14]), 
          .\Working_Total[15] (Working_Total_adj_1213[15]), .\Working_Total[12] (Working_Total_adj_1213[12]), 
          .\Working_Total[13] (Working_Total_adj_1213[13]), .\Working_Total[10] (Working_Total_adj_1213[10]), 
          .\Working_Total[11] (Working_Total_adj_1213[11]), .\Working_Total[9] (Working_Total_adj_1213[9]), 
          .n5943(n5943), .n5910(n5910), .n5909(n5909), .n5908(n5908), 
          .n5907(n5907), .n5906(n5906), .n5901(n5901), .n5899(n5899), 
          .n5898(n5898), .n5894(n5894), .n5893(n5893), .n5888(n5888), 
          .n5887(n5887), .n5886(n5886), .n5885(n5885), .n5884(n5884), 
          .n5883(n5883), .n5882(n5882), .n5881(n5881));   /* synthesis lineinfo="@12(80[35],89[4])"*/
    Adder_U0 \genadder[0].adder  (.GND_net(GND_net), .\Adder_Total[0][17] (\Adder_Total[0] [17]), 
            .\Working_Total[26] (Working_Total[26]), .\Working_Total[27] (Working_Total[27]), 
            .\Adder_Total[0][15] (\Adder_Total[0] [15]), .\Working_Total[24] (Working_Total[24]), 
            .\Adder_Total[0][16] (\Adder_Total[0] [16]), .\Working_Total[25] (Working_Total[25]), 
            .\Adder_Total[0][13] (\Adder_Total[0] [13]), .\Working_Total[22] (Working_Total[22]), 
            .\Adder_Total[0][14] (\Adder_Total[0] [14]), .\Working_Total[23] (Working_Total[23]), 
            .\Adder_Total[0][11] (\Adder_Total[0] [11]), .\Working_Total[20] (Working_Total[20]), 
            .\Adder_Total[0][12] (\Adder_Total[0] [12]), .\Working_Total[21] (Working_Total[21]), 
            .\Adder_Total[0][9] (\Adder_Total[0] [9]), .\Working_Total[18] (Working_Total[18]), 
            .\Adder_Total[0][10] (\Adder_Total[0] [10]), .\Working_Total[19] (Working_Total[19]), 
            .\Adder_Total[0][7] (\Adder_Total[0] [7]), .\Working_Total[16] (Working_Total[16]), 
            .\Adder_Total[0][8] (\Adder_Total[0] [8]), .\Working_Total[17] (Working_Total[17]), 
            .\Adder_Total[0][3] (\Adder_Total[0] [3]), .Main_Clock(Main_Clock), 
            .Adder_Clear(Adder_Clear), .\Adder_Total[0][4] (\Adder_Total[0] [4]), 
            .\Adder_Total[0][5] (\Adder_Total[0] [5]), .\Working_Total[14] (Working_Total[14]), 
            .\Adder_Total[0][6] (\Adder_Total[0] [6]), .\Working_Total[15] (Working_Total[15]), 
            .\SM_Adder[0] (SM_Adder[0]), .reset_n_c(reset_n_c), .\Working_Total[12] (Working_Total[12]), 
            .\Working_Total[13] (Working_Total[13]), .\Working_Total[10] (Working_Total[10]), 
            .\Adder_Total[0][2] (\Adder_Total[0] [2]), .\Working_Total[11] (Working_Total[11]), 
            .\Working_Total[9] (Working_Total[9]), .Adder_Mult({Adder_Mult}), 
            .Sample_Value({Sample_Value}), .n25(n25_2), .n24(n24_adj_1180), 
            .n23(n23), .n22(n22), .n21(n21_adj_1179), .n20(n20), .n19(n19), 
            .n18(n18), .n17(n17_adj_1178), .n16(n16), .n15(n15), .n14(n14), 
            .n13(n13), .n12(n12_adj_1177), .n11(n11), .n10(n10), .n9(n9), 
            .n8(n8_adj_1176), .n7(n7), .n5933(n5933), .n5932(n5932), 
            .n5931(n5931), .n5930(n5930), .n5929(n5929), .n5928(n5928), 
            .n5927(n5927), .n5926(n5926), .n5925(n5925), .n5924(n5924), 
            .n5923(n5923), .n5922(n5922), .n5921(n5921), .n5920(n5920), 
            .n5919(n5919), .n5918(n5918), .n5917(n5917), .n5916(n5916), 
            .n5900(n5900), .\Adder_Start[0] (Adder_Start[0]));   /* synthesis lineinfo="@12(80[35],89[4])"*/
    ADC_SPI_In adc (.CS_Stable(CS_Stable), .SM_ADC_In(SM_ADC_In), .\ADC_Data[1][1] (\ADC_Data[1] [1]), 
            .\ADC_Data[1][2] (\ADC_Data[1] [2]), .\ADC_Data[1][3] (\ADC_Data[1] [3]), 
            .\ADC_Data[1][4] (\ADC_Data[1] [4]), .\ADC_Data[1][5] (\ADC_Data[1] [5]), 
            .\ADC_Data[1][6] (\ADC_Data[1] [6]), .\ADC_Data[1][7] (\ADC_Data[1] [7]), 
            .\ADC_Data[1][8] (\ADC_Data[1] [8]), .\ADC_Data[2][0] (\ADC_Data[2] [0]), 
            .\ADC_Data[2][1] (\ADC_Data[2] [1]), .\ADC_Data[2][2] (\ADC_Data[2] [2]), 
            .\ADC_Data[2][3] (\ADC_Data[2] [3]), .\ADC_Data[2][4] (\ADC_Data[2] [4]), 
            .\ADC_Data[2][5] (\ADC_Data[2] [5]), .\ADC_Data[2][6] (\ADC_Data[2] [6]), 
            .\ADC_Data[2][7] (\ADC_Data[2] [7]), .i_ADC_Data_c(i_ADC_Data_c), 
            .\ADC_Data[2][8] (\ADC_Data[2] [8]), .\ADC_Data[3] ({\ADC_Data[3] }), 
            .\Receive_Byte[0] (Receive_Byte[0]), .reset_n_c(reset_n_c), 
            .Main_Clock(Main_Clock), .reset_n_N_191(reset_n_N_191), .\ADC_Data[4][0] (\ADC_Data[4] [0]), 
            .\ADC_Data[4][1] (\ADC_Data[4] [1]), .n5306(n5306), .n5756(n5756), 
            .\ADC_Data[4][2] (\ADC_Data[4] [2]), .\ADC_Data[4][3] (\ADC_Data[4] [3]), 
            .\ADC_Data[4][4] (\ADC_Data[4] [4]), .\ADC_Data[4][5] (\ADC_Data[4] [5]), 
            .\ADC_Data[4][6] (\ADC_Data[4] [6]), .\ADC_Data[4][7] (\ADC_Data[4] [7]), 
            .i_ADC_CS(i_ADC_CS), .\ADC_Data[1][0] (\ADC_Data[1] [0]), .\ADC_Data[0] ({\ADC_Data[0] }), 
            .i_ADC_Clock_c(i_ADC_Clock_c), .n6234(n6234), .n5897(n5897), 
            .ADC_Data_Received(ADC_Data_Received), .n5946(n5946));   /* synthesis lineinfo="@12(50[13],62[3])"*/
    Sample_Position sample_position (.o_Freq_Too_High_N_385(o_Freq_Too_High_N_385), 
            .Next_Sample(Next_Sample), .SM_Sample_Position({SM_Sample_Position}), 
            .n6022(n6022), .Main_Clock(Main_Clock), .reset_n_N_191(reset_n_N_191), 
            .n6007(n6007), .n4117(n4117), .n7(n7_adj_1208), .reset_n_c(reset_n_c), 
            .n7657(n7657), .Freq_Too_High(Freq_Too_High), .n4678(n4678), 
            .GND_net(GND_net), .Freq_Scale({Freq_Scale}), .Frequency({Frequency}), 
            .Harmonic({Harmonic}), .Sample_Ready(Sample_Ready), .VCC_net(VCC_net), 
            .n5092(n5092), .n5197(n5197), .Sample_Value({Sample_Value}));   /* synthesis lineinfo="@12(35[18],45[3])"*/
    (* lut_function="(A (B ((D)+!C))+!A !((C)+!B))" *) LUT4 i1_4_lut_adj_425 (.A(SM_Top[1]), 
            .B(n7912), .C(SM_Top[2]), .D(n7921), .Z(n7913));
    defparam i1_4_lut_adj_425.INIT = "0x8c0c";
    (* lse_init_val=0 *) FD1P3XZ Comb_Interval_i0 (.D(\ADC_Data[4] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Comb_Interval[0]));   /* synthesis lineinfo="@12(133[9],140[5])"*/
    defparam Comb_Interval_i0.REGSET = "RESET";
    defparam Comb_Interval_i0.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module Scale_Mult
//

module Scale_Mult (output [1:0]SM_Scale_Mult, input [8:0]Scale_Initial, 
            input Reset_Mult_Scaler, input n6052, input Main_Clock, input n5443, 
            output [8:0]Adder_Mult, input Start_Mult_Scaler, input GND_net, 
            output o_Mult_Ready_N_797, input [8:0]Harmonic_Scale, input VCC_net, 
            input n6, output Mult_Ready, input [7:0]Comb_Interval);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    wire [7:0]n47;
    
    wire n4107, n4109;
    wire [9:0]n57;
    
    wire cout;
    wire [8:0]o_Mult_8__N_756;
    
    wire n3695;
    wire [7:0]Comb_Counter;   /* synthesis lineinfo="@10(19[12],19[24])"*/
    
    wire n4111, n4113, n5452, n4115, n6860, n9979;
    wire [8:0]n1;
    
    wire n1_2, n6858, n9976, n6856, n9973, n6854, n9970, n9967, 
        n4103, n4105, n1_adj_1170, n6808, n10102, n6806, n10099, 
        n6804, n10096, n6802, n10093, n9958, n15, n7578, n9_adj_1172, 
        n11, n10_adj_1173, n12, n14, n10_adj_1174, GND_net_c, VCC_net_c;
    
    (* lut_function="(!((B)+!A))" *) LUT4 i4066_2_lut (.A(n47[5]), .B(SM_Scale_Mult[1]), 
            .Z(n4107));   /* synthesis lineinfo="@10(40[4],77[11])"*/
    defparam i4066_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i4067_2_lut (.A(n47[4]), .B(SM_Scale_Mult[1]), 
            .Z(n4109));   /* synthesis lineinfo="@10(40[4],77[11])"*/
    defparam i4067_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i6_4_lut (.A(n57[6]), 
            .B(Scale_Initial[5]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_756[5]));   /* synthesis lineinfo="@10(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i5_4_lut (.A(n57[5]), 
            .B(Scale_Initial[4]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_756[4]));   /* synthesis lineinfo="@10(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i5_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_8__N_756[0]), 
            .SP(n5443), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[0]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i4_4_lut (.A(n57[4]), 
            .B(Scale_Initial[3]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_756[3]));   /* synthesis lineinfo="@10(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i4_4_lut.INIT = "0xcac0";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ SM_Scale_Mult__i1 (.D(n1_2), 
            .SP(n5452), .CK(Main_Clock), .SR(o_Mult_Ready_N_797), .Q(SM_Scale_Mult[1]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam SM_Scale_Mult__i1.REGSET = "RESET";
    defparam SM_Scale_Mult__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i3_4_lut (.A(n57[3]), 
            .B(Scale_Initial[2]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_756[2]));   /* synthesis lineinfo="@10(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(!((B)+!A))" *) LUT4 i4068_2_lut (.A(n47[3]), .B(SM_Scale_Mult[1]), 
            .Z(n4111));   /* synthesis lineinfo="@10(40[4],77[11])"*/
    defparam i4068_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i4069_2_lut (.A(n47[2]), .B(SM_Scale_Mult[1]), 
            .Z(n4113));   /* synthesis lineinfo="@10(40[4],77[11])"*/
    defparam i4069_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i2_3_lut_4_lut (.A(SM_Scale_Mult[1]), 
            .B(Reset_Mult_Scaler), .C(Start_Mult_Scaler), .D(SM_Scale_Mult[0]), 
            .Z(n5452));
    defparam i2_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i2_4_lut (.A(n57[2]), 
            .B(Scale_Initial[1]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_756[1]));   /* synthesis lineinfo="@10(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(!((B)+!A))" *) LUT4 i4070_2_lut (.A(n47[1]), .B(SM_Scale_Mult[1]), 
            .Z(n4115));   /* synthesis lineinfo="@10(40[4],77[11])"*/
    defparam i4070_2_lut.INIT = "0x2222";
    FA2 add_1300_10 (.A0(GND_net), .B0(Adder_Mult[8]), .C0(n1[8]), .D0(n6860), 
        .CI0(n6860), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n9979), 
        .CI1(n9979), .CO0(n9979), .S0(n57[9]), .S1(cout));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam add_1300_10.INIT0 = "0xc33c";
    defparam add_1300_10.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_8__N_756[8]), 
            .SP(n5443), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[8]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    FA2 add_1300_8 (.A0(GND_net), .B0(Adder_Mult[6]), .C0(n1[6]), .D0(n6858), 
        .CI0(n6858), .A1(GND_net), .B1(Adder_Mult[7]), .C1(n1[7]), .D1(n9976), 
        .CI1(n9976), .CO0(n9976), .CO1(n6860), .S0(n57[7]), .S1(n57[8]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam add_1300_8.INIT0 = "0xc33c";
    defparam add_1300_8.INIT1 = "0xc33c";
    FA2 add_1300_6 (.A0(GND_net), .B0(Adder_Mult[4]), .C0(n1[4]), .D0(n6856), 
        .CI0(n6856), .A1(GND_net), .B1(Adder_Mult[5]), .C1(n1[5]), .D1(n9973), 
        .CI1(n9973), .CO0(n9973), .CO1(n6858), .S0(n57[5]), .S1(n57[6]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam add_1300_6.INIT0 = "0xc33c";
    defparam add_1300_6.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(Harmonic_Scale[6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(Harmonic_Scale[7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(Harmonic_Scale[4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(Harmonic_Scale[5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    FA2 add_1300_4 (.A0(GND_net), .B0(Adder_Mult[2]), .C0(n1[2]), .D0(n6854), 
        .CI0(n6854), .A1(GND_net), .B1(Adder_Mult[3]), .C1(n1[3]), .D1(n9970), 
        .CI1(n9970), .CO0(n9970), .CO1(n6856), .S0(n57[3]), .S1(n57[4]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam add_1300_4.INIT0 = "0xc33c";
    defparam add_1300_4.INIT1 = "0xc33c";
    FA2 add_1300_2 (.A0(GND_net), .B0(Adder_Mult[0]), .C0(n1[0]), .D0(VCC_net), 
        .A1(GND_net), .B1(Adder_Mult[1]), .C1(n1[1]), .D1(n9967), .CI1(n9967), 
        .CO0(n9967), .CO1(n6854), .S0(n57[1]), .S1(n57[2]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam add_1300_2.INIT0 = "0xc33c";
    defparam add_1300_2.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(Harmonic_Scale[2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_8__N_756[7]), 
            .SP(n5443), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[7]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_8__N_756[6]), 
            .SP(n5443), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[6]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_8__N_756[5]), 
            .SP(n5443), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[5]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(Harmonic_Scale[3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_8__N_756[4]), 
            .SP(n5443), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[4]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_8__N_756[3]), 
            .SP(n5443), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[3]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_8__N_756[2]), 
            .SP(n5443), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[2]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_8__N_756[1]), 
            .SP(n5443), .CK(Main_Clock), .SR(GND_net_c), .Q(Adder_Mult[1]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ Comb_Counter__i7 (.D(n4103), 
            .SP(n6052), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[7]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam Comb_Counter__i7.REGSET = "RESET";
    defparam Comb_Counter__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i1_4_lut (.A(n57[1]), 
            .B(Scale_Initial[0]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_756[0]));   /* synthesis lineinfo="@10(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i1_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ Comb_Counter__i6 (.D(n4105), 
            .SP(n6052), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[6]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam Comb_Counter__i6.REGSET = "RESET";
    defparam Comb_Counter__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ Comb_Counter__i5 (.D(n4107), 
            .SP(n6052), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[5]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam Comb_Counter__i5.REGSET = "RESET";
    defparam Comb_Counter__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ Comb_Counter__i4 (.D(n4109), 
            .SP(n6052), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[4]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam Comb_Counter__i4.REGSET = "RESET";
    defparam Comb_Counter__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ Comb_Counter__i3 (.D(n4111), 
            .SP(n6052), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[3]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam Comb_Counter__i3.REGSET = "RESET";
    defparam Comb_Counter__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ Comb_Counter__i2 (.D(n4113), 
            .SP(n6052), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[2]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam Comb_Counter__i2.REGSET = "RESET";
    defparam Comb_Counter__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ Comb_Counter__i1 (.D(n4115), 
            .SP(n6052), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[1]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam Comb_Counter__i1.REGSET = "RESET";
    defparam Comb_Counter__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ SM_Scale_Mult__i0 (.D(n1_adj_1170), 
            .SP(n5452), .CK(Main_Clock), .SR(o_Mult_Ready_N_797), .Q(SM_Scale_Mult[0]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam SM_Scale_Mult__i0.REGSET = "RESET";
    defparam SM_Scale_Mult__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(Harmonic_Scale[0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(Harmonic_Scale[1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ o_Mult_Ready (.D(n6), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Mult_Ready));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i4071_2_lut (.A(n47[0]), .B(SM_Scale_Mult[1]), 
            .Z(n3695));   /* synthesis lineinfo="@10(40[4],77[11])"*/
    defparam i4071_2_lut.INIT = "0x2222";
    FA2 add_12_add_5_9 (.A0(GND_net), .B0(Comb_Counter[7]), .C0(GND_net), 
        .D0(n6808), .CI0(n6808), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n10102), .CI1(n10102), .CO0(n10102), .S0(n47[7]));   /* synthesis lineinfo="@10(58[23],58[42])"*/
    defparam add_12_add_5_9.INIT0 = "0xc33c";
    defparam add_12_add_5_9.INIT1 = "0xc33c";
    FA2 add_12_add_5_7 (.A0(GND_net), .B0(Comb_Counter[5]), .C0(GND_net), 
        .D0(n6806), .CI0(n6806), .A1(GND_net), .B1(Comb_Counter[6]), 
        .C1(GND_net), .D1(n10099), .CI1(n10099), .CO0(n10099), .CO1(n6808), 
        .S0(n47[5]), .S1(n47[6]));   /* synthesis lineinfo="@10(58[23],58[42])"*/
    defparam add_12_add_5_7.INIT0 = "0xc33c";
    defparam add_12_add_5_7.INIT1 = "0xc33c";
    FA2 add_12_add_5_5 (.A0(GND_net), .B0(Comb_Counter[3]), .C0(GND_net), 
        .D0(n6804), .CI0(n6804), .A1(GND_net), .B1(Comb_Counter[4]), 
        .C1(GND_net), .D1(n10096), .CI1(n10096), .CO0(n10096), .CO1(n6806), 
        .S0(n47[3]), .S1(n47[4]));   /* synthesis lineinfo="@10(58[23],58[42])"*/
    defparam add_12_add_5_5.INIT0 = "0xc33c";
    defparam add_12_add_5_5.INIT1 = "0xc33c";
    FA2 add_12_add_5_3 (.A0(GND_net), .B0(Comb_Counter[1]), .C0(GND_net), 
        .D0(n6802), .CI0(n6802), .A1(GND_net), .B1(Comb_Counter[2]), 
        .C1(GND_net), .D1(n10093), .CI1(n10093), .CO0(n10093), .CO1(n6804), 
        .S0(n47[1]), .S1(n47[2]));   /* synthesis lineinfo="@10(58[23],58[42])"*/
    defparam add_12_add_5_3.INIT0 = "0xc33c";
    defparam add_12_add_5_3.INIT1 = "0xc33c";
    FA2 add_12_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Comb_Counter[0]), .C1(VCC_net), .D1(n9958), .CI1(n9958), 
        .CO0(n9958), .CO1(n6802), .S1(n47[0]));   /* synthesis lineinfo="@10(58[23],58[42])"*/
    defparam add_12_add_5_1.INIT0 = "0xc33c";
    defparam add_12_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i9_4_lut (.A(n57[9]), 
            .B(Scale_Initial[8]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_756[8]));   /* synthesis lineinfo="@10(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i8_4_lut (.A(n57[8]), 
            .B(Scale_Initial[7]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_756[7]));   /* synthesis lineinfo="@10(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i7_4_lut (.A(n57[7]), 
            .B(Scale_Initial[6]), .C(Reset_Mult_Scaler), .D(cout), .Z(o_Mult_8__N_756[6]));   /* synthesis lineinfo="@10(32[3],78[6])"*/
    defparam o_Mult_8__I_0_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))" *) LUT4 mux_18_Mux_0_i1_3_lut (.A(n15), 
            .B(n7578), .C(SM_Scale_Mult[0]), .Z(n1_adj_1170));   /* synthesis lineinfo="@10(40[4],77[11])"*/
    defparam mux_18_Mux_0_i1_3_lut.INIT = "0x3a3a";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(n9_adj_1172), .B(n11), 
            .C(n10_adj_1173), .D(n12), .Z(n7578));   /* synthesis lineinfo="@10(59[11],59[42])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B)+!A))" *) LUT4 i4072_2_lut (.A(n47[7]), .B(SM_Scale_Mult[1]), 
            .Z(n4103));   /* synthesis lineinfo="@10(40[4],77[11])"*/
    defparam i4072_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i1_4_lut (.A(Comb_Counter[0]), 
            .B(Comb_Counter[6]), .C(Comb_Interval[0]), .D(Comb_Interval[6]), 
            .Z(n9_adj_1172));   /* synthesis lineinfo="@10(59[11],59[42])"*/
    defparam i1_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i3_4_lut (.A(Comb_Counter[3]), 
            .B(Comb_Counter[5]), .C(Comb_Interval[3]), .D(Comb_Interval[5]), 
            .Z(n11));   /* synthesis lineinfo="@10(59[11],59[42])"*/
    defparam i3_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i2_4_lut (.A(Comb_Counter[2]), 
            .B(Comb_Counter[4]), .C(Comb_Interval[2]), .D(Comb_Interval[4]), 
            .Z(n10_adj_1173));   /* synthesis lineinfo="@10(59[11],59[42])"*/
    defparam i2_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(Harmonic_Scale[8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@10(47[18],47[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="((B)+!A)" *) LUT4 i3970_2_lut (.A(n15), .B(SM_Scale_Mult[0]), 
            .Z(n1_2));   /* synthesis lineinfo="@10(40[4],77[11])"*/
    defparam i3970_2_lut.INIT = "0xdddd";
    (* lut_function="(!((B)+!A))" *) LUT4 i4065_2_lut (.A(n47[6]), .B(SM_Scale_Mult[1]), 
            .Z(n4105));   /* synthesis lineinfo="@10(40[4],77[11])"*/
    defparam i4065_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i4_4_lut (.A(Comb_Counter[1]), 
            .B(Comb_Counter[7]), .C(Comb_Interval[1]), .D(Comb_Interval[7]), 
            .Z(n12));   /* synthesis lineinfo="@10(59[11],59[42])"*/
    defparam i4_4_lut.INIT = "0x7bde";
    (* lut_function="(A+(B))" *) LUT4 i1405_2_lut (.A(SM_Scale_Mult[1]), .B(Reset_Mult_Scaler), 
            .Z(o_Mult_Ready_N_797));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam i1405_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut_adj_411 (.A(Comb_Interval[0]), 
            .B(n14), .C(n10_adj_1174), .D(Comb_Interval[6]), .Z(n15));
    defparam i7_4_lut_adj_411.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(Comb_Interval[3]), 
            .B(Comb_Interval[1]), .C(Comb_Interval[5]), .D(Comb_Interval[7]), 
            .Z(n14));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i2_2_lut (.A(Comb_Interval[2]), .B(Comb_Interval[4]), 
            .Z(n10_adj_1174));
    defparam i2_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=34, LSE_RCOL=3, LSE_LLINE=95, LSE_RLINE=105 *) FD1P3XZ Comb_Counter__i0 (.D(n3695), 
            .SP(n6052), .CK(Main_Clock), .SR(Reset_Mult_Scaler), .Q(Comb_Counter[0]));   /* synthesis lineinfo="@10(31[9],79[5])"*/
    defparam Comb_Counter__i0.REGSET = "RESET";
    defparam Comb_Counter__i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module PLL_Primitive_48MHz
//

module PLL_Primitive_48MHz (input GND_net, input i_Clock_c, output Main_Clock, 
            input reset_n_c);
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@12(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    wire Feedback;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=55, LSE_LCOL=22, LSE_RCOL=91, LSE_LLINE=21, LSE_RLINE=21 *) PLL_B u_PLL_B (.REFERENCECLK(i_Clock_c), 
            .FEEDBACK(Feedback), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(reset_n_c), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(Feedback), .OUTCORE(Main_Clock));   /* synthesis lineinfo="@12(21[22],21[91])"*/
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "63";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module Sample_Output
//

module Sample_Output (input n13, output DAC_Send_adj_1, input Main_Clock, 
            output reset_n_N_191, input \r_Adder_Total[1][2] , input n2994, 
            input \r_Adder_Total[1][3] , input \r_Adder_Total[1][4] , input \r_Adder_Total[1][5] , 
            input \r_Adder_Total[1][6] , input \r_Adder_Total[1][7] , output n5310, 
            input n6038, output \SM_Sample_Output[0] , input GND_net, 
            input _40, input VCC_net, input _42, input _41, input _44, 
            input _43, output n2788, input \r_Adder_Total[0][7] , input _46, 
            input _45, input \r_Adder_Total[0][6] , input \r_Adder_Total[0][5] , 
            input \r_Adder_Total[0][4] , input \r_Adder_Total[0][3] , input _48, 
            input _47, input \r_Adder_Total[0][2] , input \<NoName> , 
            input _16, input _18, input _17, input _20, input _19, 
            input _22, input _21, input _24, input _23, input _25, 
            output \SM_Sample_Output[1] , output \SM_Sample_Output[2] , 
            output DAC_Ready, output n17, input reset_n_c, input DAC_Send, 
            output n6, output n5, input n5936, output \Output_Data[17] , 
            input \SM_Sample_Position[1] , input \SM_Sample_Position[0] , 
            output n4678, output \SM_DAC_Out[2] , output \SM_DAC_Out[3] , 
            output \SM_DAC_Out[0] , output Clock_Counter, output \SM_DAC_Out[1] , 
            output o_DAC_SCK_c, output n2343, output n8215, input n4709, 
            input n1857, output n5636, input n6046, output o_DAC_MOSI_c, 
            output n1897, output n1864, output n6460, input n5939, input n7687, 
            output o_DAC_CS_c, output n4, input n5911);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    wire n7855;
    wire [31:0]r_Sample_R;   /* synthesis lineinfo="@8(15[13],15[23])"*/
    wire [9:0]n3983;
    wire [19:0]n3653;
    wire [23:0]Output_Data;   /* synthesis lineinfo="@8(16[13],16[24])"*/
    
    wire n2771, n6882, n9964, n6880, n9961, n6878, n9937;
    wire [31:0]r_Sample_L;   /* synthesis lineinfo="@8(14[13],14[23])"*/
    wire [9:0]n3949;
    
    wire n6876, n9925, n6874, n9913, n9910, n6871, n10123, n6869, 
        n10120, n6867, n10117, n6865, n10114, n6863, n10111, n9988, 
        n8245, n7853, n5934, n5935, n7849, n5763, GND_net_c, VCC_net_c;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i3 (.D(\r_Adder_Total[1][2] ), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[2]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i3.REGSET = "RESET";
    defparam r_Sample_R__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i4 (.D(\r_Adder_Total[1][3] ), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[3]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i4.REGSET = "RESET";
    defparam r_Sample_R__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i5 (.D(\r_Adder_Total[1][4] ), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[4]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i5.REGSET = "RESET";
    defparam r_Sample_R__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i6 (.D(\r_Adder_Total[1][5] ), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[5]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i6.REGSET = "RESET";
    defparam r_Sample_R__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i7 (.D(\r_Adder_Total[1][6] ), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[6]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i7.REGSET = "RESET";
    defparam r_Sample_R__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i8 (.D(\r_Adder_Total[1][7] ), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[7]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i8.REGSET = "RESET";
    defparam r_Sample_R__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i9 (.D(n3983[0]), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[8]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i9.REGSET = "RESET";
    defparam r_Sample_R__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i10 (.D(n3983[1]), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[9]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i10.REGSET = "RESET";
    defparam r_Sample_R__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i11 (.D(n3983[2]), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[10]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i11.REGSET = "RESET";
    defparam r_Sample_R__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i12 (.D(n3983[3]), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[11]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i12.REGSET = "RESET";
    defparam r_Sample_R__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i13 (.D(n3983[4]), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[12]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i13.REGSET = "RESET";
    defparam r_Sample_R__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i14 (.D(n3983[5]), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[13]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i14.REGSET = "RESET";
    defparam r_Sample_R__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i15 (.D(n3983[6]), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[14]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i15.REGSET = "RESET";
    defparam r_Sample_R__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i16 (.D(n3983[7]), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[15]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i16.REGSET = "RESET";
    defparam r_Sample_R__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i17 (.D(n3983[8]), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[16]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i17.REGSET = "RESET";
    defparam r_Sample_R__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_R__i18 (.D(n3983[9]), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_R[17]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i18.REGSET = "RESET";
    defparam r_Sample_R__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i0 (.D(n3653[0]), 
            .SP(n5310), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[0]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i0.REGSET = "RESET";
    defparam Output_Data__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ SM_Sample_Output__i0 (.D(n2771), 
            .SP(n6038), .CK(Main_Clock), .SR(reset_n_N_191), .Q(\SM_Sample_Output[0] ));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam SM_Sample_Output__i0.REGSET = "RESET";
    defparam SM_Sample_Output__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i9 (.D(n3949[0]), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[8]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i9.REGSET = "RESET";
    defparam r_Sample_L__i9.SRMODE = "CE_OVER_LSR";
    FA2 add_1637_11 (.A0(GND_net), .B0(_40), .C0(VCC_net), .D0(n6882), 
        .CI0(n6882), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n9964), 
        .CI1(n9964), .CO0(n9964), .S0(n3983[9]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1637_11.INIT0 = "0xc33c";
    defparam add_1637_11.INIT1 = "0xc33c";
    FA2 add_1637_9 (.A0(GND_net), .B0(_42), .C0(GND_net), .D0(n6880), 
        .CI0(n6880), .A1(GND_net), .B1(_41), .C1(GND_net), .D1(n9961), 
        .CI1(n9961), .CO0(n9961), .CO1(n6882), .S0(n3983[7]), .S1(n3983[8]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1637_9.INIT0 = "0xc33c";
    defparam add_1637_9.INIT1 = "0xc33c";
    FA2 add_1637_7 (.A0(GND_net), .B0(_44), .C0(GND_net), .D0(n6878), 
        .CI0(n6878), .A1(GND_net), .B1(_43), .C1(GND_net), .D1(n9937), 
        .CI1(n9937), .CO0(n9937), .CO1(n6880), .S0(n3983[5]), .S1(n3983[6]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1637_7.INIT0 = "0xc33c";
    defparam add_1637_7.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1340_i1_4_lut (.A(r_Sample_L[2]), 
            .B(r_Sample_R[2]), .C(n2788), .D(\SM_Sample_Output[0] ), .Z(n3653[0]));
    defparam mux_1340_i1_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i8 (.D(\r_Adder_Total[0][7] ), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[7]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i8.REGSET = "RESET";
    defparam r_Sample_L__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i7 (.D(\r_Adder_Total[0][6] ), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[6]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i7.REGSET = "RESET";
    defparam r_Sample_L__i7.SRMODE = "CE_OVER_LSR";
    FA2 add_1637_5 (.A0(GND_net), .B0(_46), .C0(GND_net), .D0(n6876), 
        .CI0(n6876), .A1(GND_net), .B1(_45), .C1(GND_net), .D1(n9925), 
        .CI1(n9925), .CO0(n9925), .CO1(n6878), .S0(n3983[3]), .S1(n3983[4]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1637_5.INIT0 = "0xc33c";
    defparam add_1637_5.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i6 (.D(\r_Adder_Total[0][5] ), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[5]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i6.REGSET = "RESET";
    defparam r_Sample_L__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i5 (.D(\r_Adder_Total[0][4] ), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[4]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i5.REGSET = "RESET";
    defparam r_Sample_L__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i4 (.D(\r_Adder_Total[0][3] ), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[3]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i4.REGSET = "RESET";
    defparam r_Sample_L__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i3 (.D(\r_Adder_Total[0][2] ), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[2]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i3.REGSET = "RESET";
    defparam r_Sample_L__i3.SRMODE = "CE_OVER_LSR";
    FA2 add_1637_3 (.A0(GND_net), .B0(_48), .C0(GND_net), .D0(n6874), 
        .CI0(n6874), .A1(GND_net), .B1(_47), .C1(VCC_net), .D1(n9913), 
        .CI1(n9913), .CO0(n9913), .CO1(n6876), .S0(n3983[1]), .S1(n3983[2]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1637_3.INIT0 = "0xc33c";
    defparam add_1637_3.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ SM_Sample_Output__i2 (.D(n7853), 
            .SP(n6038), .CK(Main_Clock), .SR(reset_n_N_191), .Q(\SM_Sample_Output[2] ));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam SM_Sample_Output__i2.REGSET = "RESET";
    defparam SM_Sample_Output__i2.SRMODE = "CE_OVER_LSR";
    FA2 add_1637_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\<NoName> ), .C1(VCC_net), .D1(n9910), .CI1(n9910), .CO0(n9910), 
        .CO1(n6874), .S1(n3983[0]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1637_1.INIT0 = "0xc33c";
    defparam add_1637_1.INIT1 = "0xc33c";
    FA2 add_1614_11 (.A0(GND_net), .B0(_16), .C0(VCC_net), .D0(n6871), 
        .CI0(n6871), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n10123), 
        .CI1(n10123), .CO0(n10123), .S0(n3949[9]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1614_11.INIT0 = "0xc33c";
    defparam add_1614_11.INIT1 = "0xc33c";
    FA2 add_1614_9 (.A0(GND_net), .B0(_18), .C0(GND_net), .D0(n6869), 
        .CI0(n6869), .A1(GND_net), .B1(_17), .C1(GND_net), .D1(n10120), 
        .CI1(n10120), .CO0(n10120), .CO1(n6871), .S0(n3949[7]), .S1(n3949[8]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1614_9.INIT0 = "0xc33c";
    defparam add_1614_9.INIT1 = "0xc33c";
    FA2 add_1614_7 (.A0(GND_net), .B0(_20), .C0(GND_net), .D0(n6867), 
        .CI0(n6867), .A1(GND_net), .B1(_19), .C1(GND_net), .D1(n10117), 
        .CI1(n10117), .CO0(n10117), .CO1(n6869), .S0(n3949[5]), .S1(n3949[6]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1614_7.INIT0 = "0xc33c";
    defparam add_1614_7.INIT1 = "0xc33c";
    FA2 add_1614_5 (.A0(GND_net), .B0(_22), .C0(GND_net), .D0(n6865), 
        .CI0(n6865), .A1(GND_net), .B1(_21), .C1(GND_net), .D1(n10114), 
        .CI1(n10114), .CO0(n10114), .CO1(n6867), .S0(n3949[3]), .S1(n3949[4]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1614_5.INIT0 = "0xc33c";
    defparam add_1614_5.INIT1 = "0xc33c";
    FA2 add_1614_3 (.A0(GND_net), .B0(_24), .C0(GND_net), .D0(n6863), 
        .CI0(n6863), .A1(GND_net), .B1(_23), .C1(VCC_net), .D1(n10111), 
        .CI1(n10111), .CO0(n10111), .CO1(n6865), .S0(n3949[1]), .S1(n3949[2]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1614_3.INIT0 = "0xc33c";
    defparam add_1614_3.INIT1 = "0xc33c";
    FA2 add_1614_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(_25), .C1(VCC_net), .D1(n9988), .CI1(n9988), .CO0(n9988), 
        .CO1(n6863), .S1(n3949[0]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1614_1.INIT0 = "0xc33c";
    defparam add_1614_1.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B+((D)+!C))))" *) LUT4 i3877_3_lut_4_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[2] ), .D(DAC_Ready), 
            .Z(n2771));   /* synthesis lineinfo="@8(74[4],74[14])"*/
    defparam i3877_3_lut_4_lut_4_lut.INIT = "0x5545";
    (* lut_function="(!((B+!(C+!(D)))+!A))" *) LUT4 i2_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n8245), .C(DAC_Ready), .D(\SM_Sample_Output[1] ), .Z(n5310));
    defparam i2_4_lut.INIT = "0x2022";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i1_4_lut_4_lut_3_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[2] ), .Z(n17));   /* synthesis lineinfo="@8(74[4],74[14])"*/
    defparam i1_4_lut_4_lut_3_lut.INIT = "0x1414";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .Z(n7853));   /* synthesis lineinfo="@8(38[4],80[11])"*/
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i3572_3_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n2788), .C(n5310), .D(Output_Data[21]), .Z(n5934));
    defparam i3572_3_lut_4_lut.INIT = "0xefe0";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i3573_3_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n2788), .C(n5310), .D(Output_Data[20]), .Z(n5935));
    defparam i3573_3_lut_4_lut.INIT = "0xefe0";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ SM_Sample_Output__i1 (.D(n7849), 
            .SP(n6038), .CK(Main_Clock), .SR(reset_n_N_191), .Q(\SM_Sample_Output[1] ));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam SM_Sample_Output__i1.REGSET = "RESET";
    defparam SM_Sample_Output__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i15 (.D(n3653[15]), 
            .SP(n5310), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[15]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i15.REGSET = "RESET";
    defparam Output_Data__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1340_i16_4_lut (.A(r_Sample_L[17]), 
            .B(r_Sample_R[17]), .C(n2788), .D(\SM_Sample_Output[0] ), 
            .Z(n3653[15]));
    defparam mux_1340_i16_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i14 (.D(n3653[14]), 
            .SP(n5310), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[14]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i14.REGSET = "RESET";
    defparam Output_Data__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i13 (.D(n3653[13]), 
            .SP(n5310), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[13]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i13.REGSET = "RESET";
    defparam Output_Data__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i12 (.D(n3653[12]), 
            .SP(n5310), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[12]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i12.REGSET = "RESET";
    defparam Output_Data__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i11 (.D(n3653[11]), 
            .SP(n5310), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[11]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i11.REGSET = "RESET";
    defparam Output_Data__i11.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1340_i15_4_lut (.A(r_Sample_L[16]), 
            .B(r_Sample_R[16]), .C(n2788), .D(\SM_Sample_Output[0] ), 
            .Z(n3653[14]));
    defparam mux_1340_i15_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i10 (.D(n3653[10]), 
            .SP(n5310), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[10]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i10.REGSET = "RESET";
    defparam Output_Data__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i9 (.D(n3653[9]), 
            .SP(n5310), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[9]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i9.REGSET = "RESET";
    defparam Output_Data__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i8 (.D(n3653[8]), 
            .SP(n5310), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[8]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i8.REGSET = "RESET";
    defparam Output_Data__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i16 (.D(\SM_Sample_Output[0] ), 
            .SP(n5310), .CK(Main_Clock), .SR(n5763), .Q(Output_Data[16]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i16.REGSET = "RESET";
    defparam Output_Data__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i7 (.D(n3653[7]), 
            .SP(n5310), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[7]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i7.REGSET = "RESET";
    defparam Output_Data__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i6 (.D(n3653[6]), 
            .SP(n5310), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[6]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i6.REGSET = "RESET";
    defparam Output_Data__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i5 (.D(n3653[5]), 
            .SP(n5310), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[5]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i5.REGSET = "RESET";
    defparam Output_Data__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i4 (.D(n3653[4]), 
            .SP(n5310), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[4]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i4.REGSET = "RESET";
    defparam Output_Data__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i3 (.D(n3653[3]), 
            .SP(n5310), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[3]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i3.REGSET = "RESET";
    defparam Output_Data__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i2 (.D(n3653[2]), 
            .SP(n5310), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[2]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i2.REGSET = "RESET";
    defparam Output_Data__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i1 (.D(n3653[1]), 
            .SP(n5310), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[1]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i1.REGSET = "RESET";
    defparam Output_Data__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i10 (.D(n3949[1]), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[9]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i10.REGSET = "RESET";
    defparam r_Sample_L__i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1340_i14_4_lut (.A(r_Sample_L[15]), 
            .B(r_Sample_R[15]), .C(n2788), .D(\SM_Sample_Output[0] ), 
            .Z(n3653[13]));
    defparam mux_1340_i14_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1340_i13_4_lut (.A(r_Sample_L[14]), 
            .B(r_Sample_R[14]), .C(n2788), .D(\SM_Sample_Output[0] ), 
            .Z(n3653[12]));
    defparam mux_1340_i13_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i718_3_lut_4_lut (.A(\SM_Sample_Output[2] ), 
            .B(DAC_Ready), .C(\SM_Sample_Output[0] ), .D(\SM_Sample_Output[1] ), 
            .Z(n2788));
    defparam i718_3_lut_4_lut.INIT = "0x4000";
    (* lut_function="((B)+!A)" *) LUT4 i5377_2_lut_2_lut (.A(reset_n_c), .B(\SM_Sample_Output[2] ), 
            .Z(n8245));
    defparam i5377_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_410 (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[2] ), .Z(n7855));   /* synthesis lineinfo="@8(38[4],80[11])"*/
    defparam i1_2_lut_adj_410.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i11 (.D(n3949[2]), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[10]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i11.REGSET = "RESET";
    defparam r_Sample_L__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i12 (.D(n3949[3]), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[11]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i12.REGSET = "RESET";
    defparam r_Sample_L__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i13 (.D(n3949[4]), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[12]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i13.REGSET = "RESET";
    defparam r_Sample_L__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i14 (.D(n3949[5]), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[13]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i14.REGSET = "RESET";
    defparam r_Sample_L__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i15 (.D(n3949[6]), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[14]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i15.REGSET = "RESET";
    defparam r_Sample_L__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i16 (.D(n3949[7]), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[15]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i16.REGSET = "RESET";
    defparam r_Sample_L__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i17 (.D(n3949[8]), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[16]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i17.REGSET = "RESET";
    defparam r_Sample_L__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ r_Sample_L__i18 (.D(n3949[9]), 
            .SP(n2994), .CK(Main_Clock), .SR(reset_n_N_191), .Q(r_Sample_L[17]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i18.REGSET = "RESET";
    defparam r_Sample_L__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i17 (.D(n5936), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Output_Data[17] ));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i17.REGSET = "RESET";
    defparam Output_Data__i17.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1340_i12_4_lut (.A(r_Sample_L[13]), 
            .B(r_Sample_R[13]), .C(n2788), .D(\SM_Sample_Output[0] ), 
            .Z(n3653[11]));
    defparam mux_1340_i12_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B))" *) LUT4 i4_2_lut (.A(DAC_Send), .B(DAC_Ready), 
            .Z(n6));   /* synthesis lineinfo="@8(43[10],43[30])"*/
    defparam i4_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 SM_Sample_Output_3__I_0_65_i5_2_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .Z(n5));   /* synthesis lineinfo="@8(39[4],39[14])"*/
    defparam SM_Sample_Output_3__I_0_65_i5_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i20 (.D(n5935), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[20]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i20.REGSET = "RESET";
    defparam Output_Data__i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ Output_Data__i21 (.D(n5934), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[21]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i21.REGSET = "RESET";
    defparam Output_Data__i21.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i15_2_lut (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[0] ), .Z(n7849));   /* synthesis lineinfo="@8(38[4],80[11])"*/
    defparam i15_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i6004_2_lut_3_lut (.A(\SM_Sample_Position[1] ), 
            .B(reset_n_c), .C(\SM_Sample_Position[0] ), .Z(n4678));
    defparam i6004_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1340_i11_4_lut (.A(r_Sample_L[12]), 
            .B(r_Sample_R[12]), .C(n2788), .D(\SM_Sample_Output[0] ), 
            .Z(n3653[10]));
    defparam mux_1340_i11_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1340_i10_4_lut (.A(r_Sample_L[11]), 
            .B(r_Sample_R[11]), .C(n2788), .D(\SM_Sample_Output[0] ), 
            .Z(n3653[9]));
    defparam mux_1340_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1340_i9_4_lut (.A(r_Sample_L[10]), 
            .B(r_Sample_R[10]), .C(n2788), .D(\SM_Sample_Output[0] ), 
            .Z(n3653[8]));
    defparam mux_1340_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B))" *) LUT4 i3401_2_lut (.A(n5310), .B(n2788), 
            .Z(n5763));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i3401_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1340_i8_4_lut (.A(r_Sample_L[9]), 
            .B(r_Sample_R[9]), .C(n2788), .D(\SM_Sample_Output[0] ), .Z(n3653[7]));
    defparam mux_1340_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1340_i7_4_lut (.A(r_Sample_L[8]), 
            .B(r_Sample_R[8]), .C(n2788), .D(\SM_Sample_Output[0] ), .Z(n3653[6]));
    defparam mux_1340_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1340_i6_4_lut (.A(r_Sample_L[7]), 
            .B(r_Sample_R[7]), .C(n2788), .D(\SM_Sample_Output[0] ), .Z(n3653[5]));
    defparam mux_1340_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1340_i5_4_lut (.A(r_Sample_L[6]), 
            .B(r_Sample_R[6]), .C(n2788), .D(\SM_Sample_Output[0] ), .Z(n3653[4]));
    defparam mux_1340_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1340_i4_4_lut (.A(r_Sample_L[5]), 
            .B(r_Sample_R[5]), .C(n2788), .D(\SM_Sample_Output[0] ), .Z(n3653[3]));
    defparam mux_1340_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1340_i3_4_lut (.A(r_Sample_L[4]), 
            .B(r_Sample_R[4]), .C(n2788), .D(\SM_Sample_Output[0] ), .Z(n3653[2]));
    defparam mux_1340_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1340_i2_4_lut (.A(r_Sample_L[3]), 
            .B(r_Sample_R[3]), .C(n2788), .D(\SM_Sample_Output[0] ), .Z(n3653[1]));
    defparam mux_1340_i2_4_lut.INIT = "0xcac0";
    DAC_SPI_Out dac (.\SM_DAC_Out[2] (\SM_DAC_Out[2] ), .\SM_DAC_Out[3] (\SM_DAC_Out[3] ), 
            .\SM_DAC_Out[0] (\SM_DAC_Out[0] ), .DAC_Send(DAC_Send_adj_1), 
            .reset_n_c(reset_n_c), .Clock_Counter(Clock_Counter), .\SM_DAC_Out[1] (\SM_DAC_Out[1] ), 
            .o_DAC_SCK_c(o_DAC_SCK_c), .\Output_Data[0] (Output_Data[0]), 
            .Main_Clock(Main_Clock), .\Output_Data[1] (Output_Data[1]), 
            .\Output_Data[2] (Output_Data[2]), .\Output_Data[3] (Output_Data[3]), 
            .\Output_Data[4] (Output_Data[4]), .\Output_Data[5] (Output_Data[5]), 
            .\Output_Data[6] (Output_Data[6]), .\Output_Data[7] (Output_Data[7]), 
            .\Output_Data[8] (Output_Data[8]), .\Output_Data[9] (Output_Data[9]), 
            .\Output_Data[10] (Output_Data[10]), .\Output_Data[11] (Output_Data[11]), 
            .\Output_Data[12] (Output_Data[12]), .\Output_Data[13] (Output_Data[13]), 
            .\Output_Data[14] (Output_Data[14]), .\Output_Data[15] (Output_Data[15]), 
            .\Output_Data[16] (Output_Data[16]), .\Output_Data[17] (\Output_Data[17] ), 
            .\Output_Data[20] (Output_Data[20]), .\Output_Data[21] (Output_Data[21]), 
            .n2343(n2343), .n8215(n8215), .n4709(n4709), .n1857(n1857), 
            .n5636(n5636), .n6046(n6046), .o_DAC_MOSI_c(o_DAC_MOSI_c), 
            .reset_n_N_191(reset_n_N_191), .n1897(n1897), .n1864(n1864), 
            .DAC_Ready(DAC_Ready), .n6460(n6460), .n5939(n5939), .n7687(n7687), 
            .o_DAC_CS_c(o_DAC_CS_c), .n4(n4), .n5911(n5911));   /* synthesis lineinfo="@8(20[14],20[190])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=109, LSE_RLINE=118 *) FD1P3XZ DAC_Send_c (.D(n7855), 
            .SP(n13), .CK(Main_Clock), .SR(reset_n_N_191), .Q(DAC_Send_adj_1));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module DAC_SPI_Out
//

module DAC_SPI_Out (output \SM_DAC_Out[2] , output \SM_DAC_Out[3] , output \SM_DAC_Out[0] , 
            input DAC_Send, input reset_n_c, output Clock_Counter, output \SM_DAC_Out[1] , 
            output o_DAC_SCK_c, input \Output_Data[0] , input Main_Clock, 
            input \Output_Data[1] , input \Output_Data[2] , input \Output_Data[3] , 
            input \Output_Data[4] , input \Output_Data[5] , input \Output_Data[6] , 
            input \Output_Data[7] , input \Output_Data[8] , input \Output_Data[9] , 
            input \Output_Data[10] , input \Output_Data[11] , input \Output_Data[12] , 
            input \Output_Data[13] , input \Output_Data[14] , input \Output_Data[15] , 
            input \Output_Data[16] , input \Output_Data[17] , input \Output_Data[20] , 
            input \Output_Data[21] , output n2343, output n8215, input n4709, 
            input n1857, output n5636, input n6046, output o_DAC_MOSI_c, 
            output reset_n_N_191, output n1897, output n1864, output DAC_Ready, 
            output n6460, input n5939, input n7687, output o_DAC_CS_c, 
            output n4, input n5911);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    wire n10, n7915, n5536, n5122, n6217, n2955, n15, n4_c, 
        n5465, n8237, n22, n8271;
    wire [0:23]r_Data_To_Send;   /* synthesis lineinfo="@4(13[13],13[27])"*/
    wire [4:0]Current_Bit;   /* synthesis lineinfo="@4(14[12],14[23])"*/
    
    wire n8560, n8559;
    wire [4:0]n25;
    
    wire n9206, n9209, n8562, n8563, n24, n7897, n9212, n9215, 
        n6231, n6667, n5764, n7598, n6, o_Ready_N_1086, n5321;
    wire [0:0]n2293;
    
    wire n8565, n8566, o_SPI_Data_N_1084, n15_adj_1167, n9203, n6458;
    wire [0:0]n2321;
    
    wire n9200, n8569, n8568, GND_net, VCC_net;
    
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i3_3_lut_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[3] ), .C(n10), .D(n7915), .Z(n5536));
    defparam i3_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i3_4_lut (.A(\SM_DAC_Out[3] ), 
            .B(n5122), .C(n7915), .D(n6217), .Z(n2955));
    defparam i3_4_lut.INIT = "0x0040";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(\SM_DAC_Out[0] ), .B(DAC_Send), 
            .Z(n5122));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_402 (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n7915));
    defparam i1_2_lut_adj_402.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i3854_2_lut (.A(\SM_DAC_Out[2] ), .B(\SM_DAC_Out[1] ), 
            .Z(n6217));
    defparam i3854_2_lut.INIT = "0xeeee";
    (* lut_function="((B (C (D)))+!A)" *) LUT4 i1_4_lut_4_lut (.A(reset_n_c), 
            .B(Clock_Counter), .C(n15), .D(n4_c), .Z(n5465));
    defparam i1_4_lut_4_lut.INIT = "0xd555";
    (* lut_function="((B (C)+!B (C+!(D)))+!A)" *) LUT4 i1_4_lut (.A(Clock_Counter), 
            .B(n8237), .C(n22), .D(n8271), .Z(o_DAC_SCK_c));   /* synthesis lineinfo="@4(23[23],23[120])"*/
    defparam i1_4_lut.INIT = "0xf5f7";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i22 (.D(\Output_Data[1] ), 
            .SP(n2955), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[22]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i22.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i22.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i5369_2_lut (.A(Current_Bit[3]), .B(Current_Bit[0]), 
            .Z(n8237));
    defparam i5369_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i21 (.D(\Output_Data[2] ), 
            .SP(n2955), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[21]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i21.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i21.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))" *) LUT4 i5403_3_lut (.A(Current_Bit[2]), 
            .B(Current_Bit[1]), .C(Current_Bit[4]), .Z(n8271));
    defparam i5403_3_lut.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i20 (.D(\Output_Data[3] ), 
            .SP(n2955), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[20]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i20.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i19 (.D(\Output_Data[4] ), 
            .SP(n2955), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[19]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i19.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i18 (.D(\Output_Data[5] ), 
            .SP(n2955), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[18]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i18.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i17 (.D(\Output_Data[6] ), 
            .SP(n2955), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[17]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i17.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i16 (.D(\Output_Data[7] ), 
            .SP(n2955), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[16]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i16.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i15 (.D(\Output_Data[8] ), 
            .SP(n2955), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[15]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i15.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i14 (.D(\Output_Data[9] ), 
            .SP(n2955), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[14]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i14.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i13 (.D(\Output_Data[10] ), 
            .SP(n2955), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[13]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i13.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i12 (.D(\Output_Data[11] ), 
            .SP(n2955), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[12]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i12.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i11 (.D(\Output_Data[12] ), 
            .SP(n2955), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[11]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i11.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i10 (.D(\Output_Data[13] ), 
            .SP(n2955), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[10]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i10.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i9 (.D(\Output_Data[14] ), 
            .SP(n2955), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[9]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i9.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i8 (.D(\Output_Data[15] ), 
            .SP(n2955), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[8]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i8.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i7 (.D(\Output_Data[16] ), 
            .SP(n2955), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[7]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i7.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i6 (.D(\Output_Data[17] ), 
            .SP(n2955), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[6]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i6.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i3 (.D(\Output_Data[20] ), 
            .SP(n2955), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[3]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i3.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i2 (.D(\Output_Data[21] ), 
            .SP(n2955), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[2]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i2.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5599_3_lut (.A(r_Data_To_Send[10]), 
            .B(r_Data_To_Send[11]), .C(Current_Bit[0]), .Z(n8560));
    defparam i5599_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5598_3_lut (.A(r_Data_To_Send[8]), 
            .B(r_Data_To_Send[9]), .C(Current_Bit[0]), .Z(n8559));
    defparam i5598_3_lut.INIT = "0xcaca";
    FD1P3XZ Current_Bit_848__i4 (.D(n25[4]), .SP(n5536), .CK(Main_Clock), 
            .SR(n5764), .Q(Current_Bit[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_848__i4.REGSET = "RESET";
    defparam Current_Bit_848__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))" *) LUT4 i4296_2_lut_4_lut (.A(Current_Bit[3]), 
            .B(Current_Bit[1]), .C(Current_Bit[0]), .D(Current_Bit[2]), 
            .Z(n25[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4296_2_lut_4_lut.INIT = "0x6aaa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n9206_bdd_4_lut (.A(n9206), 
            .B(n8560), .C(n8559), .D(Current_Bit[2]), .Z(n9209));
    defparam n9206_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[1]_bdd_4_lut  (.A(Current_Bit[1]), 
            .B(n8562), .C(n8563), .D(Current_Bit[2]), .Z(n9206));
    defparam \Current_Bit[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(!(A (C (D))+!A !(B+!(C (D)))))" *) LUT4 i1_3_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(n2343), .C(n24), .D(Clock_Counter), .Z(n7897));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i1_3_lut_4_lut.INIT = "0x4fff";
    (* lut_function="(A (B (C)+!B (C (D)))+!A !(B+!(C (D))))" *) LUT4 i1_4_lut_4_lut_adj_403 (.A(\SM_DAC_Out[0] ), 
            .B(n2343), .C(n24), .D(\SM_DAC_Out[2] ), .Z(n4_c));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i1_4_lut_4_lut_adj_403.INIT = "0xb080";
    (* lut_function="(!(A))" *) LUT4 i4280_1_lut (.A(Current_Bit[0]), .Z(n25[0]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4280_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i4282_2_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .Z(n25[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4282_2_lut.INIT = "0x6666";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n9212_bdd_4_lut (.A(n9212), 
            .B(r_Data_To_Send[3]), .C(r_Data_To_Send[2]), .D(Current_Bit[2]), 
            .Z(n9215));
    defparam n9212_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B (D)+!B !(C+!(D)))+!A (D))" *) LUT4 i5941_2_lut_4_lut (.A(n7915), 
            .B(n8215), .C(n4709), .D(n1857), .Z(n6231));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i5941_2_lut_4_lut.INIT = "0xdf00";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[0]_bdd_4_lut  (.A(Current_Bit[0]), 
            .B(r_Data_To_Send[6]), .C(r_Data_To_Send[7]), .D(Current_Bit[2]), 
            .Z(n9212));
    defparam \Current_Bit[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i3274_2_lut_4_lut (.A(n7915), 
            .B(n8215), .C(n4709), .D(n1857), .Z(n5636));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i3274_2_lut_4_lut.INIT = "0x2000";
    (* lut_function="(A (B (C)))" *) LUT4 i4292_2_lut_3_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .C(Current_Bit[2]), .Z(n6667));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4292_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i4289_2_lut_3_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .C(Current_Bit[2]), .Z(n25[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4289_2_lut_3_lut.INIT = "0x7878";
    FD1P3XZ Current_Bit_848__i3 (.D(n25[3]), .SP(n5536), .CK(Main_Clock), 
            .SR(n5764), .Q(Current_Bit[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_848__i3.REGSET = "RESET";
    defparam Current_Bit_848__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_848__i2 (.D(n25[2]), .SP(n5536), .CK(Main_Clock), 
            .SR(n5764), .Q(Current_Bit[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_848__i2.REGSET = "RESET";
    defparam Current_Bit_848__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_848__i0 (.D(n25[0]), .SP(n5536), .CK(Main_Clock), 
            .SR(n5764), .Q(Current_Bit[0]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_848__i0.REGSET = "RESET";
    defparam Current_Bit_848__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_SPI_Data (.D(n7598), 
            .SP(n6046), .CK(Main_Clock), .SR(reset_n_N_191), .Q(o_DAC_MOSI_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_Data.REGSET = "RESET";
    defparam o_SPI_Data.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_848__i1 (.D(n25[1]), .SP(n5536), .CK(Main_Clock), 
            .SR(n5764), .Q(Current_Bit[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_848__i1.REGSET = "RESET";
    defparam Current_Bit_848__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i4_4_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[3]), .C(Current_Bit[4]), .D(n6), .Z(n1897));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4_4_lut.INIT = "0x2000";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i2 (.D(\SM_DAC_Out[1] ), 
            .SP(n1857), .CK(Main_Clock), .SR(n6231), .Q(\SM_DAC_Out[2] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i2.REGSET = "RESET";
    defparam SM_DAC_Out_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i0 (.D(n1864), 
            .SP(n1857), .CK(Main_Clock), .SR(n5636), .Q(\SM_DAC_Out[0] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i0.REGSET = "RESET";
    defparam SM_DAC_Out_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i2_3_lut (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .C(n2343), .Z(n15));
    defparam i2_3_lut.INIT = "0xdfdf";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_Ready (.D(o_Ready_N_1086), 
            .SP(n5321), .CK(Main_Clock), .SR(reset_n_N_191), .Q(DAC_Ready));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_Ready.REGSET = "SET";
    defparam o_Ready.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i3 (.D(n5939), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[3] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i3.REGSET = "RESET";
    defparam SM_DAC_Out_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_404 (.A(Current_Bit[2]), 
            .B(Current_Bit[0]), .Z(n6));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_adj_404.INIT = "0x8888";
    (* lut_function="(!(A+!(B)))" *) LUT4 i3882_2_lut (.A(DAC_Send), .B(\SM_DAC_Out[0] ), 
            .Z(n2293[0]));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i3882_2_lut.INIT = "0x4444";
    (* lut_function="(A+(B))" *) LUT4 i4097_2_lut (.A(\SM_DAC_Out[0] ), .B(n1897), 
            .Z(n6460));
    defparam i4097_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i4303_3_lut (.A(Current_Bit[4]), 
            .B(Current_Bit[3]), .C(n6667), .Z(n25[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4303_3_lut.INIT = "0x6a6a";
    (* lut_function="(!(A))" *) LUT4 i8_1_lut (.A(reset_n_c), .Z(reset_n_N_191));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i8_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5604_3_lut (.A(r_Data_To_Send[20]), 
            .B(r_Data_To_Send[21]), .C(Current_Bit[0]), .Z(n8565));
    defparam i5604_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5605_3_lut (.A(r_Data_To_Send[22]), 
            .B(r_Data_To_Send[23]), .C(Current_Bit[0]), .Z(n8566));
    defparam i5605_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A !(B (C))))" *) LUT4 i21_3_lut (.A(\SM_DAC_Out[1] ), 
            .B(\SM_DAC_Out[0] ), .C(DAC_Send), .Z(n10));
    defparam i21_3_lut.INIT = "0x6262";
    (* lut_function="(A (B+((D)+!C)))" *) LUT4 i3402_4_lut (.A(n5536), .B(n8215), 
            .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[0] ), .Z(n5764));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i3402_4_lut.INIT = "0xaa8a";
    (* lut_function="(A+(B))" *) LUT4 i5347_2_lut (.A(\SM_DAC_Out[2] ), .B(\SM_DAC_Out[3] ), 
            .Z(n8215));
    defparam i5347_2_lut.INIT = "0xeeee";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i2_3_lut_adj_405 (.A(n2343), 
            .B(o_SPI_Data_N_1084), .C(\SM_DAC_Out[0] ), .Z(n7598));
    defparam i2_3_lut_adj_405.INIT = "0x0808";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 Current_Bit_4__I_0_i31_4_lut (.A(n15_adj_1167), 
            .B(n9203), .C(Current_Bit[4]), .D(Current_Bit[3]), .Z(o_SPI_Data_N_1084));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i31_4_lut.INIT = "0x0aca";
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 i5951_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(n6458), .D(n7915), .Z(n1864));   /* synthesis lineinfo="@4(26[3],82[6])"*/
    defparam i5951_4_lut.INIT = "0xfdff";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 Current_Bit_4__I_0_i15_4_lut (.A(n9215), 
            .B(n9209), .C(Current_Bit[3]), .D(Current_Bit[1]), .Z(n15_adj_1167));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i15_4_lut.INIT = "0xcac0";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i1 (.D(n7687), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[1] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i1.REGSET = "RESET";
    defparam SM_DAC_Out_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_SPI_CS (.D(n2321[0]), 
            .SP(n5465), .CK(Main_Clock), .SR(reset_n_N_191), .Q(o_DAC_CS_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_CS.REGSET = "SET";
    defparam o_SPI_CS.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ Clock_Counter_c (.D(n5911), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Counter));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam Clock_Counter_c.REGSET = "RESET";
    defparam Clock_Counter_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D)))+!A (B (C+!(D))))" *) LUT4 i2_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(n4), .C(n2293[0]), .D(n2343), .Z(o_Ready_N_1086));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i2_4_lut.INIT = "0xc044";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_406 (.A(Clock_Counter), 
            .B(n24), .Z(n4));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i1_2_lut_adj_406.INIT = "0x8888";
    (* lut_function="(A+(B+!(C+(D))))" *) LUT4 i2_4_lut_adj_407 (.A(reset_n_N_191), 
            .B(DAC_Send), .C(n2321[0]), .D(n7897), .Z(n5321));
    defparam i2_4_lut_adj_407.INIT = "0xeeef";
    (* lut_function="(!((B)+!A))" *) LUT4 i3883_2_lut (.A(\SM_DAC_Out[2] ), 
            .B(n2343), .Z(n2321[0]));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i3883_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C+!(D)))))" *) LUT4 i2_3_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(\SM_DAC_Out[2] ), .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[3] ), 
            .Z(n22));
    defparam i2_3_lut_4_lut.INIT = "0x0102";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n9200_bdd_4_lut (.A(n9200), 
            .B(n8569), .C(n8568), .D(Current_Bit[2]), .Z(n9203));
    defparam n9200_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (B+(C+(D)))+!A (B (C+(D))+!B (C (D)+!C !(D)))))" *) LUT4 i1_4_lut_4_lut_adj_408 (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[0] ), .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[3] ), 
            .Z(n24));
    defparam i1_4_lut_4_lut_adj_408.INIT = "0x0116";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C+!(D)))))" *) LUT4 i1_3_lut_4_lut_adj_409 (.A(\SM_DAC_Out[0] ), 
            .B(\SM_DAC_Out[2] ), .C(\SM_DAC_Out[3] ), .D(\SM_DAC_Out[1] ), 
            .Z(n2343));
    defparam i1_3_lut_4_lut_adj_409.INIT = "0x0102";
    (* lut_function="(A+(B))" *) LUT4 i4095_2_lut (.A(\SM_DAC_Out[0] ), .B(\SM_DAC_Out[3] ), 
            .Z(n6458));
    defparam i4095_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5608_3_lut (.A(r_Data_To_Send[18]), 
            .B(r_Data_To_Send[19]), .C(Current_Bit[0]), .Z(n8569));
    defparam i5608_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5607_3_lut (.A(r_Data_To_Send[16]), 
            .B(r_Data_To_Send[17]), .C(Current_Bit[0]), .Z(n8568));
    defparam i5607_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5601_3_lut (.A(r_Data_To_Send[12]), 
            .B(r_Data_To_Send[13]), .C(Current_Bit[0]), .Z(n8562));
    defparam i5601_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5602_3_lut (.A(r_Data_To_Send[14]), 
            .B(r_Data_To_Send[15]), .C(Current_Bit[0]), .Z(n8563));
    defparam i5602_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[1]_bdd_4_lut_121  (.A(Current_Bit[1]), 
            .B(n8565), .C(n8566), .D(Current_Bit[2]), .Z(n9200));
    defparam \Current_Bit[1]_bdd_4_lut_121 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i23 (.D(\Output_Data[0] ), 
            .SP(n2955), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[23]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i23.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i23.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module Adder
//

module Adder (input reset_n_c, output \Adder_Total[1][5] , input Main_Clock, 
            input Adder_Clear, output \Adder_Total[1][4] , output \Adder_Total[1][3] , 
            output \Adder_Total[1][2] , input [1:0]Adder_Start, output \Adder_Total[1][6] , 
            output \Adder_Total[1][7] , output n2953, input \SM_Adder[0] , 
            output n2951, output \Adder_Total[1][8] , input GND_net, output \Adder_Total[1][17] , 
            output \Working_Total[26] , output \Working_Total[27] , output \Adder_Total[1][15] , 
            output \Working_Total[24] , output \Adder_Total[1][16] , output \Working_Total[25] , 
            output \Adder_Total[1][13] , output \Working_Total[22] , output \Adder_Total[1][14] , 
            output \Working_Total[23] , output \Adder_Total[1][11] , output \Working_Total[20] , 
            output \Adder_Total[1][12] , output \Working_Total[21] , output \Adder_Total[1][9] , 
            output \Working_Total[18] , output \Adder_Total[1][10] , output \Working_Total[19] , 
            output \Working_Total[16] , output \Working_Total[17] , output \Working_Total[14] , 
            output \Working_Total[15] , output \Working_Total[12] , output \Working_Total[13] , 
            output \Working_Total[10] , output \Working_Total[11] , output \Working_Total[9] , 
            input n5943, input n5910, input n5909, input n5908, input n5907, 
            input n5906, input n5901, input n5899, input n5898, input n5894, 
            input n5893, input n5888, input n5887, input n5886, input n5885, 
            input n5884, input n5883, input n5882, input n5881);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    wire [31:0]n167;
    
    wire n5841, n5821, n2989, n5819, n5656, n5817, n5813, n5815;
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@12(73[21],73[32])"*/
    wire [1:0]SM_Adder;   /* synthesis lineinfo="@3(20[12],20[20])"*/
    wire [1:0]n8;
    
    wire n5847, n5845, n5839, n5823, n5825, n5843, n5827, n5829, 
        n6785, n10165, n6783, n10162, n6781, n10159, n6779, n10156, 
        n6777, n10126, n6775, n10003, n6773, n9904, n6771, n9901, 
        n6769, n9898, n9895, n5831, n5833, n5835, n5837, VCC_net, 
        GND_net_c;
    
    (* lut_function="(A (B))" *) LUT4 i4037_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n5841));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4037_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i4 (.D(n5819), 
            .SP(n2989), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][4] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i3 (.D(n5817), 
            .SP(n2989), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][3] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i3885_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n5656));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3885_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i2 (.D(n5815), 
            .SP(n2989), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][2] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4023_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n5813));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4023_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i1 (.D(n5813), 
            .SP(n2989), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [1]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ SM_Adder__i0 (.D(n8[0]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(SM_Adder[0]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam SM_Adder__i0.REGSET = "RESET";
    defparam SM_Adder__i0.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i3845_3_lut_3_lut_3_lut (.A(SM_Adder[0]), 
            .B(reset_n_c), .C(Adder_Start[1]), .Z(n8[0]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3845_3_lut_3_lut_3_lut.INIT = "0x4040";
    (* lut_function="(A (B))" *) LUT4 i4040_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n5847));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4040_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i6 (.D(n5823), 
            .SP(n2989), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][6] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4039_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n5845));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4039_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4036_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n5839));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4036_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))" *) LUT4 i2158_2_lut_2_lut (.A(SM_Adder[0]), 
            .B(reset_n_c), .Z(n2989));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i2158_2_lut_2_lut.INIT = "0xbbbb";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i7 (.D(n5825), 
            .SP(n2989), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][7] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i0 (.D(n5656), 
            .SP(n2989), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [0]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4038_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n5843));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4038_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4030_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n5827));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4030_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut (.A(reset_n_c), 
            .B(Adder_Clear), .C(SM_Adder[0]), .D(Adder_Start[1]), .Z(n2953));
    defparam i2_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut_adj_401 (.A(reset_n_c), 
            .B(Adder_Clear), .C(\SM_Adder[0] ), .D(Adder_Start[0]), .Z(n2951));
    defparam i2_3_lut_4_lut_adj_401.INIT = "0x0200";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i8 (.D(n5827), 
            .SP(n2989), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][8] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4031_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n5829));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4031_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4028_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n5823));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4028_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i9 (.D(n5829), 
            .SP(n2989), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][9] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4027_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n5821));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4027_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[1][17] ), .C0(\Working_Total[26] ), 
        .D0(n6785), .CI0(n6785), .A1(GND_net), .B1(\Adder_Total[1] [18]), 
        .C1(\Working_Total[27] ), .D1(n10165), .CI1(n10165), .CO0(n10165), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[1][15] ), .C0(\Working_Total[24] ), 
        .D0(n6783), .CI0(n6783), .A1(GND_net), .B1(\Adder_Total[1][16] ), 
        .C1(\Working_Total[25] ), .D1(n10162), .CI1(n10162), .CO0(n10162), 
        .CO1(n6785), .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[1][13] ), .C0(\Working_Total[22] ), 
        .D0(n6781), .CI0(n6781), .A1(GND_net), .B1(\Adder_Total[1][14] ), 
        .C1(\Working_Total[23] ), .D1(n10159), .CI1(n10159), .CO0(n10159), 
        .CO1(n6783), .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[1][11] ), .C0(\Working_Total[20] ), 
        .D0(n6779), .CI0(n6779), .A1(GND_net), .B1(\Adder_Total[1][12] ), 
        .C1(\Working_Total[21] ), .D1(n10156), .CI1(n10156), .CO0(n10156), 
        .CO1(n6781), .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[1][9] ), .C0(\Working_Total[18] ), 
        .D0(n6777), .CI0(n6777), .A1(GND_net), .B1(\Adder_Total[1][10] ), 
        .C1(\Working_Total[19] ), .D1(n10126), .CI1(n10126), .CO0(n10126), 
        .CO1(n6779), .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[1][7] ), .C0(\Working_Total[16] ), 
        .D0(n6775), .CI0(n6775), .A1(GND_net), .B1(\Adder_Total[1][8] ), 
        .C1(\Working_Total[17] ), .D1(n10003), .CI1(n10003), .CO0(n10003), 
        .CO1(n6777), .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[1][5] ), .C0(\Working_Total[14] ), 
        .D0(n6773), .CI0(n6773), .A1(GND_net), .B1(\Adder_Total[1][6] ), 
        .C1(\Working_Total[15] ), .D1(n9904), .CI1(n9904), .CO0(n9904), 
        .CO1(n6775), .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[1][3] ), .C0(\Working_Total[12] ), 
        .D0(n6771), .CI0(n6771), .A1(GND_net), .B1(\Adder_Total[1][4] ), 
        .C1(\Working_Total[13] ), .D1(n9901), .CI1(n9901), .CO0(n9901), 
        .CO1(n6773), .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[1] [1]), .C0(\Working_Total[10] ), 
        .D0(n6769), .CI0(n6769), .A1(GND_net), .B1(\Adder_Total[1][2] ), 
        .C1(\Working_Total[11] ), .D1(n9898), .CI1(n9898), .CO0(n9898), 
        .CO1(n6771), .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[1] [0]), .C1(\Working_Total[9] ), .D1(n9895), 
        .CI1(n9895), .CO0(n9895), .CO1(n6769), .S1(n167[0]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i11 (.D(n5943), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[19] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i11.REGSET = "RESET";
    defparam Working_Total__i11.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4032_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n5831));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4032_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4026_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n5819));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4026_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i10 (.D(n5831), 
            .SP(n2989), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][10] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4033_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n5833));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4033_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4034_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n5835));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4034_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4035_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n5837));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4035_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4029_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n5825));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4029_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i11 (.D(n5833), 
            .SP(n2989), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][11] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i12 (.D(n5835), 
            .SP(n2989), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][12] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i13 (.D(n5837), 
            .SP(n2989), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][13] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i2 (.D(n5910), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[10] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i2.REGSET = "RESET";
    defparam Working_Total__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4025_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n5817));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4025_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i3 (.D(n5909), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[11] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i3.REGSET = "RESET";
    defparam Working_Total__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i4 (.D(n5908), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[12] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i4.REGSET = "RESET";
    defparam Working_Total__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i5 (.D(n5907), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[13] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i5.REGSET = "RESET";
    defparam Working_Total__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i6 (.D(n5906), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[14] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i6.REGSET = "RESET";
    defparam Working_Total__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i1 (.D(n5901), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[9] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i1.REGSET = "RESET";
    defparam Working_Total__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i7 (.D(n5899), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[15] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i7.REGSET = "RESET";
    defparam Working_Total__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i8 (.D(n5898), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[16] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i8.REGSET = "RESET";
    defparam Working_Total__i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4024_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n5815));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4024_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i9 (.D(n5894), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[17] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i9.REGSET = "RESET";
    defparam Working_Total__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i10 (.D(n5893), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[18] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i10.REGSET = "RESET";
    defparam Working_Total__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i19 (.D(n5888), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[27] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i19.REGSET = "RESET";
    defparam Working_Total__i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i18 (.D(n5887), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[26] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i18.REGSET = "RESET";
    defparam Working_Total__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i17 (.D(n5886), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[25] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i17.REGSET = "RESET";
    defparam Working_Total__i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i18 (.D(n5847), 
            .SP(n2989), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [18]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i17 (.D(n5845), 
            .SP(n2989), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][17] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i16 (.D(n5843), 
            .SP(n2989), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][16] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i15 (.D(n5841), 
            .SP(n2989), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][15] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i16 (.D(n5885), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[24] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i16.REGSET = "RESET";
    defparam Working_Total__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i15 (.D(n5884), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[23] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i15.REGSET = "RESET";
    defparam Working_Total__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i14 (.D(n5883), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[22] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i14.REGSET = "RESET";
    defparam Working_Total__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i13 (.D(n5882), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[21] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i13.REGSET = "RESET";
    defparam Working_Total__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i12 (.D(n5881), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[20] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i12.REGSET = "RESET";
    defparam Working_Total__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i14 (.D(n5839), 
            .SP(n2989), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][14] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i5 (.D(n5821), 
            .SP(n2989), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][5] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module Adder_U0
//

module Adder_U0 (input GND_net, output \Adder_Total[0][17] , output \Working_Total[26] , 
            output \Working_Total[27] , output \Adder_Total[0][15] , output \Working_Total[24] , 
            output \Adder_Total[0][16] , output \Working_Total[25] , output \Adder_Total[0][13] , 
            output \Working_Total[22] , output \Adder_Total[0][14] , output \Working_Total[23] , 
            output \Adder_Total[0][11] , output \Working_Total[20] , output \Adder_Total[0][12] , 
            output \Working_Total[21] , output \Adder_Total[0][9] , output \Working_Total[18] , 
            output \Adder_Total[0][10] , output \Working_Total[19] , output \Adder_Total[0][7] , 
            output \Working_Total[16] , output \Adder_Total[0][8] , output \Working_Total[17] , 
            output \Adder_Total[0][3] , input Main_Clock, input Adder_Clear, 
            output \Adder_Total[0][4] , output \Adder_Total[0][5] , output \Working_Total[14] , 
            output \Adder_Total[0][6] , output \Working_Total[15] , output \SM_Adder[0] , 
            input reset_n_c, output \Working_Total[12] , output \Working_Total[13] , 
            output \Working_Total[10] , output \Adder_Total[0][2] , output \Working_Total[11] , 
            output \Working_Total[9] , input [8:0]Adder_Mult, input [15:0]Sample_Value, 
            output n25, output n24, output n23, output n22, output n21, 
            output n20, output n19, output n18, output n17, output n16, 
            output n15, output n14, output n13, output n12, output n11, 
            output n10, output n9, output n8, output n7, input n5933, 
            input n5932, input n5931, input n5930, input n5929, input n5928, 
            input n5927, input n5926, input n5925, input n5924, input n5923, 
            input n5922, input n5921, input n5920, input n5919, input n5918, 
            input n5917, input n5916, input n5900, input \Adder_Start[0] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    wire n6752, n10012;
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@12(73[21],73[32])"*/
    wire [31:0]n167;
    
    wire n6750, n10006, n6748, n9985, n6746, n9982, n6744, n9934, 
        n6742, n9931, n5734, n2984, n5732, n5730, n6740, n9928, 
        n5728, n5726, n5724, n5722, n6738, n9922, n6736, n9919, 
        n5720, n9916;
    wire [1:0]n8_c;
    
    wire n5718, n5716, n5714, n5712, n5710, n5708, n5706, n5704, 
        n5633, n5738, n5736, VCC_net, GND_net_c;
    
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[0][17] ), .C0(\Working_Total[26] ), 
        .D0(n6752), .CI0(n6752), .A1(GND_net), .B1(\Adder_Total[0] [18]), 
        .C1(\Working_Total[27] ), .D1(n10012), .CI1(n10012), .CO0(n10012), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[0][15] ), .C0(\Working_Total[24] ), 
        .D0(n6750), .CI0(n6750), .A1(GND_net), .B1(\Adder_Total[0][16] ), 
        .C1(\Working_Total[25] ), .D1(n10006), .CI1(n10006), .CO0(n10006), 
        .CO1(n6752), .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[0][13] ), .C0(\Working_Total[22] ), 
        .D0(n6748), .CI0(n6748), .A1(GND_net), .B1(\Adder_Total[0][14] ), 
        .C1(\Working_Total[23] ), .D1(n9985), .CI1(n9985), .CO0(n9985), 
        .CO1(n6750), .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[0][11] ), .C0(\Working_Total[20] ), 
        .D0(n6746), .CI0(n6746), .A1(GND_net), .B1(\Adder_Total[0][12] ), 
        .C1(\Working_Total[21] ), .D1(n9982), .CI1(n9982), .CO0(n9982), 
        .CO1(n6748), .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[0][9] ), .C0(\Working_Total[18] ), 
        .D0(n6744), .CI0(n6744), .A1(GND_net), .B1(\Adder_Total[0][10] ), 
        .C1(\Working_Total[19] ), .D1(n9934), .CI1(n9934), .CO0(n9934), 
        .CO1(n6746), .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[0][7] ), .C0(\Working_Total[16] ), 
        .D0(n6742), .CI0(n6742), .A1(GND_net), .B1(\Adder_Total[0][8] ), 
        .C1(\Working_Total[17] ), .D1(n9931), .CI1(n9931), .CO0(n9931), 
        .CO1(n6744), .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i4 (.D(n5732), 
            .SP(n2984), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][4] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i5 (.D(n5730), 
            .SP(n2984), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][5] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i6 (.D(n5728), 
            .SP(n2984), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][6] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[0][5] ), .C0(\Working_Total[14] ), 
        .D0(n6740), .CI0(n6740), .A1(GND_net), .B1(\Adder_Total[0][6] ), 
        .C1(\Working_Total[15] ), .D1(n9928), .CI1(n9928), .CO0(n9928), 
        .CO1(n6742), .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i7 (.D(n5726), 
            .SP(n2984), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][7] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i8 (.D(n5724), 
            .SP(n2984), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][8] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i9 (.D(n5722), 
            .SP(n2984), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][9] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i10 (.D(n5720), 
            .SP(n2984), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][10] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* lut_function="(A+!(B))" *) LUT4 i886_2_lut_2_lut (.A(\SM_Adder[0] ), 
            .B(reset_n_c), .Z(n2984));
    defparam i886_2_lut_2_lut.INIT = "0xbbbb";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[0][3] ), .C0(\Working_Total[12] ), 
        .D0(n6738), .CI0(n6738), .A1(GND_net), .B1(\Adder_Total[0][4] ), 
        .C1(\Working_Total[13] ), .D1(n9922), .CI1(n9922), .CO0(n9922), 
        .CO1(n6740), .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[0] [1]), .C0(\Working_Total[10] ), 
        .D0(n6736), .CI0(n6736), .A1(GND_net), .B1(\Adder_Total[0][2] ), 
        .C1(\Working_Total[11] ), .D1(n9919), .CI1(n9919), .CO0(n9919), 
        .CO1(n6738), .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ SM_Adder__i0 (.D(n8_c[0]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(\SM_Adder[0] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam SM_Adder__i0.REGSET = "RESET";
    defparam SM_Adder__i0.SRMODE = "ASYNC";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[0] [0]), .C1(\Working_Total[9] ), .D1(n9916), 
        .CI1(n9916), .CO0(n9916), .CO1(n6736), .S1(n167[0]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i11 (.D(n5718), 
            .SP(n2984), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][11] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i3911_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n5720));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3911_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i12 (.D(n5716), 
            .SP(n2984), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][12] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i13 (.D(n5714), 
            .SP(n2984), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][13] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i14 (.D(n5712), 
            .SP(n2984), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][14] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i15 (.D(n5710), 
            .SP(n2984), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][15] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i16 (.D(n5708), 
            .SP(n2984), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][16] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i17 (.D(n5706), 
            .SP(n2984), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][17] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i18 (.D(n5704), 
            .SP(n2984), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [18]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i0 (.D(n5633), 
            .SP(n2984), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [0]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i3910_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n5718));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3910_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i2 (.D(n5933), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[10] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i2.REGSET = "RESET";
    defparam Working_Total__i2.SRMODE = "CE_OVER_LSR";
    MAC16 mult_3 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
          .A11(GND_net), .A10(GND_net), .A9(GND_net), .A8(Adder_Mult[8]), 
          .A7(Adder_Mult[7]), .A6(Adder_Mult[6]), .A5(Adder_Mult[5]), 
          .A4(Adder_Mult[4]), .A3(Adder_Mult[3]), .A2(Adder_Mult[2]), 
          .A1(Adder_Mult[1]), .A0(Adder_Mult[0]), .B15(Sample_Value[15]), 
          .B14(Sample_Value[14]), .B13(Sample_Value[13]), .B12(Sample_Value[12]), 
          .B11(Sample_Value[11]), .B10(Sample_Value[10]), .B9(Sample_Value[9]), 
          .B8(Sample_Value[8]), .B7(Sample_Value[7]), .B6(Sample_Value[6]), 
          .B5(Sample_Value[5]), .B4(Sample_Value[4]), .B3(Sample_Value[3]), 
          .B2(Sample_Value[2]), .B1(Sample_Value[1]), .B0(Sample_Value[0]), 
          .D15(GND_net), .D14(GND_net), .D13(GND_net), .D12(GND_net), 
          .D11(GND_net), .D10(GND_net), .D9(GND_net), .D8(GND_net), 
          .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), .D3(GND_net), 
          .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O27(n7), .O26(n8), .O25(n9), .O24(n10), 
          .O23(n11), .O22(n12), .O21(n13), .O20(n14), .O19(n15), .O18(n16), 
          .O17(n17), .O16(n18), .O15(n19), .O14(n20), .O13(n21), .O12(n22), 
          .O11(n23), .O10(n24), .O9(n25));   /* synthesis lineinfo="@3(40[25],40[46])"*/
    defparam mult_3.NEG_TRIGGER = "0b0";
    defparam mult_3.A_REG = "0b0";
    defparam mult_3.B_REG = "0b0";
    defparam mult_3.C_REG = "0b0";
    defparam mult_3.D_REG = "0b0";
    defparam mult_3.TOP_8x8_MULT_REG = "0b0";
    defparam mult_3.BOT_8x8_MULT_REG = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_3.TOPOUTPUT_SELECT = "0b11";
    defparam mult_3.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.BOTOUTPUT_SELECT = "0b11";
    defparam mult_3.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.MODE_8x8 = "0b0";
    defparam mult_3.A_SIGNED = "0b1";
    defparam mult_3.B_SIGNED = "0b1";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i3 (.D(n5932), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[11] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i3.REGSET = "RESET";
    defparam Working_Total__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i4 (.D(n5931), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[12] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i4.REGSET = "RESET";
    defparam Working_Total__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i5 (.D(n5930), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[13] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i5.REGSET = "RESET";
    defparam Working_Total__i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i3907_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n5712));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3907_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i6 (.D(n5929), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[14] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i6.REGSET = "RESET";
    defparam Working_Total__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i7 (.D(n5928), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[15] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i7.REGSET = "RESET";
    defparam Working_Total__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i3923_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n5738));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3923_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i8 (.D(n5927), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[16] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i8.REGSET = "RESET";
    defparam Working_Total__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i9 (.D(n5926), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[17] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i9.REGSET = "RESET";
    defparam Working_Total__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i10 (.D(n5925), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[18] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i10.REGSET = "RESET";
    defparam Working_Total__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i11 (.D(n5924), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[19] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i11.REGSET = "RESET";
    defparam Working_Total__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i12 (.D(n5923), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[20] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i12.REGSET = "RESET";
    defparam Working_Total__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i13 (.D(n5922), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[21] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i13.REGSET = "RESET";
    defparam Working_Total__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i14 (.D(n5921), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[22] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i14.REGSET = "RESET";
    defparam Working_Total__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i15 (.D(n5920), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[23] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i15.REGSET = "RESET";
    defparam Working_Total__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i3922_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n5736));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3922_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i16 (.D(n5919), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[24] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i16.REGSET = "RESET";
    defparam Working_Total__i16.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i3919_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n5734));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3919_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3867_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n5633));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3867_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i17 (.D(n5918), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[25] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i17.REGSET = "RESET";
    defparam Working_Total__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i18 (.D(n5917), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[26] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i18.REGSET = "RESET";
    defparam Working_Total__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i19 (.D(n5916), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[27] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i19.REGSET = "RESET";
    defparam Working_Total__i19.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i1 (.D(n5738), 
            .SP(n2984), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [1]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i3917_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n5732));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3917_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3906_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n5710));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3906_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3916_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n5730));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3916_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ Working_Total__i1 (.D(n5900), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net_c), .Q(\Working_Total[9] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total__i1.REGSET = "RESET";
    defparam Working_Total__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i3915_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n5728));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3915_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3914_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n5726));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3914_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3913_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n5724));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3913_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3912_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n5722));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3912_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i2 (.D(n5736), 
            .SP(n2984), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][2] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i3905_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n5708));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3905_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3904_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n5706));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3904_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i3940_3_lut_3_lut_3_lut (.A(\SM_Adder[0] ), 
            .B(reset_n_c), .C(\Adder_Start[0] ), .Z(n8_c[0]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3940_3_lut_3_lut_3_lut.INIT = "0x4040";
    (* lut_function="(A (B))" *) LUT4 i3903_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n5704));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3903_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3909_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n5716));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3909_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3908_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n5714));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3908_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=80, LSE_RLINE=89 *) FD1P3XZ o_Accumulator__i3 (.D(n5734), 
            .SP(n2984), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][3] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module ADC_SPI_In
//

module ADC_SPI_In (output CS_Stable, output SM_ADC_In, output \ADC_Data[1][1] , 
            output \ADC_Data[1][2] , output \ADC_Data[1][3] , output \ADC_Data[1][4] , 
            output \ADC_Data[1][5] , output \ADC_Data[1][6] , output \ADC_Data[1][7] , 
            output \ADC_Data[1][8] , output \ADC_Data[2][0] , output \ADC_Data[2][1] , 
            output \ADC_Data[2][2] , output \ADC_Data[2][3] , output \ADC_Data[2][4] , 
            output \ADC_Data[2][5] , output \ADC_Data[2][6] , output \ADC_Data[2][7] , 
            input i_ADC_Data_c, output \ADC_Data[2][8] , output [15:0]\ADC_Data[3] , 
            output \Receive_Byte[0] , input reset_n_c, input Main_Clock, 
            input reset_n_N_191, output \ADC_Data[4][0] , output \ADC_Data[4][1] , 
            output n5306, output n5756, output \ADC_Data[4][2] , output \ADC_Data[4][3] , 
            output \ADC_Data[4][4] , output \ADC_Data[4][5] , output \ADC_Data[4][6] , 
            output \ADC_Data[4][7] , input i_ADC_CS, output \ADC_Data[1][0] , 
            output [15:0]\ADC_Data[0] , input i_ADC_Clock_c, output n6234, 
            input n5897, output ADC_Data_Received, input n5946);
    
    (* is_clock=1 *) wire Clock_Stable;   /* synthesis lineinfo="@2(30[6],30[18])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@12(49[7],49[24])"*/
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(21[12],21[24])"*/
    
    wire n11, n12, n5200, n5202, n12_adj_1158, n5201, n9, n5249, 
        n10, n9_adj_1159, n5124, n5260, i_ADC_CS_c, CS_State, CS_State_N_603, 
        n9_adj_1160, n12_adj_1161, n5240, n5208, n5213, n12_adj_1162, 
        n6304;
    wire [3:0]Receive_Bit;   /* synthesis lineinfo="@2(20[12],20[23])"*/
    
    wire n5230, Data_State, n5217, n5219, n5220, n5212, n5221, 
        n5222, n7569, n9_adj_1163, n5261, n5243, n12_adj_1164, n5210, 
        n5250, n5251, n5238, n5252, CS_Stable_N_613, n7571, n5245, 
        n5254, n5205, n9_adj_1165, n5267, n5255, n5256, n5266, 
        n5262, n5239, n5241, n5209, n1, n5237, n5257, n5246, 
        n5259, n5206, n6211, n5265, n4201, n3701, n5214, n8217, 
        n5264, n6312;
    wire [2:0]Count_Stable;   /* synthesis lineinfo="@2(34[12],34[24])"*/
    wire [2:0]n17;
    
    wire n6446, n5875, n5247;
    wire [3:0]n377;
    
    wire n5203, n7, n5207, n5215, n5211, o_Data_Received_N_594, 
        n5204;
    wire [3:0]n370;
    
    wire n3707, n2976, n5765, n5218, n5224, n5228, n5225, n5226, 
        n5227, n5231, n5232, n5233, n5234, n2, Clock_State, n5235, 
        n3709, n4543, n7560, GND_net, VCC_net;
    
    (* lut_function="((B)+!A)" *) LUT4 equal_782_i11_2_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n11));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_782_i11_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A+(B)))" *) LUT4 i6129_2_lut (.A(n12), .B(n5200), 
            .Z(n5202));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6129_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))" *) LUT4 i6100_2_lut (.A(n12_adj_1158), .B(n5200), 
            .Z(n5201));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6100_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6103_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1158), .D(n9), .Z(n5249));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6103_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6046_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11), .C(n9_adj_1159), .D(n5124), .Z(n5260));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6046_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_CS_I_0_2_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .Z(CS_State_N_603));   /* synthesis lineinfo="@2(54[8],54[28])"*/
    defparam i_SPI_CS_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6013_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n9_adj_1160), .D(n12_adj_1161), .Z(n5240));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6013_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B)))" *) LUT4 i6091_2_lut (.A(n12_adj_1158), .B(n5208), 
            .Z(n5213));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6091_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i5935_2_lut_3_lut_4_lut (.A(n5124), 
            .B(n12_adj_1162), .C(n6304), .D(Receive_Bit[0]), .Z(n5230));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i5935_2_lut_3_lut_4_lut.INIT = "0x1000";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i19  (.D(Data_State), 
            .SP(n5202), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][2] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i19 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i19 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i20  (.D(Data_State), 
            .SP(n5219), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][3] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i20 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i20 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i21  (.D(Data_State), 
            .SP(n5220), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][4] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i21 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i21 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i22  (.D(Data_State), 
            .SP(n5212), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][5] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i22 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i22 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i23  (.D(Data_State), 
            .SP(n5221), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][6] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i23 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i23 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i24  (.D(Data_State), 
            .SP(n5222), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][7] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i24 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i24 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i25  (.D(Data_State), 
            .SP(n7569), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][8] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i25 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i25 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i33  (.D(Data_State), 
            .SP(n5243), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][0] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i33 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i33 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6043_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11), .C(n9_adj_1163), .D(n5124), .Z(n5261));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6043_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i34  (.D(Data_State), 
            .SP(n5249), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][1] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i34 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i34 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i35  (.D(Data_State), 
            .SP(n5201), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][2] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i35 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i35 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i36  (.D(Data_State), 
            .SP(n5250), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][3] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i36 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i36 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i5989_2_lut (.A(n12_adj_1164), .B(n5208), 
            .Z(n5210));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i5989_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i37  (.D(Data_State), 
            .SP(n5251), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][4] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i37 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i37 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i38  (.D(Data_State), 
            .SP(n5213), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][5] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i38 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i38 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i39  (.D(Data_State), 
            .SP(n5238), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][6] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i39 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i39 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i40  (.D(Data_State), 
            .SP(n5252), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][7] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i40 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i40 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i41  (.D(Data_State), 
            .SP(n7571), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][8] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i41 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i41 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_Data_I_0_2_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .Z(CS_Stable_N_613));   /* synthesis lineinfo="@2(51[8],51[32])"*/
    defparam i_SPI_Data_I_0_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i49  (.D(Data_State), 
            .SP(n5245), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [0]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i49 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i49 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+!(C))+!A)" *) LUT4 equal_829_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1163));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_829_i9_2_lut_3_lut.INIT = "0xdfdf";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6088_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n9_adj_1160), .D(n12_adj_1158), .Z(n5238));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6088_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i50  (.D(Data_State), 
            .SP(n5254), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [1]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i50 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i50 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i51  (.D(Data_State), 
            .SP(n5205), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [2]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i51 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i51 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i52  (.D(Data_State), 
            .SP(n5255), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [3]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i52 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i52 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i2_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .D(n5124), .Z(n5208));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i2_3_lut_4_lut.INIT = "0xfffd";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6010_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1161), .D(n9_adj_1165), .Z(n5267));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6010_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i53  (.D(Data_State), 
            .SP(n5256), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [4]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i53 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i53 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i54  (.D(Data_State), 
            .SP(n5209), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [5]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i54 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i54 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6019_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1161), .D(n9_adj_1163), .Z(n5266));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6019_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6034_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11), .C(n9_adj_1165), .D(n5124), .Z(n5262));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6034_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6037_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11), .C(n9_adj_1160), .D(n5124), .Z(n5239));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6037_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 i1_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(n5124), .Z(n5241));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xff7f";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i55  (.D(Data_State), 
            .SP(n5237), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [6]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i55 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i55 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 i4125_1_lut (.A(Receive_Bit[0]), .Z(n1));
    defparam i4125_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i56  (.D(Data_State), 
            .SP(n5257), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [7]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i56 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i56 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i57  (.D(Data_State), 
            .SP(n5246), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [8]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i57 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i57 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+((D)+!C))+!A)" *) LUT4 equal_782_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1158));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_782_i12_2_lut_3_lut_4_lut.INIT = "0xffdf";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i58  (.D(Data_State), 
            .SP(n5259), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [9]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i58 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i58 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i59  (.D(Data_State), 
            .SP(n5206), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [10]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i59 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i59 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i60  (.D(Data_State), 
            .SP(n5260), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [11]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i60 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i60 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i5930_2_lut (.A(SM_ADC_In), .B(CS_Stable), 
            .Z(n6211));
    defparam i5930_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i61  (.D(Data_State), 
            .SP(n5261), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [12]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i61 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i61 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6022_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1161), .D(n9_adj_1159), .Z(n5265));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6022_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A (B+(C))+!A (B+(C (D)))))" *) LUT4 i5995_4_lut (.A(n9_adj_1165), 
            .B(CS_Stable), .C(SM_ADC_In), .D(n12_adj_1164), .Z(n4201));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i5995_4_lut.INIT = "0x0313";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1367_2_lut_3_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .C(reset_n_c), .Z(n3701));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam i1367_2_lut_3_lut.INIT = "0x6060";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i62  (.D(Data_State), 
            .SP(n5214), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [13]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i62 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i62 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ CS_Stable_c (.D(i_ADC_CS_c), 
            .SP(n8217), .CK(Main_Clock), .SR(reset_n_N_191), .Q(CS_Stable));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam CS_Stable_c.REGSET = "SET";
    defparam CS_Stable_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6085_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1158), .D(n9_adj_1165), .Z(n5252));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6085_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6112_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1165), .Z(n5222));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6112_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i63  (.D(Data_State), 
            .SP(n5239), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [14]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i63 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i63 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6028_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1161), .D(n9), .Z(n5264));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6028_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i64  (.D(Data_State), 
            .SP(n5262), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3] [15]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i64 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i64 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i6076_2_lut_3_lut_4_lut (.A(n6312), 
            .B(n11), .C(n9), .D(n5124), .Z(n5254));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6076_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A))" *) LUT4 i4258_1_lut (.A(Count_Stable[0]), .Z(n17[0]));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam i4258_1_lut.INIT = "0x5555";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i6070_2_lut_3_lut_4_lut (.A(n6312), 
            .B(n11), .C(n9_adj_1159), .D(n5124), .Z(n5255));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6070_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i6067_2_lut_3_lut_4_lut (.A(n6312), 
            .B(n11), .C(n9_adj_1163), .D(n5124), .Z(n5256));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6067_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut (.A(CS_Stable), .B(SM_ADC_In), 
            .Z(n5124));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i1_2_lut.INIT = "0xbbbb";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i6058_2_lut_3_lut_4_lut (.A(n6312), 
            .B(n11), .C(n9_adj_1165), .D(n5124), .Z(n5257));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6058_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i6079_2_lut_3_lut (.A(n6312), 
            .B(n11), .C(n5241), .Z(n5245));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6079_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6115_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1160), .Z(n5221));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6115_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i65  (.D(Data_State), 
            .SP(n5247), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][0] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i65 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i65 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6094_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1158), .D(n9_adj_1163), .Z(n5251));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6094_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i6073_2_lut_3_lut (.A(n6312), 
            .B(n11), .C(n5200), .Z(n5205));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6073_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(A (B))" *) LUT4 i3513_2_lut (.A(reset_n_c), .B(n6446), 
            .Z(n5875));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam i3513_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3949_2_lut (.A(Receive_Bit[3]), .B(\Receive_Byte[0] ), 
            .Z(n6312));
    defparam i3949_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i66  (.D(Data_State), 
            .SP(n5264), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][1] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i66 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i66 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6123_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1163), .Z(n5220));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6123_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1012_2_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .Z(n377[1]));   /* synthesis lineinfo="@2(93[24],93[43])"*/
    defparam i1012_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+(B)))" *) LUT4 i5980_2_lut (.A(n12_adj_1164), .B(n5200), 
            .Z(n5203));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i5980_2_lut.INIT = "0x1111";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i6064_2_lut_3_lut (.A(n6312), 
            .B(n11), .C(n5208), .Z(n5209));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6064_2_lut_3_lut.INIT = "0x0202";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i67  (.D(Data_State), 
            .SP(n5207), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][2] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i67 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i67 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B (C))+!A))" *) LUT4 i3395_3_lut (.A(n5306), .B(n7), 
            .C(SM_ADC_In), .Z(n5756));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i3395_3_lut.INIT = "0x2a2a";
    (* lut_function="(A (B))" *) LUT4 i3941_2_lut (.A(Receive_Bit[1]), .B(Receive_Bit[2]), 
            .Z(n6304));
    defparam i3941_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i68  (.D(Data_State), 
            .SP(n5265), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][3] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i68 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i68 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i69  (.D(Data_State), 
            .SP(n5266), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][4] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i69 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i69 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i70  (.D(Data_State), 
            .SP(n5215), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][5] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i70 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i70 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i71  (.D(Data_State), 
            .SP(n5240), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][6] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i71 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i71 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6097_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1158), .D(n9_adj_1159), .Z(n5250));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6097_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6052_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11), .C(n9), .D(n5124), .Z(n5259));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6052_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i72  (.D(Data_State), 
            .SP(n5267), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][7] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i72 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i72 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6126_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1159), .Z(n5219));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6126_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A+((C)+!B))" *) LUT4 equal_781_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1159));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_781_i9_2_lut_3_lut.INIT = "0xfbfb";
    (* lut_function="(!(A+(B)))" *) LUT4 i6118_2_lut (.A(n12), .B(n5208), 
            .Z(n5212));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6118_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ Receive_Bit_i0_i1 (.D(n370[1]), 
            .SP(n2976), .CK(Clock_Stable), .SR(n5765), .Q(Receive_Bit[1]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Bit_i0_i1.REGSET = "RESET";
    defparam Receive_Bit_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6132_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9), .Z(n5217));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6132_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B)))" *) LUT4 i5966_2_lut (.A(n12_adj_1162), .B(n5208), 
            .Z(n5211));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i5966_2_lut.INIT = "0x1111";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 i2_3_lut_4_lut_adj_397 (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .D(n5124), .Z(n5200));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i2_3_lut_4_lut_adj_397.INIT = "0xffbf";
    IB i_ADC_CS_pad (.I(i_ADC_CS), .O(i_ADC_CS_c));   /* synthesis lineinfo="@12(9[14],9[22])"*/
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i6055_2_lut_3_lut (.A(n10), .B(n11), 
            .C(n5241), .Z(n5246));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6055_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B)))" *) LUT4 i6031_2_lut (.A(n12_adj_1161), .B(n5241), 
            .Z(n5247));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6031_2_lut.INIT = "0x1111";
    (* lut_function="(!(A (B)+!A (B+(C))))" *) LUT4 i1_3_lut_3_lut (.A(o_Data_Received_N_594), 
            .B(CS_Stable), .C(SM_ADC_In), .Z(n5306));
    defparam i1_3_lut_3_lut.INIT = "0x2323";
    (* lut_function="(!(A+(B)))" *) LUT4 i5957_2_lut (.A(n12_adj_1162), .B(n5200), 
            .Z(n5204));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i5957_2_lut.INIT = "0x1111";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[3]), .D(Receive_Bit[2]), 
            .Z(o_Data_Received_N_594));   /* synthesis lineinfo="@2(90[22],90[40])"*/
    defparam i3_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i990_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .Z(n370[2]));   /* synthesis lineinfo="@2(90[22],90[40])"*/
    defparam i990_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i997_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .D(Receive_Bit[3]), 
            .Z(n370[3]));   /* synthesis lineinfo="@2(90[22],90[40])"*/
    defparam i997_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i4267_3_lut (.A(Count_Stable[2]), 
            .B(Count_Stable[1]), .C(Count_Stable[0]), .Z(n17[2]));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam i4267_3_lut.INIT = "0x6a6a";
    (* lut_function="(A+(B+!(C (D))))" *) LUT4 equal_803_i12_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(Receive_Bit[3]), .D(\Receive_Byte[0] ), 
            .Z(n12));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_803_i12_2_lut_3_lut_4_lut.INIT = "0xefff";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i2_3_lut_4_lut_adj_398 (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(\Receive_Byte[0] ), .D(Receive_Byte[3]), 
            .Z(n7));   /* synthesis lineinfo="@2(94[12],94[44])"*/
    defparam i2_3_lut_4_lut_adj_398.INIT = "0xfffb";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1019_2_lut_3_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .Z(n377[2]));   /* synthesis lineinfo="@2(93[24],93[43])"*/
    defparam i1019_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1026_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[3]), 
            .Z(n377[3]));   /* synthesis lineinfo="@2(93[24],93[43])"*/
    defparam i1026_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1373_2_lut_3_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .C(reset_n_c), .Z(n3707));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam i1373_2_lut_3_lut.INIT = "0x6060";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i17  (.D(Data_State), 
            .SP(n5218), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][0] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i17 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i17 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i4260_2_lut (.A(Count_Stable[1]), 
            .B(Count_Stable[0]), .Z(n17[1]));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam i4260_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i16  (.D(Data_State), 
            .SP(n4201), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [15]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i16 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i16 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i15  (.D(Data_State), 
            .SP(n5224), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [14]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i15 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i15 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i14  (.D(Data_State), 
            .SP(n5210), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [13]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i14 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i14 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i13  (.D(Data_State), 
            .SP(n5228), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [12]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i13 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i13 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i12  (.D(Data_State), 
            .SP(n5225), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [11]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i12 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i11  (.D(Data_State), 
            .SP(n5203), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [10]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i11 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i10  (.D(Data_State), 
            .SP(n5226), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [9]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i10 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i9  (.D(Data_State), 
            .SP(n5227), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [8]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i9 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i6025_2_lut (.A(n12_adj_1161), .B(n5200), 
            .Z(n5207));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6025_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i8  (.D(Data_State), 
            .SP(n5231), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [7]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i8 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i7  (.D(Data_State), 
            .SP(n5232), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [6]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i7 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_847__i0 (.D(n17[0]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n5875), .Q(Count_Stable[0]));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam Count_Stable_847__i0.REGSET = "RESET";
    defparam Count_Stable_847__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6082_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(n5241), .D(n11), .Z(n7571));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6082_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ Receive_Bit_i0_i2 (.D(n370[2]), 
            .SP(n2976), .CK(Clock_Stable), .SR(n5765), .Q(Receive_Bit[2]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Bit_i0_i2.REGSET = "RESET";
    defparam Receive_Bit_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ Receive_Bit_i0_i3 (.D(n370[3]), 
            .SP(n2976), .CK(Clock_Stable), .SR(n5765), .Q(Receive_Bit[3]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Bit_i0_i3.REGSET = "RESET";
    defparam Receive_Bit_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i6  (.D(Data_State), 
            .SP(n5211), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [5]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i6 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i5  (.D(Data_State), 
            .SP(n5233), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [4]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i5 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i4  (.D(Data_State), 
            .SP(n5234), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [3]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i4 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i3  (.D(Data_State), 
            .SP(n5204), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [2]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i3 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_847__i2 (.D(n17[2]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n5875), .Q(Count_Stable[2]));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam Count_Stable_847__i2.REGSET = "RESET";
    defparam Count_Stable_847__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_847__i1 (.D(n17[1]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n5875), .Q(Count_Stable[1]));   /* synthesis lineinfo="@2(59[21],59[40])"*/
    defparam Count_Stable_847__i1.REGSET = "RESET";
    defparam Count_Stable_847__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i2  (.D(Data_State), 
            .SP(n5235), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [1]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i2 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i5905_2_lut_3_lut (.A(SM_ADC_In), 
            .B(n7), .C(o_Data_Received_N_594), .Z(n2));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i5905_2_lut_3_lut.INIT = "0xdfdf";
    (* lut_function="(A ((C+(D))+!B)+!A (B+(C+(D))))" *) LUT4 i2_3_lut_4_lut_adj_399 (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(CS_Stable_N_613), .D(CS_State_N_603), 
            .Z(n6446));   /* synthesis lineinfo="@2(48[8],48[34])"*/
    defparam i2_3_lut_4_lut_adj_399.INIT = "0xfff6";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ SM_ADC_In_c (.D(n2), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(CS_Stable), .Q(SM_ADC_In));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam SM_ADC_In_c.REGSET = "RESET";
    defparam SM_ADC_In_c.SRMODE = "ASYNC";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1375_2_lut_3_lut (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(reset_n_c), .Z(n3709));   /* synthesis lineinfo="@2(48[8],48[34])"*/
    defparam i1375_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5977_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1164), .D(n9), .Z(n5226));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i5977_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ Clock_Stable_c (.D(i_ADC_Clock_c), 
            .SP(n4543), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Stable));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam Clock_Stable_c.REGSET = "RESET";
    defparam Clock_Stable_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i6049_2_lut_3_lut (.A(n10), .B(n11), 
            .C(n5200), .Z(n5206));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6049_2_lut_3_lut.INIT = "0x0101";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ Clock_State_c (.D(i_ADC_Clock_c), 
            .SP(n3709), .CK(Main_Clock), .SR(GND_net), .Q(Clock_State));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam Clock_State_c.REGSET = "RESET";
    defparam Clock_State_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5983_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1164), .D(n9_adj_1159), .Z(n5225));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i5983_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ Data_State_c (.D(i_ADC_Data_c), 
            .SP(n3707), .CK(Main_Clock), .SR(GND_net), .Q(Data_State));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam Data_State_c.REGSET = "RESET";
    defparam Data_State_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ CS_State_c (.D(i_ADC_CS_c), 
            .SP(n3701), .CK(Main_Clock), .SR(GND_net), .Q(CS_State));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam CS_State_c.REGSET = "RESET";
    defparam CS_State_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i6040_2_lut_3_lut (.A(n10), .B(n11), 
            .C(n5208), .Z(n5214));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6040_2_lut_3_lut.INIT = "0x0101";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i1  (.D(Data_State), 
            .SP(n5230), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [0]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i1 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ Receive_Bit_i0_i0 (.D(n1), 
            .SP(n2976), .CK(Clock_Stable), .SR(n6211), .Q(Receive_Bit[0]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Bit_i0_i0.REGSET = "SET";
    defparam Receive_Bit_i0_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ Receive_Byte_i0_i1 (.D(n377[1]), 
            .SP(n5306), .CK(Clock_Stable), .SR(n5756), .Q(Receive_Byte[1]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Byte_i0_i1.REGSET = "RESET";
    defparam Receive_Byte_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))" *) LUT4 equal_804_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1165));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_804_i9_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5986_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1164), .D(n9_adj_1163), .Z(n5228));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i5986_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i6061_2_lut_3_lut_4_lut (.A(n5124), 
            .B(n9_adj_1160), .C(n11), .D(n6312), .Z(n5237));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6061_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5992_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1164), .D(n9_adj_1160), .Z(n5224));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i5992_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ Receive_Byte_i0_i2 (.D(n377[2]), 
            .SP(n5306), .CK(Clock_Stable), .SR(n5756), .Q(Receive_Byte[2]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Byte_i0_i2.REGSET = "RESET";
    defparam Receive_Byte_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i5974_2_lut_3_lut_4_lut (.A(n5124), 
            .B(n12_adj_1164), .C(n6304), .D(Receive_Bit[0]), .Z(n5227));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i5974_2_lut_3_lut_4_lut.INIT = "0x1000";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ Receive_Byte_i0_i3 (.D(n377[3]), 
            .SP(n5306), .CK(Clock_Stable), .SR(n5756), .Q(Receive_Byte[3]));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Byte_i0_i3.REGSET = "RESET";
    defparam Receive_Byte_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6109_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n10), .D(n5241), .Z(n7569));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i6109_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ o_Data_Received (.D(n5897), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(ADC_Data_Received));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam o_Data_Received.REGSET = "RESET";
    defparam o_Data_Received.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+!(C)))" *) LUT4 equal_836_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1160));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_836_i9_2_lut_3_lut.INIT = "0xefef";
    (* lut_function="(A+!(B))" *) LUT4 i3871_2_lut (.A(n7), .B(o_Data_Received_N_594), 
            .Z(n6234));
    defparam i3871_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5954_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1162), .D(n9), .Z(n5235));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i5954_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 equal_829_i12_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(\Receive_Byte[0] ), .D(Receive_Bit[3]), 
            .Z(n12_adj_1164));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_829_i12_2_lut_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5960_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1162), .D(n9_adj_1159), .Z(n5234));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i5960_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ Receive_Byte_i0_i0 (.D(n5946), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\Receive_Byte[0] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam Receive_Byte_i0_i0.REGSET = "RESET";
    defparam Receive_Byte_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 equal_779_i12_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(\Receive_Byte[0] ), .D(Receive_Bit[3]), 
            .Z(n12_adj_1162));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_779_i12_2_lut_3_lut_4_lut.INIT = "0xfeff";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5963_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1162), .D(n9_adj_1163), .Z(n5233));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i5963_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="((B+((D)+!C))+!A)" *) LUT4 i1_2_lut_3_lut_4_lut_adj_400 (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n12_adj_1161));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_400.INIT = "0xffdf";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5969_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1162), .D(n9_adj_1160), .Z(n5232));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i5969_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i983_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .Z(n370[1]));   /* synthesis lineinfo="@2(90[22],90[40])"*/
    defparam i983_2_lut.INIT = "0x6666";
    (* lut_function="(!(A))" *) LUT4 i881_1_lut (.A(CS_Stable), .Z(n2976));   /* synthesis lineinfo="@2(44[9],69[5])"*/
    defparam i881_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+!(B ((D)+!C)+!B !(C))))" *) LUT4 i6007_4_lut (.A(CS_Stable), 
            .B(n7), .C(SM_ADC_In), .D(o_Data_Received_N_594), .Z(n5765));
    defparam i6007_4_lut.INIT = "0x4505";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5972_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1162), .D(n9_adj_1165), .Z(n5231));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i5972_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B)))" *) LUT4 i6016_2_lut (.A(n12_adj_1161), .B(n5208), 
            .Z(n5215));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6016_2_lut.INIT = "0x1111";
    (* lut_function="(A+!(B (C)))" *) LUT4 equal_813_i9_2_lut_3_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .Z(n9));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_813_i9_2_lut_3_lut.INIT = "0xbfbf";
    (* lut_function="(!((B)+!A))" *) LUT4 i2_2_lut (.A(reset_n_c), .B(n7560), 
            .Z(n4543));
    defparam i2_2_lut.INIT = "0x2222";
    (* lut_function="(A+!(B))" *) LUT4 equal_836_i10_2_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .Z(n10));   /* synthesis lineinfo="@2(89[7],89[44])"*/
    defparam equal_836_i10_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A+(B)))" *) LUT4 i6106_2_lut (.A(n12_adj_1158), .B(n5241), 
            .Z(n5243));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i6106_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i5997_2_lut_3_lut_4_lut (.A(n5124), 
            .B(n12), .C(n6304), .D(Receive_Bit[0]), .Z(n5218));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam i5997_2_lut_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(!(A (B)))" *) LUT4 i5947_2_lut (.A(n7560), .B(reset_n_c), 
            .Z(n8217));
    defparam i5947_2_lut.INIT = "0x7777";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i3_4_lut (.A(Count_Stable[2]), 
            .B(Count_Stable[0]), .C(n6446), .D(Count_Stable[1]), .Z(n7560));
    defparam i3_4_lut.INIT = "0xfeff";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i18  (.D(Data_State), 
            .SP(n5217), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][1] ));   /* synthesis lineinfo="@2(73[3],105[6])"*/
    defparam \r_Bytes_In[0]__i18 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i18 .SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module Sample_Position
//

module Sample_Position (output o_Freq_Too_High_N_385, input Next_Sample, 
            output [2:0]SM_Sample_Position, input n6022, input Main_Clock, 
            input reset_n_N_191, input n6007, output n4117, input n7, 
            input reset_n_c, input n7657, output Freq_Too_High, input n4678, 
            input GND_net, input [15:0]Freq_Scale, input [15:0]Frequency, 
            input [7:0]Harmonic, output Sample_Ready, input VCC_net, input n5092, 
            output n5197, output [15:0]Sample_Value);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    wire [15:0]Accumulated_Frequency;   /* synthesis lineinfo="@9(49[13],49[34])"*/
    
    wire n4, n7907, n7556, n6;
    wire [15:0]n87;
    wire [15:0]Sample_Position;   /* synthesis lineinfo="@9(23[13],23[28])"*/
    wire [10:0]LUT_Pos;   /* synthesis lineinfo="@9(24[13],24[20])"*/
    
    wire n12;
    wire [2:0]SM_Sample_Position_2__N_328;
    
    wire n8, n3, Sample_Pos_WE, n7865;
    wire [15:0]n87_adj_1156;
    wire [15:0]Accumulated_Freq_Offset;   /* synthesis lineinfo="@9(50[13],50[36])"*/
    
    wire n7_adj_1092, n6733, n10129;
    wire [15:0]n2000;
    
    wire n6731, n10108, n6729, n10009, n6596;
    wire [15:0]Accumulated_Offset;   /* synthesis lineinfo="@9(51[20],51[38])"*/
    
    wire n6593, n6727, n9955, n6594, n8265, n6592, n6599, n6725, 
        n9952, n6723, n9949, n6600, n6721, n9946, n6597, n6598, 
        n6603, n6604, n2, n5291, n6601, n6602, n6719, n9943, 
        n6607, n6608, n6605, n6606, n6611, n6612, n5743, n6609, 
        n5414, n6610;
    wire [15:0]n1;
    
    wire n9940, n6716, n10153, n6591;
    wire [15:0]n69;
    
    wire n6615, n6616, n6714, n10150, n6595, n6712, n10147, n6710, 
        n10144, n6708, n10141, n6706, n10138, n6704, n10135, n6613, 
        n6614, n6702, n10132, n6619, n6620, n6617, n6618, n10105, 
        n6621, n6622, n7807, n6851, n10036;
    wire [15:0]Sample_Pos_Read;   /* synthesis lineinfo="@9(22[14],22[29])"*/
    
    wire n6849, n10033;
    wire [15:0]n105;
    
    wire n5288, n5664, n6847, n10030, n5289, n5451;
    wire [15:0]n87_adj_1157;
    
    wire n6_adj_1132, n4_adj_1133, n30, n28, n26, n24, n6845, 
        n10027, n22, n20, n18, n16_adj_1135, n14_adj_1136, n6843, 
        n10024, n12_adj_1137, n10_adj_1138, n8_adj_1139, n6_adj_1140, 
        n4_adj_1141, n6841, n10021, n6839, n10018, n6837, n10015, 
        n9892, n6825, n10090, n6823, n10087, n6821, n10084, n6819, 
        n10081, n6817, n10078, n6815, n10075, n6813, n10072, n6811, 
        n10069, n10066, n8596, n5182, VCC_net_c, GND_net_c;
    
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i947_4_lut (.A(Accumulated_Frequency[13]), 
            .B(Accumulated_Frequency[15]), .C(Accumulated_Frequency[14]), 
            .D(n4), .Z(o_Freq_Too_High_N_385));
    defparam i947_4_lut.INIT = "0xfcec";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(Next_Sample), .B(SM_Sample_Position[0]), 
            .Z(n7907));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B (C (D))))" *) LUT4 i1_4_lut (.A(Accumulated_Frequency[12]), 
            .B(n7556), .C(n6), .D(Accumulated_Frequency[10]), .Z(n4));
    defparam i1_4_lut.INIT = "0xeaaa";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i0 (.D(Sample_Position[5]), 
            .SP(n6007), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[0]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i0.REGSET = "RESET";
    defparam LUT_Pos__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ SM_Sample_Position__i0 (.D(SM_Sample_Position_2__N_328[0]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_191), .Q(SM_Sample_Position[0]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam SM_Sample_Position__i0.REGSET = "RESET";
    defparam SM_Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut (.A(n12), .B(Accumulated_Frequency[8]), 
            .C(Accumulated_Frequency[7]), .D(Accumulated_Frequency[6]), 
            .Z(n7556));
    defparam i3_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(Accumulated_Frequency[11]), 
            .B(Accumulated_Frequency[9]), .Z(n6));
    defparam i2_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Pos_WE_c (.D(n3), 
            .SP(n7), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Pos_WE));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Pos_WE_c.REGSET = "RESET";
    defparam Sample_Pos_WE_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i952_4_lut (.A(Accumulated_Frequency[2]), 
            .B(Accumulated_Frequency[5]), .C(n8), .D(Accumulated_Frequency[0]), 
            .Z(n12));
    defparam i952_4_lut.INIT = "0xccc8";
    (* lut_function="(A+(B+(C)))" *) LUT4 i3_3_lut (.A(Accumulated_Frequency[4]), 
            .B(Accumulated_Frequency[3]), .C(Accumulated_Frequency[1]), 
            .Z(n8));
    defparam i3_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B))" *) LUT4 i1779_2_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .Z(n4117));   /* synthesis lineinfo="@9(71[4],127[11])"*/
    defparam i1779_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ o_Freq_Too_High (.D(SM_Sample_Position[2]), 
            .SP(n7657), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Freq_Too_High));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam o_Freq_Too_High.REGSET = "RESET";
    defparam o_Freq_Too_High.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+!((D)+!C))))" *) LUT4 i1_4_lut_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .D(n7907), 
            .Z(n7865));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i1_4_lut_4_lut.INIT = "0x7757";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i10 (.D(n87_adj_1156[10]), 
            .SP(n4678), .CK(Main_Clock), .SR(n7_adj_1092), .Q(Accumulated_Freq_Offset[10]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i10.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ SM_Sample_Position__i1 (.D(SM_Sample_Position_2__N_328[1]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_191), .Q(SM_Sample_Position[1]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam SM_Sample_Position__i1.REGSET = "RESET";
    defparam SM_Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i5924_2_lut_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .C(SM_Sample_Position[0]), .D(SM_Sample_Position[2]), 
            .Z(n7_adj_1092));
    defparam i5924_2_lut_3_lut_4_lut.INIT = "0x0004";
    FA2 add_434_add_5_17 (.A0(GND_net), .B0(Accumulated_Freq_Offset[15]), 
        .C0(n2000[15]), .D0(n6733), .CI0(n6733), .A1(GND_net), .B1(GND_net), 
        .C1(GND_net), .D1(n10129), .CI1(n10129), .CO0(n10129), .S0(n87_adj_1156[15]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam add_434_add_5_17.INIT0 = "0xc33c";
    defparam add_434_add_5_17.INIT1 = "0xc33c";
    FA2 add_434_add_5_15 (.A0(GND_net), .B0(Accumulated_Freq_Offset[13]), 
        .C0(n2000[13]), .D0(n6731), .CI0(n6731), .A1(GND_net), .B1(Accumulated_Freq_Offset[14]), 
        .C1(n2000[14]), .D1(n10108), .CI1(n10108), .CO0(n10108), .CO1(n6733), 
        .S0(n87_adj_1156[13]), .S1(n87_adj_1156[14]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam add_434_add_5_15.INIT0 = "0xc33c";
    defparam add_434_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i3918_2_lut (.A(Freq_Scale[15]), .B(Next_Sample), 
            .Z(n2000[15]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam i3918_2_lut.INIT = "0x8888";
    FA2 add_434_add_5_13 (.A0(GND_net), .B0(Accumulated_Freq_Offset[11]), 
        .C0(n2000[11]), .D0(n6729), .CI0(n6729), .A1(GND_net), .B1(Accumulated_Freq_Offset[12]), 
        .C1(n2000[12]), .D1(n10009), .CI1(n10009), .CO0(n10009), .CO1(n6731), 
        .S0(n87_adj_1156[11]), .S1(n87_adj_1156[12]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam add_434_add_5_13.INIT0 = "0xc33c";
    defparam add_434_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A ((C)+!B))" *) LUT4 i4567_2_lut_3_lut (.A(Accumulated_Frequency[13]), 
            .B(n4678), .C(SM_Sample_Position[2]), .Z(n6596));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4567_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4540_3_lut (.A(Frequency[14]), 
            .B(Accumulated_Offset[14]), .C(SM_Sample_Position[2]), .Z(n6593));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4540_3_lut.INIT = "0xcaca";
    FA2 add_434_add_5_11 (.A0(GND_net), .B0(Accumulated_Freq_Offset[9]), 
        .C0(n2000[9]), .D0(n6727), .CI0(n6727), .A1(GND_net), .B1(Accumulated_Freq_Offset[10]), 
        .C1(n2000[10]), .D1(n9955), .CI1(n9955), .CO0(n9955), .CO1(n6729), 
        .S0(n87_adj_1156[9]), .S1(n87_adj_1156[10]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam add_434_add_5_11.INIT0 = "0xc33c";
    defparam add_434_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i4570_2_lut (.A(Accumulated_Frequency[14]), 
            .B(n7_adj_1092), .Z(n6594));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4570_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5397_3_lut_4_lut (.A(Harmonic[4]), 
            .B(Harmonic[5]), .C(Harmonic[6]), .D(Harmonic[7]), .Z(n8265));
    defparam i5397_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A ((C)+!B))" *) LUT4 i4543_2_lut_3_lut (.A(Accumulated_Frequency[15]), 
            .B(n4678), .C(SM_Sample_Position[2]), .Z(n6592));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4543_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4563_3_lut (.A(Frequency[11]), 
            .B(Accumulated_Offset[11]), .C(SM_Sample_Position[2]), .Z(n6599));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4563_3_lut.INIT = "0xcaca";
    FA2 add_434_add_5_9 (.A0(GND_net), .B0(Accumulated_Freq_Offset[7]), 
        .C0(n2000[7]), .D0(n6725), .CI0(n6725), .A1(GND_net), .B1(Accumulated_Freq_Offset[8]), 
        .C1(n2000[8]), .D1(n9952), .CI1(n9952), .CO0(n9952), .CO1(n6727), 
        .S0(n87_adj_1156[7]), .S1(n87_adj_1156[8]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam add_434_add_5_9.INIT0 = "0xc33c";
    defparam add_434_add_5_9.INIT1 = "0xc33c";
    FA2 add_434_add_5_7 (.A0(GND_net), .B0(Accumulated_Freq_Offset[5]), 
        .C0(n2000[5]), .D0(n6723), .CI0(n6723), .A1(GND_net), .B1(Accumulated_Freq_Offset[6]), 
        .C1(n2000[6]), .D1(n9949), .CI1(n9949), .CO0(n9949), .CO1(n6725), 
        .S0(n87_adj_1156[5]), .S1(n87_adj_1156[6]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam add_434_add_5_7.INIT0 = "0xc33c";
    defparam add_434_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i4561_2_lut (.A(Accumulated_Frequency[11]), 
            .B(n7_adj_1092), .Z(n6600));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4561_2_lut.INIT = "0x2222";
    FA2 add_434_add_5_5 (.A0(GND_net), .B0(Accumulated_Freq_Offset[3]), 
        .C0(n2000[3]), .D0(n6721), .CI0(n6721), .A1(GND_net), .B1(Accumulated_Freq_Offset[4]), 
        .C1(n2000[4]), .D1(n9946), .CI1(n9946), .CO0(n9946), .CO1(n6723), 
        .S0(n87_adj_1156[3]), .S1(n87_adj_1156[4]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam add_434_add_5_5.INIT0 = "0xc33c";
    defparam add_434_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4566_3_lut (.A(Frequency[12]), 
            .B(Accumulated_Offset[12]), .C(SM_Sample_Position[2]), .Z(n6597));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4566_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4564_2_lut (.A(Accumulated_Frequency[12]), 
            .B(n7_adj_1092), .Z(n6598));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4564_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4557_3_lut (.A(Frequency[9]), 
            .B(Accumulated_Offset[9]), .C(SM_Sample_Position[2]), .Z(n6603));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4557_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i3935_2_lut (.A(Freq_Scale[1]), .B(Next_Sample), 
            .Z(n2000[1]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam i3935_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))" *) LUT4 i4555_2_lut (.A(Accumulated_Frequency[9]), 
            .B(n7_adj_1092), .Z(n6604));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4555_2_lut.INIT = "0x2222";
    (* lut_function="(A+!(B+!(C+!(D))))" *) LUT4 i1_4_lut_adj_391 (.A(reset_n_N_191), 
            .B(SM_Sample_Position[0]), .C(n2), .D(SM_Sample_Position[2]), 
            .Z(n5291));
    defparam i1_4_lut_adj_391.INIT = "0xbabb";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4560_3_lut (.A(Frequency[10]), 
            .B(Accumulated_Offset[10]), .C(SM_Sample_Position[2]), .Z(n6601));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4560_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4558_2_lut (.A(Accumulated_Frequency[10]), 
            .B(n7_adj_1092), .Z(n6602));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4558_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_392 (.A(SM_Sample_Position[1]), 
            .B(Next_Sample), .Z(n2));
    defparam i1_2_lut_adj_392.INIT = "0x4444";
    FA2 add_434_add_5_3 (.A0(GND_net), .B0(Accumulated_Freq_Offset[1]), 
        .C0(n2000[1]), .D0(n6719), .CI0(n6719), .A1(GND_net), .B1(Accumulated_Freq_Offset[2]), 
        .C1(n2000[2]), .D1(n9943), .CI1(n9943), .CO0(n9943), .CO1(n6721), 
        .S0(n87_adj_1156[1]), .S1(n87_adj_1156[2]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam add_434_add_5_3.INIT0 = "0xc33c";
    defparam add_434_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4551_3_lut (.A(Frequency[7]), 
            .B(Accumulated_Offset[7]), .C(SM_Sample_Position[2]), .Z(n6607));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4551_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4549_2_lut (.A(Accumulated_Frequency[7]), 
            .B(n7_adj_1092), .Z(n6608));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4549_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4554_3_lut (.A(Frequency[8]), 
            .B(Accumulated_Offset[8]), .C(SM_Sample_Position[2]), .Z(n6605));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4554_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4552_2_lut (.A(Accumulated_Frequency[8]), 
            .B(n7_adj_1092), .Z(n6606));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4552_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i11 (.D(n87_adj_1156[11]), 
            .SP(n5414), .CK(Main_Clock), .SR(n5743), .Q(Accumulated_Freq_Offset[11]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i11.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i11.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4545_3_lut (.A(Frequency[5]), 
            .B(Accumulated_Offset[5]), .C(SM_Sample_Position[2]), .Z(n6611));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4545_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4538_2_lut (.A(Accumulated_Frequency[5]), 
            .B(n7_adj_1092), .Z(n6612));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4538_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i3934_2_lut (.A(Freq_Scale[2]), .B(Next_Sample), 
            .Z(n2000[2]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam i3934_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i3392_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[1]), .D(SM_Sample_Position[2]), 
            .Z(n5743));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i3392_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4548_3_lut (.A(Frequency[6]), 
            .B(Accumulated_Offset[6]), .C(SM_Sample_Position[2]), .Z(n6609));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4548_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i10 (.D(Sample_Position[15]), 
            .SP(n6007), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[10]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i10.REGSET = "RESET";
    defparam LUT_Pos__i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i4546_2_lut (.A(Accumulated_Frequency[6]), 
            .B(n7_adj_1092), .Z(n6610));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4546_2_lut.INIT = "0x2222";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i16_1_lut (.A(Accumulated_Freq_Offset[15]), 
            .Z(n1[15]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i16_1_lut.INIT = "0x5555";
    FA2 add_434_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Accumulated_Freq_Offset[0]), .C1(n2000[0]), .D1(n9940), .CI1(n9940), 
        .CO0(n9940), .CO1(n6719), .S1(n87_adj_1156[0]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam add_434_add_5_1.INIT0 = "0xc33c";
    defparam add_434_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i14_1_lut (.A(Accumulated_Freq_Offset[13]), 
            .Z(n1[13]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i14_1_lut.INIT = "0x5555";
    FA2 Accumulated_Frequency_849_add_4_17 (.A0(GND_net), .B0(n6591), .C0(n6592), 
        .D0(n6716), .CI0(n6716), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n10153), .CI1(n10153), .CO0(n10153), .S0(n69[15]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849_add_4_17.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_849_add_4_17.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4534_3_lut (.A(Frequency[3]), 
            .B(Accumulated_Offset[3]), .C(SM_Sample_Position[2]), .Z(n6615));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4534_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4532_2_lut (.A(Accumulated_Frequency[3]), 
            .B(n7_adj_1092), .Z(n6616));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4532_2_lut.INIT = "0x2222";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i15_1_lut (.A(Accumulated_Freq_Offset[14]), 
            .Z(n1[14]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i15_1_lut.INIT = "0x5555";
    FA2 Accumulated_Frequency_849_add_4_15 (.A0(GND_net), .B0(n6595), .C0(n6596), 
        .D0(n6714), .CI0(n6714), .A1(GND_net), .B1(n6593), .C1(n6594), 
        .D1(n10150), .CI1(n10150), .CO0(n10150), .CO1(n6716), .S0(n69[13]), 
        .S1(n69[14]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849_add_4_15.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_849_add_4_15.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_849_add_4_13 (.A0(GND_net), .B0(n6599), .C0(n6600), 
        .D0(n6712), .CI0(n6712), .A1(GND_net), .B1(n6597), .C1(n6598), 
        .D1(n10147), .CI1(n10147), .CO0(n10147), .CO1(n6714), .S0(n69[11]), 
        .S1(n69[12]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849_add_4_13.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_849_add_4_13.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_849_add_4_11 (.A0(GND_net), .B0(n6603), .C0(n6604), 
        .D0(n6710), .CI0(n6710), .A1(GND_net), .B1(n6601), .C1(n6602), 
        .D1(n10144), .CI1(n10144), .CO0(n10144), .CO1(n6712), .S0(n69[9]), 
        .S1(n69[10]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849_add_4_11.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_849_add_4_11.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_849_add_4_9 (.A0(GND_net), .B0(n6607), .C0(n6608), 
        .D0(n6708), .CI0(n6708), .A1(GND_net), .B1(n6605), .C1(n6606), 
        .D1(n10141), .CI1(n10141), .CO0(n10141), .CO1(n6710), .S0(n69[7]), 
        .S1(n69[8]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849_add_4_9.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_849_add_4_9.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_849_add_4_7 (.A0(GND_net), .B0(n6611), .C0(n6612), 
        .D0(n6706), .CI0(n6706), .A1(GND_net), .B1(n6609), .C1(n6610), 
        .D1(n10138), .CI1(n10138), .CO0(n10138), .CO1(n6708), .S0(n69[5]), 
        .S1(n69[6]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849_add_4_7.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_849_add_4_7.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_849_add_4_5 (.A0(GND_net), .B0(n6615), .C0(n6616), 
        .D0(n6704), .CI0(n6704), .A1(GND_net), .B1(n6613), .C1(n6614), 
        .D1(n10135), .CI1(n10135), .CO0(n10135), .CO1(n6706), .S0(n69[3]), 
        .S1(n69[4]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849_add_4_5.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_849_add_4_5.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_849_add_4_3 (.A0(GND_net), .B0(n6619), .C0(n6620), 
        .D0(n6702), .CI0(n6702), .A1(GND_net), .B1(n6617), .C1(n6618), 
        .D1(n10132), .CI1(n10132), .CO0(n10132), .CO1(n6704), .S0(n69[1]), 
        .S1(n69[2]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849_add_4_3.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_849_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4537_3_lut (.A(Frequency[4]), 
            .B(Accumulated_Offset[4]), .C(SM_Sample_Position[2]), .Z(n6613));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4537_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4535_2_lut (.A(Accumulated_Frequency[4]), 
            .B(n7_adj_1092), .Z(n6614));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4535_2_lut.INIT = "0x2222";
    FA2 Accumulated_Frequency_849_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(n6621), .C1(n6622), .D1(n10105), .CI1(n10105), 
        .CO0(n10105), .CO1(n6702), .S1(n69[0]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849_add_4_1.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_849_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i12_1_lut (.A(Accumulated_Freq_Offset[11]), 
            .Z(n1[11]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i12_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4528_3_lut (.A(Frequency[1]), 
            .B(Accumulated_Offset[1]), .C(SM_Sample_Position[2]), .Z(n6619));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4528_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i13_1_lut (.A(Accumulated_Freq_Offset[12]), 
            .Z(n1[12]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i13_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i10_1_lut (.A(Accumulated_Freq_Offset[9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i11_1_lut (.A(Accumulated_Freq_Offset[10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!((B)+!A))" *) LUT4 i4526_2_lut (.A(Accumulated_Frequency[1]), 
            .B(n7_adj_1092), .Z(n6620));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4526_2_lut.INIT = "0x2222";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[1]), .Z(n5414));
    defparam i1_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i8_1_lut (.A(Accumulated_Freq_Offset[7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(A (C)+!A (B (C+(D))+!B (C)))" *) LUT4 i1_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n7907), .C(reset_n_N_191), .D(SM_Sample_Position[2]), .Z(n7807));
    defparam i1_3_lut_4_lut.INIT = "0xf4f0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4531_3_lut (.A(Frequency[2]), 
            .B(Accumulated_Offset[2]), .C(SM_Sample_Position[2]), .Z(n6617));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4531_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4529_2_lut (.A(Accumulated_Frequency[2]), 
            .B(n7_adj_1092), .Z(n6618));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4529_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i9 (.D(Sample_Position[14]), 
            .SP(n6007), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[9]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i9.REGSET = "RESET";
    defparam LUT_Pos__i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i9_1_lut (.A(Accumulated_Freq_Offset[8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i9_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i8 (.D(Sample_Position[13]), 
            .SP(n6007), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[8]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i8.REGSET = "RESET";
    defparam LUT_Pos__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i7 (.D(Sample_Position[12]), 
            .SP(n6007), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[7]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i7.REGSET = "RESET";
    defparam LUT_Pos__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i6 (.D(Sample_Position[11]), 
            .SP(n6007), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[6]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i6.REGSET = "RESET";
    defparam LUT_Pos__i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i6_1_lut (.A(Accumulated_Freq_Offset[5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i6_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i5 (.D(Sample_Position[10]), 
            .SP(n6007), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[5]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i5.REGSET = "RESET";
    defparam LUT_Pos__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i4 (.D(Sample_Position[9]), 
            .SP(n6007), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[4]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i4.REGSET = "RESET";
    defparam LUT_Pos__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i3 (.D(Sample_Position[8]), 
            .SP(n6007), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[3]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i3.REGSET = "RESET";
    defparam LUT_Pos__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i2 (.D(Sample_Position[7]), 
            .SP(n6007), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[2]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i2.REGSET = "RESET";
    defparam LUT_Pos__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i1 (.D(Sample_Position[6]), 
            .SP(n6007), .CK(Main_Clock), .SR(reset_n_N_191), .Q(LUT_Pos[1]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i1.REGSET = "RESET";
    defparam LUT_Pos__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i15 (.D(n87[15]), 
            .SP(n6022), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[15]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i15.REGSET = "RESET";
    defparam Sample_Position__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i14 (.D(n87[14]), 
            .SP(n6022), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[14]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i14.REGSET = "RESET";
    defparam Sample_Position__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i13 (.D(n87[13]), 
            .SP(n6022), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[13]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i13.REGSET = "RESET";
    defparam Sample_Position__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i12 (.D(n87[12]), 
            .SP(n6022), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[12]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i12.REGSET = "RESET";
    defparam Sample_Position__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i11 (.D(n87[11]), 
            .SP(n6022), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[11]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i11.REGSET = "RESET";
    defparam Sample_Position__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i10 (.D(n87[10]), 
            .SP(n6022), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[10]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i10.REGSET = "RESET";
    defparam Sample_Position__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i9 (.D(n87[9]), 
            .SP(n6022), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[9]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i9.REGSET = "RESET";
    defparam Sample_Position__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i8 (.D(n87[8]), 
            .SP(n6022), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[8]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i8.REGSET = "RESET";
    defparam Sample_Position__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i7 (.D(n87[7]), 
            .SP(n6022), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[7]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i7.REGSET = "RESET";
    defparam Sample_Position__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i6 (.D(n87[6]), 
            .SP(n6022), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[6]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i6.REGSET = "RESET";
    defparam Sample_Position__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i5 (.D(n87[5]), 
            .SP(n6022), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[5]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i5.REGSET = "RESET";
    defparam Sample_Position__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i4 (.D(n87[4]), 
            .SP(n6022), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[4]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i4.REGSET = "RESET";
    defparam Sample_Position__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i3 (.D(n87[3]), 
            .SP(n6022), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[3]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i3.REGSET = "RESET";
    defparam Sample_Position__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i2 (.D(n87[2]), 
            .SP(n6022), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[2]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i2.REGSET = "RESET";
    defparam Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i1 (.D(n87[1]), 
            .SP(n6022), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[1]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i1.REGSET = "RESET";
    defparam Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i1 (.D(n105[1]), 
            .SP(n5288), .CK(Main_Clock), .SR(n5664), .Q(Accumulated_Offset[1]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i1.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i7_1_lut (.A(Accumulated_Freq_Offset[6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4525_3_lut (.A(Frequency[0]), 
            .B(Accumulated_Offset[0]), .C(SM_Sample_Position[2]), .Z(n6621));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4525_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4523_2_lut (.A(Accumulated_Frequency[0]), 
            .B(n7_adj_1092), .Z(n6622));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4523_2_lut.INIT = "0x2222";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i4_1_lut (.A(Accumulated_Freq_Offset[3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i5_1_lut (.A(Accumulated_Freq_Offset[4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i2_1_lut (.A(Accumulated_Freq_Offset[1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i3_1_lut (.A(Accumulated_Freq_Offset[2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i3_1_lut.INIT = "0x5555";
    FA2 add_3_add_5_17 (.A0(GND_net), .B0(Sample_Pos_Read[15]), .C0(Accumulated_Frequency[15]), 
        .D0(n6851), .CI0(n6851), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n10036), .CI1(n10036), .CO0(n10036), .S0(n87[15]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_17.INIT0 = "0xc33c";
    defparam add_3_add_5_17.INIT1 = "0xc33c";
    FA2 add_3_add_5_15 (.A0(GND_net), .B0(Sample_Pos_Read[13]), .C0(Accumulated_Frequency[13]), 
        .D0(n6849), .CI0(n6849), .A1(GND_net), .B1(Sample_Pos_Read[14]), 
        .C1(Accumulated_Frequency[14]), .D1(n10033), .CI1(n10033), .CO0(n10033), 
        .CO1(n6851), .S0(n87[13]), .S1(n87[14]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_15.INIT0 = "0xc33c";
    defparam add_3_add_5_15.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i2 (.D(n105[2]), 
            .SP(n5288), .CK(Main_Clock), .SR(n5664), .Q(Accumulated_Offset[2]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i2.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i2.SRMODE = "CE_OVER_LSR";
    FA2 add_3_add_5_13 (.A0(GND_net), .B0(Sample_Pos_Read[11]), .C0(Accumulated_Frequency[11]), 
        .D0(n6847), .CI0(n6847), .A1(GND_net), .B1(Sample_Pos_Read[12]), 
        .C1(Accumulated_Frequency[12]), .D1(n10030), .CI1(n10030), .CO0(n10030), 
        .CO1(n6849), .S0(n87[11]), .S1(n87[12]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_13.INIT0 = "0xc33c";
    defparam add_3_add_5_13.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i3 (.D(n105[3]), 
            .SP(n5288), .CK(Main_Clock), .SR(n5664), .Q(Accumulated_Offset[3]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i3.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i4 (.D(n105[4]), 
            .SP(n5288), .CK(Main_Clock), .SR(n5664), .Q(Accumulated_Offset[4]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i4.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i5 (.D(n105[5]), 
            .SP(n5288), .CK(Main_Clock), .SR(n5664), .Q(Accumulated_Offset[5]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i5.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i6 (.D(n105[6]), 
            .SP(n5288), .CK(Main_Clock), .SR(n5664), .Q(Accumulated_Offset[6]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i6.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i7 (.D(n105[7]), 
            .SP(n5288), .CK(Main_Clock), .SR(n5664), .Q(Accumulated_Offset[7]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i7.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i8 (.D(n105[8]), 
            .SP(n5288), .CK(Main_Clock), .SR(n5664), .Q(Accumulated_Offset[8]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i8.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i9 (.D(n105[9]), 
            .SP(n5288), .CK(Main_Clock), .SR(n5664), .Q(Accumulated_Offset[9]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i9.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i10 (.D(n105[10]), 
            .SP(n5288), .CK(Main_Clock), .SR(n5664), .Q(Accumulated_Offset[10]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i10.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i1_1_lut (.A(Accumulated_Freq_Offset[0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i1_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i11 (.D(n105[11]), 
            .SP(n5288), .CK(Main_Clock), .SR(n5664), .Q(Accumulated_Offset[11]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i11.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i12 (.D(n105[12]), 
            .SP(n5288), .CK(Main_Clock), .SR(n5664), .Q(Accumulated_Offset[12]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i12.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i13 (.D(n105[13]), 
            .SP(n5288), .CK(Main_Clock), .SR(n5664), .Q(Accumulated_Offset[13]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i13.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i14 (.D(n105[14]), 
            .SP(n5288), .CK(Main_Clock), .SR(n5664), .Q(Accumulated_Offset[14]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i14.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i15 (.D(n105[15]), 
            .SP(n5288), .CK(Main_Clock), .SR(n5664), .Q(Accumulated_Offset[15]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i15.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ SM_Sample_Position__i2 (.D(SM_Sample_Position[0]), 
            .SP(n5289), .CK(Main_Clock), .SR(n7865), .Q(SM_Sample_Position[2]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam SM_Sample_Position__i2.REGSET = "RESET";
    defparam SM_Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_849__i0 (.D(n69[0]), 
            .SP(n5451), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[0]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849__i0.REGSET = "RESET";
    defparam Accumulated_Frequency_849__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i3921_2_lut (.A(Freq_Scale[13]), .B(Next_Sample), 
            .Z(n2000[13]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam i3921_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3920_2_lut (.A(Freq_Scale[14]), .B(Next_Sample), 
            .Z(n2000[14]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam i3920_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i12 (.D(n87_adj_1156[12]), 
            .SP(n5414), .CK(Main_Clock), .SR(n5743), .Q(Accumulated_Freq_Offset[12]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i12.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i3925_2_lut (.A(Freq_Scale[11]), .B(Next_Sample), 
            .Z(n2000[11]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam i3925_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i2_3_lut (.A(n87_adj_1157[1]), 
            .B(Accumulated_Freq_Offset[1]), .C(Harmonic[0]), .Z(n105[1]));   /* synthesis lineinfo="@9(104[7],107[55])"*/
    defparam mux_8_i2_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i13 (.D(n87_adj_1156[13]), 
            .SP(n5414), .CK(Main_Clock), .SR(n5743), .Q(Accumulated_Freq_Offset[13]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i13.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i13.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A ((C+!(D))+!B)+!A ((C)+!B)))" *) LUT4 i3_4_lut_adj_393 (.A(SM_Sample_Position[0]), 
            .B(n6_adj_1132), .C(SM_Sample_Position[2]), .D(n4_adj_1133), 
            .Z(n5288));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i3_4_lut_adj_393.INIT = "0x0c04";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut_adj_394 (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .Z(n6_adj_1132));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i2_2_lut_adj_394.INIT = "0x8888";
    (* lut_function="(A (B+(C+!(D)))+!A (B+!((D)+!C)))" *) LUT4 i1_4_lut_adj_395 (.A(n30), 
            .B(Harmonic[0]), .C(Accumulated_Frequency[15]), .D(Accumulated_Freq_Offset[15]), 
            .Z(n4_adj_1133));
    defparam i1_4_lut_adj_395.INIT = "0xecfe";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i30_3_lut (.A(n28), 
            .B(Accumulated_Frequency[14]), .C(Accumulated_Freq_Offset[14]), 
            .Z(n30));   /* synthesis lineinfo="@9(106[16],106[63])"*/
    defparam LessThan_5_i30_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i14 (.D(n87_adj_1156[14]), 
            .SP(n5414), .CK(Main_Clock), .SR(n5743), .Q(Accumulated_Freq_Offset[14]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i14.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ o_Sample_Ready (.D(SM_Sample_Position[1]), 
            .SP(n5291), .CK(Main_Clock), .SR(n7807), .Q(Sample_Ready));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam o_Sample_Ready.REGSET = "RESET";
    defparam o_Sample_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i28_3_lut (.A(n26), 
            .B(Accumulated_Frequency[13]), .C(Accumulated_Freq_Offset[13]), 
            .Z(n28));   /* synthesis lineinfo="@9(106[16],106[63])"*/
    defparam LessThan_5_i28_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i26_3_lut (.A(n24), 
            .B(Accumulated_Frequency[12]), .C(Accumulated_Freq_Offset[12]), 
            .Z(n26));   /* synthesis lineinfo="@9(106[16],106[63])"*/
    defparam LessThan_5_i26_3_lut.INIT = "0x8e8e";
    FA2 add_3_add_5_11 (.A0(GND_net), .B0(Sample_Pos_Read[9]), .C0(Accumulated_Frequency[9]), 
        .D0(n6845), .CI0(n6845), .A1(GND_net), .B1(Sample_Pos_Read[10]), 
        .C1(Accumulated_Frequency[10]), .D1(n10027), .CI1(n10027), .CO0(n10027), 
        .CO1(n6847), .S0(n87[9]), .S1(n87[10]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_11.INIT0 = "0xc33c";
    defparam add_3_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i1_3_lut (.A(n87_adj_1157[0]), 
            .B(Accumulated_Freq_Offset[0]), .C(Harmonic[0]), .Z(n105[0]));   /* synthesis lineinfo="@9(104[7],107[55])"*/
    defparam mux_8_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i24_3_lut (.A(n22), 
            .B(Accumulated_Frequency[11]), .C(Accumulated_Freq_Offset[11]), 
            .Z(n24));   /* synthesis lineinfo="@9(106[16],106[63])"*/
    defparam LessThan_5_i24_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i22_3_lut (.A(n20), 
            .B(Accumulated_Frequency[10]), .C(Accumulated_Freq_Offset[10]), 
            .Z(n22));   /* synthesis lineinfo="@9(106[16],106[63])"*/
    defparam LessThan_5_i22_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i20_3_lut (.A(n18), 
            .B(Accumulated_Frequency[9]), .C(Accumulated_Freq_Offset[9]), 
            .Z(n20));   /* synthesis lineinfo="@9(106[16],106[63])"*/
    defparam LessThan_5_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i18_3_lut (.A(n16_adj_1135), 
            .B(Accumulated_Frequency[8]), .C(Accumulated_Freq_Offset[8]), 
            .Z(n18));   /* synthesis lineinfo="@9(106[16],106[63])"*/
    defparam LessThan_5_i18_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i1 (.D(n87_adj_1156[1]), 
            .SP(n5414), .CK(Main_Clock), .SR(n5743), .Q(Accumulated_Freq_Offset[1]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i1.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i16_3_lut (.A(n14_adj_1136), 
            .B(Accumulated_Frequency[7]), .C(Accumulated_Freq_Offset[7]), 
            .Z(n16_adj_1135));   /* synthesis lineinfo="@9(106[16],106[63])"*/
    defparam LessThan_5_i16_3_lut.INIT = "0x8e8e";
    FA2 add_3_add_5_9 (.A0(GND_net), .B0(Sample_Pos_Read[7]), .C0(Accumulated_Frequency[7]), 
        .D0(n6843), .CI0(n6843), .A1(GND_net), .B1(Sample_Pos_Read[8]), 
        .C1(Accumulated_Frequency[8]), .D1(n10024), .CI1(n10024), .CO0(n10024), 
        .CO1(n6845), .S0(n87[7]), .S1(n87[8]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_9.INIT0 = "0xc33c";
    defparam add_3_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i14_3_lut (.A(n12_adj_1137), 
            .B(Accumulated_Frequency[6]), .C(Accumulated_Freq_Offset[6]), 
            .Z(n14_adj_1136));   /* synthesis lineinfo="@9(106[16],106[63])"*/
    defparam LessThan_5_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i12_3_lut (.A(n10_adj_1138), 
            .B(Accumulated_Frequency[5]), .C(Accumulated_Freq_Offset[5]), 
            .Z(n12_adj_1137));   /* synthesis lineinfo="@9(106[16],106[63])"*/
    defparam LessThan_5_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i10_3_lut (.A(n8_adj_1139), 
            .B(Accumulated_Frequency[4]), .C(Accumulated_Freq_Offset[4]), 
            .Z(n10_adj_1138));   /* synthesis lineinfo="@9(106[16],106[63])"*/
    defparam LessThan_5_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i8_3_lut (.A(n6_adj_1140), 
            .B(Accumulated_Frequency[3]), .C(Accumulated_Freq_Offset[3]), 
            .Z(n8_adj_1139));   /* synthesis lineinfo="@9(106[16],106[63])"*/
    defparam LessThan_5_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i6_3_lut (.A(n4_adj_1141), 
            .B(Accumulated_Frequency[2]), .C(Accumulated_Freq_Offset[2]), 
            .Z(n6_adj_1140));   /* synthesis lineinfo="@9(106[16],106[63])"*/
    defparam LessThan_5_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A ((C)+!B)+!A !(B ((D)+!C)+!B !(C+!(D)))))" *) LUT4 LessThan_5_i4_4_lut (.A(Accumulated_Freq_Offset[0]), 
            .B(Accumulated_Frequency[1]), .C(Accumulated_Freq_Offset[1]), 
            .D(Accumulated_Frequency[0]), .Z(n4_adj_1141));   /* synthesis lineinfo="@9(106[16],106[63])"*/
    defparam LessThan_5_i4_4_lut.INIT = "0x4d0c";
    (* lut_function="(A (B))" *) LUT4 i3924_2_lut (.A(Freq_Scale[12]), .B(Next_Sample), 
            .Z(n2000[12]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam i3924_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))" *) LUT4 i3321_2_lut (.A(n5288), .B(SM_Sample_Position[0]), 
            .Z(n5664));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i3321_2_lut.INIT = "0x2222";
    FA2 add_3_add_5_7 (.A0(GND_net), .B0(Sample_Pos_Read[5]), .C0(Accumulated_Frequency[5]), 
        .D0(n6841), .CI0(n6841), .A1(GND_net), .B1(Sample_Pos_Read[6]), 
        .C1(Accumulated_Frequency[6]), .D1(n10021), .CI1(n10021), .CO0(n10021), 
        .CO1(n6843), .S0(n87[5]), .S1(n87[6]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_7.INIT0 = "0xc33c";
    defparam add_3_add_5_7.INIT1 = "0xc33c";
    FA2 add_3_add_5_5 (.A0(GND_net), .B0(Sample_Pos_Read[3]), .C0(Accumulated_Frequency[3]), 
        .D0(n6839), .CI0(n6839), .A1(GND_net), .B1(Sample_Pos_Read[4]), 
        .C1(Accumulated_Frequency[4]), .D1(n10018), .CI1(n10018), .CO0(n10018), 
        .CO1(n6841), .S0(n87[3]), .S1(n87[4]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_5.INIT0 = "0xc33c";
    defparam add_3_add_5_5.INIT1 = "0xc33c";
    FA2 add_3_add_5_3 (.A0(GND_net), .B0(Sample_Pos_Read[1]), .C0(Accumulated_Frequency[1]), 
        .D0(n6837), .CI0(n6837), .A1(GND_net), .B1(Sample_Pos_Read[2]), 
        .C1(Accumulated_Frequency[2]), .D1(n10015), .CI1(n10015), .CO0(n10015), 
        .CO1(n6839), .S0(n87[1]), .S1(n87[2]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_3.INIT0 = "0xc33c";
    defparam add_3_add_5_3.INIT1 = "0xc33c";
    FA2 add_3_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Pos_Read[0]), .C1(Accumulated_Frequency[0]), .D1(n9892), 
        .CI1(n9892), .CO0(n9892), .CO1(n6837), .S1(n87[0]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_1.INIT0 = "0xc33c";
    defparam add_3_add_5_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i2 (.D(n87_adj_1156[2]), 
            .SP(n5414), .CK(Main_Clock), .SR(n5743), .Q(Accumulated_Freq_Offset[2]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i2.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i3 (.D(n87_adj_1156[3]), 
            .SP(n5414), .CK(Main_Clock), .SR(n5743), .Q(Accumulated_Freq_Offset[3]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i3.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i4 (.D(n87_adj_1156[4]), 
            .SP(n5414), .CK(Main_Clock), .SR(n5743), .Q(Accumulated_Freq_Offset[4]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i4.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i3893_2_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .Z(n3));   /* synthesis lineinfo="@9(71[4],127[11])"*/
    defparam i3893_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i5 (.D(n87_adj_1156[5]), 
            .SP(n5414), .CK(Main_Clock), .SR(n5743), .Q(Accumulated_Freq_Offset[5]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i5.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i6 (.D(n87_adj_1156[6]), 
            .SP(n5414), .CK(Main_Clock), .SR(n5743), .Q(Accumulated_Freq_Offset[6]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i6.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i6.SRMODE = "CE_OVER_LSR";
    FA2 unary_minus_6_add_3_add_5_17 (.A0(GND_net), .B0(GND_net), .C0(n1[15]), 
        .D0(n6825), .CI0(n6825), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n10090), .CI1(n10090), .CO0(n10090), .S0(n87_adj_1157[15]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_17.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_17.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_15 (.A0(GND_net), .B0(GND_net), .C0(n1[13]), 
        .D0(n6823), .CI0(n6823), .A1(GND_net), .B1(GND_net), .C1(n1[14]), 
        .D1(n10087), .CI1(n10087), .CO0(n10087), .CO1(n6825), .S0(n87_adj_1157[13]), 
        .S1(n87_adj_1157[14]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_15.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_15.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_13 (.A0(GND_net), .B0(GND_net), .C0(n1[11]), 
        .D0(n6821), .CI0(n6821), .A1(GND_net), .B1(GND_net), .C1(n1[12]), 
        .D1(n10084), .CI1(n10084), .CO0(n10084), .CO1(n6823), .S0(n87_adj_1157[11]), 
        .S1(n87_adj_1157[12]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_13.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_13.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_11 (.A0(GND_net), .B0(GND_net), .C0(n1[9]), 
        .D0(n6819), .CI0(n6819), .A1(GND_net), .B1(GND_net), .C1(n1[10]), 
        .D1(n10081), .CI1(n10081), .CO0(n10081), .CO1(n6821), .S0(n87_adj_1157[9]), 
        .S1(n87_adj_1157[10]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_11.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_11.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_9 (.A0(GND_net), .B0(GND_net), .C0(n1[7]), 
        .D0(n6817), .CI0(n6817), .A1(GND_net), .B1(GND_net), .C1(n1[8]), 
        .D1(n10078), .CI1(n10078), .CO0(n10078), .CO1(n6819), .S0(n87_adj_1157[7]), 
        .S1(n87_adj_1157[8]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_9.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_9.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_7 (.A0(GND_net), .B0(GND_net), .C0(n1[5]), 
        .D0(n6815), .CI0(n6815), .A1(GND_net), .B1(GND_net), .C1(n1[6]), 
        .D1(n10075), .CI1(n10075), .CO0(n10075), .CO1(n6817), .S0(n87_adj_1157[5]), 
        .S1(n87_adj_1157[6]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_7.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_7.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_5 (.A0(GND_net), .B0(GND_net), .C0(n1[3]), 
        .D0(n6813), .CI0(n6813), .A1(GND_net), .B1(GND_net), .C1(n1[4]), 
        .D1(n10072), .CI1(n10072), .CO0(n10072), .CO1(n6815), .S0(n87_adj_1157[3]), 
        .S1(n87_adj_1157[4]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_5.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_5.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_3 (.A0(GND_net), .B0(GND_net), .C0(n1[1]), 
        .D0(n6811), .CI0(n6811), .A1(GND_net), .B1(GND_net), .C1(n1[2]), 
        .D1(n10069), .CI1(n10069), .CO0(n10069), .CO1(n6813), .S0(n87_adj_1157[1]), 
        .S1(n87_adj_1157[2]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_3.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_3.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n1[0]), .D1(n10066), .CI1(n10066), 
        .CO0(n10066), .CO1(n6811), .S1(n87_adj_1157[0]));   /* synthesis lineinfo="@9(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_1.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i3_3_lut (.A(n87_adj_1157[2]), 
            .B(Accumulated_Freq_Offset[2]), .C(Harmonic[0]), .Z(n105[2]));   /* synthesis lineinfo="@9(104[7],107[55])"*/
    defparam mux_8_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i4_3_lut (.A(n87_adj_1157[3]), 
            .B(Accumulated_Freq_Offset[3]), .C(Harmonic[0]), .Z(n105[3]));   /* synthesis lineinfo="@9(104[7],107[55])"*/
    defparam mux_8_i4_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i7 (.D(n87_adj_1156[7]), 
            .SP(n4678), .CK(Main_Clock), .SR(n7_adj_1092), .Q(Accumulated_Freq_Offset[7]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i7.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i5_3_lut (.A(n87_adj_1157[4]), 
            .B(Accumulated_Freq_Offset[4]), .C(Harmonic[0]), .Z(n105[4]));   /* synthesis lineinfo="@9(104[7],107[55])"*/
    defparam mux_8_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i6_3_lut (.A(n87_adj_1157[5]), 
            .B(Accumulated_Freq_Offset[5]), .C(Harmonic[0]), .Z(n105[5]));   /* synthesis lineinfo="@9(104[7],107[55])"*/
    defparam mux_8_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i7_3_lut (.A(n87_adj_1157[6]), 
            .B(Accumulated_Freq_Offset[6]), .C(Harmonic[0]), .Z(n105[6]));   /* synthesis lineinfo="@9(104[7],107[55])"*/
    defparam mux_8_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i8_3_lut (.A(n87_adj_1157[7]), 
            .B(Accumulated_Freq_Offset[7]), .C(Harmonic[0]), .Z(n105[7]));   /* synthesis lineinfo="@9(104[7],107[55])"*/
    defparam mux_8_i8_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i15 (.D(n87_adj_1156[15]), 
            .SP(n4678), .CK(Main_Clock), .SR(n7_adj_1092), .Q(Accumulated_Freq_Offset[15]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i15.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i9_3_lut (.A(n87_adj_1157[8]), 
            .B(Accumulated_Freq_Offset[8]), .C(Harmonic[0]), .Z(n105[8]));   /* synthesis lineinfo="@9(104[7],107[55])"*/
    defparam mux_8_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C)+!A !(B (C)+!B !((D)+!C)))" *) LUT4 i30_4_lut (.A(SM_Sample_Position[0]), 
            .B(n8596), .C(SM_Sample_Position[2]), .D(Next_Sample), .Z(SM_Sample_Position_2__N_328[0]));   /* synthesis lineinfo="@9(71[4],127[11])"*/
    defparam i30_4_lut.INIT = "0xb5a5";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i0 (.D(n105[0]), 
            .SP(n5288), .CK(Main_Clock), .SR(n5664), .Q(Accumulated_Offset[0]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Offset_i0_i0.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B)+!A (B+!(C+(D))))" *) LUT4 i5715_4_lut (.A(n5092), 
            .B(SM_Sample_Position[1]), .C(n8265), .D(Harmonic[0]), .Z(n8596));   /* synthesis lineinfo="@9(71[4],127[11])"*/
    defparam i5715_4_lut.INIT = "0xcccd";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_849__i1 (.D(n69[1]), 
            .SP(n5451), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[1]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849__i1.REGSET = "RESET";
    defparam Accumulated_Frequency_849__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i10_3_lut (.A(n87_adj_1157[9]), 
            .B(Accumulated_Freq_Offset[9]), .C(Harmonic[0]), .Z(n105[9]));   /* synthesis lineinfo="@9(104[7],107[55])"*/
    defparam mux_8_i10_3_lut.INIT = "0xcaca";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_849__i2 (.D(n69[2]), 
            .SP(n5451), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[2]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849__i2.REGSET = "RESET";
    defparam Accumulated_Frequency_849__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_396 (.A(Harmonic[6]), .B(Harmonic[7]), 
            .Z(n5197));   /* synthesis lineinfo="@9(123[30],123[50])"*/
    defparam i1_2_lut_adj_396.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i11_3_lut (.A(n87_adj_1157[10]), 
            .B(Accumulated_Freq_Offset[10]), .C(Harmonic[0]), .Z(n105[10]));   /* synthesis lineinfo="@9(104[7],107[55])"*/
    defparam mux_8_i11_3_lut.INIT = "0xcaca";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_849__i3 (.D(n69[3]), 
            .SP(n5451), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[3]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849__i3.REGSET = "RESET";
    defparam Accumulated_Frequency_849__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_849__i4 (.D(n69[4]), 
            .SP(n5451), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[4]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849__i4.REGSET = "RESET";
    defparam Accumulated_Frequency_849__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_849__i5 (.D(n69[5]), 
            .SP(n5451), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[5]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849__i5.REGSET = "RESET";
    defparam Accumulated_Frequency_849__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_849__i6 (.D(n69[6]), 
            .SP(n5451), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[6]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849__i6.REGSET = "RESET";
    defparam Accumulated_Frequency_849__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_849__i7 (.D(n69[7]), 
            .SP(n5451), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[7]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849__i7.REGSET = "RESET";
    defparam Accumulated_Frequency_849__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_849__i8 (.D(n69[8]), 
            .SP(n5451), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[8]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849__i8.REGSET = "RESET";
    defparam Accumulated_Frequency_849__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_849__i9 (.D(n69[9]), 
            .SP(n5451), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[9]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849__i9.REGSET = "RESET";
    defparam Accumulated_Frequency_849__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_849__i10 (.D(n69[10]), 
            .SP(n5451), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[10]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849__i10.REGSET = "RESET";
    defparam Accumulated_Frequency_849__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_849__i11 (.D(n69[11]), 
            .SP(n5451), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[11]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849__i11.REGSET = "RESET";
    defparam Accumulated_Frequency_849__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_849__i12 (.D(n69[12]), 
            .SP(n5451), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[12]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849__i12.REGSET = "RESET";
    defparam Accumulated_Frequency_849__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_849__i13 (.D(n69[13]), 
            .SP(n5451), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[13]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849__i13.REGSET = "RESET";
    defparam Accumulated_Frequency_849__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_849__i14 (.D(n69[14]), 
            .SP(n5451), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[14]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849__i14.REGSET = "RESET";
    defparam Accumulated_Frequency_849__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_849__i15 (.D(n69[15]), 
            .SP(n5451), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[15]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_849__i15.REGSET = "RESET";
    defparam Accumulated_Frequency_849__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i8 (.D(n87_adj_1156[8]), 
            .SP(n5414), .CK(Main_Clock), .SR(n5743), .Q(Accumulated_Freq_Offset[8]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i8.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B !(C))+!A (B))" *) LUT4 mux_23_Mux_1_i7_3_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .Z(SM_Sample_Position_2__N_328[1]));   /* synthesis lineinfo="@9(71[4],127[11])"*/
    defparam mux_23_Mux_1_i7_3_lut.INIT = "0xc6c6";
    (* lut_function="(A (B))" *) LUT4 i3927_2_lut (.A(Freq_Scale[9]), .B(Next_Sample), 
            .Z(n2000[9]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam i3927_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i12_3_lut (.A(n87_adj_1157[11]), 
            .B(Accumulated_Freq_Offset[11]), .C(Harmonic[0]), .Z(n105[11]));   /* synthesis lineinfo="@9(104[7],107[55])"*/
    defparam mux_8_i12_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i13_3_lut (.A(n87_adj_1157[12]), 
            .B(Accumulated_Freq_Offset[12]), .C(Harmonic[0]), .Z(n105[12]));   /* synthesis lineinfo="@9(104[7],107[55])"*/
    defparam mux_8_i13_3_lut.INIT = "0xcaca";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut (.A(reset_n_c), .B(SM_Sample_Position[0]), 
            .Z(n5182));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i1_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i14_3_lut (.A(n87_adj_1157[13]), 
            .B(Accumulated_Freq_Offset[13]), .C(Harmonic[0]), .Z(n105[13]));   /* synthesis lineinfo="@9(104[7],107[55])"*/
    defparam mux_8_i14_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i3926_2_lut (.A(Freq_Scale[10]), .B(Next_Sample), 
            .Z(n2000[10]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam i3926_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i15_3_lut (.A(n87_adj_1157[14]), 
            .B(Accumulated_Freq_Offset[14]), .C(Harmonic[0]), .Z(n105[14]));   /* synthesis lineinfo="@9(104[7],107[55])"*/
    defparam mux_8_i15_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i16_3_lut (.A(n87_adj_1157[15]), 
            .B(Accumulated_Freq_Offset[15]), .C(Harmonic[0]), .Z(n105[15]));   /* synthesis lineinfo="@9(104[7],107[55])"*/
    defparam mux_8_i16_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i0 (.D(n87_adj_1156[0]), 
            .SP(n4678), .CK(Main_Clock), .SR(n7_adj_1092), .Q(Accumulated_Freq_Offset[0]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i0.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+((D)+!C))+!A (B)))" *) LUT4 i6000_4_lut (.A(SM_Sample_Position[2]), 
            .B(n5182), .C(Next_Sample), .D(SM_Sample_Position[1]), .Z(n5451));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i6000_4_lut.INIT = "0x1131";
    (* lut_function="(A (B))" *) LUT4 i3929_2_lut (.A(Freq_Scale[7]), .B(Next_Sample), 
            .Z(n2000[7]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam i3929_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3928_2_lut (.A(Freq_Scale[8]), .B(Next_Sample), 
            .Z(n2000[8]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam i3928_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3931_2_lut (.A(Freq_Scale[5]), .B(Next_Sample), 
            .Z(n2000[5]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam i3931_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i9 (.D(n87_adj_1156[9]), 
            .SP(n5414), .CK(Main_Clock), .SR(n5743), .Q(Accumulated_Freq_Offset[9]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Accumulated_Freq_Offset_i0_i9.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i3930_2_lut (.A(Freq_Scale[6]), .B(Next_Sample), 
            .Z(n2000[6]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam i3930_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3846_2_lut (.A(Freq_Scale[0]), .B(Next_Sample), 
            .Z(n2000[0]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam i3846_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3933_2_lut (.A(Freq_Scale[3]), .B(Next_Sample), 
            .Z(n2000[3]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam i3933_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3932_2_lut (.A(Freq_Scale[4]), .B(Next_Sample), 
            .Z(n2000[4]));   /* synthesis lineinfo="@9(119[7],124[10])"*/
    defparam i3932_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4542_3_lut (.A(Frequency[15]), 
            .B(Accumulated_Offset[15]), .C(SM_Sample_Position[2]), .Z(n6591));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4542_3_lut.INIT = "0xcaca";
    (* lut_function="(A ((D)+!C)+!A (B+((D)+!C)))" *) LUT4 i2_3_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n7907), .C(SM_Sample_Position[2]), .D(reset_n_N_191), .Z(n5289));
    defparam i2_3_lut_4_lut.INIT = "0xff4f";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4569_3_lut (.A(Frequency[13]), 
            .B(Accumulated_Offset[13]), .C(SM_Sample_Position[2]), .Z(n6595));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i4569_3_lut.INIT = "0xcaca";
    SamplePos_RAM sp_ram (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Pos_WE(Sample_Pos_WE), .Sample_Pos_Read({Sample_Pos_Read}), 
            .Harmonic({Harmonic}), .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@9(28[16],36[3])"*/
    Sine_LUT sin_lut (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Value({Sample_Value}), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@9(40[12],47[3])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i0 (.D(n87[0]), 
            .SP(n6022), .CK(Main_Clock), .SR(reset_n_N_191), .Q(Sample_Position[0]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i0.REGSET = "RESET";
    defparam Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module SamplePos_RAM
//

module SamplePos_RAM (input GND_net, input Main_Clock, input VCC_net, 
            input Sample_Pos_WE, output [15:0]Sample_Pos_Read, input [7:0]Harmonic, 
            input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  lscc_ram_dq_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@7(104[99],114[34])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  inst0 (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@7(376[44],386[47])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@7(820[222],828[71])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    wire wr_en_i_N_389;
    
    (* lut_function="(!(A))" *) LUT4 wr_en_i_I_0_1_lut (.A(Sample_Pos_WE), 
            .Z(wr_en_i_N_389));   /* synthesis lineinfo="@7(1952[37],1952[47])"*/
    defparam wr_en_i_I_0_1_lut.INIT = "0x5555";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=64, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=820, LSE_RLINE=828 *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(GND_net), .RADDR7(Harmonic[7]), 
            .RADDR6(Harmonic[6]), .RADDR5(Harmonic[5]), .RADDR4(Harmonic[4]), 
            .RADDR3(Harmonic[3]), .RADDR2(Harmonic[2]), .RADDR1(Harmonic[1]), 
            .RADDR0(Harmonic[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(Harmonic[7]), .WADDR6(Harmonic[6]), 
            .WADDR5(Harmonic[5]), .WADDR4(Harmonic[4]), .WADDR3(Harmonic[3]), 
            .WADDR2(Harmonic[2]), .WADDR1(Harmonic[1]), .WADDR0(Harmonic[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(Sample_Position[15]), 
            .WDATA14(Sample_Position[14]), .WDATA13(Sample_Position[13]), 
            .WDATA12(Sample_Position[12]), .WDATA11(Sample_Position[11]), 
            .WDATA10(Sample_Position[10]), .WDATA9(Sample_Position[9]), 
            .WDATA8(Sample_Position[8]), .WDATA7(Sample_Position[7]), .WDATA6(Sample_Position[6]), 
            .WDATA5(Sample_Position[5]), .WDATA4(Sample_Position[4]), .WDATA3(Sample_Position[3]), 
            .WDATA2(Sample_Position[2]), .WDATA1(Sample_Position[1]), .WDATA0(Sample_Position[0]), 
            .RCLKE(VCC_net), .RCLK(Main_Clock), .RE(wr_en_i_N_389), .WCLKE(VCC_net), 
            .WCLK(Main_Clock), .WE(Sample_Pos_WE), .RDATA15(Sample_Pos_Read[15]), 
            .RDATA14(Sample_Pos_Read[14]), .RDATA13(Sample_Pos_Read[13]), 
            .RDATA12(Sample_Pos_Read[12]), .RDATA11(Sample_Pos_Read[11]), 
            .RDATA10(Sample_Pos_Read[10]), .RDATA9(Sample_Pos_Read[9]), 
            .RDATA8(Sample_Pos_Read[8]), .RDATA7(Sample_Pos_Read[7]), .RDATA6(Sample_Pos_Read[6]), 
            .RDATA5(Sample_Pos_Read[5]), .RDATA4(Sample_Pos_Read[4]), .RDATA3(Sample_Pos_Read[3]), 
            .RDATA2(Sample_Pos_Read[2]), .RDATA1(Sample_Pos_Read[1]), .RDATA0(Sample_Pos_Read[0]));   /* synthesis lineinfo="@7(820[222],828[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28";
    defparam \iCE40UP.sp4k .INIT_3 = "0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85";
    defparam \iCE40UP.sp4k .INIT_4 = "0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E";
    defparam \iCE40UP.sp4k .INIT_5 = "0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2";
    defparam \iCE40UP.sp4k .INIT_6 = "0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB";
    defparam \iCE40UP.sp4k .INIT_A = "0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28";
    defparam \iCE40UP.sp4k .INIT_B = "0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7";
    defparam \iCE40UP.sp4k .INIT_C = "0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147";
    defparam \iCE40UP.sp4k .INIT_D = "0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28";
    defparam \iCE40UP.sp4k .INIT_E = "0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E";
    defparam \iCE40UP.sp4k .INIT_F = "0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "16";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "16";
    
endmodule

//
// Verilog Description of module Sine_LUT
//

module Sine_LUT (input GND_net, input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  lscc_rom_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(99[99],107[34])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  u_rom (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(340[44],350[47])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[7].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[15] (Sample_Value[15]), 
            .\Sample_Value[14] (Sample_Value[14]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[6].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[13] (Sample_Value[13]), 
            .\Sample_Value[12] (Sample_Value[12]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[5].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[11] (Sample_Value[11]), 
            .\Sample_Value[10] (Sample_Value[10]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[4].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[9] (Sample_Value[9]), 
            .\Sample_Value[8] (Sample_Value[8]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[3].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[7] (Sample_Value[7]), 
            .\Sample_Value[6] (Sample_Value[6]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[5] (Sample_Value[5]), 
            .\Sample_Value[4] (Sample_Value[4]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[3] (Sample_Value[3]), 
            .\Sample_Value[2] (Sample_Value[2]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[1] (Sample_Value[1]), 
            .\Sample_Value[0] (Sample_Value[0]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[15] , 
            output \Sample_Value[14] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[15] ), .RDATA3(\Sample_Value[14] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E";
    defparam \iCE40UP.sp4k .INIT_1 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_3 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_5 = "0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_6 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_8 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_A = "0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_B = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_C = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_D = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_E = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_F = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[13] , 
            output \Sample_Value[12] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[13] ), .RDATA3(\Sample_Value[12] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_4 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_A = "0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_C = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_D = "0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_E = "0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[11] , 
            output \Sample_Value[10] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[11] ), .RDATA3(\Sample_Value[10] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5";
    defparam \iCE40UP.sp4k .INIT_3 = "0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E";
    defparam \iCE40UP.sp4k .INIT_4 = "0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1";
    defparam \iCE40UP.sp4k .INIT_A = "0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369";
    defparam \iCE40UP.sp4k .INIT_B = "0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E";
    defparam \iCE40UP.sp4k .INIT_C = "0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3";
    defparam \iCE40UP.sp4k .INIT_D = "0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387";
    defparam \iCE40UP.sp4k .INIT_E = "0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[9] , 
            output \Sample_Value[8] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[9] ), .RDATA3(\Sample_Value[8] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C";
    defparam \iCE40UP.sp4k .INIT_2 = "0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C";
    defparam \iCE40UP.sp4k .INIT_5 = "0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B";
    defparam \iCE40UP.sp4k .INIT_6 = "0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1";
    defparam \iCE40UP.sp4k .INIT_7 = "0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3";
    defparam \iCE40UP.sp4k .INIT_8 = "0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C";
    defparam \iCE40UP.sp4k .INIT_A = "0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278";
    defparam \iCE40UP.sp4k .INIT_B = "0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D";
    defparam \iCE40UP.sp4k .INIT_C = "0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3";
    defparam \iCE40UP.sp4k .INIT_D = "0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0";
    defparam \iCE40UP.sp4k .INIT_E = "0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[7] , 
            output \Sample_Value[6] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[7] ), .RDATA3(\Sample_Value[6] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396";
    defparam \iCE40UP.sp4k .INIT_3 = "0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3";
    defparam \iCE40UP.sp4k .INIT_4 = "0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A";
    defparam \iCE40UP.sp4k .INIT_6 = "0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0";
    defparam \iCE40UP.sp4k .INIT_8 = "0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0";
    defparam \iCE40UP.sp4k .INIT_A = "0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487";
    defparam \iCE40UP.sp4k .INIT_B = "0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5";
    defparam \iCE40UP.sp4k .INIT_C = "0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C";
    defparam \iCE40UP.sp4k .INIT_D = "0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C";
    defparam \iCE40UP.sp4k .INIT_E = "0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96";
    defparam \iCE40UP.sp4k .INIT_F = "0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[5] , 
            output \Sample_Value[4] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[5] ), .RDATA3(\Sample_Value[4] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369";
    defparam \iCE40UP.sp4k .INIT_5 = "0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D";
    defparam \iCE40UP.sp4k .INIT_A = "0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278";
    defparam \iCE40UP.sp4k .INIT_C = "0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69";
    defparam \iCE40UP.sp4k .INIT_D = "0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3";
    defparam \iCE40UP.sp4k .INIT_E = "0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5";
    defparam \iCE40UP.sp4k .INIT_F = "0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[3] , 
            output \Sample_Value[2] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[3] ), .RDATA3(\Sample_Value[2] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A";
    defparam \iCE40UP.sp4k .INIT_2 = "0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1";
    defparam \iCE40UP.sp4k .INIT_3 = "0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78";
    defparam \iCE40UP.sp4k .INIT_6 = "0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7";
    defparam \iCE40UP.sp4k .INIT_8 = "0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E";
    defparam \iCE40UP.sp4k .INIT_A = "0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63";
    defparam \iCE40UP.sp4k .INIT_B = "0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1";
    defparam \iCE40UP.sp4k .INIT_C = "0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5";
    defparam \iCE40UP.sp4k .INIT_D = "0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27";
    defparam \iCE40UP.sp4k .INIT_E = "0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8";
    defparam \iCE40UP.sp4k .INIT_F = "0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[1] , 
            output \Sample_Value[0] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[1] ), .RDATA3(\Sample_Value[0] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA";
    defparam \iCE40UP.sp4k .INIT_2 = "0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE";
    defparam \iCE40UP.sp4k .INIT_3 = "0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA";
    defparam \iCE40UP.sp4k .INIT_4 = "0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077";
    defparam \iCE40UP.sp4k .INIT_5 = "0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966";
    defparam \iCE40UP.sp4k .INIT_6 = "0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00";
    defparam \iCE40UP.sp4k .INIT_7 = "0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933";
    defparam \iCE40UP.sp4k .INIT_8 = "0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF";
    defparam \iCE40UP.sp4k .INIT_9 = "0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC";
    defparam \iCE40UP.sp4k .INIT_A = "0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500";
    defparam \iCE40UP.sp4k .INIT_B = "0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966";
    defparam \iCE40UP.sp4k .INIT_C = "0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE";
    defparam \iCE40UP.sp4k .INIT_D = "0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555";
    defparam \iCE40UP.sp4k .INIT_E = "0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177";
    defparam \iCE40UP.sp4k .INIT_F = "0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule
