// Seed: 1897696885
module module_0 (
    output supply1 id_0,
    output tri id_1
);
endmodule
module module_1 (
    output supply1 id_0
    , id_4,
    output supply1 id_1,
    output logic   id_2
);
  always_comb @(negedge 1 + id_4 or negedge {1{id_4}})
    if (id_4 & 1 + id_4 - 1) id_2 <= 'b0;
    else assume (~(id_4));
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
  wire id_5;
endmodule
module module_2 (
    input  uwire id_0,
    input  tri   id_1,
    output uwire id_2,
    input  tri   id_3,
    input  tri1  id_4,
    input  uwire id_5,
    input  tri0  id_6,
    output wand  id_7,
    input  wor   id_8,
    input  tri0  id_9,
    output tri   id_10,
    input  tri0  id_11,
    output tri0  id_12,
    input  uwire id_13,
    output tri0  id_14,
    output tri   id_15
);
  id_17(
      .id_0(id_12),
      .id_1(id_12),
      .id_2(1),
      .id_3(1),
      .id_4(id_6),
      .id_5(id_10),
      .id_6(1),
      .id_7(1),
      .id_8((id_11)),
      .id_9(1),
      .id_10(1'b0)
  );
endmodule
module module_3 (
    input  supply0 id_0,
    output uwire   id_1
);
  tri1 id_3 = id_0;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_0,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_0,
      id_1,
      id_3,
      id_1,
      id_3
  );
  assign modCall_1.id_7 = 0;
endmodule
