
PROJECT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c55c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e7c  0800c6f0  0800c6f0  0001c6f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d56c  0800d56c  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800d56c  0800d56c  0001d56c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d574  0800d574  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d574  0800d574  0001d574  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d578  0800d578  0001d578  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800d57c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000058c  200001e8  0800d764  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000774  0800d764  00020774  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
 13 .debug_info   000150f3  00000000  00000000  0002025b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000370e  00000000  00000000  0003534e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001668  00000000  00000000  00038a60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000114c  00000000  00000000  0003a0c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026d0a  00000000  00000000  0003b214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000195a6  00000000  00000000  00061f1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ea32d  00000000  00000000  0007b4c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006efc  00000000  00000000  001657f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  0016c6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c6d4 	.word	0x0800c6d4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0800c6d4 	.word	0x0800c6d4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000eaa:	463b      	mov	r3, r7
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]
 8000eb0:	605a      	str	r2, [r3, #4]
 8000eb2:	609a      	str	r2, [r3, #8]
 8000eb4:	60da      	str	r2, [r3, #12]
 8000eb6:	611a      	str	r2, [r3, #16]
 8000eb8:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000eba:	4b45      	ldr	r3, [pc, #276]	; (8000fd0 <MX_ADC1_Init+0x12c>)
 8000ebc:	4a45      	ldr	r2, [pc, #276]	; (8000fd4 <MX_ADC1_Init+0x130>)
 8000ebe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000ec0:	4b43      	ldr	r3, [pc, #268]	; (8000fd0 <MX_ADC1_Init+0x12c>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ec6:	4b42      	ldr	r3, [pc, #264]	; (8000fd0 <MX_ADC1_Init+0x12c>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ecc:	4b40      	ldr	r3, [pc, #256]	; (8000fd0 <MX_ADC1_Init+0x12c>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000ed2:	4b3f      	ldr	r3, [pc, #252]	; (8000fd0 <MX_ADC1_Init+0x12c>)
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ed8:	4b3d      	ldr	r3, [pc, #244]	; (8000fd0 <MX_ADC1_Init+0x12c>)
 8000eda:	2204      	movs	r2, #4
 8000edc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ede:	4b3c      	ldr	r3, [pc, #240]	; (8000fd0 <MX_ADC1_Init+0x12c>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000ee4:	4b3a      	ldr	r3, [pc, #232]	; (8000fd0 <MX_ADC1_Init+0x12c>)
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 5;
 8000eea:	4b39      	ldr	r3, [pc, #228]	; (8000fd0 <MX_ADC1_Init+0x12c>)
 8000eec:	2205      	movs	r2, #5
 8000eee:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ef0:	4b37      	ldr	r3, [pc, #220]	; (8000fd0 <MX_ADC1_Init+0x12c>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ef8:	4b35      	ldr	r3, [pc, #212]	; (8000fd0 <MX_ADC1_Init+0x12c>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000efe:	4b34      	ldr	r3, [pc, #208]	; (8000fd0 <MX_ADC1_Init+0x12c>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f04:	4b32      	ldr	r3, [pc, #200]	; (8000fd0 <MX_ADC1_Init+0x12c>)
 8000f06:	2201      	movs	r2, #1
 8000f08:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f0c:	4b30      	ldr	r3, [pc, #192]	; (8000fd0 <MX_ADC1_Init+0x12c>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f12:	4b2f      	ldr	r3, [pc, #188]	; (8000fd0 <MX_ADC1_Init+0x12c>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f1a:	482d      	ldr	r0, [pc, #180]	; (8000fd0 <MX_ADC1_Init+0x12c>)
 8000f1c:	f003 fa80 	bl	8004420 <HAL_ADC_Init>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8000f26:	f001 fc47 	bl	80027b8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000f2a:	4b2b      	ldr	r3, [pc, #172]	; (8000fd8 <MX_ADC1_Init+0x134>)
 8000f2c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f2e:	2306      	movs	r3, #6
 8000f30:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f32:	2300      	movs	r3, #0
 8000f34:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f36:	237f      	movs	r3, #127	; 0x7f
 8000f38:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f3a:	2304      	movs	r3, #4
 8000f3c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f42:	463b      	mov	r3, r7
 8000f44:	4619      	mov	r1, r3
 8000f46:	4822      	ldr	r0, [pc, #136]	; (8000fd0 <MX_ADC1_Init+0x12c>)
 8000f48:	f003 fc88 	bl	800485c <HAL_ADC_ConfigChannel>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000f52:	f001 fc31 	bl	80027b8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000f56:	4b21      	ldr	r3, [pc, #132]	; (8000fdc <MX_ADC1_Init+0x138>)
 8000f58:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000f5a:	230c      	movs	r3, #12
 8000f5c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f5e:	463b      	mov	r3, r7
 8000f60:	4619      	mov	r1, r3
 8000f62:	481b      	ldr	r0, [pc, #108]	; (8000fd0 <MX_ADC1_Init+0x12c>)
 8000f64:	f003 fc7a 	bl	800485c <HAL_ADC_ConfigChannel>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 8000f6e:	f001 fc23 	bl	80027b8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000f72:	4b1b      	ldr	r3, [pc, #108]	; (8000fe0 <MX_ADC1_Init+0x13c>)
 8000f74:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000f76:	2312      	movs	r3, #18
 8000f78:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f7a:	463b      	mov	r3, r7
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	4814      	ldr	r0, [pc, #80]	; (8000fd0 <MX_ADC1_Init+0x12c>)
 8000f80:	f003 fc6c 	bl	800485c <HAL_ADC_ConfigChannel>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 8000f8a:	f001 fc15 	bl	80027b8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000f8e:	4b15      	ldr	r3, [pc, #84]	; (8000fe4 <MX_ADC1_Init+0x140>)
 8000f90:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000f92:	2318      	movs	r3, #24
 8000f94:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f96:	463b      	mov	r3, r7
 8000f98:	4619      	mov	r1, r3
 8000f9a:	480d      	ldr	r0, [pc, #52]	; (8000fd0 <MX_ADC1_Init+0x12c>)
 8000f9c:	f003 fc5e 	bl	800485c <HAL_ADC_ConfigChannel>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <MX_ADC1_Init+0x106>
  {
    Error_Handler();
 8000fa6:	f001 fc07 	bl	80027b8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000faa:	4b0f      	ldr	r3, [pc, #60]	; (8000fe8 <MX_ADC1_Init+0x144>)
 8000fac:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000fae:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fb2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fb4:	463b      	mov	r3, r7
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	4805      	ldr	r0, [pc, #20]	; (8000fd0 <MX_ADC1_Init+0x12c>)
 8000fba:	f003 fc4f 	bl	800485c <HAL_ADC_ConfigChannel>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <MX_ADC1_Init+0x124>
  {
    Error_Handler();
 8000fc4:	f001 fbf8 	bl	80027b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fc8:	bf00      	nop
 8000fca:	3718      	adds	r7, #24
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	20000204 	.word	0x20000204
 8000fd4:	50040000 	.word	0x50040000
 8000fd8:	25b00200 	.word	0x25b00200
 8000fdc:	2e300800 	.word	0x2e300800
 8000fe0:	14f00020 	.word	0x14f00020
 8000fe4:	2a000400 	.word	0x2a000400
 8000fe8:	32601000 	.word	0x32601000

08000fec <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b08a      	sub	sp, #40	; 0x28
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff4:	f107 0314 	add.w	r3, r7, #20
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]
 8000ffc:	605a      	str	r2, [r3, #4]
 8000ffe:	609a      	str	r2, [r3, #8]
 8001000:	60da      	str	r2, [r3, #12]
 8001002:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a2b      	ldr	r2, [pc, #172]	; (80010b8 <HAL_ADC_MspInit+0xcc>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d14f      	bne.n	80010ae <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800100e:	4b2b      	ldr	r3, [pc, #172]	; (80010bc <HAL_ADC_MspInit+0xd0>)
 8001010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001012:	4a2a      	ldr	r2, [pc, #168]	; (80010bc <HAL_ADC_MspInit+0xd0>)
 8001014:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001018:	64d3      	str	r3, [r2, #76]	; 0x4c
 800101a:	4b28      	ldr	r3, [pc, #160]	; (80010bc <HAL_ADC_MspInit+0xd0>)
 800101c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800101e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001022:	613b      	str	r3, [r7, #16]
 8001024:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001026:	4b25      	ldr	r3, [pc, #148]	; (80010bc <HAL_ADC_MspInit+0xd0>)
 8001028:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800102a:	4a24      	ldr	r2, [pc, #144]	; (80010bc <HAL_ADC_MspInit+0xd0>)
 800102c:	f043 0301 	orr.w	r3, r3, #1
 8001030:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001032:	4b22      	ldr	r3, [pc, #136]	; (80010bc <HAL_ADC_MspInit+0xd0>)
 8001034:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001036:	f003 0301 	and.w	r3, r3, #1
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN9
    PA5     ------> ADC1_IN10
    PA6     ------> ADC1_IN11
    PA7     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 800103e:	23f1      	movs	r3, #241	; 0xf1
 8001040:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001042:	230b      	movs	r3, #11
 8001044:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001046:	2300      	movs	r3, #0
 8001048:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800104a:	f107 0314 	add.w	r3, r7, #20
 800104e:	4619      	mov	r1, r3
 8001050:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001054:	f004 fd7c 	bl	8005b50 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001058:	4b19      	ldr	r3, [pc, #100]	; (80010c0 <HAL_ADC_MspInit+0xd4>)
 800105a:	4a1a      	ldr	r2, [pc, #104]	; (80010c4 <HAL_ADC_MspInit+0xd8>)
 800105c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 800105e:	4b18      	ldr	r3, [pc, #96]	; (80010c0 <HAL_ADC_MspInit+0xd4>)
 8001060:	2200      	movs	r2, #0
 8001062:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001064:	4b16      	ldr	r3, [pc, #88]	; (80010c0 <HAL_ADC_MspInit+0xd4>)
 8001066:	2200      	movs	r2, #0
 8001068:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800106a:	4b15      	ldr	r3, [pc, #84]	; (80010c0 <HAL_ADC_MspInit+0xd4>)
 800106c:	2200      	movs	r2, #0
 800106e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001070:	4b13      	ldr	r3, [pc, #76]	; (80010c0 <HAL_ADC_MspInit+0xd4>)
 8001072:	2280      	movs	r2, #128	; 0x80
 8001074:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001076:	4b12      	ldr	r3, [pc, #72]	; (80010c0 <HAL_ADC_MspInit+0xd4>)
 8001078:	f44f 7280 	mov.w	r2, #256	; 0x100
 800107c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800107e:	4b10      	ldr	r3, [pc, #64]	; (80010c0 <HAL_ADC_MspInit+0xd4>)
 8001080:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001084:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001086:	4b0e      	ldr	r3, [pc, #56]	; (80010c0 <HAL_ADC_MspInit+0xd4>)
 8001088:	2200      	movs	r2, #0
 800108a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800108c:	4b0c      	ldr	r3, [pc, #48]	; (80010c0 <HAL_ADC_MspInit+0xd4>)
 800108e:	2200      	movs	r2, #0
 8001090:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001092:	480b      	ldr	r0, [pc, #44]	; (80010c0 <HAL_ADC_MspInit+0xd4>)
 8001094:	f004 fae6 	bl	8005664 <HAL_DMA_Init>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 800109e:	f001 fb8b 	bl	80027b8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4a06      	ldr	r2, [pc, #24]	; (80010c0 <HAL_ADC_MspInit+0xd4>)
 80010a6:	64da      	str	r2, [r3, #76]	; 0x4c
 80010a8:	4a05      	ldr	r2, [pc, #20]	; (80010c0 <HAL_ADC_MspInit+0xd4>)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010ae:	bf00      	nop
 80010b0:	3728      	adds	r7, #40	; 0x28
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	50040000 	.word	0x50040000
 80010bc:	40021000 	.word	0x40021000
 80010c0:	20000268 	.word	0x20000268
 80010c4:	40020008 	.word	0x40020008

080010c8 <KE1_ADC_Senser_Get>:
* pusSound : 
* ????
*  0: 
*/
int KE1_ADC_Senser_Get(unsigned short *pusLight, unsigned short *pusSound, unsigned short *pusVoltage)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b08a      	sub	sp, #40	; 0x28
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	60f8      	str	r0, [r7, #12]
 80010d0:	60b9      	str	r1, [r7, #8]
 80010d2:	607a      	str	r2, [r7, #4]
	static unsigned short ausAdcDataBuf[5] = {0};
	unsigned short val = 0;
 80010d4:	2300      	movs	r3, #0
 80010d6:	84fb      	strh	r3, [r7, #38]	; 0x26
	float fVolts = 0.0, fAmps = 0.0, fMicroamps = 0.0, fLux = 0.0;
 80010d8:	f04f 0300 	mov.w	r3, #0
 80010dc:	623b      	str	r3, [r7, #32]
 80010de:	f04f 0300 	mov.w	r3, #0
 80010e2:	61fb      	str	r3, [r7, #28]
 80010e4:	f04f 0300 	mov.w	r3, #0
 80010e8:	61bb      	str	r3, [r7, #24]
 80010ea:	f04f 0300 	mov.w	r3, #0
 80010ee:	617b      	str	r3, [r7, #20]

	*pusLight = 0;
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	2200      	movs	r2, #0
 80010f4:	801a      	strh	r2, [r3, #0]
	*pusSound = 0;
 80010f6:	68bb      	ldr	r3, [r7, #8]
 80010f8:	2200      	movs	r2, #0
 80010fa:	801a      	strh	r2, [r3, #0]
	*pusVoltage = 0;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2200      	movs	r2, #0
 8001100:	801a      	strh	r2, [r3, #0]

	HAL_ADC_Start_DMA( &hadc1, (uint32_t *)ausAdcDataBuf, 5); // ?DMA AD
 8001102:	2205      	movs	r2, #5
 8001104:	4938      	ldr	r1, [pc, #224]	; (80011e8 <KE1_ADC_Senser_Get+0x120>)
 8001106:	4839      	ldr	r0, [pc, #228]	; (80011ec <KE1_ADC_Senser_Get+0x124>)
 8001108:	f003 fb06 	bl	8004718 <HAL_ADC_Start_DMA>
	HAL_Delay(100); //????????????
 800110c:	2064      	movs	r0, #100	; 0x64
 800110e:	f002 ff4d 	bl	8003fac <HAL_Delay>
	HAL_ADC_Stop(&hadc1);// DMA AD
 8001112:	4836      	ldr	r0, [pc, #216]	; (80011ec <KE1_ADC_Senser_Get+0x124>)
 8001114:	f003 facc 	bl	80046b0 <HAL_ADC_Stop>

	// AD
	fVolts = ((3.3f*ausAdcDataBuf[0])/4096.0f);
 8001118:	4b33      	ldr	r3, [pc, #204]	; (80011e8 <KE1_ADC_Senser_Get+0x120>)
 800111a:	881b      	ldrh	r3, [r3, #0]
 800111c:	ee07 3a90 	vmov	s15, r3
 8001120:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001124:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80011f0 <KE1_ADC_Senser_Get+0x128>
 8001128:	ee27 7a87 	vmul.f32	s14, s15, s14
 800112c:	eddf 6a31 	vldr	s13, [pc, #196]	; 80011f4 <KE1_ADC_Senser_Get+0x12c>
 8001130:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001134:	edc7 7a08 	vstr	s15, [r7, #32]
	fAmps = fVolts / 10000.0f;
 8001138:	ed97 7a08 	vldr	s14, [r7, #32]
 800113c:	eddf 6a2e 	vldr	s13, [pc, #184]	; 80011f8 <KE1_ADC_Senser_Get+0x130>
 8001140:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001144:	edc7 7a07 	vstr	s15, [r7, #28]
	fMicroamps = fAmps * 1000000;
 8001148:	edd7 7a07 	vldr	s15, [r7, #28]
 800114c:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80011fc <KE1_ADC_Senser_Get+0x134>
 8001150:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001154:	edc7 7a06 	vstr	s15, [r7, #24]
	fLux = fMicroamps * 2.0f;
 8001158:	edd7 7a06 	vldr	s15, [r7, #24]
 800115c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001160:	edc7 7a05 	vstr	s15, [r7, #20]
	//printf("Light:PA4_ADC:%d - %.2fLux\n", ausAdcDataBuf[0], fLux);
	*pusLight = (uint16_t)fLux;
 8001164:	edd7 7a05 	vldr	s15, [r7, #20]
 8001168:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800116c:	ee17 3a90 	vmov	r3, s15
 8001170:	b29a      	uxth	r2, r3
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	801a      	strh	r2, [r3, #0]

	// AD
	val = ausAdcDataBuf[1];
 8001176:	4b1c      	ldr	r3, [pc, #112]	; (80011e8 <KE1_ADC_Senser_Get+0x120>)
 8001178:	885b      	ldrh	r3, [r3, #2]
 800117a:	84fb      	strh	r3, [r7, #38]	; 0x26
	val = (((3.3f*val)/4096.0f)*2*1.5f)*1000;
 800117c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800117e:	ee07 3a90 	vmov	s15, r3
 8001182:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001186:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80011f0 <KE1_ADC_Senser_Get+0x128>
 800118a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800118e:	eddf 6a19 	vldr	s13, [pc, #100]	; 80011f4 <KE1_ADC_Senser_Get+0x12c>
 8001192:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001196:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800119a:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 800119e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011a2:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8001200 <KE1_ADC_Senser_Get+0x138>
 80011a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011ae:	ee17 3a90 	vmov	r3, s15
 80011b2:	84fb      	strh	r3, [r7, #38]	; 0x26
	//printf("Sound:PA6_ADC:%d - %d\n", ausAdcDataBuf[1], val);
	*pusSound = val;
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80011b8:	801a      	strh	r2, [r3, #0]

	// AD
	val = ausAdcDataBuf[2];
 80011ba:	4b0b      	ldr	r3, [pc, #44]	; (80011e8 <KE1_ADC_Senser_Get+0x120>)
 80011bc:	889b      	ldrh	r3, [r3, #4]
 80011be:	84fb      	strh	r3, [r7, #38]	; 0x26
	val = ((val * 825)>>10)*3;//(val * 3300)/4096;//(val*2.17f);//(((3.3f*val)/4096.0f)*2.5f)*1000;
 80011c0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80011c2:	f240 3239 	movw	r2, #825	; 0x339
 80011c6:	fb02 f303 	mul.w	r3, r2, r3
 80011ca:	129b      	asrs	r3, r3, #10
 80011cc:	b29b      	uxth	r3, r3
 80011ce:	461a      	mov	r2, r3
 80011d0:	0052      	lsls	r2, r2, #1
 80011d2:	4413      	add	r3, r2
 80011d4:	84fb      	strh	r3, [r7, #38]	; 0x26
	//printf("Sound:PA0_ADC:%d - %d\n", ausAdcDataBuf[1], val);
	*pusVoltage = val;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80011da:	801a      	strh	r2, [r3, #0]

	return 0;
 80011dc:	2300      	movs	r3, #0
}
 80011de:	4618      	mov	r0, r3
 80011e0:	3728      	adds	r7, #40	; 0x28
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	200002b0 	.word	0x200002b0
 80011ec:	20000204 	.word	0x20000204
 80011f0:	40533333 	.word	0x40533333
 80011f4:	45800000 	.word	0x45800000
 80011f8:	461c4000 	.word	0x461c4000
 80011fc:	49742400 	.word	0x49742400
 8001200:	447a0000 	.word	0x447a0000

08001204 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800120a:	4b0c      	ldr	r3, [pc, #48]	; (800123c <MX_DMA_Init+0x38>)
 800120c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800120e:	4a0b      	ldr	r2, [pc, #44]	; (800123c <MX_DMA_Init+0x38>)
 8001210:	f043 0301 	orr.w	r3, r3, #1
 8001214:	6493      	str	r3, [r2, #72]	; 0x48
 8001216:	4b09      	ldr	r3, [pc, #36]	; (800123c <MX_DMA_Init+0x38>)
 8001218:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800121a:	f003 0301 	and.w	r3, r3, #1
 800121e:	607b      	str	r3, [r7, #4]
 8001220:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001222:	2200      	movs	r2, #0
 8001224:	2100      	movs	r1, #0
 8001226:	200b      	movs	r0, #11
 8001228:	f004 f9e5 	bl	80055f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800122c:	200b      	movs	r0, #11
 800122e:	f004 f9fe 	bl	800562e <HAL_NVIC_EnableIRQ>

}
 8001232:	bf00      	nop
 8001234:	3708      	adds	r7, #8
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	40021000 	.word	0x40021000

08001240 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b08a      	sub	sp, #40	; 0x28
 8001244:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001246:	f107 0314 	add.w	r3, r7, #20
 800124a:	2200      	movs	r2, #0
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	605a      	str	r2, [r3, #4]
 8001250:	609a      	str	r2, [r3, #8]
 8001252:	60da      	str	r2, [r3, #12]
 8001254:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001256:	4b45      	ldr	r3, [pc, #276]	; (800136c <MX_GPIO_Init+0x12c>)
 8001258:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800125a:	4a44      	ldr	r2, [pc, #272]	; (800136c <MX_GPIO_Init+0x12c>)
 800125c:	f043 0304 	orr.w	r3, r3, #4
 8001260:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001262:	4b42      	ldr	r3, [pc, #264]	; (800136c <MX_GPIO_Init+0x12c>)
 8001264:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001266:	f003 0304 	and.w	r3, r3, #4
 800126a:	613b      	str	r3, [r7, #16]
 800126c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800126e:	4b3f      	ldr	r3, [pc, #252]	; (800136c <MX_GPIO_Init+0x12c>)
 8001270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001272:	4a3e      	ldr	r2, [pc, #248]	; (800136c <MX_GPIO_Init+0x12c>)
 8001274:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001278:	64d3      	str	r3, [r2, #76]	; 0x4c
 800127a:	4b3c      	ldr	r3, [pc, #240]	; (800136c <MX_GPIO_Init+0x12c>)
 800127c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800127e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001282:	60fb      	str	r3, [r7, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001286:	4b39      	ldr	r3, [pc, #228]	; (800136c <MX_GPIO_Init+0x12c>)
 8001288:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800128a:	4a38      	ldr	r2, [pc, #224]	; (800136c <MX_GPIO_Init+0x12c>)
 800128c:	f043 0301 	orr.w	r3, r3, #1
 8001290:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001292:	4b36      	ldr	r3, [pc, #216]	; (800136c <MX_GPIO_Init+0x12c>)
 8001294:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001296:	f003 0301 	and.w	r3, r3, #1
 800129a:	60bb      	str	r3, [r7, #8]
 800129c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800129e:	4b33      	ldr	r3, [pc, #204]	; (800136c <MX_GPIO_Init+0x12c>)
 80012a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012a2:	4a32      	ldr	r2, [pc, #200]	; (800136c <MX_GPIO_Init+0x12c>)
 80012a4:	f043 0302 	orr.w	r3, r3, #2
 80012a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012aa:	4b30      	ldr	r3, [pc, #192]	; (800136c <MX_GPIO_Init+0x12c>)
 80012ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ae:	f003 0302 	and.w	r3, r3, #2
 80012b2:	607b      	str	r3, [r7, #4]
 80012b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 80012b6:	2200      	movs	r2, #0
 80012b8:	f24e 311a 	movw	r1, #58138	; 0xe31a
 80012bc:	482c      	ldr	r0, [pc, #176]	; (8001370 <MX_GPIO_Init+0x130>)
 80012be:	f004 fdd9 	bl	8005e74 <HAL_GPIO_WritePin>
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_SET);
 80012c2:	2201      	movs	r2, #1
 80012c4:	21e0      	movs	r1, #224	; 0xe0
 80012c6:	482a      	ldr	r0, [pc, #168]	; (8001370 <MX_GPIO_Init+0x130>)
 80012c8:	f004 fdd4 	bl	8005e74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80012cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012d2:	4b28      	ldr	r3, [pc, #160]	; (8001374 <MX_GPIO_Init+0x134>)
 80012d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012d6:	2301      	movs	r3, #1
 80012d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012da:	f107 0314 	add.w	r3, r7, #20
 80012de:	4619      	mov	r1, r3
 80012e0:	4825      	ldr	r0, [pc, #148]	; (8001378 <MX_GPIO_Init+0x138>)
 80012e2:	f004 fc35 	bl	8005b50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80012e6:	2301      	movs	r3, #1
 80012e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012ea:	2300      	movs	r3, #0
 80012ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ee:	2300      	movs	r3, #0
 80012f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f2:	f107 0314 	add.w	r3, r7, #20
 80012f6:	4619      	mov	r1, r3
 80012f8:	481d      	ldr	r0, [pc, #116]	; (8001370 <MX_GPIO_Init+0x130>)
 80012fa:	f004 fc29 	bl	8005b50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB13 PB14 PB15
                           PB3 PB4 PB5 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 80012fe:	f24e 33fa 	movw	r3, #58362	; 0xe3fa
 8001302:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001304:	2301      	movs	r3, #1
 8001306:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001308:	2300      	movs	r3, #0
 800130a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130c:	2300      	movs	r3, #0
 800130e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001310:	f107 0314 	add.w	r3, r7, #20
 8001314:	4619      	mov	r1, r3
 8001316:	4816      	ldr	r0, [pc, #88]	; (8001370 <MX_GPIO_Init+0x130>)
 8001318:	f004 fc1a 	bl	8005b50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800131c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001320:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001322:	4b14      	ldr	r3, [pc, #80]	; (8001374 <MX_GPIO_Init+0x134>)
 8001324:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001326:	2301      	movs	r3, #1
 8001328:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800132a:	f107 0314 	add.w	r3, r7, #20
 800132e:	4619      	mov	r1, r3
 8001330:	480f      	ldr	r0, [pc, #60]	; (8001370 <MX_GPIO_Init+0x130>)
 8001332:	f004 fc0d 	bl	8005b50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001336:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800133a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800133c:	4b0d      	ldr	r3, [pc, #52]	; (8001374 <MX_GPIO_Init+0x134>)
 800133e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001340:	2301      	movs	r3, #1
 8001342:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001344:	f107 0314 	add.w	r3, r7, #20
 8001348:	4619      	mov	r1, r3
 800134a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800134e:	f004 fbff 	bl	8005b50 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 8001352:	2200      	movs	r2, #0
 8001354:	2104      	movs	r1, #4
 8001356:	2028      	movs	r0, #40	; 0x28
 8001358:	f004 f94d 	bl	80055f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800135c:	2028      	movs	r0, #40	; 0x28
 800135e:	f004 f966 	bl	800562e <HAL_NVIC_EnableIRQ>

}
 8001362:	bf00      	nop
 8001364:	3728      	adds	r7, #40	; 0x28
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	40021000 	.word	0x40021000
 8001370:	48000400 	.word	0x48000400
 8001374:	10110000 	.word	0x10110000
 8001378:	48000800 	.word	0x48000800

0800137c <HAL_GPIO_EXTI_Callback>:
/* USER CODE BEGIN 2 */

unsigned char key1 = 0, key2 = 0;
unsigned char ucRotaryCnt = 0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	4603      	mov	r3, r0
 8001384:	80fb      	strh	r3, [r7, #6]
#ifdef KY_040_ROTARY_ENCODER
	uint8_t clk_value = 0;
	uint8_t dt_value  = 0;
#endif
	if(GPIO_Pin == GPIO_PIN_13){ // KEY1 
 8001386:	88fb      	ldrh	r3, [r7, #6]
 8001388:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800138c:	d107      	bne.n	800139e <HAL_GPIO_EXTI_Callback+0x22>
		key1 = 1;
 800138e:	4b11      	ldr	r3, [pc, #68]	; (80013d4 <HAL_GPIO_EXTI_Callback+0x58>)
 8001390:	2201      	movs	r2, #1
 8001392:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 8001394:	2120      	movs	r1, #32
 8001396:	4810      	ldr	r0, [pc, #64]	; (80013d8 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001398:	f004 fd84 	bl	8005ea4 <HAL_GPIO_TogglePin>
		dt_value  = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0);
		ucRotaryCnt += (clk_value != dt_value ? -1:1); // +1??? -1
		printf("Count: %d\r\n", ucRotaryCnt);
#endif
	}
}
 800139c:	e016      	b.n	80013cc <HAL_GPIO_EXTI_Callback+0x50>
	}else if(GPIO_Pin == GPIO_PIN_15){// KEY2  
 800139e:	88fb      	ldrh	r3, [r7, #6]
 80013a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80013a4:	d107      	bne.n	80013b6 <HAL_GPIO_EXTI_Callback+0x3a>
		key2 = 1;
 80013a6:	4b0d      	ldr	r3, [pc, #52]	; (80013dc <HAL_GPIO_EXTI_Callback+0x60>)
 80013a8:	2201      	movs	r2, #1
 80013aa:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 80013ac:	2120      	movs	r1, #32
 80013ae:	480a      	ldr	r0, [pc, #40]	; (80013d8 <HAL_GPIO_EXTI_Callback+0x5c>)
 80013b0:	f004 fd78 	bl	8005ea4 <HAL_GPIO_TogglePin>
}
 80013b4:	e00a      	b.n	80013cc <HAL_GPIO_EXTI_Callback+0x50>
	}else if(GPIO_Pin == GPIO_PIN_12){ // ???
 80013b6:	88fb      	ldrh	r3, [r7, #6]
 80013b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80013bc:	d106      	bne.n	80013cc <HAL_GPIO_EXTI_Callback+0x50>
		printf("extend case intr!\r\n");
 80013be:	4808      	ldr	r0, [pc, #32]	; (80013e0 <HAL_GPIO_EXTI_Callback+0x64>)
 80013c0:	f008 fffc 	bl	800a3bc <puts>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 80013c4:	2120      	movs	r1, #32
 80013c6:	4804      	ldr	r0, [pc, #16]	; (80013d8 <HAL_GPIO_EXTI_Callback+0x5c>)
 80013c8:	f004 fd6c 	bl	8005ea4 <HAL_GPIO_TogglePin>
}
 80013cc:	bf00      	nop
 80013ce:	3708      	adds	r7, #8
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	200002ba 	.word	0x200002ba
 80013d8:	48000400 	.word	0x48000400
 80013dc:	200002bb 	.word	0x200002bb
 80013e0:	0800c6f0 	.word	0x0800c6f0

080013e4 <SleepTracker_HandleAlarmToggle>:
		    {1046, 200}, {783, 200}, {659, 200}, {523, 600} // Do(H) Sol Mi Do
};
static const size_t gJingleBellCount = sizeof(gJingleBells)/sizeof(gJingleBells[0]);

static void SleepTracker_HandleAlarmToggle(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
	uint32_t now = HAL_GetTick();
 80013ea:	f002 fdd3 	bl	8003f94 <HAL_GetTick>
 80013ee:	6078      	str	r0, [r7, #4]
	if(gAlarmActive) {
 80013f0:	4b0f      	ldr	r3, [pc, #60]	; (8001430 <SleepTracker_HandleAlarmToggle+0x4c>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d006      	beq.n	8001406 <SleepTracker_HandleAlarmToggle+0x22>
		gAlarmActive = 0U;
 80013f8:	4b0d      	ldr	r3, [pc, #52]	; (8001430 <SleepTracker_HandleAlarmToggle+0x4c>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	701a      	strb	r2, [r3, #0]
		Beep_Switch(0);
 80013fe:	2000      	movs	r0, #0
 8001400:	f002 fbcc 	bl	8003b9c <Beep_Switch>
		return;
 8001404:	e010      	b.n	8001428 <SleepTracker_HandleAlarmToggle+0x44>
	}
	if(gManualAlarmCountdownActive) {
 8001406:	4b0b      	ldr	r3, [pc, #44]	; (8001434 <SleepTracker_HandleAlarmToggle+0x50>)
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d003      	beq.n	8001416 <SleepTracker_HandleAlarmToggle+0x32>
		gManualAlarmCountdownActive = 0U;
 800140e:	4b09      	ldr	r3, [pc, #36]	; (8001434 <SleepTracker_HandleAlarmToggle+0x50>)
 8001410:	2200      	movs	r2, #0
 8001412:	701a      	strb	r2, [r3, #0]
		return;
 8001414:	e008      	b.n	8001428 <SleepTracker_HandleAlarmToggle+0x44>
	}
	gManualAlarmCountdownActive = 1U;
 8001416:	4b07      	ldr	r3, [pc, #28]	; (8001434 <SleepTracker_HandleAlarmToggle+0x50>)
 8001418:	2201      	movs	r2, #1
 800141a:	701a      	strb	r2, [r3, #0]
	gManualAlarmTargetTick = now + MANUAL_ALARM_DELAY_MS;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8001422:	3308      	adds	r3, #8
 8001424:	4a04      	ldr	r2, [pc, #16]	; (8001438 <SleepTracker_HandleAlarmToggle+0x54>)
 8001426:	6013      	str	r3, [r2, #0]
}
 8001428:	3708      	adds	r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	200002da 	.word	0x200002da
 8001434:	20000317 	.word	0x20000317
 8001438:	20000318 	.word	0x20000318

0800143c <SleepTracker_LedModeName>:

static const char *SleepTracker_LedModeName(uint8_t mode)
{
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	71fb      	strb	r3, [r7, #7]
	switch(mode) {
 8001446:	79fb      	ldrb	r3, [r7, #7]
 8001448:	2b05      	cmp	r3, #5
 800144a:	d81b      	bhi.n	8001484 <SleepTracker_LedModeName+0x48>
 800144c:	a201      	add	r2, pc, #4	; (adr r2, 8001454 <SleepTracker_LedModeName+0x18>)
 800144e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001452:	bf00      	nop
 8001454:	0800146d 	.word	0x0800146d
 8001458:	08001471 	.word	0x08001471
 800145c:	08001475 	.word	0x08001475
 8001460:	08001479 	.word	0x08001479
 8001464:	0800147d 	.word	0x0800147d
 8001468:	08001481 	.word	0x08001481
		case LED_MODE_OFF:   return "Off";
 800146c:	4b09      	ldr	r3, [pc, #36]	; (8001494 <SleepTracker_LedModeName+0x58>)
 800146e:	e00a      	b.n	8001486 <SleepTracker_LedModeName+0x4a>
		case LED_MODE_WHITE: return "White";
 8001470:	4b09      	ldr	r3, [pc, #36]	; (8001498 <SleepTracker_LedModeName+0x5c>)
 8001472:	e008      	b.n	8001486 <SleepTracker_LedModeName+0x4a>
		case LED_MODE_BLUE:  return "Green";
 8001474:	4b09      	ldr	r3, [pc, #36]	; (800149c <SleepTracker_LedModeName+0x60>)
 8001476:	e006      	b.n	8001486 <SleepTracker_LedModeName+0x4a>
		case LED_MODE_RED:   return "Blue";
 8001478:	4b09      	ldr	r3, [pc, #36]	; (80014a0 <SleepTracker_LedModeName+0x64>)
 800147a:	e004      	b.n	8001486 <SleepTracker_LedModeName+0x4a>
		case LED_MODE_GREEN: return "Red";
 800147c:	4b09      	ldr	r3, [pc, #36]	; (80014a4 <SleepTracker_LedModeName+0x68>)
 800147e:	e002      	b.n	8001486 <SleepTracker_LedModeName+0x4a>
		case LED_MODE_FLASH: return "Flash";
 8001480:	4b09      	ldr	r3, [pc, #36]	; (80014a8 <SleepTracker_LedModeName+0x6c>)
 8001482:	e000      	b.n	8001486 <SleepTracker_LedModeName+0x4a>
		default: return "Unknown";
 8001484:	4b09      	ldr	r3, [pc, #36]	; (80014ac <SleepTracker_LedModeName+0x70>)
	}
}
 8001486:	4618      	mov	r0, r3
 8001488:	370c      	adds	r7, #12
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	0800c704 	.word	0x0800c704
 8001498:	0800c708 	.word	0x0800c708
 800149c:	0800c710 	.word	0x0800c710
 80014a0:	0800c718 	.word	0x0800c718
 80014a4:	0800c720 	.word	0x0800c720
 80014a8:	0800c724 	.word	0x0800c724
 80014ac:	0800c72c 	.word	0x0800c72c

080014b0 <SleepTracker_DrawPageSensors1>:

static void SleepTracker_DrawPageSensors1(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b08c      	sub	sp, #48	; 0x30
 80014b4:	af02      	add	r7, sp, #8
	char buf[24] = {0};
 80014b6:	2300      	movs	r3, #0
 80014b8:	613b      	str	r3, [r7, #16]
 80014ba:	f107 0314 	add.w	r3, r7, #20
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]
 80014c2:	605a      	str	r2, [r3, #4]
 80014c4:	609a      	str	r2, [r3, #8]
 80014c6:	60da      	str	r2, [r3, #12]
 80014c8:	611a      	str	r2, [r3, #16]
	char timeBuf[12] = {0};
 80014ca:	2300      	movs	r3, #0
 80014cc:	607b      	str	r3, [r7, #4]
 80014ce:	f107 0308 	add.w	r3, r7, #8
 80014d2:	2200      	movs	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	605a      	str	r2, [r3, #4]
	SleepClock_Format(timeBuf, sizeof(timeBuf));
 80014d8:	1d3b      	adds	r3, r7, #4
 80014da:	210c      	movs	r1, #12
 80014dc:	4618      	mov	r0, r3
 80014de:	f000 fa45 	bl	800196c <SleepClock_Format>
	snprintf(buf, sizeof(buf), "Time %s", timeBuf);
 80014e2:	1d3b      	adds	r3, r7, #4
 80014e4:	f107 0010 	add.w	r0, r7, #16
 80014e8:	4a2c      	ldr	r2, [pc, #176]	; (800159c <SleepTracker_DrawPageSensors1+0xec>)
 80014ea:	2118      	movs	r1, #24
 80014ec:	f008 ff6e 	bl	800a3cc <sniprintf>
	OLED_ShowString(0, 0, (uint8_t *)buf, 8);
 80014f0:	f107 0210 	add.w	r2, r7, #16
 80014f4:	2308      	movs	r3, #8
 80014f6:	2100      	movs	r1, #0
 80014f8:	2000      	movs	r0, #0
 80014fa:	f001 fb0f 	bl	8002b1c <OLED_ShowString>
	snprintf(buf, sizeof(buf), "Temp:%4.1fC", gLastTemp);
 80014fe:	4b28      	ldr	r3, [pc, #160]	; (80015a0 <SleepTracker_DrawPageSensors1+0xf0>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff f820 	bl	8000548 <__aeabi_f2d>
 8001508:	4602      	mov	r2, r0
 800150a:	460b      	mov	r3, r1
 800150c:	f107 0010 	add.w	r0, r7, #16
 8001510:	e9cd 2300 	strd	r2, r3, [sp]
 8001514:	4a23      	ldr	r2, [pc, #140]	; (80015a4 <SleepTracker_DrawPageSensors1+0xf4>)
 8001516:	2118      	movs	r1, #24
 8001518:	f008 ff58 	bl	800a3cc <sniprintf>
	OLED_ShowString(0, 1, (uint8_t *)buf, 8);
 800151c:	f107 0210 	add.w	r2, r7, #16
 8001520:	2308      	movs	r3, #8
 8001522:	2101      	movs	r1, #1
 8001524:	2000      	movs	r0, #0
 8001526:	f001 faf9 	bl	8002b1c <OLED_ShowString>
	snprintf(buf, sizeof(buf), "Humi:%4.1f%%", gLastHumi);
 800152a:	4b1f      	ldr	r3, [pc, #124]	; (80015a8 <SleepTracker_DrawPageSensors1+0xf8>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff f80a 	bl	8000548 <__aeabi_f2d>
 8001534:	4602      	mov	r2, r0
 8001536:	460b      	mov	r3, r1
 8001538:	f107 0010 	add.w	r0, r7, #16
 800153c:	e9cd 2300 	strd	r2, r3, [sp]
 8001540:	4a1a      	ldr	r2, [pc, #104]	; (80015ac <SleepTracker_DrawPageSensors1+0xfc>)
 8001542:	2118      	movs	r1, #24
 8001544:	f008 ff42 	bl	800a3cc <sniprintf>
	OLED_ShowString(0, 2, (uint8_t *)buf, 8);
 8001548:	f107 0210 	add.w	r2, r7, #16
 800154c:	2308      	movs	r3, #8
 800154e:	2102      	movs	r1, #2
 8001550:	2000      	movs	r0, #0
 8001552:	f001 fae3 	bl	8002b1c <OLED_ShowString>
	snprintf(buf, sizeof(buf), "Light:%04u", gLastLight);
 8001556:	4b16      	ldr	r3, [pc, #88]	; (80015b0 <SleepTracker_DrawPageSensors1+0x100>)
 8001558:	881b      	ldrh	r3, [r3, #0]
 800155a:	f107 0010 	add.w	r0, r7, #16
 800155e:	4a15      	ldr	r2, [pc, #84]	; (80015b4 <SleepTracker_DrawPageSensors1+0x104>)
 8001560:	2118      	movs	r1, #24
 8001562:	f008 ff33 	bl	800a3cc <sniprintf>
	OLED_ShowString(0, 3, (uint8_t *)buf, 8);
 8001566:	f107 0210 	add.w	r2, r7, #16
 800156a:	2308      	movs	r3, #8
 800156c:	2103      	movs	r1, #3
 800156e:	2000      	movs	r0, #0
 8001570:	f001 fad4 	bl	8002b1c <OLED_ShowString>
	snprintf(buf, sizeof(buf), "Sound:%04u", gLastSound);
 8001574:	4b10      	ldr	r3, [pc, #64]	; (80015b8 <SleepTracker_DrawPageSensors1+0x108>)
 8001576:	881b      	ldrh	r3, [r3, #0]
 8001578:	f107 0010 	add.w	r0, r7, #16
 800157c:	4a0f      	ldr	r2, [pc, #60]	; (80015bc <SleepTracker_DrawPageSensors1+0x10c>)
 800157e:	2118      	movs	r1, #24
 8001580:	f008 ff24 	bl	800a3cc <sniprintf>
	OLED_ShowString(0, 4, (uint8_t *)buf, 8);
 8001584:	f107 0210 	add.w	r2, r7, #16
 8001588:	2308      	movs	r3, #8
 800158a:	2104      	movs	r1, #4
 800158c:	2000      	movs	r0, #0
 800158e:	f001 fac5 	bl	8002b1c <OLED_ShowString>
}
 8001592:	bf00      	nop
 8001594:	3728      	adds	r7, #40	; 0x28
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	0800c734 	.word	0x0800c734
 80015a0:	200002e4 	.word	0x200002e4
 80015a4:	0800c73c 	.word	0x0800c73c
 80015a8:	200002e8 	.word	0x200002e8
 80015ac:	0800c748 	.word	0x0800c748
 80015b0:	200002ec 	.word	0x200002ec
 80015b4:	0800c758 	.word	0x0800c758
 80015b8:	200002ee 	.word	0x200002ee
 80015bc:	0800c764 	.word	0x0800c764

080015c0 <SleepTracker_DrawPageSensors2>:

static void SleepTracker_DrawPageSensors2(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b088      	sub	sp, #32
 80015c4:	af00      	add	r7, sp, #0
	char buf[24] = {0};
 80015c6:	2300      	movs	r3, #0
 80015c8:	603b      	str	r3, [r7, #0]
 80015ca:	1d3b      	adds	r3, r7, #4
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	605a      	str	r2, [r3, #4]
 80015d2:	609a      	str	r2, [r3, #8]
 80015d4:	60da      	str	r2, [r3, #12]
 80015d6:	611a      	str	r2, [r3, #16]
	uint8_t score = SleepComfort_Score(gLastTemp, gLastHumi, gLastSound, gLastLight);
 80015d8:	4b31      	ldr	r3, [pc, #196]	; (80016a0 <SleepTracker_DrawPageSensors2+0xe0>)
 80015da:	edd3 7a00 	vldr	s15, [r3]
 80015de:	4b31      	ldr	r3, [pc, #196]	; (80016a4 <SleepTracker_DrawPageSensors2+0xe4>)
 80015e0:	ed93 7a00 	vldr	s14, [r3]
 80015e4:	4b30      	ldr	r3, [pc, #192]	; (80016a8 <SleepTracker_DrawPageSensors2+0xe8>)
 80015e6:	881b      	ldrh	r3, [r3, #0]
 80015e8:	4a30      	ldr	r2, [pc, #192]	; (80016ac <SleepTracker_DrawPageSensors2+0xec>)
 80015ea:	8812      	ldrh	r2, [r2, #0]
 80015ec:	4611      	mov	r1, r2
 80015ee:	4618      	mov	r0, r3
 80015f0:	eef0 0a47 	vmov.f32	s1, s14
 80015f4:	eeb0 0a67 	vmov.f32	s0, s15
 80015f8:	f000 fa14 	bl	8001a24 <SleepComfort_Score>
 80015fc:	4603      	mov	r3, r0
 80015fe:	77fb      	strb	r3, [r7, #31]
	uint16_t batteryMv = SleepTracker_BatteryMv(gLastVoltage);
 8001600:	4b2b      	ldr	r3, [pc, #172]	; (80016b0 <SleepTracker_DrawPageSensors2+0xf0>)
 8001602:	881b      	ldrh	r3, [r3, #0]
 8001604:	4618      	mov	r0, r3
 8001606:	f000 fd4f 	bl	80020a8 <SleepTracker_BatteryMv>
 800160a:	4603      	mov	r3, r0
 800160c:	83bb      	strh	r3, [r7, #28]
	bool charging = (batteryMv >= CHARGE_VOLTAGE_THRESHOLD_MV);
 800160e:	8bbb      	ldrh	r3, [r7, #28]
 8001610:	f241 0203 	movw	r2, #4099	; 0x1003
 8001614:	4293      	cmp	r3, r2
 8001616:	bf8c      	ite	hi
 8001618:	2301      	movhi	r3, #1
 800161a:	2300      	movls	r3, #0
 800161c:	76fb      	strb	r3, [r7, #27]
	snprintf(buf, sizeof(buf), "Volt:%04umV", batteryMv);
 800161e:	8bbb      	ldrh	r3, [r7, #28]
 8001620:	4638      	mov	r0, r7
 8001622:	4a24      	ldr	r2, [pc, #144]	; (80016b4 <SleepTracker_DrawPageSensors2+0xf4>)
 8001624:	2118      	movs	r1, #24
 8001626:	f008 fed1 	bl	800a3cc <sniprintf>
	OLED_ShowString(0, 0, (uint8_t *)buf, 8);
 800162a:	463a      	mov	r2, r7
 800162c:	2308      	movs	r3, #8
 800162e:	2100      	movs	r1, #0
 8001630:	2000      	movs	r0, #0
 8001632:	f001 fa73 	bl	8002b1c <OLED_ShowString>
	snprintf(buf, sizeof(buf), "Charge:%s", charging ? "Yes" : "No");
 8001636:	7efb      	ldrb	r3, [r7, #27]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <SleepTracker_DrawPageSensors2+0x80>
 800163c:	4b1e      	ldr	r3, [pc, #120]	; (80016b8 <SleepTracker_DrawPageSensors2+0xf8>)
 800163e:	e000      	b.n	8001642 <SleepTracker_DrawPageSensors2+0x82>
 8001640:	4b1e      	ldr	r3, [pc, #120]	; (80016bc <SleepTracker_DrawPageSensors2+0xfc>)
 8001642:	4638      	mov	r0, r7
 8001644:	4a1e      	ldr	r2, [pc, #120]	; (80016c0 <SleepTracker_DrawPageSensors2+0x100>)
 8001646:	2118      	movs	r1, #24
 8001648:	f008 fec0 	bl	800a3cc <sniprintf>
	OLED_ShowString(0, 1, (uint8_t *)buf, 8);
 800164c:	463a      	mov	r2, r7
 800164e:	2308      	movs	r3, #8
 8001650:	2101      	movs	r1, #1
 8001652:	2000      	movs	r0, #0
 8001654:	f001 fa62 	bl	8002b1c <OLED_ShowString>
	snprintf(buf, sizeof(buf), "Env:%3u%%", score);
 8001658:	7ffb      	ldrb	r3, [r7, #31]
 800165a:	4638      	mov	r0, r7
 800165c:	4a19      	ldr	r2, [pc, #100]	; (80016c4 <SleepTracker_DrawPageSensors2+0x104>)
 800165e:	2118      	movs	r1, #24
 8001660:	f008 feb4 	bl	800a3cc <sniprintf>
	OLED_ShowString(0, 2, (uint8_t *)buf, 8);
 8001664:	463a      	mov	r2, r7
 8001666:	2308      	movs	r3, #8
 8001668:	2102      	movs	r1, #2
 800166a:	2000      	movs	r0, #0
 800166c:	f001 fa56 	bl	8002b1c <OLED_ShowString>
	snprintf(buf, sizeof(buf), "Noise:%04u", gLastSound);
 8001670:	4b0d      	ldr	r3, [pc, #52]	; (80016a8 <SleepTracker_DrawPageSensors2+0xe8>)
 8001672:	881b      	ldrh	r3, [r3, #0]
 8001674:	4638      	mov	r0, r7
 8001676:	4a14      	ldr	r2, [pc, #80]	; (80016c8 <SleepTracker_DrawPageSensors2+0x108>)
 8001678:	2118      	movs	r1, #24
 800167a:	f008 fea7 	bl	800a3cc <sniprintf>
	OLED_ShowString(0, 3, (uint8_t *)buf, 8);
 800167e:	463a      	mov	r2, r7
 8001680:	2308      	movs	r3, #8
 8001682:	2103      	movs	r1, #3
 8001684:	2000      	movs	r0, #0
 8001686:	f001 fa49 	bl	8002b1c <OLED_ShowString>
	OLED_ShowString(0, 4, (uint8_t *)"K2:Sleep tips", 8);
 800168a:	2308      	movs	r3, #8
 800168c:	4a0f      	ldr	r2, [pc, #60]	; (80016cc <SleepTracker_DrawPageSensors2+0x10c>)
 800168e:	2104      	movs	r1, #4
 8001690:	2000      	movs	r0, #0
 8001692:	f001 fa43 	bl	8002b1c <OLED_ShowString>
}
 8001696:	bf00      	nop
 8001698:	3720      	adds	r7, #32
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	200002e4 	.word	0x200002e4
 80016a4:	200002e8 	.word	0x200002e8
 80016a8:	200002ee 	.word	0x200002ee
 80016ac:	200002ec 	.word	0x200002ec
 80016b0:	200002f0 	.word	0x200002f0
 80016b4:	0800c770 	.word	0x0800c770
 80016b8:	0800c77c 	.word	0x0800c77c
 80016bc:	0800c780 	.word	0x0800c780
 80016c0:	0800c784 	.word	0x0800c784
 80016c4:	0800c790 	.word	0x0800c790
 80016c8:	0800c79c 	.word	0x0800c79c
 80016cc:	0800c7a8 	.word	0x0800c7a8

080016d0 <SleepTracker_DrawPageLed>:

static void SleepTracker_DrawPageLed(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b086      	sub	sp, #24
 80016d4:	af00      	add	r7, sp, #0
	char buf[24] = {0};
 80016d6:	2300      	movs	r3, #0
 80016d8:	603b      	str	r3, [r7, #0]
 80016da:	1d3b      	adds	r3, r7, #4
 80016dc:	2200      	movs	r2, #0
 80016de:	601a      	str	r2, [r3, #0]
 80016e0:	605a      	str	r2, [r3, #4]
 80016e2:	609a      	str	r2, [r3, #8]
 80016e4:	60da      	str	r2, [r3, #12]
 80016e6:	611a      	str	r2, [r3, #16]
	snprintf(buf, sizeof(buf), "LED:%s", SleepTracker_LedModeName(gLedMode));
 80016e8:	4b19      	ldr	r3, [pc, #100]	; (8001750 <SleepTracker_DrawPageLed+0x80>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7ff fea5 	bl	800143c <SleepTracker_LedModeName>
 80016f2:	4603      	mov	r3, r0
 80016f4:	4638      	mov	r0, r7
 80016f6:	4a17      	ldr	r2, [pc, #92]	; (8001754 <SleepTracker_DrawPageLed+0x84>)
 80016f8:	2118      	movs	r1, #24
 80016fa:	f008 fe67 	bl	800a3cc <sniprintf>
	OLED_ShowString(0, 0, (uint8_t *)buf, 8);
 80016fe:	463a      	mov	r2, r7
 8001700:	2308      	movs	r3, #8
 8001702:	2100      	movs	r1, #0
 8001704:	2000      	movs	r0, #0
 8001706:	f001 fa09 	bl	8002b1c <OLED_ShowString>
	OLED_ShowString(0, 1, (uint8_t *)"Seq:Off-W-G-B-R-F", 4);
 800170a:	2304      	movs	r3, #4
 800170c:	4a12      	ldr	r2, [pc, #72]	; (8001758 <SleepTracker_DrawPageLed+0x88>)
 800170e:	2101      	movs	r1, #1
 8001710:	2000      	movs	r0, #0
 8001712:	f001 fa03 	bl	8002b1c <OLED_ShowString>
	snprintf(buf, sizeof(buf), "Flash:%s", (LED_MODE_FLASH == gLedMode) ? "On" : "Off");
 8001716:	4b0e      	ldr	r3, [pc, #56]	; (8001750 <SleepTracker_DrawPageLed+0x80>)
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	2b05      	cmp	r3, #5
 800171c:	d101      	bne.n	8001722 <SleepTracker_DrawPageLed+0x52>
 800171e:	4b0f      	ldr	r3, [pc, #60]	; (800175c <SleepTracker_DrawPageLed+0x8c>)
 8001720:	e000      	b.n	8001724 <SleepTracker_DrawPageLed+0x54>
 8001722:	4b0f      	ldr	r3, [pc, #60]	; (8001760 <SleepTracker_DrawPageLed+0x90>)
 8001724:	4638      	mov	r0, r7
 8001726:	4a0f      	ldr	r2, [pc, #60]	; (8001764 <SleepTracker_DrawPageLed+0x94>)
 8001728:	2118      	movs	r1, #24
 800172a:	f008 fe4f 	bl	800a3cc <sniprintf>
	OLED_ShowString(0, 2, (uint8_t *)buf, 8);
 800172e:	463a      	mov	r2, r7
 8001730:	2308      	movs	r3, #8
 8001732:	2102      	movs	r1, #2
 8001734:	2000      	movs	r0, #0
 8001736:	f001 f9f1 	bl	8002b1c <OLED_ShowString>
	OLED_ShowString(0, 3, (uint8_t *)"K2 cycle mode", 8);
 800173a:	2308      	movs	r3, #8
 800173c:	4a0a      	ldr	r2, [pc, #40]	; (8001768 <SleepTracker_DrawPageLed+0x98>)
 800173e:	2103      	movs	r1, #3
 8001740:	2000      	movs	r0, #0
 8001742:	f001 f9eb 	bl	8002b1c <OLED_ShowString>
}
 8001746:	bf00      	nop
 8001748:	3718      	adds	r7, #24
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	200002db 	.word	0x200002db
 8001754:	0800c7b8 	.word	0x0800c7b8
 8001758:	0800c7c0 	.word	0x0800c7c0
 800175c:	0800c7d4 	.word	0x0800c7d4
 8001760:	0800c704 	.word	0x0800c704
 8001764:	0800c7d8 	.word	0x0800c7d8
 8001768:	0800c7e4 	.word	0x0800c7e4

0800176c <SleepTracker_DrawPageAlarm>:

static void SleepTracker_DrawPageAlarm(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b088      	sub	sp, #32
 8001770:	af00      	add	r7, sp, #0
	char buf[24] = {0};
 8001772:	2300      	movs	r3, #0
 8001774:	603b      	str	r3, [r7, #0]
 8001776:	1d3b      	adds	r3, r7, #4
 8001778:	2200      	movs	r2, #0
 800177a:	601a      	str	r2, [r3, #0]
 800177c:	605a      	str	r2, [r3, #4]
 800177e:	609a      	str	r2, [r3, #8]
 8001780:	60da      	str	r2, [r3, #12]
 8001782:	611a      	str	r2, [r3, #16]
	uint32_t now = HAL_GetTick();
 8001784:	f002 fc06 	bl	8003f94 <HAL_GetTick>
 8001788:	61b8      	str	r0, [r7, #24]
	uint32_t remainingMs = 0U;
 800178a:	2300      	movs	r3, #0
 800178c:	61fb      	str	r3, [r7, #28]
	if(gManualAlarmCountdownActive && gManualAlarmTargetTick > now) {
 800178e:	4b29      	ldr	r3, [pc, #164]	; (8001834 <SleepTracker_DrawPageAlarm+0xc8>)
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d009      	beq.n	80017aa <SleepTracker_DrawPageAlarm+0x3e>
 8001796:	4b28      	ldr	r3, [pc, #160]	; (8001838 <SleepTracker_DrawPageAlarm+0xcc>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	69ba      	ldr	r2, [r7, #24]
 800179c:	429a      	cmp	r2, r3
 800179e:	d204      	bcs.n	80017aa <SleepTracker_DrawPageAlarm+0x3e>
		remainingMs = gManualAlarmTargetTick - now;
 80017a0:	4b25      	ldr	r3, [pc, #148]	; (8001838 <SleepTracker_DrawPageAlarm+0xcc>)
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	69bb      	ldr	r3, [r7, #24]
 80017a6:	1ad3      	subs	r3, r2, r3
 80017a8:	61fb      	str	r3, [r7, #28]
	}
	snprintf(buf, sizeof(buf), "Alarm:%s", gAlarmActive ? "Ringing" : (gManualAlarmCountdownActive ? "Pending" : "Idle"));
 80017aa:	4b24      	ldr	r3, [pc, #144]	; (800183c <SleepTracker_DrawPageAlarm+0xd0>)
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d107      	bne.n	80017c2 <SleepTracker_DrawPageAlarm+0x56>
 80017b2:	4b20      	ldr	r3, [pc, #128]	; (8001834 <SleepTracker_DrawPageAlarm+0xc8>)
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <SleepTracker_DrawPageAlarm+0x52>
 80017ba:	4b21      	ldr	r3, [pc, #132]	; (8001840 <SleepTracker_DrawPageAlarm+0xd4>)
 80017bc:	e002      	b.n	80017c4 <SleepTracker_DrawPageAlarm+0x58>
 80017be:	4b21      	ldr	r3, [pc, #132]	; (8001844 <SleepTracker_DrawPageAlarm+0xd8>)
 80017c0:	e000      	b.n	80017c4 <SleepTracker_DrawPageAlarm+0x58>
 80017c2:	4b21      	ldr	r3, [pc, #132]	; (8001848 <SleepTracker_DrawPageAlarm+0xdc>)
 80017c4:	4638      	mov	r0, r7
 80017c6:	4a21      	ldr	r2, [pc, #132]	; (800184c <SleepTracker_DrawPageAlarm+0xe0>)
 80017c8:	2118      	movs	r1, #24
 80017ca:	f008 fdff 	bl	800a3cc <sniprintf>
	OLED_ShowString(0, 0, (uint8_t *)buf, 8);
 80017ce:	463a      	mov	r2, r7
 80017d0:	2308      	movs	r3, #8
 80017d2:	2100      	movs	r1, #0
 80017d4:	2000      	movs	r0, #0
 80017d6:	f001 f9a1 	bl	8002b1c <OLED_ShowString>
	if(gManualAlarmCountdownActive) {
 80017da:	4b16      	ldr	r3, [pc, #88]	; (8001834 <SleepTracker_DrawPageAlarm+0xc8>)
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d00c      	beq.n	80017fc <SleepTracker_DrawPageAlarm+0x90>
		snprintf(buf, sizeof(buf), "Countdown:%lus", (unsigned long)((remainingMs + 999U) / 1000U));
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	f203 33e7 	addw	r3, r3, #999	; 0x3e7
 80017e8:	4a19      	ldr	r2, [pc, #100]	; (8001850 <SleepTracker_DrawPageAlarm+0xe4>)
 80017ea:	fba2 2303 	umull	r2, r3, r2, r3
 80017ee:	099b      	lsrs	r3, r3, #6
 80017f0:	4638      	mov	r0, r7
 80017f2:	4a18      	ldr	r2, [pc, #96]	; (8001854 <SleepTracker_DrawPageAlarm+0xe8>)
 80017f4:	2118      	movs	r1, #24
 80017f6:	f008 fde9 	bl	800a3cc <sniprintf>
 80017fa:	e005      	b.n	8001808 <SleepTracker_DrawPageAlarm+0x9c>
	} else {
		strncpy(buf, "Countdown:--", sizeof(buf) - 1U);
 80017fc:	463b      	mov	r3, r7
 80017fe:	2217      	movs	r2, #23
 8001800:	4915      	ldr	r1, [pc, #84]	; (8001858 <SleepTracker_DrawPageAlarm+0xec>)
 8001802:	4618      	mov	r0, r3
 8001804:	f008 fef6 	bl	800a5f4 <strncpy>
	}
	OLED_ShowString(0, 1, (uint8_t *)buf, 8);
 8001808:	463a      	mov	r2, r7
 800180a:	2308      	movs	r3, #8
 800180c:	2101      	movs	r1, #1
 800180e:	2000      	movs	r0, #0
 8001810:	f001 f984 	bl	8002b1c <OLED_ShowString>
	OLED_ShowString(0, 2, (uint8_t *)"K2 start/stop", 8);
 8001814:	2308      	movs	r3, #8
 8001816:	4a11      	ldr	r2, [pc, #68]	; (800185c <SleepTracker_DrawPageAlarm+0xf0>)
 8001818:	2102      	movs	r1, #2
 800181a:	2000      	movs	r0, #0
 800181c:	f001 f97e 	bl	8002b1c <OLED_ShowString>
	OLED_ShowString(0, 3, (uint8_t *)"2nd tap cancels", 8);
 8001820:	2308      	movs	r3, #8
 8001822:	4a0f      	ldr	r2, [pc, #60]	; (8001860 <SleepTracker_DrawPageAlarm+0xf4>)
 8001824:	2103      	movs	r1, #3
 8001826:	2000      	movs	r0, #0
 8001828:	f001 f978 	bl	8002b1c <OLED_ShowString>
}
 800182c:	bf00      	nop
 800182e:	3720      	adds	r7, #32
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	20000317 	.word	0x20000317
 8001838:	20000318 	.word	0x20000318
 800183c:	200002da 	.word	0x200002da
 8001840:	0800c7f4 	.word	0x0800c7f4
 8001844:	0800c7fc 	.word	0x0800c7fc
 8001848:	0800c804 	.word	0x0800c804
 800184c:	0800c80c 	.word	0x0800c80c
 8001850:	10624dd3 	.word	0x10624dd3
 8001854:	0800c818 	.word	0x0800c818
 8001858:	0800c828 	.word	0x0800c828
 800185c:	0800c838 	.word	0x0800c838
 8001860:	0800c848 	.word	0x0800c848

08001864 <SleepTracker_DrawPageTip>:

static void SleepTracker_DrawPageTip(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
	OLED_ShowString(0, 0, (uint8_t *)"Sleep Tip", 8);
 8001868:	2308      	movs	r3, #8
 800186a:	4a0c      	ldr	r2, [pc, #48]	; (800189c <SleepTracker_DrawPageTip+0x38>)
 800186c:	2100      	movs	r1, #0
 800186e:	2000      	movs	r0, #0
 8001870:	f001 f954 	bl	8002b1c <OLED_ShowString>
	OLED_ShowString(0, 2, (uint8_t *)gPageTipBuf, 8);
 8001874:	2308      	movs	r3, #8
 8001876:	4a0a      	ldr	r2, [pc, #40]	; (80018a0 <SleepTracker_DrawPageTip+0x3c>)
 8001878:	2102      	movs	r1, #2
 800187a:	2000      	movs	r0, #0
 800187c:	f001 f94e 	bl	8002b1c <OLED_ShowString>
	OLED_ShowString(0, 3, (uint8_t *)(gPageTipBuf + 16), 8);
 8001880:	4a08      	ldr	r2, [pc, #32]	; (80018a4 <SleepTracker_DrawPageTip+0x40>)
 8001882:	2308      	movs	r3, #8
 8001884:	2103      	movs	r1, #3
 8001886:	2000      	movs	r0, #0
 8001888:	f001 f948 	bl	8002b1c <OLED_ShowString>
	OLED_ShowString(0, 5, (uint8_t *)"K2 to return", 8);
 800188c:	2308      	movs	r3, #8
 800188e:	4a06      	ldr	r2, [pc, #24]	; (80018a8 <SleepTracker_DrawPageTip+0x44>)
 8001890:	2105      	movs	r1, #5
 8001892:	2000      	movs	r0, #0
 8001894:	f001 f942 	bl	8002b1c <OLED_ShowString>
}
 8001898:	bf00      	nop
 800189a:	bd80      	pop	{r7, pc}
 800189c:	0800c858 	.word	0x0800c858
 80018a0:	200002f4 	.word	0x200002f4
 80018a4:	20000304 	.word	0x20000304
 80018a8:	0800c864 	.word	0x0800c864

080018ac <SleepClock_Tick>:

static void SleepClock_Tick(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
	uint32_t nowMs = HAL_GetTick();
 80018b2:	f002 fb6f 	bl	8003f94 <HAL_GetTick>
 80018b6:	6038      	str	r0, [r7, #0]
	if(0U == gLastClockTickMs) {
 80018b8:	4b29      	ldr	r3, [pc, #164]	; (8001960 <SleepClock_Tick+0xb4>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d102      	bne.n	80018c6 <SleepClock_Tick+0x1a>
		gLastClockTickMs = nowMs;
 80018c0:	4a27      	ldr	r2, [pc, #156]	; (8001960 <SleepClock_Tick+0xb4>)
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	6013      	str	r3, [r2, #0]
	}
	if(nowMs < gLastClockTickMs + 1000U) {
 80018c6:	4b26      	ldr	r3, [pc, #152]	; (8001960 <SleepClock_Tick+0xb4>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80018ce:	683a      	ldr	r2, [r7, #0]
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d340      	bcc.n	8001956 <SleepClock_Tick+0xaa>
		return;
	}
	uint32_t elapsed = (nowMs - gLastClockTickMs) / 1000U;
 80018d4:	4b22      	ldr	r3, [pc, #136]	; (8001960 <SleepClock_Tick+0xb4>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	683a      	ldr	r2, [r7, #0]
 80018da:	1ad3      	subs	r3, r2, r3
 80018dc:	4a21      	ldr	r2, [pc, #132]	; (8001964 <SleepClock_Tick+0xb8>)
 80018de:	fba2 2303 	umull	r2, r3, r2, r3
 80018e2:	099b      	lsrs	r3, r3, #6
 80018e4:	607b      	str	r3, [r7, #4]
	gLastClockTickMs += elapsed * 1000U;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80018ec:	fb03 f202 	mul.w	r2, r3, r2
 80018f0:	4b1b      	ldr	r3, [pc, #108]	; (8001960 <SleepClock_Tick+0xb4>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4413      	add	r3, r2
 80018f6:	4a1a      	ldr	r2, [pc, #104]	; (8001960 <SleepClock_Tick+0xb4>)
 80018f8:	6013      	str	r3, [r2, #0]
	while(elapsed--) {
 80018fa:	e026      	b.n	800194a <SleepClock_Tick+0x9e>
		gSleepClock.second++;
 80018fc:	4b1a      	ldr	r3, [pc, #104]	; (8001968 <SleepClock_Tick+0xbc>)
 80018fe:	789b      	ldrb	r3, [r3, #2]
 8001900:	3301      	adds	r3, #1
 8001902:	b2da      	uxtb	r2, r3
 8001904:	4b18      	ldr	r3, [pc, #96]	; (8001968 <SleepClock_Tick+0xbc>)
 8001906:	709a      	strb	r2, [r3, #2]
		if(gSleepClock.second >= 60U) {
 8001908:	4b17      	ldr	r3, [pc, #92]	; (8001968 <SleepClock_Tick+0xbc>)
 800190a:	789b      	ldrb	r3, [r3, #2]
 800190c:	2b3b      	cmp	r3, #59	; 0x3b
 800190e:	d91c      	bls.n	800194a <SleepClock_Tick+0x9e>
			gSleepClock.second = 0U;
 8001910:	4b15      	ldr	r3, [pc, #84]	; (8001968 <SleepClock_Tick+0xbc>)
 8001912:	2200      	movs	r2, #0
 8001914:	709a      	strb	r2, [r3, #2]
			gSleepClock.minute++;
 8001916:	4b14      	ldr	r3, [pc, #80]	; (8001968 <SleepClock_Tick+0xbc>)
 8001918:	785b      	ldrb	r3, [r3, #1]
 800191a:	3301      	adds	r3, #1
 800191c:	b2da      	uxtb	r2, r3
 800191e:	4b12      	ldr	r3, [pc, #72]	; (8001968 <SleepClock_Tick+0xbc>)
 8001920:	705a      	strb	r2, [r3, #1]
			if(gSleepClock.minute >= 60U) {
 8001922:	4b11      	ldr	r3, [pc, #68]	; (8001968 <SleepClock_Tick+0xbc>)
 8001924:	785b      	ldrb	r3, [r3, #1]
 8001926:	2b3b      	cmp	r3, #59	; 0x3b
 8001928:	d90f      	bls.n	800194a <SleepClock_Tick+0x9e>
				gSleepClock.minute = 0U;
 800192a:	4b0f      	ldr	r3, [pc, #60]	; (8001968 <SleepClock_Tick+0xbc>)
 800192c:	2200      	movs	r2, #0
 800192e:	705a      	strb	r2, [r3, #1]
				gSleepClock.hour++;
 8001930:	4b0d      	ldr	r3, [pc, #52]	; (8001968 <SleepClock_Tick+0xbc>)
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	3301      	adds	r3, #1
 8001936:	b2da      	uxtb	r2, r3
 8001938:	4b0b      	ldr	r3, [pc, #44]	; (8001968 <SleepClock_Tick+0xbc>)
 800193a:	701a      	strb	r2, [r3, #0]
				if(gSleepClock.hour >= 24U) {
 800193c:	4b0a      	ldr	r3, [pc, #40]	; (8001968 <SleepClock_Tick+0xbc>)
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	2b17      	cmp	r3, #23
 8001942:	d902      	bls.n	800194a <SleepClock_Tick+0x9e>
					gSleepClock.hour = 0U;
 8001944:	4b08      	ldr	r3, [pc, #32]	; (8001968 <SleepClock_Tick+0xbc>)
 8001946:	2200      	movs	r2, #0
 8001948:	701a      	strb	r2, [r3, #0]
	while(elapsed--) {
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	1e5a      	subs	r2, r3, #1
 800194e:	607a      	str	r2, [r7, #4]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d1d3      	bne.n	80018fc <SleepClock_Tick+0x50>
 8001954:	e000      	b.n	8001958 <SleepClock_Tick+0xac>
		return;
 8001956:	bf00      	nop
				}
			}
		}
	}
}
 8001958:	3708      	adds	r7, #8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	200002c4 	.word	0x200002c4
 8001964:	10624dd3 	.word	0x10624dd3
 8001968:	200002c0 	.word	0x200002c0

0800196c <SleepClock_Format>:

static void SleepClock_Format(char *pcBuf, size_t bufLen)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af02      	add	r7, sp, #8
 8001972:	6078      	str	r0, [r7, #4]
 8001974:	6039      	str	r1, [r7, #0]
	snprintf(pcBuf, bufLen, "%02u:%02u:%02u", gSleepClock.hour, gSleepClock.minute, gSleepClock.second);
 8001976:	4b0a      	ldr	r3, [pc, #40]	; (80019a0 <SleepClock_Format+0x34>)
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	4619      	mov	r1, r3
 800197c:	4b08      	ldr	r3, [pc, #32]	; (80019a0 <SleepClock_Format+0x34>)
 800197e:	785b      	ldrb	r3, [r3, #1]
 8001980:	461a      	mov	r2, r3
 8001982:	4b07      	ldr	r3, [pc, #28]	; (80019a0 <SleepClock_Format+0x34>)
 8001984:	789b      	ldrb	r3, [r3, #2]
 8001986:	9301      	str	r3, [sp, #4]
 8001988:	9200      	str	r2, [sp, #0]
 800198a:	460b      	mov	r3, r1
 800198c:	4a05      	ldr	r2, [pc, #20]	; (80019a4 <SleepClock_Format+0x38>)
 800198e:	6839      	ldr	r1, [r7, #0]
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	f008 fd1b 	bl	800a3cc <sniprintf>
}
 8001996:	bf00      	nop
 8001998:	3708      	adds	r7, #8
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	200002c0 	.word	0x200002c0
 80019a4:	0800c874 	.word	0x0800c874

080019a8 <SleepEnvironment_Comfort>:

static bool SleepEnvironment_Comfort(float temp, float humi)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b083      	sub	sp, #12
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	ed87 0a01 	vstr	s0, [r7, #4]
 80019b2:	edc7 0a00 	vstr	s1, [r7]
	return (temp >= 18.0f && temp <= 26.5f) && (humi >= 40.0f && humi <= 65.0f);
 80019b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80019ba:	eeb3 7a02 	vmov.f32	s14, #50	; 0x41900000  18.0
 80019be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019c6:	db1c      	blt.n	8001a02 <SleepEnvironment_Comfort+0x5a>
 80019c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80019cc:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8001a18 <SleepEnvironment_Comfort+0x70>
 80019d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d8:	d813      	bhi.n	8001a02 <SleepEnvironment_Comfort+0x5a>
 80019da:	edd7 7a00 	vldr	s15, [r7]
 80019de:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001a1c <SleepEnvironment_Comfort+0x74>
 80019e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ea:	db0a      	blt.n	8001a02 <SleepEnvironment_Comfort+0x5a>
 80019ec:	edd7 7a00 	vldr	s15, [r7]
 80019f0:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8001a20 <SleepEnvironment_Comfort+0x78>
 80019f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019fc:	d801      	bhi.n	8001a02 <SleepEnvironment_Comfort+0x5a>
 80019fe:	2301      	movs	r3, #1
 8001a00:	e000      	b.n	8001a04 <SleepEnvironment_Comfort+0x5c>
 8001a02:	2300      	movs	r3, #0
 8001a04:	f003 0301 	and.w	r3, r3, #1
 8001a08:	b2db      	uxtb	r3, r3
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	370c      	adds	r7, #12
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	41d40000 	.word	0x41d40000
 8001a1c:	42200000 	.word	0x42200000
 8001a20:	42820000 	.word	0x42820000

08001a24 <SleepComfort_Score>:

static uint8_t SleepComfort_Score(float temp, float humi, uint16_t soundLevel, uint16_t lightLevel)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b087      	sub	sp, #28
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	ed87 0a03 	vstr	s0, [r7, #12]
 8001a2e:	edc7 0a02 	vstr	s1, [r7, #8]
 8001a32:	4603      	mov	r3, r0
 8001a34:	460a      	mov	r2, r1
 8001a36:	80fb      	strh	r3, [r7, #6]
 8001a38:	4613      	mov	r3, r2
 8001a3a:	80bb      	strh	r3, [r7, #4]
	uint8_t score = 100U;
 8001a3c:	2364      	movs	r3, #100	; 0x64
 8001a3e:	75fb      	strb	r3, [r7, #23]
	if(temp < 18.0f) {
 8001a40:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a44:	eeb3 7a02 	vmov.f32	s14, #50	; 0x41900000  18.0
 8001a48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a50:	d511      	bpl.n	8001a76 <SleepComfort_Score+0x52>
		score -= (uint8_t)((18.0f - temp) * 2.0f);
 8001a52:	eeb3 7a02 	vmov.f32	s14, #50	; 0x41900000  18.0
 8001a56:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a5e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001a62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a66:	edc7 7a00 	vstr	s15, [r7]
 8001a6a:	783b      	ldrb	r3, [r7, #0]
 8001a6c:	b2db      	uxtb	r3, r3
 8001a6e:	7dfa      	ldrb	r2, [r7, #23]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	75fb      	strb	r3, [r7, #23]
 8001a74:	e019      	b.n	8001aaa <SleepComfort_Score+0x86>
	} else if(temp > 26.5f) {
 8001a76:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a7a:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8001b50 <SleepComfort_Score+0x12c>
 8001a7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a86:	dd10      	ble.n	8001aaa <SleepComfort_Score+0x86>
		score -= (uint8_t)((temp - 26.5f) * 2.0f);
 8001a88:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a8c:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8001b50 <SleepComfort_Score+0x12c>
 8001a90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001a94:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001a98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a9c:	edc7 7a00 	vstr	s15, [r7]
 8001aa0:	783b      	ldrb	r3, [r7, #0]
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	7dfa      	ldrb	r2, [r7, #23]
 8001aa6:	1ad3      	subs	r3, r2, r3
 8001aa8:	75fb      	strb	r3, [r7, #23]
	}
	if(humi < 40.0f) {
 8001aaa:	edd7 7a02 	vldr	s15, [r7, #8]
 8001aae:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8001b54 <SleepComfort_Score+0x130>
 8001ab2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aba:	d50f      	bpl.n	8001adc <SleepComfort_Score+0xb8>
		score -= (uint8_t)((40.0f - humi));
 8001abc:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8001b54 <SleepComfort_Score+0x130>
 8001ac0:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ac4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ac8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001acc:	edc7 7a00 	vstr	s15, [r7]
 8001ad0:	783b      	ldrb	r3, [r7, #0]
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	7dfa      	ldrb	r2, [r7, #23]
 8001ad6:	1ad3      	subs	r3, r2, r3
 8001ad8:	75fb      	strb	r3, [r7, #23]
 8001ada:	e017      	b.n	8001b0c <SleepComfort_Score+0xe8>
	} else if(humi > 65.0f) {
 8001adc:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ae0:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001b58 <SleepComfort_Score+0x134>
 8001ae4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aec:	dd0e      	ble.n	8001b0c <SleepComfort_Score+0xe8>
		score -= (uint8_t)((humi - 65.0f));
 8001aee:	edd7 7a02 	vldr	s15, [r7, #8]
 8001af2:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001b58 <SleepComfort_Score+0x134>
 8001af6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001afa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001afe:	edc7 7a00 	vstr	s15, [r7]
 8001b02:	783b      	ldrb	r3, [r7, #0]
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	7dfa      	ldrb	r2, [r7, #23]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	75fb      	strb	r3, [r7, #23]
	}
	if(soundLevel >= SOUND_SNORE_THRESHOLD) {
 8001b0c:	88fb      	ldrh	r3, [r7, #6]
 8001b0e:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8001b12:	d303      	bcc.n	8001b1c <SleepComfort_Score+0xf8>
		score -= 40U;
 8001b14:	7dfb      	ldrb	r3, [r7, #23]
 8001b16:	3b28      	subs	r3, #40	; 0x28
 8001b18:	75fb      	strb	r3, [r7, #23]
 8001b1a:	e006      	b.n	8001b2a <SleepComfort_Score+0x106>
	} else if(soundLevel >= SOUND_NOTICE_THRESHOLD) {
 8001b1c:	88fb      	ldrh	r3, [r7, #6]
 8001b1e:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8001b22:	d302      	bcc.n	8001b2a <SleepComfort_Score+0x106>
		score -= 20U;
 8001b24:	7dfb      	ldrb	r3, [r7, #23]
 8001b26:	3b14      	subs	r3, #20
 8001b28:	75fb      	strb	r3, [r7, #23]
	}
	if(lightLevel > LIGHT_DARK_THRESHOLD) {
 8001b2a:	88bb      	ldrh	r3, [r7, #4]
 8001b2c:	2bc8      	cmp	r3, #200	; 0xc8
 8001b2e:	d902      	bls.n	8001b36 <SleepComfort_Score+0x112>
		score -= 15U;
 8001b30:	7dfb      	ldrb	r3, [r7, #23]
 8001b32:	3b0f      	subs	r3, #15
 8001b34:	75fb      	strb	r3, [r7, #23]
	}
	if(score > 100U) {
 8001b36:	7dfb      	ldrb	r3, [r7, #23]
 8001b38:	2b64      	cmp	r3, #100	; 0x64
 8001b3a:	d901      	bls.n	8001b40 <SleepComfort_Score+0x11c>
		score = 0U;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	75fb      	strb	r3, [r7, #23]
	}
	return score;
 8001b40:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	371c      	adds	r7, #28
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	41d40000 	.word	0x41d40000
 8001b54:	42200000 	.word	0x42200000
 8001b58:	42820000 	.word	0x42820000

08001b5c <SleepComfort_Tip>:

static const char *SleepComfort_Tip(float temp, float humi, uint16_t soundLevel, uint16_t lightLevel)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b085      	sub	sp, #20
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	ed87 0a03 	vstr	s0, [r7, #12]
 8001b66:	edc7 0a02 	vstr	s1, [r7, #8]
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	460a      	mov	r2, r1
 8001b6e:	80fb      	strh	r3, [r7, #6]
 8001b70:	4613      	mov	r3, r2
 8001b72:	80bb      	strh	r3, [r7, #4]
	if(soundLevel >= SOUND_SNORE_THRESHOLD) {
 8001b74:	88fb      	ldrh	r3, [r7, #6]
 8001b76:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8001b7a:	d301      	bcc.n	8001b80 <SleepComfort_Tip+0x24>
		return "Tip:Noise very high";
 8001b7c:	4b1f      	ldr	r3, [pc, #124]	; (8001bfc <SleepComfort_Tip+0xa0>)
 8001b7e:	e037      	b.n	8001bf0 <SleepComfort_Tip+0x94>
	}
	if(soundLevel >= SOUND_NOTICE_THRESHOLD) {
 8001b80:	88fb      	ldrh	r3, [r7, #6]
 8001b82:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8001b86:	d301      	bcc.n	8001b8c <SleepComfort_Tip+0x30>
		return "Tip:Noise slightly high";
 8001b88:	4b1d      	ldr	r3, [pc, #116]	; (8001c00 <SleepComfort_Tip+0xa4>)
 8001b8a:	e031      	b.n	8001bf0 <SleepComfort_Tip+0x94>
	}
	if(lightLevel > LIGHT_DARK_THRESHOLD) {
 8001b8c:	88bb      	ldrh	r3, [r7, #4]
 8001b8e:	2bc8      	cmp	r3, #200	; 0xc8
 8001b90:	d901      	bls.n	8001b96 <SleepComfort_Tip+0x3a>
		return "Tip:Dim the lights";
 8001b92:	4b1c      	ldr	r3, [pc, #112]	; (8001c04 <SleepComfort_Tip+0xa8>)
 8001b94:	e02c      	b.n	8001bf0 <SleepComfort_Tip+0x94>
	}
	if(temp < 18.0f) {
 8001b96:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b9a:	eeb3 7a02 	vmov.f32	s14, #50	; 0x41900000  18.0
 8001b9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ba6:	d501      	bpl.n	8001bac <SleepComfort_Tip+0x50>
		return "Tip:Room too cold";
 8001ba8:	4b17      	ldr	r3, [pc, #92]	; (8001c08 <SleepComfort_Tip+0xac>)
 8001baa:	e021      	b.n	8001bf0 <SleepComfort_Tip+0x94>
	}
	if(temp > 26.5f) {
 8001bac:	edd7 7a03 	vldr	s15, [r7, #12]
 8001bb0:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8001c0c <SleepComfort_Tip+0xb0>
 8001bb4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bbc:	dd01      	ble.n	8001bc2 <SleepComfort_Tip+0x66>
		return "Tip:Lower temp";
 8001bbe:	4b14      	ldr	r3, [pc, #80]	; (8001c10 <SleepComfort_Tip+0xb4>)
 8001bc0:	e016      	b.n	8001bf0 <SleepComfort_Tip+0x94>
	}
	if(humi < 40.0f) {
 8001bc2:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bc6:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001c14 <SleepComfort_Tip+0xb8>
 8001bca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bd2:	d501      	bpl.n	8001bd8 <SleepComfort_Tip+0x7c>
		return "Tip:Add humidity";
 8001bd4:	4b10      	ldr	r3, [pc, #64]	; (8001c18 <SleepComfort_Tip+0xbc>)
 8001bd6:	e00b      	b.n	8001bf0 <SleepComfort_Tip+0x94>
	}
	if(humi > 65.0f) {
 8001bd8:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bdc:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001c1c <SleepComfort_Tip+0xc0>
 8001be0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001be4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001be8:	dd01      	ble.n	8001bee <SleepComfort_Tip+0x92>
		return "Tip:Dry the air";
 8001bea:	4b0d      	ldr	r3, [pc, #52]	; (8001c20 <SleepComfort_Tip+0xc4>)
 8001bec:	e000      	b.n	8001bf0 <SleepComfort_Tip+0x94>
	}
	return "Tip:Environment ok";
 8001bee:	4b0d      	ldr	r3, [pc, #52]	; (8001c24 <SleepComfort_Tip+0xc8>)
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3714      	adds	r7, #20
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr
 8001bfc:	0800c884 	.word	0x0800c884
 8001c00:	0800c898 	.word	0x0800c898
 8001c04:	0800c8b0 	.word	0x0800c8b0
 8001c08:	0800c8c4 	.word	0x0800c8c4
 8001c0c:	41d40000 	.word	0x41d40000
 8001c10:	0800c8d8 	.word	0x0800c8d8
 8001c14:	42200000 	.word	0x42200000
 8001c18:	0800c8e8 	.word	0x0800c8e8
 8001c1c:	42820000 	.word	0x42820000
 8001c20:	0800c8fc 	.word	0x0800c8fc
 8001c24:	0800c90c 	.word	0x0800c90c

08001c28 <SleepTracker_HandleKeys>:

static void SleepTracker_HandleKeys(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
	if(1 == key1) {
 8001c2e:	4b5a      	ldr	r3, [pc, #360]	; (8001d98 <SleepTracker_HandleKeys+0x170>)
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	d124      	bne.n	8001c80 <SleepTracker_HandleKeys+0x58>
		key1 = 0;
 8001c36:	4b58      	ldr	r3, [pc, #352]	; (8001d98 <SleepTracker_HandleKeys+0x170>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	701a      	strb	r2, [r3, #0]
		if(gTipPageActive) {
 8001c3c:	4b57      	ldr	r3, [pc, #348]	; (8001d9c <SleepTracker_HandleKeys+0x174>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d00c      	beq.n	8001c5e <SleepTracker_HandleKeys+0x36>
			gTipPageActive = 0U;
 8001c44:	4b55      	ldr	r3, [pc, #340]	; (8001d9c <SleepTracker_HandleKeys+0x174>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	701a      	strb	r2, [r3, #0]
			gCurrentPage = (gTipPrevPage + 1U) % OLED_PAGE_COUNT;
 8001c4a:	4b55      	ldr	r3, [pc, #340]	; (8001da0 <SleepTracker_HandleKeys+0x178>)
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	3301      	adds	r3, #1
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	f003 0303 	and.w	r3, r3, #3
 8001c56:	b2da      	uxtb	r2, r3
 8001c58:	4b52      	ldr	r3, [pc, #328]	; (8001da4 <SleepTracker_HandleKeys+0x17c>)
 8001c5a:	701a      	strb	r2, [r3, #0]
 8001c5c:	e008      	b.n	8001c70 <SleepTracker_HandleKeys+0x48>
		} else {
			gCurrentPage = (gCurrentPage + 1U) % OLED_PAGE_COUNT;
 8001c5e:	4b51      	ldr	r3, [pc, #324]	; (8001da4 <SleepTracker_HandleKeys+0x17c>)
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	3301      	adds	r3, #1
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	f003 0303 	and.w	r3, r3, #3
 8001c6a:	b2da      	uxtb	r2, r3
 8001c6c:	4b4d      	ldr	r3, [pc, #308]	; (8001da4 <SleepTracker_HandleKeys+0x17c>)
 8001c6e:	701a      	strb	r2, [r3, #0]
		}
		memset(gPageTipBuf, 0, sizeof(gPageTipBuf));
 8001c70:	2220      	movs	r2, #32
 8001c72:	2100      	movs	r1, #0
 8001c74:	484c      	ldr	r0, [pc, #304]	; (8001da8 <SleepTracker_HandleKeys+0x180>)
 8001c76:	f008 fcb5 	bl	800a5e4 <memset>
		gOledNeedsFullRefresh = 1U;
 8001c7a:	4b4c      	ldr	r3, [pc, #304]	; (8001dac <SleepTracker_HandleKeys+0x184>)
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	701a      	strb	r2, [r3, #0]
	}
	if(1 == key2) {
 8001c80:	4b4b      	ldr	r3, [pc, #300]	; (8001db0 <SleepTracker_HandleKeys+0x188>)
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	f040 8083 	bne.w	8001d90 <SleepTracker_HandleKeys+0x168>
		key2 = 0;
 8001c8a:	4b49      	ldr	r3, [pc, #292]	; (8001db0 <SleepTracker_HandleKeys+0x188>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	701a      	strb	r2, [r3, #0]
		if(gAlarmActive) {
 8001c90:	4b48      	ldr	r3, [pc, #288]	; (8001db4 <SleepTracker_HandleKeys+0x18c>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d00b      	beq.n	8001cb0 <SleepTracker_HandleKeys+0x88>
			gAlarmActive = 0U;
 8001c98:	4b46      	ldr	r3, [pc, #280]	; (8001db4 <SleepTracker_HandleKeys+0x18c>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	701a      	strb	r2, [r3, #0]
			gManualAlarmCountdownActive = 0U;
 8001c9e:	4b46      	ldr	r3, [pc, #280]	; (8001db8 <SleepTracker_HandleKeys+0x190>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	701a      	strb	r2, [r3, #0]
			SleepTracker_MelodyStop();
 8001ca4:	f000 f93c 	bl	8001f20 <SleepTracker_MelodyStop>
			gOledNeedsFullRefresh = 1U;
 8001ca8:	4b40      	ldr	r3, [pc, #256]	; (8001dac <SleepTracker_HandleKeys+0x184>)
 8001caa:	2201      	movs	r2, #1
 8001cac:	701a      	strb	r2, [r3, #0]
			return;
 8001cae:	e06f      	b.n	8001d90 <SleepTracker_HandleKeys+0x168>
		}
		if(gTipPageActive) {
 8001cb0:	4b3a      	ldr	r3, [pc, #232]	; (8001d9c <SleepTracker_HandleKeys+0x174>)
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d00d      	beq.n	8001cd4 <SleepTracker_HandleKeys+0xac>
			gTipPageActive = 0U;
 8001cb8:	4b38      	ldr	r3, [pc, #224]	; (8001d9c <SleepTracker_HandleKeys+0x174>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	701a      	strb	r2, [r3, #0]
			gCurrentPage = gTipReturnPage % OLED_PAGE_COUNT;
 8001cbe:	4b3f      	ldr	r3, [pc, #252]	; (8001dbc <SleepTracker_HandleKeys+0x194>)
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	f003 0303 	and.w	r3, r3, #3
 8001cc6:	b2da      	uxtb	r2, r3
 8001cc8:	4b36      	ldr	r3, [pc, #216]	; (8001da4 <SleepTracker_HandleKeys+0x17c>)
 8001cca:	701a      	strb	r2, [r3, #0]
			gOledNeedsFullRefresh = 1U;
 8001ccc:	4b37      	ldr	r3, [pc, #220]	; (8001dac <SleepTracker_HandleKeys+0x184>)
 8001cce:	2201      	movs	r2, #1
 8001cd0:	701a      	strb	r2, [r3, #0]
			return;
 8001cd2:	e05d      	b.n	8001d90 <SleepTracker_HandleKeys+0x168>
		}
		switch(gCurrentPage) {
 8001cd4:	4b33      	ldr	r3, [pc, #204]	; (8001da4 <SleepTracker_HandleKeys+0x17c>)
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	2b03      	cmp	r3, #3
 8001cda:	d052      	beq.n	8001d82 <SleepTracker_HandleKeys+0x15a>
 8001cdc:	2b03      	cmp	r3, #3
 8001cde:	dc56      	bgt.n	8001d8e <SleepTracker_HandleKeys+0x166>
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d002      	beq.n	8001cea <SleepTracker_HandleKeys+0xc2>
 8001ce4:	2b02      	cmp	r3, #2
 8001ce6:	d02a      	beq.n	8001d3e <SleepTracker_HandleKeys+0x116>
			case OLED_PAGE_ALARM:
				SleepTracker_HandleAlarmToggle();
				gOledNeedsFullRefresh = 1U;
				break;
			default:
				break;
 8001ce8:	e051      	b.n	8001d8e <SleepTracker_HandleKeys+0x166>
				const char *tip = SleepComfort_Tip(gLastTemp, gLastHumi, gLastSound, gLastLight);
 8001cea:	4b35      	ldr	r3, [pc, #212]	; (8001dc0 <SleepTracker_HandleKeys+0x198>)
 8001cec:	edd3 7a00 	vldr	s15, [r3]
 8001cf0:	4b34      	ldr	r3, [pc, #208]	; (8001dc4 <SleepTracker_HandleKeys+0x19c>)
 8001cf2:	ed93 7a00 	vldr	s14, [r3]
 8001cf6:	4b34      	ldr	r3, [pc, #208]	; (8001dc8 <SleepTracker_HandleKeys+0x1a0>)
 8001cf8:	881b      	ldrh	r3, [r3, #0]
 8001cfa:	4a34      	ldr	r2, [pc, #208]	; (8001dcc <SleepTracker_HandleKeys+0x1a4>)
 8001cfc:	8812      	ldrh	r2, [r2, #0]
 8001cfe:	4611      	mov	r1, r2
 8001d00:	4618      	mov	r0, r3
 8001d02:	eef0 0a47 	vmov.f32	s1, s14
 8001d06:	eeb0 0a67 	vmov.f32	s0, s15
 8001d0a:	f7ff ff27 	bl	8001b5c <SleepComfort_Tip>
 8001d0e:	6078      	str	r0, [r7, #4]
				strncpy(gPageTipBuf, tip, sizeof(gPageTipBuf)-1U);
 8001d10:	221f      	movs	r2, #31
 8001d12:	6879      	ldr	r1, [r7, #4]
 8001d14:	4824      	ldr	r0, [pc, #144]	; (8001da8 <SleepTracker_HandleKeys+0x180>)
 8001d16:	f008 fc6d 	bl	800a5f4 <strncpy>
				gPageTipBuf[sizeof(gPageTipBuf)-1U] = '\0';
 8001d1a:	4b23      	ldr	r3, [pc, #140]	; (8001da8 <SleepTracker_HandleKeys+0x180>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	77da      	strb	r2, [r3, #31]
				gTipPrevPage = gCurrentPage;
 8001d20:	4b20      	ldr	r3, [pc, #128]	; (8001da4 <SleepTracker_HandleKeys+0x17c>)
 8001d22:	781a      	ldrb	r2, [r3, #0]
 8001d24:	4b1e      	ldr	r3, [pc, #120]	; (8001da0 <SleepTracker_HandleKeys+0x178>)
 8001d26:	701a      	strb	r2, [r3, #0]
				gTipReturnPage = gCurrentPage;
 8001d28:	4b1e      	ldr	r3, [pc, #120]	; (8001da4 <SleepTracker_HandleKeys+0x17c>)
 8001d2a:	781a      	ldrb	r2, [r3, #0]
 8001d2c:	4b23      	ldr	r3, [pc, #140]	; (8001dbc <SleepTracker_HandleKeys+0x194>)
 8001d2e:	701a      	strb	r2, [r3, #0]
				gTipPageActive = 1U;
 8001d30:	4b1a      	ldr	r3, [pc, #104]	; (8001d9c <SleepTracker_HandleKeys+0x174>)
 8001d32:	2201      	movs	r2, #1
 8001d34:	701a      	strb	r2, [r3, #0]
				gOledNeedsFullRefresh = 1U;
 8001d36:	4b1d      	ldr	r3, [pc, #116]	; (8001dac <SleepTracker_HandleKeys+0x184>)
 8001d38:	2201      	movs	r2, #1
 8001d3a:	701a      	strb	r2, [r3, #0]
				break;
 8001d3c:	e028      	b.n	8001d90 <SleepTracker_HandleKeys+0x168>
				gLedMode++;
 8001d3e:	4b24      	ldr	r3, [pc, #144]	; (8001dd0 <SleepTracker_HandleKeys+0x1a8>)
 8001d40:	781b      	ldrb	r3, [r3, #0]
 8001d42:	3301      	adds	r3, #1
 8001d44:	b2da      	uxtb	r2, r3
 8001d46:	4b22      	ldr	r3, [pc, #136]	; (8001dd0 <SleepTracker_HandleKeys+0x1a8>)
 8001d48:	701a      	strb	r2, [r3, #0]
				                if (gLedMode >= LED_MODE_COUNT) {
 8001d4a:	4b21      	ldr	r3, [pc, #132]	; (8001dd0 <SleepTracker_HandleKeys+0x1a8>)
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	2b05      	cmp	r3, #5
 8001d50:	d902      	bls.n	8001d58 <SleepTracker_HandleKeys+0x130>
				                    gLedMode = LED_MODE_WHITE; //  0 1
 8001d52:	4b1f      	ldr	r3, [pc, #124]	; (8001dd0 <SleepTracker_HandleKeys+0x1a8>)
 8001d54:	2201      	movs	r2, #1
 8001d56:	701a      	strb	r2, [r3, #0]
				                if (!gLedPowerOn) {
 8001d58:	4b1e      	ldr	r3, [pc, #120]	; (8001dd4 <SleepTracker_HandleKeys+0x1ac>)
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d102      	bne.n	8001d66 <SleepTracker_HandleKeys+0x13e>
				                    gLedPowerOn = 1U;
 8001d60:	4b1c      	ldr	r3, [pc, #112]	; (8001dd4 <SleepTracker_HandleKeys+0x1ac>)
 8001d62:	2201      	movs	r2, #1
 8001d64:	701a      	strb	r2, [r3, #0]
				                if(LED_MODE_FLASH == gLedMode) {
 8001d66:	4b1a      	ldr	r3, [pc, #104]	; (8001dd0 <SleepTracker_HandleKeys+0x1a8>)
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	2b05      	cmp	r3, #5
 8001d6c:	d105      	bne.n	8001d7a <SleepTracker_HandleKeys+0x152>
				                    gLedFlashIndex = 0U;
 8001d6e:	4b1a      	ldr	r3, [pc, #104]	; (8001dd8 <SleepTracker_HandleKeys+0x1b0>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	701a      	strb	r2, [r3, #0]
				                    gLastLedFlashTick = 0U;
 8001d74:	4b19      	ldr	r3, [pc, #100]	; (8001ddc <SleepTracker_HandleKeys+0x1b4>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	601a      	str	r2, [r3, #0]
				                gOledNeedsFullRefresh = 1U;
 8001d7a:	4b0c      	ldr	r3, [pc, #48]	; (8001dac <SleepTracker_HandleKeys+0x184>)
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	701a      	strb	r2, [r3, #0]
				                break;
 8001d80:	e006      	b.n	8001d90 <SleepTracker_HandleKeys+0x168>
				SleepTracker_HandleAlarmToggle();
 8001d82:	f7ff fb2f 	bl	80013e4 <SleepTracker_HandleAlarmToggle>
				gOledNeedsFullRefresh = 1U;
 8001d86:	4b09      	ldr	r3, [pc, #36]	; (8001dac <SleepTracker_HandleKeys+0x184>)
 8001d88:	2201      	movs	r2, #1
 8001d8a:	701a      	strb	r2, [r3, #0]
				break;
 8001d8c:	e000      	b.n	8001d90 <SleepTracker_HandleKeys+0x168>
				break;
 8001d8e:	bf00      	nop
		}
	}
}
 8001d90:	3708      	adds	r7, #8
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	200002ba 	.word	0x200002ba
 8001d9c:	20000314 	.word	0x20000314
 8001da0:	20000316 	.word	0x20000316
 8001da4:	200002f2 	.word	0x200002f2
 8001da8:	200002f4 	.word	0x200002f4
 8001dac:	20000002 	.word	0x20000002
 8001db0:	200002bb 	.word	0x200002bb
 8001db4:	200002da 	.word	0x200002da
 8001db8:	20000317 	.word	0x20000317
 8001dbc:	20000315 	.word	0x20000315
 8001dc0:	200002e4 	.word	0x200002e4
 8001dc4:	200002e8 	.word	0x200002e8
 8001dc8:	200002ee 	.word	0x200002ee
 8001dcc:	200002ec 	.word	0x200002ec
 8001dd0:	200002db 	.word	0x200002db
 8001dd4:	200002bc 	.word	0x200002bc
 8001dd8:	200002dc 	.word	0x200002dc
 8001ddc:	200002e0 	.word	0x200002e0

08001de0 <SleepTracker_UpdateSensors>:

static void SleepTracker_UpdateSensors(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af02      	add	r7, sp, #8
	uint32_t nowMs = HAL_GetTick();
 8001de6:	f002 f8d5 	bl	8003f94 <HAL_GetTick>
 8001dea:	6078      	str	r0, [r7, #4]
	if((nowMs - gLastSensorPollMs) < SENSOR_POLL_INTERVAL_MS) {
 8001dec:	4b0d      	ldr	r3, [pc, #52]	; (8001e24 <SleepTracker_UpdateSensors+0x44>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001df8:	d310      	bcc.n	8001e1c <SleepTracker_UpdateSensors+0x3c>
		return;
	}
	gLastSensorPollMs = nowMs;
 8001dfa:	4a0a      	ldr	r2, [pc, #40]	; (8001e24 <SleepTracker_UpdateSensors+0x44>)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6013      	str	r3, [r2, #0]
	SHT3X_GetTempAndHumi(&gLastTemp, &gLastHumi, REPEATAB_HIGH, MODE_CLKSTRETCH, 6);
 8001e00:	2306      	movs	r3, #6
 8001e02:	9300      	str	r3, [sp, #0]
 8001e04:	2300      	movs	r3, #0
 8001e06:	2200      	movs	r2, #0
 8001e08:	4907      	ldr	r1, [pc, #28]	; (8001e28 <SleepTracker_UpdateSensors+0x48>)
 8001e0a:	4808      	ldr	r0, [pc, #32]	; (8001e2c <SleepTracker_UpdateSensors+0x4c>)
 8001e0c:	f000 ff2c 	bl	8002c68 <SHT3X_GetTempAndHumi>
	KE1_ADC_Senser_Get(&gLastLight, &gLastSound, &gLastVoltage);
 8001e10:	4a07      	ldr	r2, [pc, #28]	; (8001e30 <SleepTracker_UpdateSensors+0x50>)
 8001e12:	4908      	ldr	r1, [pc, #32]	; (8001e34 <SleepTracker_UpdateSensors+0x54>)
 8001e14:	4808      	ldr	r0, [pc, #32]	; (8001e38 <SleepTracker_UpdateSensors+0x58>)
 8001e16:	f7ff f957 	bl	80010c8 <KE1_ADC_Senser_Get>
 8001e1a:	e000      	b.n	8001e1e <SleepTracker_UpdateSensors+0x3e>
		return;
 8001e1c:	bf00      	nop
}
 8001e1e:	3708      	adds	r7, #8
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	200002c8 	.word	0x200002c8
 8001e28:	200002e8 	.word	0x200002e8
 8001e2c:	200002e4 	.word	0x200002e4
 8001e30:	200002f0 	.word	0x200002f0
 8001e34:	200002ee 	.word	0x200002ee
 8001e38:	200002ec 	.word	0x200002ec

08001e3c <SleepTracker_GetTim2ClockHz>:

static uint32_t SleepTracker_GetTim2ClockHz(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
	uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 8001e42:	f004 fe5f 	bl	8006b04 <HAL_RCC_GetPCLK1Freq>
 8001e46:	6078      	str	r0, [r7, #4]
	if((RCC->CFGR & RCC_CFGR_PPRE1) != RCC_CFGR_PPRE1_DIV1) {
 8001e48:	4b06      	ldr	r3, [pc, #24]	; (8001e64 <SleepTracker_GetTim2ClockHz+0x28>)
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d002      	beq.n	8001e5a <SleepTracker_GetTim2ClockHz+0x1e>
		pclk1 *= 2U;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	607b      	str	r3, [r7, #4]
	}
	return pclk1;
 8001e5a:	687b      	ldr	r3, [r7, #4]
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3708      	adds	r7, #8
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	40021000 	.word	0x40021000

08001e68 <SleepTracker_BuzzerStartTone>:

static void SleepTracker_BuzzerStartTone(uint16_t freq)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	4603      	mov	r3, r0
 8001e70:	80fb      	strh	r3, [r7, #6]
	if(0U == freq) {
 8001e72:	88fb      	ldrh	r3, [r7, #6]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d102      	bne.n	8001e7e <SleepTracker_BuzzerStartTone+0x16>
		SleepTracker_BuzzerStopTone();
 8001e78:	f000 f82c 	bl	8001ed4 <SleepTracker_BuzzerStopTone>
		return;
 8001e7c:	e024      	b.n	8001ec8 <SleepTracker_BuzzerStartTone+0x60>
	}
	uint32_t timerClk = SleepTracker_GetTim2ClockHz();
 8001e7e:	f7ff ffdd 	bl	8001e3c <SleepTracker_GetTim2ClockHz>
 8001e82:	60b8      	str	r0, [r7, #8]
	uint32_t period = timerClk / (((uint32_t)htim2.Init.Prescaler + 1U) * (uint32_t)freq);
 8001e84:	4b12      	ldr	r3, [pc, #72]	; (8001ed0 <SleepTracker_BuzzerStartTone+0x68>)
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	3301      	adds	r3, #1
 8001e8a:	88fa      	ldrh	r2, [r7, #6]
 8001e8c:	fb02 f303 	mul.w	r3, r2, r3
 8001e90:	68ba      	ldr	r2, [r7, #8]
 8001e92:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e96:	60fb      	str	r3, [r7, #12]
	if(period == 0U) {
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d101      	bne.n	8001ea2 <SleepTracker_BuzzerStartTone+0x3a>
		period = 1U;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	60fb      	str	r3, [r7, #12]
	}
	__HAL_TIM_SET_AUTORELOAD(&htim2, period - 1U);
 8001ea2:	4b0b      	ldr	r3, [pc, #44]	; (8001ed0 <SleepTracker_BuzzerStartTone+0x68>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	68fa      	ldr	r2, [r7, #12]
 8001ea8:	3a01      	subs	r2, #1
 8001eaa:	62da      	str	r2, [r3, #44]	; 0x2c
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	3b01      	subs	r3, #1
 8001eb0:	4a07      	ldr	r2, [pc, #28]	; (8001ed0 <SleepTracker_BuzzerStartTone+0x68>)
 8001eb2:	60d3      	str	r3, [r2, #12]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, (period - 1U)/2U);
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	1e5a      	subs	r2, r3, #1
 8001eb8:	4b05      	ldr	r3, [pc, #20]	; (8001ed0 <SleepTracker_BuzzerStartTone+0x68>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	0852      	lsrs	r2, r2, #1
 8001ebe:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001ec0:	2104      	movs	r1, #4
 8001ec2:	4803      	ldr	r0, [pc, #12]	; (8001ed0 <SleepTracker_BuzzerStartTone+0x68>)
 8001ec4:	f005 fb08 	bl	80074d8 <HAL_TIM_PWM_Start>
}
 8001ec8:	3710      	adds	r7, #16
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	2000037c 	.word	0x2000037c

08001ed4 <SleepTracker_BuzzerStopTone>:

static void SleepTracker_BuzzerStopTone(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8001ed8:	2104      	movs	r1, #4
 8001eda:	4802      	ldr	r0, [pc, #8]	; (8001ee4 <SleepTracker_BuzzerStopTone+0x10>)
 8001edc:	f005 fbda 	bl	8007694 <HAL_TIM_PWM_Stop>
}
 8001ee0:	bf00      	nop
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	2000037c 	.word	0x2000037c

08001ee8 <SleepTracker_MelodyStart>:

static void SleepTracker_MelodyStart(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
	gMelodyPlaying = 1U;
 8001eec:	4b08      	ldr	r3, [pc, #32]	; (8001f10 <SleepTracker_MelodyStart+0x28>)
 8001eee:	2201      	movs	r2, #1
 8001ef0:	701a      	strb	r2, [r3, #0]
	gMelodyIndex = 0U;
 8001ef2:	4b08      	ldr	r3, [pc, #32]	; (8001f14 <SleepTracker_MelodyStart+0x2c>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	601a      	str	r2, [r3, #0]
	gMelodyStepEndMs = 0U;
 8001ef8:	4b07      	ldr	r3, [pc, #28]	; (8001f18 <SleepTracker_MelodyStart+0x30>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	601a      	str	r2, [r3, #0]
	gMelodyInPause = 1U;
 8001efe:	4b07      	ldr	r3, [pc, #28]	; (8001f1c <SleepTracker_MelodyStart+0x34>)
 8001f00:	2201      	movs	r2, #1
 8001f02:	701a      	strb	r2, [r3, #0]
	Beep_Switch(1);
 8001f04:	2001      	movs	r0, #1
 8001f06:	f001 fe49 	bl	8003b9c <Beep_Switch>
}
 8001f0a:	bf00      	nop
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	2000031c 	.word	0x2000031c
 8001f14:	20000320 	.word	0x20000320
 8001f18:	20000324 	.word	0x20000324
 8001f1c:	20000328 	.word	0x20000328

08001f20 <SleepTracker_MelodyStop>:

static void SleepTracker_MelodyStop(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
	if(!gMelodyPlaying && gAlarmActive == 0U) {
 8001f24:	4b0f      	ldr	r3, [pc, #60]	; (8001f64 <SleepTracker_MelodyStop+0x44>)
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d109      	bne.n	8001f40 <SleepTracker_MelodyStop+0x20>
 8001f2c:	4b0e      	ldr	r3, [pc, #56]	; (8001f68 <SleepTracker_MelodyStop+0x48>)
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d105      	bne.n	8001f40 <SleepTracker_MelodyStop+0x20>
		SleepTracker_BuzzerStopTone();
 8001f34:	f7ff ffce 	bl	8001ed4 <SleepTracker_BuzzerStopTone>
		Beep_Switch(0);
 8001f38:	2000      	movs	r0, #0
 8001f3a:	f001 fe2f 	bl	8003b9c <Beep_Switch>
		return;
 8001f3e:	e010      	b.n	8001f62 <SleepTracker_MelodyStop+0x42>
	}
	gMelodyPlaying = 0U;
 8001f40:	4b08      	ldr	r3, [pc, #32]	; (8001f64 <SleepTracker_MelodyStop+0x44>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	701a      	strb	r2, [r3, #0]
	gMelodyIndex = 0U;
 8001f46:	4b09      	ldr	r3, [pc, #36]	; (8001f6c <SleepTracker_MelodyStop+0x4c>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]
	gMelodyStepEndMs = 0U;
 8001f4c:	4b08      	ldr	r3, [pc, #32]	; (8001f70 <SleepTracker_MelodyStop+0x50>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	601a      	str	r2, [r3, #0]
	gMelodyInPause = 0U;
 8001f52:	4b08      	ldr	r3, [pc, #32]	; (8001f74 <SleepTracker_MelodyStop+0x54>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	701a      	strb	r2, [r3, #0]
	SleepTracker_BuzzerStopTone();
 8001f58:	f7ff ffbc 	bl	8001ed4 <SleepTracker_BuzzerStopTone>
	Beep_Switch(0);
 8001f5c:	2000      	movs	r0, #0
 8001f5e:	f001 fe1d 	bl	8003b9c <Beep_Switch>
}
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	2000031c 	.word	0x2000031c
 8001f68:	200002da 	.word	0x200002da
 8001f6c:	20000320 	.word	0x20000320
 8001f70:	20000324 	.word	0x20000324
 8001f74:	20000328 	.word	0x20000328

08001f78 <SleepTracker_PollExternalButton>:


// HW483
static void SleepTracker_PollExternalButton(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
    //  PA7 
    uint8_t currentState = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7);
 8001f7e:	2180      	movs	r1, #128	; 0x80
 8001f80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f84:	f003 ff5e 	bl	8005e44 <HAL_GPIO_ReadPin>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	71fb      	strb	r3, [r7, #7]

    //  ( 0  1)
    if(currentState == 1 && gHw483LastState == 0) {
 8001f8c:	79fb      	ldrb	r3, [r7, #7]
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d11b      	bne.n	8001fca <SleepTracker_PollExternalButton+0x52>
 8001f92:	4b11      	ldr	r3, [pc, #68]	; (8001fd8 <SleepTracker_PollExternalButton+0x60>)
 8001f94:	781b      	ldrb	r3, [r3, #0]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d117      	bne.n	8001fca <SleepTracker_PollExternalButton+0x52>
        //  LED 
        gLedPowerOn = !gLedPowerOn;
 8001f9a:	4b10      	ldr	r3, [pc, #64]	; (8001fdc <SleepTracker_PollExternalButton+0x64>)
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	bf0c      	ite	eq
 8001fa2:	2301      	moveq	r3, #1
 8001fa4:	2300      	movne	r3, #0
 8001fa6:	b2db      	uxtb	r3, r3
 8001fa8:	461a      	mov	r2, r3
 8001faa:	4b0c      	ldr	r3, [pc, #48]	; (8001fdc <SleepTracker_PollExternalButton+0x64>)
 8001fac:	701a      	strb	r2, [r3, #0]

        //  LED  OFF
        if(gLedPowerOn && gLedMode == LED_MODE_OFF) {
 8001fae:	4b0b      	ldr	r3, [pc, #44]	; (8001fdc <SleepTracker_PollExternalButton+0x64>)
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d006      	beq.n	8001fc4 <SleepTracker_PollExternalButton+0x4c>
 8001fb6:	4b0a      	ldr	r3, [pc, #40]	; (8001fe0 <SleepTracker_PollExternalButton+0x68>)
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d102      	bne.n	8001fc4 <SleepTracker_PollExternalButton+0x4c>
            gLedMode = LED_MODE_WHITE;
 8001fbe:	4b08      	ldr	r3, [pc, #32]	; (8001fe0 <SleepTracker_PollExternalButton+0x68>)
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	701a      	strb	r2, [r3, #0]
        }

        // 
        gOledNeedsFullRefresh = 1U;
 8001fc4:	4b07      	ldr	r3, [pc, #28]	; (8001fe4 <SleepTracker_PollExternalButton+0x6c>)
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	701a      	strb	r2, [r3, #0]

    }
    gHw483LastState = currentState;
 8001fca:	4a03      	ldr	r2, [pc, #12]	; (8001fd8 <SleepTracker_PollExternalButton+0x60>)
 8001fcc:	79fb      	ldrb	r3, [r7, #7]
 8001fce:	7013      	strb	r3, [r2, #0]
}
 8001fd0:	bf00      	nop
 8001fd2:	3708      	adds	r7, #8
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	200002bd 	.word	0x200002bd
 8001fdc:	200002bc 	.word	0x200002bc
 8001fe0:	200002db 	.word	0x200002db
 8001fe4:	20000002 	.word	0x20000002

08001fe8 <SleepTracker_MelodyTask>:

static void SleepTracker_MelodyTask(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
	if(!gMelodyPlaying || 0U == gAlarmActive) {
 8001fee:	4b28      	ldr	r3, [pc, #160]	; (8002090 <SleepTracker_MelodyTask+0xa8>)
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d003      	beq.n	8001ffe <SleepTracker_MelodyTask+0x16>
 8001ff6:	4b27      	ldr	r3, [pc, #156]	; (8002094 <SleepTracker_MelodyTask+0xac>)
 8001ff8:	781b      	ldrb	r3, [r3, #0]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d106      	bne.n	800200c <SleepTracker_MelodyTask+0x24>
		if(gMelodyPlaying) {
 8001ffe:	4b24      	ldr	r3, [pc, #144]	; (8002090 <SleepTracker_MelodyTask+0xa8>)
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d03d      	beq.n	8002082 <SleepTracker_MelodyTask+0x9a>
			SleepTracker_MelodyStop();
 8002006:	f7ff ff8b 	bl	8001f20 <SleepTracker_MelodyStop>
		}
		return;
 800200a:	e03a      	b.n	8002082 <SleepTracker_MelodyTask+0x9a>
	}
	uint32_t now = HAL_GetTick();
 800200c:	f001 ffc2 	bl	8003f94 <HAL_GetTick>
 8002010:	6078      	str	r0, [r7, #4]
	if(gMelodyStepEndMs != 0U && now < gMelodyStepEndMs) {
 8002012:	4b21      	ldr	r3, [pc, #132]	; (8002098 <SleepTracker_MelodyTask+0xb0>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d004      	beq.n	8002024 <SleepTracker_MelodyTask+0x3c>
 800201a:	4b1f      	ldr	r3, [pc, #124]	; (8002098 <SleepTracker_MelodyTask+0xb0>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	687a      	ldr	r2, [r7, #4]
 8002020:	429a      	cmp	r2, r3
 8002022:	d330      	bcc.n	8002086 <SleepTracker_MelodyTask+0x9e>
		return;
	}
	if(gMelodyInPause) {
 8002024:	4b1d      	ldr	r3, [pc, #116]	; (800209c <SleepTracker_MelodyTask+0xb4>)
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d020      	beq.n	800206e <SleepTracker_MelodyTask+0x86>
		if(gMelodyIndex >= gJingleBellCount) {
 800202c:	4b1c      	ldr	r3, [pc, #112]	; (80020a0 <SleepTracker_MelodyTask+0xb8>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	2212      	movs	r2, #18
 8002032:	4293      	cmp	r3, r2
 8002034:	d302      	bcc.n	800203c <SleepTracker_MelodyTask+0x54>
			gMelodyIndex = 0U;
 8002036:	4b1a      	ldr	r3, [pc, #104]	; (80020a0 <SleepTracker_MelodyTask+0xb8>)
 8002038:	2200      	movs	r2, #0
 800203a:	601a      	str	r2, [r3, #0]
		}
		const ToneStep_t *step = &gJingleBells[gMelodyIndex++];
 800203c:	4b18      	ldr	r3, [pc, #96]	; (80020a0 <SleepTracker_MelodyTask+0xb8>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	1c5a      	adds	r2, r3, #1
 8002042:	4917      	ldr	r1, [pc, #92]	; (80020a0 <SleepTracker_MelodyTask+0xb8>)
 8002044:	600a      	str	r2, [r1, #0]
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	4a16      	ldr	r2, [pc, #88]	; (80020a4 <SleepTracker_MelodyTask+0xbc>)
 800204a:	4413      	add	r3, r2
 800204c:	603b      	str	r3, [r7, #0]
		SleepTracker_BuzzerStartTone(step->freq);
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	881b      	ldrh	r3, [r3, #0]
 8002052:	4618      	mov	r0, r3
 8002054:	f7ff ff08 	bl	8001e68 <SleepTracker_BuzzerStartTone>
		gMelodyStepEndMs = now + step->durationMs;
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	885b      	ldrh	r3, [r3, #2]
 800205c:	461a      	mov	r2, r3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4413      	add	r3, r2
 8002062:	4a0d      	ldr	r2, [pc, #52]	; (8002098 <SleepTracker_MelodyTask+0xb0>)
 8002064:	6013      	str	r3, [r2, #0]
		gMelodyInPause = 0U;
 8002066:	4b0d      	ldr	r3, [pc, #52]	; (800209c <SleepTracker_MelodyTask+0xb4>)
 8002068:	2200      	movs	r2, #0
 800206a:	701a      	strb	r2, [r3, #0]
		return;
 800206c:	e00c      	b.n	8002088 <SleepTracker_MelodyTask+0xa0>
	}
	SleepTracker_BuzzerStopTone();
 800206e:	f7ff ff31 	bl	8001ed4 <SleepTracker_BuzzerStopTone>
	gMelodyInPause = 1U;
 8002072:	4b0a      	ldr	r3, [pc, #40]	; (800209c <SleepTracker_MelodyTask+0xb4>)
 8002074:	2201      	movs	r2, #1
 8002076:	701a      	strb	r2, [r3, #0]
	gMelodyStepEndMs = now + MELODY_REST_MS;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	331e      	adds	r3, #30
 800207c:	4a06      	ldr	r2, [pc, #24]	; (8002098 <SleepTracker_MelodyTask+0xb0>)
 800207e:	6013      	str	r3, [r2, #0]
 8002080:	e002      	b.n	8002088 <SleepTracker_MelodyTask+0xa0>
		return;
 8002082:	bf00      	nop
 8002084:	e000      	b.n	8002088 <SleepTracker_MelodyTask+0xa0>
		return;
 8002086:	bf00      	nop
}
 8002088:	3708      	adds	r7, #8
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	2000031c 	.word	0x2000031c
 8002094:	200002da 	.word	0x200002da
 8002098:	20000324 	.word	0x20000324
 800209c:	20000328 	.word	0x20000328
 80020a0:	20000320 	.word	0x20000320
 80020a4:	0800c950 	.word	0x0800c950

080020a8 <SleepTracker_BatteryMv>:

static uint16_t SleepTracker_BatteryMv(uint16_t raw)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	4603      	mov	r3, r0
 80020b0:	80fb      	strh	r3, [r7, #6]
	uint32_t mv = ((uint32_t)raw * 3300U * 2U) / 4095U;
 80020b2:	88fb      	ldrh	r3, [r7, #6]
 80020b4:	f641 12c8 	movw	r2, #6600	; 0x19c8
 80020b8:	fb03 f202 	mul.w	r2, r3, r2
 80020bc:	4b0b      	ldr	r3, [pc, #44]	; (80020ec <SleepTracker_BatteryMv+0x44>)
 80020be:	fba3 1302 	umull	r1, r3, r3, r2
 80020c2:	1ad2      	subs	r2, r2, r3
 80020c4:	0852      	lsrs	r2, r2, #1
 80020c6:	4413      	add	r3, r2
 80020c8:	0adb      	lsrs	r3, r3, #11
 80020ca:	60fb      	str	r3, [r7, #12]
	if(mv > 5000U) {
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d902      	bls.n	80020dc <SleepTracker_BatteryMv+0x34>
		mv = 5000U;
 80020d6:	f241 3388 	movw	r3, #5000	; 0x1388
 80020da:	60fb      	str	r3, [r7, #12]
	}
	return (uint16_t)mv;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	b29b      	uxth	r3, r3
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	3714      	adds	r7, #20
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr
 80020ec:	00100101 	.word	0x00100101

080020f0 <SleepTracker_ShowBootScreen>:

static void SleepTracker_ShowBootScreen(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b08c      	sub	sp, #48	; 0x30
 80020f4:	af02      	add	r7, sp, #8
	float bootTemp = 0.0f, bootHumi = 0.0f;
 80020f6:	f04f 0300 	mov.w	r3, #0
 80020fa:	623b      	str	r3, [r7, #32]
 80020fc:	f04f 0300 	mov.w	r3, #0
 8002100:	61fb      	str	r3, [r7, #28]
	uint16_t bootLight = 0U, bootSound = 0U, bootVoltage = 0U;
 8002102:	2300      	movs	r3, #0
 8002104:	837b      	strh	r3, [r7, #26]
 8002106:	2300      	movs	r3, #0
 8002108:	833b      	strh	r3, [r7, #24]
 800210a:	2300      	movs	r3, #0
 800210c:	82fb      	strh	r3, [r7, #22]
	SHT3X_GetTempAndHumi(&bootTemp, &bootHumi, REPEATAB_HIGH, MODE_CLKSTRETCH, 6);
 800210e:	f107 011c 	add.w	r1, r7, #28
 8002112:	f107 0020 	add.w	r0, r7, #32
 8002116:	2306      	movs	r3, #6
 8002118:	9300      	str	r3, [sp, #0]
 800211a:	2300      	movs	r3, #0
 800211c:	2200      	movs	r2, #0
 800211e:	f000 fda3 	bl	8002c68 <SHT3X_GetTempAndHumi>
	KE1_ADC_Senser_Get(&bootLight, &bootSound, &bootVoltage);
 8002122:	f107 0216 	add.w	r2, r7, #22
 8002126:	f107 0118 	add.w	r1, r7, #24
 800212a:	f107 031a 	add.w	r3, r7, #26
 800212e:	4618      	mov	r0, r3
 8002130:	f7fe ffca 	bl	80010c8 <KE1_ADC_Senser_Get>
	OLED_Clear();
 8002134:	f000 fc46 	bl	80029c4 <OLED_Clear>
	OLED_ShowString(0, 0, (uint8_t *)" HELLO", 16);
 8002138:	2310      	movs	r3, #16
 800213a:	4a42      	ldr	r2, [pc, #264]	; (8002244 <SleepTracker_ShowBootScreen+0x154>)
 800213c:	2100      	movs	r1, #0
 800213e:	2000      	movs	r0, #0
 8002140:	f000 fcec 	bl	8002b1c <OLED_ShowString>
	OLED_ShowString(0, 2, (uint8_t *)" WORLD", 16);
 8002144:	2310      	movs	r3, #16
 8002146:	4a40      	ldr	r2, [pc, #256]	; (8002248 <SleepTracker_ShowBootScreen+0x158>)
 8002148:	2102      	movs	r1, #2
 800214a:	2000      	movs	r0, #0
 800214c:	f000 fce6 	bl	8002b1c <OLED_ShowString>
		"  *  ",
		" *** ",
		"*****",
		"  I  "
	};
	for(uint8_t i = 0; i < (sizeof(bootTree)/sizeof(bootTree[0])); ++i) {
 8002150:	2300      	movs	r3, #0
 8002152:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002156:	e00f      	b.n	8002178 <SleepTracker_ShowBootScreen+0x88>
		OLED_ShowString(70, i, (uint8_t *)bootTree[i], 8);
 8002158:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800215c:	4a3b      	ldr	r2, [pc, #236]	; (800224c <SleepTracker_ShowBootScreen+0x15c>)
 800215e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002162:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8002166:	2308      	movs	r3, #8
 8002168:	2046      	movs	r0, #70	; 0x46
 800216a:	f000 fcd7 	bl	8002b1c <OLED_ShowString>
	for(uint8_t i = 0; i < (sizeof(bootTree)/sizeof(bootTree[0])); ++i) {
 800216e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002172:	3301      	adds	r3, #1
 8002174:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002178:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800217c:	2b03      	cmp	r3, #3
 800217e:	d9eb      	bls.n	8002158 <SleepTracker_ShowBootScreen+0x68>
	}
	HAL_Delay(1500);
 8002180:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8002184:	f001 ff12 	bl	8003fac <HAL_Delay>
	OLED_Clear();
 8002188:	f000 fc1c 	bl	80029c4 <OLED_Clear>
	char lineBuf[22] = {0};
 800218c:	2300      	movs	r3, #0
 800218e:	603b      	str	r3, [r7, #0]
 8002190:	1d3b      	adds	r3, r7, #4
 8002192:	2200      	movs	r2, #0
 8002194:	601a      	str	r2, [r3, #0]
 8002196:	605a      	str	r2, [r3, #4]
 8002198:	609a      	str	r2, [r3, #8]
 800219a:	60da      	str	r2, [r3, #12]
 800219c:	821a      	strh	r2, [r3, #16]
	snprintf(lineBuf, sizeof(lineBuf), "Temp:%4.1fC", bootTemp);
 800219e:	6a3b      	ldr	r3, [r7, #32]
 80021a0:	4618      	mov	r0, r3
 80021a2:	f7fe f9d1 	bl	8000548 <__aeabi_f2d>
 80021a6:	4602      	mov	r2, r0
 80021a8:	460b      	mov	r3, r1
 80021aa:	4638      	mov	r0, r7
 80021ac:	e9cd 2300 	strd	r2, r3, [sp]
 80021b0:	4a27      	ldr	r2, [pc, #156]	; (8002250 <SleepTracker_ShowBootScreen+0x160>)
 80021b2:	2116      	movs	r1, #22
 80021b4:	f008 f90a 	bl	800a3cc <sniprintf>
	OLED_ShowString(0, 0, (uint8_t *)lineBuf, 12);
 80021b8:	463a      	mov	r2, r7
 80021ba:	230c      	movs	r3, #12
 80021bc:	2100      	movs	r1, #0
 80021be:	2000      	movs	r0, #0
 80021c0:	f000 fcac 	bl	8002b1c <OLED_ShowString>
	snprintf(lineBuf, sizeof(lineBuf), "Humi:%4.1f%%", bootHumi);
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7fe f9be 	bl	8000548 <__aeabi_f2d>
 80021cc:	4602      	mov	r2, r0
 80021ce:	460b      	mov	r3, r1
 80021d0:	4638      	mov	r0, r7
 80021d2:	e9cd 2300 	strd	r2, r3, [sp]
 80021d6:	4a1f      	ldr	r2, [pc, #124]	; (8002254 <SleepTracker_ShowBootScreen+0x164>)
 80021d8:	2116      	movs	r1, #22
 80021da:	f008 f8f7 	bl	800a3cc <sniprintf>
	OLED_ShowString(0, 2, (uint8_t *)lineBuf, 12);
 80021de:	463a      	mov	r2, r7
 80021e0:	230c      	movs	r3, #12
 80021e2:	2102      	movs	r1, #2
 80021e4:	2000      	movs	r0, #0
 80021e6:	f000 fc99 	bl	8002b1c <OLED_ShowString>
	snprintf(lineBuf, sizeof(lineBuf), "Light:%04u", bootLight);
 80021ea:	8b7b      	ldrh	r3, [r7, #26]
 80021ec:	4638      	mov	r0, r7
 80021ee:	4a1a      	ldr	r2, [pc, #104]	; (8002258 <SleepTracker_ShowBootScreen+0x168>)
 80021f0:	2116      	movs	r1, #22
 80021f2:	f008 f8eb 	bl	800a3cc <sniprintf>
	OLED_ShowString(0, 4, (uint8_t *)lineBuf, 12);
 80021f6:	463a      	mov	r2, r7
 80021f8:	230c      	movs	r3, #12
 80021fa:	2104      	movs	r1, #4
 80021fc:	2000      	movs	r0, #0
 80021fe:	f000 fc8d 	bl	8002b1c <OLED_ShowString>
	snprintf(lineBuf, sizeof(lineBuf), "Sound:%04u", bootSound);
 8002202:	8b3b      	ldrh	r3, [r7, #24]
 8002204:	4638      	mov	r0, r7
 8002206:	4a15      	ldr	r2, [pc, #84]	; (800225c <SleepTracker_ShowBootScreen+0x16c>)
 8002208:	2116      	movs	r1, #22
 800220a:	f008 f8df 	bl	800a3cc <sniprintf>
	OLED_ShowString(0, 6, (uint8_t *)lineBuf, 12);
 800220e:	463a      	mov	r2, r7
 8002210:	230c      	movs	r3, #12
 8002212:	2106      	movs	r1, #6
 8002214:	2000      	movs	r0, #0
 8002216:	f000 fc81 	bl	8002b1c <OLED_ShowString>
	snprintf(lineBuf, sizeof(lineBuf), "Volt:%04umV", bootVoltage);
 800221a:	8afb      	ldrh	r3, [r7, #22]
 800221c:	4638      	mov	r0, r7
 800221e:	4a10      	ldr	r2, [pc, #64]	; (8002260 <SleepTracker_ShowBootScreen+0x170>)
 8002220:	2116      	movs	r1, #22
 8002222:	f008 f8d3 	bl	800a3cc <sniprintf>
	OLED_ShowString(0, 7, (uint8_t *)lineBuf, 12);
 8002226:	463a      	mov	r2, r7
 8002228:	230c      	movs	r3, #12
 800222a:	2107      	movs	r1, #7
 800222c:	2000      	movs	r0, #0
 800222e:	f000 fc75 	bl	8002b1c <OLED_ShowString>
	HAL_Delay(1500);
 8002232:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8002236:	f001 feb9 	bl	8003fac <HAL_Delay>
	// SleepTracker_PlayJingleBell();
}
 800223a:	bf00      	nop
 800223c:	3728      	adds	r7, #40	; 0x28
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	0800c920 	.word	0x0800c920
 8002248:	0800c928 	.word	0x0800c928
 800224c:	20000004 	.word	0x20000004
 8002250:	0800c73c 	.word	0x0800c73c
 8002254:	0800c748 	.word	0x0800c748
 8002258:	0800c758 	.word	0x0800c758
 800225c:	0800c764 	.word	0x0800c764
 8002260:	0800c770 	.word	0x0800c770

08002264 <SleepTracker_UpdateAlarm>:

static void SleepTracker_UpdateAlarm(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
	uint32_t now = HAL_GetTick();
 800226a:	f001 fe93 	bl	8003f94 <HAL_GetTick>
 800226e:	6078      	str	r0, [r7, #4]
	if(0U == gBootTickMs) {
 8002270:	4b34      	ldr	r3, [pc, #208]	; (8002344 <SleepTracker_UpdateAlarm+0xe0>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d102      	bne.n	800227e <SleepTracker_UpdateAlarm+0x1a>
		gBootTickMs = now;
 8002278:	4a32      	ldr	r2, [pc, #200]	; (8002344 <SleepTracker_UpdateAlarm+0xe0>)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6013      	str	r3, [r2, #0]
	}
	bool allowAutoAlarm = ((now - gBootTickMs) >= ALARM_BOOT_DELAY_MS);
 800227e:	4b31      	ldr	r3, [pc, #196]	; (8002344 <SleepTracker_UpdateAlarm+0xe0>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	f247 522f 	movw	r2, #29999	; 0x752f
 800228a:	4293      	cmp	r3, r2
 800228c:	bf8c      	ite	hi
 800228e:	2301      	movhi	r3, #1
 8002290:	2300      	movls	r3, #0
 8002292:	70fb      	strb	r3, [r7, #3]
	if(allowAutoAlarm) {
 8002294:	78fb      	ldrb	r3, [r7, #3]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d023      	beq.n	80022e2 <SleepTracker_UpdateAlarm+0x7e>
		if(0U == gAlarmLatched && gSleepClock.hour == ALARM_DEFAULT_HOUR && gSleepClock.minute == ALARM_DEFAULT_MIN) {
 800229a:	4b2b      	ldr	r3, [pc, #172]	; (8002348 <SleepTracker_UpdateAlarm+0xe4>)
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d114      	bne.n	80022cc <SleepTracker_UpdateAlarm+0x68>
 80022a2:	4b2a      	ldr	r3, [pc, #168]	; (800234c <SleepTracker_UpdateAlarm+0xe8>)
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	2b07      	cmp	r3, #7
 80022a8:	d110      	bne.n	80022cc <SleepTracker_UpdateAlarm+0x68>
 80022aa:	4b28      	ldr	r3, [pc, #160]	; (800234c <SleepTracker_UpdateAlarm+0xe8>)
 80022ac:	785b      	ldrb	r3, [r3, #1]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d10c      	bne.n	80022cc <SleepTracker_UpdateAlarm+0x68>
			gAlarmLatched = 1U;
 80022b2:	4b25      	ldr	r3, [pc, #148]	; (8002348 <SleepTracker_UpdateAlarm+0xe4>)
 80022b4:	2201      	movs	r2, #1
 80022b6:	701a      	strb	r2, [r3, #0]
			gAlarmActive = 1U;
 80022b8:	4b25      	ldr	r3, [pc, #148]	; (8002350 <SleepTracker_UpdateAlarm+0xec>)
 80022ba:	2201      	movs	r2, #1
 80022bc:	701a      	strb	r2, [r3, #0]
			gAlarmStartMs = now;
 80022be:	4a25      	ldr	r2, [pc, #148]	; (8002354 <SleepTracker_UpdateAlarm+0xf0>)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6013      	str	r3, [r2, #0]
			SleepTracker_MelodyStart();
 80022c4:	f7ff fe10 	bl	8001ee8 <SleepTracker_MelodyStart>
			SleepTracker_MelodyTask();
 80022c8:	f7ff fe8e 	bl	8001fe8 <SleepTracker_MelodyTask>
		}
		if(gSleepClock.hour != ALARM_DEFAULT_HOUR || gSleepClock.minute != ALARM_DEFAULT_MIN) {
 80022cc:	4b1f      	ldr	r3, [pc, #124]	; (800234c <SleepTracker_UpdateAlarm+0xe8>)
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	2b07      	cmp	r3, #7
 80022d2:	d103      	bne.n	80022dc <SleepTracker_UpdateAlarm+0x78>
 80022d4:	4b1d      	ldr	r3, [pc, #116]	; (800234c <SleepTracker_UpdateAlarm+0xe8>)
 80022d6:	785b      	ldrb	r3, [r3, #1]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d002      	beq.n	80022e2 <SleepTracker_UpdateAlarm+0x7e>
			gAlarmLatched = 0U;
 80022dc:	4b1a      	ldr	r3, [pc, #104]	; (8002348 <SleepTracker_UpdateAlarm+0xe4>)
 80022de:	2200      	movs	r2, #0
 80022e0:	701a      	strb	r2, [r3, #0]
		}
	}
	if(gManualAlarmCountdownActive && !gAlarmActive) {
 80022e2:	4b1d      	ldr	r3, [pc, #116]	; (8002358 <SleepTracker_UpdateAlarm+0xf4>)
 80022e4:	781b      	ldrb	r3, [r3, #0]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d015      	beq.n	8002316 <SleepTracker_UpdateAlarm+0xb2>
 80022ea:	4b19      	ldr	r3, [pc, #100]	; (8002350 <SleepTracker_UpdateAlarm+0xec>)
 80022ec:	781b      	ldrb	r3, [r3, #0]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d111      	bne.n	8002316 <SleepTracker_UpdateAlarm+0xb2>
		if(now >= gManualAlarmTargetTick) {
 80022f2:	4b1a      	ldr	r3, [pc, #104]	; (800235c <SleepTracker_UpdateAlarm+0xf8>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	687a      	ldr	r2, [r7, #4]
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d30c      	bcc.n	8002316 <SleepTracker_UpdateAlarm+0xb2>
			gManualAlarmCountdownActive = 0U;
 80022fc:	4b16      	ldr	r3, [pc, #88]	; (8002358 <SleepTracker_UpdateAlarm+0xf4>)
 80022fe:	2200      	movs	r2, #0
 8002300:	701a      	strb	r2, [r3, #0]
			gAlarmActive = 1U;
 8002302:	4b13      	ldr	r3, [pc, #76]	; (8002350 <SleepTracker_UpdateAlarm+0xec>)
 8002304:	2201      	movs	r2, #1
 8002306:	701a      	strb	r2, [r3, #0]
			gAlarmStartMs = now;
 8002308:	4a12      	ldr	r2, [pc, #72]	; (8002354 <SleepTracker_UpdateAlarm+0xf0>)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6013      	str	r3, [r2, #0]
			SleepTracker_MelodyStart();
 800230e:	f7ff fdeb 	bl	8001ee8 <SleepTracker_MelodyStart>
			SleepTracker_MelodyTask();
 8002312:	f7ff fe69 	bl	8001fe8 <SleepTracker_MelodyTask>
		}
	}
	if(gAlarmActive) {
 8002316:	4b0e      	ldr	r3, [pc, #56]	; (8002350 <SleepTracker_UpdateAlarm+0xec>)
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d00c      	beq.n	8002338 <SleepTracker_UpdateAlarm+0xd4>
		if((now - gAlarmStartMs) >= ALARM_DURATION_MS) {
 800231e:	4b0d      	ldr	r3, [pc, #52]	; (8002354 <SleepTracker_UpdateAlarm+0xf0>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	687a      	ldr	r2, [r7, #4]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	f241 3287 	movw	r2, #4999	; 0x1387
 800232a:	4293      	cmp	r3, r2
 800232c:	d904      	bls.n	8002338 <SleepTracker_UpdateAlarm+0xd4>
			gAlarmActive = 0U;
 800232e:	4b08      	ldr	r3, [pc, #32]	; (8002350 <SleepTracker_UpdateAlarm+0xec>)
 8002330:	2200      	movs	r2, #0
 8002332:	701a      	strb	r2, [r3, #0]
			SleepTracker_MelodyStop();
 8002334:	f7ff fdf4 	bl	8001f20 <SleepTracker_MelodyStop>
		}
	}
	SleepTracker_MelodyTask();
 8002338:	f7ff fe56 	bl	8001fe8 <SleepTracker_MelodyTask>
}
 800233c:	bf00      	nop
 800233e:	3708      	adds	r7, #8
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	200002d4 	.word	0x200002d4
 8002348:	200002d8 	.word	0x200002d8
 800234c:	200002c0 	.word	0x200002c0
 8002350:	200002da 	.word	0x200002da
 8002354:	200002d0 	.word	0x200002d0
 8002358:	20000317 	.word	0x20000317
 800235c:	20000318 	.word	0x20000318

08002360 <SleepTracker_SetRgb>:

static void SleepTracker_SetRgb(uint8_t rOn, uint8_t gOn, uint8_t bOn)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
 8002366:	4603      	mov	r3, r0
 8002368:	71fb      	strb	r3, [r7, #7]
 800236a:	460b      	mov	r3, r1
 800236c:	71bb      	strb	r3, [r7, #6]
 800236e:	4613      	mov	r3, r2
 8002370:	717b      	strb	r3, [r7, #5]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, rOn ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8002372:	79fb      	ldrb	r3, [r7, #7]
 8002374:	2b00      	cmp	r3, #0
 8002376:	bf0c      	ite	eq
 8002378:	2301      	moveq	r3, #1
 800237a:	2300      	movne	r3, #0
 800237c:	b2db      	uxtb	r3, r3
 800237e:	461a      	mov	r2, r3
 8002380:	2120      	movs	r1, #32
 8002382:	480e      	ldr	r0, [pc, #56]	; (80023bc <SleepTracker_SetRgb+0x5c>)
 8002384:	f003 fd76 	bl	8005e74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, gOn ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8002388:	79bb      	ldrb	r3, [r7, #6]
 800238a:	2b00      	cmp	r3, #0
 800238c:	bf0c      	ite	eq
 800238e:	2301      	moveq	r3, #1
 8002390:	2300      	movne	r3, #0
 8002392:	b2db      	uxtb	r3, r3
 8002394:	461a      	mov	r2, r3
 8002396:	2140      	movs	r1, #64	; 0x40
 8002398:	4808      	ldr	r0, [pc, #32]	; (80023bc <SleepTracker_SetRgb+0x5c>)
 800239a:	f003 fd6b 	bl	8005e74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, bOn ? GPIO_PIN_RESET : GPIO_PIN_SET);
 800239e:	797b      	ldrb	r3, [r7, #5]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	bf0c      	ite	eq
 80023a4:	2301      	moveq	r3, #1
 80023a6:	2300      	movne	r3, #0
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	461a      	mov	r2, r3
 80023ac:	2180      	movs	r1, #128	; 0x80
 80023ae:	4803      	ldr	r0, [pc, #12]	; (80023bc <SleepTracker_SetRgb+0x5c>)
 80023b0:	f003 fd60 	bl	8005e74 <HAL_GPIO_WritePin>
}
 80023b4:	bf00      	nop
 80023b6:	3708      	adds	r7, #8
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	48000400 	.word	0x48000400

080023c0 <SleepTracker_UpdateLed>:

static void SleepTracker_UpdateLed(bool envComfortable)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	4603      	mov	r3, r0
 80023c8:	71fb      	strb	r3, [r7, #7]
//		SleepTracker_SetRgb(0U, 0U, 0U);
//		gLedModuleEnabled = 0U;
//		return;
//	}

	if(0U == gLedPowerOn || LED_MODE_OFF == gLedMode) {
 80023ca:	4b3f      	ldr	r3, [pc, #252]	; (80024c8 <SleepTracker_UpdateLed+0x108>)
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d003      	beq.n	80023da <SleepTracker_UpdateLed+0x1a>
 80023d2:	4b3e      	ldr	r3, [pc, #248]	; (80024cc <SleepTracker_UpdateLed+0x10c>)
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d108      	bne.n	80023ec <SleepTracker_UpdateLed+0x2c>
	        SleepTracker_SetRgb(0U, 0U, 0U);
 80023da:	2200      	movs	r2, #0
 80023dc:	2100      	movs	r1, #0
 80023de:	2000      	movs	r0, #0
 80023e0:	f7ff ffbe 	bl	8002360 <SleepTracker_SetRgb>
	        gLedModuleEnabled = 0U;
 80023e4:	4b3a      	ldr	r3, [pc, #232]	; (80024d0 <SleepTracker_UpdateLed+0x110>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	701a      	strb	r2, [r3, #0]
	        return;
 80023ea:	e069      	b.n	80024c0 <SleepTracker_UpdateLed+0x100>
	    }

	gLedModuleEnabled = 1U;
 80023ec:	4b38      	ldr	r3, [pc, #224]	; (80024d0 <SleepTracker_UpdateLed+0x110>)
 80023ee:	2201      	movs	r2, #1
 80023f0:	701a      	strb	r2, [r3, #0]
	if(LED_MODE_FLASH == gLedMode) {
 80023f2:	4b36      	ldr	r3, [pc, #216]	; (80024cc <SleepTracker_UpdateLed+0x10c>)
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	2b05      	cmp	r3, #5
 80023f8:	d134      	bne.n	8002464 <SleepTracker_UpdateLed+0xa4>
		uint32_t now = HAL_GetTick();
 80023fa:	f001 fdcb 	bl	8003f94 <HAL_GetTick>
 80023fe:	60f8      	str	r0, [r7, #12]
		if((now - gLastLedFlashTick) >= LED_FLASH_INTERVAL_MS) {
 8002400:	4b34      	ldr	r3, [pc, #208]	; (80024d4 <SleepTracker_UpdateLed+0x114>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	68fa      	ldr	r2, [r7, #12]
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800240c:	d310      	bcc.n	8002430 <SleepTracker_UpdateLed+0x70>
			gLastLedFlashTick = now;
 800240e:	4a31      	ldr	r2, [pc, #196]	; (80024d4 <SleepTracker_UpdateLed+0x114>)
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	6013      	str	r3, [r2, #0]
			gLedFlashIndex = (gLedFlashIndex + 1U) % 3U;
 8002414:	4b30      	ldr	r3, [pc, #192]	; (80024d8 <SleepTracker_UpdateLed+0x118>)
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	1c59      	adds	r1, r3, #1
 800241a:	4b30      	ldr	r3, [pc, #192]	; (80024dc <SleepTracker_UpdateLed+0x11c>)
 800241c:	fba3 2301 	umull	r2, r3, r3, r1
 8002420:	085a      	lsrs	r2, r3, #1
 8002422:	4613      	mov	r3, r2
 8002424:	005b      	lsls	r3, r3, #1
 8002426:	4413      	add	r3, r2
 8002428:	1aca      	subs	r2, r1, r3
 800242a:	b2d2      	uxtb	r2, r2
 800242c:	4b2a      	ldr	r3, [pc, #168]	; (80024d8 <SleepTracker_UpdateLed+0x118>)
 800242e:	701a      	strb	r2, [r3, #0]
		}
		switch(gLedFlashIndex) {
 8002430:	4b29      	ldr	r3, [pc, #164]	; (80024d8 <SleepTracker_UpdateLed+0x118>)
 8002432:	781b      	ldrb	r3, [r3, #0]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d002      	beq.n	800243e <SleepTracker_UpdateLed+0x7e>
 8002438:	2b01      	cmp	r3, #1
 800243a:	d006      	beq.n	800244a <SleepTracker_UpdateLed+0x8a>
 800243c:	e00b      	b.n	8002456 <SleepTracker_UpdateLed+0x96>
			case 0: SleepTracker_SetRgb(1U, 0U, 0U); break;
 800243e:	2200      	movs	r2, #0
 8002440:	2100      	movs	r1, #0
 8002442:	2001      	movs	r0, #1
 8002444:	f7ff ff8c 	bl	8002360 <SleepTracker_SetRgb>
 8002448:	e00b      	b.n	8002462 <SleepTracker_UpdateLed+0xa2>
			case 1: SleepTracker_SetRgb(0U, 1U, 0U); break;
 800244a:	2200      	movs	r2, #0
 800244c:	2101      	movs	r1, #1
 800244e:	2000      	movs	r0, #0
 8002450:	f7ff ff86 	bl	8002360 <SleepTracker_SetRgb>
 8002454:	e005      	b.n	8002462 <SleepTracker_UpdateLed+0xa2>
			default: SleepTracker_SetRgb(0U, 0U, 1U); break;
 8002456:	2201      	movs	r2, #1
 8002458:	2100      	movs	r1, #0
 800245a:	2000      	movs	r0, #0
 800245c:	f7ff ff80 	bl	8002360 <SleepTracker_SetRgb>
 8002460:	bf00      	nop
		}
		return;
 8002462:	e02d      	b.n	80024c0 <SleepTracker_UpdateLed+0x100>
	}
	switch(gLedMode) {
 8002464:	4b19      	ldr	r3, [pc, #100]	; (80024cc <SleepTracker_UpdateLed+0x10c>)
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	3b01      	subs	r3, #1
 800246a:	2b03      	cmp	r3, #3
 800246c:	d822      	bhi.n	80024b4 <SleepTracker_UpdateLed+0xf4>
 800246e:	a201      	add	r2, pc, #4	; (adr r2, 8002474 <SleepTracker_UpdateLed+0xb4>)
 8002470:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002474:	08002485 	.word	0x08002485
 8002478:	08002491 	.word	0x08002491
 800247c:	0800249d 	.word	0x0800249d
 8002480:	080024a9 	.word	0x080024a9
		case LED_MODE_WHITE:
			SleepTracker_SetRgb(1U, 1U, 1U);
 8002484:	2201      	movs	r2, #1
 8002486:	2101      	movs	r1, #1
 8002488:	2001      	movs	r0, #1
 800248a:	f7ff ff69 	bl	8002360 <SleepTracker_SetRgb>
			break;
 800248e:	e017      	b.n	80024c0 <SleepTracker_UpdateLed+0x100>
		case LED_MODE_BLUE:
			SleepTracker_SetRgb(0U, 0U, 1U);
 8002490:	2201      	movs	r2, #1
 8002492:	2100      	movs	r1, #0
 8002494:	2000      	movs	r0, #0
 8002496:	f7ff ff63 	bl	8002360 <SleepTracker_SetRgb>
			break;
 800249a:	e011      	b.n	80024c0 <SleepTracker_UpdateLed+0x100>
		case LED_MODE_RED:
			SleepTracker_SetRgb(1U, 0U, 0U);
 800249c:	2200      	movs	r2, #0
 800249e:	2100      	movs	r1, #0
 80024a0:	2001      	movs	r0, #1
 80024a2:	f7ff ff5d 	bl	8002360 <SleepTracker_SetRgb>
			break;
 80024a6:	e00b      	b.n	80024c0 <SleepTracker_UpdateLed+0x100>
		case LED_MODE_GREEN:
			SleepTracker_SetRgb(0U, 1U, 0U);
 80024a8:	2200      	movs	r2, #0
 80024aa:	2101      	movs	r1, #1
 80024ac:	2000      	movs	r0, #0
 80024ae:	f7ff ff57 	bl	8002360 <SleepTracker_SetRgb>
			break;
 80024b2:	e005      	b.n	80024c0 <SleepTracker_UpdateLed+0x100>
		default:
			SleepTracker_SetRgb(0U, 0U, 0U);
 80024b4:	2200      	movs	r2, #0
 80024b6:	2100      	movs	r1, #0
 80024b8:	2000      	movs	r0, #0
 80024ba:	f7ff ff51 	bl	8002360 <SleepTracker_SetRgb>
			break;
 80024be:	bf00      	nop
	}
}
 80024c0:	3710      	adds	r7, #16
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	200002bc 	.word	0x200002bc
 80024cc:	200002db 	.word	0x200002db
 80024d0:	200002d9 	.word	0x200002d9
 80024d4:	200002e0 	.word	0x200002e0
 80024d8:	200002dc 	.word	0x200002dc
 80024dc:	aaaaaaab 	.word	0xaaaaaaab

080024e0 <SleepTracker_UpdateOled>:

static void SleepTracker_UpdateOled(bool envComfortable)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	4603      	mov	r3, r0
 80024e8:	71fb      	strb	r3, [r7, #7]
	if(!gOledEnabled) {
 80024ea:	4b2f      	ldr	r3, [pc, #188]	; (80025a8 <SleepTracker_UpdateOled+0xc8>)
 80024ec:	781b      	ldrb	r3, [r3, #0]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d053      	beq.n	800259a <SleepTracker_UpdateOled+0xba>
		return;
	}
	uint32_t nowMs = HAL_GetTick();
 80024f2:	f001 fd4f 	bl	8003f94 <HAL_GetTick>
 80024f6:	60f8      	str	r0, [r7, #12]
	if((nowMs - gLastOledRefreshMs) < OLED_REFRESH_INTERVAL_MS) {
 80024f8:	4b2c      	ldr	r3, [pc, #176]	; (80025ac <SleepTracker_UpdateOled+0xcc>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	68fa      	ldr	r2, [r7, #12]
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002504:	d34b      	bcc.n	800259e <SleepTracker_UpdateOled+0xbe>
		return;
	}
	gLastOledRefreshMs = nowMs;
 8002506:	4a29      	ldr	r2, [pc, #164]	; (80025ac <SleepTracker_UpdateOled+0xcc>)
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	6013      	str	r3, [r2, #0]
	uint8_t currentDisplayPage = gTipPageActive ? 0xFEU : gCurrentPage;
 800250c:	4b28      	ldr	r3, [pc, #160]	; (80025b0 <SleepTracker_UpdateOled+0xd0>)
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d102      	bne.n	800251a <SleepTracker_UpdateOled+0x3a>
 8002514:	4b27      	ldr	r3, [pc, #156]	; (80025b4 <SleepTracker_UpdateOled+0xd4>)
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	e000      	b.n	800251c <SleepTracker_UpdateOled+0x3c>
 800251a:	23fe      	movs	r3, #254	; 0xfe
 800251c:	72fb      	strb	r3, [r7, #11]
	bool pageChanged = (currentDisplayPage != gLastRenderedPage);
 800251e:	4b26      	ldr	r3, [pc, #152]	; (80025b8 <SleepTracker_UpdateOled+0xd8>)
 8002520:	781b      	ldrb	r3, [r3, #0]
 8002522:	7afa      	ldrb	r2, [r7, #11]
 8002524:	429a      	cmp	r2, r3
 8002526:	bf14      	ite	ne
 8002528:	2301      	movne	r3, #1
 800252a:	2300      	moveq	r3, #0
 800252c:	72bb      	strb	r3, [r7, #10]
	if(pageChanged || gOledNeedsFullRefresh) {
 800252e:	7abb      	ldrb	r3, [r7, #10]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d103      	bne.n	800253c <SleepTracker_UpdateOled+0x5c>
 8002534:	4b21      	ldr	r3, [pc, #132]	; (80025bc <SleepTracker_UpdateOled+0xdc>)
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d004      	beq.n	8002546 <SleepTracker_UpdateOled+0x66>
		OLED_Clear();
 800253c:	f000 fa42 	bl	80029c4 <OLED_Clear>
		gOledNeedsFullRefresh = 0U;
 8002540:	4b1e      	ldr	r3, [pc, #120]	; (80025bc <SleepTracker_UpdateOled+0xdc>)
 8002542:	2200      	movs	r2, #0
 8002544:	701a      	strb	r2, [r3, #0]
	}
	if(gTipPageActive) {
 8002546:	4b1a      	ldr	r3, [pc, #104]	; (80025b0 <SleepTracker_UpdateOled+0xd0>)
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d002      	beq.n	8002554 <SleepTracker_UpdateOled+0x74>
		SleepTracker_DrawPageTip();
 800254e:	f7ff f989 	bl	8001864 <SleepTracker_DrawPageTip>
 8002552:	e01e      	b.n	8002592 <SleepTracker_UpdateOled+0xb2>
	} else {
		switch(gCurrentPage) {
 8002554:	4b17      	ldr	r3, [pc, #92]	; (80025b4 <SleepTracker_UpdateOled+0xd4>)
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	2b03      	cmp	r3, #3
 800255a:	d817      	bhi.n	800258c <SleepTracker_UpdateOled+0xac>
 800255c:	a201      	add	r2, pc, #4	; (adr r2, 8002564 <SleepTracker_UpdateOled+0x84>)
 800255e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002562:	bf00      	nop
 8002564:	08002575 	.word	0x08002575
 8002568:	0800257b 	.word	0x0800257b
 800256c:	08002581 	.word	0x08002581
 8002570:	08002587 	.word	0x08002587
			case OLED_PAGE_SENSORS_1:
				SleepTracker_DrawPageSensors1();
 8002574:	f7fe ff9c 	bl	80014b0 <SleepTracker_DrawPageSensors1>
				break;
 8002578:	e00b      	b.n	8002592 <SleepTracker_UpdateOled+0xb2>
			case OLED_PAGE_SENSORS_2:
				SleepTracker_DrawPageSensors2();
 800257a:	f7ff f821 	bl	80015c0 <SleepTracker_DrawPageSensors2>
				break;
 800257e:	e008      	b.n	8002592 <SleepTracker_UpdateOled+0xb2>
			case OLED_PAGE_LED:
				SleepTracker_DrawPageLed();
 8002580:	f7ff f8a6 	bl	80016d0 <SleepTracker_DrawPageLed>
				break;
 8002584:	e005      	b.n	8002592 <SleepTracker_UpdateOled+0xb2>
			case OLED_PAGE_ALARM:
				SleepTracker_DrawPageAlarm();
 8002586:	f7ff f8f1 	bl	800176c <SleepTracker_DrawPageAlarm>
				break;
 800258a:	e002      	b.n	8002592 <SleepTracker_UpdateOled+0xb2>
			default:
				SleepTracker_DrawPageSensors1();
 800258c:	f7fe ff90 	bl	80014b0 <SleepTracker_DrawPageSensors1>
				break;
 8002590:	bf00      	nop
		}
	}
	gLastRenderedPage = currentDisplayPage;
 8002592:	4a09      	ldr	r2, [pc, #36]	; (80025b8 <SleepTracker_UpdateOled+0xd8>)
 8002594:	7afb      	ldrb	r3, [r7, #11]
 8002596:	7013      	strb	r3, [r2, #0]
 8002598:	e002      	b.n	80025a0 <SleepTracker_UpdateOled+0xc0>
		return;
 800259a:	bf00      	nop
 800259c:	e000      	b.n	80025a0 <SleepTracker_UpdateOled+0xc0>
		return;
 800259e:	bf00      	nop
}
 80025a0:	3710      	adds	r7, #16
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	20000000 	.word	0x20000000
 80025ac:	200002cc 	.word	0x200002cc
 80025b0:	20000314 	.word	0x20000314
 80025b4:	200002f2 	.word	0x200002f2
 80025b8:	20000001 	.word	0x20000001
 80025bc:	20000002 	.word	0x20000002

080025c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b088      	sub	sp, #32
 80025c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025c6:	f001 fc7c 	bl	8003ec2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025ca:	f000 f875 	bl	80026b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025ce:	f7fe fe37 	bl	8001240 <MX_GPIO_Init>
  MX_DMA_Init();
 80025d2:	f7fe fe17 	bl	8001204 <MX_DMA_Init>
  MX_ADC1_Init();
 80025d6:	f7fe fc65 	bl	8000ea4 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80025da:	f001 fb1b 	bl	8003c14 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80025de:	f001 fb49 	bl	8003c74 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 80025e2:	f001 f967 	bl	80038b4 <MX_TIM2_Init>
  MX_TIM1_Init();
 80025e6:	f001 f8bb 	bl	8003760 <MX_TIM1_Init>
  MX_TIM15_Init();
 80025ea:	f001 f9bd 	bl	8003968 <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */
	Beep_Switch(0);
 80025ee:	2000      	movs	r0, #0
 80025f0:	f001 fad4 	bl	8003b9c <Beep_Switch>
	UART_Enable_Receive_IT();
 80025f4:	f001 fc2e 	bl	8003e54 <UART_Enable_Receive_IT>
	OLED_Init();
 80025f8:	f000 fac0 	bl	8002b7c <OLED_Init>
	SHT3X_SetI2cAdr(0x44);
 80025fc:	2044      	movs	r0, #68	; 0x44
 80025fe:	f000 fb23 	bl	8002c48 <SHT3X_SetI2cAdr>

	// HW483
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002602:	f107 0308 	add.w	r3, r7, #8
 8002606:	2200      	movs	r2, #0
 8002608:	601a      	str	r2, [r3, #0]
 800260a:	605a      	str	r2, [r3, #4]
 800260c:	609a      	str	r2, [r3, #8]
 800260e:	60da      	str	r2, [r3, #12]
 8002610:	611a      	str	r2, [r3, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE(); //  GPIOA 
 8002612:	4b24      	ldr	r3, [pc, #144]	; (80026a4 <main+0xe4>)
 8002614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002616:	4a23      	ldr	r2, [pc, #140]	; (80026a4 <main+0xe4>)
 8002618:	f043 0301 	orr.w	r3, r3, #1
 800261c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800261e:	4b21      	ldr	r3, [pc, #132]	; (80026a4 <main+0xe4>)
 8002620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002622:	f003 0301 	and.w	r3, r3, #1
 8002626:	607b      	str	r3, [r7, #4]
 8002628:	687b      	ldr	r3, [r7, #4]
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 800262a:	2380      	movs	r3, #128	; 0x80
 800262c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800262e:	2300      	movs	r3, #0
 8002630:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN; // 
 8002632:	2302      	movs	r3, #2
 8002634:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002636:	f107 0308 	add.w	r3, r7, #8
 800263a:	4619      	mov	r1, r3
 800263c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002640:	f003 fa86 	bl	8005b50 <HAL_GPIO_Init>

	SleepTracker_ShowBootScreen();
 8002644:	f7ff fd54 	bl	80020f0 <SleepTracker_ShowBootScreen>
	gLastClockTickMs = HAL_GetTick();
 8002648:	f001 fca4 	bl	8003f94 <HAL_GetTick>
 800264c:	4603      	mov	r3, r0
 800264e:	4a16      	ldr	r2, [pc, #88]	; (80026a8 <main+0xe8>)
 8002650:	6013      	str	r3, [r2, #0]
	gBootTickMs = gLastClockTickMs;
 8002652:	4b15      	ldr	r3, [pc, #84]	; (80026a8 <main+0xe8>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a15      	ldr	r2, [pc, #84]	; (80026ac <main+0xec>)
 8002658:	6013      	str	r3, [r2, #0]
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		SleepTracker_PollExternalButton();
 800265a:	f7ff fc8d 	bl	8001f78 <SleepTracker_PollExternalButton>
    SleepClock_Tick();
 800265e:	f7ff f925 	bl	80018ac <SleepClock_Tick>
    SleepTracker_HandleKeys();
 8002662:	f7ff fae1 	bl	8001c28 <SleepTracker_HandleKeys>
    SleepTracker_UpdateSensors();
 8002666:	f7ff fbbb 	bl	8001de0 <SleepTracker_UpdateSensors>
    bool envComfortable = SleepEnvironment_Comfort(gLastTemp, gLastHumi);
 800266a:	4b11      	ldr	r3, [pc, #68]	; (80026b0 <main+0xf0>)
 800266c:	edd3 7a00 	vldr	s15, [r3]
 8002670:	4b10      	ldr	r3, [pc, #64]	; (80026b4 <main+0xf4>)
 8002672:	ed93 7a00 	vldr	s14, [r3]
 8002676:	eef0 0a47 	vmov.f32	s1, s14
 800267a:	eeb0 0a67 	vmov.f32	s0, s15
 800267e:	f7ff f993 	bl	80019a8 <SleepEnvironment_Comfort>
 8002682:	4603      	mov	r3, r0
 8002684:	77fb      	strb	r3, [r7, #31]
    SleepTracker_UpdateLed(envComfortable);
 8002686:	7ffb      	ldrb	r3, [r7, #31]
 8002688:	4618      	mov	r0, r3
 800268a:	f7ff fe99 	bl	80023c0 <SleepTracker_UpdateLed>
    SleepTracker_UpdateAlarm();
 800268e:	f7ff fde9 	bl	8002264 <SleepTracker_UpdateAlarm>
    SleepTracker_UpdateOled(envComfortable);
 8002692:	7ffb      	ldrb	r3, [r7, #31]
 8002694:	4618      	mov	r0, r3
 8002696:	f7ff ff23 	bl	80024e0 <SleepTracker_UpdateOled>
    HAL_Delay(50);
 800269a:	2032      	movs	r0, #50	; 0x32
 800269c:	f001 fc86 	bl	8003fac <HAL_Delay>
	{
 80026a0:	e7db      	b.n	800265a <main+0x9a>
 80026a2:	bf00      	nop
 80026a4:	40021000 	.word	0x40021000
 80026a8:	200002c4 	.word	0x200002c4
 80026ac:	200002d4 	.word	0x200002d4
 80026b0:	200002e4 	.word	0x200002e4
 80026b4:	200002e8 	.word	0x200002e8

080026b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b0ae      	sub	sp, #184	; 0xb8
 80026bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026be:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80026c2:	2244      	movs	r2, #68	; 0x44
 80026c4:	2100      	movs	r1, #0
 80026c6:	4618      	mov	r0, r3
 80026c8:	f007 ff8c 	bl	800a5e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026cc:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80026d0:	2200      	movs	r2, #0
 80026d2:	601a      	str	r2, [r3, #0]
 80026d4:	605a      	str	r2, [r3, #4]
 80026d6:	609a      	str	r2, [r3, #8]
 80026d8:	60da      	str	r2, [r3, #12]
 80026da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80026dc:	463b      	mov	r3, r7
 80026de:	2260      	movs	r2, #96	; 0x60
 80026e0:	2100      	movs	r1, #0
 80026e2:	4618      	mov	r0, r3
 80026e4:	f007 ff7e 	bl	800a5e4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80026e8:	2301      	movs	r3, #1
 80026ea:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80026ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026f0:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026f2:	2302      	movs	r3, #2
 80026f4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80026f8:	2303      	movs	r3, #3
 80026fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLM = 1;
 80026fe:	2301      	movs	r3, #1
 8002700:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLN = 8;
 8002704:	2308      	movs	r3, #8
 8002706:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800270a:	2307      	movs	r3, #7
 800270c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002710:	2302      	movs	r3, #2
 8002712:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002716:	2302      	movs	r3, #2
 8002718:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800271c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002720:	4618      	mov	r0, r3
 8002722:	f003 fc55 	bl	8005fd0 <HAL_RCC_OscConfig>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <SystemClock_Config+0x78>
  {
    Error_Handler();
 800272c:	f000 f844 	bl	80027b8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002730:	230f      	movs	r3, #15
 8002732:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002734:	2303      	movs	r3, #3
 8002736:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002738:	2300      	movs	r3, #0
 800273a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800273c:	2300      	movs	r3, #0
 800273e:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002740:	2300      	movs	r3, #0
 8002742:	673b      	str	r3, [r7, #112]	; 0x70

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002744:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002748:	2101      	movs	r1, #1
 800274a:	4618      	mov	r0, r3
 800274c:	f004 f860 	bl	8006810 <HAL_RCC_ClockConfig>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8002756:	f000 f82f 	bl	80027b8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART3
 800275a:	f244 0305 	movw	r3, #16389	; 0x4005
 800275e:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002760:	2300      	movs	r3, #0
 8002762:	623b      	str	r3, [r7, #32]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002764:	2300      	movs	r3, #0
 8002766:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002768:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800276c:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 800276e:	2303      	movs	r3, #3
 8002770:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002772:	2301      	movs	r3, #1
 8002774:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8002776:	2310      	movs	r3, #16
 8002778:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800277a:	2307      	movs	r3, #7
 800277c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800277e:	2302      	movs	r3, #2
 8002780:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002782:	2302      	movs	r3, #2
 8002784:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8002786:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800278a:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800278c:	463b      	mov	r3, r7
 800278e:	4618      	mov	r0, r3
 8002790:	f004 fa44 	bl	8006c1c <HAL_RCCEx_PeriphCLKConfig>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <SystemClock_Config+0xe6>
  {
    Error_Handler();
 800279a:	f000 f80d 	bl	80027b8 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800279e:	f44f 7000 	mov.w	r0, #512	; 0x200
 80027a2:	f003 fbbf 	bl	8005f24 <HAL_PWREx_ControlVoltageScaling>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d001      	beq.n	80027b0 <SystemClock_Config+0xf8>
  {
    Error_Handler();
 80027ac:	f000 f804 	bl	80027b8 <Error_Handler>
  }
}
 80027b0:	bf00      	nop
 80027b2:	37b8      	adds	r7, #184	; 0xb8
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}

080027b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80027bc:	bf00      	nop
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
	...

080027c8 <IIC_Start>:
//-----------------------------------			   
/**********************************************
//IIC Start
**********************************************/
void IIC_Start(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
	OLED_SCLK_Set();
 80027cc:	2201      	movs	r2, #1
 80027ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80027d2:	480b      	ldr	r0, [pc, #44]	; (8002800 <IIC_Start+0x38>)
 80027d4:	f003 fb4e 	bl	8005e74 <HAL_GPIO_WritePin>
	OLED_SDIN_Set();
 80027d8:	2201      	movs	r2, #1
 80027da:	f44f 7100 	mov.w	r1, #512	; 0x200
 80027de:	4808      	ldr	r0, [pc, #32]	; (8002800 <IIC_Start+0x38>)
 80027e0:	f003 fb48 	bl	8005e74 <HAL_GPIO_WritePin>
	OLED_SDIN_Clr();
 80027e4:	2200      	movs	r2, #0
 80027e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80027ea:	4805      	ldr	r0, [pc, #20]	; (8002800 <IIC_Start+0x38>)
 80027ec:	f003 fb42 	bl	8005e74 <HAL_GPIO_WritePin>
	OLED_SCLK_Clr();
 80027f0:	2200      	movs	r2, #0
 80027f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80027f6:	4802      	ldr	r0, [pc, #8]	; (8002800 <IIC_Start+0x38>)
 80027f8:	f003 fb3c 	bl	8005e74 <HAL_GPIO_WritePin>
}
 80027fc:	bf00      	nop
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	48000400 	.word	0x48000400

08002804 <IIC_Stop>:

/**********************************************
//IIC Stop
**********************************************/
void IIC_Stop(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	af00      	add	r7, sp, #0
	OLED_SCLK_Set();
 8002808:	2201      	movs	r2, #1
 800280a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800280e:	4808      	ldr	r0, [pc, #32]	; (8002830 <IIC_Stop+0x2c>)
 8002810:	f003 fb30 	bl	8005e74 <HAL_GPIO_WritePin>
	OLED_SDIN_Clr();
 8002814:	2200      	movs	r2, #0
 8002816:	f44f 7100 	mov.w	r1, #512	; 0x200
 800281a:	4805      	ldr	r0, [pc, #20]	; (8002830 <IIC_Stop+0x2c>)
 800281c:	f003 fb2a 	bl	8005e74 <HAL_GPIO_WritePin>
	OLED_SDIN_Set();
 8002820:	2201      	movs	r2, #1
 8002822:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002826:	4802      	ldr	r0, [pc, #8]	; (8002830 <IIC_Stop+0x2c>)
 8002828:	f003 fb24 	bl	8005e74 <HAL_GPIO_WritePin>
}
 800282c:	bf00      	nop
 800282e:	bd80      	pop	{r7, pc}
 8002830:	48000400 	.word	0x48000400

08002834 <IIC_Wait_Ack>:

void IIC_Wait_Ack(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0
	OLED_SCLK_Set();
 8002838:	2201      	movs	r2, #1
 800283a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800283e:	4805      	ldr	r0, [pc, #20]	; (8002854 <IIC_Wait_Ack+0x20>)
 8002840:	f003 fb18 	bl	8005e74 <HAL_GPIO_WritePin>
	OLED_SCLK_Clr();
 8002844:	2200      	movs	r2, #0
 8002846:	f44f 7180 	mov.w	r1, #256	; 0x100
 800284a:	4802      	ldr	r0, [pc, #8]	; (8002854 <IIC_Wait_Ack+0x20>)
 800284c:	f003 fb12 	bl	8005e74 <HAL_GPIO_WritePin>
}
 8002850:	bf00      	nop
 8002852:	bd80      	pop	{r7, pc}
 8002854:	48000400 	.word	0x48000400

08002858 <Write_IIC_Byte>:
/**********************************************
// IIC Write byte
**********************************************/

void Write_IIC_Byte(unsigned char IIC_Byte)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	4603      	mov	r3, r0
 8002860:	71fb      	strb	r3, [r7, #7]
	unsigned char i;
	unsigned char m,da;
	da=IIC_Byte;
 8002862:	79fb      	ldrb	r3, [r7, #7]
 8002864:	73bb      	strb	r3, [r7, #14]
	OLED_SCLK_Clr();
 8002866:	2200      	movs	r2, #0
 8002868:	f44f 7180 	mov.w	r1, #256	; 0x100
 800286c:	481a      	ldr	r0, [pc, #104]	; (80028d8 <Write_IIC_Byte+0x80>)
 800286e:	f003 fb01 	bl	8005e74 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)		
 8002872:	2300      	movs	r3, #0
 8002874:	73fb      	strb	r3, [r7, #15]
 8002876:	e027      	b.n	80028c8 <Write_IIC_Byte+0x70>
	{
		m=da;
 8002878:	7bbb      	ldrb	r3, [r7, #14]
 800287a:	737b      	strb	r3, [r7, #13]
		m=m&0x80;
 800287c:	7b7b      	ldrb	r3, [r7, #13]
 800287e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002882:	737b      	strb	r3, [r7, #13]
		if(m==0x80)
 8002884:	7b7b      	ldrb	r3, [r7, #13]
 8002886:	2b80      	cmp	r3, #128	; 0x80
 8002888:	d106      	bne.n	8002898 <Write_IIC_Byte+0x40>
		{
			OLED_SDIN_Set();
 800288a:	2201      	movs	r2, #1
 800288c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002890:	4811      	ldr	r0, [pc, #68]	; (80028d8 <Write_IIC_Byte+0x80>)
 8002892:	f003 faef 	bl	8005e74 <HAL_GPIO_WritePin>
 8002896:	e005      	b.n	80028a4 <Write_IIC_Byte+0x4c>
		}
		else 
			OLED_SDIN_Clr();
 8002898:	2200      	movs	r2, #0
 800289a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800289e:	480e      	ldr	r0, [pc, #56]	; (80028d8 <Write_IIC_Byte+0x80>)
 80028a0:	f003 fae8 	bl	8005e74 <HAL_GPIO_WritePin>
		da=da<<1;
 80028a4:	7bbb      	ldrb	r3, [r7, #14]
 80028a6:	005b      	lsls	r3, r3, #1
 80028a8:	73bb      	strb	r3, [r7, #14]
		OLED_SCLK_Set();
 80028aa:	2201      	movs	r2, #1
 80028ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80028b0:	4809      	ldr	r0, [pc, #36]	; (80028d8 <Write_IIC_Byte+0x80>)
 80028b2:	f003 fadf 	bl	8005e74 <HAL_GPIO_WritePin>
		OLED_SCLK_Clr();
 80028b6:	2200      	movs	r2, #0
 80028b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80028bc:	4806      	ldr	r0, [pc, #24]	; (80028d8 <Write_IIC_Byte+0x80>)
 80028be:	f003 fad9 	bl	8005e74 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)		
 80028c2:	7bfb      	ldrb	r3, [r7, #15]
 80028c4:	3301      	adds	r3, #1
 80028c6:	73fb      	strb	r3, [r7, #15]
 80028c8:	7bfb      	ldrb	r3, [r7, #15]
 80028ca:	2b07      	cmp	r3, #7
 80028cc:	d9d4      	bls.n	8002878 <Write_IIC_Byte+0x20>
	}
}
 80028ce:	bf00      	nop
 80028d0:	bf00      	nop
 80028d2:	3710      	adds	r7, #16
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	48000400 	.word	0x48000400

080028dc <Write_IIC_Command>:
/**********************************************
// IIC Write Command
**********************************************/
void Write_IIC_Command(unsigned char IIC_Command)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b082      	sub	sp, #8
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	4603      	mov	r3, r0
 80028e4:	71fb      	strb	r3, [r7, #7]
	IIC_Start();
 80028e6:	f7ff ff6f 	bl	80027c8 <IIC_Start>
	Write_IIC_Byte(0x78);     //Slave address,SA0=0
 80028ea:	2078      	movs	r0, #120	; 0x78
 80028ec:	f7ff ffb4 	bl	8002858 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 80028f0:	f7ff ffa0 	bl	8002834 <IIC_Wait_Ack>
	Write_IIC_Byte(0x00);			//write command
 80028f4:	2000      	movs	r0, #0
 80028f6:	f7ff ffaf 	bl	8002858 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 80028fa:	f7ff ff9b 	bl	8002834 <IIC_Wait_Ack>
	Write_IIC_Byte(IIC_Command); 
 80028fe:	79fb      	ldrb	r3, [r7, #7]
 8002900:	4618      	mov	r0, r3
 8002902:	f7ff ffa9 	bl	8002858 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 8002906:	f7ff ff95 	bl	8002834 <IIC_Wait_Ack>
	IIC_Stop();
 800290a:	f7ff ff7b 	bl	8002804 <IIC_Stop>
}
 800290e:	bf00      	nop
 8002910:	3708      	adds	r7, #8
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}

08002916 <Write_IIC_Data>:
/**********************************************
// IIC Write Data
**********************************************/
void Write_IIC_Data(unsigned char IIC_Data)
{
 8002916:	b580      	push	{r7, lr}
 8002918:	b082      	sub	sp, #8
 800291a:	af00      	add	r7, sp, #0
 800291c:	4603      	mov	r3, r0
 800291e:	71fb      	strb	r3, [r7, #7]
	IIC_Start();
 8002920:	f7ff ff52 	bl	80027c8 <IIC_Start>
	Write_IIC_Byte(0x78);			//D/C#=0; R/W#=0
 8002924:	2078      	movs	r0, #120	; 0x78
 8002926:	f7ff ff97 	bl	8002858 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 800292a:	f7ff ff83 	bl	8002834 <IIC_Wait_Ack>
	Write_IIC_Byte(0x40);			//write data
 800292e:	2040      	movs	r0, #64	; 0x40
 8002930:	f7ff ff92 	bl	8002858 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 8002934:	f7ff ff7e 	bl	8002834 <IIC_Wait_Ack>
	Write_IIC_Byte(IIC_Data);
 8002938:	79fb      	ldrb	r3, [r7, #7]
 800293a:	4618      	mov	r0, r3
 800293c:	f7ff ff8c 	bl	8002858 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 8002940:	f7ff ff78 	bl	8002834 <IIC_Wait_Ack>
	IIC_Stop();
 8002944:	f7ff ff5e 	bl	8002804 <IIC_Stop>
}
 8002948:	bf00      	nop
 800294a:	3708      	adds	r7, #8
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <OLED_WR_Byte>:
void OLED_WR_Byte(unsigned dat,unsigned cmd)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b082      	sub	sp, #8
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
 8002958:	6039      	str	r1, [r7, #0]
	if(cmd)
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d005      	beq.n	800296c <OLED_WR_Byte+0x1c>
	{
		Write_IIC_Data(dat);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	b2db      	uxtb	r3, r3
 8002964:	4618      	mov	r0, r3
 8002966:	f7ff ffd6 	bl	8002916 <Write_IIC_Data>
	}
	else 
	{
		Write_IIC_Command(dat);	
	}
}
 800296a:	e004      	b.n	8002976 <OLED_WR_Byte+0x26>
		Write_IIC_Command(dat);	
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	b2db      	uxtb	r3, r3
 8002970:	4618      	mov	r0, r3
 8002972:	f7ff ffb3 	bl	80028dc <Write_IIC_Command>
}
 8002976:	bf00      	nop
 8002978:	3708      	adds	r7, #8
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}

0800297e <OLED_Set_Pos>:
	}
}

//
void OLED_Set_Pos(unsigned char x, unsigned char y) 
{ 	
 800297e:	b580      	push	{r7, lr}
 8002980:	b082      	sub	sp, #8
 8002982:	af00      	add	r7, sp, #0
 8002984:	4603      	mov	r3, r0
 8002986:	460a      	mov	r2, r1
 8002988:	71fb      	strb	r3, [r7, #7]
 800298a:	4613      	mov	r3, r2
 800298c:	71bb      	strb	r3, [r7, #6]
	OLED_WR_Byte(0xb0+y,OLED_CMD);
 800298e:	79bb      	ldrb	r3, [r7, #6]
 8002990:	33b0      	adds	r3, #176	; 0xb0
 8002992:	2100      	movs	r1, #0
 8002994:	4618      	mov	r0, r3
 8002996:	f7ff ffdb 	bl	8002950 <OLED_WR_Byte>
	OLED_WR_Byte(((x&0xf0)>>4)|0x10,OLED_CMD);
 800299a:	79fb      	ldrb	r3, [r7, #7]
 800299c:	091b      	lsrs	r3, r3, #4
 800299e:	b2db      	uxtb	r3, r3
 80029a0:	f043 0310 	orr.w	r3, r3, #16
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	2100      	movs	r1, #0
 80029a8:	4618      	mov	r0, r3
 80029aa:	f7ff ffd1 	bl	8002950 <OLED_WR_Byte>
	OLED_WR_Byte((x&0x0f),OLED_CMD); 
 80029ae:	79fb      	ldrb	r3, [r7, #7]
 80029b0:	f003 030f 	and.w	r3, r3, #15
 80029b4:	2100      	movs	r1, #0
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7ff ffca 	bl	8002950 <OLED_WR_Byte>
}   	  
 80029bc:	bf00      	nop
 80029be:	3708      	adds	r7, #8
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <OLED_Clear>:
	OLED_WR_Byte(0X10,OLED_CMD);  //DCDC OFF
	OLED_WR_Byte(0XAE,OLED_CMD);  //DISPLAY OFF
}		   			 
//,,!!!!	  
void OLED_Clear(void)  
{  
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b082      	sub	sp, #8
 80029c8:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 80029ca:	2300      	movs	r3, #0
 80029cc:	71fb      	strb	r3, [r7, #7]
 80029ce:	e01e      	b.n	8002a0e <OLED_Clear+0x4a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    //0~7
 80029d0:	79fb      	ldrb	r3, [r7, #7]
 80029d2:	33b0      	adds	r3, #176	; 0xb0
 80029d4:	2100      	movs	r1, #0
 80029d6:	4618      	mov	r0, r3
 80029d8:	f7ff ffba 	bl	8002950 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      //
 80029dc:	2100      	movs	r1, #0
 80029de:	2000      	movs	r0, #0
 80029e0:	f7ff ffb6 	bl	8002950 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);      //   
 80029e4:	2100      	movs	r1, #0
 80029e6:	2010      	movs	r0, #16
 80029e8:	f7ff ffb2 	bl	8002950 <OLED_WR_Byte>
		for(n=0;n<128;n++)
 80029ec:	2300      	movs	r3, #0
 80029ee:	71bb      	strb	r3, [r7, #6]
 80029f0:	e006      	b.n	8002a00 <OLED_Clear+0x3c>
			OLED_WR_Byte(0,OLED_DATA); 
 80029f2:	2101      	movs	r1, #1
 80029f4:	2000      	movs	r0, #0
 80029f6:	f7ff ffab 	bl	8002950 <OLED_WR_Byte>
		for(n=0;n<128;n++)
 80029fa:	79bb      	ldrb	r3, [r7, #6]
 80029fc:	3301      	adds	r3, #1
 80029fe:	71bb      	strb	r3, [r7, #6]
 8002a00:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	daf4      	bge.n	80029f2 <OLED_Clear+0x2e>
	for(i=0;i<8;i++)  
 8002a08:	79fb      	ldrb	r3, [r7, #7]
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	71fb      	strb	r3, [r7, #7]
 8002a0e:	79fb      	ldrb	r3, [r7, #7]
 8002a10:	2b07      	cmp	r3, #7
 8002a12:	d9dd      	bls.n	80029d0 <OLED_Clear+0xc>
	} //
}
 8002a14:	bf00      	nop
 8002a16:	bf00      	nop
 8002a18:	3708      	adds	r7, #8
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
	...

08002a20 <OLED_ShowChar>:
//x:0~127
//y:0~63
//				 
//size: 16/12 
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t Char_Size)
{      	
 8002a20:	b590      	push	{r4, r7, lr}
 8002a22:	b085      	sub	sp, #20
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	4604      	mov	r4, r0
 8002a28:	4608      	mov	r0, r1
 8002a2a:	4611      	mov	r1, r2
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	4623      	mov	r3, r4
 8002a30:	71fb      	strb	r3, [r7, #7]
 8002a32:	4603      	mov	r3, r0
 8002a34:	71bb      	strb	r3, [r7, #6]
 8002a36:	460b      	mov	r3, r1
 8002a38:	717b      	strb	r3, [r7, #5]
 8002a3a:	4613      	mov	r3, r2
 8002a3c:	713b      	strb	r3, [r7, #4]
	unsigned char c=0,i=0;	
 8002a3e:	2300      	movs	r3, #0
 8002a40:	73bb      	strb	r3, [r7, #14]
 8002a42:	2300      	movs	r3, #0
 8002a44:	73fb      	strb	r3, [r7, #15]
	c=chr-' ';//			
 8002a46:	797b      	ldrb	r3, [r7, #5]
 8002a48:	3b20      	subs	r3, #32
 8002a4a:	73bb      	strb	r3, [r7, #14]
	if(x>Max_Column-1){x=0;y=y+2;}
 8002a4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	da04      	bge.n	8002a5e <OLED_ShowChar+0x3e>
 8002a54:	2300      	movs	r3, #0
 8002a56:	71fb      	strb	r3, [r7, #7]
 8002a58:	79bb      	ldrb	r3, [r7, #6]
 8002a5a:	3302      	adds	r3, #2
 8002a5c:	71bb      	strb	r3, [r7, #6]
	if(Char_Size ==16)
 8002a5e:	793b      	ldrb	r3, [r7, #4]
 8002a60:	2b10      	cmp	r3, #16
 8002a62:	d135      	bne.n	8002ad0 <OLED_ShowChar+0xb0>
	{
		OLED_Set_Pos(x,y);	
 8002a64:	79ba      	ldrb	r2, [r7, #6]
 8002a66:	79fb      	ldrb	r3, [r7, #7]
 8002a68:	4611      	mov	r1, r2
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7ff ff87 	bl	800297e <OLED_Set_Pos>
		for(i=0;i<8;i++){
 8002a70:	2300      	movs	r3, #0
 8002a72:	73fb      	strb	r3, [r7, #15]
 8002a74:	e00c      	b.n	8002a90 <OLED_ShowChar+0x70>
			OLED_WR_Byte(F8X16[c*16+i],OLED_DATA);}
 8002a76:	7bbb      	ldrb	r3, [r7, #14]
 8002a78:	011a      	lsls	r2, r3, #4
 8002a7a:	7bfb      	ldrb	r3, [r7, #15]
 8002a7c:	4413      	add	r3, r2
 8002a7e:	4a25      	ldr	r2, [pc, #148]	; (8002b14 <OLED_ShowChar+0xf4>)
 8002a80:	5cd3      	ldrb	r3, [r2, r3]
 8002a82:	2101      	movs	r1, #1
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7ff ff63 	bl	8002950 <OLED_WR_Byte>
		for(i=0;i<8;i++){
 8002a8a:	7bfb      	ldrb	r3, [r7, #15]
 8002a8c:	3301      	adds	r3, #1
 8002a8e:	73fb      	strb	r3, [r7, #15]
 8002a90:	7bfb      	ldrb	r3, [r7, #15]
 8002a92:	2b07      	cmp	r3, #7
 8002a94:	d9ef      	bls.n	8002a76 <OLED_ShowChar+0x56>
			OLED_Set_Pos(x,y+1);
 8002a96:	79bb      	ldrb	r3, [r7, #6]
 8002a98:	3301      	adds	r3, #1
 8002a9a:	b2da      	uxtb	r2, r3
 8002a9c:	79fb      	ldrb	r3, [r7, #7]
 8002a9e:	4611      	mov	r1, r2
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f7ff ff6c 	bl	800297e <OLED_Set_Pos>
		for(i=0;i<8;i++){
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	73fb      	strb	r3, [r7, #15]
 8002aaa:	e00d      	b.n	8002ac8 <OLED_ShowChar+0xa8>
			OLED_WR_Byte(F8X16[c*16+i+8],OLED_DATA);}
 8002aac:	7bbb      	ldrb	r3, [r7, #14]
 8002aae:	011a      	lsls	r2, r3, #4
 8002ab0:	7bfb      	ldrb	r3, [r7, #15]
 8002ab2:	4413      	add	r3, r2
 8002ab4:	3308      	adds	r3, #8
 8002ab6:	4a17      	ldr	r2, [pc, #92]	; (8002b14 <OLED_ShowChar+0xf4>)
 8002ab8:	5cd3      	ldrb	r3, [r2, r3]
 8002aba:	2101      	movs	r1, #1
 8002abc:	4618      	mov	r0, r3
 8002abe:	f7ff ff47 	bl	8002950 <OLED_WR_Byte>
		for(i=0;i<8;i++){
 8002ac2:	7bfb      	ldrb	r3, [r7, #15]
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	73fb      	strb	r3, [r7, #15]
 8002ac8:	7bfb      	ldrb	r3, [r7, #15]
 8002aca:	2b07      	cmp	r3, #7
 8002acc:	d9ee      	bls.n	8002aac <OLED_ShowChar+0x8c>
	{	
		OLED_Set_Pos(x,y);
		for(i=0;i<6;i++)
			OLED_WR_Byte(F6x8[c][i],OLED_DATA);
	}
}
 8002ace:	e01c      	b.n	8002b0a <OLED_ShowChar+0xea>
		OLED_Set_Pos(x,y);
 8002ad0:	79ba      	ldrb	r2, [r7, #6]
 8002ad2:	79fb      	ldrb	r3, [r7, #7]
 8002ad4:	4611      	mov	r1, r2
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7ff ff51 	bl	800297e <OLED_Set_Pos>
		for(i=0;i<6;i++)
 8002adc:	2300      	movs	r3, #0
 8002ade:	73fb      	strb	r3, [r7, #15]
 8002ae0:	e010      	b.n	8002b04 <OLED_ShowChar+0xe4>
			OLED_WR_Byte(F6x8[c][i],OLED_DATA);
 8002ae2:	7bba      	ldrb	r2, [r7, #14]
 8002ae4:	7bf9      	ldrb	r1, [r7, #15]
 8002ae6:	480c      	ldr	r0, [pc, #48]	; (8002b18 <OLED_ShowChar+0xf8>)
 8002ae8:	4613      	mov	r3, r2
 8002aea:	005b      	lsls	r3, r3, #1
 8002aec:	4413      	add	r3, r2
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	4403      	add	r3, r0
 8002af2:	440b      	add	r3, r1
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	2101      	movs	r1, #1
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7ff ff29 	bl	8002950 <OLED_WR_Byte>
		for(i=0;i<6;i++)
 8002afe:	7bfb      	ldrb	r3, [r7, #15]
 8002b00:	3301      	adds	r3, #1
 8002b02:	73fb      	strb	r3, [r7, #15]
 8002b04:	7bfb      	ldrb	r3, [r7, #15]
 8002b06:	2b05      	cmp	r3, #5
 8002b08:	d9eb      	bls.n	8002ae2 <OLED_ShowChar+0xc2>
}
 8002b0a:	bf00      	nop
 8002b0c:	3714      	adds	r7, #20
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd90      	pop	{r4, r7, pc}
 8002b12:	bf00      	nop
 8002b14:	0800cbc0 	.word	0x0800cbc0
 8002b18:	0800c998 	.word	0x0800c998

08002b1c <OLED_ShowString>:
		OLED_ShowChar(x+(size2/2)*t,y,temp+'0',size2); 
	}
} 
//
void OLED_ShowString(uint8_t x,uint8_t y,uint8_t *chr, uint8_t Char_Size)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b084      	sub	sp, #16
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	603a      	str	r2, [r7, #0]
 8002b24:	461a      	mov	r2, r3
 8002b26:	4603      	mov	r3, r0
 8002b28:	71fb      	strb	r3, [r7, #7]
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	71bb      	strb	r3, [r7, #6]
 8002b2e:	4613      	mov	r3, r2
 8002b30:	717b      	strb	r3, [r7, #5]
	unsigned char j=0;
 8002b32:	2300      	movs	r3, #0
 8002b34:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 8002b36:	e016      	b.n	8002b66 <OLED_ShowString+0x4a>
	{		
		OLED_ShowChar(x,y,chr[j],Char_Size);
 8002b38:	7bfb      	ldrb	r3, [r7, #15]
 8002b3a:	683a      	ldr	r2, [r7, #0]
 8002b3c:	4413      	add	r3, r2
 8002b3e:	781a      	ldrb	r2, [r3, #0]
 8002b40:	797b      	ldrb	r3, [r7, #5]
 8002b42:	79b9      	ldrb	r1, [r7, #6]
 8002b44:	79f8      	ldrb	r0, [r7, #7]
 8002b46:	f7ff ff6b 	bl	8002a20 <OLED_ShowChar>
		x+=8;
 8002b4a:	79fb      	ldrb	r3, [r7, #7]
 8002b4c:	3308      	adds	r3, #8
 8002b4e:	71fb      	strb	r3, [r7, #7]
		if(x>120)
 8002b50:	79fb      	ldrb	r3, [r7, #7]
 8002b52:	2b78      	cmp	r3, #120	; 0x78
 8002b54:	d904      	bls.n	8002b60 <OLED_ShowString+0x44>
		{
			x=0;y+=2;
 8002b56:	2300      	movs	r3, #0
 8002b58:	71fb      	strb	r3, [r7, #7]
 8002b5a:	79bb      	ldrb	r3, [r7, #6]
 8002b5c:	3302      	adds	r3, #2
 8002b5e:	71bb      	strb	r3, [r7, #6]
		}
		j++;
 8002b60:	7bfb      	ldrb	r3, [r7, #15]
 8002b62:	3301      	adds	r3, #1
 8002b64:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 8002b66:	7bfb      	ldrb	r3, [r7, #15]
 8002b68:	683a      	ldr	r2, [r7, #0]
 8002b6a:	4413      	add	r3, r2
 8002b6c:	781b      	ldrb	r3, [r3, #0]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d1e2      	bne.n	8002b38 <OLED_ShowString+0x1c>
	}
}
 8002b72:	bf00      	nop
 8002b74:	bf00      	nop
 8002b76:	3710      	adds	r7, #16
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}

08002b7c <OLED_Init>:
	}
} 

//OLED			    
void OLED_Init(void)
{ 	
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	af00      	add	r7, sp, #0
	HAL_Delay(200);
 8002b80:	20c8      	movs	r0, #200	; 0xc8
 8002b82:	f001 fa13 	bl	8003fac <HAL_Delay>
	OLED_WR_Byte(0xAE,OLED_CMD);//
 8002b86:	2100      	movs	r1, #0
 8002b88:	20ae      	movs	r0, #174	; 0xae
 8002b8a:	f7ff fee1 	bl	8002950 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD);//---set low column address
 8002b8e:	2100      	movs	r1, #0
 8002b90:	2040      	movs	r0, #64	; 0x40
 8002b92:	f7ff fedd 	bl	8002950 <OLED_WR_Byte>
	OLED_WR_Byte(0xB0,OLED_CMD);//---set high column address
 8002b96:	2100      	movs	r1, #0
 8002b98:	20b0      	movs	r0, #176	; 0xb0
 8002b9a:	f7ff fed9 	bl	8002950 <OLED_WR_Byte>

	OLED_WR_Byte(0xC8,OLED_CMD);//-not offset
 8002b9e:	2100      	movs	r1, #0
 8002ba0:	20c8      	movs	r0, #200	; 0xc8
 8002ba2:	f7ff fed5 	bl	8002950 <OLED_WR_Byte>

	OLED_WR_Byte(0x81,OLED_CMD);//
 8002ba6:	2100      	movs	r1, #0
 8002ba8:	2081      	movs	r0, #129	; 0x81
 8002baa:	f7ff fed1 	bl	8002950 <OLED_WR_Byte>
	OLED_WR_Byte(0xff,OLED_CMD);
 8002bae:	2100      	movs	r1, #0
 8002bb0:	20ff      	movs	r0, #255	; 0xff
 8002bb2:	f7ff fecd 	bl	8002950 <OLED_WR_Byte>

	OLED_WR_Byte(0xa1,OLED_CMD);//
 8002bb6:	2100      	movs	r1, #0
 8002bb8:	20a1      	movs	r0, #161	; 0xa1
 8002bba:	f7ff fec9 	bl	8002950 <OLED_WR_Byte>

	OLED_WR_Byte(0xa6,OLED_CMD);//
 8002bbe:	2100      	movs	r1, #0
 8002bc0:	20a6      	movs	r0, #166	; 0xa6
 8002bc2:	f7ff fec5 	bl	8002950 <OLED_WR_Byte>

	OLED_WR_Byte(0xa8,OLED_CMD);//
 8002bc6:	2100      	movs	r1, #0
 8002bc8:	20a8      	movs	r0, #168	; 0xa8
 8002bca:	f7ff fec1 	bl	8002950 <OLED_WR_Byte>
	OLED_WR_Byte(0x1f,OLED_CMD);
 8002bce:	2100      	movs	r1, #0
 8002bd0:	201f      	movs	r0, #31
 8002bd2:	f7ff febd 	bl	8002950 <OLED_WR_Byte>

	OLED_WR_Byte(0xd3,OLED_CMD);
 8002bd6:	2100      	movs	r1, #0
 8002bd8:	20d3      	movs	r0, #211	; 0xd3
 8002bda:	f7ff feb9 	bl	8002950 <OLED_WR_Byte>
	OLED_WR_Byte(0x00,OLED_CMD);
 8002bde:	2100      	movs	r1, #0
 8002be0:	2000      	movs	r0, #0
 8002be2:	f7ff feb5 	bl	8002950 <OLED_WR_Byte>

	OLED_WR_Byte(0xd5,OLED_CMD);
 8002be6:	2100      	movs	r1, #0
 8002be8:	20d5      	movs	r0, #213	; 0xd5
 8002bea:	f7ff feb1 	bl	8002950 <OLED_WR_Byte>
	OLED_WR_Byte(0xf0,OLED_CMD);
 8002bee:	2100      	movs	r1, #0
 8002bf0:	20f0      	movs	r0, #240	; 0xf0
 8002bf2:	f7ff fead 	bl	8002950 <OLED_WR_Byte>

	OLED_WR_Byte(0xd9,OLED_CMD);
 8002bf6:	2100      	movs	r1, #0
 8002bf8:	20d9      	movs	r0, #217	; 0xd9
 8002bfa:	f7ff fea9 	bl	8002950 <OLED_WR_Byte>
	OLED_WR_Byte(0x22,OLED_CMD);
 8002bfe:	2100      	movs	r1, #0
 8002c00:	2022      	movs	r0, #34	; 0x22
 8002c02:	f7ff fea5 	bl	8002950 <OLED_WR_Byte>

	OLED_WR_Byte(0xda,OLED_CMD);
 8002c06:	2100      	movs	r1, #0
 8002c08:	20da      	movs	r0, #218	; 0xda
 8002c0a:	f7ff fea1 	bl	8002950 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD);
 8002c0e:	2100      	movs	r1, #0
 8002c10:	2002      	movs	r0, #2
 8002c12:	f7ff fe9d 	bl	8002950 <OLED_WR_Byte>

	OLED_WR_Byte(0xdb,OLED_CMD);
 8002c16:	2100      	movs	r1, #0
 8002c18:	20db      	movs	r0, #219	; 0xdb
 8002c1a:	f7ff fe99 	bl	8002950 <OLED_WR_Byte>
	OLED_WR_Byte(0x49,OLED_CMD);
 8002c1e:	2100      	movs	r1, #0
 8002c20:	2049      	movs	r0, #73	; 0x49
 8002c22:	f7ff fe95 	bl	8002950 <OLED_WR_Byte>

	OLED_WR_Byte(0x8d,OLED_CMD);
 8002c26:	2100      	movs	r1, #0
 8002c28:	208d      	movs	r0, #141	; 0x8d
 8002c2a:	f7ff fe91 	bl	8002950 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD);
 8002c2e:	2100      	movs	r1, #0
 8002c30:	2014      	movs	r0, #20
 8002c32:	f7ff fe8d 	bl	8002950 <OLED_WR_Byte>

	OLED_WR_Byte(0xaf,OLED_CMD);
 8002c36:	2100      	movs	r1, #0
 8002c38:	20af      	movs	r0, #175	; 0xaf
 8002c3a:	f7ff fe89 	bl	8002950 <OLED_WR_Byte>
	OLED_Clear();
 8002c3e:	f7ff fec1 	bl	80029c4 <OLED_Clear>
}  
 8002c42:	bf00      	nop
 8002c44:	bd80      	pop	{r7, pc}
	...

08002c48 <SHT3X_SetI2cAdr>:
static ft SHT3X_CalcTemperature(u16t rawValue);
static ft SHT3X_CalcHumidity(u16t rawValue);


void SHT3X_SetI2cAdr(u8t i2cAddress)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b083      	sub	sp, #12
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	4603      	mov	r3, r0
 8002c50:	71fb      	strb	r3, [r7, #7]
	_i2cAddress = i2cAddress;
 8002c52:	4a04      	ldr	r2, [pc, #16]	; (8002c64 <SHT3X_SetI2cAdr+0x1c>)
 8002c54:	79fb      	ldrb	r3, [r7, #7]
 8002c56:	7013      	strb	r3, [r2, #0]
}
 8002c58:	bf00      	nop
 8002c5a:	370c      	adds	r7, #12
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr
 8002c64:	20000329 	.word	0x20000329

08002c68 <SHT3X_GetTempAndHumi>:

//==============================================================================
etError SHT3X_GetTempAndHumi(ft *temp,ft *humi,etRepeatability repeatability,etMode mode,u8t timeout)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b086      	sub	sp, #24
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	60f8      	str	r0, [r7, #12]
 8002c70:	60b9      	str	r1, [r7, #8]
 8002c72:	4611      	mov	r1, r2
 8002c74:	461a      	mov	r2, r3
 8002c76:	460b      	mov	r3, r1
 8002c78:	71fb      	strb	r3, [r7, #7]
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	71bb      	strb	r3, [r7, #6]
//==============================================================================
  etError error;
                               
  switch(mode)
 8002c7e:	79bb      	ldrb	r3, [r7, #6]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d002      	beq.n	8002c8a <SHT3X_GetTempAndHumi+0x22>
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d00a      	beq.n	8002c9e <SHT3X_GetTempAndHumi+0x36>
 8002c88:	e013      	b.n	8002cb2 <SHT3X_GetTempAndHumi+0x4a>
  {    
    case MODE_CLKSTRETCH: // get temperature with clock stretching mode
      error = SHT3X_GetTempAndHumiClkStretch(temp, humi, repeatability, timeout); break;
 8002c8a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002c8e:	79fa      	ldrb	r2, [r7, #7]
 8002c90:	68b9      	ldr	r1, [r7, #8]
 8002c92:	68f8      	ldr	r0, [r7, #12]
 8002c94:	f000 f815 	bl	8002cc2 <SHT3X_GetTempAndHumiClkStretch>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	75fb      	strb	r3, [r7, #23]
 8002c9c:	e00c      	b.n	8002cb8 <SHT3X_GetTempAndHumi+0x50>
    case MODE_POLLING:    // get temperature with polling mode
      error = SHT3X_GetTempAndHumiPolling(temp, humi, repeatability, timeout); break;
 8002c9e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002ca2:	79fa      	ldrb	r2, [r7, #7]
 8002ca4:	68b9      	ldr	r1, [r7, #8]
 8002ca6:	68f8      	ldr	r0, [r7, #12]
 8002ca8:	f000 f87a 	bl	8002da0 <SHT3X_GetTempAndHumiPolling>
 8002cac:	4603      	mov	r3, r0
 8002cae:	75fb      	strb	r3, [r7, #23]
 8002cb0:	e002      	b.n	8002cb8 <SHT3X_GetTempAndHumi+0x50>
    default:              
      error = PARM_ERROR; break;
 8002cb2:	2380      	movs	r3, #128	; 0x80
 8002cb4:	75fb      	strb	r3, [r7, #23]
 8002cb6:	bf00      	nop
  }
  
  return error;
 8002cb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3718      	adds	r7, #24
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}

08002cc2 <SHT3X_GetTempAndHumiClkStretch>:

//==============================================================================
etError SHT3X_GetTempAndHumiClkStretch(ft *temp,ft *humi,etRepeatability repeatability,u8t timeout)
{
 8002cc2:	b580      	push	{r7, lr}
 8002cc4:	b086      	sub	sp, #24
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	60f8      	str	r0, [r7, #12]
 8002cca:	60b9      	str	r1, [r7, #8]
 8002ccc:	4611      	mov	r1, r2
 8002cce:	461a      	mov	r2, r3
 8002cd0:	460b      	mov	r3, r1
 8002cd2:	71fb      	strb	r3, [r7, #7]
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	71bb      	strb	r3, [r7, #6]
//==============================================================================
  etError error;        // error code
  u16t    rawValueTemp; // temperature raw value from sensor
  u16t    rawValueHumi; // humidity raw value from sensor

  error = SHT3X_StartWriteAccess();
 8002cd8:	f000 f8e8 	bl	8002eac <SHT3X_StartWriteAccess>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	75fb      	strb	r3, [r7, #23]

  // if no error ...
  if(error == NO_ERROR)
 8002ce0:	7dfb      	ldrb	r3, [r7, #23]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d121      	bne.n	8002d2a <SHT3X_GetTempAndHumiClkStretch+0x68>
  {
    // start measurement in clock stretching mode
    // use depending on the required repeatability, the corresponding command
    switch(repeatability)
 8002ce6:	79fb      	ldrb	r3, [r7, #7]
 8002ce8:	2b02      	cmp	r3, #2
 8002cea:	d006      	beq.n	8002cfa <SHT3X_GetTempAndHumiClkStretch+0x38>
 8002cec:	2b02      	cmp	r3, #2
 8002cee:	dc19      	bgt.n	8002d24 <SHT3X_GetTempAndHumiClkStretch+0x62>
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d010      	beq.n	8002d16 <SHT3X_GetTempAndHumiClkStretch+0x54>
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d007      	beq.n	8002d08 <SHT3X_GetTempAndHumiClkStretch+0x46>
 8002cf8:	e014      	b.n	8002d24 <SHT3X_GetTempAndHumiClkStretch+0x62>
    {
      case REPEATAB_LOW:    error = SHT3X_WriteCommand(CMD_MEAS_CLOCKSTR_L); break;
 8002cfa:	f642 4010 	movw	r0, #11280	; 0x2c10
 8002cfe:	f000 f90b 	bl	8002f18 <SHT3X_WriteCommand>
 8002d02:	4603      	mov	r3, r0
 8002d04:	75fb      	strb	r3, [r7, #23]
 8002d06:	e010      	b.n	8002d2a <SHT3X_GetTempAndHumiClkStretch+0x68>
      case REPEATAB_MEDIUM: error = SHT3X_WriteCommand(CMD_MEAS_CLOCKSTR_M); break;
 8002d08:	f642 400d 	movw	r0, #11277	; 0x2c0d
 8002d0c:	f000 f904 	bl	8002f18 <SHT3X_WriteCommand>
 8002d10:	4603      	mov	r3, r0
 8002d12:	75fb      	strb	r3, [r7, #23]
 8002d14:	e009      	b.n	8002d2a <SHT3X_GetTempAndHumiClkStretch+0x68>
      case REPEATAB_HIGH:   error = SHT3X_WriteCommand(CMD_MEAS_CLOCKSTR_H); break;
 8002d16:	f642 4006 	movw	r0, #11270	; 0x2c06
 8002d1a:	f000 f8fd 	bl	8002f18 <SHT3X_WriteCommand>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	75fb      	strb	r3, [r7, #23]
 8002d22:	e002      	b.n	8002d2a <SHT3X_GetTempAndHumiClkStretch+0x68>
      default:              error = PARM_ERROR; break;
 8002d24:	2380      	movs	r3, #128	; 0x80
 8002d26:	75fb      	strb	r3, [r7, #23]
 8002d28:	bf00      	nop
    }
  }

  // if no error, start read access
  if(error == NO_ERROR) error = SHT3X_StartReadAccess();
 8002d2a:	7dfb      	ldrb	r3, [r7, #23]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d103      	bne.n	8002d38 <SHT3X_GetTempAndHumiClkStretch+0x76>
 8002d30:	f000 f8d2 	bl	8002ed8 <SHT3X_StartReadAccess>
 8002d34:	4603      	mov	r3, r0
 8002d36:	75fb      	strb	r3, [r7, #23]
  // if no error, read temperature raw values
  if(error == NO_ERROR) error = SHT3X_Read2BytesAndCrc(&rawValueTemp, ACK, timeout);
 8002d38:	7dfb      	ldrb	r3, [r7, #23]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d108      	bne.n	8002d50 <SHT3X_GetTempAndHumiClkStretch+0x8e>
 8002d3e:	79ba      	ldrb	r2, [r7, #6]
 8002d40:	f107 0314 	add.w	r3, r7, #20
 8002d44:	2100      	movs	r1, #0
 8002d46:	4618      	mov	r0, r3
 8002d48:	f000 f903 	bl	8002f52 <SHT3X_Read2BytesAndCrc>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	75fb      	strb	r3, [r7, #23]
  // if no error, read humidity raw values
  if(error == NO_ERROR) error = SHT3X_Read2BytesAndCrc(&rawValueHumi, NACK, 0);
 8002d50:	7dfb      	ldrb	r3, [r7, #23]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d108      	bne.n	8002d68 <SHT3X_GetTempAndHumiClkStretch+0xa6>
 8002d56:	f107 0312 	add.w	r3, r7, #18
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	2101      	movs	r1, #1
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f000 f8f7 	bl	8002f52 <SHT3X_Read2BytesAndCrc>
 8002d64:	4603      	mov	r3, r0
 8002d66:	75fb      	strb	r3, [r7, #23]

  SHT3X_StopAccess();
 8002d68:	f000 f8d0 	bl	8002f0c <SHT3X_StopAccess>

  // if no error, calculate temperature in ? and humidity in %RH
  if(error == NO_ERROR)
 8002d6c:	7dfb      	ldrb	r3, [r7, #23]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d111      	bne.n	8002d96 <SHT3X_GetTempAndHumiClkStretch+0xd4>
  {
    *temp = SHT3X_CalcTemperature(rawValueTemp);
 8002d72:	8abb      	ldrh	r3, [r7, #20]
 8002d74:	4618      	mov	r0, r3
 8002d76:	f000 f983 	bl	8003080 <SHT3X_CalcTemperature>
 8002d7a:	eef0 7a40 	vmov.f32	s15, s0
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	edc3 7a00 	vstr	s15, [r3]
    *humi = SHT3X_CalcHumidity(rawValueHumi);
 8002d84:	8a7b      	ldrh	r3, [r7, #18]
 8002d86:	4618      	mov	r0, r3
 8002d88:	f000 f99e 	bl	80030c8 <SHT3X_CalcHumidity>
 8002d8c:	eef0 7a40 	vmov.f32	s15, s0
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	edc3 7a00 	vstr	s15, [r3]
  }

  return error;
 8002d96:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3718      	adds	r7, #24
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}

08002da0 <SHT3X_GetTempAndHumiPolling>:

//==============================================================================
etError SHT3X_GetTempAndHumiPolling(ft *temp,ft *humi,etRepeatability repeatability,u8t timeout)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b086      	sub	sp, #24
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	60b9      	str	r1, [r7, #8]
 8002daa:	4611      	mov	r1, r2
 8002dac:	461a      	mov	r2, r3
 8002dae:	460b      	mov	r3, r1
 8002db0:	71fb      	strb	r3, [r7, #7]
 8002db2:	4613      	mov	r3, r2
 8002db4:	71bb      	strb	r3, [r7, #6]
//==============================================================================
  etError error;           // error code
  u16t    rawValueTemp;    // temperature raw value from sensor
  u16t    rawValueHumi;    // humidity raw value from sensor

  error  = SHT3X_StartWriteAccess();
 8002db6:	f000 f879 	bl	8002eac <SHT3X_StartWriteAccess>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	75fb      	strb	r3, [r7, #23]

  // if no error ...
  if(error == NO_ERROR)
 8002dbe:	7dfb      	ldrb	r3, [r7, #23]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d121      	bne.n	8002e08 <SHT3X_GetTempAndHumiPolling+0x68>
  {
    // start measurement in polling mode
    // use depending on the required repeatability, the corresponding command
    switch(repeatability)
 8002dc4:	79fb      	ldrb	r3, [r7, #7]
 8002dc6:	2b02      	cmp	r3, #2
 8002dc8:	d006      	beq.n	8002dd8 <SHT3X_GetTempAndHumiPolling+0x38>
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	dc19      	bgt.n	8002e02 <SHT3X_GetTempAndHumiPolling+0x62>
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d010      	beq.n	8002df4 <SHT3X_GetTempAndHumiPolling+0x54>
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d007      	beq.n	8002de6 <SHT3X_GetTempAndHumiPolling+0x46>
 8002dd6:	e014      	b.n	8002e02 <SHT3X_GetTempAndHumiPolling+0x62>
    {
      case REPEATAB_LOW:    error = SHT3X_WriteCommand(CMD_MEAS_POLLING_L); break;
 8002dd8:	f242 4016 	movw	r0, #9238	; 0x2416
 8002ddc:	f000 f89c 	bl	8002f18 <SHT3X_WriteCommand>
 8002de0:	4603      	mov	r3, r0
 8002de2:	75fb      	strb	r3, [r7, #23]
 8002de4:	e010      	b.n	8002e08 <SHT3X_GetTempAndHumiPolling+0x68>
      case REPEATAB_MEDIUM: error = SHT3X_WriteCommand(CMD_MEAS_POLLING_M); break;
 8002de6:	f242 400b 	movw	r0, #9227	; 0x240b
 8002dea:	f000 f895 	bl	8002f18 <SHT3X_WriteCommand>
 8002dee:	4603      	mov	r3, r0
 8002df0:	75fb      	strb	r3, [r7, #23]
 8002df2:	e009      	b.n	8002e08 <SHT3X_GetTempAndHumiPolling+0x68>
      case REPEATAB_HIGH:		error = SHT3X_WriteCommand(CMD_MEAS_POLLING_H); break;
 8002df4:	f44f 5010 	mov.w	r0, #9216	; 0x2400
 8002df8:	f000 f88e 	bl	8002f18 <SHT3X_WriteCommand>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	75fb      	strb	r3, [r7, #23]
 8002e00:	e002      	b.n	8002e08 <SHT3X_GetTempAndHumiPolling+0x68>
      default:         			error = PARM_ERROR; break;
 8002e02:	2380      	movs	r3, #128	; 0x80
 8002e04:	75fb      	strb	r3, [r7, #23]
 8002e06:	bf00      	nop
    }
  }

  // if no error, wait until measurement ready
  if(error == NO_ERROR)
 8002e08:	7dfb      	ldrb	r3, [r7, #23]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d117      	bne.n	8002e3e <SHT3X_GetTempAndHumiPolling+0x9e>
  {
    // poll every 1ms for measurement ready until timeout
    while(timeout--)
 8002e0e:	e00a      	b.n	8002e26 <SHT3X_GetTempAndHumiPolling+0x86>
    {
      // check if the measurement has finished
      error = SHT3X_StartReadAccess();
 8002e10:	f000 f862 	bl	8002ed8 <SHT3X_StartReadAccess>
 8002e14:	4603      	mov	r3, r0
 8002e16:	75fb      	strb	r3, [r7, #23]

      // if measurement has finished -> exit loop
      if(error == NO_ERROR) break;
 8002e18:	7dfb      	ldrb	r3, [r7, #23]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d009      	beq.n	8002e32 <SHT3X_GetTempAndHumiPolling+0x92>

      // delay 1ms
      Delay_us(1000);
 8002e1e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002e22:	f000 fb06 	bl	8003432 <Delay_us>
    while(timeout--)
 8002e26:	79bb      	ldrb	r3, [r7, #6]
 8002e28:	1e5a      	subs	r2, r3, #1
 8002e2a:	71ba      	strb	r2, [r7, #6]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d1ef      	bne.n	8002e10 <SHT3X_GetTempAndHumiPolling+0x70>
 8002e30:	e000      	b.n	8002e34 <SHT3X_GetTempAndHumiPolling+0x94>
      if(error == NO_ERROR) break;
 8002e32:	bf00      	nop
    }
		
		// check for timeout error
		if(timeout == 0) error = TIMEOUT_ERROR;
 8002e34:	79bb      	ldrb	r3, [r7, #6]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d101      	bne.n	8002e3e <SHT3X_GetTempAndHumiPolling+0x9e>
 8002e3a:	2304      	movs	r3, #4
 8002e3c:	75fb      	strb	r3, [r7, #23]
  }
	
	// if no error, read temperature and humidity raw values
  if(error == NO_ERROR)
 8002e3e:	7dfb      	ldrb	r3, [r7, #23]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d117      	bne.n	8002e74 <SHT3X_GetTempAndHumiPolling+0xd4>
  {
    error |= SHT3X_Read2BytesAndCrc(&rawValueTemp, ACK, 0);
 8002e44:	f107 0314 	add.w	r3, r7, #20
 8002e48:	2200      	movs	r2, #0
 8002e4a:	2100      	movs	r1, #0
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f000 f880 	bl	8002f52 <SHT3X_Read2BytesAndCrc>
 8002e52:	4603      	mov	r3, r0
 8002e54:	461a      	mov	r2, r3
 8002e56:	7dfb      	ldrb	r3, [r7, #23]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	75fb      	strb	r3, [r7, #23]
    error |= SHT3X_Read2BytesAndCrc(&rawValueHumi, NACK, 0);
 8002e5c:	f107 0312 	add.w	r3, r7, #18
 8002e60:	2200      	movs	r2, #0
 8002e62:	2101      	movs	r1, #1
 8002e64:	4618      	mov	r0, r3
 8002e66:	f000 f874 	bl	8002f52 <SHT3X_Read2BytesAndCrc>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	461a      	mov	r2, r3
 8002e6e:	7dfb      	ldrb	r3, [r7, #23]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	75fb      	strb	r3, [r7, #23]
  }

  SHT3X_StopAccess();
 8002e74:	f000 f84a 	bl	8002f0c <SHT3X_StopAccess>

  // if no error, calculate temperature in ? and humidity in %RH
  if(error == NO_ERROR)
 8002e78:	7dfb      	ldrb	r3, [r7, #23]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d111      	bne.n	8002ea2 <SHT3X_GetTempAndHumiPolling+0x102>
  {
    *temp = SHT3X_CalcTemperature(rawValueTemp);
 8002e7e:	8abb      	ldrh	r3, [r7, #20]
 8002e80:	4618      	mov	r0, r3
 8002e82:	f000 f8fd 	bl	8003080 <SHT3X_CalcTemperature>
 8002e86:	eef0 7a40 	vmov.f32	s15, s0
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	edc3 7a00 	vstr	s15, [r3]
    *humi = SHT3X_CalcHumidity(rawValueHumi);
 8002e90:	8a7b      	ldrh	r3, [r7, #18]
 8002e92:	4618      	mov	r0, r3
 8002e94:	f000 f918 	bl	80030c8 <SHT3X_CalcHumidity>
 8002e98:	eef0 7a40 	vmov.f32	s15, s0
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	edc3 7a00 	vstr	s15, [r3]
  }

  return error;
 8002ea2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3718      	adds	r7, #24
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}

08002eac <SHT3X_StartWriteAccess>:
	return error;
}

//-----------------------------------------------------------------------------
static etError SHT3X_StartWriteAccess(void)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b082      	sub	sp, #8
 8002eb0:	af00      	add	r7, sp, #0
	etError error; // error code
	// write a start condition
	I2c_StartCondition();
 8002eb2:	f000 f97d 	bl	80031b0 <I2c_StartCondition>
	// write the sensor I2C address with the write flag
	error = I2c_WriteByte(_i2cAddress << 1);
 8002eb6:	4b07      	ldr	r3, [pc, #28]	; (8002ed4 <SHT3X_StartWriteAccess+0x28>)
 8002eb8:	781b      	ldrb	r3, [r3, #0]
 8002eba:	005b      	lsls	r3, r3, #1
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f000 f9c8 	bl	8003254 <I2c_WriteByte>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	71fb      	strb	r3, [r7, #7]
	return error;
 8002ec8:	79fb      	ldrb	r3, [r7, #7]
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3708      	adds	r7, #8
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	20000329 	.word	0x20000329

08002ed8 <SHT3X_StartReadAccess>:
//-----------------------------------------------------------------------------
static etError SHT3X_StartReadAccess(void)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
	etError error; // error code
	// write a start condition
	I2c_StartCondition();
 8002ede:	f000 f967 	bl	80031b0 <I2c_StartCondition>
	// write the sensor I2C address with the read flag
	error = I2c_WriteByte(_i2cAddress << 1 | 0x01);
 8002ee2:	4b09      	ldr	r3, [pc, #36]	; (8002f08 <SHT3X_StartReadAccess+0x30>)
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	005b      	lsls	r3, r3, #1
 8002ee8:	b25b      	sxtb	r3, r3
 8002eea:	f043 0301 	orr.w	r3, r3, #1
 8002eee:	b25b      	sxtb	r3, r3
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f000 f9ae 	bl	8003254 <I2c_WriteByte>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	71fb      	strb	r3, [r7, #7]
	return error;
 8002efc:	79fb      	ldrb	r3, [r7, #7]
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3708      	adds	r7, #8
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	20000329 	.word	0x20000329

08002f0c <SHT3X_StopAccess>:
//-----------------------------------------------------------------------------
static void SHT3X_StopAccess(void)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	af00      	add	r7, sp, #0
	// write a stop condition
	I2c_StopCondition();
 8002f10:	f000 f97a 	bl	8003208 <I2c_StopCondition>
}
 8002f14:	bf00      	nop
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <SHT3X_WriteCommand>:
//-----------------------------------------------------------------------------
static etError SHT3X_WriteCommand(etCommands command)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b084      	sub	sp, #16
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	4603      	mov	r3, r0
 8002f20:	80fb      	strh	r3, [r7, #6]
	etError error; // error code
	// write the upper 8 bits of the command to the sensor
	error = I2c_WriteByte(command >> 8);
 8002f22:	88fb      	ldrh	r3, [r7, #6]
 8002f24:	0a1b      	lsrs	r3, r3, #8
 8002f26:	b29b      	uxth	r3, r3
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f000 f992 	bl	8003254 <I2c_WriteByte>
 8002f30:	4603      	mov	r3, r0
 8002f32:	73fb      	strb	r3, [r7, #15]
	// write the lower 8 bits of the command to the sensor
	error |= I2c_WriteByte(command & 0xFF);
 8002f34:	88fb      	ldrh	r3, [r7, #6]
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f000 f98b 	bl	8003254 <I2c_WriteByte>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	461a      	mov	r2, r3
 8002f42:	7bfb      	ldrb	r3, [r7, #15]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	73fb      	strb	r3, [r7, #15]
	return error;
 8002f48:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3710      	adds	r7, #16
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}

08002f52 <SHT3X_Read2BytesAndCrc>:

//-----------------------------------------------------------------------------
static etError SHT3X_Read2BytesAndCrc(u16t* data, etI2cAck finaleAckNack,u8t timeout)
{
 8002f52:	b580      	push	{r7, lr}
 8002f54:	b084      	sub	sp, #16
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
 8002f5a:	460b      	mov	r3, r1
 8002f5c:	70fb      	strb	r3, [r7, #3]
 8002f5e:	4613      	mov	r3, r2
 8002f60:	70bb      	strb	r3, [r7, #2]
	etError error; // error code
	u8t bytes[2]; // read data array
	u8t checksum; // checksum byte
	// read two data bytes and one checksum byte
	error = I2c_ReadByte(&bytes[0], ACK, timeout);
 8002f62:	78ba      	ldrb	r2, [r7, #2]
 8002f64:	f107 030c 	add.w	r3, r7, #12
 8002f68:	2100      	movs	r1, #0
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f000 f9d4 	bl	8003318 <I2c_ReadByte>
 8002f70:	4603      	mov	r3, r0
 8002f72:	73fb      	strb	r3, [r7, #15]
	if(error == NO_ERROR) 
 8002f74:	7bfb      	ldrb	r3, [r7, #15]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d109      	bne.n	8002f8e <SHT3X_Read2BytesAndCrc+0x3c>
		error = I2c_ReadByte(&bytes[1], ACK, 0);
 8002f7a:	f107 030c 	add.w	r3, r7, #12
 8002f7e:	3301      	adds	r3, #1
 8002f80:	2200      	movs	r2, #0
 8002f82:	2100      	movs	r1, #0
 8002f84:	4618      	mov	r0, r3
 8002f86:	f000 f9c7 	bl	8003318 <I2c_ReadByte>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	73fb      	strb	r3, [r7, #15]
	if(error == NO_ERROR) 
 8002f8e:	7bfb      	ldrb	r3, [r7, #15]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d108      	bne.n	8002fa6 <SHT3X_Read2BytesAndCrc+0x54>
		error = I2c_ReadByte(&checksum, finaleAckNack, 0);
 8002f94:	78f9      	ldrb	r1, [r7, #3]
 8002f96:	f107 030b 	add.w	r3, r7, #11
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f000 f9bb 	bl	8003318 <I2c_ReadByte>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	73fb      	strb	r3, [r7, #15]
	// verify checksum
	if(error == NO_ERROR) 
 8002fa6:	7bfb      	ldrb	r3, [r7, #15]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d108      	bne.n	8002fbe <SHT3X_Read2BytesAndCrc+0x6c>
		error = SHT3X_CheckCrc(bytes, 2, checksum);
 8002fac:	7afa      	ldrb	r2, [r7, #11]
 8002fae:	f107 030c 	add.w	r3, r7, #12
 8002fb2:	2102      	movs	r1, #2
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f000 f849 	bl	800304c <SHT3X_CheckCrc>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	73fb      	strb	r3, [r7, #15]
	// combine the two bytes to a 16-bit value
	*data = (bytes[0] << 8) | bytes[1];
 8002fbe:	7b3b      	ldrb	r3, [r7, #12]
 8002fc0:	021b      	lsls	r3, r3, #8
 8002fc2:	b21a      	sxth	r2, r3
 8002fc4:	7b7b      	ldrb	r3, [r7, #13]
 8002fc6:	b21b      	sxth	r3, r3
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	b21b      	sxth	r3, r3
 8002fcc:	b29a      	uxth	r2, r3
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	801a      	strh	r2, [r3, #0]
	return error;
 8002fd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3710      	adds	r7, #16
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}

08002fdc <SHT3X_CalcCrc>:
	return error;
}
#endif
//-----------------------------------------------------------------------------
static u8t SHT3X_CalcCrc(u8t data[], u8t nbrOfBytes)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b085      	sub	sp, #20
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
 8002fe4:	460b      	mov	r3, r1
 8002fe6:	70fb      	strb	r3, [r7, #3]
	u8t bit; // bit mask
	u8t crc = 0xFF; // calculated checksum
 8002fe8:	23ff      	movs	r3, #255	; 0xff
 8002fea:	73bb      	strb	r3, [r7, #14]
	u8t byteCtr; // byte counter
	// calculates 8-Bit checksum with given polynomial
	for(byteCtr = 0; byteCtr < nbrOfBytes; byteCtr++)
 8002fec:	2300      	movs	r3, #0
 8002fee:	737b      	strb	r3, [r7, #13]
 8002ff0:	e021      	b.n	8003036 <SHT3X_CalcCrc+0x5a>
	{
		crc ^= (data[byteCtr]);
 8002ff2:	7b7b      	ldrb	r3, [r7, #13]
 8002ff4:	687a      	ldr	r2, [r7, #4]
 8002ff6:	4413      	add	r3, r2
 8002ff8:	781a      	ldrb	r2, [r3, #0]
 8002ffa:	7bbb      	ldrb	r3, [r7, #14]
 8002ffc:	4053      	eors	r3, r2
 8002ffe:	73bb      	strb	r3, [r7, #14]
		for(bit = 8; bit > 0; --bit)
 8003000:	2308      	movs	r3, #8
 8003002:	73fb      	strb	r3, [r7, #15]
 8003004:	e011      	b.n	800302a <SHT3X_CalcCrc+0x4e>
		{
			if(crc & 0x80) 
 8003006:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800300a:	2b00      	cmp	r3, #0
 800300c:	da07      	bge.n	800301e <SHT3X_CalcCrc+0x42>
				crc = (crc << 1) ^ POLYNOMIAL;
 800300e:	7bbb      	ldrb	r3, [r7, #14]
 8003010:	005b      	lsls	r3, r3, #1
 8003012:	b25b      	sxtb	r3, r3
 8003014:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 8003018:	b25b      	sxtb	r3, r3
 800301a:	73bb      	strb	r3, [r7, #14]
 800301c:	e002      	b.n	8003024 <SHT3X_CalcCrc+0x48>
			else 
				crc = (crc << 1);
 800301e:	7bbb      	ldrb	r3, [r7, #14]
 8003020:	005b      	lsls	r3, r3, #1
 8003022:	73bb      	strb	r3, [r7, #14]
		for(bit = 8; bit > 0; --bit)
 8003024:	7bfb      	ldrb	r3, [r7, #15]
 8003026:	3b01      	subs	r3, #1
 8003028:	73fb      	strb	r3, [r7, #15]
 800302a:	7bfb      	ldrb	r3, [r7, #15]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d1ea      	bne.n	8003006 <SHT3X_CalcCrc+0x2a>
	for(byteCtr = 0; byteCtr < nbrOfBytes; byteCtr++)
 8003030:	7b7b      	ldrb	r3, [r7, #13]
 8003032:	3301      	adds	r3, #1
 8003034:	737b      	strb	r3, [r7, #13]
 8003036:	7b7a      	ldrb	r2, [r7, #13]
 8003038:	78fb      	ldrb	r3, [r7, #3]
 800303a:	429a      	cmp	r2, r3
 800303c:	d3d9      	bcc.n	8002ff2 <SHT3X_CalcCrc+0x16>
		}
	}
	return crc;
 800303e:	7bbb      	ldrb	r3, [r7, #14]
}
 8003040:	4618      	mov	r0, r3
 8003042:	3714      	adds	r7, #20
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr

0800304c <SHT3X_CheckCrc>:
//-----------------------------------------------------------------------------
static etError SHT3X_CheckCrc(u8t data[], u8t nbrOfBytes, u8t checksum)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b084      	sub	sp, #16
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	460b      	mov	r3, r1
 8003056:	70fb      	strb	r3, [r7, #3]
 8003058:	4613      	mov	r3, r2
 800305a:	70bb      	strb	r3, [r7, #2]
	u8t crc; // calculated checksumSample Code for SHT3x

	// calculates 8-Bit checksum
	crc = SHT3X_CalcCrc(data, nbrOfBytes);
 800305c:	78fb      	ldrb	r3, [r7, #3]
 800305e:	4619      	mov	r1, r3
 8003060:	6878      	ldr	r0, [r7, #4]
 8003062:	f7ff ffbb 	bl	8002fdc <SHT3X_CalcCrc>
 8003066:	4603      	mov	r3, r0
 8003068:	73fb      	strb	r3, [r7, #15]
	// verify checksum
	if(crc != checksum) return CHECKSUM_ERROR;
 800306a:	7bfa      	ldrb	r2, [r7, #15]
 800306c:	78bb      	ldrb	r3, [r7, #2]
 800306e:	429a      	cmp	r2, r3
 8003070:	d001      	beq.n	8003076 <SHT3X_CheckCrc+0x2a>
 8003072:	2302      	movs	r3, #2
 8003074:	e000      	b.n	8003078 <SHT3X_CheckCrc+0x2c>
	else return NO_ERROR;
 8003076:	2300      	movs	r3, #0
}
 8003078:	4618      	mov	r0, r3
 800307a:	3710      	adds	r7, #16
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}

08003080 <SHT3X_CalcTemperature>:
//-----------------------------------------------------------------------------
static ft SHT3X_CalcTemperature(u16t rawValue)
{
 8003080:	b480      	push	{r7}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
 8003086:	4603      	mov	r3, r0
 8003088:	80fb      	strh	r3, [r7, #6]
	// calculate temperature [C]
	// T = -45 + 175 * rawValue / (2^16-1)
	return 175.0f * (ft)rawValue / 65535.0f - 45.0f;
 800308a:	88fb      	ldrh	r3, [r7, #6]
 800308c:	ee07 3a90 	vmov	s15, r3
 8003090:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003094:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80030bc <SHT3X_CalcTemperature+0x3c>
 8003098:	ee27 7a87 	vmul.f32	s14, s15, s14
 800309c:	eddf 6a08 	vldr	s13, [pc, #32]	; 80030c0 <SHT3X_CalcTemperature+0x40>
 80030a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030a4:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80030c4 <SHT3X_CalcTemperature+0x44>
 80030a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
}
 80030ac:	eeb0 0a67 	vmov.f32	s0, s15
 80030b0:	370c      	adds	r7, #12
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr
 80030ba:	bf00      	nop
 80030bc:	432f0000 	.word	0x432f0000
 80030c0:	477fff00 	.word	0x477fff00
 80030c4:	42340000 	.word	0x42340000

080030c8 <SHT3X_CalcHumidity>:
//-----------------------------------------------------------------------------
static ft SHT3X_CalcHumidity(u16t rawValue)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	4603      	mov	r3, r0
 80030d0:	80fb      	strh	r3, [r7, #6]
	// calculate relative humidity [%RH]
	// RH = rawValue / (2^16-1) * 100
	return 100.0f * (ft)rawValue / 65535.0f;
 80030d2:	88fb      	ldrh	r3, [r7, #6]
 80030d4:	ee07 3a90 	vmov	s15, r3
 80030d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030dc:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8003100 <SHT3X_CalcHumidity+0x38>
 80030e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030e4:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8003104 <SHT3X_CalcHumidity+0x3c>
 80030e8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80030ec:	eef0 7a66 	vmov.f32	s15, s13
}
 80030f0:	eeb0 0a67 	vmov.f32	s0, s15
 80030f4:	370c      	adds	r7, #12
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	42c80000 	.word	0x42c80000
 8003104:	477fff00 	.word	0x477fff00

08003108 <I2C_SDA_IN>:
#include "main.h"
#include "tim.h"
//-- Defines -------------------------------------------------------------------

void I2C_SDA_IN(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b086      	sub	sp, #24
 800310c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800310e:	1d3b      	adds	r3, r7, #4
 8003110:	2200      	movs	r2, #0
 8003112:	601a      	str	r2, [r3, #0]
 8003114:	605a      	str	r2, [r3, #4]
 8003116:	609a      	str	r2, [r3, #8]
 8003118:	60da      	str	r2, [r3, #12]
 800311a:	611a      	str	r2, [r3, #16]
	
	/*Configure GPIO pins :  PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800311c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003120:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003122:	2300      	movs	r3, #0
 8003124:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003126:	2301      	movs	r3, #1
 8003128:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800312a:	2300      	movs	r3, #0
 800312c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800312e:	1d3b      	adds	r3, r7, #4
 8003130:	4619      	mov	r1, r3
 8003132:	4803      	ldr	r0, [pc, #12]	; (8003140 <I2C_SDA_IN+0x38>)
 8003134:	f002 fd0c 	bl	8005b50 <HAL_GPIO_Init>
}
 8003138:	bf00      	nop
 800313a:	3718      	adds	r7, #24
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	48000400 	.word	0x48000400

08003144 <I2C_SDA_OUT>:

void I2C_SDA_OUT(void)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b086      	sub	sp, #24
 8003148:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800314a:	1d3b      	adds	r3, r7, #4
 800314c:	2200      	movs	r2, #0
 800314e:	601a      	str	r2, [r3, #0]
 8003150:	605a      	str	r2, [r3, #4]
 8003152:	609a      	str	r2, [r3, #8]
 8003154:	60da      	str	r2, [r3, #12]
 8003156:	611a      	str	r2, [r3, #16]
	
	/*Configure GPIO pins :  PB14 */
	GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003158:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800315c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800315e:	2301      	movs	r3, #1
 8003160:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003162:	2301      	movs	r3, #1
 8003164:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003166:	2300      	movs	r3, #0
 8003168:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800316a:	1d3b      	adds	r3, r7, #4
 800316c:	4619      	mov	r1, r3
 800316e:	4803      	ldr	r0, [pc, #12]	; (800317c <I2C_SDA_OUT+0x38>)
 8003170:	f002 fcee 	bl	8005b50 <HAL_GPIO_Init>
}
 8003174:	bf00      	nop
 8003176:	3718      	adds	r7, #24
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}
 800317c:	48000400 	.word	0x48000400

08003180 <I2C_SDA_READ>:

u8t I2C_SDA_READ(void)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14);
 8003184:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003188:	4802      	ldr	r0, [pc, #8]	; (8003194 <I2C_SDA_READ+0x14>)
 800318a:	f002 fe5b 	bl	8005e44 <HAL_GPIO_ReadPin>
 800318e:	4603      	mov	r3, r0
}
 8003190:	4618      	mov	r0, r3
 8003192:	bd80      	pop	{r7, pc}
 8003194:	48000400 	.word	0x48000400

08003198 <I2C_SCL_READ>:
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
}

u8t I2C_SCL_READ(void)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13);
 800319c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80031a0:	4802      	ldr	r0, [pc, #8]	; (80031ac <I2C_SCL_READ+0x14>)
 80031a2:	f002 fe4f 	bl	8005e44 <HAL_GPIO_ReadPin>
 80031a6:	4603      	mov	r3, r0
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	48000400 	.word	0x48000400

080031b0 <I2c_StartCondition>:

}

//==============================================================================
void I2c_StartCondition(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	af00      	add	r7, sp, #0
//==============================================================================
	SDA_OUT();     //sda
 80031b4:	f7ff ffc6 	bl	8003144 <I2C_SDA_OUT>
	IIC_SDA_H;	
 80031b8:	2201      	movs	r2, #1
 80031ba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80031be:	4811      	ldr	r0, [pc, #68]	; (8003204 <I2c_StartCondition+0x54>)
 80031c0:	f002 fe58 	bl	8005e74 <HAL_GPIO_WritePin>
	Delay_us(1);	
 80031c4:	2001      	movs	r0, #1
 80031c6:	f000 f934 	bl	8003432 <Delay_us>
	IIC_SCL_H;
 80031ca:	2201      	movs	r2, #1
 80031cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80031d0:	480c      	ldr	r0, [pc, #48]	; (8003204 <I2c_StartCondition+0x54>)
 80031d2:	f002 fe4f 	bl	8005e74 <HAL_GPIO_WritePin>
	Delay_us(1);
 80031d6:	2001      	movs	r0, #1
 80031d8:	f000 f92b 	bl	8003432 <Delay_us>

	IIC_SDA_L;     //START:when CLK is high,DATA change form high to low 
 80031dc:	2200      	movs	r2, #0
 80031de:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80031e2:	4808      	ldr	r0, [pc, #32]	; (8003204 <I2c_StartCondition+0x54>)
 80031e4:	f002 fe46 	bl	8005e74 <HAL_GPIO_WritePin>
	Delay_us(10);  // hold time start condition (t_HD;STA)
 80031e8:	200a      	movs	r0, #10
 80031ea:	f000 f922 	bl	8003432 <Delay_us>
	IIC_SCL_L;
 80031ee:	2200      	movs	r2, #0
 80031f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80031f4:	4803      	ldr	r0, [pc, #12]	; (8003204 <I2c_StartCondition+0x54>)
 80031f6:	f002 fe3d 	bl	8005e74 <HAL_GPIO_WritePin>
	Delay_us(10);	
 80031fa:	200a      	movs	r0, #10
 80031fc:	f000 f919 	bl	8003432 <Delay_us>
}
 8003200:	bf00      	nop
 8003202:	bd80      	pop	{r7, pc}
 8003204:	48000400 	.word	0x48000400

08003208 <I2c_StopCondition>:

//==============================================================================
void I2c_StopCondition(void)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	af00      	add	r7, sp, #0
//==============================================================================
	SDA_OUT();//sda
 800320c:	f7ff ff9a 	bl	8003144 <I2C_SDA_OUT>
	IIC_SCL_L;
 8003210:	2200      	movs	r2, #0
 8003212:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003216:	480e      	ldr	r0, [pc, #56]	; (8003250 <I2c_StopCondition+0x48>)
 8003218:	f002 fe2c 	bl	8005e74 <HAL_GPIO_WritePin>
	IIC_SDA_L;//STOP:when CLK is high DATA change form low to high
 800321c:	2200      	movs	r2, #0
 800321e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003222:	480b      	ldr	r0, [pc, #44]	; (8003250 <I2c_StopCondition+0x48>)
 8003224:	f002 fe26 	bl	8005e74 <HAL_GPIO_WritePin>
	Delay_us(4);
 8003228:	2004      	movs	r0, #4
 800322a:	f000 f902 	bl	8003432 <Delay_us>
	IIC_SCL_H; 
 800322e:	2201      	movs	r2, #1
 8003230:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003234:	4806      	ldr	r0, [pc, #24]	; (8003250 <I2c_StopCondition+0x48>)
 8003236:	f002 fe1d 	bl	8005e74 <HAL_GPIO_WritePin>
	IIC_SDA_H;//I2C
 800323a:	2201      	movs	r2, #1
 800323c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003240:	4803      	ldr	r0, [pc, #12]	; (8003250 <I2c_StopCondition+0x48>)
 8003242:	f002 fe17 	bl	8005e74 <HAL_GPIO_WritePin>
	Delay_us(4);
 8003246:	2004      	movs	r0, #4
 8003248:	f000 f8f3 	bl	8003432 <Delay_us>
}
 800324c:	bf00      	nop
 800324e:	bd80      	pop	{r7, pc}
 8003250:	48000400 	.word	0x48000400

08003254 <I2c_WriteByte>:

//==============================================================================
etError I2c_WriteByte(u8t txByte)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
 800325a:	4603      	mov	r3, r0
 800325c:	71fb      	strb	r3, [r7, #7]
//==============================================================================
	etError error = NO_ERROR;
 800325e:	2300      	movs	r3, #0
 8003260:	73fb      	strb	r3, [r7, #15]
	u8t mask;
	
	SDA_OUT(); 	    
 8003262:	f7ff ff6f 	bl	8003144 <I2C_SDA_OUT>
	IIC_SCL_L;
 8003266:	2200      	movs	r2, #0
 8003268:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800326c:	4829      	ldr	r0, [pc, #164]	; (8003314 <I2c_WriteByte+0xc0>)
 800326e:	f002 fe01 	bl	8005e74 <HAL_GPIO_WritePin>
	
	for(mask = 0x80; mask > 0; mask >>= 1)// shift bit for masking (8 times)
 8003272:	2380      	movs	r3, #128	; 0x80
 8003274:	73bb      	strb	r3, [r7, #14]
 8003276:	e02a      	b.n	80032ce <I2c_WriteByte+0x7a>
	{
		if((mask & txByte) == 0) 
 8003278:	7bba      	ldrb	r2, [r7, #14]
 800327a:	79fb      	ldrb	r3, [r7, #7]
 800327c:	4013      	ands	r3, r2
 800327e:	b2db      	uxtb	r3, r3
 8003280:	2b00      	cmp	r3, #0
 8003282:	d106      	bne.n	8003292 <I2c_WriteByte+0x3e>
			IIC_SDA_L; // masking txByte, write bit to SDA-Line
 8003284:	2200      	movs	r2, #0
 8003286:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800328a:	4822      	ldr	r0, [pc, #136]	; (8003314 <I2c_WriteByte+0xc0>)
 800328c:	f002 fdf2 	bl	8005e74 <HAL_GPIO_WritePin>
 8003290:	e005      	b.n	800329e <I2c_WriteByte+0x4a>
		else 
			IIC_SDA_H;
 8003292:	2201      	movs	r2, #1
 8003294:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003298:	481e      	ldr	r0, [pc, #120]	; (8003314 <I2c_WriteByte+0xc0>)
 800329a:	f002 fdeb 	bl	8005e74 <HAL_GPIO_WritePin>
		
		Delay_us(1);	 // data set-up time (t_SU;DAT)
 800329e:	2001      	movs	r0, #1
 80032a0:	f000 f8c7 	bl	8003432 <Delay_us>
		IIC_SCL_H; // generate clock pulse on SCL
 80032a4:	2201      	movs	r2, #1
 80032a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80032aa:	481a      	ldr	r0, [pc, #104]	; (8003314 <I2c_WriteByte+0xc0>)
 80032ac:	f002 fde2 	bl	8005e74 <HAL_GPIO_WritePin>
		Delay_us(5);	 // SCL high time (t_HIGH)
 80032b0:	2005      	movs	r0, #5
 80032b2:	f000 f8be 	bl	8003432 <Delay_us>
		IIC_SCL_L;
 80032b6:	2200      	movs	r2, #0
 80032b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80032bc:	4815      	ldr	r0, [pc, #84]	; (8003314 <I2c_WriteByte+0xc0>)
 80032be:	f002 fdd9 	bl	8005e74 <HAL_GPIO_WritePin>
		Delay_us(1);	 // data hold time(t_HD;DAT)
 80032c2:	2001      	movs	r0, #1
 80032c4:	f000 f8b5 	bl	8003432 <Delay_us>
	for(mask = 0x80; mask > 0; mask >>= 1)// shift bit for masking (8 times)
 80032c8:	7bbb      	ldrb	r3, [r7, #14]
 80032ca:	085b      	lsrs	r3, r3, #1
 80032cc:	73bb      	strb	r3, [r7, #14]
 80032ce:	7bbb      	ldrb	r3, [r7, #14]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d1d1      	bne.n	8003278 <I2c_WriteByte+0x24>
	}
	
	SDA_IN();    //SDA  // release SDA-line
 80032d4:	f7ff ff18 	bl	8003108 <I2C_SDA_IN>
	IIC_SCL_H;   // clk #9 for ack
 80032d8:	2201      	movs	r2, #1
 80032da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80032de:	480d      	ldr	r0, [pc, #52]	; (8003314 <I2c_WriteByte+0xc0>)
 80032e0:	f002 fdc8 	bl	8005e74 <HAL_GPIO_WritePin>
	
	Delay_us(1); // data set-up time (t_SU;DAT)
 80032e4:	2001      	movs	r0, #1
 80032e6:	f000 f8a4 	bl	8003432 <Delay_us>
	if(READ_SDA) 
 80032ea:	f7ff ff49 	bl	8003180 <I2C_SDA_READ>
 80032ee:	4603      	mov	r3, r0
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d001      	beq.n	80032f8 <I2c_WriteByte+0xa4>
		error = ACK_ERROR; // check ack from i2c slave
 80032f4:	2301      	movs	r3, #1
 80032f6:	73fb      	strb	r3, [r7, #15]
	IIC_SCL_L;
 80032f8:	2200      	movs	r2, #0
 80032fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80032fe:	4805      	ldr	r0, [pc, #20]	; (8003314 <I2c_WriteByte+0xc0>)
 8003300:	f002 fdb8 	bl	8005e74 <HAL_GPIO_WritePin>
	Delay_us(20); // wait to see byte package on scope
 8003304:	2014      	movs	r0, #20
 8003306:	f000 f894 	bl	8003432 <Delay_us>
	return error; // return error code
 800330a:	7bfb      	ldrb	r3, [r7, #15]
}
 800330c:	4618      	mov	r0, r3
 800330e:	3710      	adds	r7, #16
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}
 8003314:	48000400 	.word	0x48000400

08003318 <I2c_ReadByte>:
	Delay_us(2);
	IIC_SCL_L;
}
//==============================================================================
etError I2c_ReadByte(u8t *rxByte, etI2cAck ack, u8t timeout)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b084      	sub	sp, #16
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	460b      	mov	r3, r1
 8003322:	70fb      	strb	r3, [r7, #3]
 8003324:	4613      	mov	r3, r2
 8003326:	70bb      	strb	r3, [r7, #2]
//==============================================================================
	etError error = NO_ERROR;
 8003328:	2300      	movs	r3, #0
 800332a:	73fb      	strb	r3, [r7, #15]
	u8t mask;
  *rxByte = 0x00;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2200      	movs	r2, #0
 8003330:	701a      	strb	r2, [r3, #0]
	
	SDA_IN();//SDA // release SDA-line
 8003332:	f7ff fee9 	bl	8003108 <I2C_SDA_IN>
	for(mask = 0x80; mask > 0; mask >>= 1) // shift bit for masking (8 times)
 8003336:	2380      	movs	r3, #128	; 0x80
 8003338:	73bb      	strb	r3, [r7, #14]
 800333a:	e029      	b.n	8003390 <I2c_ReadByte+0x78>
	{
		IIC_SCL_H; // start clock on SCL-line
 800333c:	2201      	movs	r2, #1
 800333e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003342:	482c      	ldr	r0, [pc, #176]	; (80033f4 <I2c_ReadByte+0xdc>)
 8003344:	f002 fd96 	bl	8005e74 <HAL_GPIO_WritePin>
		Delay_us(1); // clock set-up time (t_SU;CLK)
 8003348:	2001      	movs	r0, #1
 800334a:	f000 f872 	bl	8003432 <Delay_us>
		error = I2c_WaitWhileClockStreching(timeout);// wait while clock streching
 800334e:	78bb      	ldrb	r3, [r7, #2]
 8003350:	4618      	mov	r0, r3
 8003352:	f000 f851 	bl	80033f8 <I2c_WaitWhileClockStreching>
 8003356:	4603      	mov	r3, r0
 8003358:	73fb      	strb	r3, [r7, #15]
		Delay_us(3); // SCL high time (t_HIGH)
 800335a:	2003      	movs	r0, #3
 800335c:	f000 f869 	bl	8003432 <Delay_us>
		if(READ_SDA) 
 8003360:	f7ff ff0e 	bl	8003180 <I2C_SDA_READ>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d006      	beq.n	8003378 <I2c_ReadByte+0x60>
			*rxByte |= mask; // read bit
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	781a      	ldrb	r2, [r3, #0]
 800336e:	7bbb      	ldrb	r3, [r7, #14]
 8003370:	4313      	orrs	r3, r2
 8003372:	b2da      	uxtb	r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	701a      	strb	r2, [r3, #0]
		IIC_SCL_L;
 8003378:	2200      	movs	r2, #0
 800337a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800337e:	481d      	ldr	r0, [pc, #116]	; (80033f4 <I2c_ReadByte+0xdc>)
 8003380:	f002 fd78 	bl	8005e74 <HAL_GPIO_WritePin>
		Delay_us(1); // data hold time(t_HD;DAT)
 8003384:	2001      	movs	r0, #1
 8003386:	f000 f854 	bl	8003432 <Delay_us>
	for(mask = 0x80; mask > 0; mask >>= 1) // shift bit for masking (8 times)
 800338a:	7bbb      	ldrb	r3, [r7, #14]
 800338c:	085b      	lsrs	r3, r3, #1
 800338e:	73bb      	strb	r3, [r7, #14]
 8003390:	7bbb      	ldrb	r3, [r7, #14]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d1d2      	bne.n	800333c <I2c_ReadByte+0x24>
	}
	if(ack == ACK) 
 8003396:	78fb      	ldrb	r3, [r7, #3]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d108      	bne.n	80033ae <I2c_ReadByte+0x96>
	{
		SDA_OUT(); 	 
 800339c:	f7ff fed2 	bl	8003144 <I2C_SDA_OUT>
		IIC_SDA_L; // send acknowledge if necessary
 80033a0:	2200      	movs	r2, #0
 80033a2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80033a6:	4813      	ldr	r0, [pc, #76]	; (80033f4 <I2c_ReadByte+0xdc>)
 80033a8:	f002 fd64 	bl	8005e74 <HAL_GPIO_WritePin>
 80033ac:	e007      	b.n	80033be <I2c_ReadByte+0xa6>
	}
	else
	{
		SDA_OUT(); 	 
 80033ae:	f7ff fec9 	bl	8003144 <I2C_SDA_OUT>
		IIC_SDA_H; 
 80033b2:	2201      	movs	r2, #1
 80033b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80033b8:	480e      	ldr	r0, [pc, #56]	; (80033f4 <I2c_ReadByte+0xdc>)
 80033ba:	f002 fd5b 	bl	8005e74 <HAL_GPIO_WritePin>
	}	
	Delay_us(1); // data set-up time (t_SU;DAT)
 80033be:	2001      	movs	r0, #1
 80033c0:	f000 f837 	bl	8003432 <Delay_us>
	IIC_SCL_H;  // clk #9 for ack
 80033c4:	2201      	movs	r2, #1
 80033c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80033ca:	480a      	ldr	r0, [pc, #40]	; (80033f4 <I2c_ReadByte+0xdc>)
 80033cc:	f002 fd52 	bl	8005e74 <HAL_GPIO_WritePin>
	Delay_us(5); // SCL high time (t_HIGH)
 80033d0:	2005      	movs	r0, #5
 80033d2:	f000 f82e 	bl	8003432 <Delay_us>
	IIC_SCL_L; 
 80033d6:	2200      	movs	r2, #0
 80033d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80033dc:	4805      	ldr	r0, [pc, #20]	; (80033f4 <I2c_ReadByte+0xdc>)
 80033de:	f002 fd49 	bl	8005e74 <HAL_GPIO_WritePin>
//	SDA_OUT(); 	 
//	IIC_SDA=1; // release SDA-line
	Delay_us(20);  // wait to see byte package on scope
 80033e2:	2014      	movs	r0, #20
 80033e4:	f000 f825 	bl	8003432 <Delay_us>
  return error; // return with no errorSample Code for SHT3x	
 80033e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ea:	4618      	mov	r0, r3
 80033ec:	3710      	adds	r7, #16
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	bf00      	nop
 80033f4:	48000400 	.word	0x48000400

080033f8 <I2c_WaitWhileClockStreching>:

//==============================================================================
etError I2c_WaitWhileClockStreching(u8t timeout)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b084      	sub	sp, #16
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	4603      	mov	r3, r0
 8003400:	71fb      	strb	r3, [r7, #7]
//==============================================================================
	etError error = NO_ERROR;
 8003402:	2300      	movs	r3, #0
 8003404:	73fb      	strb	r3, [r7, #15]
	while(READ_SCL== 0)
 8003406:	e00a      	b.n	800341e <I2c_WaitWhileClockStreching+0x26>
	{
		if(timeout-- == 0) return TIMEOUT_ERROR;
 8003408:	79fb      	ldrb	r3, [r7, #7]
 800340a:	1e5a      	subs	r2, r3, #1
 800340c:	71fa      	strb	r2, [r7, #7]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d101      	bne.n	8003416 <I2c_WaitWhileClockStreching+0x1e>
 8003412:	2304      	movs	r3, #4
 8003414:	e009      	b.n	800342a <I2c_WaitWhileClockStreching+0x32>
		Delay_us(1000);
 8003416:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800341a:	f000 f80a 	bl	8003432 <Delay_us>
	while(READ_SCL== 0)
 800341e:	f7ff febb 	bl	8003198 <I2C_SCL_READ>
 8003422:	4603      	mov	r3, r0
 8003424:	2b00      	cmp	r3, #0
 8003426:	d0ef      	beq.n	8003408 <I2c_WaitWhileClockStreching+0x10>
	}
	return error;
 8003428:	7bfb      	ldrb	r3, [r7, #15]
}
 800342a:	4618      	mov	r0, r3
 800342c:	3710      	adds	r7, #16
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}

08003432 <Delay_us>:

    return error;
}

void Delay_us(u32t nbrOfUs) /* -- adapt this delay for your uC -- */
{
 8003432:	b580      	push	{r7, lr}
 8003434:	b082      	sub	sp, #8
 8003436:	af00      	add	r7, sp, #0
 8003438:	6078      	str	r0, [r7, #4]
//	for(j=0; j<500; j++)// 450 ~500
//	for(i = 0; i < nbrOfUs; i++)
//	{
//		__NOP(); // nop's may be added or removed for timing adjustment
//	}
	KE1_Delay_us(nbrOfUs);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	b29b      	uxth	r3, r3
 800343e:	4618      	mov	r0, r3
 8003440:	f000 fbc6 	bl	8003bd0 <KE1_Delay_us>
}
 8003444:	bf00      	nop
 8003446:	3708      	adds	r7, #8
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}

0800344c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003452:	4b0f      	ldr	r3, [pc, #60]	; (8003490 <HAL_MspInit+0x44>)
 8003454:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003456:	4a0e      	ldr	r2, [pc, #56]	; (8003490 <HAL_MspInit+0x44>)
 8003458:	f043 0301 	orr.w	r3, r3, #1
 800345c:	6613      	str	r3, [r2, #96]	; 0x60
 800345e:	4b0c      	ldr	r3, [pc, #48]	; (8003490 <HAL_MspInit+0x44>)
 8003460:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003462:	f003 0301 	and.w	r3, r3, #1
 8003466:	607b      	str	r3, [r7, #4]
 8003468:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800346a:	4b09      	ldr	r3, [pc, #36]	; (8003490 <HAL_MspInit+0x44>)
 800346c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800346e:	4a08      	ldr	r2, [pc, #32]	; (8003490 <HAL_MspInit+0x44>)
 8003470:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003474:	6593      	str	r3, [r2, #88]	; 0x58
 8003476:	4b06      	ldr	r3, [pc, #24]	; (8003490 <HAL_MspInit+0x44>)
 8003478:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800347a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800347e:	603b      	str	r3, [r7, #0]
 8003480:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003482:	bf00      	nop
 8003484:	370c      	adds	r7, #12
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
 800348e:	bf00      	nop
 8003490:	40021000 	.word	0x40021000

08003494 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003494:	b480      	push	{r7}
 8003496:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003498:	bf00      	nop
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr

080034a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034a2:	b480      	push	{r7}
 80034a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034a6:	e7fe      	b.n	80034a6 <HardFault_Handler+0x4>

080034a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034a8:	b480      	push	{r7}
 80034aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034ac:	e7fe      	b.n	80034ac <MemManage_Handler+0x4>

080034ae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034ae:	b480      	push	{r7}
 80034b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034b2:	e7fe      	b.n	80034b2 <BusFault_Handler+0x4>

080034b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034b4:	b480      	push	{r7}
 80034b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034b8:	e7fe      	b.n	80034b8 <UsageFault_Handler+0x4>

080034ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80034ba:	b480      	push	{r7}
 80034bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80034be:	bf00      	nop
 80034c0:	46bd      	mov	sp, r7
 80034c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c6:	4770      	bx	lr

080034c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034c8:	b480      	push	{r7}
 80034ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80034cc:	bf00      	nop
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr

080034d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80034d6:	b480      	push	{r7}
 80034d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80034da:	bf00      	nop
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr

080034e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80034e8:	f000 fd40 	bl	8003f6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80034ec:	bf00      	nop
 80034ee:	bd80      	pop	{r7, pc}

080034f0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80034f4:	4802      	ldr	r0, [pc, #8]	; (8003500 <DMA1_Channel1_IRQHandler+0x10>)
 80034f6:	f002 fa4c 	bl	8005992 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80034fa:	bf00      	nop
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop
 8003500:	20000268 	.word	0x20000268

08003504 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003508:	4803      	ldr	r0, [pc, #12]	; (8003518 <TIM1_BRK_TIM15_IRQHandler+0x14>)
 800350a:	f004 f94b 	bl	80077a4 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 800350e:	4803      	ldr	r0, [pc, #12]	; (800351c <TIM1_BRK_TIM15_IRQHandler+0x18>)
 8003510:	f004 f948 	bl	80077a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8003514:	bf00      	nop
 8003516:	bd80      	pop	{r7, pc}
 8003518:	20000330 	.word	0x20000330
 800351c:	200003c8 	.word	0x200003c8

08003520 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003524:	4802      	ldr	r0, [pc, #8]	; (8003530 <TIM2_IRQHandler+0x10>)
 8003526:	f004 f93d 	bl	80077a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800352a:	bf00      	nop
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	2000037c 	.word	0x2000037c

08003534 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003538:	4802      	ldr	r0, [pc, #8]	; (8003544 <USART1_IRQHandler+0x10>)
 800353a:	f005 fa15 	bl	8008968 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800353e:	bf00      	nop
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	20000414 	.word	0x20000414

08003548 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800354c:	4802      	ldr	r0, [pc, #8]	; (8003558 <USART3_IRQHandler+0x10>)
 800354e:	f005 fa0b 	bl	8008968 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003552:	bf00      	nop
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	20000498 	.word	0x20000498

0800355c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8003560:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003564:	f002 fcb8 	bl	8005ed8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003568:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800356c:	f002 fcb4 	bl	8005ed8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003570:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003574:	f002 fcb0 	bl	8005ed8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003578:	bf00      	nop
 800357a:	bd80      	pop	{r7, pc}

0800357c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800357c:	b480      	push	{r7}
 800357e:	af00      	add	r7, sp, #0
	return 1;
 8003580:	2301      	movs	r3, #1
}
 8003582:	4618      	mov	r0, r3
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr

0800358c <_kill>:

int _kill(int pid, int sig)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b082      	sub	sp, #8
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003596:	f007 f88b 	bl	800a6b0 <__errno>
 800359a:	4603      	mov	r3, r0
 800359c:	2216      	movs	r2, #22
 800359e:	601a      	str	r2, [r3, #0]
	return -1;
 80035a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3708      	adds	r7, #8
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}

080035ac <_exit>:

void _exit (int status)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b082      	sub	sp, #8
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80035b4:	f04f 31ff 	mov.w	r1, #4294967295
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f7ff ffe7 	bl	800358c <_kill>
	while (1) {}		/* Make sure we hang here */
 80035be:	e7fe      	b.n	80035be <_exit+0x12>

080035c0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b086      	sub	sp, #24
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	60b9      	str	r1, [r7, #8]
 80035ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035cc:	2300      	movs	r3, #0
 80035ce:	617b      	str	r3, [r7, #20]
 80035d0:	e00a      	b.n	80035e8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80035d2:	f3af 8000 	nop.w
 80035d6:	4601      	mov	r1, r0
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	1c5a      	adds	r2, r3, #1
 80035dc:	60ba      	str	r2, [r7, #8]
 80035de:	b2ca      	uxtb	r2, r1
 80035e0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	3301      	adds	r3, #1
 80035e6:	617b      	str	r3, [r7, #20]
 80035e8:	697a      	ldr	r2, [r7, #20]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	429a      	cmp	r2, r3
 80035ee:	dbf0      	blt.n	80035d2 <_read+0x12>
	}

return len;
 80035f0:	687b      	ldr	r3, [r7, #4]
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3718      	adds	r7, #24
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}

080035fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80035fa:	b580      	push	{r7, lr}
 80035fc:	b086      	sub	sp, #24
 80035fe:	af00      	add	r7, sp, #0
 8003600:	60f8      	str	r0, [r7, #12]
 8003602:	60b9      	str	r1, [r7, #8]
 8003604:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003606:	2300      	movs	r3, #0
 8003608:	617b      	str	r3, [r7, #20]
 800360a:	e009      	b.n	8003620 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	1c5a      	adds	r2, r3, #1
 8003610:	60ba      	str	r2, [r7, #8]
 8003612:	781b      	ldrb	r3, [r3, #0]
 8003614:	4618      	mov	r0, r3
 8003616:	f000 fbe3 	bl	8003de0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	3301      	adds	r3, #1
 800361e:	617b      	str	r3, [r7, #20]
 8003620:	697a      	ldr	r2, [r7, #20]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	429a      	cmp	r2, r3
 8003626:	dbf1      	blt.n	800360c <_write+0x12>
	}
	return len;
 8003628:	687b      	ldr	r3, [r7, #4]
}
 800362a:	4618      	mov	r0, r3
 800362c:	3718      	adds	r7, #24
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}

08003632 <_close>:

int _close(int file)
{
 8003632:	b480      	push	{r7}
 8003634:	b083      	sub	sp, #12
 8003636:	af00      	add	r7, sp, #0
 8003638:	6078      	str	r0, [r7, #4]
	return -1;
 800363a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800363e:	4618      	mov	r0, r3
 8003640:	370c      	adds	r7, #12
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr

0800364a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800364a:	b480      	push	{r7}
 800364c:	b083      	sub	sp, #12
 800364e:	af00      	add	r7, sp, #0
 8003650:	6078      	str	r0, [r7, #4]
 8003652:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800365a:	605a      	str	r2, [r3, #4]
	return 0;
 800365c:	2300      	movs	r3, #0
}
 800365e:	4618      	mov	r0, r3
 8003660:	370c      	adds	r7, #12
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr

0800366a <_isatty>:

int _isatty(int file)
{
 800366a:	b480      	push	{r7}
 800366c:	b083      	sub	sp, #12
 800366e:	af00      	add	r7, sp, #0
 8003670:	6078      	str	r0, [r7, #4]
	return 1;
 8003672:	2301      	movs	r3, #1
}
 8003674:	4618      	mov	r0, r3
 8003676:	370c      	adds	r7, #12
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003680:	b480      	push	{r7}
 8003682:	b085      	sub	sp, #20
 8003684:	af00      	add	r7, sp, #0
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	60b9      	str	r1, [r7, #8]
 800368a:	607a      	str	r2, [r7, #4]
	return 0;
 800368c:	2300      	movs	r3, #0
}
 800368e:	4618      	mov	r0, r3
 8003690:	3714      	adds	r7, #20
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr
	...

0800369c <_sbrk>:
//
//	return (caddr_t) prev_heap_end;
//}

// 
void* _sbrk(int incr) {
 800369c:	b480      	push	{r7}
 800369e:	b085      	sub	sp, #20
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
    extern char __heap_start__;  // 
    extern char __heap_end__;    // 
    static char *heap_end;
    char *prev_heap_end;

    if (heap_end == 0) {
 80036a4:	4b10      	ldr	r3, [pc, #64]	; (80036e8 <_sbrk+0x4c>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d102      	bne.n	80036b2 <_sbrk+0x16>
        heap_end = &__heap_start__;
 80036ac:	4b0e      	ldr	r3, [pc, #56]	; (80036e8 <_sbrk+0x4c>)
 80036ae:	4a0f      	ldr	r2, [pc, #60]	; (80036ec <_sbrk+0x50>)
 80036b0:	601a      	str	r2, [r3, #0]
    }

    prev_heap_end = heap_end;
 80036b2:	4b0d      	ldr	r3, [pc, #52]	; (80036e8 <_sbrk+0x4c>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	60fb      	str	r3, [r7, #12]

    if (heap_end + incr > &__heap_end__) {
 80036b8:	4b0b      	ldr	r3, [pc, #44]	; (80036e8 <_sbrk+0x4c>)
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	4413      	add	r3, r2
 80036c0:	4a0b      	ldr	r2, [pc, #44]	; (80036f0 <_sbrk+0x54>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d902      	bls.n	80036cc <_sbrk+0x30>
        // 
        return (void*)-1;
 80036c6:	f04f 33ff 	mov.w	r3, #4294967295
 80036ca:	e006      	b.n	80036da <_sbrk+0x3e>
    }

    heap_end += incr;
 80036cc:	4b06      	ldr	r3, [pc, #24]	; (80036e8 <_sbrk+0x4c>)
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	4413      	add	r3, r2
 80036d4:	4a04      	ldr	r2, [pc, #16]	; (80036e8 <_sbrk+0x4c>)
 80036d6:	6013      	str	r3, [r2, #0]
    return (void*)prev_heap_end;
 80036d8:	68fb      	ldr	r3, [r7, #12]
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3714      	adds	r7, #20
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop
 80036e8:	2000032c 	.word	0x2000032c
 80036ec:	20000778 	.word	0x20000778
 80036f0:	20000978 	.word	0x20000978

080036f4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80036f4:	b480      	push	{r7}
 80036f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80036f8:	4b17      	ldr	r3, [pc, #92]	; (8003758 <SystemInit+0x64>)
 80036fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036fe:	4a16      	ldr	r2, [pc, #88]	; (8003758 <SystemInit+0x64>)
 8003700:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003704:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003708:	4b14      	ldr	r3, [pc, #80]	; (800375c <SystemInit+0x68>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a13      	ldr	r2, [pc, #76]	; (800375c <SystemInit+0x68>)
 800370e:	f043 0301 	orr.w	r3, r3, #1
 8003712:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8003714:	4b11      	ldr	r3, [pc, #68]	; (800375c <SystemInit+0x68>)
 8003716:	2200      	movs	r2, #0
 8003718:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800371a:	4b10      	ldr	r3, [pc, #64]	; (800375c <SystemInit+0x68>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a0f      	ldr	r2, [pc, #60]	; (800375c <SystemInit+0x68>)
 8003720:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8003724:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8003728:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800372a:	4b0c      	ldr	r3, [pc, #48]	; (800375c <SystemInit+0x68>)
 800372c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003730:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003732:	4b0a      	ldr	r3, [pc, #40]	; (800375c <SystemInit+0x68>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a09      	ldr	r2, [pc, #36]	; (800375c <SystemInit+0x68>)
 8003738:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800373c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800373e:	4b07      	ldr	r3, [pc, #28]	; (800375c <SystemInit+0x68>)
 8003740:	2200      	movs	r2, #0
 8003742:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003744:	4b04      	ldr	r3, [pc, #16]	; (8003758 <SystemInit+0x64>)
 8003746:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800374a:	609a      	str	r2, [r3, #8]
#endif
}
 800374c:	bf00      	nop
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr
 8003756:	bf00      	nop
 8003758:	e000ed00 	.word	0xe000ed00
 800375c:	40021000 	.word	0x40021000

08003760 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim15;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b09a      	sub	sp, #104	; 0x68
 8003764:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003766:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800376a:	2200      	movs	r2, #0
 800376c:	601a      	str	r2, [r3, #0]
 800376e:	605a      	str	r2, [r3, #4]
 8003770:	609a      	str	r2, [r3, #8]
 8003772:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003774:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003778:	2200      	movs	r2, #0
 800377a:	601a      	str	r2, [r3, #0]
 800377c:	605a      	str	r2, [r3, #4]
 800377e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003780:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003784:	2200      	movs	r2, #0
 8003786:	601a      	str	r2, [r3, #0]
 8003788:	605a      	str	r2, [r3, #4]
 800378a:	609a      	str	r2, [r3, #8]
 800378c:	60da      	str	r2, [r3, #12]
 800378e:	611a      	str	r2, [r3, #16]
 8003790:	615a      	str	r2, [r3, #20]
 8003792:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003794:	1d3b      	adds	r3, r7, #4
 8003796:	222c      	movs	r2, #44	; 0x2c
 8003798:	2100      	movs	r1, #0
 800379a:	4618      	mov	r0, r3
 800379c:	f006 ff22 	bl	800a5e4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80037a0:	4b42      	ldr	r3, [pc, #264]	; (80038ac <MX_TIM1_Init+0x14c>)
 80037a2:	4a43      	ldr	r2, [pc, #268]	; (80038b0 <MX_TIM1_Init+0x150>)
 80037a4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 32-1;
 80037a6:	4b41      	ldr	r3, [pc, #260]	; (80038ac <MX_TIM1_Init+0x14c>)
 80037a8:	221f      	movs	r2, #31
 80037aa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037ac:	4b3f      	ldr	r3, [pc, #252]	; (80038ac <MX_TIM1_Init+0x14c>)
 80037ae:	2200      	movs	r2, #0
 80037b0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 26;
 80037b2:	4b3e      	ldr	r3, [pc, #248]	; (80038ac <MX_TIM1_Init+0x14c>)
 80037b4:	221a      	movs	r2, #26
 80037b6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037b8:	4b3c      	ldr	r3, [pc, #240]	; (80038ac <MX_TIM1_Init+0x14c>)
 80037ba:	2200      	movs	r2, #0
 80037bc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80037be:	4b3b      	ldr	r3, [pc, #236]	; (80038ac <MX_TIM1_Init+0x14c>)
 80037c0:	2200      	movs	r2, #0
 80037c2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037c4:	4b39      	ldr	r3, [pc, #228]	; (80038ac <MX_TIM1_Init+0x14c>)
 80037c6:	2200      	movs	r2, #0
 80037c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80037ca:	4838      	ldr	r0, [pc, #224]	; (80038ac <MX_TIM1_Init+0x14c>)
 80037cc:	f003 fd62 	bl	8007294 <HAL_TIM_Base_Init>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d001      	beq.n	80037da <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80037d6:	f7fe ffef 	bl	80027b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80037de:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80037e0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80037e4:	4619      	mov	r1, r3
 80037e6:	4831      	ldr	r0, [pc, #196]	; (80038ac <MX_TIM1_Init+0x14c>)
 80037e8:	f004 fa0c 	bl	8007c04 <HAL_TIM_ConfigClockSource>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d001      	beq.n	80037f6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80037f2:	f7fe ffe1 	bl	80027b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80037f6:	482d      	ldr	r0, [pc, #180]	; (80038ac <MX_TIM1_Init+0x14c>)
 80037f8:	f003 fe17 	bl	800742a <HAL_TIM_PWM_Init>
 80037fc:	4603      	mov	r3, r0
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d001      	beq.n	8003806 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8003802:	f7fe ffd9 	bl	80027b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003806:	2300      	movs	r3, #0
 8003808:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800380a:	2300      	movs	r3, #0
 800380c:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800380e:	2300      	movs	r3, #0
 8003810:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003812:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003816:	4619      	mov	r1, r3
 8003818:	4824      	ldr	r0, [pc, #144]	; (80038ac <MX_TIM1_Init+0x14c>)
 800381a:	f004 fe83 	bl	8008524 <HAL_TIMEx_MasterConfigSynchronization>
 800381e:	4603      	mov	r3, r0
 8003820:	2b00      	cmp	r3, #0
 8003822:	d001      	beq.n	8003828 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8003824:	f7fe ffc8 	bl	80027b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003828:	2360      	movs	r3, #96	; 0x60
 800382a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 800382c:	2300      	movs	r3, #0
 800382e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003830:	2300      	movs	r3, #0
 8003832:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003834:	2300      	movs	r3, #0
 8003836:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003838:	2300      	movs	r3, #0
 800383a:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800383c:	2300      	movs	r3, #0
 800383e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003840:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003844:	220c      	movs	r2, #12
 8003846:	4619      	mov	r1, r3
 8003848:	4818      	ldr	r0, [pc, #96]	; (80038ac <MX_TIM1_Init+0x14c>)
 800384a:	f004 f8cb 	bl	80079e4 <HAL_TIM_PWM_ConfigChannel>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d001      	beq.n	8003858 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8003854:	f7fe ffb0 	bl	80027b8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003858:	2300      	movs	r3, #0
 800385a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800385c:	2300      	movs	r3, #0
 800385e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003860:	2300      	movs	r3, #0
 8003862:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003864:	2300      	movs	r3, #0
 8003866:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003868:	2300      	movs	r3, #0
 800386a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800386c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003870:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003872:	2300      	movs	r3, #0
 8003874:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003876:	2300      	movs	r3, #0
 8003878:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800387a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800387e:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003880:	2300      	movs	r3, #0
 8003882:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003884:	2300      	movs	r3, #0
 8003886:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003888:	1d3b      	adds	r3, r7, #4
 800388a:	4619      	mov	r1, r3
 800388c:	4807      	ldr	r0, [pc, #28]	; (80038ac <MX_TIM1_Init+0x14c>)
 800388e:	f004 feaf 	bl	80085f0 <HAL_TIMEx_ConfigBreakDeadTime>
 8003892:	4603      	mov	r3, r0
 8003894:	2b00      	cmp	r3, #0
 8003896:	d001      	beq.n	800389c <MX_TIM1_Init+0x13c>
  {
    Error_Handler();
 8003898:	f7fe ff8e 	bl	80027b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800389c:	4803      	ldr	r0, [pc, #12]	; (80038ac <MX_TIM1_Init+0x14c>)
 800389e:	f000 f919 	bl	8003ad4 <HAL_TIM_MspPostInit>

}
 80038a2:	bf00      	nop
 80038a4:	3768      	adds	r7, #104	; 0x68
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	20000330 	.word	0x20000330
 80038b0:	40012c00 	.word	0x40012c00

080038b4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b08a      	sub	sp, #40	; 0x28
 80038b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038ba:	f107 031c 	add.w	r3, r7, #28
 80038be:	2200      	movs	r2, #0
 80038c0:	601a      	str	r2, [r3, #0]
 80038c2:	605a      	str	r2, [r3, #4]
 80038c4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80038c6:	463b      	mov	r3, r7
 80038c8:	2200      	movs	r2, #0
 80038ca:	601a      	str	r2, [r3, #0]
 80038cc:	605a      	str	r2, [r3, #4]
 80038ce:	609a      	str	r2, [r3, #8]
 80038d0:	60da      	str	r2, [r3, #12]
 80038d2:	611a      	str	r2, [r3, #16]
 80038d4:	615a      	str	r2, [r3, #20]
 80038d6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80038d8:	4b22      	ldr	r3, [pc, #136]	; (8003964 <MX_TIM2_Init+0xb0>)
 80038da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80038de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32-1;
 80038e0:	4b20      	ldr	r3, [pc, #128]	; (8003964 <MX_TIM2_Init+0xb0>)
 80038e2:	221f      	movs	r2, #31
 80038e4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038e6:	4b1f      	ldr	r3, [pc, #124]	; (8003964 <MX_TIM2_Init+0xb0>)
 80038e8:	2200      	movs	r2, #0
 80038ea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 370-1;
 80038ec:	4b1d      	ldr	r3, [pc, #116]	; (8003964 <MX_TIM2_Init+0xb0>)
 80038ee:	f240 1271 	movw	r2, #369	; 0x171
 80038f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038f4:	4b1b      	ldr	r3, [pc, #108]	; (8003964 <MX_TIM2_Init+0xb0>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038fa:	4b1a      	ldr	r3, [pc, #104]	; (8003964 <MX_TIM2_Init+0xb0>)
 80038fc:	2200      	movs	r2, #0
 80038fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003900:	4818      	ldr	r0, [pc, #96]	; (8003964 <MX_TIM2_Init+0xb0>)
 8003902:	f003 fd92 	bl	800742a <HAL_TIM_PWM_Init>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d001      	beq.n	8003910 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 800390c:	f7fe ff54 	bl	80027b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003910:	2300      	movs	r3, #0
 8003912:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003914:	2300      	movs	r3, #0
 8003916:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003918:	f107 031c 	add.w	r3, r7, #28
 800391c:	4619      	mov	r1, r3
 800391e:	4811      	ldr	r0, [pc, #68]	; (8003964 <MX_TIM2_Init+0xb0>)
 8003920:	f004 fe00 	bl	8008524 <HAL_TIMEx_MasterConfigSynchronization>
 8003924:	4603      	mov	r3, r0
 8003926:	2b00      	cmp	r3, #0
 8003928:	d001      	beq.n	800392e <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800392a:	f7fe ff45 	bl	80027b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800392e:	2360      	movs	r3, #96	; 0x60
 8003930:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 180;
 8003932:	23b4      	movs	r3, #180	; 0xb4
 8003934:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003936:	2300      	movs	r3, #0
 8003938:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800393a:	2300      	movs	r3, #0
 800393c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800393e:	463b      	mov	r3, r7
 8003940:	2204      	movs	r2, #4
 8003942:	4619      	mov	r1, r3
 8003944:	4807      	ldr	r0, [pc, #28]	; (8003964 <MX_TIM2_Init+0xb0>)
 8003946:	f004 f84d 	bl	80079e4 <HAL_TIM_PWM_ConfigChannel>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d001      	beq.n	8003954 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8003950:	f7fe ff32 	bl	80027b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003954:	4803      	ldr	r0, [pc, #12]	; (8003964 <MX_TIM2_Init+0xb0>)
 8003956:	f000 f8bd 	bl	8003ad4 <HAL_TIM_MspPostInit>

}
 800395a:	bf00      	nop
 800395c:	3728      	adds	r7, #40	; 0x28
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
 8003962:	bf00      	nop
 8003964:	2000037c 	.word	0x2000037c

08003968 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b088      	sub	sp, #32
 800396c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800396e:	f107 0310 	add.w	r3, r7, #16
 8003972:	2200      	movs	r2, #0
 8003974:	601a      	str	r2, [r3, #0]
 8003976:	605a      	str	r2, [r3, #4]
 8003978:	609a      	str	r2, [r3, #8]
 800397a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800397c:	1d3b      	adds	r3, r7, #4
 800397e:	2200      	movs	r2, #0
 8003980:	601a      	str	r2, [r3, #0]
 8003982:	605a      	str	r2, [r3, #4]
 8003984:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8003986:	4b1e      	ldr	r3, [pc, #120]	; (8003a00 <MX_TIM15_Init+0x98>)
 8003988:	4a1e      	ldr	r2, [pc, #120]	; (8003a04 <MX_TIM15_Init+0x9c>)
 800398a:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 32-1;
 800398c:	4b1c      	ldr	r3, [pc, #112]	; (8003a00 <MX_TIM15_Init+0x98>)
 800398e:	221f      	movs	r2, #31
 8003990:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003992:	4b1b      	ldr	r3, [pc, #108]	; (8003a00 <MX_TIM15_Init+0x98>)
 8003994:	2200      	movs	r2, #0
 8003996:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 100-1;
 8003998:	4b19      	ldr	r3, [pc, #100]	; (8003a00 <MX_TIM15_Init+0x98>)
 800399a:	2263      	movs	r2, #99	; 0x63
 800399c:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800399e:	4b18      	ldr	r3, [pc, #96]	; (8003a00 <MX_TIM15_Init+0x98>)
 80039a0:	2200      	movs	r2, #0
 80039a2:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80039a4:	4b16      	ldr	r3, [pc, #88]	; (8003a00 <MX_TIM15_Init+0x98>)
 80039a6:	2200      	movs	r2, #0
 80039a8:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039aa:	4b15      	ldr	r3, [pc, #84]	; (8003a00 <MX_TIM15_Init+0x98>)
 80039ac:	2200      	movs	r2, #0
 80039ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80039b0:	4813      	ldr	r0, [pc, #76]	; (8003a00 <MX_TIM15_Init+0x98>)
 80039b2:	f003 fc6f 	bl	8007294 <HAL_TIM_Base_Init>
 80039b6:	4603      	mov	r3, r0
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d001      	beq.n	80039c0 <MX_TIM15_Init+0x58>
  {
    Error_Handler();
 80039bc:	f7fe fefc 	bl	80027b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80039c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039c4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80039c6:	f107 0310 	add.w	r3, r7, #16
 80039ca:	4619      	mov	r1, r3
 80039cc:	480c      	ldr	r0, [pc, #48]	; (8003a00 <MX_TIM15_Init+0x98>)
 80039ce:	f004 f919 	bl	8007c04 <HAL_TIM_ConfigClockSource>
 80039d2:	4603      	mov	r3, r0
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d001      	beq.n	80039dc <MX_TIM15_Init+0x74>
  {
    Error_Handler();
 80039d8:	f7fe feee 	bl	80027b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039dc:	2300      	movs	r3, #0
 80039de:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039e0:	2300      	movs	r3, #0
 80039e2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80039e4:	1d3b      	adds	r3, r7, #4
 80039e6:	4619      	mov	r1, r3
 80039e8:	4805      	ldr	r0, [pc, #20]	; (8003a00 <MX_TIM15_Init+0x98>)
 80039ea:	f004 fd9b 	bl	8008524 <HAL_TIMEx_MasterConfigSynchronization>
 80039ee:	4603      	mov	r3, r0
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d001      	beq.n	80039f8 <MX_TIM15_Init+0x90>
  {
    Error_Handler();
 80039f4:	f7fe fee0 	bl	80027b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 80039f8:	bf00      	nop
 80039fa:	3720      	adds	r7, #32
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}
 8003a00:	200003c8 	.word	0x200003c8
 8003a04:	40014000 	.word	0x40014000

08003a08 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a1a      	ldr	r2, [pc, #104]	; (8003a80 <HAL_TIM_Base_MspInit+0x78>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d114      	bne.n	8003a44 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003a1a:	4b1a      	ldr	r3, [pc, #104]	; (8003a84 <HAL_TIM_Base_MspInit+0x7c>)
 8003a1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a1e:	4a19      	ldr	r2, [pc, #100]	; (8003a84 <HAL_TIM_Base_MspInit+0x7c>)
 8003a20:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003a24:	6613      	str	r3, [r2, #96]	; 0x60
 8003a26:	4b17      	ldr	r3, [pc, #92]	; (8003a84 <HAL_TIM_Base_MspInit+0x7c>)
 8003a28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a2a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a2e:	60fb      	str	r3, [r7, #12]
 8003a30:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8003a32:	2200      	movs	r2, #0
 8003a34:	2100      	movs	r1, #0
 8003a36:	2018      	movs	r0, #24
 8003a38:	f001 fddd 	bl	80055f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8003a3c:	2018      	movs	r0, #24
 8003a3e:	f001 fdf6 	bl	800562e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8003a42:	e018      	b.n	8003a76 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM15)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a0f      	ldr	r2, [pc, #60]	; (8003a88 <HAL_TIM_Base_MspInit+0x80>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d113      	bne.n	8003a76 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8003a4e:	4b0d      	ldr	r3, [pc, #52]	; (8003a84 <HAL_TIM_Base_MspInit+0x7c>)
 8003a50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a52:	4a0c      	ldr	r2, [pc, #48]	; (8003a84 <HAL_TIM_Base_MspInit+0x7c>)
 8003a54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a58:	6613      	str	r3, [r2, #96]	; 0x60
 8003a5a:	4b0a      	ldr	r3, [pc, #40]	; (8003a84 <HAL_TIM_Base_MspInit+0x7c>)
 8003a5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a62:	60bb      	str	r3, [r7, #8]
 8003a64:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8003a66:	2200      	movs	r2, #0
 8003a68:	2100      	movs	r1, #0
 8003a6a:	2018      	movs	r0, #24
 8003a6c:	f001 fdc3 	bl	80055f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8003a70:	2018      	movs	r0, #24
 8003a72:	f001 fddc 	bl	800562e <HAL_NVIC_EnableIRQ>
}
 8003a76:	bf00      	nop
 8003a78:	3710      	adds	r7, #16
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	40012c00 	.word	0x40012c00
 8003a84:	40021000 	.word	0x40021000
 8003a88:	40014000 	.word	0x40014000

08003a8c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b084      	sub	sp, #16
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a9c:	d113      	bne.n	8003ac6 <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a9e:	4b0c      	ldr	r3, [pc, #48]	; (8003ad0 <HAL_TIM_PWM_MspInit+0x44>)
 8003aa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aa2:	4a0b      	ldr	r2, [pc, #44]	; (8003ad0 <HAL_TIM_PWM_MspInit+0x44>)
 8003aa4:	f043 0301 	orr.w	r3, r3, #1
 8003aa8:	6593      	str	r3, [r2, #88]	; 0x58
 8003aaa:	4b09      	ldr	r3, [pc, #36]	; (8003ad0 <HAL_TIM_PWM_MspInit+0x44>)
 8003aac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aae:	f003 0301 	and.w	r3, r3, #1
 8003ab2:	60fb      	str	r3, [r7, #12]
 8003ab4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	2100      	movs	r1, #0
 8003aba:	201c      	movs	r0, #28
 8003abc:	f001 fd9b 	bl	80055f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003ac0:	201c      	movs	r0, #28
 8003ac2:	f001 fdb4 	bl	800562e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8003ac6:	bf00      	nop
 8003ac8:	3710      	adds	r7, #16
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	bf00      	nop
 8003ad0:	40021000 	.word	0x40021000

08003ad4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b08a      	sub	sp, #40	; 0x28
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003adc:	f107 0314 	add.w	r3, r7, #20
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	601a      	str	r2, [r3, #0]
 8003ae4:	605a      	str	r2, [r3, #4]
 8003ae6:	609a      	str	r2, [r3, #8]
 8003ae8:	60da      	str	r2, [r3, #12]
 8003aea:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a23      	ldr	r2, [pc, #140]	; (8003b80 <HAL_TIM_MspPostInit+0xac>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d11e      	bne.n	8003b34 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003af6:	4b23      	ldr	r3, [pc, #140]	; (8003b84 <HAL_TIM_MspPostInit+0xb0>)
 8003af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003afa:	4a22      	ldr	r2, [pc, #136]	; (8003b84 <HAL_TIM_MspPostInit+0xb0>)
 8003afc:	f043 0301 	orr.w	r3, r3, #1
 8003b00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b02:	4b20      	ldr	r3, [pc, #128]	; (8003b84 <HAL_TIM_MspPostInit+0xb0>)
 8003b04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b06:	f003 0301 	and.w	r3, r3, #1
 8003b0a:	613b      	str	r3, [r7, #16]
 8003b0c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003b0e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003b12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b14:	2302      	movs	r3, #2
 8003b16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003b20:	2301      	movs	r3, #1
 8003b22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b24:	f107 0314 	add.w	r3, r7, #20
 8003b28:	4619      	mov	r1, r3
 8003b2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b2e:	f002 f80f 	bl	8005b50 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003b32:	e021      	b.n	8003b78 <HAL_TIM_MspPostInit+0xa4>
  else if(timHandle->Instance==TIM2)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b3c:	d11c      	bne.n	8003b78 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b3e:	4b11      	ldr	r3, [pc, #68]	; (8003b84 <HAL_TIM_MspPostInit+0xb0>)
 8003b40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b42:	4a10      	ldr	r2, [pc, #64]	; (8003b84 <HAL_TIM_MspPostInit+0xb0>)
 8003b44:	f043 0301 	orr.w	r3, r3, #1
 8003b48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b4a:	4b0e      	ldr	r3, [pc, #56]	; (8003b84 <HAL_TIM_MspPostInit+0xb0>)
 8003b4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b4e:	f003 0301 	and.w	r3, r3, #1
 8003b52:	60fb      	str	r3, [r7, #12]
 8003b54:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003b56:	2302      	movs	r3, #2
 8003b58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b5a:	2302      	movs	r3, #2
 8003b5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b62:	2300      	movs	r3, #0
 8003b64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003b66:	2301      	movs	r3, #1
 8003b68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b6a:	f107 0314 	add.w	r3, r7, #20
 8003b6e:	4619      	mov	r1, r3
 8003b70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b74:	f001 ffec 	bl	8005b50 <HAL_GPIO_Init>
}
 8003b78:	bf00      	nop
 8003b7a:	3728      	adds	r7, #40	; 0x28
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	40012c00 	.word	0x40012c00
 8003b84:	40021000 	.word	0x40021000

08003b88 <HAL_TIM_PeriodElapsedCallback>:
}

/* USER CODE BEGIN 1 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)//0.0001s
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
		(void) irsnd_ISR();
#elif defined KY_022_IR_RECEIVER
		(void) irmp_ISR();
#endif
	}
}
 8003b90:	bf00      	nop
 8003b92:	370c      	adds	r7, #12
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr

08003b9c <Beep_Switch>:
** 
** onoff : ??????

*/
void Beep_Switch(char onoff)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b082      	sub	sp, #8
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	71fb      	strb	r3, [r7, #7]
	if(1 == onoff){
 8003ba6:	79fb      	ldrb	r3, [r7, #7]
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d104      	bne.n	8003bb6 <Beep_Switch+0x1a>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8003bac:	2104      	movs	r1, #4
 8003bae:	4807      	ldr	r0, [pc, #28]	; (8003bcc <Beep_Switch+0x30>)
 8003bb0:	f003 fc92 	bl	80074d8 <HAL_TIM_PWM_Start>
	}else if(0 == onoff){
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
	}
}
 8003bb4:	e006      	b.n	8003bc4 <Beep_Switch+0x28>
	}else if(0 == onoff){
 8003bb6:	79fb      	ldrb	r3, [r7, #7]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d103      	bne.n	8003bc4 <Beep_Switch+0x28>
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8003bbc:	2104      	movs	r1, #4
 8003bbe:	4803      	ldr	r0, [pc, #12]	; (8003bcc <Beep_Switch+0x30>)
 8003bc0:	f003 fd68 	bl	8007694 <HAL_TIM_PWM_Stop>
}
 8003bc4:	bf00      	nop
 8003bc6:	3708      	adds	r7, #8
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	2000037c 	.word	0x2000037c

08003bd0 <KE1_Delay_us>:

void KE1_Delay_us(uint16_t DelayUs)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	80fb      	strh	r3, [r7, #6]
	uint16_t delay=0xffff-DelayUs;//-5;//-5;				//65535-5-us
 8003bda:	88fb      	ldrh	r3, [r7, #6]
 8003bdc:	43db      	mvns	r3, r3
 8003bde:	81fb      	strh	r3, [r7, #14]
	    										//?65535us?
	    										//nus
	HAL_TIM_Base_Start(&htim1);  			//?
 8003be0:	480b      	ldr	r0, [pc, #44]	; (8003c10 <KE1_Delay_us+0x40>)
 8003be2:	f003 fbaf 	bl	8007344 <HAL_TIM_Base_Start>
	__HAL_TIM_SetCounter(&htim1,delay);		//?
 8003be6:	4b0a      	ldr	r3, [pc, #40]	; (8003c10 <KE1_Delay_us+0x40>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	89fa      	ldrh	r2, [r7, #14]
 8003bec:	625a      	str	r2, [r3, #36]	; 0x24
	while(delay<0xffff-5){
 8003bee:	e003      	b.n	8003bf8 <KE1_Delay_us+0x28>
		delay = __HAL_TIM_GetCounter(&htim1); //?
 8003bf0:	4b07      	ldr	r3, [pc, #28]	; (8003c10 <KE1_Delay_us+0x40>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf6:	81fb      	strh	r3, [r7, #14]
	while(delay<0xffff-5){
 8003bf8:	89fb      	ldrh	r3, [r7, #14]
 8003bfa:	f64f 72f9 	movw	r2, #65529	; 0xfff9
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d9f6      	bls.n	8003bf0 <KE1_Delay_us+0x20>
	}
	HAL_TIM_Base_Stop(&htim1);
 8003c02:	4803      	ldr	r0, [pc, #12]	; (8003c10 <KE1_Delay_us+0x40>)
 8003c04:	f003 fbea 	bl	80073dc <HAL_TIM_Base_Stop>
}
 8003c08:	bf00      	nop
 8003c0a:	3710      	adds	r7, #16
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	20000330 	.word	0x20000330

08003c14 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003c18:	4b14      	ldr	r3, [pc, #80]	; (8003c6c <MX_USART1_UART_Init+0x58>)
 8003c1a:	4a15      	ldr	r2, [pc, #84]	; (8003c70 <MX_USART1_UART_Init+0x5c>)
 8003c1c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003c1e:	4b13      	ldr	r3, [pc, #76]	; (8003c6c <MX_USART1_UART_Init+0x58>)
 8003c20:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003c24:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003c26:	4b11      	ldr	r3, [pc, #68]	; (8003c6c <MX_USART1_UART_Init+0x58>)
 8003c28:	2200      	movs	r2, #0
 8003c2a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003c2c:	4b0f      	ldr	r3, [pc, #60]	; (8003c6c <MX_USART1_UART_Init+0x58>)
 8003c2e:	2200      	movs	r2, #0
 8003c30:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003c32:	4b0e      	ldr	r3, [pc, #56]	; (8003c6c <MX_USART1_UART_Init+0x58>)
 8003c34:	2200      	movs	r2, #0
 8003c36:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003c38:	4b0c      	ldr	r3, [pc, #48]	; (8003c6c <MX_USART1_UART_Init+0x58>)
 8003c3a:	220c      	movs	r2, #12
 8003c3c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c3e:	4b0b      	ldr	r3, [pc, #44]	; (8003c6c <MX_USART1_UART_Init+0x58>)
 8003c40:	2200      	movs	r2, #0
 8003c42:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c44:	4b09      	ldr	r3, [pc, #36]	; (8003c6c <MX_USART1_UART_Init+0x58>)
 8003c46:	2200      	movs	r2, #0
 8003c48:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003c4a:	4b08      	ldr	r3, [pc, #32]	; (8003c6c <MX_USART1_UART_Init+0x58>)
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003c50:	4b06      	ldr	r3, [pc, #24]	; (8003c6c <MX_USART1_UART_Init+0x58>)
 8003c52:	2200      	movs	r2, #0
 8003c54:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003c56:	4805      	ldr	r0, [pc, #20]	; (8003c6c <MX_USART1_UART_Init+0x58>)
 8003c58:	f004 fd60 	bl	800871c <HAL_UART_Init>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d001      	beq.n	8003c66 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8003c62:	f7fe fda9 	bl	80027b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003c66:	bf00      	nop
 8003c68:	bd80      	pop	{r7, pc}
 8003c6a:	bf00      	nop
 8003c6c:	20000414 	.word	0x20000414
 8003c70:	40013800 	.word	0x40013800

08003c74 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003c78:	4b14      	ldr	r3, [pc, #80]	; (8003ccc <MX_USART3_UART_Init+0x58>)
 8003c7a:	4a15      	ldr	r2, [pc, #84]	; (8003cd0 <MX_USART3_UART_Init+0x5c>)
 8003c7c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8003c7e:	4b13      	ldr	r3, [pc, #76]	; (8003ccc <MX_USART3_UART_Init+0x58>)
 8003c80:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003c84:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003c86:	4b11      	ldr	r3, [pc, #68]	; (8003ccc <MX_USART3_UART_Init+0x58>)
 8003c88:	2200      	movs	r2, #0
 8003c8a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003c8c:	4b0f      	ldr	r3, [pc, #60]	; (8003ccc <MX_USART3_UART_Init+0x58>)
 8003c8e:	2200      	movs	r2, #0
 8003c90:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003c92:	4b0e      	ldr	r3, [pc, #56]	; (8003ccc <MX_USART3_UART_Init+0x58>)
 8003c94:	2200      	movs	r2, #0
 8003c96:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003c98:	4b0c      	ldr	r3, [pc, #48]	; (8003ccc <MX_USART3_UART_Init+0x58>)
 8003c9a:	220c      	movs	r2, #12
 8003c9c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c9e:	4b0b      	ldr	r3, [pc, #44]	; (8003ccc <MX_USART3_UART_Init+0x58>)
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ca4:	4b09      	ldr	r3, [pc, #36]	; (8003ccc <MX_USART3_UART_Init+0x58>)
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003caa:	4b08      	ldr	r3, [pc, #32]	; (8003ccc <MX_USART3_UART_Init+0x58>)
 8003cac:	2200      	movs	r2, #0
 8003cae:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003cb0:	4b06      	ldr	r3, [pc, #24]	; (8003ccc <MX_USART3_UART_Init+0x58>)
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003cb6:	4805      	ldr	r0, [pc, #20]	; (8003ccc <MX_USART3_UART_Init+0x58>)
 8003cb8:	f004 fd30 	bl	800871c <HAL_UART_Init>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d001      	beq.n	8003cc6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8003cc2:	f7fe fd79 	bl	80027b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003cc6:	bf00      	nop
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	20000498 	.word	0x20000498
 8003cd0:	40004800 	.word	0x40004800

08003cd4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b08c      	sub	sp, #48	; 0x30
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cdc:	f107 031c 	add.w	r3, r7, #28
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	601a      	str	r2, [r3, #0]
 8003ce4:	605a      	str	r2, [r3, #4]
 8003ce6:	609a      	str	r2, [r3, #8]
 8003ce8:	60da      	str	r2, [r3, #12]
 8003cea:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a37      	ldr	r2, [pc, #220]	; (8003dd0 <HAL_UART_MspInit+0xfc>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d132      	bne.n	8003d5c <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003cf6:	4b37      	ldr	r3, [pc, #220]	; (8003dd4 <HAL_UART_MspInit+0x100>)
 8003cf8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cfa:	4a36      	ldr	r2, [pc, #216]	; (8003dd4 <HAL_UART_MspInit+0x100>)
 8003cfc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d00:	6613      	str	r3, [r2, #96]	; 0x60
 8003d02:	4b34      	ldr	r3, [pc, #208]	; (8003dd4 <HAL_UART_MspInit+0x100>)
 8003d04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d0a:	61bb      	str	r3, [r7, #24]
 8003d0c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d0e:	4b31      	ldr	r3, [pc, #196]	; (8003dd4 <HAL_UART_MspInit+0x100>)
 8003d10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d12:	4a30      	ldr	r2, [pc, #192]	; (8003dd4 <HAL_UART_MspInit+0x100>)
 8003d14:	f043 0301 	orr.w	r3, r3, #1
 8003d18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003d1a:	4b2e      	ldr	r3, [pc, #184]	; (8003dd4 <HAL_UART_MspInit+0x100>)
 8003d1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d1e:	f003 0301 	and.w	r3, r3, #1
 8003d22:	617b      	str	r3, [r7, #20]
 8003d24:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003d26:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003d2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d2c:	2302      	movs	r3, #2
 8003d2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d30:	2300      	movs	r3, #0
 8003d32:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d34:	2303      	movs	r3, #3
 8003d36:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003d38:	2307      	movs	r3, #7
 8003d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d3c:	f107 031c 	add.w	r3, r7, #28
 8003d40:	4619      	mov	r1, r3
 8003d42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003d46:	f001 ff03 	bl	8005b50 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	2103      	movs	r1, #3
 8003d4e:	2025      	movs	r0, #37	; 0x25
 8003d50:	f001 fc51 	bl	80055f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003d54:	2025      	movs	r0, #37	; 0x25
 8003d56:	f001 fc6a 	bl	800562e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003d5a:	e035      	b.n	8003dc8 <HAL_UART_MspInit+0xf4>
  else if(uartHandle->Instance==USART3)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a1d      	ldr	r2, [pc, #116]	; (8003dd8 <HAL_UART_MspInit+0x104>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d130      	bne.n	8003dc8 <HAL_UART_MspInit+0xf4>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003d66:	4b1b      	ldr	r3, [pc, #108]	; (8003dd4 <HAL_UART_MspInit+0x100>)
 8003d68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d6a:	4a1a      	ldr	r2, [pc, #104]	; (8003dd4 <HAL_UART_MspInit+0x100>)
 8003d6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d70:	6593      	str	r3, [r2, #88]	; 0x58
 8003d72:	4b18      	ldr	r3, [pc, #96]	; (8003dd4 <HAL_UART_MspInit+0x100>)
 8003d74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d76:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d7a:	613b      	str	r3, [r7, #16]
 8003d7c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d7e:	4b15      	ldr	r3, [pc, #84]	; (8003dd4 <HAL_UART_MspInit+0x100>)
 8003d80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d82:	4a14      	ldr	r2, [pc, #80]	; (8003dd4 <HAL_UART_MspInit+0x100>)
 8003d84:	f043 0302 	orr.w	r3, r3, #2
 8003d88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003d8a:	4b12      	ldr	r3, [pc, #72]	; (8003dd4 <HAL_UART_MspInit+0x100>)
 8003d8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d8e:	f003 0302 	and.w	r3, r3, #2
 8003d92:	60fb      	str	r3, [r7, #12]
 8003d94:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003d96:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003d9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d9c:	2302      	movs	r3, #2
 8003d9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003da0:	2300      	movs	r3, #0
 8003da2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003da4:	2303      	movs	r3, #3
 8003da6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003da8:	2307      	movs	r3, #7
 8003daa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dac:	f107 031c 	add.w	r3, r7, #28
 8003db0:	4619      	mov	r1, r3
 8003db2:	480a      	ldr	r0, [pc, #40]	; (8003ddc <HAL_UART_MspInit+0x108>)
 8003db4:	f001 fecc 	bl	8005b50 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8003db8:	2200      	movs	r2, #0
 8003dba:	2101      	movs	r1, #1
 8003dbc:	2027      	movs	r0, #39	; 0x27
 8003dbe:	f001 fc1a 	bl	80055f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003dc2:	2027      	movs	r0, #39	; 0x27
 8003dc4:	f001 fc33 	bl	800562e <HAL_NVIC_EnableIRQ>
}
 8003dc8:	bf00      	nop
 8003dca:	3730      	adds	r7, #48	; 0x30
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}
 8003dd0:	40013800 	.word	0x40013800
 8003dd4:	40021000 	.word	0x40021000
 8003dd8:	40004800 	.word	0x40004800
 8003ddc:	48000400 	.word	0x48000400

08003de0 <__io_putchar>:
#include <stdio.h>
#include <string.h>
#ifdef __GNUC__
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
PUTCHAR_PROTOTYPE
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b082      	sub	sp, #8
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  // &huart1cubemx????1????
  HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8003de8:	1d39      	adds	r1, r7, #4
 8003dea:	f04f 33ff 	mov.w	r3, #4294967295
 8003dee:	2201      	movs	r2, #1
 8003df0:	4803      	ldr	r0, [pc, #12]	; (8003e00 <__io_putchar+0x20>)
 8003df2:	f004 fce1 	bl	80087b8 <HAL_UART_Transmit>
  return ch;
 8003df6:	687b      	ldr	r3, [r7, #4]
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3708      	adds	r7, #8
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}
 8003e00:	20000414 	.word	0x20000414

08003e04 <HAL_UART_RxCpltCallback>:
uint8_t aucUsart3_Rev_Buf[256] = {0};
volatile uint8_t ucUsart3_In = 0, ucUsart3_Out = 0;


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b082      	sub	sp, #8
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  /* Set transmission flag: transfer complete */
  //printf("T\r\n");
  if(USART3 == UartHandle->Instance) {
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a0b      	ldr	r2, [pc, #44]	; (8003e40 <HAL_UART_RxCpltCallback+0x3c>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d110      	bne.n	8003e38 <HAL_UART_RxCpltCallback+0x34>
		aucUsart3_Rev_Buf[ucUsart3_In++] = ucUart3Ch;
 8003e16:	4b0b      	ldr	r3, [pc, #44]	; (8003e44 <HAL_UART_RxCpltCallback+0x40>)
 8003e18:	781b      	ldrb	r3, [r3, #0]
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	1c5a      	adds	r2, r3, #1
 8003e1e:	b2d1      	uxtb	r1, r2
 8003e20:	4a08      	ldr	r2, [pc, #32]	; (8003e44 <HAL_UART_RxCpltCallback+0x40>)
 8003e22:	7011      	strb	r1, [r2, #0]
 8003e24:	461a      	mov	r2, r3
 8003e26:	4b08      	ldr	r3, [pc, #32]	; (8003e48 <HAL_UART_RxCpltCallback+0x44>)
 8003e28:	7819      	ldrb	r1, [r3, #0]
 8003e2a:	4b08      	ldr	r3, [pc, #32]	; (8003e4c <HAL_UART_RxCpltCallback+0x48>)
 8003e2c:	5499      	strb	r1, [r3, r2]

		HAL_UART_Receive_IT(&huart3, &ucUart3Ch, 1);
 8003e2e:	2201      	movs	r2, #1
 8003e30:	4905      	ldr	r1, [pc, #20]	; (8003e48 <HAL_UART_RxCpltCallback+0x44>)
 8003e32:	4807      	ldr	r0, [pc, #28]	; (8003e50 <HAL_UART_RxCpltCallback+0x4c>)
 8003e34:	f004 fd54 	bl	80088e0 <HAL_UART_Receive_IT>
	}
}
 8003e38:	bf00      	nop
 8003e3a:	3708      	adds	r7, #8
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}
 8003e40:	40004800 	.word	0x40004800
 8003e44:	20000620 	.word	0x20000620
 8003e48:	2000051c 	.word	0x2000051c
 8003e4c:	20000520 	.word	0x20000520
 8003e50:	20000498 	.word	0x20000498

08003e54 <UART_Enable_Receive_IT>:

void UART_Enable_Receive_IT(void)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	af00      	add	r7, sp, #0
  HAL_UART_Receive_IT(&huart3, &ucUart3Ch, 1);
 8003e58:	2201      	movs	r2, #1
 8003e5a:	4903      	ldr	r1, [pc, #12]	; (8003e68 <UART_Enable_Receive_IT+0x14>)
 8003e5c:	4803      	ldr	r0, [pc, #12]	; (8003e6c <UART_Enable_Receive_IT+0x18>)
 8003e5e:	f004 fd3f 	bl	80088e0 <HAL_UART_Receive_IT>
}
 8003e62:	bf00      	nop
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	2000051c 	.word	0x2000051c
 8003e6c:	20000498 	.word	0x20000498

08003e70 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003e70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003ea8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003e74:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003e76:	e003      	b.n	8003e80 <LoopCopyDataInit>

08003e78 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003e78:	4b0c      	ldr	r3, [pc, #48]	; (8003eac <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003e7a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003e7c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003e7e:	3104      	adds	r1, #4

08003e80 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003e80:	480b      	ldr	r0, [pc, #44]	; (8003eb0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003e82:	4b0c      	ldr	r3, [pc, #48]	; (8003eb4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003e84:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003e86:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003e88:	d3f6      	bcc.n	8003e78 <CopyDataInit>
	ldr	r2, =_sbss
 8003e8a:	4a0b      	ldr	r2, [pc, #44]	; (8003eb8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003e8c:	e002      	b.n	8003e94 <LoopFillZerobss>

08003e8e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003e8e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003e90:	f842 3b04 	str.w	r3, [r2], #4

08003e94 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003e94:	4b09      	ldr	r3, [pc, #36]	; (8003ebc <LoopForever+0x16>)
	cmp	r2, r3
 8003e96:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003e98:	d3f9      	bcc.n	8003e8e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003e9a:	f7ff fc2b 	bl	80036f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003e9e:	f006 fc0d 	bl	800a6bc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003ea2:	f7fe fb8d 	bl	80025c0 <main>

08003ea6 <LoopForever>:

LoopForever:
    b LoopForever
 8003ea6:	e7fe      	b.n	8003ea6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003ea8:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8003eac:	0800d57c 	.word	0x0800d57c
	ldr	r0, =_sdata
 8003eb0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003eb4:	200001e8 	.word	0x200001e8
	ldr	r2, =_sbss
 8003eb8:	200001e8 	.word	0x200001e8
	ldr	r3, = _ebss
 8003ebc:	20000774 	.word	0x20000774

08003ec0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003ec0:	e7fe      	b.n	8003ec0 <ADC1_IRQHandler>

08003ec2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ec2:	b580      	push	{r7, lr}
 8003ec4:	b082      	sub	sp, #8
 8003ec6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ecc:	2003      	movs	r0, #3
 8003ece:	f001 fb87 	bl	80055e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003ed2:	2000      	movs	r0, #0
 8003ed4:	f000 f80e 	bl	8003ef4 <HAL_InitTick>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d002      	beq.n	8003ee4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	71fb      	strb	r3, [r7, #7]
 8003ee2:	e001      	b.n	8003ee8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003ee4:	f7ff fab2 	bl	800344c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003ee8:	79fb      	ldrb	r3, [r7, #7]
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3708      	adds	r7, #8
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}
	...

08003ef4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b084      	sub	sp, #16
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003efc:	2300      	movs	r3, #0
 8003efe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003f00:	4b17      	ldr	r3, [pc, #92]	; (8003f60 <HAL_InitTick+0x6c>)
 8003f02:	781b      	ldrb	r3, [r3, #0]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d023      	beq.n	8003f50 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003f08:	4b16      	ldr	r3, [pc, #88]	; (8003f64 <HAL_InitTick+0x70>)
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	4b14      	ldr	r3, [pc, #80]	; (8003f60 <HAL_InitTick+0x6c>)
 8003f0e:	781b      	ldrb	r3, [r3, #0]
 8003f10:	4619      	mov	r1, r3
 8003f12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003f16:	fbb3 f3f1 	udiv	r3, r3, r1
 8003f1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f001 fb93 	bl	800564a <HAL_SYSTICK_Config>
 8003f24:	4603      	mov	r3, r0
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d10f      	bne.n	8003f4a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2b0f      	cmp	r3, #15
 8003f2e:	d809      	bhi.n	8003f44 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003f30:	2200      	movs	r2, #0
 8003f32:	6879      	ldr	r1, [r7, #4]
 8003f34:	f04f 30ff 	mov.w	r0, #4294967295
 8003f38:	f001 fb5d 	bl	80055f6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003f3c:	4a0a      	ldr	r2, [pc, #40]	; (8003f68 <HAL_InitTick+0x74>)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6013      	str	r3, [r2, #0]
 8003f42:	e007      	b.n	8003f54 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	73fb      	strb	r3, [r7, #15]
 8003f48:	e004      	b.n	8003f54 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	73fb      	strb	r3, [r7, #15]
 8003f4e:	e001      	b.n	8003f54 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3710      	adds	r7, #16
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	2000001c 	.word	0x2000001c
 8003f64:	20000014 	.word	0x20000014
 8003f68:	20000018 	.word	0x20000018

08003f6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003f70:	4b06      	ldr	r3, [pc, #24]	; (8003f8c <HAL_IncTick+0x20>)
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	461a      	mov	r2, r3
 8003f76:	4b06      	ldr	r3, [pc, #24]	; (8003f90 <HAL_IncTick+0x24>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4413      	add	r3, r2
 8003f7c:	4a04      	ldr	r2, [pc, #16]	; (8003f90 <HAL_IncTick+0x24>)
 8003f7e:	6013      	str	r3, [r2, #0]
}
 8003f80:	bf00      	nop
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr
 8003f8a:	bf00      	nop
 8003f8c:	2000001c 	.word	0x2000001c
 8003f90:	20000624 	.word	0x20000624

08003f94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f94:	b480      	push	{r7}
 8003f96:	af00      	add	r7, sp, #0
  return uwTick;
 8003f98:	4b03      	ldr	r3, [pc, #12]	; (8003fa8 <HAL_GetTick+0x14>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa4:	4770      	bx	lr
 8003fa6:	bf00      	nop
 8003fa8:	20000624 	.word	0x20000624

08003fac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b084      	sub	sp, #16
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003fb4:	f7ff ffee 	bl	8003f94 <HAL_GetTick>
 8003fb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fc4:	d005      	beq.n	8003fd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003fc6:	4b0a      	ldr	r3, [pc, #40]	; (8003ff0 <HAL_Delay+0x44>)
 8003fc8:	781b      	ldrb	r3, [r3, #0]
 8003fca:	461a      	mov	r2, r3
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	4413      	add	r3, r2
 8003fd0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003fd2:	bf00      	nop
 8003fd4:	f7ff ffde 	bl	8003f94 <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	68fa      	ldr	r2, [r7, #12]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d8f7      	bhi.n	8003fd4 <HAL_Delay+0x28>
  {
  }
}
 8003fe4:	bf00      	nop
 8003fe6:	bf00      	nop
 8003fe8:	3710      	adds	r7, #16
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	2000001c 	.word	0x2000001c

08003ff4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	431a      	orrs	r2, r3
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	609a      	str	r2, [r3, #8]
}
 800400e:	bf00      	nop
 8004010:	370c      	adds	r7, #12
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr

0800401a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800401a:	b480      	push	{r7}
 800401c:	b083      	sub	sp, #12
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
 8004022:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	431a      	orrs	r2, r3
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	609a      	str	r2, [r3, #8]
}
 8004034:	bf00      	nop
 8004036:	370c      	adds	r7, #12
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr

08004040 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004040:	b480      	push	{r7}
 8004042:	b083      	sub	sp, #12
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8004050:	4618      	mov	r0, r3
 8004052:	370c      	adds	r7, #12
 8004054:	46bd      	mov	sp, r7
 8004056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405a:	4770      	bx	lr

0800405c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800405c:	b480      	push	{r7}
 800405e:	b087      	sub	sp, #28
 8004060:	af00      	add	r7, sp, #0
 8004062:	60f8      	str	r0, [r7, #12]
 8004064:	60b9      	str	r1, [r7, #8]
 8004066:	607a      	str	r2, [r7, #4]
 8004068:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	3360      	adds	r3, #96	; 0x60
 800406e:	461a      	mov	r2, r3
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	009b      	lsls	r3, r3, #2
 8004074:	4413      	add	r3, r2
 8004076:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	4b08      	ldr	r3, [pc, #32]	; (80040a0 <LL_ADC_SetOffset+0x44>)
 800407e:	4013      	ands	r3, r2
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8004086:	683a      	ldr	r2, [r7, #0]
 8004088:	430a      	orrs	r2, r1
 800408a:	4313      	orrs	r3, r2
 800408c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004094:	bf00      	nop
 8004096:	371c      	adds	r7, #28
 8004098:	46bd      	mov	sp, r7
 800409a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409e:	4770      	bx	lr
 80040a0:	03fff000 	.word	0x03fff000

080040a4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b085      	sub	sp, #20
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
 80040ac:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	3360      	adds	r3, #96	; 0x60
 80040b2:	461a      	mov	r2, r3
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	009b      	lsls	r3, r3, #2
 80040b8:	4413      	add	r3, r2
 80040ba:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3714      	adds	r7, #20
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr

080040d0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b087      	sub	sp, #28
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	60f8      	str	r0, [r7, #12]
 80040d8:	60b9      	str	r1, [r7, #8]
 80040da:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	3360      	adds	r3, #96	; 0x60
 80040e0:	461a      	mov	r2, r3
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	4413      	add	r3, r2
 80040e8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	431a      	orrs	r2, r3
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80040fa:	bf00      	nop
 80040fc:	371c      	adds	r7, #28
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr

08004106 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8004106:	b480      	push	{r7}
 8004108:	b083      	sub	sp, #12
 800410a:	af00      	add	r7, sp, #0
 800410c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	68db      	ldr	r3, [r3, #12]
 8004112:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004116:	2b00      	cmp	r3, #0
 8004118:	d101      	bne.n	800411e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800411a:	2301      	movs	r3, #1
 800411c:	e000      	b.n	8004120 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800411e:	2300      	movs	r3, #0
}
 8004120:	4618      	mov	r0, r3
 8004122:	370c      	adds	r7, #12
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr

0800412c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800412c:	b480      	push	{r7}
 800412e:	b087      	sub	sp, #28
 8004130:	af00      	add	r7, sp, #0
 8004132:	60f8      	str	r0, [r7, #12]
 8004134:	60b9      	str	r1, [r7, #8]
 8004136:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	3330      	adds	r3, #48	; 0x30
 800413c:	461a      	mov	r2, r3
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	0a1b      	lsrs	r3, r3, #8
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	f003 030c 	and.w	r3, r3, #12
 8004148:	4413      	add	r3, r2
 800414a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	f003 031f 	and.w	r3, r3, #31
 8004156:	211f      	movs	r1, #31
 8004158:	fa01 f303 	lsl.w	r3, r1, r3
 800415c:	43db      	mvns	r3, r3
 800415e:	401a      	ands	r2, r3
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	0e9b      	lsrs	r3, r3, #26
 8004164:	f003 011f 	and.w	r1, r3, #31
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	f003 031f 	and.w	r3, r3, #31
 800416e:	fa01 f303 	lsl.w	r3, r1, r3
 8004172:	431a      	orrs	r2, r3
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004178:	bf00      	nop
 800417a:	371c      	adds	r7, #28
 800417c:	46bd      	mov	sp, r7
 800417e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004182:	4770      	bx	lr

08004184 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004184:	b480      	push	{r7}
 8004186:	b087      	sub	sp, #28
 8004188:	af00      	add	r7, sp, #0
 800418a:	60f8      	str	r0, [r7, #12]
 800418c:	60b9      	str	r1, [r7, #8]
 800418e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	3314      	adds	r3, #20
 8004194:	461a      	mov	r2, r3
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	0e5b      	lsrs	r3, r3, #25
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	f003 0304 	and.w	r3, r3, #4
 80041a0:	4413      	add	r3, r2
 80041a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	0d1b      	lsrs	r3, r3, #20
 80041ac:	f003 031f 	and.w	r3, r3, #31
 80041b0:	2107      	movs	r1, #7
 80041b2:	fa01 f303 	lsl.w	r3, r1, r3
 80041b6:	43db      	mvns	r3, r3
 80041b8:	401a      	ands	r2, r3
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	0d1b      	lsrs	r3, r3, #20
 80041be:	f003 031f 	and.w	r3, r3, #31
 80041c2:	6879      	ldr	r1, [r7, #4]
 80041c4:	fa01 f303 	lsl.w	r3, r1, r3
 80041c8:	431a      	orrs	r2, r3
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80041ce:	bf00      	nop
 80041d0:	371c      	adds	r7, #28
 80041d2:	46bd      	mov	sp, r7
 80041d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d8:	4770      	bx	lr
	...

080041dc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80041dc:	b480      	push	{r7}
 80041de:	b085      	sub	sp, #20
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	60f8      	str	r0, [r7, #12]
 80041e4:	60b9      	str	r1, [r7, #8]
 80041e6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041f4:	43db      	mvns	r3, r3
 80041f6:	401a      	ands	r2, r3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	f003 0318 	and.w	r3, r3, #24
 80041fe:	4908      	ldr	r1, [pc, #32]	; (8004220 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004200:	40d9      	lsrs	r1, r3
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	400b      	ands	r3, r1
 8004206:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800420a:	431a      	orrs	r2, r3
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004212:	bf00      	nop
 8004214:	3714      	adds	r7, #20
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr
 800421e:	bf00      	nop
 8004220:	0007ffff 	.word	0x0007ffff

08004224 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004224:	b480      	push	{r7}
 8004226:	b083      	sub	sp, #12
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004234:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004238:	687a      	ldr	r2, [r7, #4]
 800423a:	6093      	str	r3, [r2, #8]
}
 800423c:	bf00      	nop
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr

08004248 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004258:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800425c:	d101      	bne.n	8004262 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800425e:	2301      	movs	r3, #1
 8004260:	e000      	b.n	8004264 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004262:	2300      	movs	r3, #0
}
 8004264:	4618      	mov	r0, r3
 8004266:	370c      	adds	r7, #12
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr

08004270 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004270:	b480      	push	{r7}
 8004272:	b083      	sub	sp, #12
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8004280:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004284:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800428c:	bf00      	nop
 800428e:	370c      	adds	r7, #12
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr

08004298 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8004298:	b480      	push	{r7}
 800429a:	b083      	sub	sp, #12
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042a8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80042ac:	d101      	bne.n	80042b2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80042ae:	2301      	movs	r3, #1
 80042b0:	e000      	b.n	80042b4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80042b2:	2300      	movs	r3, #0
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	370c      	adds	r7, #12
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b083      	sub	sp, #12
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80042d0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80042d4:	f043 0201 	orr.w	r2, r3, #1
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80042dc:	bf00      	nop
 80042de:	370c      	adds	r7, #12
 80042e0:	46bd      	mov	sp, r7
 80042e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e6:	4770      	bx	lr

080042e8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b083      	sub	sp, #12
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80042f8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80042fc:	f043 0202 	orr.w	r2, r3, #2
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004304:	bf00      	nop
 8004306:	370c      	adds	r7, #12
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr

08004310 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8004310:	b480      	push	{r7}
 8004312:	b083      	sub	sp, #12
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	689b      	ldr	r3, [r3, #8]
 800431c:	f003 0301 	and.w	r3, r3, #1
 8004320:	2b01      	cmp	r3, #1
 8004322:	d101      	bne.n	8004328 <LL_ADC_IsEnabled+0x18>
 8004324:	2301      	movs	r3, #1
 8004326:	e000      	b.n	800432a <LL_ADC_IsEnabled+0x1a>
 8004328:	2300      	movs	r3, #0
}
 800432a:	4618      	mov	r0, r3
 800432c:	370c      	adds	r7, #12
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr

08004336 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8004336:	b480      	push	{r7}
 8004338:	b083      	sub	sp, #12
 800433a:	af00      	add	r7, sp, #0
 800433c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	f003 0302 	and.w	r3, r3, #2
 8004346:	2b02      	cmp	r3, #2
 8004348:	d101      	bne.n	800434e <LL_ADC_IsDisableOngoing+0x18>
 800434a:	2301      	movs	r3, #1
 800434c:	e000      	b.n	8004350 <LL_ADC_IsDisableOngoing+0x1a>
 800434e:	2300      	movs	r3, #0
}
 8004350:	4618      	mov	r0, r3
 8004352:	370c      	adds	r7, #12
 8004354:	46bd      	mov	sp, r7
 8004356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435a:	4770      	bx	lr

0800435c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800435c:	b480      	push	{r7}
 800435e:	b083      	sub	sp, #12
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800436c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004370:	f043 0204 	orr.w	r2, r3, #4
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004378:	bf00      	nop
 800437a:	370c      	adds	r7, #12
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr

08004384 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8004384:	b480      	push	{r7}
 8004386:	b083      	sub	sp, #12
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004394:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004398:	f043 0210 	orr.w	r2, r3, #16
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80043a0:	bf00      	nop
 80043a2:	370c      	adds	r7, #12
 80043a4:	46bd      	mov	sp, r7
 80043a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043aa:	4770      	bx	lr

080043ac <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	f003 0304 	and.w	r3, r3, #4
 80043bc:	2b04      	cmp	r3, #4
 80043be:	d101      	bne.n	80043c4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80043c0:	2301      	movs	r3, #1
 80043c2:	e000      	b.n	80043c6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80043c4:	2300      	movs	r3, #0
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	370c      	adds	r7, #12
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr

080043d2 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80043d2:	b480      	push	{r7}
 80043d4:	b083      	sub	sp, #12
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80043e2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80043e6:	f043 0220 	orr.w	r2, r3, #32
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80043ee:	bf00      	nop
 80043f0:	370c      	adds	r7, #12
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr

080043fa <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80043fa:	b480      	push	{r7}
 80043fc:	b083      	sub	sp, #12
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	f003 0308 	and.w	r3, r3, #8
 800440a:	2b08      	cmp	r3, #8
 800440c:	d101      	bne.n	8004412 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800440e:	2301      	movs	r3, #1
 8004410:	e000      	b.n	8004414 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004412:	2300      	movs	r3, #0
}
 8004414:	4618      	mov	r0, r3
 8004416:	370c      	adds	r7, #12
 8004418:	46bd      	mov	sp, r7
 800441a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441e:	4770      	bx	lr

08004420 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b088      	sub	sp, #32
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004428:	2300      	movs	r3, #0
 800442a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800442c:	2300      	movs	r3, #0
 800442e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d101      	bne.n	800443a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	e12c      	b.n	8004694 <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	691b      	ldr	r3, [r3, #16]
 800443e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004444:	2b00      	cmp	r3, #0
 8004446:	d109      	bne.n	800445c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004448:	6878      	ldr	r0, [r7, #4]
 800444a:	f7fc fdcf 	bl	8000fec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2200      	movs	r2, #0
 8004452:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2200      	movs	r2, #0
 8004458:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4618      	mov	r0, r3
 8004462:	f7ff fef1 	bl	8004248 <LL_ADC_IsDeepPowerDownEnabled>
 8004466:	4603      	mov	r3, r0
 8004468:	2b00      	cmp	r3, #0
 800446a:	d004      	beq.n	8004476 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4618      	mov	r0, r3
 8004472:	f7ff fed7 	bl	8004224 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4618      	mov	r0, r3
 800447c:	f7ff ff0c 	bl	8004298 <LL_ADC_IsInternalRegulatorEnabled>
 8004480:	4603      	mov	r3, r0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d115      	bne.n	80044b2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4618      	mov	r0, r3
 800448c:	f7ff fef0 	bl	8004270 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004490:	4b82      	ldr	r3, [pc, #520]	; (800469c <HAL_ADC_Init+0x27c>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	099b      	lsrs	r3, r3, #6
 8004496:	4a82      	ldr	r2, [pc, #520]	; (80046a0 <HAL_ADC_Init+0x280>)
 8004498:	fba2 2303 	umull	r2, r3, r2, r3
 800449c:	099b      	lsrs	r3, r3, #6
 800449e:	3301      	adds	r3, #1
 80044a0:	005b      	lsls	r3, r3, #1
 80044a2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80044a4:	e002      	b.n	80044ac <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	3b01      	subs	r3, #1
 80044aa:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d1f9      	bne.n	80044a6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4618      	mov	r0, r3
 80044b8:	f7ff feee 	bl	8004298 <LL_ADC_IsInternalRegulatorEnabled>
 80044bc:	4603      	mov	r3, r0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d10d      	bne.n	80044de <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044c6:	f043 0210 	orr.w	r2, r3, #16
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044d2:	f043 0201 	orr.w	r2, r3, #1
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4618      	mov	r0, r3
 80044e4:	f7ff ff62 	bl	80043ac <LL_ADC_REG_IsConversionOngoing>
 80044e8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044ee:	f003 0310 	and.w	r3, r3, #16
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	f040 80c5 	bne.w	8004682 <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	f040 80c1 	bne.w	8004682 <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004504:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004508:	f043 0202 	orr.w	r2, r3, #2
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4618      	mov	r0, r3
 8004516:	f7ff fefb 	bl	8004310 <LL_ADC_IsEnabled>
 800451a:	4603      	mov	r3, r0
 800451c:	2b00      	cmp	r3, #0
 800451e:	d10b      	bne.n	8004538 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004520:	4860      	ldr	r0, [pc, #384]	; (80046a4 <HAL_ADC_Init+0x284>)
 8004522:	f7ff fef5 	bl	8004310 <LL_ADC_IsEnabled>
 8004526:	4603      	mov	r3, r0
 8004528:	2b00      	cmp	r3, #0
 800452a:	d105      	bne.n	8004538 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	4619      	mov	r1, r3
 8004532:	485d      	ldr	r0, [pc, #372]	; (80046a8 <HAL_ADC_Init+0x288>)
 8004534:	f7ff fd5e 	bl	8003ff4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	7e5b      	ldrb	r3, [r3, #25]
 800453c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004542:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8004548:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800454e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004556:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004558:	4313      	orrs	r3, r2
 800455a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004562:	2b01      	cmp	r3, #1
 8004564:	d106      	bne.n	8004574 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800456a:	3b01      	subs	r3, #1
 800456c:	045b      	lsls	r3, r3, #17
 800456e:	69ba      	ldr	r2, [r7, #24]
 8004570:	4313      	orrs	r3, r2
 8004572:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004578:	2b00      	cmp	r3, #0
 800457a:	d009      	beq.n	8004590 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004580:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004588:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800458a:	69ba      	ldr	r2, [r7, #24]
 800458c:	4313      	orrs	r3, r2
 800458e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	68da      	ldr	r2, [r3, #12]
 8004596:	4b45      	ldr	r3, [pc, #276]	; (80046ac <HAL_ADC_Init+0x28c>)
 8004598:	4013      	ands	r3, r2
 800459a:	687a      	ldr	r2, [r7, #4]
 800459c:	6812      	ldr	r2, [r2, #0]
 800459e:	69b9      	ldr	r1, [r7, #24]
 80045a0:	430b      	orrs	r3, r1
 80045a2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4618      	mov	r0, r3
 80045aa:	f7ff feff 	bl	80043ac <LL_ADC_REG_IsConversionOngoing>
 80045ae:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4618      	mov	r0, r3
 80045b6:	f7ff ff20 	bl	80043fa <LL_ADC_INJ_IsConversionOngoing>
 80045ba:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d13d      	bne.n	800463e <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d13a      	bne.n	800463e <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80045cc:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80045d4:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80045d6:	4313      	orrs	r3, r2
 80045d8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	68db      	ldr	r3, [r3, #12]
 80045e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80045e4:	f023 0302 	bic.w	r3, r3, #2
 80045e8:	687a      	ldr	r2, [r7, #4]
 80045ea:	6812      	ldr	r2, [r2, #0]
 80045ec:	69b9      	ldr	r1, [r7, #24]
 80045ee:	430b      	orrs	r3, r1
 80045f0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d118      	bne.n	800462e <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	691b      	ldr	r3, [r3, #16]
 8004602:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004606:	f023 0304 	bic.w	r3, r3, #4
 800460a:	687a      	ldr	r2, [r7, #4]
 800460c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004612:	4311      	orrs	r1, r2
 8004614:	687a      	ldr	r2, [r7, #4]
 8004616:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004618:	4311      	orrs	r1, r2
 800461a:	687a      	ldr	r2, [r7, #4]
 800461c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800461e:	430a      	orrs	r2, r1
 8004620:	431a      	orrs	r2, r3
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f042 0201 	orr.w	r2, r2, #1
 800462a:	611a      	str	r2, [r3, #16]
 800462c:	e007      	b.n	800463e <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	691a      	ldr	r2, [r3, #16]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f022 0201 	bic.w	r2, r2, #1
 800463c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	691b      	ldr	r3, [r3, #16]
 8004642:	2b01      	cmp	r3, #1
 8004644:	d10c      	bne.n	8004660 <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800464c:	f023 010f 	bic.w	r1, r3, #15
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	69db      	ldr	r3, [r3, #28]
 8004654:	1e5a      	subs	r2, r3, #1
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	430a      	orrs	r2, r1
 800465c:	631a      	str	r2, [r3, #48]	; 0x30
 800465e:	e007      	b.n	8004670 <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f022 020f 	bic.w	r2, r2, #15
 800466e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004674:	f023 0303 	bic.w	r3, r3, #3
 8004678:	f043 0201 	orr.w	r2, r3, #1
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	655a      	str	r2, [r3, #84]	; 0x54
 8004680:	e007      	b.n	8004692 <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004686:	f043 0210 	orr.w	r2, r3, #16
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004692:	7ffb      	ldrb	r3, [r7, #31]
}
 8004694:	4618      	mov	r0, r3
 8004696:	3720      	adds	r7, #32
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}
 800469c:	20000014 	.word	0x20000014
 80046a0:	053e2d63 	.word	0x053e2d63
 80046a4:	50040000 	.word	0x50040000
 80046a8:	50040300 	.word	0x50040300
 80046ac:	fff0c007 	.word	0xfff0c007

080046b0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b084      	sub	sp, #16
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80046be:	2b01      	cmp	r3, #1
 80046c0:	d101      	bne.n	80046c6 <HAL_ADC_Stop+0x16>
 80046c2:	2302      	movs	r3, #2
 80046c4:	e023      	b.n	800470e <HAL_ADC_Stop+0x5e>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2201      	movs	r2, #1
 80046ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80046ce:	2103      	movs	r1, #3
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f000 fca3 	bl	800501c <ADC_ConversionStop>
 80046d6:	4603      	mov	r3, r0
 80046d8:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80046da:	7bfb      	ldrb	r3, [r7, #15]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d111      	bne.n	8004704 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80046e0:	6878      	ldr	r0, [r7, #4]
 80046e2:	f000 fdb9 	bl	8005258 <ADC_Disable>
 80046e6:	4603      	mov	r3, r0
 80046e8:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80046ea:	7bfb      	ldrb	r3, [r7, #15]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d109      	bne.n	8004704 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046f4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80046f8:	f023 0301 	bic.w	r3, r3, #1
 80046fc:	f043 0201 	orr.w	r2, r3, #1
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2200      	movs	r2, #0
 8004708:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800470c:	7bfb      	ldrb	r3, [r7, #15]
}
 800470e:	4618      	mov	r0, r3
 8004710:	3710      	adds	r7, #16
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}
	...

08004718 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b086      	sub	sp, #24
 800471c:	af00      	add	r7, sp, #0
 800471e:	60f8      	str	r0, [r7, #12]
 8004720:	60b9      	str	r1, [r7, #8]
 8004722:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4618      	mov	r0, r3
 800472a:	f7ff fe3f 	bl	80043ac <LL_ADC_REG_IsConversionOngoing>
 800472e:	4603      	mov	r3, r0
 8004730:	2b00      	cmp	r3, #0
 8004732:	d167      	bne.n	8004804 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800473a:	2b01      	cmp	r3, #1
 800473c:	d101      	bne.n	8004742 <HAL_ADC_Start_DMA+0x2a>
 800473e:	2302      	movs	r3, #2
 8004740:	e063      	b.n	800480a <HAL_ADC_Start_DMA+0xf2>
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2201      	movs	r2, #1
 8004746:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800474a:	68f8      	ldr	r0, [r7, #12]
 800474c:	f000 fd22 	bl	8005194 <ADC_Enable>
 8004750:	4603      	mov	r3, r0
 8004752:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004754:	7dfb      	ldrb	r3, [r7, #23]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d14f      	bne.n	80047fa <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800475e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004762:	f023 0301 	bic.w	r3, r3, #1
 8004766:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	655a      	str	r2, [r3, #84]	; 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004772:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004776:	2b00      	cmp	r3, #0
 8004778:	d006      	beq.n	8004788 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800477e:	f023 0206 	bic.w	r2, r3, #6
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	659a      	str	r2, [r3, #88]	; 0x58
 8004786:	e002      	b.n	800478e <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2200      	movs	r2, #0
 800478c:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004792:	4a20      	ldr	r2, [pc, #128]	; (8004814 <HAL_ADC_Start_DMA+0xfc>)
 8004794:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800479a:	4a1f      	ldr	r2, [pc, #124]	; (8004818 <HAL_ADC_Start_DMA+0x100>)
 800479c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047a2:	4a1e      	ldr	r2, [pc, #120]	; (800481c <HAL_ADC_Start_DMA+0x104>)
 80047a4:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	221c      	movs	r2, #28
 80047ac:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2200      	movs	r2, #0
 80047b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	685a      	ldr	r2, [r3, #4]
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f042 0210 	orr.w	r2, r2, #16
 80047c4:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	68da      	ldr	r2, [r3, #12]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f042 0201 	orr.w	r2, r2, #1
 80047d4:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	3340      	adds	r3, #64	; 0x40
 80047e0:	4619      	mov	r1, r3
 80047e2:	68ba      	ldr	r2, [r7, #8]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	f000 fff5 	bl	80057d4 <HAL_DMA_Start_IT>
 80047ea:	4603      	mov	r3, r0
 80047ec:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4618      	mov	r0, r3
 80047f4:	f7ff fdb2 	bl	800435c <LL_ADC_REG_StartConversion>
 80047f8:	e006      	b.n	8004808 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2200      	movs	r2, #0
 80047fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8004802:	e001      	b.n	8004808 <HAL_ADC_Start_DMA+0xf0>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004804:	2302      	movs	r3, #2
 8004806:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004808:	7dfb      	ldrb	r3, [r7, #23]
}
 800480a:	4618      	mov	r0, r3
 800480c:	3718      	adds	r7, #24
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}
 8004812:	bf00      	nop
 8004814:	08005317 	.word	0x08005317
 8004818:	080053ef 	.word	0x080053ef
 800481c:	0800540b 	.word	0x0800540b

08004820 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004820:	b480      	push	{r7}
 8004822:	b083      	sub	sp, #12
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004828:	bf00      	nop
 800482a:	370c      	adds	r7, #12
 800482c:	46bd      	mov	sp, r7
 800482e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004832:	4770      	bx	lr

08004834 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004834:	b480      	push	{r7}
 8004836:	b083      	sub	sp, #12
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800483c:	bf00      	nop
 800483e:	370c      	adds	r7, #12
 8004840:	46bd      	mov	sp, r7
 8004842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004846:	4770      	bx	lr

08004848 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004848:	b480      	push	{r7}
 800484a:	b083      	sub	sp, #12
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004850:	bf00      	nop
 8004852:	370c      	adds	r7, #12
 8004854:	46bd      	mov	sp, r7
 8004856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485a:	4770      	bx	lr

0800485c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b0b6      	sub	sp, #216	; 0xd8
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004866:	2300      	movs	r3, #0
 8004868:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800486c:	2300      	movs	r3, #0
 800486e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004876:	2b01      	cmp	r3, #1
 8004878:	d101      	bne.n	800487e <HAL_ADC_ConfigChannel+0x22>
 800487a:	2302      	movs	r3, #2
 800487c:	e3b9      	b.n	8004ff2 <HAL_ADC_ConfigChannel+0x796>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2201      	movs	r2, #1
 8004882:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4618      	mov	r0, r3
 800488c:	f7ff fd8e 	bl	80043ac <LL_ADC_REG_IsConversionOngoing>
 8004890:	4603      	mov	r3, r0
 8004892:	2b00      	cmp	r3, #0
 8004894:	f040 839e 	bne.w	8004fd4 <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	2b05      	cmp	r3, #5
 800489e:	d824      	bhi.n	80048ea <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	3b02      	subs	r3, #2
 80048a6:	2b03      	cmp	r3, #3
 80048a8:	d81b      	bhi.n	80048e2 <HAL_ADC_ConfigChannel+0x86>
 80048aa:	a201      	add	r2, pc, #4	; (adr r2, 80048b0 <HAL_ADC_ConfigChannel+0x54>)
 80048ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048b0:	080048c1 	.word	0x080048c1
 80048b4:	080048c9 	.word	0x080048c9
 80048b8:	080048d1 	.word	0x080048d1
 80048bc:	080048d9 	.word	0x080048d9
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	220c      	movs	r2, #12
 80048c4:	605a      	str	r2, [r3, #4]
          break;
 80048c6:	e010      	b.n	80048ea <HAL_ADC_ConfigChannel+0x8e>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	2212      	movs	r2, #18
 80048cc:	605a      	str	r2, [r3, #4]
          break;
 80048ce:	e00c      	b.n	80048ea <HAL_ADC_ConfigChannel+0x8e>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	2218      	movs	r2, #24
 80048d4:	605a      	str	r2, [r3, #4]
          break;
 80048d6:	e008      	b.n	80048ea <HAL_ADC_ConfigChannel+0x8e>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	f44f 7280 	mov.w	r2, #256	; 0x100
 80048de:	605a      	str	r2, [r3, #4]
          break;
 80048e0:	e003      	b.n	80048ea <HAL_ADC_ConfigChannel+0x8e>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	2206      	movs	r2, #6
 80048e6:	605a      	str	r2, [r3, #4]
          break;
 80048e8:	bf00      	nop
      }
    }
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6818      	ldr	r0, [r3, #0]
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	6859      	ldr	r1, [r3, #4]
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	461a      	mov	r2, r3
 80048f8:	f7ff fc18 	bl	800412c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4618      	mov	r0, r3
 8004902:	f7ff fd53 	bl	80043ac <LL_ADC_REG_IsConversionOngoing>
 8004906:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4618      	mov	r0, r3
 8004910:	f7ff fd73 	bl	80043fa <LL_ADC_INJ_IsConversionOngoing>
 8004914:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004918:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800491c:	2b00      	cmp	r3, #0
 800491e:	f040 81a6 	bne.w	8004c6e <HAL_ADC_ConfigChannel+0x412>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004922:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004926:	2b00      	cmp	r3, #0
 8004928:	f040 81a1 	bne.w	8004c6e <HAL_ADC_ConfigChannel+0x412>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6818      	ldr	r0, [r3, #0]
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	6819      	ldr	r1, [r3, #0]
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	461a      	mov	r2, r3
 800493a:	f7ff fc23 	bl	8004184 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	695a      	ldr	r2, [r3, #20]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	68db      	ldr	r3, [r3, #12]
 8004948:	08db      	lsrs	r3, r3, #3
 800494a:	f003 0303 	and.w	r3, r3, #3
 800494e:	005b      	lsls	r3, r3, #1
 8004950:	fa02 f303 	lsl.w	r3, r2, r3
 8004954:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	691b      	ldr	r3, [r3, #16]
 800495c:	2b04      	cmp	r3, #4
 800495e:	d00a      	beq.n	8004976 <HAL_ADC_ConfigChannel+0x11a>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6818      	ldr	r0, [r3, #0]
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	6919      	ldr	r1, [r3, #16]
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004970:	f7ff fb74 	bl	800405c <LL_ADC_SetOffset>
 8004974:	e17b      	b.n	8004c6e <HAL_ADC_ConfigChannel+0x412>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	2100      	movs	r1, #0
 800497c:	4618      	mov	r0, r3
 800497e:	f7ff fb91 	bl	80040a4 <LL_ADC_GetOffsetChannel>
 8004982:	4603      	mov	r3, r0
 8004984:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004988:	2b00      	cmp	r3, #0
 800498a:	d10a      	bne.n	80049a2 <HAL_ADC_ConfigChannel+0x146>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	2100      	movs	r1, #0
 8004992:	4618      	mov	r0, r3
 8004994:	f7ff fb86 	bl	80040a4 <LL_ADC_GetOffsetChannel>
 8004998:	4603      	mov	r3, r0
 800499a:	0e9b      	lsrs	r3, r3, #26
 800499c:	f003 021f 	and.w	r2, r3, #31
 80049a0:	e01e      	b.n	80049e0 <HAL_ADC_ConfigChannel+0x184>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	2100      	movs	r1, #0
 80049a8:	4618      	mov	r0, r3
 80049aa:	f7ff fb7b 	bl	80040a4 <LL_ADC_GetOffsetChannel>
 80049ae:	4603      	mov	r3, r0
 80049b0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049b4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80049b8:	fa93 f3a3 	rbit	r3, r3
 80049bc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80049c0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80049c4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80049c8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d101      	bne.n	80049d4 <HAL_ADC_ConfigChannel+0x178>
  {
    return 32U;
 80049d0:	2320      	movs	r3, #32
 80049d2:	e004      	b.n	80049de <HAL_ADC_ConfigChannel+0x182>
  }
  return __builtin_clz(value);
 80049d4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80049d8:	fab3 f383 	clz	r3, r3
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d105      	bne.n	80049f8 <HAL_ADC_ConfigChannel+0x19c>
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	0e9b      	lsrs	r3, r3, #26
 80049f2:	f003 031f 	and.w	r3, r3, #31
 80049f6:	e018      	b.n	8004a2a <HAL_ADC_ConfigChannel+0x1ce>
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a00:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004a04:	fa93 f3a3 	rbit	r3, r3
 8004a08:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8004a0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004a10:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8004a14:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d101      	bne.n	8004a20 <HAL_ADC_ConfigChannel+0x1c4>
    return 32U;
 8004a1c:	2320      	movs	r3, #32
 8004a1e:	e004      	b.n	8004a2a <HAL_ADC_ConfigChannel+0x1ce>
  return __builtin_clz(value);
 8004a20:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004a24:	fab3 f383 	clz	r3, r3
 8004a28:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004a2a:	429a      	cmp	r2, r3
 8004a2c:	d106      	bne.n	8004a3c <HAL_ADC_ConfigChannel+0x1e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	2200      	movs	r2, #0
 8004a34:	2100      	movs	r1, #0
 8004a36:	4618      	mov	r0, r3
 8004a38:	f7ff fb4a 	bl	80040d0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	2101      	movs	r1, #1
 8004a42:	4618      	mov	r0, r3
 8004a44:	f7ff fb2e 	bl	80040a4 <LL_ADC_GetOffsetChannel>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d10a      	bne.n	8004a68 <HAL_ADC_ConfigChannel+0x20c>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	2101      	movs	r1, #1
 8004a58:	4618      	mov	r0, r3
 8004a5a:	f7ff fb23 	bl	80040a4 <LL_ADC_GetOffsetChannel>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	0e9b      	lsrs	r3, r3, #26
 8004a62:	f003 021f 	and.w	r2, r3, #31
 8004a66:	e01e      	b.n	8004aa6 <HAL_ADC_ConfigChannel+0x24a>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	2101      	movs	r1, #1
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f7ff fb18 	bl	80040a4 <LL_ADC_GetOffsetChannel>
 8004a74:	4603      	mov	r3, r0
 8004a76:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a7a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004a7e:	fa93 f3a3 	rbit	r3, r3
 8004a82:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8004a86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004a8a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8004a8e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d101      	bne.n	8004a9a <HAL_ADC_ConfigChannel+0x23e>
    return 32U;
 8004a96:	2320      	movs	r3, #32
 8004a98:	e004      	b.n	8004aa4 <HAL_ADC_ConfigChannel+0x248>
  return __builtin_clz(value);
 8004a9a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004a9e:	fab3 f383 	clz	r3, r3
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d105      	bne.n	8004abe <HAL_ADC_ConfigChannel+0x262>
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	0e9b      	lsrs	r3, r3, #26
 8004ab8:	f003 031f 	and.w	r3, r3, #31
 8004abc:	e018      	b.n	8004af0 <HAL_ADC_ConfigChannel+0x294>
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ac6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004aca:	fa93 f3a3 	rbit	r3, r3
 8004ace:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8004ad2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004ad6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8004ada:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d101      	bne.n	8004ae6 <HAL_ADC_ConfigChannel+0x28a>
    return 32U;
 8004ae2:	2320      	movs	r3, #32
 8004ae4:	e004      	b.n	8004af0 <HAL_ADC_ConfigChannel+0x294>
  return __builtin_clz(value);
 8004ae6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004aea:	fab3 f383 	clz	r3, r3
 8004aee:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004af0:	429a      	cmp	r2, r3
 8004af2:	d106      	bne.n	8004b02 <HAL_ADC_ConfigChannel+0x2a6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	2200      	movs	r2, #0
 8004afa:	2101      	movs	r1, #1
 8004afc:	4618      	mov	r0, r3
 8004afe:	f7ff fae7 	bl	80040d0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	2102      	movs	r1, #2
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f7ff facb 	bl	80040a4 <LL_ADC_GetOffsetChannel>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d10a      	bne.n	8004b2e <HAL_ADC_ConfigChannel+0x2d2>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	2102      	movs	r1, #2
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f7ff fac0 	bl	80040a4 <LL_ADC_GetOffsetChannel>
 8004b24:	4603      	mov	r3, r0
 8004b26:	0e9b      	lsrs	r3, r3, #26
 8004b28:	f003 021f 	and.w	r2, r3, #31
 8004b2c:	e01e      	b.n	8004b6c <HAL_ADC_ConfigChannel+0x310>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	2102      	movs	r1, #2
 8004b34:	4618      	mov	r0, r3
 8004b36:	f7ff fab5 	bl	80040a4 <LL_ADC_GetOffsetChannel>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b40:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004b44:	fa93 f3a3 	rbit	r3, r3
 8004b48:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8004b4c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004b50:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8004b54:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d101      	bne.n	8004b60 <HAL_ADC_ConfigChannel+0x304>
    return 32U;
 8004b5c:	2320      	movs	r3, #32
 8004b5e:	e004      	b.n	8004b6a <HAL_ADC_ConfigChannel+0x30e>
  return __builtin_clz(value);
 8004b60:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004b64:	fab3 f383 	clz	r3, r3
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d105      	bne.n	8004b84 <HAL_ADC_ConfigChannel+0x328>
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	0e9b      	lsrs	r3, r3, #26
 8004b7e:	f003 031f 	and.w	r3, r3, #31
 8004b82:	e016      	b.n	8004bb2 <HAL_ADC_ConfigChannel+0x356>
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b8c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004b90:	fa93 f3a3 	rbit	r3, r3
 8004b94:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8004b96:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004b98:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8004b9c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d101      	bne.n	8004ba8 <HAL_ADC_ConfigChannel+0x34c>
    return 32U;
 8004ba4:	2320      	movs	r3, #32
 8004ba6:	e004      	b.n	8004bb2 <HAL_ADC_ConfigChannel+0x356>
  return __builtin_clz(value);
 8004ba8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004bac:	fab3 f383 	clz	r3, r3
 8004bb0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d106      	bne.n	8004bc4 <HAL_ADC_ConfigChannel+0x368>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	2102      	movs	r1, #2
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f7ff fa86 	bl	80040d0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	2103      	movs	r1, #3
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f7ff fa6a 	bl	80040a4 <LL_ADC_GetOffsetChannel>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d10a      	bne.n	8004bf0 <HAL_ADC_ConfigChannel+0x394>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	2103      	movs	r1, #3
 8004be0:	4618      	mov	r0, r3
 8004be2:	f7ff fa5f 	bl	80040a4 <LL_ADC_GetOffsetChannel>
 8004be6:	4603      	mov	r3, r0
 8004be8:	0e9b      	lsrs	r3, r3, #26
 8004bea:	f003 021f 	and.w	r2, r3, #31
 8004bee:	e017      	b.n	8004c20 <HAL_ADC_ConfigChannel+0x3c4>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	2103      	movs	r1, #3
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	f7ff fa54 	bl	80040a4 <LL_ADC_GetOffsetChannel>
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c00:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004c02:	fa93 f3a3 	rbit	r3, r3
 8004c06:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8004c08:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004c0a:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8004c0c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d101      	bne.n	8004c16 <HAL_ADC_ConfigChannel+0x3ba>
    return 32U;
 8004c12:	2320      	movs	r3, #32
 8004c14:	e003      	b.n	8004c1e <HAL_ADC_ConfigChannel+0x3c2>
  return __builtin_clz(value);
 8004c16:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004c18:	fab3 f383 	clz	r3, r3
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d105      	bne.n	8004c38 <HAL_ADC_ConfigChannel+0x3dc>
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	0e9b      	lsrs	r3, r3, #26
 8004c32:	f003 031f 	and.w	r3, r3, #31
 8004c36:	e011      	b.n	8004c5c <HAL_ADC_ConfigChannel+0x400>
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c3e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004c40:	fa93 f3a3 	rbit	r3, r3
 8004c44:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8004c46:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004c48:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8004c4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d101      	bne.n	8004c54 <HAL_ADC_ConfigChannel+0x3f8>
    return 32U;
 8004c50:	2320      	movs	r3, #32
 8004c52:	e003      	b.n	8004c5c <HAL_ADC_ConfigChannel+0x400>
  return __builtin_clz(value);
 8004c54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c56:	fab3 f383 	clz	r3, r3
 8004c5a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	d106      	bne.n	8004c6e <HAL_ADC_ConfigChannel+0x412>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	2200      	movs	r2, #0
 8004c66:	2103      	movs	r1, #3
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f7ff fa31 	bl	80040d0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4618      	mov	r0, r3
 8004c74:	f7ff fb4c 	bl	8004310 <LL_ADC_IsEnabled>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	f040 8140 	bne.w	8004f00 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6818      	ldr	r0, [r3, #0]
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	6819      	ldr	r1, [r3, #0]
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	68db      	ldr	r3, [r3, #12]
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	f7ff faa5 	bl	80041dc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	4a8f      	ldr	r2, [pc, #572]	; (8004ed4 <HAL_ADC_ConfigChannel+0x678>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	f040 8131 	bne.w	8004f00 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d10b      	bne.n	8004cc6 <HAL_ADC_ConfigChannel+0x46a>
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	0e9b      	lsrs	r3, r3, #26
 8004cb4:	3301      	adds	r3, #1
 8004cb6:	f003 031f 	and.w	r3, r3, #31
 8004cba:	2b09      	cmp	r3, #9
 8004cbc:	bf94      	ite	ls
 8004cbe:	2301      	movls	r3, #1
 8004cc0:	2300      	movhi	r3, #0
 8004cc2:	b2db      	uxtb	r3, r3
 8004cc4:	e019      	b.n	8004cfa <HAL_ADC_ConfigChannel+0x49e>
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ccc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004cce:	fa93 f3a3 	rbit	r3, r3
 8004cd2:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8004cd4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004cd6:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8004cd8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d101      	bne.n	8004ce2 <HAL_ADC_ConfigChannel+0x486>
    return 32U;
 8004cde:	2320      	movs	r3, #32
 8004ce0:	e003      	b.n	8004cea <HAL_ADC_ConfigChannel+0x48e>
  return __builtin_clz(value);
 8004ce2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004ce4:	fab3 f383 	clz	r3, r3
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	3301      	adds	r3, #1
 8004cec:	f003 031f 	and.w	r3, r3, #31
 8004cf0:	2b09      	cmp	r3, #9
 8004cf2:	bf94      	ite	ls
 8004cf4:	2301      	movls	r3, #1
 8004cf6:	2300      	movhi	r3, #0
 8004cf8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d079      	beq.n	8004df2 <HAL_ADC_ConfigChannel+0x596>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d107      	bne.n	8004d1a <HAL_ADC_ConfigChannel+0x4be>
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	0e9b      	lsrs	r3, r3, #26
 8004d10:	3301      	adds	r3, #1
 8004d12:	069b      	lsls	r3, r3, #26
 8004d14:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004d18:	e015      	b.n	8004d46 <HAL_ADC_ConfigChannel+0x4ea>
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d22:	fa93 f3a3 	rbit	r3, r3
 8004d26:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004d28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d2a:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8004d2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d101      	bne.n	8004d36 <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 8004d32:	2320      	movs	r3, #32
 8004d34:	e003      	b.n	8004d3e <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8004d36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d38:	fab3 f383 	clz	r3, r3
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	3301      	adds	r3, #1
 8004d40:	069b      	lsls	r3, r3, #26
 8004d42:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d109      	bne.n	8004d66 <HAL_ADC_ConfigChannel+0x50a>
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	0e9b      	lsrs	r3, r3, #26
 8004d58:	3301      	adds	r3, #1
 8004d5a:	f003 031f 	and.w	r3, r3, #31
 8004d5e:	2101      	movs	r1, #1
 8004d60:	fa01 f303 	lsl.w	r3, r1, r3
 8004d64:	e017      	b.n	8004d96 <HAL_ADC_ConfigChannel+0x53a>
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d6e:	fa93 f3a3 	rbit	r3, r3
 8004d72:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8004d74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d76:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8004d78:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d101      	bne.n	8004d82 <HAL_ADC_ConfigChannel+0x526>
    return 32U;
 8004d7e:	2320      	movs	r3, #32
 8004d80:	e003      	b.n	8004d8a <HAL_ADC_ConfigChannel+0x52e>
  return __builtin_clz(value);
 8004d82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d84:	fab3 f383 	clz	r3, r3
 8004d88:	b2db      	uxtb	r3, r3
 8004d8a:	3301      	adds	r3, #1
 8004d8c:	f003 031f 	and.w	r3, r3, #31
 8004d90:	2101      	movs	r1, #1
 8004d92:	fa01 f303 	lsl.w	r3, r1, r3
 8004d96:	ea42 0103 	orr.w	r1, r2, r3
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d10a      	bne.n	8004dbc <HAL_ADC_ConfigChannel+0x560>
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	0e9b      	lsrs	r3, r3, #26
 8004dac:	3301      	adds	r3, #1
 8004dae:	f003 021f 	and.w	r2, r3, #31
 8004db2:	4613      	mov	r3, r2
 8004db4:	005b      	lsls	r3, r3, #1
 8004db6:	4413      	add	r3, r2
 8004db8:	051b      	lsls	r3, r3, #20
 8004dba:	e018      	b.n	8004dee <HAL_ADC_ConfigChannel+0x592>
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dc4:	fa93 f3a3 	rbit	r3, r3
 8004dc8:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004dca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004dcc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8004dce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d101      	bne.n	8004dd8 <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 8004dd4:	2320      	movs	r3, #32
 8004dd6:	e003      	b.n	8004de0 <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 8004dd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004dda:	fab3 f383 	clz	r3, r3
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	3301      	adds	r3, #1
 8004de2:	f003 021f 	and.w	r2, r3, #31
 8004de6:	4613      	mov	r3, r2
 8004de8:	005b      	lsls	r3, r3, #1
 8004dea:	4413      	add	r3, r2
 8004dec:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004dee:	430b      	orrs	r3, r1
 8004df0:	e081      	b.n	8004ef6 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d107      	bne.n	8004e0e <HAL_ADC_ConfigChannel+0x5b2>
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	0e9b      	lsrs	r3, r3, #26
 8004e04:	3301      	adds	r3, #1
 8004e06:	069b      	lsls	r3, r3, #26
 8004e08:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004e0c:	e015      	b.n	8004e3a <HAL_ADC_ConfigChannel+0x5de>
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e16:	fa93 f3a3 	rbit	r3, r3
 8004e1a:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8004e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e1e:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8004e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d101      	bne.n	8004e2a <HAL_ADC_ConfigChannel+0x5ce>
    return 32U;
 8004e26:	2320      	movs	r3, #32
 8004e28:	e003      	b.n	8004e32 <HAL_ADC_ConfigChannel+0x5d6>
  return __builtin_clz(value);
 8004e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e2c:	fab3 f383 	clz	r3, r3
 8004e30:	b2db      	uxtb	r3, r3
 8004e32:	3301      	adds	r3, #1
 8004e34:	069b      	lsls	r3, r3, #26
 8004e36:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d109      	bne.n	8004e5a <HAL_ADC_ConfigChannel+0x5fe>
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	0e9b      	lsrs	r3, r3, #26
 8004e4c:	3301      	adds	r3, #1
 8004e4e:	f003 031f 	and.w	r3, r3, #31
 8004e52:	2101      	movs	r1, #1
 8004e54:	fa01 f303 	lsl.w	r3, r1, r3
 8004e58:	e017      	b.n	8004e8a <HAL_ADC_ConfigChannel+0x62e>
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e60:	6a3b      	ldr	r3, [r7, #32]
 8004e62:	fa93 f3a3 	rbit	r3, r3
 8004e66:	61fb      	str	r3, [r7, #28]
  return result;
 8004e68:	69fb      	ldr	r3, [r7, #28]
 8004e6a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d101      	bne.n	8004e76 <HAL_ADC_ConfigChannel+0x61a>
    return 32U;
 8004e72:	2320      	movs	r3, #32
 8004e74:	e003      	b.n	8004e7e <HAL_ADC_ConfigChannel+0x622>
  return __builtin_clz(value);
 8004e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e78:	fab3 f383 	clz	r3, r3
 8004e7c:	b2db      	uxtb	r3, r3
 8004e7e:	3301      	adds	r3, #1
 8004e80:	f003 031f 	and.w	r3, r3, #31
 8004e84:	2101      	movs	r1, #1
 8004e86:	fa01 f303 	lsl.w	r3, r1, r3
 8004e8a:	ea42 0103 	orr.w	r1, r2, r3
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d10d      	bne.n	8004eb6 <HAL_ADC_ConfigChannel+0x65a>
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	0e9b      	lsrs	r3, r3, #26
 8004ea0:	3301      	adds	r3, #1
 8004ea2:	f003 021f 	and.w	r2, r3, #31
 8004ea6:	4613      	mov	r3, r2
 8004ea8:	005b      	lsls	r3, r3, #1
 8004eaa:	4413      	add	r3, r2
 8004eac:	3b1e      	subs	r3, #30
 8004eae:	051b      	lsls	r3, r3, #20
 8004eb0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004eb4:	e01e      	b.n	8004ef4 <HAL_ADC_ConfigChannel+0x698>
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	fa93 f3a3 	rbit	r3, r3
 8004ec2:	613b      	str	r3, [r7, #16]
  return result;
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004ec8:	69bb      	ldr	r3, [r7, #24]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d104      	bne.n	8004ed8 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8004ece:	2320      	movs	r3, #32
 8004ed0:	e006      	b.n	8004ee0 <HAL_ADC_ConfigChannel+0x684>
 8004ed2:	bf00      	nop
 8004ed4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004ed8:	69bb      	ldr	r3, [r7, #24]
 8004eda:	fab3 f383 	clz	r3, r3
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	3301      	adds	r3, #1
 8004ee2:	f003 021f 	and.w	r2, r3, #31
 8004ee6:	4613      	mov	r3, r2
 8004ee8:	005b      	lsls	r3, r3, #1
 8004eea:	4413      	add	r3, r2
 8004eec:	3b1e      	subs	r3, #30
 8004eee:	051b      	lsls	r3, r3, #20
 8004ef0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004ef4:	430b      	orrs	r3, r1
 8004ef6:	683a      	ldr	r2, [r7, #0]
 8004ef8:	6892      	ldr	r2, [r2, #8]
 8004efa:	4619      	mov	r1, r3
 8004efc:	f7ff f942 	bl	8004184 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	4b3d      	ldr	r3, [pc, #244]	; (8004ffc <HAL_ADC_ConfigChannel+0x7a0>)
 8004f06:	4013      	ands	r3, r2
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d06c      	beq.n	8004fe6 <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004f0c:	483c      	ldr	r0, [pc, #240]	; (8005000 <HAL_ADC_ConfigChannel+0x7a4>)
 8004f0e:	f7ff f897 	bl	8004040 <LL_ADC_GetCommonPathInternalCh>
 8004f12:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a3a      	ldr	r2, [pc, #232]	; (8005004 <HAL_ADC_ConfigChannel+0x7a8>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d127      	bne.n	8004f70 <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004f20:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004f24:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d121      	bne.n	8004f70 <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a35      	ldr	r2, [pc, #212]	; (8005008 <HAL_ADC_ConfigChannel+0x7ac>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d157      	bne.n	8004fe6 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004f36:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004f3a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004f3e:	4619      	mov	r1, r3
 8004f40:	482f      	ldr	r0, [pc, #188]	; (8005000 <HAL_ADC_ConfigChannel+0x7a4>)
 8004f42:	f7ff f86a 	bl	800401a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004f46:	4b31      	ldr	r3, [pc, #196]	; (800500c <HAL_ADC_ConfigChannel+0x7b0>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	099b      	lsrs	r3, r3, #6
 8004f4c:	4a30      	ldr	r2, [pc, #192]	; (8005010 <HAL_ADC_ConfigChannel+0x7b4>)
 8004f4e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f52:	099b      	lsrs	r3, r3, #6
 8004f54:	1c5a      	adds	r2, r3, #1
 8004f56:	4613      	mov	r3, r2
 8004f58:	005b      	lsls	r3, r3, #1
 8004f5a:	4413      	add	r3, r2
 8004f5c:	009b      	lsls	r3, r3, #2
 8004f5e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004f60:	e002      	b.n	8004f68 <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	3b01      	subs	r3, #1
 8004f66:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d1f9      	bne.n	8004f62 <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004f6e:	e03a      	b.n	8004fe6 <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a27      	ldr	r2, [pc, #156]	; (8005014 <HAL_ADC_ConfigChannel+0x7b8>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d113      	bne.n	8004fa2 <HAL_ADC_ConfigChannel+0x746>
 8004f7a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004f7e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d10d      	bne.n	8004fa2 <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a1f      	ldr	r2, [pc, #124]	; (8005008 <HAL_ADC_ConfigChannel+0x7ac>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d12a      	bne.n	8004fe6 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004f90:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004f94:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004f98:	4619      	mov	r1, r3
 8004f9a:	4819      	ldr	r0, [pc, #100]	; (8005000 <HAL_ADC_ConfigChannel+0x7a4>)
 8004f9c:	f7ff f83d 	bl	800401a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004fa0:	e021      	b.n	8004fe6 <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a1c      	ldr	r2, [pc, #112]	; (8005018 <HAL_ADC_ConfigChannel+0x7bc>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d11c      	bne.n	8004fe6 <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004fac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004fb0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d116      	bne.n	8004fe6 <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a12      	ldr	r2, [pc, #72]	; (8005008 <HAL_ADC_ConfigChannel+0x7ac>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d111      	bne.n	8004fe6 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004fc2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004fc6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004fca:	4619      	mov	r1, r3
 8004fcc:	480c      	ldr	r0, [pc, #48]	; (8005000 <HAL_ADC_ConfigChannel+0x7a4>)
 8004fce:	f7ff f824 	bl	800401a <LL_ADC_SetCommonPathInternalCh>
 8004fd2:	e008      	b.n	8004fe6 <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fd8:	f043 0220 	orr.w	r2, r3, #32
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004fee:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	37d8      	adds	r7, #216	; 0xd8
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}
 8004ffa:	bf00      	nop
 8004ffc:	80080000 	.word	0x80080000
 8005000:	50040300 	.word	0x50040300
 8005004:	c7520000 	.word	0xc7520000
 8005008:	50040000 	.word	0x50040000
 800500c:	20000014 	.word	0x20000014
 8005010:	053e2d63 	.word	0x053e2d63
 8005014:	cb840000 	.word	0xcb840000
 8005018:	80000001 	.word	0x80000001

0800501c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b088      	sub	sp, #32
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8005026:	2300      	movs	r3, #0
 8005028:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4618      	mov	r0, r3
 8005034:	f7ff f9ba 	bl	80043ac <LL_ADC_REG_IsConversionOngoing>
 8005038:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4618      	mov	r0, r3
 8005040:	f7ff f9db 	bl	80043fa <LL_ADC_INJ_IsConversionOngoing>
 8005044:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d103      	bne.n	8005054 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2b00      	cmp	r3, #0
 8005050:	f000 8098 	beq.w	8005184 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	68db      	ldr	r3, [r3, #12]
 800505a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800505e:	2b00      	cmp	r3, #0
 8005060:	d02a      	beq.n	80050b8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	7e5b      	ldrb	r3, [r3, #25]
 8005066:	2b01      	cmp	r3, #1
 8005068:	d126      	bne.n	80050b8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	7e1b      	ldrb	r3, [r3, #24]
 800506e:	2b01      	cmp	r3, #1
 8005070:	d122      	bne.n	80050b8 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8005072:	2301      	movs	r3, #1
 8005074:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005076:	e014      	b.n	80050a2 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8005078:	69fb      	ldr	r3, [r7, #28]
 800507a:	4a45      	ldr	r2, [pc, #276]	; (8005190 <ADC_ConversionStop+0x174>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d90d      	bls.n	800509c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005084:	f043 0210 	orr.w	r2, r3, #16
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005090:	f043 0201 	orr.w	r2, r3, #1
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	e074      	b.n	8005186 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800509c:	69fb      	ldr	r3, [r7, #28]
 800509e:	3301      	adds	r3, #1
 80050a0:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050ac:	2b40      	cmp	r3, #64	; 0x40
 80050ae:	d1e3      	bne.n	8005078 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2240      	movs	r2, #64	; 0x40
 80050b6:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80050b8:	69bb      	ldr	r3, [r7, #24]
 80050ba:	2b02      	cmp	r3, #2
 80050bc:	d014      	beq.n	80050e8 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4618      	mov	r0, r3
 80050c4:	f7ff f972 	bl	80043ac <LL_ADC_REG_IsConversionOngoing>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d00c      	beq.n	80050e8 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4618      	mov	r0, r3
 80050d4:	f7ff f92f 	bl	8004336 <LL_ADC_IsDisableOngoing>
 80050d8:	4603      	mov	r3, r0
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d104      	bne.n	80050e8 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4618      	mov	r0, r3
 80050e4:	f7ff f94e 	bl	8004384 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80050e8:	69bb      	ldr	r3, [r7, #24]
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	d014      	beq.n	8005118 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4618      	mov	r0, r3
 80050f4:	f7ff f981 	bl	80043fa <LL_ADC_INJ_IsConversionOngoing>
 80050f8:	4603      	mov	r3, r0
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d00c      	beq.n	8005118 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4618      	mov	r0, r3
 8005104:	f7ff f917 	bl	8004336 <LL_ADC_IsDisableOngoing>
 8005108:	4603      	mov	r3, r0
 800510a:	2b00      	cmp	r3, #0
 800510c:	d104      	bne.n	8005118 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4618      	mov	r0, r3
 8005114:	f7ff f95d 	bl	80043d2 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8005118:	69bb      	ldr	r3, [r7, #24]
 800511a:	2b02      	cmp	r3, #2
 800511c:	d005      	beq.n	800512a <ADC_ConversionStop+0x10e>
 800511e:	69bb      	ldr	r3, [r7, #24]
 8005120:	2b03      	cmp	r3, #3
 8005122:	d105      	bne.n	8005130 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8005124:	230c      	movs	r3, #12
 8005126:	617b      	str	r3, [r7, #20]
        break;
 8005128:	e005      	b.n	8005136 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800512a:	2308      	movs	r3, #8
 800512c:	617b      	str	r3, [r7, #20]
        break;
 800512e:	e002      	b.n	8005136 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005130:	2304      	movs	r3, #4
 8005132:	617b      	str	r3, [r7, #20]
        break;
 8005134:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8005136:	f7fe ff2d 	bl	8003f94 <HAL_GetTick>
 800513a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800513c:	e01b      	b.n	8005176 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800513e:	f7fe ff29 	bl	8003f94 <HAL_GetTick>
 8005142:	4602      	mov	r2, r0
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	1ad3      	subs	r3, r2, r3
 8005148:	2b05      	cmp	r3, #5
 800514a:	d914      	bls.n	8005176 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	689a      	ldr	r2, [r3, #8]
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	4013      	ands	r3, r2
 8005156:	2b00      	cmp	r3, #0
 8005158:	d00d      	beq.n	8005176 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800515e:	f043 0210 	orr.w	r2, r3, #16
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800516a:	f043 0201 	orr.w	r2, r3, #1
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8005172:	2301      	movs	r3, #1
 8005174:	e007      	b.n	8005186 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	689a      	ldr	r2, [r3, #8]
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	4013      	ands	r3, r2
 8005180:	2b00      	cmp	r3, #0
 8005182:	d1dc      	bne.n	800513e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8005184:	2300      	movs	r3, #0
}
 8005186:	4618      	mov	r0, r3
 8005188:	3720      	adds	r7, #32
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop
 8005190:	a33fffff 	.word	0xa33fffff

08005194 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b084      	sub	sp, #16
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4618      	mov	r0, r3
 80051a2:	f7ff f8b5 	bl	8004310 <LL_ADC_IsEnabled>
 80051a6:	4603      	mov	r3, r0
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d14d      	bne.n	8005248 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	689a      	ldr	r2, [r3, #8]
 80051b2:	4b28      	ldr	r3, [pc, #160]	; (8005254 <ADC_Enable+0xc0>)
 80051b4:	4013      	ands	r3, r2
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d00d      	beq.n	80051d6 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051be:	f043 0210 	orr.w	r2, r3, #16
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051ca:	f043 0201 	orr.w	r2, r3, #1
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80051d2:	2301      	movs	r3, #1
 80051d4:	e039      	b.n	800524a <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4618      	mov	r0, r3
 80051dc:	f7ff f870 	bl	80042c0 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80051e0:	f7fe fed8 	bl	8003f94 <HAL_GetTick>
 80051e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80051e6:	e028      	b.n	800523a <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4618      	mov	r0, r3
 80051ee:	f7ff f88f 	bl	8004310 <LL_ADC_IsEnabled>
 80051f2:	4603      	mov	r3, r0
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d104      	bne.n	8005202 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4618      	mov	r0, r3
 80051fe:	f7ff f85f 	bl	80042c0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005202:	f7fe fec7 	bl	8003f94 <HAL_GetTick>
 8005206:	4602      	mov	r2, r0
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	1ad3      	subs	r3, r2, r3
 800520c:	2b02      	cmp	r3, #2
 800520e:	d914      	bls.n	800523a <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f003 0301 	and.w	r3, r3, #1
 800521a:	2b01      	cmp	r3, #1
 800521c:	d00d      	beq.n	800523a <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005222:	f043 0210 	orr.w	r2, r3, #16
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800522e:	f043 0201 	orr.w	r2, r3, #1
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	e007      	b.n	800524a <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f003 0301 	and.w	r3, r3, #1
 8005244:	2b01      	cmp	r3, #1
 8005246:	d1cf      	bne.n	80051e8 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	3710      	adds	r7, #16
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	8000003f 	.word	0x8000003f

08005258 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b084      	sub	sp, #16
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4618      	mov	r0, r3
 8005266:	f7ff f866 	bl	8004336 <LL_ADC_IsDisableOngoing>
 800526a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4618      	mov	r0, r3
 8005272:	f7ff f84d 	bl	8004310 <LL_ADC_IsEnabled>
 8005276:	4603      	mov	r3, r0
 8005278:	2b00      	cmp	r3, #0
 800527a:	d047      	beq.n	800530c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d144      	bne.n	800530c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	f003 030d 	and.w	r3, r3, #13
 800528c:	2b01      	cmp	r3, #1
 800528e:	d10c      	bne.n	80052aa <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4618      	mov	r0, r3
 8005296:	f7ff f827 	bl	80042e8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	2203      	movs	r2, #3
 80052a0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80052a2:	f7fe fe77 	bl	8003f94 <HAL_GetTick>
 80052a6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80052a8:	e029      	b.n	80052fe <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052ae:	f043 0210 	orr.w	r2, r3, #16
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052ba:	f043 0201 	orr.w	r2, r3, #1
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	e023      	b.n	800530e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80052c6:	f7fe fe65 	bl	8003f94 <HAL_GetTick>
 80052ca:	4602      	mov	r2, r0
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	1ad3      	subs	r3, r2, r3
 80052d0:	2b02      	cmp	r3, #2
 80052d2:	d914      	bls.n	80052fe <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	f003 0301 	and.w	r3, r3, #1
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d00d      	beq.n	80052fe <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052e6:	f043 0210 	orr.w	r2, r3, #16
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052f2:	f043 0201 	orr.w	r2, r3, #1
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e007      	b.n	800530e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	f003 0301 	and.w	r3, r3, #1
 8005308:	2b00      	cmp	r3, #0
 800530a:	d1dc      	bne.n	80052c6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800530c:	2300      	movs	r3, #0
}
 800530e:	4618      	mov	r0, r3
 8005310:	3710      	adds	r7, #16
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}

08005316 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005316:	b580      	push	{r7, lr}
 8005318:	b084      	sub	sp, #16
 800531a:	af00      	add	r7, sp, #0
 800531c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005322:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005328:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800532c:	2b00      	cmp	r3, #0
 800532e:	d14b      	bne.n	80053c8 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005334:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f003 0308 	and.w	r3, r3, #8
 8005346:	2b00      	cmp	r3, #0
 8005348:	d021      	beq.n	800538e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4618      	mov	r0, r3
 8005350:	f7fe fed9 	bl	8004106 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005354:	4603      	mov	r3, r0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d032      	beq.n	80053c0 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	68db      	ldr	r3, [r3, #12]
 8005360:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005364:	2b00      	cmp	r3, #0
 8005366:	d12b      	bne.n	80053c0 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800536c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005378:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800537c:	2b00      	cmp	r3, #0
 800537e:	d11f      	bne.n	80053c0 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005384:	f043 0201 	orr.w	r2, r3, #1
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	655a      	str	r2, [r3, #84]	; 0x54
 800538c:	e018      	b.n	80053c0 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	68db      	ldr	r3, [r3, #12]
 8005394:	f003 0302 	and.w	r3, r3, #2
 8005398:	2b00      	cmp	r3, #0
 800539a:	d111      	bne.n	80053c0 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053a0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d105      	bne.n	80053c0 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053b8:	f043 0201 	orr.w	r2, r3, #1
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80053c0:	68f8      	ldr	r0, [r7, #12]
 80053c2:	f7ff fa2d 	bl	8004820 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80053c6:	e00e      	b.n	80053e6 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053cc:	f003 0310 	and.w	r3, r3, #16
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d003      	beq.n	80053dc <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80053d4:	68f8      	ldr	r0, [r7, #12]
 80053d6:	f7ff fa37 	bl	8004848 <HAL_ADC_ErrorCallback>
}
 80053da:	e004      	b.n	80053e6 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	4798      	blx	r3
}
 80053e6:	bf00      	nop
 80053e8:	3710      	adds	r7, #16
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}

080053ee <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80053ee:	b580      	push	{r7, lr}
 80053f0:	b084      	sub	sp, #16
 80053f2:	af00      	add	r7, sp, #0
 80053f4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053fa:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80053fc:	68f8      	ldr	r0, [r7, #12]
 80053fe:	f7ff fa19 	bl	8004834 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005402:	bf00      	nop
 8005404:	3710      	adds	r7, #16
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}

0800540a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800540a:	b580      	push	{r7, lr}
 800540c:	b084      	sub	sp, #16
 800540e:	af00      	add	r7, sp, #0
 8005410:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005416:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800541c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005428:	f043 0204 	orr.w	r2, r3, #4
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005430:	68f8      	ldr	r0, [r7, #12]
 8005432:	f7ff fa09 	bl	8004848 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005436:	bf00      	nop
 8005438:	3710      	adds	r7, #16
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}
	...

08005440 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005440:	b480      	push	{r7}
 8005442:	b085      	sub	sp, #20
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f003 0307 	and.w	r3, r3, #7
 800544e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005450:	4b0c      	ldr	r3, [pc, #48]	; (8005484 <__NVIC_SetPriorityGrouping+0x44>)
 8005452:	68db      	ldr	r3, [r3, #12]
 8005454:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005456:	68ba      	ldr	r2, [r7, #8]
 8005458:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800545c:	4013      	ands	r3, r2
 800545e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005468:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800546c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005470:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005472:	4a04      	ldr	r2, [pc, #16]	; (8005484 <__NVIC_SetPriorityGrouping+0x44>)
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	60d3      	str	r3, [r2, #12]
}
 8005478:	bf00      	nop
 800547a:	3714      	adds	r7, #20
 800547c:	46bd      	mov	sp, r7
 800547e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005482:	4770      	bx	lr
 8005484:	e000ed00 	.word	0xe000ed00

08005488 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005488:	b480      	push	{r7}
 800548a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800548c:	4b04      	ldr	r3, [pc, #16]	; (80054a0 <__NVIC_GetPriorityGrouping+0x18>)
 800548e:	68db      	ldr	r3, [r3, #12]
 8005490:	0a1b      	lsrs	r3, r3, #8
 8005492:	f003 0307 	and.w	r3, r3, #7
}
 8005496:	4618      	mov	r0, r3
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr
 80054a0:	e000ed00 	.word	0xe000ed00

080054a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b083      	sub	sp, #12
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	4603      	mov	r3, r0
 80054ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	db0b      	blt.n	80054ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80054b6:	79fb      	ldrb	r3, [r7, #7]
 80054b8:	f003 021f 	and.w	r2, r3, #31
 80054bc:	4907      	ldr	r1, [pc, #28]	; (80054dc <__NVIC_EnableIRQ+0x38>)
 80054be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054c2:	095b      	lsrs	r3, r3, #5
 80054c4:	2001      	movs	r0, #1
 80054c6:	fa00 f202 	lsl.w	r2, r0, r2
 80054ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80054ce:	bf00      	nop
 80054d0:	370c      	adds	r7, #12
 80054d2:	46bd      	mov	sp, r7
 80054d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d8:	4770      	bx	lr
 80054da:	bf00      	nop
 80054dc:	e000e100 	.word	0xe000e100

080054e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b083      	sub	sp, #12
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	4603      	mov	r3, r0
 80054e8:	6039      	str	r1, [r7, #0]
 80054ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	db0a      	blt.n	800550a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	b2da      	uxtb	r2, r3
 80054f8:	490c      	ldr	r1, [pc, #48]	; (800552c <__NVIC_SetPriority+0x4c>)
 80054fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054fe:	0112      	lsls	r2, r2, #4
 8005500:	b2d2      	uxtb	r2, r2
 8005502:	440b      	add	r3, r1
 8005504:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005508:	e00a      	b.n	8005520 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	b2da      	uxtb	r2, r3
 800550e:	4908      	ldr	r1, [pc, #32]	; (8005530 <__NVIC_SetPriority+0x50>)
 8005510:	79fb      	ldrb	r3, [r7, #7]
 8005512:	f003 030f 	and.w	r3, r3, #15
 8005516:	3b04      	subs	r3, #4
 8005518:	0112      	lsls	r2, r2, #4
 800551a:	b2d2      	uxtb	r2, r2
 800551c:	440b      	add	r3, r1
 800551e:	761a      	strb	r2, [r3, #24]
}
 8005520:	bf00      	nop
 8005522:	370c      	adds	r7, #12
 8005524:	46bd      	mov	sp, r7
 8005526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552a:	4770      	bx	lr
 800552c:	e000e100 	.word	0xe000e100
 8005530:	e000ed00 	.word	0xe000ed00

08005534 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005534:	b480      	push	{r7}
 8005536:	b089      	sub	sp, #36	; 0x24
 8005538:	af00      	add	r7, sp, #0
 800553a:	60f8      	str	r0, [r7, #12]
 800553c:	60b9      	str	r1, [r7, #8]
 800553e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f003 0307 	and.w	r3, r3, #7
 8005546:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005548:	69fb      	ldr	r3, [r7, #28]
 800554a:	f1c3 0307 	rsb	r3, r3, #7
 800554e:	2b04      	cmp	r3, #4
 8005550:	bf28      	it	cs
 8005552:	2304      	movcs	r3, #4
 8005554:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005556:	69fb      	ldr	r3, [r7, #28]
 8005558:	3304      	adds	r3, #4
 800555a:	2b06      	cmp	r3, #6
 800555c:	d902      	bls.n	8005564 <NVIC_EncodePriority+0x30>
 800555e:	69fb      	ldr	r3, [r7, #28]
 8005560:	3b03      	subs	r3, #3
 8005562:	e000      	b.n	8005566 <NVIC_EncodePriority+0x32>
 8005564:	2300      	movs	r3, #0
 8005566:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005568:	f04f 32ff 	mov.w	r2, #4294967295
 800556c:	69bb      	ldr	r3, [r7, #24]
 800556e:	fa02 f303 	lsl.w	r3, r2, r3
 8005572:	43da      	mvns	r2, r3
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	401a      	ands	r2, r3
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800557c:	f04f 31ff 	mov.w	r1, #4294967295
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	fa01 f303 	lsl.w	r3, r1, r3
 8005586:	43d9      	mvns	r1, r3
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800558c:	4313      	orrs	r3, r2
         );
}
 800558e:	4618      	mov	r0, r3
 8005590:	3724      	adds	r7, #36	; 0x24
 8005592:	46bd      	mov	sp, r7
 8005594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005598:	4770      	bx	lr
	...

0800559c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b082      	sub	sp, #8
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	3b01      	subs	r3, #1
 80055a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80055ac:	d301      	bcc.n	80055b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80055ae:	2301      	movs	r3, #1
 80055b0:	e00f      	b.n	80055d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80055b2:	4a0a      	ldr	r2, [pc, #40]	; (80055dc <SysTick_Config+0x40>)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	3b01      	subs	r3, #1
 80055b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80055ba:	210f      	movs	r1, #15
 80055bc:	f04f 30ff 	mov.w	r0, #4294967295
 80055c0:	f7ff ff8e 	bl	80054e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80055c4:	4b05      	ldr	r3, [pc, #20]	; (80055dc <SysTick_Config+0x40>)
 80055c6:	2200      	movs	r2, #0
 80055c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80055ca:	4b04      	ldr	r3, [pc, #16]	; (80055dc <SysTick_Config+0x40>)
 80055cc:	2207      	movs	r2, #7
 80055ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80055d0:	2300      	movs	r3, #0
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	3708      	adds	r7, #8
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	bf00      	nop
 80055dc:	e000e010 	.word	0xe000e010

080055e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b082      	sub	sp, #8
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	f7ff ff29 	bl	8005440 <__NVIC_SetPriorityGrouping>
}
 80055ee:	bf00      	nop
 80055f0:	3708      	adds	r7, #8
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}

080055f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80055f6:	b580      	push	{r7, lr}
 80055f8:	b086      	sub	sp, #24
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	4603      	mov	r3, r0
 80055fe:	60b9      	str	r1, [r7, #8]
 8005600:	607a      	str	r2, [r7, #4]
 8005602:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005604:	2300      	movs	r3, #0
 8005606:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005608:	f7ff ff3e 	bl	8005488 <__NVIC_GetPriorityGrouping>
 800560c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800560e:	687a      	ldr	r2, [r7, #4]
 8005610:	68b9      	ldr	r1, [r7, #8]
 8005612:	6978      	ldr	r0, [r7, #20]
 8005614:	f7ff ff8e 	bl	8005534 <NVIC_EncodePriority>
 8005618:	4602      	mov	r2, r0
 800561a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800561e:	4611      	mov	r1, r2
 8005620:	4618      	mov	r0, r3
 8005622:	f7ff ff5d 	bl	80054e0 <__NVIC_SetPriority>
}
 8005626:	bf00      	nop
 8005628:	3718      	adds	r7, #24
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}

0800562e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800562e:	b580      	push	{r7, lr}
 8005630:	b082      	sub	sp, #8
 8005632:	af00      	add	r7, sp, #0
 8005634:	4603      	mov	r3, r0
 8005636:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005638:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800563c:	4618      	mov	r0, r3
 800563e:	f7ff ff31 	bl	80054a4 <__NVIC_EnableIRQ>
}
 8005642:	bf00      	nop
 8005644:	3708      	adds	r7, #8
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}

0800564a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800564a:	b580      	push	{r7, lr}
 800564c:	b082      	sub	sp, #8
 800564e:	af00      	add	r7, sp, #0
 8005650:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f7ff ffa2 	bl	800559c <SysTick_Config>
 8005658:	4603      	mov	r3, r0
}
 800565a:	4618      	mov	r0, r3
 800565c:	3708      	adds	r7, #8
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}
	...

08005664 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005664:	b480      	push	{r7}
 8005666:	b085      	sub	sp, #20
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d101      	bne.n	8005676 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005672:	2301      	movs	r3, #1
 8005674:	e098      	b.n	80057a8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	461a      	mov	r2, r3
 800567c:	4b4d      	ldr	r3, [pc, #308]	; (80057b4 <HAL_DMA_Init+0x150>)
 800567e:	429a      	cmp	r2, r3
 8005680:	d80f      	bhi.n	80056a2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	461a      	mov	r2, r3
 8005688:	4b4b      	ldr	r3, [pc, #300]	; (80057b8 <HAL_DMA_Init+0x154>)
 800568a:	4413      	add	r3, r2
 800568c:	4a4b      	ldr	r2, [pc, #300]	; (80057bc <HAL_DMA_Init+0x158>)
 800568e:	fba2 2303 	umull	r2, r3, r2, r3
 8005692:	091b      	lsrs	r3, r3, #4
 8005694:	009a      	lsls	r2, r3, #2
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	4a48      	ldr	r2, [pc, #288]	; (80057c0 <HAL_DMA_Init+0x15c>)
 800569e:	641a      	str	r2, [r3, #64]	; 0x40
 80056a0:	e00e      	b.n	80056c0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	461a      	mov	r2, r3
 80056a8:	4b46      	ldr	r3, [pc, #280]	; (80057c4 <HAL_DMA_Init+0x160>)
 80056aa:	4413      	add	r3, r2
 80056ac:	4a43      	ldr	r2, [pc, #268]	; (80057bc <HAL_DMA_Init+0x158>)
 80056ae:	fba2 2303 	umull	r2, r3, r2, r3
 80056b2:	091b      	lsrs	r3, r3, #4
 80056b4:	009a      	lsls	r2, r3, #2
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	4a42      	ldr	r2, [pc, #264]	; (80057c8 <HAL_DMA_Init+0x164>)
 80056be:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2202      	movs	r2, #2
 80056c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80056d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056da:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80056e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	691b      	ldr	r3, [r3, #16]
 80056ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	699b      	ldr	r3, [r3, #24]
 80056f6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6a1b      	ldr	r3, [r3, #32]
 8005702:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005704:	68fa      	ldr	r2, [r7, #12]
 8005706:	4313      	orrs	r3, r2
 8005708:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	68fa      	ldr	r2, [r7, #12]
 8005710:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800571a:	d039      	beq.n	8005790 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005720:	4a27      	ldr	r2, [pc, #156]	; (80057c0 <HAL_DMA_Init+0x15c>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d11a      	bne.n	800575c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005726:	4b29      	ldr	r3, [pc, #164]	; (80057cc <HAL_DMA_Init+0x168>)
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800572e:	f003 031c 	and.w	r3, r3, #28
 8005732:	210f      	movs	r1, #15
 8005734:	fa01 f303 	lsl.w	r3, r1, r3
 8005738:	43db      	mvns	r3, r3
 800573a:	4924      	ldr	r1, [pc, #144]	; (80057cc <HAL_DMA_Init+0x168>)
 800573c:	4013      	ands	r3, r2
 800573e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005740:	4b22      	ldr	r3, [pc, #136]	; (80057cc <HAL_DMA_Init+0x168>)
 8005742:	681a      	ldr	r2, [r3, #0]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6859      	ldr	r1, [r3, #4]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800574c:	f003 031c 	and.w	r3, r3, #28
 8005750:	fa01 f303 	lsl.w	r3, r1, r3
 8005754:	491d      	ldr	r1, [pc, #116]	; (80057cc <HAL_DMA_Init+0x168>)
 8005756:	4313      	orrs	r3, r2
 8005758:	600b      	str	r3, [r1, #0]
 800575a:	e019      	b.n	8005790 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800575c:	4b1c      	ldr	r3, [pc, #112]	; (80057d0 <HAL_DMA_Init+0x16c>)
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005764:	f003 031c 	and.w	r3, r3, #28
 8005768:	210f      	movs	r1, #15
 800576a:	fa01 f303 	lsl.w	r3, r1, r3
 800576e:	43db      	mvns	r3, r3
 8005770:	4917      	ldr	r1, [pc, #92]	; (80057d0 <HAL_DMA_Init+0x16c>)
 8005772:	4013      	ands	r3, r2
 8005774:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005776:	4b16      	ldr	r3, [pc, #88]	; (80057d0 <HAL_DMA_Init+0x16c>)
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6859      	ldr	r1, [r3, #4]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005782:	f003 031c 	and.w	r3, r3, #28
 8005786:	fa01 f303 	lsl.w	r3, r1, r3
 800578a:	4911      	ldr	r1, [pc, #68]	; (80057d0 <HAL_DMA_Init+0x16c>)
 800578c:	4313      	orrs	r3, r2
 800578e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2201      	movs	r2, #1
 800579a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80057a6:	2300      	movs	r3, #0
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	3714      	adds	r7, #20
 80057ac:	46bd      	mov	sp, r7
 80057ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b2:	4770      	bx	lr
 80057b4:	40020407 	.word	0x40020407
 80057b8:	bffdfff8 	.word	0xbffdfff8
 80057bc:	cccccccd 	.word	0xcccccccd
 80057c0:	40020000 	.word	0x40020000
 80057c4:	bffdfbf8 	.word	0xbffdfbf8
 80057c8:	40020400 	.word	0x40020400
 80057cc:	400200a8 	.word	0x400200a8
 80057d0:	400204a8 	.word	0x400204a8

080057d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b086      	sub	sp, #24
 80057d8:	af00      	add	r7, sp, #0
 80057da:	60f8      	str	r0, [r7, #12]
 80057dc:	60b9      	str	r1, [r7, #8]
 80057de:	607a      	str	r2, [r7, #4]
 80057e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80057e2:	2300      	movs	r3, #0
 80057e4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80057ec:	2b01      	cmp	r3, #1
 80057ee:	d101      	bne.n	80057f4 <HAL_DMA_Start_IT+0x20>
 80057f0:	2302      	movs	r3, #2
 80057f2:	e04b      	b.n	800588c <HAL_DMA_Start_IT+0xb8>
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2201      	movs	r2, #1
 80057f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005802:	b2db      	uxtb	r3, r3
 8005804:	2b01      	cmp	r3, #1
 8005806:	d13a      	bne.n	800587e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	2202      	movs	r2, #2
 800580c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2200      	movs	r2, #0
 8005814:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	681a      	ldr	r2, [r3, #0]
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f022 0201 	bic.w	r2, r2, #1
 8005824:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	687a      	ldr	r2, [r7, #4]
 800582a:	68b9      	ldr	r1, [r7, #8]
 800582c:	68f8      	ldr	r0, [r7, #12]
 800582e:	f000 f95f 	bl	8005af0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005836:	2b00      	cmp	r3, #0
 8005838:	d008      	beq.n	800584c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f042 020e 	orr.w	r2, r2, #14
 8005848:	601a      	str	r2, [r3, #0]
 800584a:	e00f      	b.n	800586c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	681a      	ldr	r2, [r3, #0]
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f022 0204 	bic.w	r2, r2, #4
 800585a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	681a      	ldr	r2, [r3, #0]
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f042 020a 	orr.w	r2, r2, #10
 800586a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f042 0201 	orr.w	r2, r2, #1
 800587a:	601a      	str	r2, [r3, #0]
 800587c:	e005      	b.n	800588a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2200      	movs	r2, #0
 8005882:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005886:	2302      	movs	r3, #2
 8005888:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800588a:	7dfb      	ldrb	r3, [r7, #23]
}
 800588c:	4618      	mov	r0, r3
 800588e:	3718      	adds	r7, #24
 8005890:	46bd      	mov	sp, r7
 8005892:	bd80      	pop	{r7, pc}

08005894 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005894:	b480      	push	{r7}
 8005896:	b085      	sub	sp, #20
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800589c:	2300      	movs	r3, #0
 800589e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80058a6:	b2db      	uxtb	r3, r3
 80058a8:	2b02      	cmp	r3, #2
 80058aa:	d008      	beq.n	80058be <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2204      	movs	r2, #4
 80058b0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e022      	b.n	8005904 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	681a      	ldr	r2, [r3, #0]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f022 020e 	bic.w	r2, r2, #14
 80058cc:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	681a      	ldr	r2, [r3, #0]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f022 0201 	bic.w	r2, r2, #1
 80058dc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058e2:	f003 021c 	and.w	r2, r3, #28
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ea:	2101      	movs	r1, #1
 80058ec:	fa01 f202 	lsl.w	r2, r1, r2
 80058f0:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2201      	movs	r2, #1
 80058f6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2200      	movs	r2, #0
 80058fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8005902:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8005904:	4618      	mov	r0, r3
 8005906:	3714      	adds	r7, #20
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr

08005910 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b084      	sub	sp, #16
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005918:	2300      	movs	r3, #0
 800591a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005922:	b2db      	uxtb	r3, r3
 8005924:	2b02      	cmp	r3, #2
 8005926:	d005      	beq.n	8005934 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2204      	movs	r2, #4
 800592c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800592e:	2301      	movs	r3, #1
 8005930:	73fb      	strb	r3, [r7, #15]
 8005932:	e029      	b.n	8005988 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f022 020e 	bic.w	r2, r2, #14
 8005942:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	681a      	ldr	r2, [r3, #0]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f022 0201 	bic.w	r2, r2, #1
 8005952:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005958:	f003 021c 	and.w	r2, r3, #28
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005960:	2101      	movs	r1, #1
 8005962:	fa01 f202 	lsl.w	r2, r1, r2
 8005966:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2201      	movs	r2, #1
 800596c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2200      	movs	r2, #0
 8005974:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800597c:	2b00      	cmp	r3, #0
 800597e:	d003      	beq.n	8005988 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005984:	6878      	ldr	r0, [r7, #4]
 8005986:	4798      	blx	r3
    }
  }
  return status;
 8005988:	7bfb      	ldrb	r3, [r7, #15]
}
 800598a:	4618      	mov	r0, r3
 800598c:	3710      	adds	r7, #16
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}

08005992 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005992:	b580      	push	{r7, lr}
 8005994:	b084      	sub	sp, #16
 8005996:	af00      	add	r7, sp, #0
 8005998:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059ae:	f003 031c 	and.w	r3, r3, #28
 80059b2:	2204      	movs	r2, #4
 80059b4:	409a      	lsls	r2, r3
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	4013      	ands	r3, r2
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d026      	beq.n	8005a0c <HAL_DMA_IRQHandler+0x7a>
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	f003 0304 	and.w	r3, r3, #4
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d021      	beq.n	8005a0c <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f003 0320 	and.w	r3, r3, #32
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d107      	bne.n	80059e6 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f022 0204 	bic.w	r2, r2, #4
 80059e4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059ea:	f003 021c 	and.w	r2, r3, #28
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059f2:	2104      	movs	r1, #4
 80059f4:	fa01 f202 	lsl.w	r2, r1, r2
 80059f8:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d071      	beq.n	8005ae6 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a06:	6878      	ldr	r0, [r7, #4]
 8005a08:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8005a0a:	e06c      	b.n	8005ae6 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a10:	f003 031c 	and.w	r3, r3, #28
 8005a14:	2202      	movs	r2, #2
 8005a16:	409a      	lsls	r2, r3
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	4013      	ands	r3, r2
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d02e      	beq.n	8005a7e <HAL_DMA_IRQHandler+0xec>
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	f003 0302 	and.w	r3, r3, #2
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d029      	beq.n	8005a7e <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 0320 	and.w	r3, r3, #32
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d10b      	bne.n	8005a50 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f022 020a 	bic.w	r2, r2, #10
 8005a46:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a54:	f003 021c 	and.w	r2, r3, #28
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a5c:	2102      	movs	r1, #2
 8005a5e:	fa01 f202 	lsl.w	r2, r1, r2
 8005a62:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2200      	movs	r2, #0
 8005a68:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d038      	beq.n	8005ae6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005a7c:	e033      	b.n	8005ae6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a82:	f003 031c 	and.w	r3, r3, #28
 8005a86:	2208      	movs	r2, #8
 8005a88:	409a      	lsls	r2, r3
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	4013      	ands	r3, r2
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d02a      	beq.n	8005ae8 <HAL_DMA_IRQHandler+0x156>
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	f003 0308 	and.w	r3, r3, #8
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d025      	beq.n	8005ae8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f022 020e 	bic.w	r2, r2, #14
 8005aaa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ab0:	f003 021c 	and.w	r2, r3, #28
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ab8:	2101      	movs	r1, #1
 8005aba:	fa01 f202 	lsl.w	r2, r1, r2
 8005abe:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2201      	movs	r2, #1
 8005aca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d004      	beq.n	8005ae8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ae2:	6878      	ldr	r0, [r7, #4]
 8005ae4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005ae6:	bf00      	nop
 8005ae8:	bf00      	nop
}
 8005aea:	3710      	adds	r7, #16
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bd80      	pop	{r7, pc}

08005af0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b085      	sub	sp, #20
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	60f8      	str	r0, [r7, #12]
 8005af8:	60b9      	str	r1, [r7, #8]
 8005afa:	607a      	str	r2, [r7, #4]
 8005afc:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b02:	f003 021c 	and.w	r2, r3, #28
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b0a:	2101      	movs	r1, #1
 8005b0c:	fa01 f202 	lsl.w	r2, r1, r2
 8005b10:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	683a      	ldr	r2, [r7, #0]
 8005b18:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	2b10      	cmp	r3, #16
 8005b20:	d108      	bne.n	8005b34 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	687a      	ldr	r2, [r7, #4]
 8005b28:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	68ba      	ldr	r2, [r7, #8]
 8005b30:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005b32:	e007      	b.n	8005b44 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	68ba      	ldr	r2, [r7, #8]
 8005b3a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	687a      	ldr	r2, [r7, #4]
 8005b42:	60da      	str	r2, [r3, #12]
}
 8005b44:	bf00      	nop
 8005b46:	3714      	adds	r7, #20
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4e:	4770      	bx	lr

08005b50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b087      	sub	sp, #28
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
 8005b58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005b5e:	e154      	b.n	8005e0a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	2101      	movs	r1, #1
 8005b66:	697b      	ldr	r3, [r7, #20]
 8005b68:	fa01 f303 	lsl.w	r3, r1, r3
 8005b6c:	4013      	ands	r3, r2
 8005b6e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	f000 8146 	beq.w	8005e04 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d00b      	beq.n	8005b98 <HAL_GPIO_Init+0x48>
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	2b02      	cmp	r3, #2
 8005b86:	d007      	beq.n	8005b98 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005b8c:	2b11      	cmp	r3, #17
 8005b8e:	d003      	beq.n	8005b98 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	2b12      	cmp	r3, #18
 8005b96:	d130      	bne.n	8005bfa <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005b9e:	697b      	ldr	r3, [r7, #20]
 8005ba0:	005b      	lsls	r3, r3, #1
 8005ba2:	2203      	movs	r2, #3
 8005ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ba8:	43db      	mvns	r3, r3
 8005baa:	693a      	ldr	r2, [r7, #16]
 8005bac:	4013      	ands	r3, r2
 8005bae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	68da      	ldr	r2, [r3, #12]
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	005b      	lsls	r3, r3, #1
 8005bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bbc:	693a      	ldr	r2, [r7, #16]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	693a      	ldr	r2, [r7, #16]
 8005bc6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005bce:	2201      	movs	r2, #1
 8005bd0:	697b      	ldr	r3, [r7, #20]
 8005bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8005bd6:	43db      	mvns	r3, r3
 8005bd8:	693a      	ldr	r2, [r7, #16]
 8005bda:	4013      	ands	r3, r2
 8005bdc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	091b      	lsrs	r3, r3, #4
 8005be4:	f003 0201 	and.w	r2, r3, #1
 8005be8:	697b      	ldr	r3, [r7, #20]
 8005bea:	fa02 f303 	lsl.w	r3, r2, r3
 8005bee:	693a      	ldr	r2, [r7, #16]
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	693a      	ldr	r2, [r7, #16]
 8005bf8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	68db      	ldr	r3, [r3, #12]
 8005bfe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	005b      	lsls	r3, r3, #1
 8005c04:	2203      	movs	r2, #3
 8005c06:	fa02 f303 	lsl.w	r3, r2, r3
 8005c0a:	43db      	mvns	r3, r3
 8005c0c:	693a      	ldr	r2, [r7, #16]
 8005c0e:	4013      	ands	r3, r2
 8005c10:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	689a      	ldr	r2, [r3, #8]
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	005b      	lsls	r3, r3, #1
 8005c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c1e:	693a      	ldr	r2, [r7, #16]
 8005c20:	4313      	orrs	r3, r2
 8005c22:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	693a      	ldr	r2, [r7, #16]
 8005c28:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	2b02      	cmp	r3, #2
 8005c30:	d003      	beq.n	8005c3a <HAL_GPIO_Init+0xea>
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	2b12      	cmp	r3, #18
 8005c38:	d123      	bne.n	8005c82 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	08da      	lsrs	r2, r3, #3
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	3208      	adds	r2, #8
 8005c42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c46:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005c48:	697b      	ldr	r3, [r7, #20]
 8005c4a:	f003 0307 	and.w	r3, r3, #7
 8005c4e:	009b      	lsls	r3, r3, #2
 8005c50:	220f      	movs	r2, #15
 8005c52:	fa02 f303 	lsl.w	r3, r2, r3
 8005c56:	43db      	mvns	r3, r3
 8005c58:	693a      	ldr	r2, [r7, #16]
 8005c5a:	4013      	ands	r3, r2
 8005c5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	691a      	ldr	r2, [r3, #16]
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	f003 0307 	and.w	r3, r3, #7
 8005c68:	009b      	lsls	r3, r3, #2
 8005c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c6e:	693a      	ldr	r2, [r7, #16]
 8005c70:	4313      	orrs	r3, r2
 8005c72:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	08da      	lsrs	r2, r3, #3
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	3208      	adds	r2, #8
 8005c7c:	6939      	ldr	r1, [r7, #16]
 8005c7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	005b      	lsls	r3, r3, #1
 8005c8c:	2203      	movs	r2, #3
 8005c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c92:	43db      	mvns	r3, r3
 8005c94:	693a      	ldr	r2, [r7, #16]
 8005c96:	4013      	ands	r3, r2
 8005c98:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	f003 0203 	and.w	r2, r3, #3
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	005b      	lsls	r3, r3, #1
 8005ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8005caa:	693a      	ldr	r2, [r7, #16]
 8005cac:	4313      	orrs	r3, r2
 8005cae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	693a      	ldr	r2, [r7, #16]
 8005cb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	f000 80a0 	beq.w	8005e04 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005cc4:	4b58      	ldr	r3, [pc, #352]	; (8005e28 <HAL_GPIO_Init+0x2d8>)
 8005cc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cc8:	4a57      	ldr	r2, [pc, #348]	; (8005e28 <HAL_GPIO_Init+0x2d8>)
 8005cca:	f043 0301 	orr.w	r3, r3, #1
 8005cce:	6613      	str	r3, [r2, #96]	; 0x60
 8005cd0:	4b55      	ldr	r3, [pc, #340]	; (8005e28 <HAL_GPIO_Init+0x2d8>)
 8005cd2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cd4:	f003 0301 	and.w	r3, r3, #1
 8005cd8:	60bb      	str	r3, [r7, #8]
 8005cda:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005cdc:	4a53      	ldr	r2, [pc, #332]	; (8005e2c <HAL_GPIO_Init+0x2dc>)
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	089b      	lsrs	r3, r3, #2
 8005ce2:	3302      	adds	r3, #2
 8005ce4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ce8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	f003 0303 	and.w	r3, r3, #3
 8005cf0:	009b      	lsls	r3, r3, #2
 8005cf2:	220f      	movs	r2, #15
 8005cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8005cf8:	43db      	mvns	r3, r3
 8005cfa:	693a      	ldr	r2, [r7, #16]
 8005cfc:	4013      	ands	r3, r2
 8005cfe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005d06:	d019      	beq.n	8005d3c <HAL_GPIO_Init+0x1ec>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	4a49      	ldr	r2, [pc, #292]	; (8005e30 <HAL_GPIO_Init+0x2e0>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d013      	beq.n	8005d38 <HAL_GPIO_Init+0x1e8>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	4a48      	ldr	r2, [pc, #288]	; (8005e34 <HAL_GPIO_Init+0x2e4>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d00d      	beq.n	8005d34 <HAL_GPIO_Init+0x1e4>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	4a47      	ldr	r2, [pc, #284]	; (8005e38 <HAL_GPIO_Init+0x2e8>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d007      	beq.n	8005d30 <HAL_GPIO_Init+0x1e0>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	4a46      	ldr	r2, [pc, #280]	; (8005e3c <HAL_GPIO_Init+0x2ec>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d101      	bne.n	8005d2c <HAL_GPIO_Init+0x1dc>
 8005d28:	2304      	movs	r3, #4
 8005d2a:	e008      	b.n	8005d3e <HAL_GPIO_Init+0x1ee>
 8005d2c:	2307      	movs	r3, #7
 8005d2e:	e006      	b.n	8005d3e <HAL_GPIO_Init+0x1ee>
 8005d30:	2303      	movs	r3, #3
 8005d32:	e004      	b.n	8005d3e <HAL_GPIO_Init+0x1ee>
 8005d34:	2302      	movs	r3, #2
 8005d36:	e002      	b.n	8005d3e <HAL_GPIO_Init+0x1ee>
 8005d38:	2301      	movs	r3, #1
 8005d3a:	e000      	b.n	8005d3e <HAL_GPIO_Init+0x1ee>
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	697a      	ldr	r2, [r7, #20]
 8005d40:	f002 0203 	and.w	r2, r2, #3
 8005d44:	0092      	lsls	r2, r2, #2
 8005d46:	4093      	lsls	r3, r2
 8005d48:	693a      	ldr	r2, [r7, #16]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005d4e:	4937      	ldr	r1, [pc, #220]	; (8005e2c <HAL_GPIO_Init+0x2dc>)
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	089b      	lsrs	r3, r3, #2
 8005d54:	3302      	adds	r3, #2
 8005d56:	693a      	ldr	r2, [r7, #16]
 8005d58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005d5c:	4b38      	ldr	r3, [pc, #224]	; (8005e40 <HAL_GPIO_Init+0x2f0>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	43db      	mvns	r3, r3
 8005d66:	693a      	ldr	r2, [r7, #16]
 8005d68:	4013      	ands	r3, r2
 8005d6a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d003      	beq.n	8005d80 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8005d78:	693a      	ldr	r2, [r7, #16]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	4313      	orrs	r3, r2
 8005d7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005d80:	4a2f      	ldr	r2, [pc, #188]	; (8005e40 <HAL_GPIO_Init+0x2f0>)
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8005d86:	4b2e      	ldr	r3, [pc, #184]	; (8005e40 <HAL_GPIO_Init+0x2f0>)
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	43db      	mvns	r3, r3
 8005d90:	693a      	ldr	r2, [r7, #16]
 8005d92:	4013      	ands	r3, r2
 8005d94:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d003      	beq.n	8005daa <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8005da2:	693a      	ldr	r2, [r7, #16]
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005daa:	4a25      	ldr	r2, [pc, #148]	; (8005e40 <HAL_GPIO_Init+0x2f0>)
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005db0:	4b23      	ldr	r3, [pc, #140]	; (8005e40 <HAL_GPIO_Init+0x2f0>)
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	43db      	mvns	r3, r3
 8005dba:	693a      	ldr	r2, [r7, #16]
 8005dbc:	4013      	ands	r3, r2
 8005dbe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d003      	beq.n	8005dd4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8005dcc:	693a      	ldr	r2, [r7, #16]
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005dd4:	4a1a      	ldr	r2, [pc, #104]	; (8005e40 <HAL_GPIO_Init+0x2f0>)
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005dda:	4b19      	ldr	r3, [pc, #100]	; (8005e40 <HAL_GPIO_Init+0x2f0>)
 8005ddc:	68db      	ldr	r3, [r3, #12]
 8005dde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	43db      	mvns	r3, r3
 8005de4:	693a      	ldr	r2, [r7, #16]
 8005de6:	4013      	ands	r3, r2
 8005de8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d003      	beq.n	8005dfe <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8005df6:	693a      	ldr	r2, [r7, #16]
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005dfe:	4a10      	ldr	r2, [pc, #64]	; (8005e40 <HAL_GPIO_Init+0x2f0>)
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	3301      	adds	r3, #1
 8005e08:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	681a      	ldr	r2, [r3, #0]
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	fa22 f303 	lsr.w	r3, r2, r3
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	f47f aea3 	bne.w	8005b60 <HAL_GPIO_Init+0x10>
  }
}
 8005e1a:	bf00      	nop
 8005e1c:	bf00      	nop
 8005e1e:	371c      	adds	r7, #28
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr
 8005e28:	40021000 	.word	0x40021000
 8005e2c:	40010000 	.word	0x40010000
 8005e30:	48000400 	.word	0x48000400
 8005e34:	48000800 	.word	0x48000800
 8005e38:	48000c00 	.word	0x48000c00
 8005e3c:	48001000 	.word	0x48001000
 8005e40:	40010400 	.word	0x40010400

08005e44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b085      	sub	sp, #20
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	460b      	mov	r3, r1
 8005e4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	691a      	ldr	r2, [r3, #16]
 8005e54:	887b      	ldrh	r3, [r7, #2]
 8005e56:	4013      	ands	r3, r2
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d002      	beq.n	8005e62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	73fb      	strb	r3, [r7, #15]
 8005e60:	e001      	b.n	8005e66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005e62:	2300      	movs	r3, #0
 8005e64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005e66:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3714      	adds	r7, #20
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr

08005e74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b083      	sub	sp, #12
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
 8005e7c:	460b      	mov	r3, r1
 8005e7e:	807b      	strh	r3, [r7, #2]
 8005e80:	4613      	mov	r3, r2
 8005e82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005e84:	787b      	ldrb	r3, [r7, #1]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d003      	beq.n	8005e92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005e8a:	887a      	ldrh	r2, [r7, #2]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005e90:	e002      	b.n	8005e98 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005e92:	887a      	ldrh	r2, [r7, #2]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005e98:	bf00      	nop
 8005e9a:	370c      	adds	r7, #12
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea2:	4770      	bx	lr

08005ea4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b085      	sub	sp, #20
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	460b      	mov	r3, r1
 8005eae:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	695b      	ldr	r3, [r3, #20]
 8005eb4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005eb6:	887a      	ldrh	r2, [r7, #2]
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	4013      	ands	r3, r2
 8005ebc:	041a      	lsls	r2, r3, #16
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	43d9      	mvns	r1, r3
 8005ec2:	887b      	ldrh	r3, [r7, #2]
 8005ec4:	400b      	ands	r3, r1
 8005ec6:	431a      	orrs	r2, r3
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	619a      	str	r2, [r3, #24]
}
 8005ecc:	bf00      	nop
 8005ece:	3714      	adds	r7, #20
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed6:	4770      	bx	lr

08005ed8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b082      	sub	sp, #8
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	4603      	mov	r3, r0
 8005ee0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005ee2:	4b08      	ldr	r3, [pc, #32]	; (8005f04 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ee4:	695a      	ldr	r2, [r3, #20]
 8005ee6:	88fb      	ldrh	r3, [r7, #6]
 8005ee8:	4013      	ands	r3, r2
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d006      	beq.n	8005efc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005eee:	4a05      	ldr	r2, [pc, #20]	; (8005f04 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ef0:	88fb      	ldrh	r3, [r7, #6]
 8005ef2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005ef4:	88fb      	ldrh	r3, [r7, #6]
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f7fb fa40 	bl	800137c <HAL_GPIO_EXTI_Callback>
  }
}
 8005efc:	bf00      	nop
 8005efe:	3708      	adds	r7, #8
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}
 8005f04:	40010400 	.word	0x40010400

08005f08 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005f0c:	4b04      	ldr	r3, [pc, #16]	; (8005f20 <HAL_PWREx_GetVoltageRange+0x18>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	46bd      	mov	sp, r7
 8005f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1c:	4770      	bx	lr
 8005f1e:	bf00      	nop
 8005f20:	40007000 	.word	0x40007000

08005f24 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005f24:	b480      	push	{r7}
 8005f26:	b085      	sub	sp, #20
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f32:	d130      	bne.n	8005f96 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005f34:	4b23      	ldr	r3, [pc, #140]	; (8005fc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005f3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f40:	d038      	beq.n	8005fb4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005f42:	4b20      	ldr	r3, [pc, #128]	; (8005fc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005f4a:	4a1e      	ldr	r2, [pc, #120]	; (8005fc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f4c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005f50:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005f52:	4b1d      	ldr	r3, [pc, #116]	; (8005fc8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	2232      	movs	r2, #50	; 0x32
 8005f58:	fb02 f303 	mul.w	r3, r2, r3
 8005f5c:	4a1b      	ldr	r2, [pc, #108]	; (8005fcc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f62:	0c9b      	lsrs	r3, r3, #18
 8005f64:	3301      	adds	r3, #1
 8005f66:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005f68:	e002      	b.n	8005f70 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	3b01      	subs	r3, #1
 8005f6e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005f70:	4b14      	ldr	r3, [pc, #80]	; (8005fc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f72:	695b      	ldr	r3, [r3, #20]
 8005f74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f7c:	d102      	bne.n	8005f84 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d1f2      	bne.n	8005f6a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005f84:	4b0f      	ldr	r3, [pc, #60]	; (8005fc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f86:	695b      	ldr	r3, [r3, #20]
 8005f88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f90:	d110      	bne.n	8005fb4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005f92:	2303      	movs	r3, #3
 8005f94:	e00f      	b.n	8005fb6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005f96:	4b0b      	ldr	r3, [pc, #44]	; (8005fc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005f9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005fa2:	d007      	beq.n	8005fb4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005fa4:	4b07      	ldr	r3, [pc, #28]	; (8005fc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005fac:	4a05      	ldr	r2, [pc, #20]	; (8005fc4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005fae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005fb2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005fb4:	2300      	movs	r3, #0
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	3714      	adds	r7, #20
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc0:	4770      	bx	lr
 8005fc2:	bf00      	nop
 8005fc4:	40007000 	.word	0x40007000
 8005fc8:	20000014 	.word	0x20000014
 8005fcc:	431bde83 	.word	0x431bde83

08005fd0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b088      	sub	sp, #32
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d102      	bne.n	8005fe4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	f000 bc10 	b.w	8006804 <HAL_RCC_OscConfig+0x834>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005fe4:	4b96      	ldr	r3, [pc, #600]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	f003 030c 	and.w	r3, r3, #12
 8005fec:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005fee:	4b94      	ldr	r3, [pc, #592]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 8005ff0:	68db      	ldr	r3, [r3, #12]
 8005ff2:	f003 0303 	and.w	r3, r3, #3
 8005ff6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f003 0310 	and.w	r3, r3, #16
 8006000:	2b00      	cmp	r3, #0
 8006002:	f000 80e4 	beq.w	80061ce <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006006:	69bb      	ldr	r3, [r7, #24]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d007      	beq.n	800601c <HAL_RCC_OscConfig+0x4c>
 800600c:	69bb      	ldr	r3, [r7, #24]
 800600e:	2b0c      	cmp	r3, #12
 8006010:	f040 808b 	bne.w	800612a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006014:	697b      	ldr	r3, [r7, #20]
 8006016:	2b01      	cmp	r3, #1
 8006018:	f040 8087 	bne.w	800612a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800601c:	4b88      	ldr	r3, [pc, #544]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f003 0302 	and.w	r3, r3, #2
 8006024:	2b00      	cmp	r3, #0
 8006026:	d005      	beq.n	8006034 <HAL_RCC_OscConfig+0x64>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	699b      	ldr	r3, [r3, #24]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d101      	bne.n	8006034 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8006030:	2301      	movs	r3, #1
 8006032:	e3e7      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6a1a      	ldr	r2, [r3, #32]
 8006038:	4b81      	ldr	r3, [pc, #516]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f003 0308 	and.w	r3, r3, #8
 8006040:	2b00      	cmp	r3, #0
 8006042:	d004      	beq.n	800604e <HAL_RCC_OscConfig+0x7e>
 8006044:	4b7e      	ldr	r3, [pc, #504]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800604c:	e005      	b.n	800605a <HAL_RCC_OscConfig+0x8a>
 800604e:	4b7c      	ldr	r3, [pc, #496]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 8006050:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006054:	091b      	lsrs	r3, r3, #4
 8006056:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800605a:	4293      	cmp	r3, r2
 800605c:	d223      	bcs.n	80060a6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6a1b      	ldr	r3, [r3, #32]
 8006062:	4618      	mov	r0, r3
 8006064:	f000 fd7a 	bl	8006b5c <RCC_SetFlashLatencyFromMSIRange>
 8006068:	4603      	mov	r3, r0
 800606a:	2b00      	cmp	r3, #0
 800606c:	d001      	beq.n	8006072 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	e3c8      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006072:	4b73      	ldr	r3, [pc, #460]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	4a72      	ldr	r2, [pc, #456]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 8006078:	f043 0308 	orr.w	r3, r3, #8
 800607c:	6013      	str	r3, [r2, #0]
 800607e:	4b70      	ldr	r3, [pc, #448]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6a1b      	ldr	r3, [r3, #32]
 800608a:	496d      	ldr	r1, [pc, #436]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 800608c:	4313      	orrs	r3, r2
 800608e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006090:	4b6b      	ldr	r3, [pc, #428]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	69db      	ldr	r3, [r3, #28]
 800609c:	021b      	lsls	r3, r3, #8
 800609e:	4968      	ldr	r1, [pc, #416]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 80060a0:	4313      	orrs	r3, r2
 80060a2:	604b      	str	r3, [r1, #4]
 80060a4:	e025      	b.n	80060f2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80060a6:	4b66      	ldr	r3, [pc, #408]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a65      	ldr	r2, [pc, #404]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 80060ac:	f043 0308 	orr.w	r3, r3, #8
 80060b0:	6013      	str	r3, [r2, #0]
 80060b2:	4b63      	ldr	r3, [pc, #396]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6a1b      	ldr	r3, [r3, #32]
 80060be:	4960      	ldr	r1, [pc, #384]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 80060c0:	4313      	orrs	r3, r2
 80060c2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80060c4:	4b5e      	ldr	r3, [pc, #376]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	69db      	ldr	r3, [r3, #28]
 80060d0:	021b      	lsls	r3, r3, #8
 80060d2:	495b      	ldr	r1, [pc, #364]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 80060d4:	4313      	orrs	r3, r2
 80060d6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80060d8:	69bb      	ldr	r3, [r7, #24]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d109      	bne.n	80060f2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6a1b      	ldr	r3, [r3, #32]
 80060e2:	4618      	mov	r0, r3
 80060e4:	f000 fd3a 	bl	8006b5c <RCC_SetFlashLatencyFromMSIRange>
 80060e8:	4603      	mov	r3, r0
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d001      	beq.n	80060f2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80060ee:	2301      	movs	r3, #1
 80060f0:	e388      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80060f2:	f000 fc6f 	bl	80069d4 <HAL_RCC_GetSysClockFreq>
 80060f6:	4602      	mov	r2, r0
 80060f8:	4b51      	ldr	r3, [pc, #324]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	091b      	lsrs	r3, r3, #4
 80060fe:	f003 030f 	and.w	r3, r3, #15
 8006102:	4950      	ldr	r1, [pc, #320]	; (8006244 <HAL_RCC_OscConfig+0x274>)
 8006104:	5ccb      	ldrb	r3, [r1, r3]
 8006106:	f003 031f 	and.w	r3, r3, #31
 800610a:	fa22 f303 	lsr.w	r3, r2, r3
 800610e:	4a4e      	ldr	r2, [pc, #312]	; (8006248 <HAL_RCC_OscConfig+0x278>)
 8006110:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006112:	4b4e      	ldr	r3, [pc, #312]	; (800624c <HAL_RCC_OscConfig+0x27c>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4618      	mov	r0, r3
 8006118:	f7fd feec 	bl	8003ef4 <HAL_InitTick>
 800611c:	4603      	mov	r3, r0
 800611e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006120:	7bfb      	ldrb	r3, [r7, #15]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d052      	beq.n	80061cc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8006126:	7bfb      	ldrb	r3, [r7, #15]
 8006128:	e36c      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	699b      	ldr	r3, [r3, #24]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d032      	beq.n	8006198 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006132:	4b43      	ldr	r3, [pc, #268]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a42      	ldr	r2, [pc, #264]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 8006138:	f043 0301 	orr.w	r3, r3, #1
 800613c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800613e:	f7fd ff29 	bl	8003f94 <HAL_GetTick>
 8006142:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006144:	e008      	b.n	8006158 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006146:	f7fd ff25 	bl	8003f94 <HAL_GetTick>
 800614a:	4602      	mov	r2, r0
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	1ad3      	subs	r3, r2, r3
 8006150:	2b02      	cmp	r3, #2
 8006152:	d901      	bls.n	8006158 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8006154:	2303      	movs	r3, #3
 8006156:	e355      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006158:	4b39      	ldr	r3, [pc, #228]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f003 0302 	and.w	r3, r3, #2
 8006160:	2b00      	cmp	r3, #0
 8006162:	d0f0      	beq.n	8006146 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006164:	4b36      	ldr	r3, [pc, #216]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a35      	ldr	r2, [pc, #212]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 800616a:	f043 0308 	orr.w	r3, r3, #8
 800616e:	6013      	str	r3, [r2, #0]
 8006170:	4b33      	ldr	r3, [pc, #204]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6a1b      	ldr	r3, [r3, #32]
 800617c:	4930      	ldr	r1, [pc, #192]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 800617e:	4313      	orrs	r3, r2
 8006180:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006182:	4b2f      	ldr	r3, [pc, #188]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	69db      	ldr	r3, [r3, #28]
 800618e:	021b      	lsls	r3, r3, #8
 8006190:	492b      	ldr	r1, [pc, #172]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 8006192:	4313      	orrs	r3, r2
 8006194:	604b      	str	r3, [r1, #4]
 8006196:	e01a      	b.n	80061ce <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006198:	4b29      	ldr	r3, [pc, #164]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a28      	ldr	r2, [pc, #160]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 800619e:	f023 0301 	bic.w	r3, r3, #1
 80061a2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80061a4:	f7fd fef6 	bl	8003f94 <HAL_GetTick>
 80061a8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80061aa:	e008      	b.n	80061be <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80061ac:	f7fd fef2 	bl	8003f94 <HAL_GetTick>
 80061b0:	4602      	mov	r2, r0
 80061b2:	693b      	ldr	r3, [r7, #16]
 80061b4:	1ad3      	subs	r3, r2, r3
 80061b6:	2b02      	cmp	r3, #2
 80061b8:	d901      	bls.n	80061be <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80061ba:	2303      	movs	r3, #3
 80061bc:	e322      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80061be:	4b20      	ldr	r3, [pc, #128]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f003 0302 	and.w	r3, r3, #2
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d1f0      	bne.n	80061ac <HAL_RCC_OscConfig+0x1dc>
 80061ca:	e000      	b.n	80061ce <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80061cc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f003 0301 	and.w	r3, r3, #1
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d073      	beq.n	80062c2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80061da:	69bb      	ldr	r3, [r7, #24]
 80061dc:	2b08      	cmp	r3, #8
 80061de:	d005      	beq.n	80061ec <HAL_RCC_OscConfig+0x21c>
 80061e0:	69bb      	ldr	r3, [r7, #24]
 80061e2:	2b0c      	cmp	r3, #12
 80061e4:	d10e      	bne.n	8006204 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	2b03      	cmp	r3, #3
 80061ea:	d10b      	bne.n	8006204 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061ec:	4b14      	ldr	r3, [pc, #80]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d063      	beq.n	80062c0 <HAL_RCC_OscConfig+0x2f0>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	685b      	ldr	r3, [r3, #4]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d15f      	bne.n	80062c0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006200:	2301      	movs	r3, #1
 8006202:	e2ff      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800620c:	d106      	bne.n	800621c <HAL_RCC_OscConfig+0x24c>
 800620e:	4b0c      	ldr	r3, [pc, #48]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4a0b      	ldr	r2, [pc, #44]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 8006214:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006218:	6013      	str	r3, [r2, #0]
 800621a:	e025      	b.n	8006268 <HAL_RCC_OscConfig+0x298>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006224:	d114      	bne.n	8006250 <HAL_RCC_OscConfig+0x280>
 8006226:	4b06      	ldr	r3, [pc, #24]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4a05      	ldr	r2, [pc, #20]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 800622c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006230:	6013      	str	r3, [r2, #0]
 8006232:	4b03      	ldr	r3, [pc, #12]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a02      	ldr	r2, [pc, #8]	; (8006240 <HAL_RCC_OscConfig+0x270>)
 8006238:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800623c:	6013      	str	r3, [r2, #0]
 800623e:	e013      	b.n	8006268 <HAL_RCC_OscConfig+0x298>
 8006240:	40021000 	.word	0x40021000
 8006244:	0800d1b0 	.word	0x0800d1b0
 8006248:	20000014 	.word	0x20000014
 800624c:	20000018 	.word	0x20000018
 8006250:	4ba0      	ldr	r3, [pc, #640]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4a9f      	ldr	r2, [pc, #636]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 8006256:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800625a:	6013      	str	r3, [r2, #0]
 800625c:	4b9d      	ldr	r3, [pc, #628]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a9c      	ldr	r2, [pc, #624]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 8006262:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006266:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d013      	beq.n	8006298 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006270:	f7fd fe90 	bl	8003f94 <HAL_GetTick>
 8006274:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006276:	e008      	b.n	800628a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006278:	f7fd fe8c 	bl	8003f94 <HAL_GetTick>
 800627c:	4602      	mov	r2, r0
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	1ad3      	subs	r3, r2, r3
 8006282:	2b64      	cmp	r3, #100	; 0x64
 8006284:	d901      	bls.n	800628a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006286:	2303      	movs	r3, #3
 8006288:	e2bc      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800628a:	4b92      	ldr	r3, [pc, #584]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006292:	2b00      	cmp	r3, #0
 8006294:	d0f0      	beq.n	8006278 <HAL_RCC_OscConfig+0x2a8>
 8006296:	e014      	b.n	80062c2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006298:	f7fd fe7c 	bl	8003f94 <HAL_GetTick>
 800629c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800629e:	e008      	b.n	80062b2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80062a0:	f7fd fe78 	bl	8003f94 <HAL_GetTick>
 80062a4:	4602      	mov	r2, r0
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	1ad3      	subs	r3, r2, r3
 80062aa:	2b64      	cmp	r3, #100	; 0x64
 80062ac:	d901      	bls.n	80062b2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80062ae:	2303      	movs	r3, #3
 80062b0:	e2a8      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80062b2:	4b88      	ldr	r3, [pc, #544]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d1f0      	bne.n	80062a0 <HAL_RCC_OscConfig+0x2d0>
 80062be:	e000      	b.n	80062c2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f003 0302 	and.w	r3, r3, #2
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d060      	beq.n	8006390 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80062ce:	69bb      	ldr	r3, [r7, #24]
 80062d0:	2b04      	cmp	r3, #4
 80062d2:	d005      	beq.n	80062e0 <HAL_RCC_OscConfig+0x310>
 80062d4:	69bb      	ldr	r3, [r7, #24]
 80062d6:	2b0c      	cmp	r3, #12
 80062d8:	d119      	bne.n	800630e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	2b02      	cmp	r3, #2
 80062de:	d116      	bne.n	800630e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80062e0:	4b7c      	ldr	r3, [pc, #496]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d005      	beq.n	80062f8 <HAL_RCC_OscConfig+0x328>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	68db      	ldr	r3, [r3, #12]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d101      	bne.n	80062f8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80062f4:	2301      	movs	r3, #1
 80062f6:	e285      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062f8:	4b76      	ldr	r3, [pc, #472]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	691b      	ldr	r3, [r3, #16]
 8006304:	061b      	lsls	r3, r3, #24
 8006306:	4973      	ldr	r1, [pc, #460]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 8006308:	4313      	orrs	r3, r2
 800630a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800630c:	e040      	b.n	8006390 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	68db      	ldr	r3, [r3, #12]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d023      	beq.n	800635e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006316:	4b6f      	ldr	r3, [pc, #444]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a6e      	ldr	r2, [pc, #440]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 800631c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006320:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006322:	f7fd fe37 	bl	8003f94 <HAL_GetTick>
 8006326:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006328:	e008      	b.n	800633c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800632a:	f7fd fe33 	bl	8003f94 <HAL_GetTick>
 800632e:	4602      	mov	r2, r0
 8006330:	693b      	ldr	r3, [r7, #16]
 8006332:	1ad3      	subs	r3, r2, r3
 8006334:	2b02      	cmp	r3, #2
 8006336:	d901      	bls.n	800633c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006338:	2303      	movs	r3, #3
 800633a:	e263      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800633c:	4b65      	ldr	r3, [pc, #404]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006344:	2b00      	cmp	r3, #0
 8006346:	d0f0      	beq.n	800632a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006348:	4b62      	ldr	r3, [pc, #392]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 800634a:	685b      	ldr	r3, [r3, #4]
 800634c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	691b      	ldr	r3, [r3, #16]
 8006354:	061b      	lsls	r3, r3, #24
 8006356:	495f      	ldr	r1, [pc, #380]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 8006358:	4313      	orrs	r3, r2
 800635a:	604b      	str	r3, [r1, #4]
 800635c:	e018      	b.n	8006390 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800635e:	4b5d      	ldr	r3, [pc, #372]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a5c      	ldr	r2, [pc, #368]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 8006364:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006368:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800636a:	f7fd fe13 	bl	8003f94 <HAL_GetTick>
 800636e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006370:	e008      	b.n	8006384 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006372:	f7fd fe0f 	bl	8003f94 <HAL_GetTick>
 8006376:	4602      	mov	r2, r0
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	1ad3      	subs	r3, r2, r3
 800637c:	2b02      	cmp	r3, #2
 800637e:	d901      	bls.n	8006384 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006380:	2303      	movs	r3, #3
 8006382:	e23f      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006384:	4b53      	ldr	r3, [pc, #332]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800638c:	2b00      	cmp	r3, #0
 800638e:	d1f0      	bne.n	8006372 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f003 0308 	and.w	r3, r3, #8
 8006398:	2b00      	cmp	r3, #0
 800639a:	d03c      	beq.n	8006416 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	695b      	ldr	r3, [r3, #20]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d01c      	beq.n	80063de <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80063a4:	4b4b      	ldr	r3, [pc, #300]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 80063a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80063aa:	4a4a      	ldr	r2, [pc, #296]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 80063ac:	f043 0301 	orr.w	r3, r3, #1
 80063b0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063b4:	f7fd fdee 	bl	8003f94 <HAL_GetTick>
 80063b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80063ba:	e008      	b.n	80063ce <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063bc:	f7fd fdea 	bl	8003f94 <HAL_GetTick>
 80063c0:	4602      	mov	r2, r0
 80063c2:	693b      	ldr	r3, [r7, #16]
 80063c4:	1ad3      	subs	r3, r2, r3
 80063c6:	2b02      	cmp	r3, #2
 80063c8:	d901      	bls.n	80063ce <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80063ca:	2303      	movs	r3, #3
 80063cc:	e21a      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80063ce:	4b41      	ldr	r3, [pc, #260]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 80063d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80063d4:	f003 0302 	and.w	r3, r3, #2
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d0ef      	beq.n	80063bc <HAL_RCC_OscConfig+0x3ec>
 80063dc:	e01b      	b.n	8006416 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80063de:	4b3d      	ldr	r3, [pc, #244]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 80063e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80063e4:	4a3b      	ldr	r2, [pc, #236]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 80063e6:	f023 0301 	bic.w	r3, r3, #1
 80063ea:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063ee:	f7fd fdd1 	bl	8003f94 <HAL_GetTick>
 80063f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80063f4:	e008      	b.n	8006408 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063f6:	f7fd fdcd 	bl	8003f94 <HAL_GetTick>
 80063fa:	4602      	mov	r2, r0
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	1ad3      	subs	r3, r2, r3
 8006400:	2b02      	cmp	r3, #2
 8006402:	d901      	bls.n	8006408 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006404:	2303      	movs	r3, #3
 8006406:	e1fd      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006408:	4b32      	ldr	r3, [pc, #200]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 800640a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800640e:	f003 0302 	and.w	r3, r3, #2
 8006412:	2b00      	cmp	r3, #0
 8006414:	d1ef      	bne.n	80063f6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f003 0304 	and.w	r3, r3, #4
 800641e:	2b00      	cmp	r3, #0
 8006420:	f000 80a6 	beq.w	8006570 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006424:	2300      	movs	r3, #0
 8006426:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006428:	4b2a      	ldr	r3, [pc, #168]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 800642a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800642c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006430:	2b00      	cmp	r3, #0
 8006432:	d10d      	bne.n	8006450 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006434:	4b27      	ldr	r3, [pc, #156]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 8006436:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006438:	4a26      	ldr	r2, [pc, #152]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 800643a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800643e:	6593      	str	r3, [r2, #88]	; 0x58
 8006440:	4b24      	ldr	r3, [pc, #144]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 8006442:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006444:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006448:	60bb      	str	r3, [r7, #8]
 800644a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800644c:	2301      	movs	r3, #1
 800644e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006450:	4b21      	ldr	r3, [pc, #132]	; (80064d8 <HAL_RCC_OscConfig+0x508>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006458:	2b00      	cmp	r3, #0
 800645a:	d118      	bne.n	800648e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800645c:	4b1e      	ldr	r3, [pc, #120]	; (80064d8 <HAL_RCC_OscConfig+0x508>)
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4a1d      	ldr	r2, [pc, #116]	; (80064d8 <HAL_RCC_OscConfig+0x508>)
 8006462:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006466:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006468:	f7fd fd94 	bl	8003f94 <HAL_GetTick>
 800646c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800646e:	e008      	b.n	8006482 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006470:	f7fd fd90 	bl	8003f94 <HAL_GetTick>
 8006474:	4602      	mov	r2, r0
 8006476:	693b      	ldr	r3, [r7, #16]
 8006478:	1ad3      	subs	r3, r2, r3
 800647a:	2b02      	cmp	r3, #2
 800647c:	d901      	bls.n	8006482 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800647e:	2303      	movs	r3, #3
 8006480:	e1c0      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006482:	4b15      	ldr	r3, [pc, #84]	; (80064d8 <HAL_RCC_OscConfig+0x508>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800648a:	2b00      	cmp	r3, #0
 800648c:	d0f0      	beq.n	8006470 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	689b      	ldr	r3, [r3, #8]
 8006492:	2b01      	cmp	r3, #1
 8006494:	d108      	bne.n	80064a8 <HAL_RCC_OscConfig+0x4d8>
 8006496:	4b0f      	ldr	r3, [pc, #60]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 8006498:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800649c:	4a0d      	ldr	r2, [pc, #52]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 800649e:	f043 0301 	orr.w	r3, r3, #1
 80064a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80064a6:	e029      	b.n	80064fc <HAL_RCC_OscConfig+0x52c>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	2b05      	cmp	r3, #5
 80064ae:	d115      	bne.n	80064dc <HAL_RCC_OscConfig+0x50c>
 80064b0:	4b08      	ldr	r3, [pc, #32]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 80064b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064b6:	4a07      	ldr	r2, [pc, #28]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 80064b8:	f043 0304 	orr.w	r3, r3, #4
 80064bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80064c0:	4b04      	ldr	r3, [pc, #16]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 80064c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064c6:	4a03      	ldr	r2, [pc, #12]	; (80064d4 <HAL_RCC_OscConfig+0x504>)
 80064c8:	f043 0301 	orr.w	r3, r3, #1
 80064cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80064d0:	e014      	b.n	80064fc <HAL_RCC_OscConfig+0x52c>
 80064d2:	bf00      	nop
 80064d4:	40021000 	.word	0x40021000
 80064d8:	40007000 	.word	0x40007000
 80064dc:	4b9a      	ldr	r3, [pc, #616]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 80064de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064e2:	4a99      	ldr	r2, [pc, #612]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 80064e4:	f023 0301 	bic.w	r3, r3, #1
 80064e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80064ec:	4b96      	ldr	r3, [pc, #600]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 80064ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064f2:	4a95      	ldr	r2, [pc, #596]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 80064f4:	f023 0304 	bic.w	r3, r3, #4
 80064f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	689b      	ldr	r3, [r3, #8]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d016      	beq.n	8006532 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006504:	f7fd fd46 	bl	8003f94 <HAL_GetTick>
 8006508:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800650a:	e00a      	b.n	8006522 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800650c:	f7fd fd42 	bl	8003f94 <HAL_GetTick>
 8006510:	4602      	mov	r2, r0
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	1ad3      	subs	r3, r2, r3
 8006516:	f241 3288 	movw	r2, #5000	; 0x1388
 800651a:	4293      	cmp	r3, r2
 800651c:	d901      	bls.n	8006522 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800651e:	2303      	movs	r3, #3
 8006520:	e170      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006522:	4b89      	ldr	r3, [pc, #548]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 8006524:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006528:	f003 0302 	and.w	r3, r3, #2
 800652c:	2b00      	cmp	r3, #0
 800652e:	d0ed      	beq.n	800650c <HAL_RCC_OscConfig+0x53c>
 8006530:	e015      	b.n	800655e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006532:	f7fd fd2f 	bl	8003f94 <HAL_GetTick>
 8006536:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006538:	e00a      	b.n	8006550 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800653a:	f7fd fd2b 	bl	8003f94 <HAL_GetTick>
 800653e:	4602      	mov	r2, r0
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	1ad3      	subs	r3, r2, r3
 8006544:	f241 3288 	movw	r2, #5000	; 0x1388
 8006548:	4293      	cmp	r3, r2
 800654a:	d901      	bls.n	8006550 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800654c:	2303      	movs	r3, #3
 800654e:	e159      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006550:	4b7d      	ldr	r3, [pc, #500]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 8006552:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006556:	f003 0302 	and.w	r3, r3, #2
 800655a:	2b00      	cmp	r3, #0
 800655c:	d1ed      	bne.n	800653a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800655e:	7ffb      	ldrb	r3, [r7, #31]
 8006560:	2b01      	cmp	r3, #1
 8006562:	d105      	bne.n	8006570 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006564:	4b78      	ldr	r3, [pc, #480]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 8006566:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006568:	4a77      	ldr	r2, [pc, #476]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 800656a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800656e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f003 0320 	and.w	r3, r3, #32
 8006578:	2b00      	cmp	r3, #0
 800657a:	d03c      	beq.n	80065f6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006580:	2b00      	cmp	r3, #0
 8006582:	d01c      	beq.n	80065be <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006584:	4b70      	ldr	r3, [pc, #448]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 8006586:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800658a:	4a6f      	ldr	r2, [pc, #444]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 800658c:	f043 0301 	orr.w	r3, r3, #1
 8006590:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006594:	f7fd fcfe 	bl	8003f94 <HAL_GetTick>
 8006598:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800659a:	e008      	b.n	80065ae <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800659c:	f7fd fcfa 	bl	8003f94 <HAL_GetTick>
 80065a0:	4602      	mov	r2, r0
 80065a2:	693b      	ldr	r3, [r7, #16]
 80065a4:	1ad3      	subs	r3, r2, r3
 80065a6:	2b02      	cmp	r3, #2
 80065a8:	d901      	bls.n	80065ae <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80065aa:	2303      	movs	r3, #3
 80065ac:	e12a      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80065ae:	4b66      	ldr	r3, [pc, #408]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 80065b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80065b4:	f003 0302 	and.w	r3, r3, #2
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d0ef      	beq.n	800659c <HAL_RCC_OscConfig+0x5cc>
 80065bc:	e01b      	b.n	80065f6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80065be:	4b62      	ldr	r3, [pc, #392]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 80065c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80065c4:	4a60      	ldr	r2, [pc, #384]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 80065c6:	f023 0301 	bic.w	r3, r3, #1
 80065ca:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065ce:	f7fd fce1 	bl	8003f94 <HAL_GetTick>
 80065d2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80065d4:	e008      	b.n	80065e8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80065d6:	f7fd fcdd 	bl	8003f94 <HAL_GetTick>
 80065da:	4602      	mov	r2, r0
 80065dc:	693b      	ldr	r3, [r7, #16]
 80065de:	1ad3      	subs	r3, r2, r3
 80065e0:	2b02      	cmp	r3, #2
 80065e2:	d901      	bls.n	80065e8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80065e4:	2303      	movs	r3, #3
 80065e6:	e10d      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80065e8:	4b57      	ldr	r3, [pc, #348]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 80065ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80065ee:	f003 0302 	and.w	r3, r3, #2
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d1ef      	bne.n	80065d6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	f000 8101 	beq.w	8006802 <HAL_RCC_OscConfig+0x832>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006604:	2b02      	cmp	r3, #2
 8006606:	f040 80c9 	bne.w	800679c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800660a:	4b4f      	ldr	r3, [pc, #316]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 800660c:	68db      	ldr	r3, [r3, #12]
 800660e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	f003 0203 	and.w	r2, r3, #3
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800661a:	429a      	cmp	r2, r3
 800661c:	d12c      	bne.n	8006678 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006628:	3b01      	subs	r3, #1
 800662a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800662c:	429a      	cmp	r2, r3
 800662e:	d123      	bne.n	8006678 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006630:	697b      	ldr	r3, [r7, #20]
 8006632:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800663a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800663c:	429a      	cmp	r2, r3
 800663e:	d11b      	bne.n	8006678 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006640:	697b      	ldr	r3, [r7, #20]
 8006642:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800664a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800664c:	429a      	cmp	r2, r3
 800664e:	d113      	bne.n	8006678 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800665a:	085b      	lsrs	r3, r3, #1
 800665c:	3b01      	subs	r3, #1
 800665e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006660:	429a      	cmp	r2, r3
 8006662:	d109      	bne.n	8006678 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800666e:	085b      	lsrs	r3, r3, #1
 8006670:	3b01      	subs	r3, #1
 8006672:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006674:	429a      	cmp	r2, r3
 8006676:	d06b      	beq.n	8006750 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006678:	69bb      	ldr	r3, [r7, #24]
 800667a:	2b0c      	cmp	r3, #12
 800667c:	d062      	beq.n	8006744 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800667e:	4b32      	ldr	r3, [pc, #200]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006686:	2b00      	cmp	r3, #0
 8006688:	d001      	beq.n	800668e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	e0ba      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800668e:	4b2e      	ldr	r3, [pc, #184]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4a2d      	ldr	r2, [pc, #180]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 8006694:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006698:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800669a:	f7fd fc7b 	bl	8003f94 <HAL_GetTick>
 800669e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80066a0:	e008      	b.n	80066b4 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066a2:	f7fd fc77 	bl	8003f94 <HAL_GetTick>
 80066a6:	4602      	mov	r2, r0
 80066a8:	693b      	ldr	r3, [r7, #16]
 80066aa:	1ad3      	subs	r3, r2, r3
 80066ac:	2b02      	cmp	r3, #2
 80066ae:	d901      	bls.n	80066b4 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80066b0:	2303      	movs	r3, #3
 80066b2:	e0a7      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80066b4:	4b24      	ldr	r3, [pc, #144]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d1f0      	bne.n	80066a2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80066c0:	4b21      	ldr	r3, [pc, #132]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 80066c2:	68da      	ldr	r2, [r3, #12]
 80066c4:	4b21      	ldr	r3, [pc, #132]	; (800674c <HAL_RCC_OscConfig+0x77c>)
 80066c6:	4013      	ands	r3, r2
 80066c8:	687a      	ldr	r2, [r7, #4]
 80066ca:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80066cc:	687a      	ldr	r2, [r7, #4]
 80066ce:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80066d0:	3a01      	subs	r2, #1
 80066d2:	0112      	lsls	r2, r2, #4
 80066d4:	4311      	orrs	r1, r2
 80066d6:	687a      	ldr	r2, [r7, #4]
 80066d8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80066da:	0212      	lsls	r2, r2, #8
 80066dc:	4311      	orrs	r1, r2
 80066de:	687a      	ldr	r2, [r7, #4]
 80066e0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80066e2:	0852      	lsrs	r2, r2, #1
 80066e4:	3a01      	subs	r2, #1
 80066e6:	0552      	lsls	r2, r2, #21
 80066e8:	4311      	orrs	r1, r2
 80066ea:	687a      	ldr	r2, [r7, #4]
 80066ec:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80066ee:	0852      	lsrs	r2, r2, #1
 80066f0:	3a01      	subs	r2, #1
 80066f2:	0652      	lsls	r2, r2, #25
 80066f4:	4311      	orrs	r1, r2
 80066f6:	687a      	ldr	r2, [r7, #4]
 80066f8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80066fa:	06d2      	lsls	r2, r2, #27
 80066fc:	430a      	orrs	r2, r1
 80066fe:	4912      	ldr	r1, [pc, #72]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 8006700:	4313      	orrs	r3, r2
 8006702:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006704:	4b10      	ldr	r3, [pc, #64]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4a0f      	ldr	r2, [pc, #60]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 800670a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800670e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006710:	4b0d      	ldr	r3, [pc, #52]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 8006712:	68db      	ldr	r3, [r3, #12]
 8006714:	4a0c      	ldr	r2, [pc, #48]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 8006716:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800671a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800671c:	f7fd fc3a 	bl	8003f94 <HAL_GetTick>
 8006720:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006722:	e008      	b.n	8006736 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006724:	f7fd fc36 	bl	8003f94 <HAL_GetTick>
 8006728:	4602      	mov	r2, r0
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	1ad3      	subs	r3, r2, r3
 800672e:	2b02      	cmp	r3, #2
 8006730:	d901      	bls.n	8006736 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8006732:	2303      	movs	r3, #3
 8006734:	e066      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006736:	4b04      	ldr	r3, [pc, #16]	; (8006748 <HAL_RCC_OscConfig+0x778>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800673e:	2b00      	cmp	r3, #0
 8006740:	d0f0      	beq.n	8006724 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006742:	e05e      	b.n	8006802 <HAL_RCC_OscConfig+0x832>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006744:	2301      	movs	r3, #1
 8006746:	e05d      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
 8006748:	40021000 	.word	0x40021000
 800674c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006750:	4b2e      	ldr	r3, [pc, #184]	; (800680c <HAL_RCC_OscConfig+0x83c>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006758:	2b00      	cmp	r3, #0
 800675a:	d152      	bne.n	8006802 <HAL_RCC_OscConfig+0x832>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800675c:	4b2b      	ldr	r3, [pc, #172]	; (800680c <HAL_RCC_OscConfig+0x83c>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a2a      	ldr	r2, [pc, #168]	; (800680c <HAL_RCC_OscConfig+0x83c>)
 8006762:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006766:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006768:	4b28      	ldr	r3, [pc, #160]	; (800680c <HAL_RCC_OscConfig+0x83c>)
 800676a:	68db      	ldr	r3, [r3, #12]
 800676c:	4a27      	ldr	r2, [pc, #156]	; (800680c <HAL_RCC_OscConfig+0x83c>)
 800676e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006772:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006774:	f7fd fc0e 	bl	8003f94 <HAL_GetTick>
 8006778:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800677a:	e008      	b.n	800678e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800677c:	f7fd fc0a 	bl	8003f94 <HAL_GetTick>
 8006780:	4602      	mov	r2, r0
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	1ad3      	subs	r3, r2, r3
 8006786:	2b02      	cmp	r3, #2
 8006788:	d901      	bls.n	800678e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800678a:	2303      	movs	r3, #3
 800678c:	e03a      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800678e:	4b1f      	ldr	r3, [pc, #124]	; (800680c <HAL_RCC_OscConfig+0x83c>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006796:	2b00      	cmp	r3, #0
 8006798:	d0f0      	beq.n	800677c <HAL_RCC_OscConfig+0x7ac>
 800679a:	e032      	b.n	8006802 <HAL_RCC_OscConfig+0x832>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800679c:	69bb      	ldr	r3, [r7, #24]
 800679e:	2b0c      	cmp	r3, #12
 80067a0:	d02d      	beq.n	80067fe <HAL_RCC_OscConfig+0x82e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067a2:	4b1a      	ldr	r3, [pc, #104]	; (800680c <HAL_RCC_OscConfig+0x83c>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	4a19      	ldr	r2, [pc, #100]	; (800680c <HAL_RCC_OscConfig+0x83c>)
 80067a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80067ac:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80067ae:	4b17      	ldr	r3, [pc, #92]	; (800680c <HAL_RCC_OscConfig+0x83c>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d105      	bne.n	80067c6 <HAL_RCC_OscConfig+0x7f6>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80067ba:	4b14      	ldr	r3, [pc, #80]	; (800680c <HAL_RCC_OscConfig+0x83c>)
 80067bc:	68db      	ldr	r3, [r3, #12]
 80067be:	4a13      	ldr	r2, [pc, #76]	; (800680c <HAL_RCC_OscConfig+0x83c>)
 80067c0:	f023 0303 	bic.w	r3, r3, #3
 80067c4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80067c6:	4b11      	ldr	r3, [pc, #68]	; (800680c <HAL_RCC_OscConfig+0x83c>)
 80067c8:	68db      	ldr	r3, [r3, #12]
 80067ca:	4a10      	ldr	r2, [pc, #64]	; (800680c <HAL_RCC_OscConfig+0x83c>)
 80067cc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80067d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067d4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067d6:	f7fd fbdd 	bl	8003f94 <HAL_GetTick>
 80067da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80067dc:	e008      	b.n	80067f0 <HAL_RCC_OscConfig+0x820>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067de:	f7fd fbd9 	bl	8003f94 <HAL_GetTick>
 80067e2:	4602      	mov	r2, r0
 80067e4:	693b      	ldr	r3, [r7, #16]
 80067e6:	1ad3      	subs	r3, r2, r3
 80067e8:	2b02      	cmp	r3, #2
 80067ea:	d901      	bls.n	80067f0 <HAL_RCC_OscConfig+0x820>
          {
            return HAL_TIMEOUT;
 80067ec:	2303      	movs	r3, #3
 80067ee:	e009      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80067f0:	4b06      	ldr	r3, [pc, #24]	; (800680c <HAL_RCC_OscConfig+0x83c>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d1f0      	bne.n	80067de <HAL_RCC_OscConfig+0x80e>
 80067fc:	e001      	b.n	8006802 <HAL_RCC_OscConfig+0x832>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80067fe:	2301      	movs	r3, #1
 8006800:	e000      	b.n	8006804 <HAL_RCC_OscConfig+0x834>
      }
    }
  }
  return HAL_OK;
 8006802:	2300      	movs	r3, #0
}
 8006804:	4618      	mov	r0, r3
 8006806:	3720      	adds	r7, #32
 8006808:	46bd      	mov	sp, r7
 800680a:	bd80      	pop	{r7, pc}
 800680c:	40021000 	.word	0x40021000

08006810 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b084      	sub	sp, #16
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
 8006818:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d101      	bne.n	8006824 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006820:	2301      	movs	r3, #1
 8006822:	e0c8      	b.n	80069b6 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006824:	4b66      	ldr	r3, [pc, #408]	; (80069c0 <HAL_RCC_ClockConfig+0x1b0>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f003 0307 	and.w	r3, r3, #7
 800682c:	683a      	ldr	r2, [r7, #0]
 800682e:	429a      	cmp	r2, r3
 8006830:	d910      	bls.n	8006854 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006832:	4b63      	ldr	r3, [pc, #396]	; (80069c0 <HAL_RCC_ClockConfig+0x1b0>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f023 0207 	bic.w	r2, r3, #7
 800683a:	4961      	ldr	r1, [pc, #388]	; (80069c0 <HAL_RCC_ClockConfig+0x1b0>)
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	4313      	orrs	r3, r2
 8006840:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006842:	4b5f      	ldr	r3, [pc, #380]	; (80069c0 <HAL_RCC_ClockConfig+0x1b0>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f003 0307 	and.w	r3, r3, #7
 800684a:	683a      	ldr	r2, [r7, #0]
 800684c:	429a      	cmp	r2, r3
 800684e:	d001      	beq.n	8006854 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006850:	2301      	movs	r3, #1
 8006852:	e0b0      	b.n	80069b6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f003 0301 	and.w	r3, r3, #1
 800685c:	2b00      	cmp	r3, #0
 800685e:	d04c      	beq.n	80068fa <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	685b      	ldr	r3, [r3, #4]
 8006864:	2b03      	cmp	r3, #3
 8006866:	d107      	bne.n	8006878 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006868:	4b56      	ldr	r3, [pc, #344]	; (80069c4 <HAL_RCC_ClockConfig+0x1b4>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006870:	2b00      	cmp	r3, #0
 8006872:	d121      	bne.n	80068b8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8006874:	2301      	movs	r3, #1
 8006876:	e09e      	b.n	80069b6 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	2b02      	cmp	r3, #2
 800687e:	d107      	bne.n	8006890 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006880:	4b50      	ldr	r3, [pc, #320]	; (80069c4 <HAL_RCC_ClockConfig+0x1b4>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006888:	2b00      	cmp	r3, #0
 800688a:	d115      	bne.n	80068b8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800688c:	2301      	movs	r3, #1
 800688e:	e092      	b.n	80069b6 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	685b      	ldr	r3, [r3, #4]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d107      	bne.n	80068a8 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006898:	4b4a      	ldr	r3, [pc, #296]	; (80069c4 <HAL_RCC_ClockConfig+0x1b4>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f003 0302 	and.w	r3, r3, #2
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d109      	bne.n	80068b8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80068a4:	2301      	movs	r3, #1
 80068a6:	e086      	b.n	80069b6 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80068a8:	4b46      	ldr	r3, [pc, #280]	; (80069c4 <HAL_RCC_ClockConfig+0x1b4>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d101      	bne.n	80068b8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80068b4:	2301      	movs	r3, #1
 80068b6:	e07e      	b.n	80069b6 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80068b8:	4b42      	ldr	r3, [pc, #264]	; (80069c4 <HAL_RCC_ClockConfig+0x1b4>)
 80068ba:	689b      	ldr	r3, [r3, #8]
 80068bc:	f023 0203 	bic.w	r2, r3, #3
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	493f      	ldr	r1, [pc, #252]	; (80069c4 <HAL_RCC_ClockConfig+0x1b4>)
 80068c6:	4313      	orrs	r3, r2
 80068c8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80068ca:	f7fd fb63 	bl	8003f94 <HAL_GetTick>
 80068ce:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068d0:	e00a      	b.n	80068e8 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80068d2:	f7fd fb5f 	bl	8003f94 <HAL_GetTick>
 80068d6:	4602      	mov	r2, r0
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	1ad3      	subs	r3, r2, r3
 80068dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d901      	bls.n	80068e8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80068e4:	2303      	movs	r3, #3
 80068e6:	e066      	b.n	80069b6 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068e8:	4b36      	ldr	r3, [pc, #216]	; (80069c4 <HAL_RCC_ClockConfig+0x1b4>)
 80068ea:	689b      	ldr	r3, [r3, #8]
 80068ec:	f003 020c 	and.w	r2, r3, #12
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	685b      	ldr	r3, [r3, #4]
 80068f4:	009b      	lsls	r3, r3, #2
 80068f6:	429a      	cmp	r2, r3
 80068f8:	d1eb      	bne.n	80068d2 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f003 0302 	and.w	r3, r3, #2
 8006902:	2b00      	cmp	r3, #0
 8006904:	d008      	beq.n	8006918 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006906:	4b2f      	ldr	r3, [pc, #188]	; (80069c4 <HAL_RCC_ClockConfig+0x1b4>)
 8006908:	689b      	ldr	r3, [r3, #8]
 800690a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	492c      	ldr	r1, [pc, #176]	; (80069c4 <HAL_RCC_ClockConfig+0x1b4>)
 8006914:	4313      	orrs	r3, r2
 8006916:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006918:	4b29      	ldr	r3, [pc, #164]	; (80069c0 <HAL_RCC_ClockConfig+0x1b0>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f003 0307 	and.w	r3, r3, #7
 8006920:	683a      	ldr	r2, [r7, #0]
 8006922:	429a      	cmp	r2, r3
 8006924:	d210      	bcs.n	8006948 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006926:	4b26      	ldr	r3, [pc, #152]	; (80069c0 <HAL_RCC_ClockConfig+0x1b0>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f023 0207 	bic.w	r2, r3, #7
 800692e:	4924      	ldr	r1, [pc, #144]	; (80069c0 <HAL_RCC_ClockConfig+0x1b0>)
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	4313      	orrs	r3, r2
 8006934:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006936:	4b22      	ldr	r3, [pc, #136]	; (80069c0 <HAL_RCC_ClockConfig+0x1b0>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f003 0307 	and.w	r3, r3, #7
 800693e:	683a      	ldr	r2, [r7, #0]
 8006940:	429a      	cmp	r2, r3
 8006942:	d001      	beq.n	8006948 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8006944:	2301      	movs	r3, #1
 8006946:	e036      	b.n	80069b6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f003 0304 	and.w	r3, r3, #4
 8006950:	2b00      	cmp	r3, #0
 8006952:	d008      	beq.n	8006966 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006954:	4b1b      	ldr	r3, [pc, #108]	; (80069c4 <HAL_RCC_ClockConfig+0x1b4>)
 8006956:	689b      	ldr	r3, [r3, #8]
 8006958:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	68db      	ldr	r3, [r3, #12]
 8006960:	4918      	ldr	r1, [pc, #96]	; (80069c4 <HAL_RCC_ClockConfig+0x1b4>)
 8006962:	4313      	orrs	r3, r2
 8006964:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f003 0308 	and.w	r3, r3, #8
 800696e:	2b00      	cmp	r3, #0
 8006970:	d009      	beq.n	8006986 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006972:	4b14      	ldr	r3, [pc, #80]	; (80069c4 <HAL_RCC_ClockConfig+0x1b4>)
 8006974:	689b      	ldr	r3, [r3, #8]
 8006976:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	691b      	ldr	r3, [r3, #16]
 800697e:	00db      	lsls	r3, r3, #3
 8006980:	4910      	ldr	r1, [pc, #64]	; (80069c4 <HAL_RCC_ClockConfig+0x1b4>)
 8006982:	4313      	orrs	r3, r2
 8006984:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006986:	f000 f825 	bl	80069d4 <HAL_RCC_GetSysClockFreq>
 800698a:	4602      	mov	r2, r0
 800698c:	4b0d      	ldr	r3, [pc, #52]	; (80069c4 <HAL_RCC_ClockConfig+0x1b4>)
 800698e:	689b      	ldr	r3, [r3, #8]
 8006990:	091b      	lsrs	r3, r3, #4
 8006992:	f003 030f 	and.w	r3, r3, #15
 8006996:	490c      	ldr	r1, [pc, #48]	; (80069c8 <HAL_RCC_ClockConfig+0x1b8>)
 8006998:	5ccb      	ldrb	r3, [r1, r3]
 800699a:	f003 031f 	and.w	r3, r3, #31
 800699e:	fa22 f303 	lsr.w	r3, r2, r3
 80069a2:	4a0a      	ldr	r2, [pc, #40]	; (80069cc <HAL_RCC_ClockConfig+0x1bc>)
 80069a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80069a6:	4b0a      	ldr	r3, [pc, #40]	; (80069d0 <HAL_RCC_ClockConfig+0x1c0>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4618      	mov	r0, r3
 80069ac:	f7fd faa2 	bl	8003ef4 <HAL_InitTick>
 80069b0:	4603      	mov	r3, r0
 80069b2:	72fb      	strb	r3, [r7, #11]

  return status;
 80069b4:	7afb      	ldrb	r3, [r7, #11]
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3710      	adds	r7, #16
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}
 80069be:	bf00      	nop
 80069c0:	40022000 	.word	0x40022000
 80069c4:	40021000 	.word	0x40021000
 80069c8:	0800d1b0 	.word	0x0800d1b0
 80069cc:	20000014 	.word	0x20000014
 80069d0:	20000018 	.word	0x20000018

080069d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b089      	sub	sp, #36	; 0x24
 80069d8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80069da:	2300      	movs	r3, #0
 80069dc:	61fb      	str	r3, [r7, #28]
 80069de:	2300      	movs	r3, #0
 80069e0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80069e2:	4b3e      	ldr	r3, [pc, #248]	; (8006adc <HAL_RCC_GetSysClockFreq+0x108>)
 80069e4:	689b      	ldr	r3, [r3, #8]
 80069e6:	f003 030c 	and.w	r3, r3, #12
 80069ea:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80069ec:	4b3b      	ldr	r3, [pc, #236]	; (8006adc <HAL_RCC_GetSysClockFreq+0x108>)
 80069ee:	68db      	ldr	r3, [r3, #12]
 80069f0:	f003 0303 	and.w	r3, r3, #3
 80069f4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d005      	beq.n	8006a08 <HAL_RCC_GetSysClockFreq+0x34>
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	2b0c      	cmp	r3, #12
 8006a00:	d121      	bne.n	8006a46 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	2b01      	cmp	r3, #1
 8006a06:	d11e      	bne.n	8006a46 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006a08:	4b34      	ldr	r3, [pc, #208]	; (8006adc <HAL_RCC_GetSysClockFreq+0x108>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f003 0308 	and.w	r3, r3, #8
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d107      	bne.n	8006a24 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006a14:	4b31      	ldr	r3, [pc, #196]	; (8006adc <HAL_RCC_GetSysClockFreq+0x108>)
 8006a16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006a1a:	0a1b      	lsrs	r3, r3, #8
 8006a1c:	f003 030f 	and.w	r3, r3, #15
 8006a20:	61fb      	str	r3, [r7, #28]
 8006a22:	e005      	b.n	8006a30 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006a24:	4b2d      	ldr	r3, [pc, #180]	; (8006adc <HAL_RCC_GetSysClockFreq+0x108>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	091b      	lsrs	r3, r3, #4
 8006a2a:	f003 030f 	and.w	r3, r3, #15
 8006a2e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006a30:	4a2b      	ldr	r2, [pc, #172]	; (8006ae0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006a32:	69fb      	ldr	r3, [r7, #28]
 8006a34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a38:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006a3a:	693b      	ldr	r3, [r7, #16]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d10d      	bne.n	8006a5c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006a40:	69fb      	ldr	r3, [r7, #28]
 8006a42:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006a44:	e00a      	b.n	8006a5c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006a46:	693b      	ldr	r3, [r7, #16]
 8006a48:	2b04      	cmp	r3, #4
 8006a4a:	d102      	bne.n	8006a52 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006a4c:	4b25      	ldr	r3, [pc, #148]	; (8006ae4 <HAL_RCC_GetSysClockFreq+0x110>)
 8006a4e:	61bb      	str	r3, [r7, #24]
 8006a50:	e004      	b.n	8006a5c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006a52:	693b      	ldr	r3, [r7, #16]
 8006a54:	2b08      	cmp	r3, #8
 8006a56:	d101      	bne.n	8006a5c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006a58:	4b23      	ldr	r3, [pc, #140]	; (8006ae8 <HAL_RCC_GetSysClockFreq+0x114>)
 8006a5a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006a5c:	693b      	ldr	r3, [r7, #16]
 8006a5e:	2b0c      	cmp	r3, #12
 8006a60:	d134      	bne.n	8006acc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006a62:	4b1e      	ldr	r3, [pc, #120]	; (8006adc <HAL_RCC_GetSysClockFreq+0x108>)
 8006a64:	68db      	ldr	r3, [r3, #12]
 8006a66:	f003 0303 	and.w	r3, r3, #3
 8006a6a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	2b02      	cmp	r3, #2
 8006a70:	d003      	beq.n	8006a7a <HAL_RCC_GetSysClockFreq+0xa6>
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	2b03      	cmp	r3, #3
 8006a76:	d003      	beq.n	8006a80 <HAL_RCC_GetSysClockFreq+0xac>
 8006a78:	e005      	b.n	8006a86 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006a7a:	4b1a      	ldr	r3, [pc, #104]	; (8006ae4 <HAL_RCC_GetSysClockFreq+0x110>)
 8006a7c:	617b      	str	r3, [r7, #20]
      break;
 8006a7e:	e005      	b.n	8006a8c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006a80:	4b19      	ldr	r3, [pc, #100]	; (8006ae8 <HAL_RCC_GetSysClockFreq+0x114>)
 8006a82:	617b      	str	r3, [r7, #20]
      break;
 8006a84:	e002      	b.n	8006a8c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006a86:	69fb      	ldr	r3, [r7, #28]
 8006a88:	617b      	str	r3, [r7, #20]
      break;
 8006a8a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006a8c:	4b13      	ldr	r3, [pc, #76]	; (8006adc <HAL_RCC_GetSysClockFreq+0x108>)
 8006a8e:	68db      	ldr	r3, [r3, #12]
 8006a90:	091b      	lsrs	r3, r3, #4
 8006a92:	f003 0307 	and.w	r3, r3, #7
 8006a96:	3301      	adds	r3, #1
 8006a98:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006a9a:	4b10      	ldr	r3, [pc, #64]	; (8006adc <HAL_RCC_GetSysClockFreq+0x108>)
 8006a9c:	68db      	ldr	r3, [r3, #12]
 8006a9e:	0a1b      	lsrs	r3, r3, #8
 8006aa0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006aa4:	697a      	ldr	r2, [r7, #20]
 8006aa6:	fb03 f202 	mul.w	r2, r3, r2
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ab0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006ab2:	4b0a      	ldr	r3, [pc, #40]	; (8006adc <HAL_RCC_GetSysClockFreq+0x108>)
 8006ab4:	68db      	ldr	r3, [r3, #12]
 8006ab6:	0e5b      	lsrs	r3, r3, #25
 8006ab8:	f003 0303 	and.w	r3, r3, #3
 8006abc:	3301      	adds	r3, #1
 8006abe:	005b      	lsls	r3, r3, #1
 8006ac0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006ac2:	697a      	ldr	r2, [r7, #20]
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aca:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006acc:	69bb      	ldr	r3, [r7, #24]
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3724      	adds	r7, #36	; 0x24
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad8:	4770      	bx	lr
 8006ada:	bf00      	nop
 8006adc:	40021000 	.word	0x40021000
 8006ae0:	0800d1c8 	.word	0x0800d1c8
 8006ae4:	00f42400 	.word	0x00f42400
 8006ae8:	007a1200 	.word	0x007a1200

08006aec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006aec:	b480      	push	{r7}
 8006aee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006af0:	4b03      	ldr	r3, [pc, #12]	; (8006b00 <HAL_RCC_GetHCLKFreq+0x14>)
 8006af2:	681b      	ldr	r3, [r3, #0]
}
 8006af4:	4618      	mov	r0, r3
 8006af6:	46bd      	mov	sp, r7
 8006af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afc:	4770      	bx	lr
 8006afe:	bf00      	nop
 8006b00:	20000014 	.word	0x20000014

08006b04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006b08:	f7ff fff0 	bl	8006aec <HAL_RCC_GetHCLKFreq>
 8006b0c:	4602      	mov	r2, r0
 8006b0e:	4b06      	ldr	r3, [pc, #24]	; (8006b28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006b10:	689b      	ldr	r3, [r3, #8]
 8006b12:	0a1b      	lsrs	r3, r3, #8
 8006b14:	f003 0307 	and.w	r3, r3, #7
 8006b18:	4904      	ldr	r1, [pc, #16]	; (8006b2c <HAL_RCC_GetPCLK1Freq+0x28>)
 8006b1a:	5ccb      	ldrb	r3, [r1, r3]
 8006b1c:	f003 031f 	and.w	r3, r3, #31
 8006b20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b24:	4618      	mov	r0, r3
 8006b26:	bd80      	pop	{r7, pc}
 8006b28:	40021000 	.word	0x40021000
 8006b2c:	0800d1c0 	.word	0x0800d1c0

08006b30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006b34:	f7ff ffda 	bl	8006aec <HAL_RCC_GetHCLKFreq>
 8006b38:	4602      	mov	r2, r0
 8006b3a:	4b06      	ldr	r3, [pc, #24]	; (8006b54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006b3c:	689b      	ldr	r3, [r3, #8]
 8006b3e:	0adb      	lsrs	r3, r3, #11
 8006b40:	f003 0307 	and.w	r3, r3, #7
 8006b44:	4904      	ldr	r1, [pc, #16]	; (8006b58 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006b46:	5ccb      	ldrb	r3, [r1, r3]
 8006b48:	f003 031f 	and.w	r3, r3, #31
 8006b4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	bd80      	pop	{r7, pc}
 8006b54:	40021000 	.word	0x40021000
 8006b58:	0800d1c0 	.word	0x0800d1c0

08006b5c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b086      	sub	sp, #24
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006b64:	2300      	movs	r3, #0
 8006b66:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006b68:	4b2a      	ldr	r3, [pc, #168]	; (8006c14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006b6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d003      	beq.n	8006b7c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006b74:	f7ff f9c8 	bl	8005f08 <HAL_PWREx_GetVoltageRange>
 8006b78:	6178      	str	r0, [r7, #20]
 8006b7a:	e014      	b.n	8006ba6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006b7c:	4b25      	ldr	r3, [pc, #148]	; (8006c14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006b7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b80:	4a24      	ldr	r2, [pc, #144]	; (8006c14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006b82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b86:	6593      	str	r3, [r2, #88]	; 0x58
 8006b88:	4b22      	ldr	r3, [pc, #136]	; (8006c14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006b8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b90:	60fb      	str	r3, [r7, #12]
 8006b92:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006b94:	f7ff f9b8 	bl	8005f08 <HAL_PWREx_GetVoltageRange>
 8006b98:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006b9a:	4b1e      	ldr	r3, [pc, #120]	; (8006c14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006b9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b9e:	4a1d      	ldr	r2, [pc, #116]	; (8006c14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006ba0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006ba4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bac:	d10b      	bne.n	8006bc6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2b80      	cmp	r3, #128	; 0x80
 8006bb2:	d919      	bls.n	8006be8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2ba0      	cmp	r3, #160	; 0xa0
 8006bb8:	d902      	bls.n	8006bc0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006bba:	2302      	movs	r3, #2
 8006bbc:	613b      	str	r3, [r7, #16]
 8006bbe:	e013      	b.n	8006be8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	613b      	str	r3, [r7, #16]
 8006bc4:	e010      	b.n	8006be8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2b80      	cmp	r3, #128	; 0x80
 8006bca:	d902      	bls.n	8006bd2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006bcc:	2303      	movs	r3, #3
 8006bce:	613b      	str	r3, [r7, #16]
 8006bd0:	e00a      	b.n	8006be8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2b80      	cmp	r3, #128	; 0x80
 8006bd6:	d102      	bne.n	8006bde <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006bd8:	2302      	movs	r3, #2
 8006bda:	613b      	str	r3, [r7, #16]
 8006bdc:	e004      	b.n	8006be8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2b70      	cmp	r3, #112	; 0x70
 8006be2:	d101      	bne.n	8006be8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006be4:	2301      	movs	r3, #1
 8006be6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006be8:	4b0b      	ldr	r3, [pc, #44]	; (8006c18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f023 0207 	bic.w	r2, r3, #7
 8006bf0:	4909      	ldr	r1, [pc, #36]	; (8006c18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006bf2:	693b      	ldr	r3, [r7, #16]
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006bf8:	4b07      	ldr	r3, [pc, #28]	; (8006c18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f003 0307 	and.w	r3, r3, #7
 8006c00:	693a      	ldr	r2, [r7, #16]
 8006c02:	429a      	cmp	r2, r3
 8006c04:	d001      	beq.n	8006c0a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8006c06:	2301      	movs	r3, #1
 8006c08:	e000      	b.n	8006c0c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006c0a:	2300      	movs	r3, #0
}
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	3718      	adds	r7, #24
 8006c10:	46bd      	mov	sp, r7
 8006c12:	bd80      	pop	{r7, pc}
 8006c14:	40021000 	.word	0x40021000
 8006c18:	40022000 	.word	0x40022000

08006c1c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b086      	sub	sp, #24
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006c24:	2300      	movs	r3, #0
 8006c26:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006c28:	2300      	movs	r3, #0
 8006c2a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d031      	beq.n	8006c9c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c3c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006c40:	d01a      	beq.n	8006c78 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8006c42:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006c46:	d814      	bhi.n	8006c72 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d009      	beq.n	8006c60 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006c4c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006c50:	d10f      	bne.n	8006c72 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8006c52:	4b5d      	ldr	r3, [pc, #372]	; (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006c54:	68db      	ldr	r3, [r3, #12]
 8006c56:	4a5c      	ldr	r2, [pc, #368]	; (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006c58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c5c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006c5e:	e00c      	b.n	8006c7a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	3304      	adds	r3, #4
 8006c64:	2100      	movs	r1, #0
 8006c66:	4618      	mov	r0, r3
 8006c68:	f000 fa22 	bl	80070b0 <RCCEx_PLLSAI1_Config>
 8006c6c:	4603      	mov	r3, r0
 8006c6e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006c70:	e003      	b.n	8006c7a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006c72:	2301      	movs	r3, #1
 8006c74:	74fb      	strb	r3, [r7, #19]
      break;
 8006c76:	e000      	b.n	8006c7a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8006c78:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006c7a:	7cfb      	ldrb	r3, [r7, #19]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d10b      	bne.n	8006c98 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006c80:	4b51      	ldr	r3, [pc, #324]	; (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c86:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c8e:	494e      	ldr	r1, [pc, #312]	; (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006c90:	4313      	orrs	r3, r2
 8006c92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006c96:	e001      	b.n	8006c9c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c98:	7cfb      	ldrb	r3, [r7, #19]
 8006c9a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	f000 809e 	beq.w	8006de6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006caa:	2300      	movs	r3, #0
 8006cac:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006cae:	4b46      	ldr	r3, [pc, #280]	; (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006cb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d101      	bne.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8006cba:	2301      	movs	r3, #1
 8006cbc:	e000      	b.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d00d      	beq.n	8006ce0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006cc4:	4b40      	ldr	r3, [pc, #256]	; (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006cc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cc8:	4a3f      	ldr	r2, [pc, #252]	; (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006cca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006cce:	6593      	str	r3, [r2, #88]	; 0x58
 8006cd0:	4b3d      	ldr	r3, [pc, #244]	; (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006cd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006cd8:	60bb      	str	r3, [r7, #8]
 8006cda:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006cdc:	2301      	movs	r3, #1
 8006cde:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006ce0:	4b3a      	ldr	r3, [pc, #232]	; (8006dcc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a39      	ldr	r2, [pc, #228]	; (8006dcc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006ce6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006cea:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006cec:	f7fd f952 	bl	8003f94 <HAL_GetTick>
 8006cf0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006cf2:	e009      	b.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006cf4:	f7fd f94e 	bl	8003f94 <HAL_GetTick>
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	1ad3      	subs	r3, r2, r3
 8006cfe:	2b02      	cmp	r3, #2
 8006d00:	d902      	bls.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8006d02:	2303      	movs	r3, #3
 8006d04:	74fb      	strb	r3, [r7, #19]
        break;
 8006d06:	e005      	b.n	8006d14 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006d08:	4b30      	ldr	r3, [pc, #192]	; (8006dcc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d0ef      	beq.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8006d14:	7cfb      	ldrb	r3, [r7, #19]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d15a      	bne.n	8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006d1a:	4b2b      	ldr	r3, [pc, #172]	; (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006d1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d24:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d01e      	beq.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d30:	697a      	ldr	r2, [r7, #20]
 8006d32:	429a      	cmp	r2, r3
 8006d34:	d019      	beq.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006d36:	4b24      	ldr	r3, [pc, #144]	; (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006d38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d40:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006d42:	4b21      	ldr	r3, [pc, #132]	; (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006d44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d48:	4a1f      	ldr	r2, [pc, #124]	; (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006d4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d4e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006d52:	4b1d      	ldr	r3, [pc, #116]	; (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006d54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d58:	4a1b      	ldr	r2, [pc, #108]	; (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006d5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d5e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006d62:	4a19      	ldr	r2, [pc, #100]	; (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006d6a:	697b      	ldr	r3, [r7, #20]
 8006d6c:	f003 0301 	and.w	r3, r3, #1
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d016      	beq.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d74:	f7fd f90e 	bl	8003f94 <HAL_GetTick>
 8006d78:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006d7a:	e00b      	b.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d7c:	f7fd f90a 	bl	8003f94 <HAL_GetTick>
 8006d80:	4602      	mov	r2, r0
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	1ad3      	subs	r3, r2, r3
 8006d86:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d902      	bls.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8006d8e:	2303      	movs	r3, #3
 8006d90:	74fb      	strb	r3, [r7, #19]
            break;
 8006d92:	e006      	b.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006d94:	4b0c      	ldr	r3, [pc, #48]	; (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d9a:	f003 0302 	and.w	r3, r3, #2
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d0ec      	beq.n	8006d7c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8006da2:	7cfb      	ldrb	r3, [r7, #19]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d10b      	bne.n	8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006da8:	4b07      	ldr	r3, [pc, #28]	; (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dae:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006db6:	4904      	ldr	r1, [pc, #16]	; (8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006db8:	4313      	orrs	r3, r2
 8006dba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006dbe:	e009      	b.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006dc0:	7cfb      	ldrb	r3, [r7, #19]
 8006dc2:	74bb      	strb	r3, [r7, #18]
 8006dc4:	e006      	b.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8006dc6:	bf00      	nop
 8006dc8:	40021000 	.word	0x40021000
 8006dcc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dd0:	7cfb      	ldrb	r3, [r7, #19]
 8006dd2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006dd4:	7c7b      	ldrb	r3, [r7, #17]
 8006dd6:	2b01      	cmp	r3, #1
 8006dd8:	d105      	bne.n	8006de6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006dda:	4b8d      	ldr	r3, [pc, #564]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006ddc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dde:	4a8c      	ldr	r2, [pc, #560]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006de0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006de4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f003 0301 	and.w	r3, r3, #1
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d00a      	beq.n	8006e08 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006df2:	4b87      	ldr	r3, [pc, #540]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006df4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006df8:	f023 0203 	bic.w	r2, r3, #3
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6a1b      	ldr	r3, [r3, #32]
 8006e00:	4983      	ldr	r1, [pc, #524]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006e02:	4313      	orrs	r3, r2
 8006e04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f003 0302 	and.w	r3, r3, #2
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d00a      	beq.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006e14:	4b7e      	ldr	r3, [pc, #504]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e1a:	f023 020c 	bic.w	r2, r3, #12
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e22:	497b      	ldr	r1, [pc, #492]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006e24:	4313      	orrs	r3, r2
 8006e26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f003 0304 	and.w	r3, r3, #4
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d00a      	beq.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006e36:	4b76      	ldr	r3, [pc, #472]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006e38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e3c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e44:	4972      	ldr	r1, [pc, #456]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006e46:	4313      	orrs	r3, r2
 8006e48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f003 0320 	and.w	r3, r3, #32
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d00a      	beq.n	8006e6e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006e58:	4b6d      	ldr	r3, [pc, #436]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006e5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e5e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e66:	496a      	ldr	r1, [pc, #424]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d00a      	beq.n	8006e90 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006e7a:	4b65      	ldr	r3, [pc, #404]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006e7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e80:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e88:	4961      	ldr	r1, [pc, #388]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d00a      	beq.n	8006eb2 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006e9c:	4b5c      	ldr	r3, [pc, #368]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ea2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eaa:	4959      	ldr	r1, [pc, #356]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006eac:	4313      	orrs	r3, r2
 8006eae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d00a      	beq.n	8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006ebe:	4b54      	ldr	r3, [pc, #336]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006ec0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ec4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ecc:	4950      	ldr	r1, [pc, #320]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d00a      	beq.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006ee0:	4b4b      	ldr	r3, [pc, #300]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006ee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ee6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006eee:	4948      	ldr	r1, [pc, #288]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d00a      	beq.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006f02:	4b43      	ldr	r3, [pc, #268]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006f04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f08:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f10:	493f      	ldr	r1, [pc, #252]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006f12:	4313      	orrs	r3, r2
 8006f14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d028      	beq.n	8006f76 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006f24:	4b3a      	ldr	r3, [pc, #232]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f2a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f32:	4937      	ldr	r1, [pc, #220]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006f34:	4313      	orrs	r3, r2
 8006f36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006f42:	d106      	bne.n	8006f52 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006f44:	4b32      	ldr	r3, [pc, #200]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006f46:	68db      	ldr	r3, [r3, #12]
 8006f48:	4a31      	ldr	r2, [pc, #196]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006f4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006f4e:	60d3      	str	r3, [r2, #12]
 8006f50:	e011      	b.n	8006f76 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f56:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006f5a:	d10c      	bne.n	8006f76 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	3304      	adds	r3, #4
 8006f60:	2101      	movs	r1, #1
 8006f62:	4618      	mov	r0, r3
 8006f64:	f000 f8a4 	bl	80070b0 <RCCEx_PLLSAI1_Config>
 8006f68:	4603      	mov	r3, r0
 8006f6a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006f6c:	7cfb      	ldrb	r3, [r7, #19]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d001      	beq.n	8006f76 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8006f72:	7cfb      	ldrb	r3, [r7, #19]
 8006f74:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d028      	beq.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006f82:	4b23      	ldr	r3, [pc, #140]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f88:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f90:	491f      	ldr	r1, [pc, #124]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006f92:	4313      	orrs	r3, r2
 8006f94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f9c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006fa0:	d106      	bne.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006fa2:	4b1b      	ldr	r3, [pc, #108]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006fa4:	68db      	ldr	r3, [r3, #12]
 8006fa6:	4a1a      	ldr	r2, [pc, #104]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006fa8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006fac:	60d3      	str	r3, [r2, #12]
 8006fae:	e011      	b.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fb4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006fb8:	d10c      	bne.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	3304      	adds	r3, #4
 8006fbe:	2101      	movs	r1, #1
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	f000 f875 	bl	80070b0 <RCCEx_PLLSAI1_Config>
 8006fc6:	4603      	mov	r3, r0
 8006fc8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006fca:	7cfb      	ldrb	r3, [r7, #19]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d001      	beq.n	8006fd4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8006fd0:	7cfb      	ldrb	r3, [r7, #19]
 8006fd2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d02b      	beq.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006fe0:	4b0b      	ldr	r3, [pc, #44]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fe6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fee:	4908      	ldr	r1, [pc, #32]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ffa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006ffe:	d109      	bne.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007000:	4b03      	ldr	r3, [pc, #12]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8007002:	68db      	ldr	r3, [r3, #12]
 8007004:	4a02      	ldr	r2, [pc, #8]	; (8007010 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8007006:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800700a:	60d3      	str	r3, [r2, #12]
 800700c:	e014      	b.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800700e:	bf00      	nop
 8007010:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007018:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800701c:	d10c      	bne.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	3304      	adds	r3, #4
 8007022:	2101      	movs	r1, #1
 8007024:	4618      	mov	r0, r3
 8007026:	f000 f843 	bl	80070b0 <RCCEx_PLLSAI1_Config>
 800702a:	4603      	mov	r3, r0
 800702c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800702e:	7cfb      	ldrb	r3, [r7, #19]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d001      	beq.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8007034:	7cfb      	ldrb	r3, [r7, #19]
 8007036:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007040:	2b00      	cmp	r3, #0
 8007042:	d01c      	beq.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007044:	4b19      	ldr	r3, [pc, #100]	; (80070ac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007046:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800704a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007052:	4916      	ldr	r1, [pc, #88]	; (80070ac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007054:	4313      	orrs	r3, r2
 8007056:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800705e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007062:	d10c      	bne.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	3304      	adds	r3, #4
 8007068:	2102      	movs	r1, #2
 800706a:	4618      	mov	r0, r3
 800706c:	f000 f820 	bl	80070b0 <RCCEx_PLLSAI1_Config>
 8007070:	4603      	mov	r3, r0
 8007072:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007074:	7cfb      	ldrb	r3, [r7, #19]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d001      	beq.n	800707e <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 800707a:	7cfb      	ldrb	r3, [r7, #19]
 800707c:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007086:	2b00      	cmp	r3, #0
 8007088:	d00a      	beq.n	80070a0 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800708a:	4b08      	ldr	r3, [pc, #32]	; (80070ac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800708c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007090:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007098:	4904      	ldr	r1, [pc, #16]	; (80070ac <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800709a:	4313      	orrs	r3, r2
 800709c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80070a0:	7cbb      	ldrb	r3, [r7, #18]
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	3718      	adds	r7, #24
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}
 80070aa:	bf00      	nop
 80070ac:	40021000 	.word	0x40021000

080070b0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b084      	sub	sp, #16
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
 80070b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80070ba:	2300      	movs	r3, #0
 80070bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80070be:	4b74      	ldr	r3, [pc, #464]	; (8007290 <RCCEx_PLLSAI1_Config+0x1e0>)
 80070c0:	68db      	ldr	r3, [r3, #12]
 80070c2:	f003 0303 	and.w	r3, r3, #3
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d018      	beq.n	80070fc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80070ca:	4b71      	ldr	r3, [pc, #452]	; (8007290 <RCCEx_PLLSAI1_Config+0x1e0>)
 80070cc:	68db      	ldr	r3, [r3, #12]
 80070ce:	f003 0203 	and.w	r2, r3, #3
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	429a      	cmp	r2, r3
 80070d8:	d10d      	bne.n	80070f6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
       ||
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d009      	beq.n	80070f6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80070e2:	4b6b      	ldr	r3, [pc, #428]	; (8007290 <RCCEx_PLLSAI1_Config+0x1e0>)
 80070e4:	68db      	ldr	r3, [r3, #12]
 80070e6:	091b      	lsrs	r3, r3, #4
 80070e8:	f003 0307 	and.w	r3, r3, #7
 80070ec:	1c5a      	adds	r2, r3, #1
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	685b      	ldr	r3, [r3, #4]
       ||
 80070f2:	429a      	cmp	r2, r3
 80070f4:	d047      	beq.n	8007186 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80070f6:	2301      	movs	r3, #1
 80070f8:	73fb      	strb	r3, [r7, #15]
 80070fa:	e044      	b.n	8007186 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	2b03      	cmp	r3, #3
 8007102:	d018      	beq.n	8007136 <RCCEx_PLLSAI1_Config+0x86>
 8007104:	2b03      	cmp	r3, #3
 8007106:	d825      	bhi.n	8007154 <RCCEx_PLLSAI1_Config+0xa4>
 8007108:	2b01      	cmp	r3, #1
 800710a:	d002      	beq.n	8007112 <RCCEx_PLLSAI1_Config+0x62>
 800710c:	2b02      	cmp	r3, #2
 800710e:	d009      	beq.n	8007124 <RCCEx_PLLSAI1_Config+0x74>
 8007110:	e020      	b.n	8007154 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007112:	4b5f      	ldr	r3, [pc, #380]	; (8007290 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f003 0302 	and.w	r3, r3, #2
 800711a:	2b00      	cmp	r3, #0
 800711c:	d11d      	bne.n	800715a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800711e:	2301      	movs	r3, #1
 8007120:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007122:	e01a      	b.n	800715a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007124:	4b5a      	ldr	r3, [pc, #360]	; (8007290 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800712c:	2b00      	cmp	r3, #0
 800712e:	d116      	bne.n	800715e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007130:	2301      	movs	r3, #1
 8007132:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007134:	e013      	b.n	800715e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007136:	4b56      	ldr	r3, [pc, #344]	; (8007290 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800713e:	2b00      	cmp	r3, #0
 8007140:	d10f      	bne.n	8007162 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007142:	4b53      	ldr	r3, [pc, #332]	; (8007290 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800714a:	2b00      	cmp	r3, #0
 800714c:	d109      	bne.n	8007162 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800714e:	2301      	movs	r3, #1
 8007150:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007152:	e006      	b.n	8007162 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007154:	2301      	movs	r3, #1
 8007156:	73fb      	strb	r3, [r7, #15]
      break;
 8007158:	e004      	b.n	8007164 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800715a:	bf00      	nop
 800715c:	e002      	b.n	8007164 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800715e:	bf00      	nop
 8007160:	e000      	b.n	8007164 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007162:	bf00      	nop
    }

    if(status == HAL_OK)
 8007164:	7bfb      	ldrb	r3, [r7, #15]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d10d      	bne.n	8007186 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800716a:	4b49      	ldr	r3, [pc, #292]	; (8007290 <RCCEx_PLLSAI1_Config+0x1e0>)
 800716c:	68db      	ldr	r3, [r3, #12]
 800716e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6819      	ldr	r1, [r3, #0]
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	3b01      	subs	r3, #1
 800717c:	011b      	lsls	r3, r3, #4
 800717e:	430b      	orrs	r3, r1
 8007180:	4943      	ldr	r1, [pc, #268]	; (8007290 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007182:	4313      	orrs	r3, r2
 8007184:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007186:	7bfb      	ldrb	r3, [r7, #15]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d17c      	bne.n	8007286 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800718c:	4b40      	ldr	r3, [pc, #256]	; (8007290 <RCCEx_PLLSAI1_Config+0x1e0>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a3f      	ldr	r2, [pc, #252]	; (8007290 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007192:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007196:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007198:	f7fc fefc 	bl	8003f94 <HAL_GetTick>
 800719c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800719e:	e009      	b.n	80071b4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80071a0:	f7fc fef8 	bl	8003f94 <HAL_GetTick>
 80071a4:	4602      	mov	r2, r0
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	1ad3      	subs	r3, r2, r3
 80071aa:	2b02      	cmp	r3, #2
 80071ac:	d902      	bls.n	80071b4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80071ae:	2303      	movs	r3, #3
 80071b0:	73fb      	strb	r3, [r7, #15]
        break;
 80071b2:	e005      	b.n	80071c0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80071b4:	4b36      	ldr	r3, [pc, #216]	; (8007290 <RCCEx_PLLSAI1_Config+0x1e0>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d1ef      	bne.n	80071a0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80071c0:	7bfb      	ldrb	r3, [r7, #15]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d15f      	bne.n	8007286 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d110      	bne.n	80071ee <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80071cc:	4b30      	ldr	r3, [pc, #192]	; (8007290 <RCCEx_PLLSAI1_Config+0x1e0>)
 80071ce:	691b      	ldr	r3, [r3, #16]
 80071d0:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80071d4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80071d8:	687a      	ldr	r2, [r7, #4]
 80071da:	6892      	ldr	r2, [r2, #8]
 80071dc:	0211      	lsls	r1, r2, #8
 80071de:	687a      	ldr	r2, [r7, #4]
 80071e0:	68d2      	ldr	r2, [r2, #12]
 80071e2:	06d2      	lsls	r2, r2, #27
 80071e4:	430a      	orrs	r2, r1
 80071e6:	492a      	ldr	r1, [pc, #168]	; (8007290 <RCCEx_PLLSAI1_Config+0x1e0>)
 80071e8:	4313      	orrs	r3, r2
 80071ea:	610b      	str	r3, [r1, #16]
 80071ec:	e027      	b.n	800723e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	2b01      	cmp	r3, #1
 80071f2:	d112      	bne.n	800721a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80071f4:	4b26      	ldr	r3, [pc, #152]	; (8007290 <RCCEx_PLLSAI1_Config+0x1e0>)
 80071f6:	691b      	ldr	r3, [r3, #16]
 80071f8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80071fc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007200:	687a      	ldr	r2, [r7, #4]
 8007202:	6892      	ldr	r2, [r2, #8]
 8007204:	0211      	lsls	r1, r2, #8
 8007206:	687a      	ldr	r2, [r7, #4]
 8007208:	6912      	ldr	r2, [r2, #16]
 800720a:	0852      	lsrs	r2, r2, #1
 800720c:	3a01      	subs	r2, #1
 800720e:	0552      	lsls	r2, r2, #21
 8007210:	430a      	orrs	r2, r1
 8007212:	491f      	ldr	r1, [pc, #124]	; (8007290 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007214:	4313      	orrs	r3, r2
 8007216:	610b      	str	r3, [r1, #16]
 8007218:	e011      	b.n	800723e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800721a:	4b1d      	ldr	r3, [pc, #116]	; (8007290 <RCCEx_PLLSAI1_Config+0x1e0>)
 800721c:	691b      	ldr	r3, [r3, #16]
 800721e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007222:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007226:	687a      	ldr	r2, [r7, #4]
 8007228:	6892      	ldr	r2, [r2, #8]
 800722a:	0211      	lsls	r1, r2, #8
 800722c:	687a      	ldr	r2, [r7, #4]
 800722e:	6952      	ldr	r2, [r2, #20]
 8007230:	0852      	lsrs	r2, r2, #1
 8007232:	3a01      	subs	r2, #1
 8007234:	0652      	lsls	r2, r2, #25
 8007236:	430a      	orrs	r2, r1
 8007238:	4915      	ldr	r1, [pc, #84]	; (8007290 <RCCEx_PLLSAI1_Config+0x1e0>)
 800723a:	4313      	orrs	r3, r2
 800723c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800723e:	4b14      	ldr	r3, [pc, #80]	; (8007290 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	4a13      	ldr	r2, [pc, #76]	; (8007290 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007244:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007248:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800724a:	f7fc fea3 	bl	8003f94 <HAL_GetTick>
 800724e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007250:	e009      	b.n	8007266 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007252:	f7fc fe9f 	bl	8003f94 <HAL_GetTick>
 8007256:	4602      	mov	r2, r0
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	1ad3      	subs	r3, r2, r3
 800725c:	2b02      	cmp	r3, #2
 800725e:	d902      	bls.n	8007266 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8007260:	2303      	movs	r3, #3
 8007262:	73fb      	strb	r3, [r7, #15]
          break;
 8007264:	e005      	b.n	8007272 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007266:	4b0a      	ldr	r3, [pc, #40]	; (8007290 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800726e:	2b00      	cmp	r3, #0
 8007270:	d0ef      	beq.n	8007252 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8007272:	7bfb      	ldrb	r3, [r7, #15]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d106      	bne.n	8007286 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007278:	4b05      	ldr	r3, [pc, #20]	; (8007290 <RCCEx_PLLSAI1_Config+0x1e0>)
 800727a:	691a      	ldr	r2, [r3, #16]
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	699b      	ldr	r3, [r3, #24]
 8007280:	4903      	ldr	r1, [pc, #12]	; (8007290 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007282:	4313      	orrs	r3, r2
 8007284:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007286:	7bfb      	ldrb	r3, [r7, #15]
}
 8007288:	4618      	mov	r0, r3
 800728a:	3710      	adds	r7, #16
 800728c:	46bd      	mov	sp, r7
 800728e:	bd80      	pop	{r7, pc}
 8007290:	40021000 	.word	0x40021000

08007294 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b082      	sub	sp, #8
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d101      	bne.n	80072a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80072a2:	2301      	movs	r3, #1
 80072a4:	e049      	b.n	800733a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072ac:	b2db      	uxtb	r3, r3
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d106      	bne.n	80072c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2200      	movs	r2, #0
 80072b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f7fc fba4 	bl	8003a08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2202      	movs	r2, #2
 80072c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	3304      	adds	r3, #4
 80072d0:	4619      	mov	r1, r3
 80072d2:	4610      	mov	r0, r2
 80072d4:	f000 fd84 	bl	8007de0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2201      	movs	r2, #1
 80072dc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2201      	movs	r2, #1
 80072e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2201      	movs	r2, #1
 80072ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2201      	movs	r2, #1
 80072f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2201      	movs	r2, #1
 80072fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2201      	movs	r2, #1
 8007304:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2201      	movs	r2, #1
 800730c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2201      	movs	r2, #1
 8007314:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2201      	movs	r2, #1
 800731c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2201      	movs	r2, #1
 8007324:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2201      	movs	r2, #1
 800732c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2201      	movs	r2, #1
 8007334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007338:	2300      	movs	r3, #0
}
 800733a:	4618      	mov	r0, r3
 800733c:	3708      	adds	r7, #8
 800733e:	46bd      	mov	sp, r7
 8007340:	bd80      	pop	{r7, pc}
	...

08007344 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007344:	b480      	push	{r7}
 8007346:	b085      	sub	sp, #20
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007352:	b2db      	uxtb	r3, r3
 8007354:	2b01      	cmp	r3, #1
 8007356:	d001      	beq.n	800735c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007358:	2301      	movs	r3, #1
 800735a:	e033      	b.n	80073c4 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2202      	movs	r2, #2
 8007360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	4a19      	ldr	r2, [pc, #100]	; (80073d0 <HAL_TIM_Base_Start+0x8c>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d009      	beq.n	8007382 <HAL_TIM_Base_Start+0x3e>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007376:	d004      	beq.n	8007382 <HAL_TIM_Base_Start+0x3e>
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a15      	ldr	r2, [pc, #84]	; (80073d4 <HAL_TIM_Base_Start+0x90>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d115      	bne.n	80073ae <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	689a      	ldr	r2, [r3, #8]
 8007388:	4b13      	ldr	r3, [pc, #76]	; (80073d8 <HAL_TIM_Base_Start+0x94>)
 800738a:	4013      	ands	r3, r2
 800738c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	2b06      	cmp	r3, #6
 8007392:	d015      	beq.n	80073c0 <HAL_TIM_Base_Start+0x7c>
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800739a:	d011      	beq.n	80073c0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	681a      	ldr	r2, [r3, #0]
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f042 0201 	orr.w	r2, r2, #1
 80073aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073ac:	e008      	b.n	80073c0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	681a      	ldr	r2, [r3, #0]
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f042 0201 	orr.w	r2, r2, #1
 80073bc:	601a      	str	r2, [r3, #0]
 80073be:	e000      	b.n	80073c2 <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073c0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80073c2:	2300      	movs	r3, #0
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	3714      	adds	r7, #20
 80073c8:	46bd      	mov	sp, r7
 80073ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ce:	4770      	bx	lr
 80073d0:	40012c00 	.word	0x40012c00
 80073d4:	40014000 	.word	0x40014000
 80073d8:	00010007 	.word	0x00010007

080073dc <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80073dc:	b480      	push	{r7}
 80073de:	b083      	sub	sp, #12
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	6a1a      	ldr	r2, [r3, #32]
 80073ea:	f241 1311 	movw	r3, #4369	; 0x1111
 80073ee:	4013      	ands	r3, r2
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d10f      	bne.n	8007414 <HAL_TIM_Base_Stop+0x38>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	6a1a      	ldr	r2, [r3, #32]
 80073fa:	f240 4344 	movw	r3, #1092	; 0x444
 80073fe:	4013      	ands	r3, r2
 8007400:	2b00      	cmp	r3, #0
 8007402:	d107      	bne.n	8007414 <HAL_TIM_Base_Stop+0x38>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	681a      	ldr	r2, [r3, #0]
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f022 0201 	bic.w	r2, r2, #1
 8007412:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2201      	movs	r2, #1
 8007418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800741c:	2300      	movs	r3, #0
}
 800741e:	4618      	mov	r0, r3
 8007420:	370c      	adds	r7, #12
 8007422:	46bd      	mov	sp, r7
 8007424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007428:	4770      	bx	lr

0800742a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800742a:	b580      	push	{r7, lr}
 800742c:	b082      	sub	sp, #8
 800742e:	af00      	add	r7, sp, #0
 8007430:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d101      	bne.n	800743c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007438:	2301      	movs	r3, #1
 800743a:	e049      	b.n	80074d0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007442:	b2db      	uxtb	r3, r3
 8007444:	2b00      	cmp	r3, #0
 8007446:	d106      	bne.n	8007456 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2200      	movs	r2, #0
 800744c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007450:	6878      	ldr	r0, [r7, #4]
 8007452:	f7fc fb1b 	bl	8003a8c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2202      	movs	r2, #2
 800745a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681a      	ldr	r2, [r3, #0]
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	3304      	adds	r3, #4
 8007466:	4619      	mov	r1, r3
 8007468:	4610      	mov	r0, r2
 800746a:	f000 fcb9 	bl	8007de0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2201      	movs	r2, #1
 8007472:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2201      	movs	r2, #1
 800747a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2201      	movs	r2, #1
 8007482:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2201      	movs	r2, #1
 800748a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2201      	movs	r2, #1
 8007492:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2201      	movs	r2, #1
 800749a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2201      	movs	r2, #1
 80074a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2201      	movs	r2, #1
 80074aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2201      	movs	r2, #1
 80074b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2201      	movs	r2, #1
 80074ba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2201      	movs	r2, #1
 80074c2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2201      	movs	r2, #1
 80074ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80074ce:	2300      	movs	r3, #0
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	3708      	adds	r7, #8
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}

080074d8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b084      	sub	sp, #16
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
 80074e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d109      	bne.n	80074fc <HAL_TIM_PWM_Start+0x24>
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80074ee:	b2db      	uxtb	r3, r3
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	bf14      	ite	ne
 80074f4:	2301      	movne	r3, #1
 80074f6:	2300      	moveq	r3, #0
 80074f8:	b2db      	uxtb	r3, r3
 80074fa:	e03c      	b.n	8007576 <HAL_TIM_PWM_Start+0x9e>
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	2b04      	cmp	r3, #4
 8007500:	d109      	bne.n	8007516 <HAL_TIM_PWM_Start+0x3e>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007508:	b2db      	uxtb	r3, r3
 800750a:	2b01      	cmp	r3, #1
 800750c:	bf14      	ite	ne
 800750e:	2301      	movne	r3, #1
 8007510:	2300      	moveq	r3, #0
 8007512:	b2db      	uxtb	r3, r3
 8007514:	e02f      	b.n	8007576 <HAL_TIM_PWM_Start+0x9e>
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	2b08      	cmp	r3, #8
 800751a:	d109      	bne.n	8007530 <HAL_TIM_PWM_Start+0x58>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007522:	b2db      	uxtb	r3, r3
 8007524:	2b01      	cmp	r3, #1
 8007526:	bf14      	ite	ne
 8007528:	2301      	movne	r3, #1
 800752a:	2300      	moveq	r3, #0
 800752c:	b2db      	uxtb	r3, r3
 800752e:	e022      	b.n	8007576 <HAL_TIM_PWM_Start+0x9e>
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	2b0c      	cmp	r3, #12
 8007534:	d109      	bne.n	800754a <HAL_TIM_PWM_Start+0x72>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800753c:	b2db      	uxtb	r3, r3
 800753e:	2b01      	cmp	r3, #1
 8007540:	bf14      	ite	ne
 8007542:	2301      	movne	r3, #1
 8007544:	2300      	moveq	r3, #0
 8007546:	b2db      	uxtb	r3, r3
 8007548:	e015      	b.n	8007576 <HAL_TIM_PWM_Start+0x9e>
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	2b10      	cmp	r3, #16
 800754e:	d109      	bne.n	8007564 <HAL_TIM_PWM_Start+0x8c>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007556:	b2db      	uxtb	r3, r3
 8007558:	2b01      	cmp	r3, #1
 800755a:	bf14      	ite	ne
 800755c:	2301      	movne	r3, #1
 800755e:	2300      	moveq	r3, #0
 8007560:	b2db      	uxtb	r3, r3
 8007562:	e008      	b.n	8007576 <HAL_TIM_PWM_Start+0x9e>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800756a:	b2db      	uxtb	r3, r3
 800756c:	2b01      	cmp	r3, #1
 800756e:	bf14      	ite	ne
 8007570:	2301      	movne	r3, #1
 8007572:	2300      	moveq	r3, #0
 8007574:	b2db      	uxtb	r3, r3
 8007576:	2b00      	cmp	r3, #0
 8007578:	d001      	beq.n	800757e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800757a:	2301      	movs	r3, #1
 800757c:	e07e      	b.n	800767c <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d104      	bne.n	800758e <HAL_TIM_PWM_Start+0xb6>
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2202      	movs	r2, #2
 8007588:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800758c:	e023      	b.n	80075d6 <HAL_TIM_PWM_Start+0xfe>
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	2b04      	cmp	r3, #4
 8007592:	d104      	bne.n	800759e <HAL_TIM_PWM_Start+0xc6>
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2202      	movs	r2, #2
 8007598:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800759c:	e01b      	b.n	80075d6 <HAL_TIM_PWM_Start+0xfe>
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	2b08      	cmp	r3, #8
 80075a2:	d104      	bne.n	80075ae <HAL_TIM_PWM_Start+0xd6>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2202      	movs	r2, #2
 80075a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80075ac:	e013      	b.n	80075d6 <HAL_TIM_PWM_Start+0xfe>
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	2b0c      	cmp	r3, #12
 80075b2:	d104      	bne.n	80075be <HAL_TIM_PWM_Start+0xe6>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2202      	movs	r2, #2
 80075b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80075bc:	e00b      	b.n	80075d6 <HAL_TIM_PWM_Start+0xfe>
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	2b10      	cmp	r3, #16
 80075c2:	d104      	bne.n	80075ce <HAL_TIM_PWM_Start+0xf6>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2202      	movs	r2, #2
 80075c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80075cc:	e003      	b.n	80075d6 <HAL_TIM_PWM_Start+0xfe>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2202      	movs	r2, #2
 80075d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	2201      	movs	r2, #1
 80075dc:	6839      	ldr	r1, [r7, #0]
 80075de:	4618      	mov	r0, r3
 80075e0:	f000 ff7a 	bl	80084d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a26      	ldr	r2, [pc, #152]	; (8007684 <HAL_TIM_PWM_Start+0x1ac>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d009      	beq.n	8007602 <HAL_TIM_PWM_Start+0x12a>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a25      	ldr	r2, [pc, #148]	; (8007688 <HAL_TIM_PWM_Start+0x1b0>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d004      	beq.n	8007602 <HAL_TIM_PWM_Start+0x12a>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a23      	ldr	r2, [pc, #140]	; (800768c <HAL_TIM_PWM_Start+0x1b4>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d101      	bne.n	8007606 <HAL_TIM_PWM_Start+0x12e>
 8007602:	2301      	movs	r3, #1
 8007604:	e000      	b.n	8007608 <HAL_TIM_PWM_Start+0x130>
 8007606:	2300      	movs	r3, #0
 8007608:	2b00      	cmp	r3, #0
 800760a:	d007      	beq.n	800761c <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800761a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4a18      	ldr	r2, [pc, #96]	; (8007684 <HAL_TIM_PWM_Start+0x1ac>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d009      	beq.n	800763a <HAL_TIM_PWM_Start+0x162>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800762e:	d004      	beq.n	800763a <HAL_TIM_PWM_Start+0x162>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	4a14      	ldr	r2, [pc, #80]	; (8007688 <HAL_TIM_PWM_Start+0x1b0>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d115      	bne.n	8007666 <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	689a      	ldr	r2, [r3, #8]
 8007640:	4b13      	ldr	r3, [pc, #76]	; (8007690 <HAL_TIM_PWM_Start+0x1b8>)
 8007642:	4013      	ands	r3, r2
 8007644:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	2b06      	cmp	r3, #6
 800764a:	d015      	beq.n	8007678 <HAL_TIM_PWM_Start+0x1a0>
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007652:	d011      	beq.n	8007678 <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	681a      	ldr	r2, [r3, #0]
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f042 0201 	orr.w	r2, r2, #1
 8007662:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007664:	e008      	b.n	8007678 <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	681a      	ldr	r2, [r3, #0]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f042 0201 	orr.w	r2, r2, #1
 8007674:	601a      	str	r2, [r3, #0]
 8007676:	e000      	b.n	800767a <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007678:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800767a:	2300      	movs	r3, #0
}
 800767c:	4618      	mov	r0, r3
 800767e:	3710      	adds	r7, #16
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}
 8007684:	40012c00 	.word	0x40012c00
 8007688:	40014000 	.word	0x40014000
 800768c:	40014400 	.word	0x40014400
 8007690:	00010007 	.word	0x00010007

08007694 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b082      	sub	sp, #8
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
 800769c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	2200      	movs	r2, #0
 80076a4:	6839      	ldr	r1, [r7, #0]
 80076a6:	4618      	mov	r0, r3
 80076a8:	f000 ff16 	bl	80084d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4a39      	ldr	r2, [pc, #228]	; (8007798 <HAL_TIM_PWM_Stop+0x104>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d009      	beq.n	80076ca <HAL_TIM_PWM_Stop+0x36>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	4a38      	ldr	r2, [pc, #224]	; (800779c <HAL_TIM_PWM_Stop+0x108>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d004      	beq.n	80076ca <HAL_TIM_PWM_Stop+0x36>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4a36      	ldr	r2, [pc, #216]	; (80077a0 <HAL_TIM_PWM_Stop+0x10c>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d101      	bne.n	80076ce <HAL_TIM_PWM_Stop+0x3a>
 80076ca:	2301      	movs	r3, #1
 80076cc:	e000      	b.n	80076d0 <HAL_TIM_PWM_Stop+0x3c>
 80076ce:	2300      	movs	r3, #0
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d017      	beq.n	8007704 <HAL_TIM_PWM_Stop+0x70>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	6a1a      	ldr	r2, [r3, #32]
 80076da:	f241 1311 	movw	r3, #4369	; 0x1111
 80076de:	4013      	ands	r3, r2
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d10f      	bne.n	8007704 <HAL_TIM_PWM_Stop+0x70>
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	6a1a      	ldr	r2, [r3, #32]
 80076ea:	f240 4344 	movw	r3, #1092	; 0x444
 80076ee:	4013      	ands	r3, r2
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d107      	bne.n	8007704 <HAL_TIM_PWM_Stop+0x70>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007702:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	6a1a      	ldr	r2, [r3, #32]
 800770a:	f241 1311 	movw	r3, #4369	; 0x1111
 800770e:	4013      	ands	r3, r2
 8007710:	2b00      	cmp	r3, #0
 8007712:	d10f      	bne.n	8007734 <HAL_TIM_PWM_Stop+0xa0>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	6a1a      	ldr	r2, [r3, #32]
 800771a:	f240 4344 	movw	r3, #1092	; 0x444
 800771e:	4013      	ands	r3, r2
 8007720:	2b00      	cmp	r3, #0
 8007722:	d107      	bne.n	8007734 <HAL_TIM_PWM_Stop+0xa0>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	681a      	ldr	r2, [r3, #0]
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f022 0201 	bic.w	r2, r2, #1
 8007732:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d104      	bne.n	8007744 <HAL_TIM_PWM_Stop+0xb0>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2201      	movs	r2, #1
 800773e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007742:	e023      	b.n	800778c <HAL_TIM_PWM_Stop+0xf8>
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	2b04      	cmp	r3, #4
 8007748:	d104      	bne.n	8007754 <HAL_TIM_PWM_Stop+0xc0>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2201      	movs	r2, #1
 800774e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007752:	e01b      	b.n	800778c <HAL_TIM_PWM_Stop+0xf8>
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	2b08      	cmp	r3, #8
 8007758:	d104      	bne.n	8007764 <HAL_TIM_PWM_Stop+0xd0>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2201      	movs	r2, #1
 800775e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007762:	e013      	b.n	800778c <HAL_TIM_PWM_Stop+0xf8>
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	2b0c      	cmp	r3, #12
 8007768:	d104      	bne.n	8007774 <HAL_TIM_PWM_Stop+0xe0>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2201      	movs	r2, #1
 800776e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007772:	e00b      	b.n	800778c <HAL_TIM_PWM_Stop+0xf8>
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	2b10      	cmp	r3, #16
 8007778:	d104      	bne.n	8007784 <HAL_TIM_PWM_Stop+0xf0>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2201      	movs	r2, #1
 800777e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007782:	e003      	b.n	800778c <HAL_TIM_PWM_Stop+0xf8>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2201      	movs	r2, #1
 8007788:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800778c:	2300      	movs	r3, #0
}
 800778e:	4618      	mov	r0, r3
 8007790:	3708      	adds	r7, #8
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}
 8007796:	bf00      	nop
 8007798:	40012c00 	.word	0x40012c00
 800779c:	40014000 	.word	0x40014000
 80077a0:	40014400 	.word	0x40014400

080077a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b082      	sub	sp, #8
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	691b      	ldr	r3, [r3, #16]
 80077b2:	f003 0302 	and.w	r3, r3, #2
 80077b6:	2b02      	cmp	r3, #2
 80077b8:	d122      	bne.n	8007800 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	68db      	ldr	r3, [r3, #12]
 80077c0:	f003 0302 	and.w	r3, r3, #2
 80077c4:	2b02      	cmp	r3, #2
 80077c6:	d11b      	bne.n	8007800 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f06f 0202 	mvn.w	r2, #2
 80077d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2201      	movs	r2, #1
 80077d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	699b      	ldr	r3, [r3, #24]
 80077de:	f003 0303 	and.w	r3, r3, #3
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d003      	beq.n	80077ee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f000 fadc 	bl	8007da4 <HAL_TIM_IC_CaptureCallback>
 80077ec:	e005      	b.n	80077fa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f000 face 	bl	8007d90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077f4:	6878      	ldr	r0, [r7, #4]
 80077f6:	f000 fadf 	bl	8007db8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2200      	movs	r2, #0
 80077fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	691b      	ldr	r3, [r3, #16]
 8007806:	f003 0304 	and.w	r3, r3, #4
 800780a:	2b04      	cmp	r3, #4
 800780c:	d122      	bne.n	8007854 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	68db      	ldr	r3, [r3, #12]
 8007814:	f003 0304 	and.w	r3, r3, #4
 8007818:	2b04      	cmp	r3, #4
 800781a:	d11b      	bne.n	8007854 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f06f 0204 	mvn.w	r2, #4
 8007824:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2202      	movs	r2, #2
 800782a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	699b      	ldr	r3, [r3, #24]
 8007832:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007836:	2b00      	cmp	r3, #0
 8007838:	d003      	beq.n	8007842 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800783a:	6878      	ldr	r0, [r7, #4]
 800783c:	f000 fab2 	bl	8007da4 <HAL_TIM_IC_CaptureCallback>
 8007840:	e005      	b.n	800784e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f000 faa4 	bl	8007d90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007848:	6878      	ldr	r0, [r7, #4]
 800784a:	f000 fab5 	bl	8007db8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2200      	movs	r2, #0
 8007852:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	691b      	ldr	r3, [r3, #16]
 800785a:	f003 0308 	and.w	r3, r3, #8
 800785e:	2b08      	cmp	r3, #8
 8007860:	d122      	bne.n	80078a8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	68db      	ldr	r3, [r3, #12]
 8007868:	f003 0308 	and.w	r3, r3, #8
 800786c:	2b08      	cmp	r3, #8
 800786e:	d11b      	bne.n	80078a8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f06f 0208 	mvn.w	r2, #8
 8007878:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2204      	movs	r2, #4
 800787e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	69db      	ldr	r3, [r3, #28]
 8007886:	f003 0303 	and.w	r3, r3, #3
 800788a:	2b00      	cmp	r3, #0
 800788c:	d003      	beq.n	8007896 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800788e:	6878      	ldr	r0, [r7, #4]
 8007890:	f000 fa88 	bl	8007da4 <HAL_TIM_IC_CaptureCallback>
 8007894:	e005      	b.n	80078a2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007896:	6878      	ldr	r0, [r7, #4]
 8007898:	f000 fa7a 	bl	8007d90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800789c:	6878      	ldr	r0, [r7, #4]
 800789e:	f000 fa8b 	bl	8007db8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2200      	movs	r2, #0
 80078a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	691b      	ldr	r3, [r3, #16]
 80078ae:	f003 0310 	and.w	r3, r3, #16
 80078b2:	2b10      	cmp	r3, #16
 80078b4:	d122      	bne.n	80078fc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	68db      	ldr	r3, [r3, #12]
 80078bc:	f003 0310 	and.w	r3, r3, #16
 80078c0:	2b10      	cmp	r3, #16
 80078c2:	d11b      	bne.n	80078fc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f06f 0210 	mvn.w	r2, #16
 80078cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2208      	movs	r2, #8
 80078d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	69db      	ldr	r3, [r3, #28]
 80078da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d003      	beq.n	80078ea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	f000 fa5e 	bl	8007da4 <HAL_TIM_IC_CaptureCallback>
 80078e8:	e005      	b.n	80078f6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f000 fa50 	bl	8007d90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078f0:	6878      	ldr	r0, [r7, #4]
 80078f2:	f000 fa61 	bl	8007db8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2200      	movs	r2, #0
 80078fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	691b      	ldr	r3, [r3, #16]
 8007902:	f003 0301 	and.w	r3, r3, #1
 8007906:	2b01      	cmp	r3, #1
 8007908:	d10e      	bne.n	8007928 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	68db      	ldr	r3, [r3, #12]
 8007910:	f003 0301 	and.w	r3, r3, #1
 8007914:	2b01      	cmp	r3, #1
 8007916:	d107      	bne.n	8007928 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f06f 0201 	mvn.w	r2, #1
 8007920:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007922:	6878      	ldr	r0, [r7, #4]
 8007924:	f7fc f930 	bl	8003b88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	691b      	ldr	r3, [r3, #16]
 800792e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007932:	2b80      	cmp	r3, #128	; 0x80
 8007934:	d10e      	bne.n	8007954 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	68db      	ldr	r3, [r3, #12]
 800793c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007940:	2b80      	cmp	r3, #128	; 0x80
 8007942:	d107      	bne.n	8007954 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800794c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f000 fed0 	bl	80086f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	691b      	ldr	r3, [r3, #16]
 800795a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800795e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007962:	d10e      	bne.n	8007982 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	68db      	ldr	r3, [r3, #12]
 800796a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800796e:	2b80      	cmp	r3, #128	; 0x80
 8007970:	d107      	bne.n	8007982 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800797a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f000 fec3 	bl	8008708 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	691b      	ldr	r3, [r3, #16]
 8007988:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800798c:	2b40      	cmp	r3, #64	; 0x40
 800798e:	d10e      	bne.n	80079ae <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	68db      	ldr	r3, [r3, #12]
 8007996:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800799a:	2b40      	cmp	r3, #64	; 0x40
 800799c:	d107      	bne.n	80079ae <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80079a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80079a8:	6878      	ldr	r0, [r7, #4]
 80079aa:	f000 fa0f 	bl	8007dcc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	691b      	ldr	r3, [r3, #16]
 80079b4:	f003 0320 	and.w	r3, r3, #32
 80079b8:	2b20      	cmp	r3, #32
 80079ba:	d10e      	bne.n	80079da <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	68db      	ldr	r3, [r3, #12]
 80079c2:	f003 0320 	and.w	r3, r3, #32
 80079c6:	2b20      	cmp	r3, #32
 80079c8:	d107      	bne.n	80079da <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f06f 0220 	mvn.w	r2, #32
 80079d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80079d4:	6878      	ldr	r0, [r7, #4]
 80079d6:	f000 fe83 	bl	80086e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80079da:	bf00      	nop
 80079dc:	3708      	adds	r7, #8
 80079de:	46bd      	mov	sp, r7
 80079e0:	bd80      	pop	{r7, pc}
	...

080079e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b084      	sub	sp, #16
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	60f8      	str	r0, [r7, #12]
 80079ec:	60b9      	str	r1, [r7, #8]
 80079ee:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079f6:	2b01      	cmp	r3, #1
 80079f8:	d101      	bne.n	80079fe <HAL_TIM_PWM_ConfigChannel+0x1a>
 80079fa:	2302      	movs	r3, #2
 80079fc:	e0fd      	b.n	8007bfa <HAL_TIM_PWM_ConfigChannel+0x216>
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	2201      	movs	r2, #1
 8007a02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2b14      	cmp	r3, #20
 8007a0a:	f200 80f0 	bhi.w	8007bee <HAL_TIM_PWM_ConfigChannel+0x20a>
 8007a0e:	a201      	add	r2, pc, #4	; (adr r2, 8007a14 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8007a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a14:	08007a69 	.word	0x08007a69
 8007a18:	08007bef 	.word	0x08007bef
 8007a1c:	08007bef 	.word	0x08007bef
 8007a20:	08007bef 	.word	0x08007bef
 8007a24:	08007aa9 	.word	0x08007aa9
 8007a28:	08007bef 	.word	0x08007bef
 8007a2c:	08007bef 	.word	0x08007bef
 8007a30:	08007bef 	.word	0x08007bef
 8007a34:	08007aeb 	.word	0x08007aeb
 8007a38:	08007bef 	.word	0x08007bef
 8007a3c:	08007bef 	.word	0x08007bef
 8007a40:	08007bef 	.word	0x08007bef
 8007a44:	08007b2b 	.word	0x08007b2b
 8007a48:	08007bef 	.word	0x08007bef
 8007a4c:	08007bef 	.word	0x08007bef
 8007a50:	08007bef 	.word	0x08007bef
 8007a54:	08007b6d 	.word	0x08007b6d
 8007a58:	08007bef 	.word	0x08007bef
 8007a5c:	08007bef 	.word	0x08007bef
 8007a60:	08007bef 	.word	0x08007bef
 8007a64:	08007bad 	.word	0x08007bad
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	68b9      	ldr	r1, [r7, #8]
 8007a6e:	4618      	mov	r0, r3
 8007a70:	f000 fa1a 	bl	8007ea8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	699a      	ldr	r2, [r3, #24]
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f042 0208 	orr.w	r2, r2, #8
 8007a82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	699a      	ldr	r2, [r3, #24]
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f022 0204 	bic.w	r2, r2, #4
 8007a92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	6999      	ldr	r1, [r3, #24]
 8007a9a:	68bb      	ldr	r3, [r7, #8]
 8007a9c:	691a      	ldr	r2, [r3, #16]
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	430a      	orrs	r2, r1
 8007aa4:	619a      	str	r2, [r3, #24]
      break;
 8007aa6:	e0a3      	b.n	8007bf0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	68b9      	ldr	r1, [r7, #8]
 8007aae:	4618      	mov	r0, r3
 8007ab0:	f000 fa76 	bl	8007fa0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	699a      	ldr	r2, [r3, #24]
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007ac2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	699a      	ldr	r2, [r3, #24]
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007ad2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	6999      	ldr	r1, [r3, #24]
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	691b      	ldr	r3, [r3, #16]
 8007ade:	021a      	lsls	r2, r3, #8
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	430a      	orrs	r2, r1
 8007ae6:	619a      	str	r2, [r3, #24]
      break;
 8007ae8:	e082      	b.n	8007bf0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	68b9      	ldr	r1, [r7, #8]
 8007af0:	4618      	mov	r0, r3
 8007af2:	f000 facf 	bl	8008094 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	69da      	ldr	r2, [r3, #28]
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f042 0208 	orr.w	r2, r2, #8
 8007b04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	69da      	ldr	r2, [r3, #28]
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f022 0204 	bic.w	r2, r2, #4
 8007b14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	69d9      	ldr	r1, [r3, #28]
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	691a      	ldr	r2, [r3, #16]
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	430a      	orrs	r2, r1
 8007b26:	61da      	str	r2, [r3, #28]
      break;
 8007b28:	e062      	b.n	8007bf0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	68b9      	ldr	r1, [r7, #8]
 8007b30:	4618      	mov	r0, r3
 8007b32:	f000 fb27 	bl	8008184 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	69da      	ldr	r2, [r3, #28]
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	69da      	ldr	r2, [r3, #28]
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	69d9      	ldr	r1, [r3, #28]
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	691b      	ldr	r3, [r3, #16]
 8007b60:	021a      	lsls	r2, r3, #8
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	430a      	orrs	r2, r1
 8007b68:	61da      	str	r2, [r3, #28]
      break;
 8007b6a:	e041      	b.n	8007bf0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	68b9      	ldr	r1, [r7, #8]
 8007b72:	4618      	mov	r0, r3
 8007b74:	f000 fb64 	bl	8008240 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f042 0208 	orr.w	r2, r2, #8
 8007b86:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f022 0204 	bic.w	r2, r2, #4
 8007b96:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007b9e:	68bb      	ldr	r3, [r7, #8]
 8007ba0:	691a      	ldr	r2, [r3, #16]
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	430a      	orrs	r2, r1
 8007ba8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007baa:	e021      	b.n	8007bf0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	68b9      	ldr	r1, [r7, #8]
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	f000 fb9c 	bl	80082f0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007bc6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007bd6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007bde:	68bb      	ldr	r3, [r7, #8]
 8007be0:	691b      	ldr	r3, [r3, #16]
 8007be2:	021a      	lsls	r2, r3, #8
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	430a      	orrs	r2, r1
 8007bea:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007bec:	e000      	b.n	8007bf0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8007bee:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007bf8:	2300      	movs	r3, #0
}
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	3710      	adds	r7, #16
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bd80      	pop	{r7, pc}
 8007c02:	bf00      	nop

08007c04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b084      	sub	sp, #16
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
 8007c0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c14:	2b01      	cmp	r3, #1
 8007c16:	d101      	bne.n	8007c1c <HAL_TIM_ConfigClockSource+0x18>
 8007c18:	2302      	movs	r3, #2
 8007c1a:	e0b5      	b.n	8007d88 <HAL_TIM_ConfigClockSource+0x184>
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2201      	movs	r2, #1
 8007c20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2202      	movs	r2, #2
 8007c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	689b      	ldr	r3, [r3, #8]
 8007c32:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007c3a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007c3e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007c46:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	68fa      	ldr	r2, [r7, #12]
 8007c4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c58:	d03e      	beq.n	8007cd8 <HAL_TIM_ConfigClockSource+0xd4>
 8007c5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c5e:	f200 8087 	bhi.w	8007d70 <HAL_TIM_ConfigClockSource+0x16c>
 8007c62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c66:	f000 8085 	beq.w	8007d74 <HAL_TIM_ConfigClockSource+0x170>
 8007c6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c6e:	d87f      	bhi.n	8007d70 <HAL_TIM_ConfigClockSource+0x16c>
 8007c70:	2b70      	cmp	r3, #112	; 0x70
 8007c72:	d01a      	beq.n	8007caa <HAL_TIM_ConfigClockSource+0xa6>
 8007c74:	2b70      	cmp	r3, #112	; 0x70
 8007c76:	d87b      	bhi.n	8007d70 <HAL_TIM_ConfigClockSource+0x16c>
 8007c78:	2b60      	cmp	r3, #96	; 0x60
 8007c7a:	d050      	beq.n	8007d1e <HAL_TIM_ConfigClockSource+0x11a>
 8007c7c:	2b60      	cmp	r3, #96	; 0x60
 8007c7e:	d877      	bhi.n	8007d70 <HAL_TIM_ConfigClockSource+0x16c>
 8007c80:	2b50      	cmp	r3, #80	; 0x50
 8007c82:	d03c      	beq.n	8007cfe <HAL_TIM_ConfigClockSource+0xfa>
 8007c84:	2b50      	cmp	r3, #80	; 0x50
 8007c86:	d873      	bhi.n	8007d70 <HAL_TIM_ConfigClockSource+0x16c>
 8007c88:	2b40      	cmp	r3, #64	; 0x40
 8007c8a:	d058      	beq.n	8007d3e <HAL_TIM_ConfigClockSource+0x13a>
 8007c8c:	2b40      	cmp	r3, #64	; 0x40
 8007c8e:	d86f      	bhi.n	8007d70 <HAL_TIM_ConfigClockSource+0x16c>
 8007c90:	2b30      	cmp	r3, #48	; 0x30
 8007c92:	d064      	beq.n	8007d5e <HAL_TIM_ConfigClockSource+0x15a>
 8007c94:	2b30      	cmp	r3, #48	; 0x30
 8007c96:	d86b      	bhi.n	8007d70 <HAL_TIM_ConfigClockSource+0x16c>
 8007c98:	2b20      	cmp	r3, #32
 8007c9a:	d060      	beq.n	8007d5e <HAL_TIM_ConfigClockSource+0x15a>
 8007c9c:	2b20      	cmp	r3, #32
 8007c9e:	d867      	bhi.n	8007d70 <HAL_TIM_ConfigClockSource+0x16c>
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d05c      	beq.n	8007d5e <HAL_TIM_ConfigClockSource+0x15a>
 8007ca4:	2b10      	cmp	r3, #16
 8007ca6:	d05a      	beq.n	8007d5e <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007ca8:	e062      	b.n	8007d70 <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6818      	ldr	r0, [r3, #0]
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	6899      	ldr	r1, [r3, #8]
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	685a      	ldr	r2, [r3, #4]
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	68db      	ldr	r3, [r3, #12]
 8007cba:	f000 fbed 	bl	8008498 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	689b      	ldr	r3, [r3, #8]
 8007cc4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007ccc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	68fa      	ldr	r2, [r7, #12]
 8007cd4:	609a      	str	r2, [r3, #8]
      break;
 8007cd6:	e04e      	b.n	8007d76 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6818      	ldr	r0, [r3, #0]
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	6899      	ldr	r1, [r3, #8]
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	685a      	ldr	r2, [r3, #4]
 8007ce4:	683b      	ldr	r3, [r7, #0]
 8007ce6:	68db      	ldr	r3, [r3, #12]
 8007ce8:	f000 fbd6 	bl	8008498 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	689a      	ldr	r2, [r3, #8]
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007cfa:	609a      	str	r2, [r3, #8]
      break;
 8007cfc:	e03b      	b.n	8007d76 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6818      	ldr	r0, [r3, #0]
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	6859      	ldr	r1, [r3, #4]
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	68db      	ldr	r3, [r3, #12]
 8007d0a:	461a      	mov	r2, r3
 8007d0c:	f000 fb4a 	bl	80083a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	2150      	movs	r1, #80	; 0x50
 8007d16:	4618      	mov	r0, r3
 8007d18:	f000 fba3 	bl	8008462 <TIM_ITRx_SetConfig>
      break;
 8007d1c:	e02b      	b.n	8007d76 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6818      	ldr	r0, [r3, #0]
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	6859      	ldr	r1, [r3, #4]
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	68db      	ldr	r3, [r3, #12]
 8007d2a:	461a      	mov	r2, r3
 8007d2c:	f000 fb69 	bl	8008402 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	2160      	movs	r1, #96	; 0x60
 8007d36:	4618      	mov	r0, r3
 8007d38:	f000 fb93 	bl	8008462 <TIM_ITRx_SetConfig>
      break;
 8007d3c:	e01b      	b.n	8007d76 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6818      	ldr	r0, [r3, #0]
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	6859      	ldr	r1, [r3, #4]
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	68db      	ldr	r3, [r3, #12]
 8007d4a:	461a      	mov	r2, r3
 8007d4c:	f000 fb2a 	bl	80083a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	2140      	movs	r1, #64	; 0x40
 8007d56:	4618      	mov	r0, r3
 8007d58:	f000 fb83 	bl	8008462 <TIM_ITRx_SetConfig>
      break;
 8007d5c:	e00b      	b.n	8007d76 <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681a      	ldr	r2, [r3, #0]
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	4619      	mov	r1, r3
 8007d68:	4610      	mov	r0, r2
 8007d6a:	f000 fb7a 	bl	8008462 <TIM_ITRx_SetConfig>
        break;
 8007d6e:	e002      	b.n	8007d76 <HAL_TIM_ConfigClockSource+0x172>
      break;
 8007d70:	bf00      	nop
 8007d72:	e000      	b.n	8007d76 <HAL_TIM_ConfigClockSource+0x172>
      break;
 8007d74:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2201      	movs	r2, #1
 8007d7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	2200      	movs	r2, #0
 8007d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d86:	2300      	movs	r3, #0
}
 8007d88:	4618      	mov	r0, r3
 8007d8a:	3710      	adds	r7, #16
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bd80      	pop	{r7, pc}

08007d90 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007d90:	b480      	push	{r7}
 8007d92:	b083      	sub	sp, #12
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007d98:	bf00      	nop
 8007d9a:	370c      	adds	r7, #12
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da2:	4770      	bx	lr

08007da4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007da4:	b480      	push	{r7}
 8007da6:	b083      	sub	sp, #12
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007dac:	bf00      	nop
 8007dae:	370c      	adds	r7, #12
 8007db0:	46bd      	mov	sp, r7
 8007db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db6:	4770      	bx	lr

08007db8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007db8:	b480      	push	{r7}
 8007dba:	b083      	sub	sp, #12
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007dc0:	bf00      	nop
 8007dc2:	370c      	adds	r7, #12
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dca:	4770      	bx	lr

08007dcc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007dcc:	b480      	push	{r7}
 8007dce:	b083      	sub	sp, #12
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007dd4:	bf00      	nop
 8007dd6:	370c      	adds	r7, #12
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dde:	4770      	bx	lr

08007de0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007de0:	b480      	push	{r7}
 8007de2:	b085      	sub	sp, #20
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
 8007de8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	4a2a      	ldr	r2, [pc, #168]	; (8007e9c <TIM_Base_SetConfig+0xbc>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d003      	beq.n	8007e00 <TIM_Base_SetConfig+0x20>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007dfe:	d108      	bne.n	8007e12 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	68fa      	ldr	r2, [r7, #12]
 8007e0e:	4313      	orrs	r3, r2
 8007e10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	4a21      	ldr	r2, [pc, #132]	; (8007e9c <TIM_Base_SetConfig+0xbc>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d00b      	beq.n	8007e32 <TIM_Base_SetConfig+0x52>
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e20:	d007      	beq.n	8007e32 <TIM_Base_SetConfig+0x52>
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	4a1e      	ldr	r2, [pc, #120]	; (8007ea0 <TIM_Base_SetConfig+0xc0>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d003      	beq.n	8007e32 <TIM_Base_SetConfig+0x52>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	4a1d      	ldr	r2, [pc, #116]	; (8007ea4 <TIM_Base_SetConfig+0xc4>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d108      	bne.n	8007e44 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	68db      	ldr	r3, [r3, #12]
 8007e3e:	68fa      	ldr	r2, [r7, #12]
 8007e40:	4313      	orrs	r3, r2
 8007e42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	695b      	ldr	r3, [r3, #20]
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	68fa      	ldr	r2, [r7, #12]
 8007e56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	689a      	ldr	r2, [r3, #8]
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	681a      	ldr	r2, [r3, #0]
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	4a0c      	ldr	r2, [pc, #48]	; (8007e9c <TIM_Base_SetConfig+0xbc>)
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d007      	beq.n	8007e80 <TIM_Base_SetConfig+0xa0>
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	4a0b      	ldr	r2, [pc, #44]	; (8007ea0 <TIM_Base_SetConfig+0xc0>)
 8007e74:	4293      	cmp	r3, r2
 8007e76:	d003      	beq.n	8007e80 <TIM_Base_SetConfig+0xa0>
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	4a0a      	ldr	r2, [pc, #40]	; (8007ea4 <TIM_Base_SetConfig+0xc4>)
 8007e7c:	4293      	cmp	r3, r2
 8007e7e:	d103      	bne.n	8007e88 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	691a      	ldr	r2, [r3, #16]
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	615a      	str	r2, [r3, #20]
}
 8007e8e:	bf00      	nop
 8007e90:	3714      	adds	r7, #20
 8007e92:	46bd      	mov	sp, r7
 8007e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e98:	4770      	bx	lr
 8007e9a:	bf00      	nop
 8007e9c:	40012c00 	.word	0x40012c00
 8007ea0:	40014000 	.word	0x40014000
 8007ea4:	40014400 	.word	0x40014400

08007ea8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b087      	sub	sp, #28
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
 8007eb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6a1b      	ldr	r3, [r3, #32]
 8007eb6:	f023 0201 	bic.w	r2, r3, #1
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6a1b      	ldr	r3, [r3, #32]
 8007ec2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	699b      	ldr	r3, [r3, #24]
 8007ece:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007ed6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007eda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	f023 0303 	bic.w	r3, r3, #3
 8007ee2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	68fa      	ldr	r2, [r7, #12]
 8007eea:	4313      	orrs	r3, r2
 8007eec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007eee:	697b      	ldr	r3, [r7, #20]
 8007ef0:	f023 0302 	bic.w	r3, r3, #2
 8007ef4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	689b      	ldr	r3, [r3, #8]
 8007efa:	697a      	ldr	r2, [r7, #20]
 8007efc:	4313      	orrs	r3, r2
 8007efe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	4a24      	ldr	r2, [pc, #144]	; (8007f94 <TIM_OC1_SetConfig+0xec>)
 8007f04:	4293      	cmp	r3, r2
 8007f06:	d007      	beq.n	8007f18 <TIM_OC1_SetConfig+0x70>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	4a23      	ldr	r2, [pc, #140]	; (8007f98 <TIM_OC1_SetConfig+0xf0>)
 8007f0c:	4293      	cmp	r3, r2
 8007f0e:	d003      	beq.n	8007f18 <TIM_OC1_SetConfig+0x70>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	4a22      	ldr	r2, [pc, #136]	; (8007f9c <TIM_OC1_SetConfig+0xf4>)
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d10c      	bne.n	8007f32 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007f18:	697b      	ldr	r3, [r7, #20]
 8007f1a:	f023 0308 	bic.w	r3, r3, #8
 8007f1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	68db      	ldr	r3, [r3, #12]
 8007f24:	697a      	ldr	r2, [r7, #20]
 8007f26:	4313      	orrs	r3, r2
 8007f28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	f023 0304 	bic.w	r3, r3, #4
 8007f30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	4a17      	ldr	r2, [pc, #92]	; (8007f94 <TIM_OC1_SetConfig+0xec>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d007      	beq.n	8007f4a <TIM_OC1_SetConfig+0xa2>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	4a16      	ldr	r2, [pc, #88]	; (8007f98 <TIM_OC1_SetConfig+0xf0>)
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d003      	beq.n	8007f4a <TIM_OC1_SetConfig+0xa2>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	4a15      	ldr	r2, [pc, #84]	; (8007f9c <TIM_OC1_SetConfig+0xf4>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d111      	bne.n	8007f6e <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007f4a:	693b      	ldr	r3, [r7, #16]
 8007f4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007f50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007f52:	693b      	ldr	r3, [r7, #16]
 8007f54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007f58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	695b      	ldr	r3, [r3, #20]
 8007f5e:	693a      	ldr	r2, [r7, #16]
 8007f60:	4313      	orrs	r3, r2
 8007f62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	699b      	ldr	r3, [r3, #24]
 8007f68:	693a      	ldr	r2, [r7, #16]
 8007f6a:	4313      	orrs	r3, r2
 8007f6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	693a      	ldr	r2, [r7, #16]
 8007f72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	68fa      	ldr	r2, [r7, #12]
 8007f78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	685a      	ldr	r2, [r3, #4]
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	697a      	ldr	r2, [r7, #20]
 8007f86:	621a      	str	r2, [r3, #32]
}
 8007f88:	bf00      	nop
 8007f8a:	371c      	adds	r7, #28
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f92:	4770      	bx	lr
 8007f94:	40012c00 	.word	0x40012c00
 8007f98:	40014000 	.word	0x40014000
 8007f9c:	40014400 	.word	0x40014400

08007fa0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007fa0:	b480      	push	{r7}
 8007fa2:	b087      	sub	sp, #28
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
 8007fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6a1b      	ldr	r3, [r3, #32]
 8007fae:	f023 0210 	bic.w	r2, r3, #16
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6a1b      	ldr	r3, [r3, #32]
 8007fba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	685b      	ldr	r3, [r3, #4]
 8007fc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	699b      	ldr	r3, [r3, #24]
 8007fc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007fce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007fd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007fda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	021b      	lsls	r3, r3, #8
 8007fe2:	68fa      	ldr	r2, [r7, #12]
 8007fe4:	4313      	orrs	r3, r2
 8007fe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007fe8:	697b      	ldr	r3, [r7, #20]
 8007fea:	f023 0320 	bic.w	r3, r3, #32
 8007fee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	689b      	ldr	r3, [r3, #8]
 8007ff4:	011b      	lsls	r3, r3, #4
 8007ff6:	697a      	ldr	r2, [r7, #20]
 8007ff8:	4313      	orrs	r3, r2
 8007ffa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	4a22      	ldr	r2, [pc, #136]	; (8008088 <TIM_OC2_SetConfig+0xe8>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d10d      	bne.n	8008020 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800800a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	68db      	ldr	r3, [r3, #12]
 8008010:	011b      	lsls	r3, r3, #4
 8008012:	697a      	ldr	r2, [r7, #20]
 8008014:	4313      	orrs	r3, r2
 8008016:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008018:	697b      	ldr	r3, [r7, #20]
 800801a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800801e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	4a19      	ldr	r2, [pc, #100]	; (8008088 <TIM_OC2_SetConfig+0xe8>)
 8008024:	4293      	cmp	r3, r2
 8008026:	d007      	beq.n	8008038 <TIM_OC2_SetConfig+0x98>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	4a18      	ldr	r2, [pc, #96]	; (800808c <TIM_OC2_SetConfig+0xec>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d003      	beq.n	8008038 <TIM_OC2_SetConfig+0x98>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	4a17      	ldr	r2, [pc, #92]	; (8008090 <TIM_OC2_SetConfig+0xf0>)
 8008034:	4293      	cmp	r3, r2
 8008036:	d113      	bne.n	8008060 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008038:	693b      	ldr	r3, [r7, #16]
 800803a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800803e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008040:	693b      	ldr	r3, [r7, #16]
 8008042:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008046:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	695b      	ldr	r3, [r3, #20]
 800804c:	009b      	lsls	r3, r3, #2
 800804e:	693a      	ldr	r2, [r7, #16]
 8008050:	4313      	orrs	r3, r2
 8008052:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	699b      	ldr	r3, [r3, #24]
 8008058:	009b      	lsls	r3, r3, #2
 800805a:	693a      	ldr	r2, [r7, #16]
 800805c:	4313      	orrs	r3, r2
 800805e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	693a      	ldr	r2, [r7, #16]
 8008064:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	68fa      	ldr	r2, [r7, #12]
 800806a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	685a      	ldr	r2, [r3, #4]
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	697a      	ldr	r2, [r7, #20]
 8008078:	621a      	str	r2, [r3, #32]
}
 800807a:	bf00      	nop
 800807c:	371c      	adds	r7, #28
 800807e:	46bd      	mov	sp, r7
 8008080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008084:	4770      	bx	lr
 8008086:	bf00      	nop
 8008088:	40012c00 	.word	0x40012c00
 800808c:	40014000 	.word	0x40014000
 8008090:	40014400 	.word	0x40014400

08008094 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008094:	b480      	push	{r7}
 8008096:	b087      	sub	sp, #28
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
 800809c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6a1b      	ldr	r3, [r3, #32]
 80080a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6a1b      	ldr	r3, [r3, #32]
 80080ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	685b      	ldr	r3, [r3, #4]
 80080b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	69db      	ldr	r3, [r3, #28]
 80080ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80080c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	f023 0303 	bic.w	r3, r3, #3
 80080ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	68fa      	ldr	r2, [r7, #12]
 80080d6:	4313      	orrs	r3, r2
 80080d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80080da:	697b      	ldr	r3, [r7, #20]
 80080dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80080e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	689b      	ldr	r3, [r3, #8]
 80080e6:	021b      	lsls	r3, r3, #8
 80080e8:	697a      	ldr	r2, [r7, #20]
 80080ea:	4313      	orrs	r3, r2
 80080ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	4a21      	ldr	r2, [pc, #132]	; (8008178 <TIM_OC3_SetConfig+0xe4>)
 80080f2:	4293      	cmp	r3, r2
 80080f4:	d10d      	bne.n	8008112 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80080fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	68db      	ldr	r3, [r3, #12]
 8008102:	021b      	lsls	r3, r3, #8
 8008104:	697a      	ldr	r2, [r7, #20]
 8008106:	4313      	orrs	r3, r2
 8008108:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008110:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	4a18      	ldr	r2, [pc, #96]	; (8008178 <TIM_OC3_SetConfig+0xe4>)
 8008116:	4293      	cmp	r3, r2
 8008118:	d007      	beq.n	800812a <TIM_OC3_SetConfig+0x96>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	4a17      	ldr	r2, [pc, #92]	; (800817c <TIM_OC3_SetConfig+0xe8>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d003      	beq.n	800812a <TIM_OC3_SetConfig+0x96>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	4a16      	ldr	r2, [pc, #88]	; (8008180 <TIM_OC3_SetConfig+0xec>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d113      	bne.n	8008152 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800812a:	693b      	ldr	r3, [r7, #16]
 800812c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008130:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008132:	693b      	ldr	r3, [r7, #16]
 8008134:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008138:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	695b      	ldr	r3, [r3, #20]
 800813e:	011b      	lsls	r3, r3, #4
 8008140:	693a      	ldr	r2, [r7, #16]
 8008142:	4313      	orrs	r3, r2
 8008144:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	699b      	ldr	r3, [r3, #24]
 800814a:	011b      	lsls	r3, r3, #4
 800814c:	693a      	ldr	r2, [r7, #16]
 800814e:	4313      	orrs	r3, r2
 8008150:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	693a      	ldr	r2, [r7, #16]
 8008156:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	68fa      	ldr	r2, [r7, #12]
 800815c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	685a      	ldr	r2, [r3, #4]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	697a      	ldr	r2, [r7, #20]
 800816a:	621a      	str	r2, [r3, #32]
}
 800816c:	bf00      	nop
 800816e:	371c      	adds	r7, #28
 8008170:	46bd      	mov	sp, r7
 8008172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008176:	4770      	bx	lr
 8008178:	40012c00 	.word	0x40012c00
 800817c:	40014000 	.word	0x40014000
 8008180:	40014400 	.word	0x40014400

08008184 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008184:	b480      	push	{r7}
 8008186:	b087      	sub	sp, #28
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
 800818c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6a1b      	ldr	r3, [r3, #32]
 8008192:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6a1b      	ldr	r3, [r3, #32]
 800819e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	685b      	ldr	r3, [r3, #4]
 80081a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	69db      	ldr	r3, [r3, #28]
 80081aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80081b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80081b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80081be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	021b      	lsls	r3, r3, #8
 80081c6:	68fa      	ldr	r2, [r7, #12]
 80081c8:	4313      	orrs	r3, r2
 80081ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80081cc:	693b      	ldr	r3, [r7, #16]
 80081ce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80081d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	689b      	ldr	r3, [r3, #8]
 80081d8:	031b      	lsls	r3, r3, #12
 80081da:	693a      	ldr	r2, [r7, #16]
 80081dc:	4313      	orrs	r3, r2
 80081de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	4a14      	ldr	r2, [pc, #80]	; (8008234 <TIM_OC4_SetConfig+0xb0>)
 80081e4:	4293      	cmp	r3, r2
 80081e6:	d007      	beq.n	80081f8 <TIM_OC4_SetConfig+0x74>
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	4a13      	ldr	r2, [pc, #76]	; (8008238 <TIM_OC4_SetConfig+0xb4>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d003      	beq.n	80081f8 <TIM_OC4_SetConfig+0x74>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	4a12      	ldr	r2, [pc, #72]	; (800823c <TIM_OC4_SetConfig+0xb8>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d109      	bne.n	800820c <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80081f8:	697b      	ldr	r3, [r7, #20]
 80081fa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80081fe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	695b      	ldr	r3, [r3, #20]
 8008204:	019b      	lsls	r3, r3, #6
 8008206:	697a      	ldr	r2, [r7, #20]
 8008208:	4313      	orrs	r3, r2
 800820a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	697a      	ldr	r2, [r7, #20]
 8008210:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	68fa      	ldr	r2, [r7, #12]
 8008216:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	685a      	ldr	r2, [r3, #4]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	693a      	ldr	r2, [r7, #16]
 8008224:	621a      	str	r2, [r3, #32]
}
 8008226:	bf00      	nop
 8008228:	371c      	adds	r7, #28
 800822a:	46bd      	mov	sp, r7
 800822c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008230:	4770      	bx	lr
 8008232:	bf00      	nop
 8008234:	40012c00 	.word	0x40012c00
 8008238:	40014000 	.word	0x40014000
 800823c:	40014400 	.word	0x40014400

08008240 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008240:	b480      	push	{r7}
 8008242:	b087      	sub	sp, #28
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]
 8008248:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6a1b      	ldr	r3, [r3, #32]
 800824e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6a1b      	ldr	r3, [r3, #32]
 800825a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	685b      	ldr	r3, [r3, #4]
 8008260:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008266:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800826e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008272:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008274:	683b      	ldr	r3, [r7, #0]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	68fa      	ldr	r2, [r7, #12]
 800827a:	4313      	orrs	r3, r2
 800827c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800827e:	693b      	ldr	r3, [r7, #16]
 8008280:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008284:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	689b      	ldr	r3, [r3, #8]
 800828a:	041b      	lsls	r3, r3, #16
 800828c:	693a      	ldr	r2, [r7, #16]
 800828e:	4313      	orrs	r3, r2
 8008290:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	4a13      	ldr	r2, [pc, #76]	; (80082e4 <TIM_OC5_SetConfig+0xa4>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d007      	beq.n	80082aa <TIM_OC5_SetConfig+0x6a>
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	4a12      	ldr	r2, [pc, #72]	; (80082e8 <TIM_OC5_SetConfig+0xa8>)
 800829e:	4293      	cmp	r3, r2
 80082a0:	d003      	beq.n	80082aa <TIM_OC5_SetConfig+0x6a>
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	4a11      	ldr	r2, [pc, #68]	; (80082ec <TIM_OC5_SetConfig+0xac>)
 80082a6:	4293      	cmp	r3, r2
 80082a8:	d109      	bne.n	80082be <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80082aa:	697b      	ldr	r3, [r7, #20]
 80082ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80082b0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	695b      	ldr	r3, [r3, #20]
 80082b6:	021b      	lsls	r3, r3, #8
 80082b8:	697a      	ldr	r2, [r7, #20]
 80082ba:	4313      	orrs	r3, r2
 80082bc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	697a      	ldr	r2, [r7, #20]
 80082c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	68fa      	ldr	r2, [r7, #12]
 80082c8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	685a      	ldr	r2, [r3, #4]
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	693a      	ldr	r2, [r7, #16]
 80082d6:	621a      	str	r2, [r3, #32]
}
 80082d8:	bf00      	nop
 80082da:	371c      	adds	r7, #28
 80082dc:	46bd      	mov	sp, r7
 80082de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e2:	4770      	bx	lr
 80082e4:	40012c00 	.word	0x40012c00
 80082e8:	40014000 	.word	0x40014000
 80082ec:	40014400 	.word	0x40014400

080082f0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80082f0:	b480      	push	{r7}
 80082f2:	b087      	sub	sp, #28
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6a1b      	ldr	r3, [r3, #32]
 80082fe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6a1b      	ldr	r3, [r3, #32]
 800830a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	685b      	ldr	r3, [r3, #4]
 8008310:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800831e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008322:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	021b      	lsls	r3, r3, #8
 800832a:	68fa      	ldr	r2, [r7, #12]
 800832c:	4313      	orrs	r3, r2
 800832e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008330:	693b      	ldr	r3, [r7, #16]
 8008332:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008336:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	689b      	ldr	r3, [r3, #8]
 800833c:	051b      	lsls	r3, r3, #20
 800833e:	693a      	ldr	r2, [r7, #16]
 8008340:	4313      	orrs	r3, r2
 8008342:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	4a14      	ldr	r2, [pc, #80]	; (8008398 <TIM_OC6_SetConfig+0xa8>)
 8008348:	4293      	cmp	r3, r2
 800834a:	d007      	beq.n	800835c <TIM_OC6_SetConfig+0x6c>
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	4a13      	ldr	r2, [pc, #76]	; (800839c <TIM_OC6_SetConfig+0xac>)
 8008350:	4293      	cmp	r3, r2
 8008352:	d003      	beq.n	800835c <TIM_OC6_SetConfig+0x6c>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	4a12      	ldr	r2, [pc, #72]	; (80083a0 <TIM_OC6_SetConfig+0xb0>)
 8008358:	4293      	cmp	r3, r2
 800835a:	d109      	bne.n	8008370 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800835c:	697b      	ldr	r3, [r7, #20]
 800835e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008362:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	695b      	ldr	r3, [r3, #20]
 8008368:	029b      	lsls	r3, r3, #10
 800836a:	697a      	ldr	r2, [r7, #20]
 800836c:	4313      	orrs	r3, r2
 800836e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	697a      	ldr	r2, [r7, #20]
 8008374:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	68fa      	ldr	r2, [r7, #12]
 800837a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	685a      	ldr	r2, [r3, #4]
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	693a      	ldr	r2, [r7, #16]
 8008388:	621a      	str	r2, [r3, #32]
}
 800838a:	bf00      	nop
 800838c:	371c      	adds	r7, #28
 800838e:	46bd      	mov	sp, r7
 8008390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008394:	4770      	bx	lr
 8008396:	bf00      	nop
 8008398:	40012c00 	.word	0x40012c00
 800839c:	40014000 	.word	0x40014000
 80083a0:	40014400 	.word	0x40014400

080083a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80083a4:	b480      	push	{r7}
 80083a6:	b087      	sub	sp, #28
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	60f8      	str	r0, [r7, #12]
 80083ac:	60b9      	str	r1, [r7, #8]
 80083ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	6a1b      	ldr	r3, [r3, #32]
 80083b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	6a1b      	ldr	r3, [r3, #32]
 80083ba:	f023 0201 	bic.w	r2, r3, #1
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	699b      	ldr	r3, [r3, #24]
 80083c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80083ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	011b      	lsls	r3, r3, #4
 80083d4:	693a      	ldr	r2, [r7, #16]
 80083d6:	4313      	orrs	r3, r2
 80083d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80083da:	697b      	ldr	r3, [r7, #20]
 80083dc:	f023 030a 	bic.w	r3, r3, #10
 80083e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80083e2:	697a      	ldr	r2, [r7, #20]
 80083e4:	68bb      	ldr	r3, [r7, #8]
 80083e6:	4313      	orrs	r3, r2
 80083e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	693a      	ldr	r2, [r7, #16]
 80083ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	697a      	ldr	r2, [r7, #20]
 80083f4:	621a      	str	r2, [r3, #32]
}
 80083f6:	bf00      	nop
 80083f8:	371c      	adds	r7, #28
 80083fa:	46bd      	mov	sp, r7
 80083fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008400:	4770      	bx	lr

08008402 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008402:	b480      	push	{r7}
 8008404:	b087      	sub	sp, #28
 8008406:	af00      	add	r7, sp, #0
 8008408:	60f8      	str	r0, [r7, #12]
 800840a:	60b9      	str	r1, [r7, #8]
 800840c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	6a1b      	ldr	r3, [r3, #32]
 8008412:	f023 0210 	bic.w	r2, r3, #16
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	699b      	ldr	r3, [r3, #24]
 800841e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	6a1b      	ldr	r3, [r3, #32]
 8008424:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008426:	697b      	ldr	r3, [r7, #20]
 8008428:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800842c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	031b      	lsls	r3, r3, #12
 8008432:	697a      	ldr	r2, [r7, #20]
 8008434:	4313      	orrs	r3, r2
 8008436:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008438:	693b      	ldr	r3, [r7, #16]
 800843a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800843e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008440:	68bb      	ldr	r3, [r7, #8]
 8008442:	011b      	lsls	r3, r3, #4
 8008444:	693a      	ldr	r2, [r7, #16]
 8008446:	4313      	orrs	r3, r2
 8008448:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	697a      	ldr	r2, [r7, #20]
 800844e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	693a      	ldr	r2, [r7, #16]
 8008454:	621a      	str	r2, [r3, #32]
}
 8008456:	bf00      	nop
 8008458:	371c      	adds	r7, #28
 800845a:	46bd      	mov	sp, r7
 800845c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008460:	4770      	bx	lr

08008462 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008462:	b480      	push	{r7}
 8008464:	b085      	sub	sp, #20
 8008466:	af00      	add	r7, sp, #0
 8008468:	6078      	str	r0, [r7, #4]
 800846a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	689b      	ldr	r3, [r3, #8]
 8008470:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008478:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800847a:	683a      	ldr	r2, [r7, #0]
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	4313      	orrs	r3, r2
 8008480:	f043 0307 	orr.w	r3, r3, #7
 8008484:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	68fa      	ldr	r2, [r7, #12]
 800848a:	609a      	str	r2, [r3, #8]
}
 800848c:	bf00      	nop
 800848e:	3714      	adds	r7, #20
 8008490:	46bd      	mov	sp, r7
 8008492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008496:	4770      	bx	lr

08008498 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008498:	b480      	push	{r7}
 800849a:	b087      	sub	sp, #28
 800849c:	af00      	add	r7, sp, #0
 800849e:	60f8      	str	r0, [r7, #12]
 80084a0:	60b9      	str	r1, [r7, #8]
 80084a2:	607a      	str	r2, [r7, #4]
 80084a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	689b      	ldr	r3, [r3, #8]
 80084aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80084ac:	697b      	ldr	r3, [r7, #20]
 80084ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80084b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	021a      	lsls	r2, r3, #8
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	431a      	orrs	r2, r3
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	4313      	orrs	r3, r2
 80084c0:	697a      	ldr	r2, [r7, #20]
 80084c2:	4313      	orrs	r3, r2
 80084c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	697a      	ldr	r2, [r7, #20]
 80084ca:	609a      	str	r2, [r3, #8]
}
 80084cc:	bf00      	nop
 80084ce:	371c      	adds	r7, #28
 80084d0:	46bd      	mov	sp, r7
 80084d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d6:	4770      	bx	lr

080084d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80084d8:	b480      	push	{r7}
 80084da:	b087      	sub	sp, #28
 80084dc:	af00      	add	r7, sp, #0
 80084de:	60f8      	str	r0, [r7, #12]
 80084e0:	60b9      	str	r1, [r7, #8]
 80084e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	f003 031f 	and.w	r3, r3, #31
 80084ea:	2201      	movs	r2, #1
 80084ec:	fa02 f303 	lsl.w	r3, r2, r3
 80084f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	6a1a      	ldr	r2, [r3, #32]
 80084f6:	697b      	ldr	r3, [r7, #20]
 80084f8:	43db      	mvns	r3, r3
 80084fa:	401a      	ands	r2, r3
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	6a1a      	ldr	r2, [r3, #32]
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	f003 031f 	and.w	r3, r3, #31
 800850a:	6879      	ldr	r1, [r7, #4]
 800850c:	fa01 f303 	lsl.w	r3, r1, r3
 8008510:	431a      	orrs	r2, r3
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	621a      	str	r2, [r3, #32]
}
 8008516:	bf00      	nop
 8008518:	371c      	adds	r7, #28
 800851a:	46bd      	mov	sp, r7
 800851c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008520:	4770      	bx	lr
	...

08008524 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008524:	b480      	push	{r7}
 8008526:	b085      	sub	sp, #20
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
 800852c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008534:	2b01      	cmp	r3, #1
 8008536:	d101      	bne.n	800853c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008538:	2302      	movs	r3, #2
 800853a:	e04f      	b.n	80085dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2201      	movs	r2, #1
 8008540:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2202      	movs	r2, #2
 8008548:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	685b      	ldr	r3, [r3, #4]
 8008552:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	689b      	ldr	r3, [r3, #8]
 800855a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	4a21      	ldr	r2, [pc, #132]	; (80085e8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008562:	4293      	cmp	r3, r2
 8008564:	d108      	bne.n	8008578 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800856c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	685b      	ldr	r3, [r3, #4]
 8008572:	68fa      	ldr	r2, [r7, #12]
 8008574:	4313      	orrs	r3, r2
 8008576:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800857e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	68fa      	ldr	r2, [r7, #12]
 8008586:	4313      	orrs	r3, r2
 8008588:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	68fa      	ldr	r2, [r7, #12]
 8008590:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	4a14      	ldr	r2, [pc, #80]	; (80085e8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008598:	4293      	cmp	r3, r2
 800859a:	d009      	beq.n	80085b0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085a4:	d004      	beq.n	80085b0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	4a10      	ldr	r2, [pc, #64]	; (80085ec <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d10c      	bne.n	80085ca <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80085b6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	689b      	ldr	r3, [r3, #8]
 80085bc:	68ba      	ldr	r2, [r7, #8]
 80085be:	4313      	orrs	r3, r2
 80085c0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	68ba      	ldr	r2, [r7, #8]
 80085c8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2201      	movs	r2, #1
 80085ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2200      	movs	r2, #0
 80085d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80085da:	2300      	movs	r3, #0
}
 80085dc:	4618      	mov	r0, r3
 80085de:	3714      	adds	r7, #20
 80085e0:	46bd      	mov	sp, r7
 80085e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e6:	4770      	bx	lr
 80085e8:	40012c00 	.word	0x40012c00
 80085ec:	40014000 	.word	0x40014000

080085f0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80085f0:	b480      	push	{r7}
 80085f2:	b085      	sub	sp, #20
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
 80085f8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80085fa:	2300      	movs	r3, #0
 80085fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008604:	2b01      	cmp	r3, #1
 8008606:	d101      	bne.n	800860c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008608:	2302      	movs	r3, #2
 800860a:	e060      	b.n	80086ce <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2201      	movs	r2, #1
 8008610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	68db      	ldr	r3, [r3, #12]
 800861e:	4313      	orrs	r3, r2
 8008620:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	689b      	ldr	r3, [r3, #8]
 800862c:	4313      	orrs	r3, r2
 800862e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	685b      	ldr	r3, [r3, #4]
 800863a:	4313      	orrs	r3, r2
 800863c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	4313      	orrs	r3, r2
 800864a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	691b      	ldr	r3, [r3, #16]
 8008656:	4313      	orrs	r3, r2
 8008658:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	695b      	ldr	r3, [r3, #20]
 8008664:	4313      	orrs	r3, r2
 8008666:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008672:	4313      	orrs	r3, r2
 8008674:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	699b      	ldr	r3, [r3, #24]
 8008680:	041b      	lsls	r3, r3, #16
 8008682:	4313      	orrs	r3, r2
 8008684:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4a14      	ldr	r2, [pc, #80]	; (80086dc <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d115      	bne.n	80086bc <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8008696:	683b      	ldr	r3, [r7, #0]
 8008698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800869a:	051b      	lsls	r3, r3, #20
 800869c:	4313      	orrs	r3, r2
 800869e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	69db      	ldr	r3, [r3, #28]
 80086aa:	4313      	orrs	r3, r2
 80086ac:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	6a1b      	ldr	r3, [r3, #32]
 80086b8:	4313      	orrs	r3, r2
 80086ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	68fa      	ldr	r2, [r7, #12]
 80086c2:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2200      	movs	r2, #0
 80086c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80086cc:	2300      	movs	r3, #0
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	3714      	adds	r7, #20
 80086d2:	46bd      	mov	sp, r7
 80086d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d8:	4770      	bx	lr
 80086da:	bf00      	nop
 80086dc:	40012c00 	.word	0x40012c00

080086e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80086e0:	b480      	push	{r7}
 80086e2:	b083      	sub	sp, #12
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80086e8:	bf00      	nop
 80086ea:	370c      	adds	r7, #12
 80086ec:	46bd      	mov	sp, r7
 80086ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f2:	4770      	bx	lr

080086f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80086f4:	b480      	push	{r7}
 80086f6:	b083      	sub	sp, #12
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80086fc:	bf00      	nop
 80086fe:	370c      	adds	r7, #12
 8008700:	46bd      	mov	sp, r7
 8008702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008706:	4770      	bx	lr

08008708 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008708:	b480      	push	{r7}
 800870a:	b083      	sub	sp, #12
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008710:	bf00      	nop
 8008712:	370c      	adds	r7, #12
 8008714:	46bd      	mov	sp, r7
 8008716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871a:	4770      	bx	lr

0800871c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b082      	sub	sp, #8
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d101      	bne.n	800872e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800872a:	2301      	movs	r3, #1
 800872c:	e040      	b.n	80087b0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008732:	2b00      	cmp	r3, #0
 8008734:	d106      	bne.n	8008744 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2200      	movs	r2, #0
 800873a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800873e:	6878      	ldr	r0, [r7, #4]
 8008740:	f7fb fac8 	bl	8003cd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2224      	movs	r2, #36	; 0x24
 8008748:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	681a      	ldr	r2, [r3, #0]
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f022 0201 	bic.w	r2, r2, #1
 8008758:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800875a:	6878      	ldr	r0, [r7, #4]
 800875c:	f000 fb26 	bl	8008dac <UART_SetConfig>
 8008760:	4603      	mov	r3, r0
 8008762:	2b01      	cmp	r3, #1
 8008764:	d101      	bne.n	800876a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008766:	2301      	movs	r3, #1
 8008768:	e022      	b.n	80087b0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800876e:	2b00      	cmp	r3, #0
 8008770:	d002      	beq.n	8008778 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f000 fd76 	bl	8009264 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	685a      	ldr	r2, [r3, #4]
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008786:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	689a      	ldr	r2, [r3, #8]
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008796:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	681a      	ldr	r2, [r3, #0]
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f042 0201 	orr.w	r2, r2, #1
 80087a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80087a8:	6878      	ldr	r0, [r7, #4]
 80087aa:	f000 fdfd 	bl	80093a8 <UART_CheckIdleState>
 80087ae:	4603      	mov	r3, r0
}
 80087b0:	4618      	mov	r0, r3
 80087b2:	3708      	adds	r7, #8
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bd80      	pop	{r7, pc}

080087b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b08a      	sub	sp, #40	; 0x28
 80087bc:	af02      	add	r7, sp, #8
 80087be:	60f8      	str	r0, [r7, #12]
 80087c0:	60b9      	str	r1, [r7, #8]
 80087c2:	603b      	str	r3, [r7, #0]
 80087c4:	4613      	mov	r3, r2
 80087c6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80087cc:	2b20      	cmp	r3, #32
 80087ce:	f040 8082 	bne.w	80088d6 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80087d2:	68bb      	ldr	r3, [r7, #8]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d002      	beq.n	80087de <HAL_UART_Transmit+0x26>
 80087d8:	88fb      	ldrh	r3, [r7, #6]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d101      	bne.n	80087e2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80087de:	2301      	movs	r3, #1
 80087e0:	e07a      	b.n	80088d8 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80087e8:	2b01      	cmp	r3, #1
 80087ea:	d101      	bne.n	80087f0 <HAL_UART_Transmit+0x38>
 80087ec:	2302      	movs	r3, #2
 80087ee:	e073      	b.n	80088d8 <HAL_UART_Transmit+0x120>
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	2201      	movs	r2, #1
 80087f4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	2200      	movs	r2, #0
 80087fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	2221      	movs	r2, #33	; 0x21
 8008804:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008806:	f7fb fbc5 	bl	8003f94 <HAL_GetTick>
 800880a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	88fa      	ldrh	r2, [r7, #6]
 8008810:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	88fa      	ldrh	r2, [r7, #6]
 8008818:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	689b      	ldr	r3, [r3, #8]
 8008820:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008824:	d108      	bne.n	8008838 <HAL_UART_Transmit+0x80>
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	691b      	ldr	r3, [r3, #16]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d104      	bne.n	8008838 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800882e:	2300      	movs	r3, #0
 8008830:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008832:	68bb      	ldr	r3, [r7, #8]
 8008834:	61bb      	str	r3, [r7, #24]
 8008836:	e003      	b.n	8008840 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8008838:	68bb      	ldr	r3, [r7, #8]
 800883a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800883c:	2300      	movs	r3, #0
 800883e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	2200      	movs	r2, #0
 8008844:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8008848:	e02d      	b.n	80088a6 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	9300      	str	r3, [sp, #0]
 800884e:	697b      	ldr	r3, [r7, #20]
 8008850:	2200      	movs	r2, #0
 8008852:	2180      	movs	r1, #128	; 0x80
 8008854:	68f8      	ldr	r0, [r7, #12]
 8008856:	f000 fdf0 	bl	800943a <UART_WaitOnFlagUntilTimeout>
 800885a:	4603      	mov	r3, r0
 800885c:	2b00      	cmp	r3, #0
 800885e:	d001      	beq.n	8008864 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8008860:	2303      	movs	r3, #3
 8008862:	e039      	b.n	80088d8 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8008864:	69fb      	ldr	r3, [r7, #28]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d10b      	bne.n	8008882 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800886a:	69bb      	ldr	r3, [r7, #24]
 800886c:	881a      	ldrh	r2, [r3, #0]
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008876:	b292      	uxth	r2, r2
 8008878:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800887a:	69bb      	ldr	r3, [r7, #24]
 800887c:	3302      	adds	r3, #2
 800887e:	61bb      	str	r3, [r7, #24]
 8008880:	e008      	b.n	8008894 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008882:	69fb      	ldr	r3, [r7, #28]
 8008884:	781a      	ldrb	r2, [r3, #0]
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	b292      	uxth	r2, r2
 800888c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800888e:	69fb      	ldr	r3, [r7, #28]
 8008890:	3301      	adds	r3, #1
 8008892:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800889a:	b29b      	uxth	r3, r3
 800889c:	3b01      	subs	r3, #1
 800889e:	b29a      	uxth	r2, r3
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80088ac:	b29b      	uxth	r3, r3
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d1cb      	bne.n	800884a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	9300      	str	r3, [sp, #0]
 80088b6:	697b      	ldr	r3, [r7, #20]
 80088b8:	2200      	movs	r2, #0
 80088ba:	2140      	movs	r1, #64	; 0x40
 80088bc:	68f8      	ldr	r0, [r7, #12]
 80088be:	f000 fdbc 	bl	800943a <UART_WaitOnFlagUntilTimeout>
 80088c2:	4603      	mov	r3, r0
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d001      	beq.n	80088cc <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80088c8:	2303      	movs	r3, #3
 80088ca:	e005      	b.n	80088d8 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	2220      	movs	r2, #32
 80088d0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80088d2:	2300      	movs	r3, #0
 80088d4:	e000      	b.n	80088d8 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80088d6:	2302      	movs	r3, #2
  }
}
 80088d8:	4618      	mov	r0, r3
 80088da:	3720      	adds	r7, #32
 80088dc:	46bd      	mov	sp, r7
 80088de:	bd80      	pop	{r7, pc}

080088e0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80088e0:	b580      	push	{r7, lr}
 80088e2:	b084      	sub	sp, #16
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	60f8      	str	r0, [r7, #12]
 80088e8:	60b9      	str	r1, [r7, #8]
 80088ea:	4613      	mov	r3, r2
 80088ec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80088f2:	2b20      	cmp	r3, #32
 80088f4:	d131      	bne.n	800895a <HAL_UART_Receive_IT+0x7a>
  {
    if ((pData == NULL) || (Size == 0U))
 80088f6:	68bb      	ldr	r3, [r7, #8]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d002      	beq.n	8008902 <HAL_UART_Receive_IT+0x22>
 80088fc:	88fb      	ldrh	r3, [r7, #6]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d101      	bne.n	8008906 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8008902:	2301      	movs	r3, #1
 8008904:	e02a      	b.n	800895c <HAL_UART_Receive_IT+0x7c>
    }

    __HAL_LOCK(huart);
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800890c:	2b01      	cmp	r3, #1
 800890e:	d101      	bne.n	8008914 <HAL_UART_Receive_IT+0x34>
 8008910:	2302      	movs	r3, #2
 8008912:	e023      	b.n	800895c <HAL_UART_Receive_IT+0x7c>
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	2201      	movs	r2, #1
 8008918:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	2200      	movs	r2, #0
 8008920:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	4a0f      	ldr	r2, [pc, #60]	; (8008964 <HAL_UART_Receive_IT+0x84>)
 8008928:	4293      	cmp	r3, r2
 800892a:	d00e      	beq.n	800894a <HAL_UART_Receive_IT+0x6a>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	685b      	ldr	r3, [r3, #4]
 8008932:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008936:	2b00      	cmp	r3, #0
 8008938:	d007      	beq.n	800894a <HAL_UART_Receive_IT+0x6a>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	681a      	ldr	r2, [r3, #0]
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8008948:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 800894a:	88fb      	ldrh	r3, [r7, #6]
 800894c:	461a      	mov	r2, r3
 800894e:	68b9      	ldr	r1, [r7, #8]
 8008950:	68f8      	ldr	r0, [r7, #12]
 8008952:	f000 fdef 	bl	8009534 <UART_Start_Receive_IT>
 8008956:	4603      	mov	r3, r0
 8008958:	e000      	b.n	800895c <HAL_UART_Receive_IT+0x7c>
  }
  else
  {
    return HAL_BUSY;
 800895a:	2302      	movs	r3, #2
  }
}
 800895c:	4618      	mov	r0, r3
 800895e:	3710      	adds	r7, #16
 8008960:	46bd      	mov	sp, r7
 8008962:	bd80      	pop	{r7, pc}
 8008964:	40008000 	.word	0x40008000

08008968 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b088      	sub	sp, #32
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	69db      	ldr	r3, [r3, #28]
 8008976:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	689b      	ldr	r3, [r3, #8]
 8008986:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008988:	69fa      	ldr	r2, [r7, #28]
 800898a:	f640 030f 	movw	r3, #2063	; 0x80f
 800898e:	4013      	ands	r3, r2
 8008990:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8008992:	693b      	ldr	r3, [r7, #16]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d113      	bne.n	80089c0 <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008998:	69fb      	ldr	r3, [r7, #28]
 800899a:	f003 0320 	and.w	r3, r3, #32
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d00e      	beq.n	80089c0 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80089a2:	69bb      	ldr	r3, [r7, #24]
 80089a4:	f003 0320 	and.w	r3, r3, #32
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d009      	beq.n	80089c0 <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	f000 81cf 	beq.w	8008d54 <HAL_UART_IRQHandler+0x3ec>
      {
        huart->RxISR(huart);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	4798      	blx	r3
      }
      return;
 80089be:	e1c9      	b.n	8008d54 <HAL_UART_IRQHandler+0x3ec>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	f000 80e8 	beq.w	8008b98 <HAL_UART_IRQHandler+0x230>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80089c8:	697b      	ldr	r3, [r7, #20]
 80089ca:	f003 0301 	and.w	r3, r3, #1
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d105      	bne.n	80089de <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80089d2:	69ba      	ldr	r2, [r7, #24]
 80089d4:	4b6e      	ldr	r3, [pc, #440]	; (8008b90 <HAL_UART_IRQHandler+0x228>)
 80089d6:	4013      	ands	r3, r2
 80089d8:	2b00      	cmp	r3, #0
 80089da:	f000 80dd 	beq.w	8008b98 <HAL_UART_IRQHandler+0x230>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80089de:	69fb      	ldr	r3, [r7, #28]
 80089e0:	f003 0301 	and.w	r3, r3, #1
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d010      	beq.n	8008a0a <HAL_UART_IRQHandler+0xa2>
 80089e8:	69bb      	ldr	r3, [r7, #24]
 80089ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d00b      	beq.n	8008a0a <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	2201      	movs	r2, #1
 80089f8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008a00:	f043 0201 	orr.w	r2, r3, #1
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008a0a:	69fb      	ldr	r3, [r7, #28]
 8008a0c:	f003 0302 	and.w	r3, r3, #2
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d010      	beq.n	8008a36 <HAL_UART_IRQHandler+0xce>
 8008a14:	697b      	ldr	r3, [r7, #20]
 8008a16:	f003 0301 	and.w	r3, r3, #1
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d00b      	beq.n	8008a36 <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	2202      	movs	r2, #2
 8008a24:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008a2c:	f043 0204 	orr.w	r2, r3, #4
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008a36:	69fb      	ldr	r3, [r7, #28]
 8008a38:	f003 0304 	and.w	r3, r3, #4
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d010      	beq.n	8008a62 <HAL_UART_IRQHandler+0xfa>
 8008a40:	697b      	ldr	r3, [r7, #20]
 8008a42:	f003 0301 	and.w	r3, r3, #1
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d00b      	beq.n	8008a62 <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	2204      	movs	r2, #4
 8008a50:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008a58:	f043 0202 	orr.w	r2, r3, #2
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008a62:	69fb      	ldr	r3, [r7, #28]
 8008a64:	f003 0308 	and.w	r3, r3, #8
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d015      	beq.n	8008a98 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008a6c:	69bb      	ldr	r3, [r7, #24]
 8008a6e:	f003 0320 	and.w	r3, r3, #32
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d104      	bne.n	8008a80 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008a76:	697b      	ldr	r3, [r7, #20]
 8008a78:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d00b      	beq.n	8008a98 <HAL_UART_IRQHandler+0x130>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	2208      	movs	r2, #8
 8008a86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008a8e:	f043 0208 	orr.w	r2, r3, #8
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008a98:	69fb      	ldr	r3, [r7, #28]
 8008a9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d011      	beq.n	8008ac6 <HAL_UART_IRQHandler+0x15e>
 8008aa2:	69bb      	ldr	r3, [r7, #24]
 8008aa4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d00c      	beq.n	8008ac6 <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008ab4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008abc:	f043 0220 	orr.w	r2, r3, #32
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	f000 8143 	beq.w	8008d58 <HAL_UART_IRQHandler+0x3f0>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008ad2:	69fb      	ldr	r3, [r7, #28]
 8008ad4:	f003 0320 	and.w	r3, r3, #32
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d00c      	beq.n	8008af6 <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008adc:	69bb      	ldr	r3, [r7, #24]
 8008ade:	f003 0320 	and.w	r3, r3, #32
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d007      	beq.n	8008af6 <HAL_UART_IRQHandler+0x18e>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d003      	beq.n	8008af6 <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008afc:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	689b      	ldr	r3, [r3, #8]
 8008b04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b08:	2b40      	cmp	r3, #64	; 0x40
 8008b0a:	d004      	beq.n	8008b16 <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d031      	beq.n	8008b7a <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f000 fd94 	bl	8009644 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	689b      	ldr	r3, [r3, #8]
 8008b22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b26:	2b40      	cmp	r3, #64	; 0x40
 8008b28:	d123      	bne.n	8008b72 <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	689a      	ldr	r2, [r3, #8]
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b38:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d013      	beq.n	8008b6a <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b46:	4a13      	ldr	r2, [pc, #76]	; (8008b94 <HAL_UART_IRQHandler+0x22c>)
 8008b48:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b4e:	4618      	mov	r0, r3
 8008b50:	f7fc fede 	bl	8005910 <HAL_DMA_Abort_IT>
 8008b54:	4603      	mov	r3, r0
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d017      	beq.n	8008b8a <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b60:	687a      	ldr	r2, [r7, #4]
 8008b62:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8008b64:	4610      	mov	r0, r2
 8008b66:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b68:	e00f      	b.n	8008b8a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f000 f908 	bl	8008d80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b70:	e00b      	b.n	8008b8a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f000 f904 	bl	8008d80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b78:	e007      	b.n	8008b8a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008b7a:	6878      	ldr	r0, [r7, #4]
 8008b7c:	f000 f900 	bl	8008d80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2200      	movs	r2, #0
 8008b84:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8008b88:	e0e6      	b.n	8008d58 <HAL_UART_IRQHandler+0x3f0>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b8a:	bf00      	nop
    return;
 8008b8c:	e0e4      	b.n	8008d58 <HAL_UART_IRQHandler+0x3f0>
 8008b8e:	bf00      	nop
 8008b90:	04000120 	.word	0x04000120
 8008b94:	080096a3 	.word	0x080096a3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b9c:	2b01      	cmp	r3, #1
 8008b9e:	f040 80a5 	bne.w	8008cec <HAL_UART_IRQHandler+0x384>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8008ba2:	69fb      	ldr	r3, [r7, #28]
 8008ba4:	f003 0310 	and.w	r3, r3, #16
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	f000 809f 	beq.w	8008cec <HAL_UART_IRQHandler+0x384>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8008bae:	69bb      	ldr	r3, [r7, #24]
 8008bb0:	f003 0310 	and.w	r3, r3, #16
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	f000 8099 	beq.w	8008cec <HAL_UART_IRQHandler+0x384>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	2210      	movs	r2, #16
 8008bc0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	689b      	ldr	r3, [r3, #8]
 8008bc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bcc:	2b40      	cmp	r3, #64	; 0x40
 8008bce:	d154      	bne.n	8008c7a <HAL_UART_IRQHandler+0x312>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	685b      	ldr	r3, [r3, #4]
 8008bd8:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 8008bda:	893b      	ldrh	r3, [r7, #8]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	f000 80bd 	beq.w	8008d5c <HAL_UART_IRQHandler+0x3f4>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008be8:	893a      	ldrh	r2, [r7, #8]
 8008bea:	429a      	cmp	r2, r3
 8008bec:	f080 80b6 	bcs.w	8008d5c <HAL_UART_IRQHandler+0x3f4>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	893a      	ldrh	r2, [r7, #8]
 8008bf4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f003 0320 	and.w	r3, r3, #32
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d12a      	bne.n	8008c5e <HAL_UART_IRQHandler+0x2f6>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	681a      	ldr	r2, [r3, #0]
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008c16:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	689a      	ldr	r2, [r3, #8]
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f022 0201 	bic.w	r2, r2, #1
 8008c26:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	689a      	ldr	r2, [r3, #8]
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008c36:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2220      	movs	r2, #32
 8008c3c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	2200      	movs	r2, #0
 8008c42:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	681a      	ldr	r2, [r3, #0]
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f022 0210 	bic.w	r2, r2, #16
 8008c52:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c58:	4618      	mov	r0, r3
 8008c5a:	f7fc fe1b 	bl	8005894 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008c6a:	b29b      	uxth	r3, r3
 8008c6c:	1ad3      	subs	r3, r2, r3
 8008c6e:	b29b      	uxth	r3, r3
 8008c70:	4619      	mov	r1, r3
 8008c72:	6878      	ldr	r0, [r7, #4]
 8008c74:	f000 f88e 	bl	8008d94 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008c78:	e070      	b.n	8008d5c <HAL_UART_IRQHandler+0x3f4>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008c86:	b29b      	uxth	r3, r3
 8008c88:	1ad3      	subs	r3, r2, r3
 8008c8a:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008c92:	b29b      	uxth	r3, r3
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d063      	beq.n	8008d60 <HAL_UART_IRQHandler+0x3f8>
          &&(nb_rx_data > 0U) )
 8008c98:	897b      	ldrh	r3, [r7, #10]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d060      	beq.n	8008d60 <HAL_UART_IRQHandler+0x3f8>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	681a      	ldr	r2, [r3, #0]
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008cac:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	689a      	ldr	r2, [r3, #8]
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	f022 0201 	bic.w	r2, r2, #1
 8008cbc:	609a      	str	r2, [r3, #8]
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	2220      	movs	r2, #32
 8008cc2:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	2200      	movs	r2, #0
 8008cce:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	681a      	ldr	r2, [r3, #0]
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f022 0210 	bic.w	r2, r2, #16
 8008cde:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008ce0:	897b      	ldrh	r3, [r7, #10]
 8008ce2:	4619      	mov	r1, r3
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	f000 f855 	bl	8008d94 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008cea:	e039      	b.n	8008d60 <HAL_UART_IRQHandler+0x3f8>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008cec:	69fb      	ldr	r3, [r7, #28]
 8008cee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d00d      	beq.n	8008d12 <HAL_UART_IRQHandler+0x3aa>
 8008cf6:	697b      	ldr	r3, [r7, #20]
 8008cf8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d008      	beq.n	8008d12 <HAL_UART_IRQHandler+0x3aa>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008d08:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008d0a:	6878      	ldr	r0, [r7, #4]
 8008d0c:	f000 fdd0 	bl	80098b0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008d10:	e029      	b.n	8008d66 <HAL_UART_IRQHandler+0x3fe>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008d12:	69fb      	ldr	r3, [r7, #28]
 8008d14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d00d      	beq.n	8008d38 <HAL_UART_IRQHandler+0x3d0>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008d1c:	69bb      	ldr	r3, [r7, #24]
 8008d1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d008      	beq.n	8008d38 <HAL_UART_IRQHandler+0x3d0>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d01a      	beq.n	8008d64 <HAL_UART_IRQHandler+0x3fc>
    {
      huart->TxISR(huart);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008d32:	6878      	ldr	r0, [r7, #4]
 8008d34:	4798      	blx	r3
    }
    return;
 8008d36:	e015      	b.n	8008d64 <HAL_UART_IRQHandler+0x3fc>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008d38:	69fb      	ldr	r3, [r7, #28]
 8008d3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d011      	beq.n	8008d66 <HAL_UART_IRQHandler+0x3fe>
 8008d42:	69bb      	ldr	r3, [r7, #24]
 8008d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d00c      	beq.n	8008d66 <HAL_UART_IRQHandler+0x3fe>
  {
    UART_EndTransmit_IT(huart);
 8008d4c:	6878      	ldr	r0, [r7, #4]
 8008d4e:	f000 fcbe 	bl	80096ce <UART_EndTransmit_IT>
    return;
 8008d52:	e008      	b.n	8008d66 <HAL_UART_IRQHandler+0x3fe>
      return;
 8008d54:	bf00      	nop
 8008d56:	e006      	b.n	8008d66 <HAL_UART_IRQHandler+0x3fe>
    return;
 8008d58:	bf00      	nop
 8008d5a:	e004      	b.n	8008d66 <HAL_UART_IRQHandler+0x3fe>
      return;
 8008d5c:	bf00      	nop
 8008d5e:	e002      	b.n	8008d66 <HAL_UART_IRQHandler+0x3fe>
      return;
 8008d60:	bf00      	nop
 8008d62:	e000      	b.n	8008d66 <HAL_UART_IRQHandler+0x3fe>
    return;
 8008d64:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8008d66:	3720      	adds	r7, #32
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	bd80      	pop	{r7, pc}

08008d6c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008d6c:	b480      	push	{r7}
 8008d6e:	b083      	sub	sp, #12
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008d74:	bf00      	nop
 8008d76:	370c      	adds	r7, #12
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7e:	4770      	bx	lr

08008d80 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008d80:	b480      	push	{r7}
 8008d82:	b083      	sub	sp, #12
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008d88:	bf00      	nop
 8008d8a:	370c      	adds	r7, #12
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d92:	4770      	bx	lr

08008d94 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008d94:	b480      	push	{r7}
 8008d96:	b083      	sub	sp, #12
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	6078      	str	r0, [r7, #4]
 8008d9c:	460b      	mov	r3, r1
 8008d9e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008da0:	bf00      	nop
 8008da2:	370c      	adds	r7, #12
 8008da4:	46bd      	mov	sp, r7
 8008da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008daa:	4770      	bx	lr

08008dac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008dac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008db0:	b08a      	sub	sp, #40	; 0x28
 8008db2:	af00      	add	r7, sp, #0
 8008db4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008db6:	2300      	movs	r3, #0
 8008db8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	689a      	ldr	r2, [r3, #8]
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	691b      	ldr	r3, [r3, #16]
 8008dc4:	431a      	orrs	r2, r3
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	695b      	ldr	r3, [r3, #20]
 8008dca:	431a      	orrs	r2, r3
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	69db      	ldr	r3, [r3, #28]
 8008dd0:	4313      	orrs	r3, r2
 8008dd2:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	681a      	ldr	r2, [r3, #0]
 8008dda:	4b9e      	ldr	r3, [pc, #632]	; (8009054 <UART_SetConfig+0x2a8>)
 8008ddc:	4013      	ands	r3, r2
 8008dde:	68fa      	ldr	r2, [r7, #12]
 8008de0:	6812      	ldr	r2, [r2, #0]
 8008de2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008de4:	430b      	orrs	r3, r1
 8008de6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	685b      	ldr	r3, [r3, #4]
 8008dee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	68da      	ldr	r2, [r3, #12]
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	430a      	orrs	r2, r1
 8008dfc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	699b      	ldr	r3, [r3, #24]
 8008e02:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	4a93      	ldr	r2, [pc, #588]	; (8009058 <UART_SetConfig+0x2ac>)
 8008e0a:	4293      	cmp	r3, r2
 8008e0c:	d004      	beq.n	8008e18 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	6a1b      	ldr	r3, [r3, #32]
 8008e12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e14:	4313      	orrs	r3, r2
 8008e16:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	689b      	ldr	r3, [r3, #8]
 8008e1e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e28:	430a      	orrs	r2, r1
 8008e2a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	4a8a      	ldr	r2, [pc, #552]	; (800905c <UART_SetConfig+0x2b0>)
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d126      	bne.n	8008e84 <UART_SetConfig+0xd8>
 8008e36:	4b8a      	ldr	r3, [pc, #552]	; (8009060 <UART_SetConfig+0x2b4>)
 8008e38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008e3c:	f003 0303 	and.w	r3, r3, #3
 8008e40:	2b03      	cmp	r3, #3
 8008e42:	d81b      	bhi.n	8008e7c <UART_SetConfig+0xd0>
 8008e44:	a201      	add	r2, pc, #4	; (adr r2, 8008e4c <UART_SetConfig+0xa0>)
 8008e46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e4a:	bf00      	nop
 8008e4c:	08008e5d 	.word	0x08008e5d
 8008e50:	08008e6d 	.word	0x08008e6d
 8008e54:	08008e65 	.word	0x08008e65
 8008e58:	08008e75 	.word	0x08008e75
 8008e5c:	2301      	movs	r3, #1
 8008e5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e62:	e0ab      	b.n	8008fbc <UART_SetConfig+0x210>
 8008e64:	2302      	movs	r3, #2
 8008e66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e6a:	e0a7      	b.n	8008fbc <UART_SetConfig+0x210>
 8008e6c:	2304      	movs	r3, #4
 8008e6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e72:	e0a3      	b.n	8008fbc <UART_SetConfig+0x210>
 8008e74:	2308      	movs	r3, #8
 8008e76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e7a:	e09f      	b.n	8008fbc <UART_SetConfig+0x210>
 8008e7c:	2310      	movs	r3, #16
 8008e7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e82:	e09b      	b.n	8008fbc <UART_SetConfig+0x210>
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	4a76      	ldr	r2, [pc, #472]	; (8009064 <UART_SetConfig+0x2b8>)
 8008e8a:	4293      	cmp	r3, r2
 8008e8c:	d138      	bne.n	8008f00 <UART_SetConfig+0x154>
 8008e8e:	4b74      	ldr	r3, [pc, #464]	; (8009060 <UART_SetConfig+0x2b4>)
 8008e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008e94:	f003 030c 	and.w	r3, r3, #12
 8008e98:	2b0c      	cmp	r3, #12
 8008e9a:	d82d      	bhi.n	8008ef8 <UART_SetConfig+0x14c>
 8008e9c:	a201      	add	r2, pc, #4	; (adr r2, 8008ea4 <UART_SetConfig+0xf8>)
 8008e9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ea2:	bf00      	nop
 8008ea4:	08008ed9 	.word	0x08008ed9
 8008ea8:	08008ef9 	.word	0x08008ef9
 8008eac:	08008ef9 	.word	0x08008ef9
 8008eb0:	08008ef9 	.word	0x08008ef9
 8008eb4:	08008ee9 	.word	0x08008ee9
 8008eb8:	08008ef9 	.word	0x08008ef9
 8008ebc:	08008ef9 	.word	0x08008ef9
 8008ec0:	08008ef9 	.word	0x08008ef9
 8008ec4:	08008ee1 	.word	0x08008ee1
 8008ec8:	08008ef9 	.word	0x08008ef9
 8008ecc:	08008ef9 	.word	0x08008ef9
 8008ed0:	08008ef9 	.word	0x08008ef9
 8008ed4:	08008ef1 	.word	0x08008ef1
 8008ed8:	2300      	movs	r3, #0
 8008eda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008ede:	e06d      	b.n	8008fbc <UART_SetConfig+0x210>
 8008ee0:	2302      	movs	r3, #2
 8008ee2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008ee6:	e069      	b.n	8008fbc <UART_SetConfig+0x210>
 8008ee8:	2304      	movs	r3, #4
 8008eea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008eee:	e065      	b.n	8008fbc <UART_SetConfig+0x210>
 8008ef0:	2308      	movs	r3, #8
 8008ef2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008ef6:	e061      	b.n	8008fbc <UART_SetConfig+0x210>
 8008ef8:	2310      	movs	r3, #16
 8008efa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008efe:	e05d      	b.n	8008fbc <UART_SetConfig+0x210>
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	4a58      	ldr	r2, [pc, #352]	; (8009068 <UART_SetConfig+0x2bc>)
 8008f06:	4293      	cmp	r3, r2
 8008f08:	d125      	bne.n	8008f56 <UART_SetConfig+0x1aa>
 8008f0a:	4b55      	ldr	r3, [pc, #340]	; (8009060 <UART_SetConfig+0x2b4>)
 8008f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f10:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008f14:	2b30      	cmp	r3, #48	; 0x30
 8008f16:	d016      	beq.n	8008f46 <UART_SetConfig+0x19a>
 8008f18:	2b30      	cmp	r3, #48	; 0x30
 8008f1a:	d818      	bhi.n	8008f4e <UART_SetConfig+0x1a2>
 8008f1c:	2b20      	cmp	r3, #32
 8008f1e:	d00a      	beq.n	8008f36 <UART_SetConfig+0x18a>
 8008f20:	2b20      	cmp	r3, #32
 8008f22:	d814      	bhi.n	8008f4e <UART_SetConfig+0x1a2>
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d002      	beq.n	8008f2e <UART_SetConfig+0x182>
 8008f28:	2b10      	cmp	r3, #16
 8008f2a:	d008      	beq.n	8008f3e <UART_SetConfig+0x192>
 8008f2c:	e00f      	b.n	8008f4e <UART_SetConfig+0x1a2>
 8008f2e:	2300      	movs	r3, #0
 8008f30:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008f34:	e042      	b.n	8008fbc <UART_SetConfig+0x210>
 8008f36:	2302      	movs	r3, #2
 8008f38:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008f3c:	e03e      	b.n	8008fbc <UART_SetConfig+0x210>
 8008f3e:	2304      	movs	r3, #4
 8008f40:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008f44:	e03a      	b.n	8008fbc <UART_SetConfig+0x210>
 8008f46:	2308      	movs	r3, #8
 8008f48:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008f4c:	e036      	b.n	8008fbc <UART_SetConfig+0x210>
 8008f4e:	2310      	movs	r3, #16
 8008f50:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008f54:	e032      	b.n	8008fbc <UART_SetConfig+0x210>
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	4a3f      	ldr	r2, [pc, #252]	; (8009058 <UART_SetConfig+0x2ac>)
 8008f5c:	4293      	cmp	r3, r2
 8008f5e:	d12a      	bne.n	8008fb6 <UART_SetConfig+0x20a>
 8008f60:	4b3f      	ldr	r3, [pc, #252]	; (8009060 <UART_SetConfig+0x2b4>)
 8008f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f66:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008f6a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008f6e:	d01a      	beq.n	8008fa6 <UART_SetConfig+0x1fa>
 8008f70:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008f74:	d81b      	bhi.n	8008fae <UART_SetConfig+0x202>
 8008f76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008f7a:	d00c      	beq.n	8008f96 <UART_SetConfig+0x1ea>
 8008f7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008f80:	d815      	bhi.n	8008fae <UART_SetConfig+0x202>
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d003      	beq.n	8008f8e <UART_SetConfig+0x1e2>
 8008f86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008f8a:	d008      	beq.n	8008f9e <UART_SetConfig+0x1f2>
 8008f8c:	e00f      	b.n	8008fae <UART_SetConfig+0x202>
 8008f8e:	2300      	movs	r3, #0
 8008f90:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008f94:	e012      	b.n	8008fbc <UART_SetConfig+0x210>
 8008f96:	2302      	movs	r3, #2
 8008f98:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008f9c:	e00e      	b.n	8008fbc <UART_SetConfig+0x210>
 8008f9e:	2304      	movs	r3, #4
 8008fa0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008fa4:	e00a      	b.n	8008fbc <UART_SetConfig+0x210>
 8008fa6:	2308      	movs	r3, #8
 8008fa8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008fac:	e006      	b.n	8008fbc <UART_SetConfig+0x210>
 8008fae:	2310      	movs	r3, #16
 8008fb0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008fb4:	e002      	b.n	8008fbc <UART_SetConfig+0x210>
 8008fb6:	2310      	movs	r3, #16
 8008fb8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	4a25      	ldr	r2, [pc, #148]	; (8009058 <UART_SetConfig+0x2ac>)
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	f040 808a 	bne.w	80090dc <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008fc8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008fcc:	2b08      	cmp	r3, #8
 8008fce:	d824      	bhi.n	800901a <UART_SetConfig+0x26e>
 8008fd0:	a201      	add	r2, pc, #4	; (adr r2, 8008fd8 <UART_SetConfig+0x22c>)
 8008fd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fd6:	bf00      	nop
 8008fd8:	08008ffd 	.word	0x08008ffd
 8008fdc:	0800901b 	.word	0x0800901b
 8008fe0:	08009005 	.word	0x08009005
 8008fe4:	0800901b 	.word	0x0800901b
 8008fe8:	0800900b 	.word	0x0800900b
 8008fec:	0800901b 	.word	0x0800901b
 8008ff0:	0800901b 	.word	0x0800901b
 8008ff4:	0800901b 	.word	0x0800901b
 8008ff8:	08009013 	.word	0x08009013
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008ffc:	f7fd fd82 	bl	8006b04 <HAL_RCC_GetPCLK1Freq>
 8009000:	61f8      	str	r0, [r7, #28]
        break;
 8009002:	e010      	b.n	8009026 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009004:	4b19      	ldr	r3, [pc, #100]	; (800906c <UART_SetConfig+0x2c0>)
 8009006:	61fb      	str	r3, [r7, #28]
        break;
 8009008:	e00d      	b.n	8009026 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800900a:	f7fd fce3 	bl	80069d4 <HAL_RCC_GetSysClockFreq>
 800900e:	61f8      	str	r0, [r7, #28]
        break;
 8009010:	e009      	b.n	8009026 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009012:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009016:	61fb      	str	r3, [r7, #28]
        break;
 8009018:	e005      	b.n	8009026 <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 800901a:	2300      	movs	r3, #0
 800901c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800901e:	2301      	movs	r3, #1
 8009020:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009024:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009026:	69fb      	ldr	r3, [r7, #28]
 8009028:	2b00      	cmp	r3, #0
 800902a:	f000 810b 	beq.w	8009244 <UART_SetConfig+0x498>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	685a      	ldr	r2, [r3, #4]
 8009032:	4613      	mov	r3, r2
 8009034:	005b      	lsls	r3, r3, #1
 8009036:	4413      	add	r3, r2
 8009038:	69fa      	ldr	r2, [r7, #28]
 800903a:	429a      	cmp	r2, r3
 800903c:	d305      	bcc.n	800904a <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	685b      	ldr	r3, [r3, #4]
 8009042:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009044:	69fa      	ldr	r2, [r7, #28]
 8009046:	429a      	cmp	r2, r3
 8009048:	d912      	bls.n	8009070 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 800904a:	2301      	movs	r3, #1
 800904c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009050:	e0f8      	b.n	8009244 <UART_SetConfig+0x498>
 8009052:	bf00      	nop
 8009054:	efff69f3 	.word	0xefff69f3
 8009058:	40008000 	.word	0x40008000
 800905c:	40013800 	.word	0x40013800
 8009060:	40021000 	.word	0x40021000
 8009064:	40004400 	.word	0x40004400
 8009068:	40004800 	.word	0x40004800
 800906c:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8009070:	69fb      	ldr	r3, [r7, #28]
 8009072:	2200      	movs	r2, #0
 8009074:	461c      	mov	r4, r3
 8009076:	4615      	mov	r5, r2
 8009078:	f04f 0200 	mov.w	r2, #0
 800907c:	f04f 0300 	mov.w	r3, #0
 8009080:	022b      	lsls	r3, r5, #8
 8009082:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8009086:	0222      	lsls	r2, r4, #8
 8009088:	68f9      	ldr	r1, [r7, #12]
 800908a:	6849      	ldr	r1, [r1, #4]
 800908c:	0849      	lsrs	r1, r1, #1
 800908e:	2000      	movs	r0, #0
 8009090:	4688      	mov	r8, r1
 8009092:	4681      	mov	r9, r0
 8009094:	eb12 0a08 	adds.w	sl, r2, r8
 8009098:	eb43 0b09 	adc.w	fp, r3, r9
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	685b      	ldr	r3, [r3, #4]
 80090a0:	2200      	movs	r2, #0
 80090a2:	603b      	str	r3, [r7, #0]
 80090a4:	607a      	str	r2, [r7, #4]
 80090a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80090aa:	4650      	mov	r0, sl
 80090ac:	4659      	mov	r1, fp
 80090ae:	f7f7 fd7b 	bl	8000ba8 <__aeabi_uldivmod>
 80090b2:	4602      	mov	r2, r0
 80090b4:	460b      	mov	r3, r1
 80090b6:	4613      	mov	r3, r2
 80090b8:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80090ba:	69bb      	ldr	r3, [r7, #24]
 80090bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80090c0:	d308      	bcc.n	80090d4 <UART_SetConfig+0x328>
 80090c2:	69bb      	ldr	r3, [r7, #24]
 80090c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80090c8:	d204      	bcs.n	80090d4 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	69ba      	ldr	r2, [r7, #24]
 80090d0:	60da      	str	r2, [r3, #12]
 80090d2:	e0b7      	b.n	8009244 <UART_SetConfig+0x498>
        }
        else
        {
          ret = HAL_ERROR;
 80090d4:	2301      	movs	r3, #1
 80090d6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80090da:	e0b3      	b.n	8009244 <UART_SetConfig+0x498>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	69db      	ldr	r3, [r3, #28]
 80090e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80090e4:	d15e      	bne.n	80091a4 <UART_SetConfig+0x3f8>
  {
    switch (clocksource)
 80090e6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80090ea:	2b08      	cmp	r3, #8
 80090ec:	d827      	bhi.n	800913e <UART_SetConfig+0x392>
 80090ee:	a201      	add	r2, pc, #4	; (adr r2, 80090f4 <UART_SetConfig+0x348>)
 80090f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090f4:	08009119 	.word	0x08009119
 80090f8:	08009121 	.word	0x08009121
 80090fc:	08009129 	.word	0x08009129
 8009100:	0800913f 	.word	0x0800913f
 8009104:	0800912f 	.word	0x0800912f
 8009108:	0800913f 	.word	0x0800913f
 800910c:	0800913f 	.word	0x0800913f
 8009110:	0800913f 	.word	0x0800913f
 8009114:	08009137 	.word	0x08009137
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009118:	f7fd fcf4 	bl	8006b04 <HAL_RCC_GetPCLK1Freq>
 800911c:	61f8      	str	r0, [r7, #28]
        break;
 800911e:	e014      	b.n	800914a <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009120:	f7fd fd06 	bl	8006b30 <HAL_RCC_GetPCLK2Freq>
 8009124:	61f8      	str	r0, [r7, #28]
        break;
 8009126:	e010      	b.n	800914a <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009128:	4b4d      	ldr	r3, [pc, #308]	; (8009260 <UART_SetConfig+0x4b4>)
 800912a:	61fb      	str	r3, [r7, #28]
        break;
 800912c:	e00d      	b.n	800914a <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800912e:	f7fd fc51 	bl	80069d4 <HAL_RCC_GetSysClockFreq>
 8009132:	61f8      	str	r0, [r7, #28]
        break;
 8009134:	e009      	b.n	800914a <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009136:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800913a:	61fb      	str	r3, [r7, #28]
        break;
 800913c:	e005      	b.n	800914a <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 800913e:	2300      	movs	r3, #0
 8009140:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009142:	2301      	movs	r3, #1
 8009144:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009148:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800914a:	69fb      	ldr	r3, [r7, #28]
 800914c:	2b00      	cmp	r3, #0
 800914e:	d079      	beq.n	8009244 <UART_SetConfig+0x498>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009150:	69fb      	ldr	r3, [r7, #28]
 8009152:	005a      	lsls	r2, r3, #1
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	685b      	ldr	r3, [r3, #4]
 8009158:	085b      	lsrs	r3, r3, #1
 800915a:	441a      	add	r2, r3
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	685b      	ldr	r3, [r3, #4]
 8009160:	fbb2 f3f3 	udiv	r3, r2, r3
 8009164:	b29b      	uxth	r3, r3
 8009166:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009168:	69bb      	ldr	r3, [r7, #24]
 800916a:	2b0f      	cmp	r3, #15
 800916c:	d916      	bls.n	800919c <UART_SetConfig+0x3f0>
 800916e:	69bb      	ldr	r3, [r7, #24]
 8009170:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009174:	d212      	bcs.n	800919c <UART_SetConfig+0x3f0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009176:	69bb      	ldr	r3, [r7, #24]
 8009178:	b29b      	uxth	r3, r3
 800917a:	f023 030f 	bic.w	r3, r3, #15
 800917e:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009180:	69bb      	ldr	r3, [r7, #24]
 8009182:	085b      	lsrs	r3, r3, #1
 8009184:	b29b      	uxth	r3, r3
 8009186:	f003 0307 	and.w	r3, r3, #7
 800918a:	b29a      	uxth	r2, r3
 800918c:	8afb      	ldrh	r3, [r7, #22]
 800918e:	4313      	orrs	r3, r2
 8009190:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	8afa      	ldrh	r2, [r7, #22]
 8009198:	60da      	str	r2, [r3, #12]
 800919a:	e053      	b.n	8009244 <UART_SetConfig+0x498>
      }
      else
      {
        ret = HAL_ERROR;
 800919c:	2301      	movs	r3, #1
 800919e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80091a2:	e04f      	b.n	8009244 <UART_SetConfig+0x498>
      }
    }
  }
  else
  {
    switch (clocksource)
 80091a4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80091a8:	2b08      	cmp	r3, #8
 80091aa:	d828      	bhi.n	80091fe <UART_SetConfig+0x452>
 80091ac:	a201      	add	r2, pc, #4	; (adr r2, 80091b4 <UART_SetConfig+0x408>)
 80091ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091b2:	bf00      	nop
 80091b4:	080091d9 	.word	0x080091d9
 80091b8:	080091e1 	.word	0x080091e1
 80091bc:	080091e9 	.word	0x080091e9
 80091c0:	080091ff 	.word	0x080091ff
 80091c4:	080091ef 	.word	0x080091ef
 80091c8:	080091ff 	.word	0x080091ff
 80091cc:	080091ff 	.word	0x080091ff
 80091d0:	080091ff 	.word	0x080091ff
 80091d4:	080091f7 	.word	0x080091f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80091d8:	f7fd fc94 	bl	8006b04 <HAL_RCC_GetPCLK1Freq>
 80091dc:	61f8      	str	r0, [r7, #28]
        break;
 80091de:	e014      	b.n	800920a <UART_SetConfig+0x45e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80091e0:	f7fd fca6 	bl	8006b30 <HAL_RCC_GetPCLK2Freq>
 80091e4:	61f8      	str	r0, [r7, #28]
        break;
 80091e6:	e010      	b.n	800920a <UART_SetConfig+0x45e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80091e8:	4b1d      	ldr	r3, [pc, #116]	; (8009260 <UART_SetConfig+0x4b4>)
 80091ea:	61fb      	str	r3, [r7, #28]
        break;
 80091ec:	e00d      	b.n	800920a <UART_SetConfig+0x45e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80091ee:	f7fd fbf1 	bl	80069d4 <HAL_RCC_GetSysClockFreq>
 80091f2:	61f8      	str	r0, [r7, #28]
        break;
 80091f4:	e009      	b.n	800920a <UART_SetConfig+0x45e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80091f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80091fa:	61fb      	str	r3, [r7, #28]
        break;
 80091fc:	e005      	b.n	800920a <UART_SetConfig+0x45e>
      default:
        pclk = 0U;
 80091fe:	2300      	movs	r3, #0
 8009200:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009202:	2301      	movs	r3, #1
 8009204:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009208:	bf00      	nop
    }

    if (pclk != 0U)
 800920a:	69fb      	ldr	r3, [r7, #28]
 800920c:	2b00      	cmp	r3, #0
 800920e:	d019      	beq.n	8009244 <UART_SetConfig+0x498>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	685b      	ldr	r3, [r3, #4]
 8009214:	085a      	lsrs	r2, r3, #1
 8009216:	69fb      	ldr	r3, [r7, #28]
 8009218:	441a      	add	r2, r3
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	685b      	ldr	r3, [r3, #4]
 800921e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009222:	b29b      	uxth	r3, r3
 8009224:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009226:	69bb      	ldr	r3, [r7, #24]
 8009228:	2b0f      	cmp	r3, #15
 800922a:	d908      	bls.n	800923e <UART_SetConfig+0x492>
 800922c:	69bb      	ldr	r3, [r7, #24]
 800922e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009232:	d204      	bcs.n	800923e <UART_SetConfig+0x492>
      {
        huart->Instance->BRR = usartdiv;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	69ba      	ldr	r2, [r7, #24]
 800923a:	60da      	str	r2, [r3, #12]
 800923c:	e002      	b.n	8009244 <UART_SetConfig+0x498>
      }
      else
      {
        ret = HAL_ERROR;
 800923e:	2301      	movs	r3, #1
 8009240:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	2200      	movs	r2, #0
 8009248:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	2200      	movs	r2, #0
 800924e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8009250:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8009254:	4618      	mov	r0, r3
 8009256:	3728      	adds	r7, #40	; 0x28
 8009258:	46bd      	mov	sp, r7
 800925a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800925e:	bf00      	nop
 8009260:	00f42400 	.word	0x00f42400

08009264 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009264:	b480      	push	{r7}
 8009266:	b083      	sub	sp, #12
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009270:	f003 0301 	and.w	r3, r3, #1
 8009274:	2b00      	cmp	r3, #0
 8009276:	d00a      	beq.n	800928e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	685b      	ldr	r3, [r3, #4]
 800927e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	430a      	orrs	r2, r1
 800928c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009292:	f003 0302 	and.w	r3, r3, #2
 8009296:	2b00      	cmp	r3, #0
 8009298:	d00a      	beq.n	80092b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	685b      	ldr	r3, [r3, #4]
 80092a0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	430a      	orrs	r2, r1
 80092ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092b4:	f003 0304 	and.w	r3, r3, #4
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d00a      	beq.n	80092d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	685b      	ldr	r3, [r3, #4]
 80092c2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	430a      	orrs	r2, r1
 80092d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092d6:	f003 0308 	and.w	r3, r3, #8
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d00a      	beq.n	80092f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	685b      	ldr	r3, [r3, #4]
 80092e4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	430a      	orrs	r2, r1
 80092f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092f8:	f003 0310 	and.w	r3, r3, #16
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d00a      	beq.n	8009316 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	689b      	ldr	r3, [r3, #8]
 8009306:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	430a      	orrs	r2, r1
 8009314:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800931a:	f003 0320 	and.w	r3, r3, #32
 800931e:	2b00      	cmp	r3, #0
 8009320:	d00a      	beq.n	8009338 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	689b      	ldr	r3, [r3, #8]
 8009328:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	430a      	orrs	r2, r1
 8009336:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800933c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009340:	2b00      	cmp	r3, #0
 8009342:	d01a      	beq.n	800937a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	685b      	ldr	r3, [r3, #4]
 800934a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	430a      	orrs	r2, r1
 8009358:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800935e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009362:	d10a      	bne.n	800937a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	685b      	ldr	r3, [r3, #4]
 800936a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	430a      	orrs	r2, r1
 8009378:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800937e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009382:	2b00      	cmp	r3, #0
 8009384:	d00a      	beq.n	800939c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	685b      	ldr	r3, [r3, #4]
 800938c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	430a      	orrs	r2, r1
 800939a:	605a      	str	r2, [r3, #4]
  }
}
 800939c:	bf00      	nop
 800939e:	370c      	adds	r7, #12
 80093a0:	46bd      	mov	sp, r7
 80093a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a6:	4770      	bx	lr

080093a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b086      	sub	sp, #24
 80093ac:	af02      	add	r7, sp, #8
 80093ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2200      	movs	r2, #0
 80093b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80093b8:	f7fa fdec 	bl	8003f94 <HAL_GetTick>
 80093bc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	f003 0308 	and.w	r3, r3, #8
 80093c8:	2b08      	cmp	r3, #8
 80093ca:	d10e      	bne.n	80093ea <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80093cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80093d0:	9300      	str	r3, [sp, #0]
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	2200      	movs	r2, #0
 80093d6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80093da:	6878      	ldr	r0, [r7, #4]
 80093dc:	f000 f82d 	bl	800943a <UART_WaitOnFlagUntilTimeout>
 80093e0:	4603      	mov	r3, r0
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d001      	beq.n	80093ea <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80093e6:	2303      	movs	r3, #3
 80093e8:	e023      	b.n	8009432 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	f003 0304 	and.w	r3, r3, #4
 80093f4:	2b04      	cmp	r3, #4
 80093f6:	d10e      	bne.n	8009416 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80093f8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80093fc:	9300      	str	r3, [sp, #0]
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	2200      	movs	r2, #0
 8009402:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009406:	6878      	ldr	r0, [r7, #4]
 8009408:	f000 f817 	bl	800943a <UART_WaitOnFlagUntilTimeout>
 800940c:	4603      	mov	r3, r0
 800940e:	2b00      	cmp	r3, #0
 8009410:	d001      	beq.n	8009416 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009412:	2303      	movs	r3, #3
 8009414:	e00d      	b.n	8009432 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	2220      	movs	r2, #32
 800941a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	2220      	movs	r2, #32
 8009420:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	2200      	movs	r2, #0
 8009426:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2200      	movs	r2, #0
 800942c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8009430:	2300      	movs	r3, #0
}
 8009432:	4618      	mov	r0, r3
 8009434:	3710      	adds	r7, #16
 8009436:	46bd      	mov	sp, r7
 8009438:	bd80      	pop	{r7, pc}

0800943a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800943a:	b580      	push	{r7, lr}
 800943c:	b084      	sub	sp, #16
 800943e:	af00      	add	r7, sp, #0
 8009440:	60f8      	str	r0, [r7, #12]
 8009442:	60b9      	str	r1, [r7, #8]
 8009444:	603b      	str	r3, [r7, #0]
 8009446:	4613      	mov	r3, r2
 8009448:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800944a:	e05e      	b.n	800950a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800944c:	69bb      	ldr	r3, [r7, #24]
 800944e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009452:	d05a      	beq.n	800950a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009454:	f7fa fd9e 	bl	8003f94 <HAL_GetTick>
 8009458:	4602      	mov	r2, r0
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	1ad3      	subs	r3, r2, r3
 800945e:	69ba      	ldr	r2, [r7, #24]
 8009460:	429a      	cmp	r2, r3
 8009462:	d302      	bcc.n	800946a <UART_WaitOnFlagUntilTimeout+0x30>
 8009464:	69bb      	ldr	r3, [r7, #24]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d11b      	bne.n	80094a2 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	681a      	ldr	r2, [r3, #0]
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009478:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	689a      	ldr	r2, [r3, #8]
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	f022 0201 	bic.w	r2, r2, #1
 8009488:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	2220      	movs	r2, #32
 800948e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	2220      	movs	r2, #32
 8009494:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	2200      	movs	r2, #0
 800949a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800949e:	2303      	movs	r3, #3
 80094a0:	e043      	b.n	800952a <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	f003 0304 	and.w	r3, r3, #4
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d02c      	beq.n	800950a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	69db      	ldr	r3, [r3, #28]
 80094b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80094ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80094be:	d124      	bne.n	800950a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80094c8:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	681a      	ldr	r2, [r3, #0]
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80094d8:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	689a      	ldr	r2, [r3, #8]
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	f022 0201 	bic.w	r2, r2, #1
 80094e8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	2220      	movs	r2, #32
 80094ee:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	2220      	movs	r2, #32
 80094f4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	2220      	movs	r2, #32
 80094fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	2200      	movs	r2, #0
 8009502:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8009506:	2303      	movs	r3, #3
 8009508:	e00f      	b.n	800952a <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	69da      	ldr	r2, [r3, #28]
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	4013      	ands	r3, r2
 8009514:	68ba      	ldr	r2, [r7, #8]
 8009516:	429a      	cmp	r2, r3
 8009518:	bf0c      	ite	eq
 800951a:	2301      	moveq	r3, #1
 800951c:	2300      	movne	r3, #0
 800951e:	b2db      	uxtb	r3, r3
 8009520:	461a      	mov	r2, r3
 8009522:	79fb      	ldrb	r3, [r7, #7]
 8009524:	429a      	cmp	r2, r3
 8009526:	d091      	beq.n	800944c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009528:	2300      	movs	r3, #0
}
 800952a:	4618      	mov	r0, r3
 800952c:	3710      	adds	r7, #16
 800952e:	46bd      	mov	sp, r7
 8009530:	bd80      	pop	{r7, pc}
	...

08009534 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009534:	b480      	push	{r7}
 8009536:	b085      	sub	sp, #20
 8009538:	af00      	add	r7, sp, #0
 800953a:	60f8      	str	r0, [r7, #12]
 800953c:	60b9      	str	r1, [r7, #8]
 800953e:	4613      	mov	r3, r2
 8009540:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	68ba      	ldr	r2, [r7, #8]
 8009546:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	88fa      	ldrh	r2, [r7, #6]
 800954c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	88fa      	ldrh	r2, [r7, #6]
 8009554:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	2200      	movs	r2, #0
 800955c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	689b      	ldr	r3, [r3, #8]
 8009562:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009566:	d10e      	bne.n	8009586 <UART_Start_Receive_IT+0x52>
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	691b      	ldr	r3, [r3, #16]
 800956c:	2b00      	cmp	r3, #0
 800956e:	d105      	bne.n	800957c <UART_Start_Receive_IT+0x48>
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	f240 12ff 	movw	r2, #511	; 0x1ff
 8009576:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800957a:	e02d      	b.n	80095d8 <UART_Start_Receive_IT+0xa4>
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	22ff      	movs	r2, #255	; 0xff
 8009580:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009584:	e028      	b.n	80095d8 <UART_Start_Receive_IT+0xa4>
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	689b      	ldr	r3, [r3, #8]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d10d      	bne.n	80095aa <UART_Start_Receive_IT+0x76>
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	691b      	ldr	r3, [r3, #16]
 8009592:	2b00      	cmp	r3, #0
 8009594:	d104      	bne.n	80095a0 <UART_Start_Receive_IT+0x6c>
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	22ff      	movs	r2, #255	; 0xff
 800959a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800959e:	e01b      	b.n	80095d8 <UART_Start_Receive_IT+0xa4>
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	227f      	movs	r2, #127	; 0x7f
 80095a4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80095a8:	e016      	b.n	80095d8 <UART_Start_Receive_IT+0xa4>
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	689b      	ldr	r3, [r3, #8]
 80095ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80095b2:	d10d      	bne.n	80095d0 <UART_Start_Receive_IT+0x9c>
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	691b      	ldr	r3, [r3, #16]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d104      	bne.n	80095c6 <UART_Start_Receive_IT+0x92>
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	227f      	movs	r2, #127	; 0x7f
 80095c0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80095c4:	e008      	b.n	80095d8 <UART_Start_Receive_IT+0xa4>
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	223f      	movs	r2, #63	; 0x3f
 80095ca:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80095ce:	e003      	b.n	80095d8 <UART_Start_Receive_IT+0xa4>
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	2200      	movs	r2, #0
 80095d4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	2200      	movs	r2, #0
 80095dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	2222      	movs	r2, #34	; 0x22
 80095e4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	689a      	ldr	r2, [r3, #8]
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	f042 0201 	orr.w	r2, r2, #1
 80095f4:	609a      	str	r2, [r3, #8]
    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	689b      	ldr	r3, [r3, #8]
 80095fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80095fe:	d107      	bne.n	8009610 <UART_Start_Receive_IT+0xdc>
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	691b      	ldr	r3, [r3, #16]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d103      	bne.n	8009610 <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	4a0c      	ldr	r2, [pc, #48]	; (800963c <UART_Start_Receive_IT+0x108>)
 800960c:	665a      	str	r2, [r3, #100]	; 0x64
 800960e:	e002      	b.n	8009616 <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	4a0b      	ldr	r2, [pc, #44]	; (8009640 <UART_Start_Receive_IT+0x10c>)
 8009614:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	2200      	movs	r2, #0
 800961a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	681a      	ldr	r2, [r3, #0]
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800962c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800962e:	2300      	movs	r3, #0
}
 8009630:	4618      	mov	r0, r3
 8009632:	3714      	adds	r7, #20
 8009634:	46bd      	mov	sp, r7
 8009636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963a:	4770      	bx	lr
 800963c:	080097d9 	.word	0x080097d9
 8009640:	08009701 	.word	0x08009701

08009644 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009644:	b480      	push	{r7}
 8009646:	b083      	sub	sp, #12
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	681a      	ldr	r2, [r3, #0]
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800965a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	689a      	ldr	r2, [r3, #8]
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	f022 0201 	bic.w	r2, r2, #1
 800966a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009670:	2b01      	cmp	r3, #1
 8009672:	d107      	bne.n	8009684 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	681a      	ldr	r2, [r3, #0]
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	f022 0210 	bic.w	r2, r2, #16
 8009682:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	2220      	movs	r2, #32
 8009688:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2200      	movs	r2, #0
 800968e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2200      	movs	r2, #0
 8009694:	665a      	str	r2, [r3, #100]	; 0x64
}
 8009696:	bf00      	nop
 8009698:	370c      	adds	r7, #12
 800969a:	46bd      	mov	sp, r7
 800969c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a0:	4770      	bx	lr

080096a2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80096a2:	b580      	push	{r7, lr}
 80096a4:	b084      	sub	sp, #16
 80096a6:	af00      	add	r7, sp, #0
 80096a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096ae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	2200      	movs	r2, #0
 80096b4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	2200      	movs	r2, #0
 80096bc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80096c0:	68f8      	ldr	r0, [r7, #12]
 80096c2:	f7ff fb5d 	bl	8008d80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80096c6:	bf00      	nop
 80096c8:	3710      	adds	r7, #16
 80096ca:	46bd      	mov	sp, r7
 80096cc:	bd80      	pop	{r7, pc}

080096ce <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80096ce:	b580      	push	{r7, lr}
 80096d0:	b082      	sub	sp, #8
 80096d2:	af00      	add	r7, sp, #0
 80096d4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	681a      	ldr	r2, [r3, #0]
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80096e4:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	2220      	movs	r2, #32
 80096ea:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2200      	movs	r2, #0
 80096f0:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80096f2:	6878      	ldr	r0, [r7, #4]
 80096f4:	f7ff fb3a 	bl	8008d6c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80096f8:	bf00      	nop
 80096fa:	3708      	adds	r7, #8
 80096fc:	46bd      	mov	sp, r7
 80096fe:	bd80      	pop	{r7, pc}

08009700 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009700:	b580      	push	{r7, lr}
 8009702:	b084      	sub	sp, #16
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800970e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009714:	2b22      	cmp	r3, #34	; 0x22
 8009716:	d151      	bne.n	80097bc <UART_RxISR_8BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800971e:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009720:	89bb      	ldrh	r3, [r7, #12]
 8009722:	b2d9      	uxtb	r1, r3
 8009724:	89fb      	ldrh	r3, [r7, #14]
 8009726:	b2da      	uxtb	r2, r3
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800972c:	400a      	ands	r2, r1
 800972e:	b2d2      	uxtb	r2, r2
 8009730:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009736:	1c5a      	adds	r2, r3, #1
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009742:	b29b      	uxth	r3, r3
 8009744:	3b01      	subs	r3, #1
 8009746:	b29a      	uxth	r2, r3
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009754:	b29b      	uxth	r3, r3
 8009756:	2b00      	cmp	r3, #0
 8009758:	d13a      	bne.n	80097d0 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	681a      	ldr	r2, [r3, #0]
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009768:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	689a      	ldr	r2, [r3, #8]
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	f022 0201 	bic.w	r2, r2, #1
 8009778:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	2220      	movs	r2, #32
 800977e:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2200      	movs	r2, #0
 8009784:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800978a:	2b01      	cmp	r3, #1
 800978c:	d10f      	bne.n	80097ae <UART_RxISR_8BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	681a      	ldr	r2, [r3, #0]
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	f022 0210 	bic.w	r2, r2, #16
 800979c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80097a4:	4619      	mov	r1, r3
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	f7ff faf4 	bl	8008d94 <HAL_UARTEx_RxEventCallback>
 80097ac:	e002      	b.n	80097b4 <UART_RxISR_8BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80097ae:	6878      	ldr	r0, [r7, #4]
 80097b0:	f7fa fb28 	bl	8003e04 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2200      	movs	r2, #0
 80097b8:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80097ba:	e009      	b.n	80097d0 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	8b1b      	ldrh	r3, [r3, #24]
 80097c2:	b29a      	uxth	r2, r3
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f042 0208 	orr.w	r2, r2, #8
 80097cc:	b292      	uxth	r2, r2
 80097ce:	831a      	strh	r2, [r3, #24]
}
 80097d0:	bf00      	nop
 80097d2:	3710      	adds	r7, #16
 80097d4:	46bd      	mov	sp, r7
 80097d6:	bd80      	pop	{r7, pc}

080097d8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80097d8:	b580      	push	{r7, lr}
 80097da:	b084      	sub	sp, #16
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80097e6:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80097ec:	2b22      	cmp	r3, #34	; 0x22
 80097ee:	d151      	bne.n	8009894 <UART_RxISR_16BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80097f6:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80097fc:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 80097fe:	89ba      	ldrh	r2, [r7, #12]
 8009800:	89fb      	ldrh	r3, [r7, #14]
 8009802:	4013      	ands	r3, r2
 8009804:	b29a      	uxth	r2, r3
 8009806:	68bb      	ldr	r3, [r7, #8]
 8009808:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800980e:	1c9a      	adds	r2, r3, #2
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800981a:	b29b      	uxth	r3, r3
 800981c:	3b01      	subs	r3, #1
 800981e:	b29a      	uxth	r2, r3
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800982c:	b29b      	uxth	r3, r3
 800982e:	2b00      	cmp	r3, #0
 8009830:	d13a      	bne.n	80098a8 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	681a      	ldr	r2, [r3, #0]
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009840:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	689a      	ldr	r2, [r3, #8]
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f022 0201 	bic.w	r2, r2, #1
 8009850:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	2220      	movs	r2, #32
 8009856:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2200      	movs	r2, #0
 800985c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009862:	2b01      	cmp	r3, #1
 8009864:	d10f      	bne.n	8009886 <UART_RxISR_16BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	681a      	ldr	r2, [r3, #0]
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	f022 0210 	bic.w	r2, r2, #16
 8009874:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800987c:	4619      	mov	r1, r3
 800987e:	6878      	ldr	r0, [r7, #4]
 8009880:	f7ff fa88 	bl	8008d94 <HAL_UARTEx_RxEventCallback>
 8009884:	e002      	b.n	800988c <UART_RxISR_16BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009886:	6878      	ldr	r0, [r7, #4]
 8009888:	f7fa fabc 	bl	8003e04 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2200      	movs	r2, #0
 8009890:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009892:	e009      	b.n	80098a8 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	8b1b      	ldrh	r3, [r3, #24]
 800989a:	b29a      	uxth	r2, r3
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	f042 0208 	orr.w	r2, r2, #8
 80098a4:	b292      	uxth	r2, r2
 80098a6:	831a      	strh	r2, [r3, #24]
}
 80098a8:	bf00      	nop
 80098aa:	3710      	adds	r7, #16
 80098ac:	46bd      	mov	sp, r7
 80098ae:	bd80      	pop	{r7, pc}

080098b0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80098b0:	b480      	push	{r7}
 80098b2:	b083      	sub	sp, #12
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80098b8:	bf00      	nop
 80098ba:	370c      	adds	r7, #12
 80098bc:	46bd      	mov	sp, r7
 80098be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c2:	4770      	bx	lr

080098c4 <__cvt>:
 80098c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80098c8:	ec55 4b10 	vmov	r4, r5, d0
 80098cc:	2d00      	cmp	r5, #0
 80098ce:	460e      	mov	r6, r1
 80098d0:	4619      	mov	r1, r3
 80098d2:	462b      	mov	r3, r5
 80098d4:	bfbb      	ittet	lt
 80098d6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80098da:	461d      	movlt	r5, r3
 80098dc:	2300      	movge	r3, #0
 80098de:	232d      	movlt	r3, #45	; 0x2d
 80098e0:	700b      	strb	r3, [r1, #0]
 80098e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80098e4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80098e8:	4691      	mov	r9, r2
 80098ea:	f023 0820 	bic.w	r8, r3, #32
 80098ee:	bfbc      	itt	lt
 80098f0:	4622      	movlt	r2, r4
 80098f2:	4614      	movlt	r4, r2
 80098f4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80098f8:	d005      	beq.n	8009906 <__cvt+0x42>
 80098fa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80098fe:	d100      	bne.n	8009902 <__cvt+0x3e>
 8009900:	3601      	adds	r6, #1
 8009902:	2102      	movs	r1, #2
 8009904:	e000      	b.n	8009908 <__cvt+0x44>
 8009906:	2103      	movs	r1, #3
 8009908:	ab03      	add	r3, sp, #12
 800990a:	9301      	str	r3, [sp, #4]
 800990c:	ab02      	add	r3, sp, #8
 800990e:	9300      	str	r3, [sp, #0]
 8009910:	ec45 4b10 	vmov	d0, r4, r5
 8009914:	4653      	mov	r3, sl
 8009916:	4632      	mov	r2, r6
 8009918:	f000 ff8e 	bl	800a838 <_dtoa_r>
 800991c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009920:	4607      	mov	r7, r0
 8009922:	d102      	bne.n	800992a <__cvt+0x66>
 8009924:	f019 0f01 	tst.w	r9, #1
 8009928:	d022      	beq.n	8009970 <__cvt+0xac>
 800992a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800992e:	eb07 0906 	add.w	r9, r7, r6
 8009932:	d110      	bne.n	8009956 <__cvt+0x92>
 8009934:	783b      	ldrb	r3, [r7, #0]
 8009936:	2b30      	cmp	r3, #48	; 0x30
 8009938:	d10a      	bne.n	8009950 <__cvt+0x8c>
 800993a:	2200      	movs	r2, #0
 800993c:	2300      	movs	r3, #0
 800993e:	4620      	mov	r0, r4
 8009940:	4629      	mov	r1, r5
 8009942:	f7f7 f8c1 	bl	8000ac8 <__aeabi_dcmpeq>
 8009946:	b918      	cbnz	r0, 8009950 <__cvt+0x8c>
 8009948:	f1c6 0601 	rsb	r6, r6, #1
 800994c:	f8ca 6000 	str.w	r6, [sl]
 8009950:	f8da 3000 	ldr.w	r3, [sl]
 8009954:	4499      	add	r9, r3
 8009956:	2200      	movs	r2, #0
 8009958:	2300      	movs	r3, #0
 800995a:	4620      	mov	r0, r4
 800995c:	4629      	mov	r1, r5
 800995e:	f7f7 f8b3 	bl	8000ac8 <__aeabi_dcmpeq>
 8009962:	b108      	cbz	r0, 8009968 <__cvt+0xa4>
 8009964:	f8cd 900c 	str.w	r9, [sp, #12]
 8009968:	2230      	movs	r2, #48	; 0x30
 800996a:	9b03      	ldr	r3, [sp, #12]
 800996c:	454b      	cmp	r3, r9
 800996e:	d307      	bcc.n	8009980 <__cvt+0xbc>
 8009970:	9b03      	ldr	r3, [sp, #12]
 8009972:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009974:	1bdb      	subs	r3, r3, r7
 8009976:	4638      	mov	r0, r7
 8009978:	6013      	str	r3, [r2, #0]
 800997a:	b004      	add	sp, #16
 800997c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009980:	1c59      	adds	r1, r3, #1
 8009982:	9103      	str	r1, [sp, #12]
 8009984:	701a      	strb	r2, [r3, #0]
 8009986:	e7f0      	b.n	800996a <__cvt+0xa6>

08009988 <__exponent>:
 8009988:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800998a:	4603      	mov	r3, r0
 800998c:	2900      	cmp	r1, #0
 800998e:	bfb8      	it	lt
 8009990:	4249      	neglt	r1, r1
 8009992:	f803 2b02 	strb.w	r2, [r3], #2
 8009996:	bfb4      	ite	lt
 8009998:	222d      	movlt	r2, #45	; 0x2d
 800999a:	222b      	movge	r2, #43	; 0x2b
 800999c:	2909      	cmp	r1, #9
 800999e:	7042      	strb	r2, [r0, #1]
 80099a0:	dd2a      	ble.n	80099f8 <__exponent+0x70>
 80099a2:	f10d 0207 	add.w	r2, sp, #7
 80099a6:	4617      	mov	r7, r2
 80099a8:	260a      	movs	r6, #10
 80099aa:	4694      	mov	ip, r2
 80099ac:	fb91 f5f6 	sdiv	r5, r1, r6
 80099b0:	fb06 1415 	mls	r4, r6, r5, r1
 80099b4:	3430      	adds	r4, #48	; 0x30
 80099b6:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80099ba:	460c      	mov	r4, r1
 80099bc:	2c63      	cmp	r4, #99	; 0x63
 80099be:	f102 32ff 	add.w	r2, r2, #4294967295
 80099c2:	4629      	mov	r1, r5
 80099c4:	dcf1      	bgt.n	80099aa <__exponent+0x22>
 80099c6:	3130      	adds	r1, #48	; 0x30
 80099c8:	f1ac 0402 	sub.w	r4, ip, #2
 80099cc:	f802 1c01 	strb.w	r1, [r2, #-1]
 80099d0:	1c41      	adds	r1, r0, #1
 80099d2:	4622      	mov	r2, r4
 80099d4:	42ba      	cmp	r2, r7
 80099d6:	d30a      	bcc.n	80099ee <__exponent+0x66>
 80099d8:	f10d 0209 	add.w	r2, sp, #9
 80099dc:	eba2 020c 	sub.w	r2, r2, ip
 80099e0:	42bc      	cmp	r4, r7
 80099e2:	bf88      	it	hi
 80099e4:	2200      	movhi	r2, #0
 80099e6:	4413      	add	r3, r2
 80099e8:	1a18      	subs	r0, r3, r0
 80099ea:	b003      	add	sp, #12
 80099ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099ee:	f812 5b01 	ldrb.w	r5, [r2], #1
 80099f2:	f801 5f01 	strb.w	r5, [r1, #1]!
 80099f6:	e7ed      	b.n	80099d4 <__exponent+0x4c>
 80099f8:	2330      	movs	r3, #48	; 0x30
 80099fa:	3130      	adds	r1, #48	; 0x30
 80099fc:	7083      	strb	r3, [r0, #2]
 80099fe:	70c1      	strb	r1, [r0, #3]
 8009a00:	1d03      	adds	r3, r0, #4
 8009a02:	e7f1      	b.n	80099e8 <__exponent+0x60>

08009a04 <_printf_float>:
 8009a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a08:	ed2d 8b02 	vpush	{d8}
 8009a0c:	b08d      	sub	sp, #52	; 0x34
 8009a0e:	460c      	mov	r4, r1
 8009a10:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009a14:	4616      	mov	r6, r2
 8009a16:	461f      	mov	r7, r3
 8009a18:	4605      	mov	r5, r0
 8009a1a:	f000 fdff 	bl	800a61c <_localeconv_r>
 8009a1e:	f8d0 a000 	ldr.w	sl, [r0]
 8009a22:	4650      	mov	r0, sl
 8009a24:	f7f6 fc24 	bl	8000270 <strlen>
 8009a28:	2300      	movs	r3, #0
 8009a2a:	930a      	str	r3, [sp, #40]	; 0x28
 8009a2c:	6823      	ldr	r3, [r4, #0]
 8009a2e:	9305      	str	r3, [sp, #20]
 8009a30:	f8d8 3000 	ldr.w	r3, [r8]
 8009a34:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009a38:	3307      	adds	r3, #7
 8009a3a:	f023 0307 	bic.w	r3, r3, #7
 8009a3e:	f103 0208 	add.w	r2, r3, #8
 8009a42:	f8c8 2000 	str.w	r2, [r8]
 8009a46:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009a4a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009a4e:	9307      	str	r3, [sp, #28]
 8009a50:	f8cd 8018 	str.w	r8, [sp, #24]
 8009a54:	ee08 0a10 	vmov	s16, r0
 8009a58:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8009a5c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a60:	4b9e      	ldr	r3, [pc, #632]	; (8009cdc <_printf_float+0x2d8>)
 8009a62:	f04f 32ff 	mov.w	r2, #4294967295
 8009a66:	f7f7 f861 	bl	8000b2c <__aeabi_dcmpun>
 8009a6a:	bb88      	cbnz	r0, 8009ad0 <_printf_float+0xcc>
 8009a6c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a70:	4b9a      	ldr	r3, [pc, #616]	; (8009cdc <_printf_float+0x2d8>)
 8009a72:	f04f 32ff 	mov.w	r2, #4294967295
 8009a76:	f7f7 f83b 	bl	8000af0 <__aeabi_dcmple>
 8009a7a:	bb48      	cbnz	r0, 8009ad0 <_printf_float+0xcc>
 8009a7c:	2200      	movs	r2, #0
 8009a7e:	2300      	movs	r3, #0
 8009a80:	4640      	mov	r0, r8
 8009a82:	4649      	mov	r1, r9
 8009a84:	f7f7 f82a 	bl	8000adc <__aeabi_dcmplt>
 8009a88:	b110      	cbz	r0, 8009a90 <_printf_float+0x8c>
 8009a8a:	232d      	movs	r3, #45	; 0x2d
 8009a8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a90:	4a93      	ldr	r2, [pc, #588]	; (8009ce0 <_printf_float+0x2dc>)
 8009a92:	4b94      	ldr	r3, [pc, #592]	; (8009ce4 <_printf_float+0x2e0>)
 8009a94:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009a98:	bf94      	ite	ls
 8009a9a:	4690      	movls	r8, r2
 8009a9c:	4698      	movhi	r8, r3
 8009a9e:	2303      	movs	r3, #3
 8009aa0:	6123      	str	r3, [r4, #16]
 8009aa2:	9b05      	ldr	r3, [sp, #20]
 8009aa4:	f023 0304 	bic.w	r3, r3, #4
 8009aa8:	6023      	str	r3, [r4, #0]
 8009aaa:	f04f 0900 	mov.w	r9, #0
 8009aae:	9700      	str	r7, [sp, #0]
 8009ab0:	4633      	mov	r3, r6
 8009ab2:	aa0b      	add	r2, sp, #44	; 0x2c
 8009ab4:	4621      	mov	r1, r4
 8009ab6:	4628      	mov	r0, r5
 8009ab8:	f000 f9da 	bl	8009e70 <_printf_common>
 8009abc:	3001      	adds	r0, #1
 8009abe:	f040 8090 	bne.w	8009be2 <_printf_float+0x1de>
 8009ac2:	f04f 30ff 	mov.w	r0, #4294967295
 8009ac6:	b00d      	add	sp, #52	; 0x34
 8009ac8:	ecbd 8b02 	vpop	{d8}
 8009acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ad0:	4642      	mov	r2, r8
 8009ad2:	464b      	mov	r3, r9
 8009ad4:	4640      	mov	r0, r8
 8009ad6:	4649      	mov	r1, r9
 8009ad8:	f7f7 f828 	bl	8000b2c <__aeabi_dcmpun>
 8009adc:	b140      	cbz	r0, 8009af0 <_printf_float+0xec>
 8009ade:	464b      	mov	r3, r9
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	bfbc      	itt	lt
 8009ae4:	232d      	movlt	r3, #45	; 0x2d
 8009ae6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009aea:	4a7f      	ldr	r2, [pc, #508]	; (8009ce8 <_printf_float+0x2e4>)
 8009aec:	4b7f      	ldr	r3, [pc, #508]	; (8009cec <_printf_float+0x2e8>)
 8009aee:	e7d1      	b.n	8009a94 <_printf_float+0x90>
 8009af0:	6863      	ldr	r3, [r4, #4]
 8009af2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009af6:	9206      	str	r2, [sp, #24]
 8009af8:	1c5a      	adds	r2, r3, #1
 8009afa:	d13f      	bne.n	8009b7c <_printf_float+0x178>
 8009afc:	2306      	movs	r3, #6
 8009afe:	6063      	str	r3, [r4, #4]
 8009b00:	9b05      	ldr	r3, [sp, #20]
 8009b02:	6861      	ldr	r1, [r4, #4]
 8009b04:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009b08:	2300      	movs	r3, #0
 8009b0a:	9303      	str	r3, [sp, #12]
 8009b0c:	ab0a      	add	r3, sp, #40	; 0x28
 8009b0e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009b12:	ab09      	add	r3, sp, #36	; 0x24
 8009b14:	ec49 8b10 	vmov	d0, r8, r9
 8009b18:	9300      	str	r3, [sp, #0]
 8009b1a:	6022      	str	r2, [r4, #0]
 8009b1c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009b20:	4628      	mov	r0, r5
 8009b22:	f7ff fecf 	bl	80098c4 <__cvt>
 8009b26:	9b06      	ldr	r3, [sp, #24]
 8009b28:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009b2a:	2b47      	cmp	r3, #71	; 0x47
 8009b2c:	4680      	mov	r8, r0
 8009b2e:	d108      	bne.n	8009b42 <_printf_float+0x13e>
 8009b30:	1cc8      	adds	r0, r1, #3
 8009b32:	db02      	blt.n	8009b3a <_printf_float+0x136>
 8009b34:	6863      	ldr	r3, [r4, #4]
 8009b36:	4299      	cmp	r1, r3
 8009b38:	dd41      	ble.n	8009bbe <_printf_float+0x1ba>
 8009b3a:	f1ab 0302 	sub.w	r3, fp, #2
 8009b3e:	fa5f fb83 	uxtb.w	fp, r3
 8009b42:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009b46:	d820      	bhi.n	8009b8a <_printf_float+0x186>
 8009b48:	3901      	subs	r1, #1
 8009b4a:	465a      	mov	r2, fp
 8009b4c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009b50:	9109      	str	r1, [sp, #36]	; 0x24
 8009b52:	f7ff ff19 	bl	8009988 <__exponent>
 8009b56:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009b58:	1813      	adds	r3, r2, r0
 8009b5a:	2a01      	cmp	r2, #1
 8009b5c:	4681      	mov	r9, r0
 8009b5e:	6123      	str	r3, [r4, #16]
 8009b60:	dc02      	bgt.n	8009b68 <_printf_float+0x164>
 8009b62:	6822      	ldr	r2, [r4, #0]
 8009b64:	07d2      	lsls	r2, r2, #31
 8009b66:	d501      	bpl.n	8009b6c <_printf_float+0x168>
 8009b68:	3301      	adds	r3, #1
 8009b6a:	6123      	str	r3, [r4, #16]
 8009b6c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d09c      	beq.n	8009aae <_printf_float+0xaa>
 8009b74:	232d      	movs	r3, #45	; 0x2d
 8009b76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b7a:	e798      	b.n	8009aae <_printf_float+0xaa>
 8009b7c:	9a06      	ldr	r2, [sp, #24]
 8009b7e:	2a47      	cmp	r2, #71	; 0x47
 8009b80:	d1be      	bne.n	8009b00 <_printf_float+0xfc>
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d1bc      	bne.n	8009b00 <_printf_float+0xfc>
 8009b86:	2301      	movs	r3, #1
 8009b88:	e7b9      	b.n	8009afe <_printf_float+0xfa>
 8009b8a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009b8e:	d118      	bne.n	8009bc2 <_printf_float+0x1be>
 8009b90:	2900      	cmp	r1, #0
 8009b92:	6863      	ldr	r3, [r4, #4]
 8009b94:	dd0b      	ble.n	8009bae <_printf_float+0x1aa>
 8009b96:	6121      	str	r1, [r4, #16]
 8009b98:	b913      	cbnz	r3, 8009ba0 <_printf_float+0x19c>
 8009b9a:	6822      	ldr	r2, [r4, #0]
 8009b9c:	07d0      	lsls	r0, r2, #31
 8009b9e:	d502      	bpl.n	8009ba6 <_printf_float+0x1a2>
 8009ba0:	3301      	adds	r3, #1
 8009ba2:	440b      	add	r3, r1
 8009ba4:	6123      	str	r3, [r4, #16]
 8009ba6:	65a1      	str	r1, [r4, #88]	; 0x58
 8009ba8:	f04f 0900 	mov.w	r9, #0
 8009bac:	e7de      	b.n	8009b6c <_printf_float+0x168>
 8009bae:	b913      	cbnz	r3, 8009bb6 <_printf_float+0x1b2>
 8009bb0:	6822      	ldr	r2, [r4, #0]
 8009bb2:	07d2      	lsls	r2, r2, #31
 8009bb4:	d501      	bpl.n	8009bba <_printf_float+0x1b6>
 8009bb6:	3302      	adds	r3, #2
 8009bb8:	e7f4      	b.n	8009ba4 <_printf_float+0x1a0>
 8009bba:	2301      	movs	r3, #1
 8009bbc:	e7f2      	b.n	8009ba4 <_printf_float+0x1a0>
 8009bbe:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009bc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bc4:	4299      	cmp	r1, r3
 8009bc6:	db05      	blt.n	8009bd4 <_printf_float+0x1d0>
 8009bc8:	6823      	ldr	r3, [r4, #0]
 8009bca:	6121      	str	r1, [r4, #16]
 8009bcc:	07d8      	lsls	r0, r3, #31
 8009bce:	d5ea      	bpl.n	8009ba6 <_printf_float+0x1a2>
 8009bd0:	1c4b      	adds	r3, r1, #1
 8009bd2:	e7e7      	b.n	8009ba4 <_printf_float+0x1a0>
 8009bd4:	2900      	cmp	r1, #0
 8009bd6:	bfd4      	ite	le
 8009bd8:	f1c1 0202 	rsble	r2, r1, #2
 8009bdc:	2201      	movgt	r2, #1
 8009bde:	4413      	add	r3, r2
 8009be0:	e7e0      	b.n	8009ba4 <_printf_float+0x1a0>
 8009be2:	6823      	ldr	r3, [r4, #0]
 8009be4:	055a      	lsls	r2, r3, #21
 8009be6:	d407      	bmi.n	8009bf8 <_printf_float+0x1f4>
 8009be8:	6923      	ldr	r3, [r4, #16]
 8009bea:	4642      	mov	r2, r8
 8009bec:	4631      	mov	r1, r6
 8009bee:	4628      	mov	r0, r5
 8009bf0:	47b8      	blx	r7
 8009bf2:	3001      	adds	r0, #1
 8009bf4:	d12c      	bne.n	8009c50 <_printf_float+0x24c>
 8009bf6:	e764      	b.n	8009ac2 <_printf_float+0xbe>
 8009bf8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009bfc:	f240 80e0 	bls.w	8009dc0 <_printf_float+0x3bc>
 8009c00:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009c04:	2200      	movs	r2, #0
 8009c06:	2300      	movs	r3, #0
 8009c08:	f7f6 ff5e 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c0c:	2800      	cmp	r0, #0
 8009c0e:	d034      	beq.n	8009c7a <_printf_float+0x276>
 8009c10:	4a37      	ldr	r2, [pc, #220]	; (8009cf0 <_printf_float+0x2ec>)
 8009c12:	2301      	movs	r3, #1
 8009c14:	4631      	mov	r1, r6
 8009c16:	4628      	mov	r0, r5
 8009c18:	47b8      	blx	r7
 8009c1a:	3001      	adds	r0, #1
 8009c1c:	f43f af51 	beq.w	8009ac2 <_printf_float+0xbe>
 8009c20:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009c24:	429a      	cmp	r2, r3
 8009c26:	db02      	blt.n	8009c2e <_printf_float+0x22a>
 8009c28:	6823      	ldr	r3, [r4, #0]
 8009c2a:	07d8      	lsls	r0, r3, #31
 8009c2c:	d510      	bpl.n	8009c50 <_printf_float+0x24c>
 8009c2e:	ee18 3a10 	vmov	r3, s16
 8009c32:	4652      	mov	r2, sl
 8009c34:	4631      	mov	r1, r6
 8009c36:	4628      	mov	r0, r5
 8009c38:	47b8      	blx	r7
 8009c3a:	3001      	adds	r0, #1
 8009c3c:	f43f af41 	beq.w	8009ac2 <_printf_float+0xbe>
 8009c40:	f04f 0800 	mov.w	r8, #0
 8009c44:	f104 091a 	add.w	r9, r4, #26
 8009c48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c4a:	3b01      	subs	r3, #1
 8009c4c:	4543      	cmp	r3, r8
 8009c4e:	dc09      	bgt.n	8009c64 <_printf_float+0x260>
 8009c50:	6823      	ldr	r3, [r4, #0]
 8009c52:	079b      	lsls	r3, r3, #30
 8009c54:	f100 8107 	bmi.w	8009e66 <_printf_float+0x462>
 8009c58:	68e0      	ldr	r0, [r4, #12]
 8009c5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c5c:	4298      	cmp	r0, r3
 8009c5e:	bfb8      	it	lt
 8009c60:	4618      	movlt	r0, r3
 8009c62:	e730      	b.n	8009ac6 <_printf_float+0xc2>
 8009c64:	2301      	movs	r3, #1
 8009c66:	464a      	mov	r2, r9
 8009c68:	4631      	mov	r1, r6
 8009c6a:	4628      	mov	r0, r5
 8009c6c:	47b8      	blx	r7
 8009c6e:	3001      	adds	r0, #1
 8009c70:	f43f af27 	beq.w	8009ac2 <_printf_float+0xbe>
 8009c74:	f108 0801 	add.w	r8, r8, #1
 8009c78:	e7e6      	b.n	8009c48 <_printf_float+0x244>
 8009c7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	dc39      	bgt.n	8009cf4 <_printf_float+0x2f0>
 8009c80:	4a1b      	ldr	r2, [pc, #108]	; (8009cf0 <_printf_float+0x2ec>)
 8009c82:	2301      	movs	r3, #1
 8009c84:	4631      	mov	r1, r6
 8009c86:	4628      	mov	r0, r5
 8009c88:	47b8      	blx	r7
 8009c8a:	3001      	adds	r0, #1
 8009c8c:	f43f af19 	beq.w	8009ac2 <_printf_float+0xbe>
 8009c90:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009c94:	4313      	orrs	r3, r2
 8009c96:	d102      	bne.n	8009c9e <_printf_float+0x29a>
 8009c98:	6823      	ldr	r3, [r4, #0]
 8009c9a:	07d9      	lsls	r1, r3, #31
 8009c9c:	d5d8      	bpl.n	8009c50 <_printf_float+0x24c>
 8009c9e:	ee18 3a10 	vmov	r3, s16
 8009ca2:	4652      	mov	r2, sl
 8009ca4:	4631      	mov	r1, r6
 8009ca6:	4628      	mov	r0, r5
 8009ca8:	47b8      	blx	r7
 8009caa:	3001      	adds	r0, #1
 8009cac:	f43f af09 	beq.w	8009ac2 <_printf_float+0xbe>
 8009cb0:	f04f 0900 	mov.w	r9, #0
 8009cb4:	f104 0a1a 	add.w	sl, r4, #26
 8009cb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cba:	425b      	negs	r3, r3
 8009cbc:	454b      	cmp	r3, r9
 8009cbe:	dc01      	bgt.n	8009cc4 <_printf_float+0x2c0>
 8009cc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cc2:	e792      	b.n	8009bea <_printf_float+0x1e6>
 8009cc4:	2301      	movs	r3, #1
 8009cc6:	4652      	mov	r2, sl
 8009cc8:	4631      	mov	r1, r6
 8009cca:	4628      	mov	r0, r5
 8009ccc:	47b8      	blx	r7
 8009cce:	3001      	adds	r0, #1
 8009cd0:	f43f aef7 	beq.w	8009ac2 <_printf_float+0xbe>
 8009cd4:	f109 0901 	add.w	r9, r9, #1
 8009cd8:	e7ee      	b.n	8009cb8 <_printf_float+0x2b4>
 8009cda:	bf00      	nop
 8009cdc:	7fefffff 	.word	0x7fefffff
 8009ce0:	0800d2f9 	.word	0x0800d2f9
 8009ce4:	0800d2fd 	.word	0x0800d2fd
 8009ce8:	0800d301 	.word	0x0800d301
 8009cec:	0800d305 	.word	0x0800d305
 8009cf0:	0800d309 	.word	0x0800d309
 8009cf4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009cf6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009cf8:	429a      	cmp	r2, r3
 8009cfa:	bfa8      	it	ge
 8009cfc:	461a      	movge	r2, r3
 8009cfe:	2a00      	cmp	r2, #0
 8009d00:	4691      	mov	r9, r2
 8009d02:	dc37      	bgt.n	8009d74 <_printf_float+0x370>
 8009d04:	f04f 0b00 	mov.w	fp, #0
 8009d08:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d0c:	f104 021a 	add.w	r2, r4, #26
 8009d10:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009d12:	9305      	str	r3, [sp, #20]
 8009d14:	eba3 0309 	sub.w	r3, r3, r9
 8009d18:	455b      	cmp	r3, fp
 8009d1a:	dc33      	bgt.n	8009d84 <_printf_float+0x380>
 8009d1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009d20:	429a      	cmp	r2, r3
 8009d22:	db3b      	blt.n	8009d9c <_printf_float+0x398>
 8009d24:	6823      	ldr	r3, [r4, #0]
 8009d26:	07da      	lsls	r2, r3, #31
 8009d28:	d438      	bmi.n	8009d9c <_printf_float+0x398>
 8009d2a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009d2e:	eba2 0903 	sub.w	r9, r2, r3
 8009d32:	9b05      	ldr	r3, [sp, #20]
 8009d34:	1ad2      	subs	r2, r2, r3
 8009d36:	4591      	cmp	r9, r2
 8009d38:	bfa8      	it	ge
 8009d3a:	4691      	movge	r9, r2
 8009d3c:	f1b9 0f00 	cmp.w	r9, #0
 8009d40:	dc35      	bgt.n	8009dae <_printf_float+0x3aa>
 8009d42:	f04f 0800 	mov.w	r8, #0
 8009d46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d4a:	f104 0a1a 	add.w	sl, r4, #26
 8009d4e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009d52:	1a9b      	subs	r3, r3, r2
 8009d54:	eba3 0309 	sub.w	r3, r3, r9
 8009d58:	4543      	cmp	r3, r8
 8009d5a:	f77f af79 	ble.w	8009c50 <_printf_float+0x24c>
 8009d5e:	2301      	movs	r3, #1
 8009d60:	4652      	mov	r2, sl
 8009d62:	4631      	mov	r1, r6
 8009d64:	4628      	mov	r0, r5
 8009d66:	47b8      	blx	r7
 8009d68:	3001      	adds	r0, #1
 8009d6a:	f43f aeaa 	beq.w	8009ac2 <_printf_float+0xbe>
 8009d6e:	f108 0801 	add.w	r8, r8, #1
 8009d72:	e7ec      	b.n	8009d4e <_printf_float+0x34a>
 8009d74:	4613      	mov	r3, r2
 8009d76:	4631      	mov	r1, r6
 8009d78:	4642      	mov	r2, r8
 8009d7a:	4628      	mov	r0, r5
 8009d7c:	47b8      	blx	r7
 8009d7e:	3001      	adds	r0, #1
 8009d80:	d1c0      	bne.n	8009d04 <_printf_float+0x300>
 8009d82:	e69e      	b.n	8009ac2 <_printf_float+0xbe>
 8009d84:	2301      	movs	r3, #1
 8009d86:	4631      	mov	r1, r6
 8009d88:	4628      	mov	r0, r5
 8009d8a:	9205      	str	r2, [sp, #20]
 8009d8c:	47b8      	blx	r7
 8009d8e:	3001      	adds	r0, #1
 8009d90:	f43f ae97 	beq.w	8009ac2 <_printf_float+0xbe>
 8009d94:	9a05      	ldr	r2, [sp, #20]
 8009d96:	f10b 0b01 	add.w	fp, fp, #1
 8009d9a:	e7b9      	b.n	8009d10 <_printf_float+0x30c>
 8009d9c:	ee18 3a10 	vmov	r3, s16
 8009da0:	4652      	mov	r2, sl
 8009da2:	4631      	mov	r1, r6
 8009da4:	4628      	mov	r0, r5
 8009da6:	47b8      	blx	r7
 8009da8:	3001      	adds	r0, #1
 8009daa:	d1be      	bne.n	8009d2a <_printf_float+0x326>
 8009dac:	e689      	b.n	8009ac2 <_printf_float+0xbe>
 8009dae:	9a05      	ldr	r2, [sp, #20]
 8009db0:	464b      	mov	r3, r9
 8009db2:	4442      	add	r2, r8
 8009db4:	4631      	mov	r1, r6
 8009db6:	4628      	mov	r0, r5
 8009db8:	47b8      	blx	r7
 8009dba:	3001      	adds	r0, #1
 8009dbc:	d1c1      	bne.n	8009d42 <_printf_float+0x33e>
 8009dbe:	e680      	b.n	8009ac2 <_printf_float+0xbe>
 8009dc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009dc2:	2a01      	cmp	r2, #1
 8009dc4:	dc01      	bgt.n	8009dca <_printf_float+0x3c6>
 8009dc6:	07db      	lsls	r3, r3, #31
 8009dc8:	d53a      	bpl.n	8009e40 <_printf_float+0x43c>
 8009dca:	2301      	movs	r3, #1
 8009dcc:	4642      	mov	r2, r8
 8009dce:	4631      	mov	r1, r6
 8009dd0:	4628      	mov	r0, r5
 8009dd2:	47b8      	blx	r7
 8009dd4:	3001      	adds	r0, #1
 8009dd6:	f43f ae74 	beq.w	8009ac2 <_printf_float+0xbe>
 8009dda:	ee18 3a10 	vmov	r3, s16
 8009dde:	4652      	mov	r2, sl
 8009de0:	4631      	mov	r1, r6
 8009de2:	4628      	mov	r0, r5
 8009de4:	47b8      	blx	r7
 8009de6:	3001      	adds	r0, #1
 8009de8:	f43f ae6b 	beq.w	8009ac2 <_printf_float+0xbe>
 8009dec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009df0:	2200      	movs	r2, #0
 8009df2:	2300      	movs	r3, #0
 8009df4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009df8:	f7f6 fe66 	bl	8000ac8 <__aeabi_dcmpeq>
 8009dfc:	b9d8      	cbnz	r0, 8009e36 <_printf_float+0x432>
 8009dfe:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009e02:	f108 0201 	add.w	r2, r8, #1
 8009e06:	4631      	mov	r1, r6
 8009e08:	4628      	mov	r0, r5
 8009e0a:	47b8      	blx	r7
 8009e0c:	3001      	adds	r0, #1
 8009e0e:	d10e      	bne.n	8009e2e <_printf_float+0x42a>
 8009e10:	e657      	b.n	8009ac2 <_printf_float+0xbe>
 8009e12:	2301      	movs	r3, #1
 8009e14:	4652      	mov	r2, sl
 8009e16:	4631      	mov	r1, r6
 8009e18:	4628      	mov	r0, r5
 8009e1a:	47b8      	blx	r7
 8009e1c:	3001      	adds	r0, #1
 8009e1e:	f43f ae50 	beq.w	8009ac2 <_printf_float+0xbe>
 8009e22:	f108 0801 	add.w	r8, r8, #1
 8009e26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e28:	3b01      	subs	r3, #1
 8009e2a:	4543      	cmp	r3, r8
 8009e2c:	dcf1      	bgt.n	8009e12 <_printf_float+0x40e>
 8009e2e:	464b      	mov	r3, r9
 8009e30:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009e34:	e6da      	b.n	8009bec <_printf_float+0x1e8>
 8009e36:	f04f 0800 	mov.w	r8, #0
 8009e3a:	f104 0a1a 	add.w	sl, r4, #26
 8009e3e:	e7f2      	b.n	8009e26 <_printf_float+0x422>
 8009e40:	2301      	movs	r3, #1
 8009e42:	4642      	mov	r2, r8
 8009e44:	e7df      	b.n	8009e06 <_printf_float+0x402>
 8009e46:	2301      	movs	r3, #1
 8009e48:	464a      	mov	r2, r9
 8009e4a:	4631      	mov	r1, r6
 8009e4c:	4628      	mov	r0, r5
 8009e4e:	47b8      	blx	r7
 8009e50:	3001      	adds	r0, #1
 8009e52:	f43f ae36 	beq.w	8009ac2 <_printf_float+0xbe>
 8009e56:	f108 0801 	add.w	r8, r8, #1
 8009e5a:	68e3      	ldr	r3, [r4, #12]
 8009e5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009e5e:	1a5b      	subs	r3, r3, r1
 8009e60:	4543      	cmp	r3, r8
 8009e62:	dcf0      	bgt.n	8009e46 <_printf_float+0x442>
 8009e64:	e6f8      	b.n	8009c58 <_printf_float+0x254>
 8009e66:	f04f 0800 	mov.w	r8, #0
 8009e6a:	f104 0919 	add.w	r9, r4, #25
 8009e6e:	e7f4      	b.n	8009e5a <_printf_float+0x456>

08009e70 <_printf_common>:
 8009e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e74:	4616      	mov	r6, r2
 8009e76:	4699      	mov	r9, r3
 8009e78:	688a      	ldr	r2, [r1, #8]
 8009e7a:	690b      	ldr	r3, [r1, #16]
 8009e7c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009e80:	4293      	cmp	r3, r2
 8009e82:	bfb8      	it	lt
 8009e84:	4613      	movlt	r3, r2
 8009e86:	6033      	str	r3, [r6, #0]
 8009e88:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009e8c:	4607      	mov	r7, r0
 8009e8e:	460c      	mov	r4, r1
 8009e90:	b10a      	cbz	r2, 8009e96 <_printf_common+0x26>
 8009e92:	3301      	adds	r3, #1
 8009e94:	6033      	str	r3, [r6, #0]
 8009e96:	6823      	ldr	r3, [r4, #0]
 8009e98:	0699      	lsls	r1, r3, #26
 8009e9a:	bf42      	ittt	mi
 8009e9c:	6833      	ldrmi	r3, [r6, #0]
 8009e9e:	3302      	addmi	r3, #2
 8009ea0:	6033      	strmi	r3, [r6, #0]
 8009ea2:	6825      	ldr	r5, [r4, #0]
 8009ea4:	f015 0506 	ands.w	r5, r5, #6
 8009ea8:	d106      	bne.n	8009eb8 <_printf_common+0x48>
 8009eaa:	f104 0a19 	add.w	sl, r4, #25
 8009eae:	68e3      	ldr	r3, [r4, #12]
 8009eb0:	6832      	ldr	r2, [r6, #0]
 8009eb2:	1a9b      	subs	r3, r3, r2
 8009eb4:	42ab      	cmp	r3, r5
 8009eb6:	dc26      	bgt.n	8009f06 <_printf_common+0x96>
 8009eb8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009ebc:	1e13      	subs	r3, r2, #0
 8009ebe:	6822      	ldr	r2, [r4, #0]
 8009ec0:	bf18      	it	ne
 8009ec2:	2301      	movne	r3, #1
 8009ec4:	0692      	lsls	r2, r2, #26
 8009ec6:	d42b      	bmi.n	8009f20 <_printf_common+0xb0>
 8009ec8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009ecc:	4649      	mov	r1, r9
 8009ece:	4638      	mov	r0, r7
 8009ed0:	47c0      	blx	r8
 8009ed2:	3001      	adds	r0, #1
 8009ed4:	d01e      	beq.n	8009f14 <_printf_common+0xa4>
 8009ed6:	6823      	ldr	r3, [r4, #0]
 8009ed8:	6922      	ldr	r2, [r4, #16]
 8009eda:	f003 0306 	and.w	r3, r3, #6
 8009ede:	2b04      	cmp	r3, #4
 8009ee0:	bf02      	ittt	eq
 8009ee2:	68e5      	ldreq	r5, [r4, #12]
 8009ee4:	6833      	ldreq	r3, [r6, #0]
 8009ee6:	1aed      	subeq	r5, r5, r3
 8009ee8:	68a3      	ldr	r3, [r4, #8]
 8009eea:	bf0c      	ite	eq
 8009eec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009ef0:	2500      	movne	r5, #0
 8009ef2:	4293      	cmp	r3, r2
 8009ef4:	bfc4      	itt	gt
 8009ef6:	1a9b      	subgt	r3, r3, r2
 8009ef8:	18ed      	addgt	r5, r5, r3
 8009efa:	2600      	movs	r6, #0
 8009efc:	341a      	adds	r4, #26
 8009efe:	42b5      	cmp	r5, r6
 8009f00:	d11a      	bne.n	8009f38 <_printf_common+0xc8>
 8009f02:	2000      	movs	r0, #0
 8009f04:	e008      	b.n	8009f18 <_printf_common+0xa8>
 8009f06:	2301      	movs	r3, #1
 8009f08:	4652      	mov	r2, sl
 8009f0a:	4649      	mov	r1, r9
 8009f0c:	4638      	mov	r0, r7
 8009f0e:	47c0      	blx	r8
 8009f10:	3001      	adds	r0, #1
 8009f12:	d103      	bne.n	8009f1c <_printf_common+0xac>
 8009f14:	f04f 30ff 	mov.w	r0, #4294967295
 8009f18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f1c:	3501      	adds	r5, #1
 8009f1e:	e7c6      	b.n	8009eae <_printf_common+0x3e>
 8009f20:	18e1      	adds	r1, r4, r3
 8009f22:	1c5a      	adds	r2, r3, #1
 8009f24:	2030      	movs	r0, #48	; 0x30
 8009f26:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009f2a:	4422      	add	r2, r4
 8009f2c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009f30:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009f34:	3302      	adds	r3, #2
 8009f36:	e7c7      	b.n	8009ec8 <_printf_common+0x58>
 8009f38:	2301      	movs	r3, #1
 8009f3a:	4622      	mov	r2, r4
 8009f3c:	4649      	mov	r1, r9
 8009f3e:	4638      	mov	r0, r7
 8009f40:	47c0      	blx	r8
 8009f42:	3001      	adds	r0, #1
 8009f44:	d0e6      	beq.n	8009f14 <_printf_common+0xa4>
 8009f46:	3601      	adds	r6, #1
 8009f48:	e7d9      	b.n	8009efe <_printf_common+0x8e>
	...

08009f4c <_printf_i>:
 8009f4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f50:	7e0f      	ldrb	r7, [r1, #24]
 8009f52:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009f54:	2f78      	cmp	r7, #120	; 0x78
 8009f56:	4691      	mov	r9, r2
 8009f58:	4680      	mov	r8, r0
 8009f5a:	460c      	mov	r4, r1
 8009f5c:	469a      	mov	sl, r3
 8009f5e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009f62:	d807      	bhi.n	8009f74 <_printf_i+0x28>
 8009f64:	2f62      	cmp	r7, #98	; 0x62
 8009f66:	d80a      	bhi.n	8009f7e <_printf_i+0x32>
 8009f68:	2f00      	cmp	r7, #0
 8009f6a:	f000 80d4 	beq.w	800a116 <_printf_i+0x1ca>
 8009f6e:	2f58      	cmp	r7, #88	; 0x58
 8009f70:	f000 80c0 	beq.w	800a0f4 <_printf_i+0x1a8>
 8009f74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009f78:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009f7c:	e03a      	b.n	8009ff4 <_printf_i+0xa8>
 8009f7e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009f82:	2b15      	cmp	r3, #21
 8009f84:	d8f6      	bhi.n	8009f74 <_printf_i+0x28>
 8009f86:	a101      	add	r1, pc, #4	; (adr r1, 8009f8c <_printf_i+0x40>)
 8009f88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009f8c:	08009fe5 	.word	0x08009fe5
 8009f90:	08009ff9 	.word	0x08009ff9
 8009f94:	08009f75 	.word	0x08009f75
 8009f98:	08009f75 	.word	0x08009f75
 8009f9c:	08009f75 	.word	0x08009f75
 8009fa0:	08009f75 	.word	0x08009f75
 8009fa4:	08009ff9 	.word	0x08009ff9
 8009fa8:	08009f75 	.word	0x08009f75
 8009fac:	08009f75 	.word	0x08009f75
 8009fb0:	08009f75 	.word	0x08009f75
 8009fb4:	08009f75 	.word	0x08009f75
 8009fb8:	0800a0fd 	.word	0x0800a0fd
 8009fbc:	0800a025 	.word	0x0800a025
 8009fc0:	0800a0b7 	.word	0x0800a0b7
 8009fc4:	08009f75 	.word	0x08009f75
 8009fc8:	08009f75 	.word	0x08009f75
 8009fcc:	0800a11f 	.word	0x0800a11f
 8009fd0:	08009f75 	.word	0x08009f75
 8009fd4:	0800a025 	.word	0x0800a025
 8009fd8:	08009f75 	.word	0x08009f75
 8009fdc:	08009f75 	.word	0x08009f75
 8009fe0:	0800a0bf 	.word	0x0800a0bf
 8009fe4:	682b      	ldr	r3, [r5, #0]
 8009fe6:	1d1a      	adds	r2, r3, #4
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	602a      	str	r2, [r5, #0]
 8009fec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009ff0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009ff4:	2301      	movs	r3, #1
 8009ff6:	e09f      	b.n	800a138 <_printf_i+0x1ec>
 8009ff8:	6820      	ldr	r0, [r4, #0]
 8009ffa:	682b      	ldr	r3, [r5, #0]
 8009ffc:	0607      	lsls	r7, r0, #24
 8009ffe:	f103 0104 	add.w	r1, r3, #4
 800a002:	6029      	str	r1, [r5, #0]
 800a004:	d501      	bpl.n	800a00a <_printf_i+0xbe>
 800a006:	681e      	ldr	r6, [r3, #0]
 800a008:	e003      	b.n	800a012 <_printf_i+0xc6>
 800a00a:	0646      	lsls	r6, r0, #25
 800a00c:	d5fb      	bpl.n	800a006 <_printf_i+0xba>
 800a00e:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a012:	2e00      	cmp	r6, #0
 800a014:	da03      	bge.n	800a01e <_printf_i+0xd2>
 800a016:	232d      	movs	r3, #45	; 0x2d
 800a018:	4276      	negs	r6, r6
 800a01a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a01e:	485a      	ldr	r0, [pc, #360]	; (800a188 <_printf_i+0x23c>)
 800a020:	230a      	movs	r3, #10
 800a022:	e012      	b.n	800a04a <_printf_i+0xfe>
 800a024:	682b      	ldr	r3, [r5, #0]
 800a026:	6820      	ldr	r0, [r4, #0]
 800a028:	1d19      	adds	r1, r3, #4
 800a02a:	6029      	str	r1, [r5, #0]
 800a02c:	0605      	lsls	r5, r0, #24
 800a02e:	d501      	bpl.n	800a034 <_printf_i+0xe8>
 800a030:	681e      	ldr	r6, [r3, #0]
 800a032:	e002      	b.n	800a03a <_printf_i+0xee>
 800a034:	0641      	lsls	r1, r0, #25
 800a036:	d5fb      	bpl.n	800a030 <_printf_i+0xe4>
 800a038:	881e      	ldrh	r6, [r3, #0]
 800a03a:	4853      	ldr	r0, [pc, #332]	; (800a188 <_printf_i+0x23c>)
 800a03c:	2f6f      	cmp	r7, #111	; 0x6f
 800a03e:	bf0c      	ite	eq
 800a040:	2308      	moveq	r3, #8
 800a042:	230a      	movne	r3, #10
 800a044:	2100      	movs	r1, #0
 800a046:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a04a:	6865      	ldr	r5, [r4, #4]
 800a04c:	60a5      	str	r5, [r4, #8]
 800a04e:	2d00      	cmp	r5, #0
 800a050:	bfa2      	ittt	ge
 800a052:	6821      	ldrge	r1, [r4, #0]
 800a054:	f021 0104 	bicge.w	r1, r1, #4
 800a058:	6021      	strge	r1, [r4, #0]
 800a05a:	b90e      	cbnz	r6, 800a060 <_printf_i+0x114>
 800a05c:	2d00      	cmp	r5, #0
 800a05e:	d04b      	beq.n	800a0f8 <_printf_i+0x1ac>
 800a060:	4615      	mov	r5, r2
 800a062:	fbb6 f1f3 	udiv	r1, r6, r3
 800a066:	fb03 6711 	mls	r7, r3, r1, r6
 800a06a:	5dc7      	ldrb	r7, [r0, r7]
 800a06c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a070:	4637      	mov	r7, r6
 800a072:	42bb      	cmp	r3, r7
 800a074:	460e      	mov	r6, r1
 800a076:	d9f4      	bls.n	800a062 <_printf_i+0x116>
 800a078:	2b08      	cmp	r3, #8
 800a07a:	d10b      	bne.n	800a094 <_printf_i+0x148>
 800a07c:	6823      	ldr	r3, [r4, #0]
 800a07e:	07de      	lsls	r6, r3, #31
 800a080:	d508      	bpl.n	800a094 <_printf_i+0x148>
 800a082:	6923      	ldr	r3, [r4, #16]
 800a084:	6861      	ldr	r1, [r4, #4]
 800a086:	4299      	cmp	r1, r3
 800a088:	bfde      	ittt	le
 800a08a:	2330      	movle	r3, #48	; 0x30
 800a08c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a090:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a094:	1b52      	subs	r2, r2, r5
 800a096:	6122      	str	r2, [r4, #16]
 800a098:	f8cd a000 	str.w	sl, [sp]
 800a09c:	464b      	mov	r3, r9
 800a09e:	aa03      	add	r2, sp, #12
 800a0a0:	4621      	mov	r1, r4
 800a0a2:	4640      	mov	r0, r8
 800a0a4:	f7ff fee4 	bl	8009e70 <_printf_common>
 800a0a8:	3001      	adds	r0, #1
 800a0aa:	d14a      	bne.n	800a142 <_printf_i+0x1f6>
 800a0ac:	f04f 30ff 	mov.w	r0, #4294967295
 800a0b0:	b004      	add	sp, #16
 800a0b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0b6:	6823      	ldr	r3, [r4, #0]
 800a0b8:	f043 0320 	orr.w	r3, r3, #32
 800a0bc:	6023      	str	r3, [r4, #0]
 800a0be:	4833      	ldr	r0, [pc, #204]	; (800a18c <_printf_i+0x240>)
 800a0c0:	2778      	movs	r7, #120	; 0x78
 800a0c2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a0c6:	6823      	ldr	r3, [r4, #0]
 800a0c8:	6829      	ldr	r1, [r5, #0]
 800a0ca:	061f      	lsls	r7, r3, #24
 800a0cc:	f851 6b04 	ldr.w	r6, [r1], #4
 800a0d0:	d402      	bmi.n	800a0d8 <_printf_i+0x18c>
 800a0d2:	065f      	lsls	r7, r3, #25
 800a0d4:	bf48      	it	mi
 800a0d6:	b2b6      	uxthmi	r6, r6
 800a0d8:	07df      	lsls	r7, r3, #31
 800a0da:	bf48      	it	mi
 800a0dc:	f043 0320 	orrmi.w	r3, r3, #32
 800a0e0:	6029      	str	r1, [r5, #0]
 800a0e2:	bf48      	it	mi
 800a0e4:	6023      	strmi	r3, [r4, #0]
 800a0e6:	b91e      	cbnz	r6, 800a0f0 <_printf_i+0x1a4>
 800a0e8:	6823      	ldr	r3, [r4, #0]
 800a0ea:	f023 0320 	bic.w	r3, r3, #32
 800a0ee:	6023      	str	r3, [r4, #0]
 800a0f0:	2310      	movs	r3, #16
 800a0f2:	e7a7      	b.n	800a044 <_printf_i+0xf8>
 800a0f4:	4824      	ldr	r0, [pc, #144]	; (800a188 <_printf_i+0x23c>)
 800a0f6:	e7e4      	b.n	800a0c2 <_printf_i+0x176>
 800a0f8:	4615      	mov	r5, r2
 800a0fa:	e7bd      	b.n	800a078 <_printf_i+0x12c>
 800a0fc:	682b      	ldr	r3, [r5, #0]
 800a0fe:	6826      	ldr	r6, [r4, #0]
 800a100:	6961      	ldr	r1, [r4, #20]
 800a102:	1d18      	adds	r0, r3, #4
 800a104:	6028      	str	r0, [r5, #0]
 800a106:	0635      	lsls	r5, r6, #24
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	d501      	bpl.n	800a110 <_printf_i+0x1c4>
 800a10c:	6019      	str	r1, [r3, #0]
 800a10e:	e002      	b.n	800a116 <_printf_i+0x1ca>
 800a110:	0670      	lsls	r0, r6, #25
 800a112:	d5fb      	bpl.n	800a10c <_printf_i+0x1c0>
 800a114:	8019      	strh	r1, [r3, #0]
 800a116:	2300      	movs	r3, #0
 800a118:	6123      	str	r3, [r4, #16]
 800a11a:	4615      	mov	r5, r2
 800a11c:	e7bc      	b.n	800a098 <_printf_i+0x14c>
 800a11e:	682b      	ldr	r3, [r5, #0]
 800a120:	1d1a      	adds	r2, r3, #4
 800a122:	602a      	str	r2, [r5, #0]
 800a124:	681d      	ldr	r5, [r3, #0]
 800a126:	6862      	ldr	r2, [r4, #4]
 800a128:	2100      	movs	r1, #0
 800a12a:	4628      	mov	r0, r5
 800a12c:	f7f6 f850 	bl	80001d0 <memchr>
 800a130:	b108      	cbz	r0, 800a136 <_printf_i+0x1ea>
 800a132:	1b40      	subs	r0, r0, r5
 800a134:	6060      	str	r0, [r4, #4]
 800a136:	6863      	ldr	r3, [r4, #4]
 800a138:	6123      	str	r3, [r4, #16]
 800a13a:	2300      	movs	r3, #0
 800a13c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a140:	e7aa      	b.n	800a098 <_printf_i+0x14c>
 800a142:	6923      	ldr	r3, [r4, #16]
 800a144:	462a      	mov	r2, r5
 800a146:	4649      	mov	r1, r9
 800a148:	4640      	mov	r0, r8
 800a14a:	47d0      	blx	sl
 800a14c:	3001      	adds	r0, #1
 800a14e:	d0ad      	beq.n	800a0ac <_printf_i+0x160>
 800a150:	6823      	ldr	r3, [r4, #0]
 800a152:	079b      	lsls	r3, r3, #30
 800a154:	d413      	bmi.n	800a17e <_printf_i+0x232>
 800a156:	68e0      	ldr	r0, [r4, #12]
 800a158:	9b03      	ldr	r3, [sp, #12]
 800a15a:	4298      	cmp	r0, r3
 800a15c:	bfb8      	it	lt
 800a15e:	4618      	movlt	r0, r3
 800a160:	e7a6      	b.n	800a0b0 <_printf_i+0x164>
 800a162:	2301      	movs	r3, #1
 800a164:	4632      	mov	r2, r6
 800a166:	4649      	mov	r1, r9
 800a168:	4640      	mov	r0, r8
 800a16a:	47d0      	blx	sl
 800a16c:	3001      	adds	r0, #1
 800a16e:	d09d      	beq.n	800a0ac <_printf_i+0x160>
 800a170:	3501      	adds	r5, #1
 800a172:	68e3      	ldr	r3, [r4, #12]
 800a174:	9903      	ldr	r1, [sp, #12]
 800a176:	1a5b      	subs	r3, r3, r1
 800a178:	42ab      	cmp	r3, r5
 800a17a:	dcf2      	bgt.n	800a162 <_printf_i+0x216>
 800a17c:	e7eb      	b.n	800a156 <_printf_i+0x20a>
 800a17e:	2500      	movs	r5, #0
 800a180:	f104 0619 	add.w	r6, r4, #25
 800a184:	e7f5      	b.n	800a172 <_printf_i+0x226>
 800a186:	bf00      	nop
 800a188:	0800d30b 	.word	0x0800d30b
 800a18c:	0800d31c 	.word	0x0800d31c

0800a190 <std>:
 800a190:	2300      	movs	r3, #0
 800a192:	b510      	push	{r4, lr}
 800a194:	4604      	mov	r4, r0
 800a196:	e9c0 3300 	strd	r3, r3, [r0]
 800a19a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a19e:	6083      	str	r3, [r0, #8]
 800a1a0:	8181      	strh	r1, [r0, #12]
 800a1a2:	6643      	str	r3, [r0, #100]	; 0x64
 800a1a4:	81c2      	strh	r2, [r0, #14]
 800a1a6:	6183      	str	r3, [r0, #24]
 800a1a8:	4619      	mov	r1, r3
 800a1aa:	2208      	movs	r2, #8
 800a1ac:	305c      	adds	r0, #92	; 0x5c
 800a1ae:	f000 fa19 	bl	800a5e4 <memset>
 800a1b2:	4b0d      	ldr	r3, [pc, #52]	; (800a1e8 <std+0x58>)
 800a1b4:	6263      	str	r3, [r4, #36]	; 0x24
 800a1b6:	4b0d      	ldr	r3, [pc, #52]	; (800a1ec <std+0x5c>)
 800a1b8:	62a3      	str	r3, [r4, #40]	; 0x28
 800a1ba:	4b0d      	ldr	r3, [pc, #52]	; (800a1f0 <std+0x60>)
 800a1bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a1be:	4b0d      	ldr	r3, [pc, #52]	; (800a1f4 <std+0x64>)
 800a1c0:	6323      	str	r3, [r4, #48]	; 0x30
 800a1c2:	4b0d      	ldr	r3, [pc, #52]	; (800a1f8 <std+0x68>)
 800a1c4:	6224      	str	r4, [r4, #32]
 800a1c6:	429c      	cmp	r4, r3
 800a1c8:	d006      	beq.n	800a1d8 <std+0x48>
 800a1ca:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800a1ce:	4294      	cmp	r4, r2
 800a1d0:	d002      	beq.n	800a1d8 <std+0x48>
 800a1d2:	33d0      	adds	r3, #208	; 0xd0
 800a1d4:	429c      	cmp	r4, r3
 800a1d6:	d105      	bne.n	800a1e4 <std+0x54>
 800a1d8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a1dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1e0:	f000 ba90 	b.w	800a704 <__retarget_lock_init_recursive>
 800a1e4:	bd10      	pop	{r4, pc}
 800a1e6:	bf00      	nop
 800a1e8:	0800a435 	.word	0x0800a435
 800a1ec:	0800a457 	.word	0x0800a457
 800a1f0:	0800a48f 	.word	0x0800a48f
 800a1f4:	0800a4b3 	.word	0x0800a4b3
 800a1f8:	20000628 	.word	0x20000628

0800a1fc <stdio_exit_handler>:
 800a1fc:	4a02      	ldr	r2, [pc, #8]	; (800a208 <stdio_exit_handler+0xc>)
 800a1fe:	4903      	ldr	r1, [pc, #12]	; (800a20c <stdio_exit_handler+0x10>)
 800a200:	4803      	ldr	r0, [pc, #12]	; (800a210 <stdio_exit_handler+0x14>)
 800a202:	f000 b869 	b.w	800a2d8 <_fwalk_sglue>
 800a206:	bf00      	nop
 800a208:	20000020 	.word	0x20000020
 800a20c:	0800c359 	.word	0x0800c359
 800a210:	2000002c 	.word	0x2000002c

0800a214 <cleanup_stdio>:
 800a214:	6841      	ldr	r1, [r0, #4]
 800a216:	4b0c      	ldr	r3, [pc, #48]	; (800a248 <cleanup_stdio+0x34>)
 800a218:	4299      	cmp	r1, r3
 800a21a:	b510      	push	{r4, lr}
 800a21c:	4604      	mov	r4, r0
 800a21e:	d001      	beq.n	800a224 <cleanup_stdio+0x10>
 800a220:	f002 f89a 	bl	800c358 <_fflush_r>
 800a224:	68a1      	ldr	r1, [r4, #8]
 800a226:	4b09      	ldr	r3, [pc, #36]	; (800a24c <cleanup_stdio+0x38>)
 800a228:	4299      	cmp	r1, r3
 800a22a:	d002      	beq.n	800a232 <cleanup_stdio+0x1e>
 800a22c:	4620      	mov	r0, r4
 800a22e:	f002 f893 	bl	800c358 <_fflush_r>
 800a232:	68e1      	ldr	r1, [r4, #12]
 800a234:	4b06      	ldr	r3, [pc, #24]	; (800a250 <cleanup_stdio+0x3c>)
 800a236:	4299      	cmp	r1, r3
 800a238:	d004      	beq.n	800a244 <cleanup_stdio+0x30>
 800a23a:	4620      	mov	r0, r4
 800a23c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a240:	f002 b88a 	b.w	800c358 <_fflush_r>
 800a244:	bd10      	pop	{r4, pc}
 800a246:	bf00      	nop
 800a248:	20000628 	.word	0x20000628
 800a24c:	20000690 	.word	0x20000690
 800a250:	200006f8 	.word	0x200006f8

0800a254 <global_stdio_init.part.0>:
 800a254:	b510      	push	{r4, lr}
 800a256:	4b0b      	ldr	r3, [pc, #44]	; (800a284 <global_stdio_init.part.0+0x30>)
 800a258:	4c0b      	ldr	r4, [pc, #44]	; (800a288 <global_stdio_init.part.0+0x34>)
 800a25a:	4a0c      	ldr	r2, [pc, #48]	; (800a28c <global_stdio_init.part.0+0x38>)
 800a25c:	601a      	str	r2, [r3, #0]
 800a25e:	4620      	mov	r0, r4
 800a260:	2200      	movs	r2, #0
 800a262:	2104      	movs	r1, #4
 800a264:	f7ff ff94 	bl	800a190 <std>
 800a268:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a26c:	2201      	movs	r2, #1
 800a26e:	2109      	movs	r1, #9
 800a270:	f7ff ff8e 	bl	800a190 <std>
 800a274:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a278:	2202      	movs	r2, #2
 800a27a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a27e:	2112      	movs	r1, #18
 800a280:	f7ff bf86 	b.w	800a190 <std>
 800a284:	20000760 	.word	0x20000760
 800a288:	20000628 	.word	0x20000628
 800a28c:	0800a1fd 	.word	0x0800a1fd

0800a290 <__sfp_lock_acquire>:
 800a290:	4801      	ldr	r0, [pc, #4]	; (800a298 <__sfp_lock_acquire+0x8>)
 800a292:	f000 ba38 	b.w	800a706 <__retarget_lock_acquire_recursive>
 800a296:	bf00      	nop
 800a298:	20000769 	.word	0x20000769

0800a29c <__sfp_lock_release>:
 800a29c:	4801      	ldr	r0, [pc, #4]	; (800a2a4 <__sfp_lock_release+0x8>)
 800a29e:	f000 ba33 	b.w	800a708 <__retarget_lock_release_recursive>
 800a2a2:	bf00      	nop
 800a2a4:	20000769 	.word	0x20000769

0800a2a8 <__sinit>:
 800a2a8:	b510      	push	{r4, lr}
 800a2aa:	4604      	mov	r4, r0
 800a2ac:	f7ff fff0 	bl	800a290 <__sfp_lock_acquire>
 800a2b0:	6a23      	ldr	r3, [r4, #32]
 800a2b2:	b11b      	cbz	r3, 800a2bc <__sinit+0x14>
 800a2b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2b8:	f7ff bff0 	b.w	800a29c <__sfp_lock_release>
 800a2bc:	4b04      	ldr	r3, [pc, #16]	; (800a2d0 <__sinit+0x28>)
 800a2be:	6223      	str	r3, [r4, #32]
 800a2c0:	4b04      	ldr	r3, [pc, #16]	; (800a2d4 <__sinit+0x2c>)
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d1f5      	bne.n	800a2b4 <__sinit+0xc>
 800a2c8:	f7ff ffc4 	bl	800a254 <global_stdio_init.part.0>
 800a2cc:	e7f2      	b.n	800a2b4 <__sinit+0xc>
 800a2ce:	bf00      	nop
 800a2d0:	0800a215 	.word	0x0800a215
 800a2d4:	20000760 	.word	0x20000760

0800a2d8 <_fwalk_sglue>:
 800a2d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2dc:	4607      	mov	r7, r0
 800a2de:	4688      	mov	r8, r1
 800a2e0:	4614      	mov	r4, r2
 800a2e2:	2600      	movs	r6, #0
 800a2e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a2e8:	f1b9 0901 	subs.w	r9, r9, #1
 800a2ec:	d505      	bpl.n	800a2fa <_fwalk_sglue+0x22>
 800a2ee:	6824      	ldr	r4, [r4, #0]
 800a2f0:	2c00      	cmp	r4, #0
 800a2f2:	d1f7      	bne.n	800a2e4 <_fwalk_sglue+0xc>
 800a2f4:	4630      	mov	r0, r6
 800a2f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2fa:	89ab      	ldrh	r3, [r5, #12]
 800a2fc:	2b01      	cmp	r3, #1
 800a2fe:	d907      	bls.n	800a310 <_fwalk_sglue+0x38>
 800a300:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a304:	3301      	adds	r3, #1
 800a306:	d003      	beq.n	800a310 <_fwalk_sglue+0x38>
 800a308:	4629      	mov	r1, r5
 800a30a:	4638      	mov	r0, r7
 800a30c:	47c0      	blx	r8
 800a30e:	4306      	orrs	r6, r0
 800a310:	3568      	adds	r5, #104	; 0x68
 800a312:	e7e9      	b.n	800a2e8 <_fwalk_sglue+0x10>

0800a314 <_puts_r>:
 800a314:	6a03      	ldr	r3, [r0, #32]
 800a316:	b570      	push	{r4, r5, r6, lr}
 800a318:	6884      	ldr	r4, [r0, #8]
 800a31a:	4605      	mov	r5, r0
 800a31c:	460e      	mov	r6, r1
 800a31e:	b90b      	cbnz	r3, 800a324 <_puts_r+0x10>
 800a320:	f7ff ffc2 	bl	800a2a8 <__sinit>
 800a324:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a326:	07db      	lsls	r3, r3, #31
 800a328:	d405      	bmi.n	800a336 <_puts_r+0x22>
 800a32a:	89a3      	ldrh	r3, [r4, #12]
 800a32c:	0598      	lsls	r0, r3, #22
 800a32e:	d402      	bmi.n	800a336 <_puts_r+0x22>
 800a330:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a332:	f000 f9e8 	bl	800a706 <__retarget_lock_acquire_recursive>
 800a336:	89a3      	ldrh	r3, [r4, #12]
 800a338:	0719      	lsls	r1, r3, #28
 800a33a:	d513      	bpl.n	800a364 <_puts_r+0x50>
 800a33c:	6923      	ldr	r3, [r4, #16]
 800a33e:	b18b      	cbz	r3, 800a364 <_puts_r+0x50>
 800a340:	3e01      	subs	r6, #1
 800a342:	68a3      	ldr	r3, [r4, #8]
 800a344:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a348:	3b01      	subs	r3, #1
 800a34a:	60a3      	str	r3, [r4, #8]
 800a34c:	b9e9      	cbnz	r1, 800a38a <_puts_r+0x76>
 800a34e:	2b00      	cmp	r3, #0
 800a350:	da2e      	bge.n	800a3b0 <_puts_r+0x9c>
 800a352:	4622      	mov	r2, r4
 800a354:	210a      	movs	r1, #10
 800a356:	4628      	mov	r0, r5
 800a358:	f000 f8af 	bl	800a4ba <__swbuf_r>
 800a35c:	3001      	adds	r0, #1
 800a35e:	d007      	beq.n	800a370 <_puts_r+0x5c>
 800a360:	250a      	movs	r5, #10
 800a362:	e007      	b.n	800a374 <_puts_r+0x60>
 800a364:	4621      	mov	r1, r4
 800a366:	4628      	mov	r0, r5
 800a368:	f000 f8e4 	bl	800a534 <__swsetup_r>
 800a36c:	2800      	cmp	r0, #0
 800a36e:	d0e7      	beq.n	800a340 <_puts_r+0x2c>
 800a370:	f04f 35ff 	mov.w	r5, #4294967295
 800a374:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a376:	07da      	lsls	r2, r3, #31
 800a378:	d405      	bmi.n	800a386 <_puts_r+0x72>
 800a37a:	89a3      	ldrh	r3, [r4, #12]
 800a37c:	059b      	lsls	r3, r3, #22
 800a37e:	d402      	bmi.n	800a386 <_puts_r+0x72>
 800a380:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a382:	f000 f9c1 	bl	800a708 <__retarget_lock_release_recursive>
 800a386:	4628      	mov	r0, r5
 800a388:	bd70      	pop	{r4, r5, r6, pc}
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	da04      	bge.n	800a398 <_puts_r+0x84>
 800a38e:	69a2      	ldr	r2, [r4, #24]
 800a390:	429a      	cmp	r2, r3
 800a392:	dc06      	bgt.n	800a3a2 <_puts_r+0x8e>
 800a394:	290a      	cmp	r1, #10
 800a396:	d004      	beq.n	800a3a2 <_puts_r+0x8e>
 800a398:	6823      	ldr	r3, [r4, #0]
 800a39a:	1c5a      	adds	r2, r3, #1
 800a39c:	6022      	str	r2, [r4, #0]
 800a39e:	7019      	strb	r1, [r3, #0]
 800a3a0:	e7cf      	b.n	800a342 <_puts_r+0x2e>
 800a3a2:	4622      	mov	r2, r4
 800a3a4:	4628      	mov	r0, r5
 800a3a6:	f000 f888 	bl	800a4ba <__swbuf_r>
 800a3aa:	3001      	adds	r0, #1
 800a3ac:	d1c9      	bne.n	800a342 <_puts_r+0x2e>
 800a3ae:	e7df      	b.n	800a370 <_puts_r+0x5c>
 800a3b0:	6823      	ldr	r3, [r4, #0]
 800a3b2:	250a      	movs	r5, #10
 800a3b4:	1c5a      	adds	r2, r3, #1
 800a3b6:	6022      	str	r2, [r4, #0]
 800a3b8:	701d      	strb	r5, [r3, #0]
 800a3ba:	e7db      	b.n	800a374 <_puts_r+0x60>

0800a3bc <puts>:
 800a3bc:	4b02      	ldr	r3, [pc, #8]	; (800a3c8 <puts+0xc>)
 800a3be:	4601      	mov	r1, r0
 800a3c0:	6818      	ldr	r0, [r3, #0]
 800a3c2:	f7ff bfa7 	b.w	800a314 <_puts_r>
 800a3c6:	bf00      	nop
 800a3c8:	20000078 	.word	0x20000078

0800a3cc <sniprintf>:
 800a3cc:	b40c      	push	{r2, r3}
 800a3ce:	b530      	push	{r4, r5, lr}
 800a3d0:	4b17      	ldr	r3, [pc, #92]	; (800a430 <sniprintf+0x64>)
 800a3d2:	1e0c      	subs	r4, r1, #0
 800a3d4:	681d      	ldr	r5, [r3, #0]
 800a3d6:	b09d      	sub	sp, #116	; 0x74
 800a3d8:	da08      	bge.n	800a3ec <sniprintf+0x20>
 800a3da:	238b      	movs	r3, #139	; 0x8b
 800a3dc:	602b      	str	r3, [r5, #0]
 800a3de:	f04f 30ff 	mov.w	r0, #4294967295
 800a3e2:	b01d      	add	sp, #116	; 0x74
 800a3e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a3e8:	b002      	add	sp, #8
 800a3ea:	4770      	bx	lr
 800a3ec:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a3f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a3f4:	bf14      	ite	ne
 800a3f6:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a3fa:	4623      	moveq	r3, r4
 800a3fc:	9304      	str	r3, [sp, #16]
 800a3fe:	9307      	str	r3, [sp, #28]
 800a400:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a404:	9002      	str	r0, [sp, #8]
 800a406:	9006      	str	r0, [sp, #24]
 800a408:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a40c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a40e:	ab21      	add	r3, sp, #132	; 0x84
 800a410:	a902      	add	r1, sp, #8
 800a412:	4628      	mov	r0, r5
 800a414:	9301      	str	r3, [sp, #4]
 800a416:	f001 fcd7 	bl	800bdc8 <_svfiprintf_r>
 800a41a:	1c43      	adds	r3, r0, #1
 800a41c:	bfbc      	itt	lt
 800a41e:	238b      	movlt	r3, #139	; 0x8b
 800a420:	602b      	strlt	r3, [r5, #0]
 800a422:	2c00      	cmp	r4, #0
 800a424:	d0dd      	beq.n	800a3e2 <sniprintf+0x16>
 800a426:	9b02      	ldr	r3, [sp, #8]
 800a428:	2200      	movs	r2, #0
 800a42a:	701a      	strb	r2, [r3, #0]
 800a42c:	e7d9      	b.n	800a3e2 <sniprintf+0x16>
 800a42e:	bf00      	nop
 800a430:	20000078 	.word	0x20000078

0800a434 <__sread>:
 800a434:	b510      	push	{r4, lr}
 800a436:	460c      	mov	r4, r1
 800a438:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a43c:	f000 f914 	bl	800a668 <_read_r>
 800a440:	2800      	cmp	r0, #0
 800a442:	bfab      	itete	ge
 800a444:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a446:	89a3      	ldrhlt	r3, [r4, #12]
 800a448:	181b      	addge	r3, r3, r0
 800a44a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a44e:	bfac      	ite	ge
 800a450:	6563      	strge	r3, [r4, #84]	; 0x54
 800a452:	81a3      	strhlt	r3, [r4, #12]
 800a454:	bd10      	pop	{r4, pc}

0800a456 <__swrite>:
 800a456:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a45a:	461f      	mov	r7, r3
 800a45c:	898b      	ldrh	r3, [r1, #12]
 800a45e:	05db      	lsls	r3, r3, #23
 800a460:	4605      	mov	r5, r0
 800a462:	460c      	mov	r4, r1
 800a464:	4616      	mov	r6, r2
 800a466:	d505      	bpl.n	800a474 <__swrite+0x1e>
 800a468:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a46c:	2302      	movs	r3, #2
 800a46e:	2200      	movs	r2, #0
 800a470:	f000 f8e8 	bl	800a644 <_lseek_r>
 800a474:	89a3      	ldrh	r3, [r4, #12]
 800a476:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a47a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a47e:	81a3      	strh	r3, [r4, #12]
 800a480:	4632      	mov	r2, r6
 800a482:	463b      	mov	r3, r7
 800a484:	4628      	mov	r0, r5
 800a486:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a48a:	f000 b8ff 	b.w	800a68c <_write_r>

0800a48e <__sseek>:
 800a48e:	b510      	push	{r4, lr}
 800a490:	460c      	mov	r4, r1
 800a492:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a496:	f000 f8d5 	bl	800a644 <_lseek_r>
 800a49a:	1c43      	adds	r3, r0, #1
 800a49c:	89a3      	ldrh	r3, [r4, #12]
 800a49e:	bf15      	itete	ne
 800a4a0:	6560      	strne	r0, [r4, #84]	; 0x54
 800a4a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a4a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a4aa:	81a3      	strheq	r3, [r4, #12]
 800a4ac:	bf18      	it	ne
 800a4ae:	81a3      	strhne	r3, [r4, #12]
 800a4b0:	bd10      	pop	{r4, pc}

0800a4b2 <__sclose>:
 800a4b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4b6:	f000 b8b5 	b.w	800a624 <_close_r>

0800a4ba <__swbuf_r>:
 800a4ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4bc:	460e      	mov	r6, r1
 800a4be:	4614      	mov	r4, r2
 800a4c0:	4605      	mov	r5, r0
 800a4c2:	b118      	cbz	r0, 800a4cc <__swbuf_r+0x12>
 800a4c4:	6a03      	ldr	r3, [r0, #32]
 800a4c6:	b90b      	cbnz	r3, 800a4cc <__swbuf_r+0x12>
 800a4c8:	f7ff feee 	bl	800a2a8 <__sinit>
 800a4cc:	69a3      	ldr	r3, [r4, #24]
 800a4ce:	60a3      	str	r3, [r4, #8]
 800a4d0:	89a3      	ldrh	r3, [r4, #12]
 800a4d2:	071a      	lsls	r2, r3, #28
 800a4d4:	d525      	bpl.n	800a522 <__swbuf_r+0x68>
 800a4d6:	6923      	ldr	r3, [r4, #16]
 800a4d8:	b31b      	cbz	r3, 800a522 <__swbuf_r+0x68>
 800a4da:	6823      	ldr	r3, [r4, #0]
 800a4dc:	6922      	ldr	r2, [r4, #16]
 800a4de:	1a98      	subs	r0, r3, r2
 800a4e0:	6963      	ldr	r3, [r4, #20]
 800a4e2:	b2f6      	uxtb	r6, r6
 800a4e4:	4283      	cmp	r3, r0
 800a4e6:	4637      	mov	r7, r6
 800a4e8:	dc04      	bgt.n	800a4f4 <__swbuf_r+0x3a>
 800a4ea:	4621      	mov	r1, r4
 800a4ec:	4628      	mov	r0, r5
 800a4ee:	f001 ff33 	bl	800c358 <_fflush_r>
 800a4f2:	b9e0      	cbnz	r0, 800a52e <__swbuf_r+0x74>
 800a4f4:	68a3      	ldr	r3, [r4, #8]
 800a4f6:	3b01      	subs	r3, #1
 800a4f8:	60a3      	str	r3, [r4, #8]
 800a4fa:	6823      	ldr	r3, [r4, #0]
 800a4fc:	1c5a      	adds	r2, r3, #1
 800a4fe:	6022      	str	r2, [r4, #0]
 800a500:	701e      	strb	r6, [r3, #0]
 800a502:	6962      	ldr	r2, [r4, #20]
 800a504:	1c43      	adds	r3, r0, #1
 800a506:	429a      	cmp	r2, r3
 800a508:	d004      	beq.n	800a514 <__swbuf_r+0x5a>
 800a50a:	89a3      	ldrh	r3, [r4, #12]
 800a50c:	07db      	lsls	r3, r3, #31
 800a50e:	d506      	bpl.n	800a51e <__swbuf_r+0x64>
 800a510:	2e0a      	cmp	r6, #10
 800a512:	d104      	bne.n	800a51e <__swbuf_r+0x64>
 800a514:	4621      	mov	r1, r4
 800a516:	4628      	mov	r0, r5
 800a518:	f001 ff1e 	bl	800c358 <_fflush_r>
 800a51c:	b938      	cbnz	r0, 800a52e <__swbuf_r+0x74>
 800a51e:	4638      	mov	r0, r7
 800a520:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a522:	4621      	mov	r1, r4
 800a524:	4628      	mov	r0, r5
 800a526:	f000 f805 	bl	800a534 <__swsetup_r>
 800a52a:	2800      	cmp	r0, #0
 800a52c:	d0d5      	beq.n	800a4da <__swbuf_r+0x20>
 800a52e:	f04f 37ff 	mov.w	r7, #4294967295
 800a532:	e7f4      	b.n	800a51e <__swbuf_r+0x64>

0800a534 <__swsetup_r>:
 800a534:	b538      	push	{r3, r4, r5, lr}
 800a536:	4b2a      	ldr	r3, [pc, #168]	; (800a5e0 <__swsetup_r+0xac>)
 800a538:	4605      	mov	r5, r0
 800a53a:	6818      	ldr	r0, [r3, #0]
 800a53c:	460c      	mov	r4, r1
 800a53e:	b118      	cbz	r0, 800a548 <__swsetup_r+0x14>
 800a540:	6a03      	ldr	r3, [r0, #32]
 800a542:	b90b      	cbnz	r3, 800a548 <__swsetup_r+0x14>
 800a544:	f7ff feb0 	bl	800a2a8 <__sinit>
 800a548:	89a3      	ldrh	r3, [r4, #12]
 800a54a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a54e:	0718      	lsls	r0, r3, #28
 800a550:	d422      	bmi.n	800a598 <__swsetup_r+0x64>
 800a552:	06d9      	lsls	r1, r3, #27
 800a554:	d407      	bmi.n	800a566 <__swsetup_r+0x32>
 800a556:	2309      	movs	r3, #9
 800a558:	602b      	str	r3, [r5, #0]
 800a55a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a55e:	81a3      	strh	r3, [r4, #12]
 800a560:	f04f 30ff 	mov.w	r0, #4294967295
 800a564:	e034      	b.n	800a5d0 <__swsetup_r+0x9c>
 800a566:	0758      	lsls	r0, r3, #29
 800a568:	d512      	bpl.n	800a590 <__swsetup_r+0x5c>
 800a56a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a56c:	b141      	cbz	r1, 800a580 <__swsetup_r+0x4c>
 800a56e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a572:	4299      	cmp	r1, r3
 800a574:	d002      	beq.n	800a57c <__swsetup_r+0x48>
 800a576:	4628      	mov	r0, r5
 800a578:	f000 ff50 	bl	800b41c <_free_r>
 800a57c:	2300      	movs	r3, #0
 800a57e:	6363      	str	r3, [r4, #52]	; 0x34
 800a580:	89a3      	ldrh	r3, [r4, #12]
 800a582:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a586:	81a3      	strh	r3, [r4, #12]
 800a588:	2300      	movs	r3, #0
 800a58a:	6063      	str	r3, [r4, #4]
 800a58c:	6923      	ldr	r3, [r4, #16]
 800a58e:	6023      	str	r3, [r4, #0]
 800a590:	89a3      	ldrh	r3, [r4, #12]
 800a592:	f043 0308 	orr.w	r3, r3, #8
 800a596:	81a3      	strh	r3, [r4, #12]
 800a598:	6923      	ldr	r3, [r4, #16]
 800a59a:	b94b      	cbnz	r3, 800a5b0 <__swsetup_r+0x7c>
 800a59c:	89a3      	ldrh	r3, [r4, #12]
 800a59e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a5a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a5a6:	d003      	beq.n	800a5b0 <__swsetup_r+0x7c>
 800a5a8:	4621      	mov	r1, r4
 800a5aa:	4628      	mov	r0, r5
 800a5ac:	f001 ff22 	bl	800c3f4 <__smakebuf_r>
 800a5b0:	89a0      	ldrh	r0, [r4, #12]
 800a5b2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a5b6:	f010 0301 	ands.w	r3, r0, #1
 800a5ba:	d00a      	beq.n	800a5d2 <__swsetup_r+0x9e>
 800a5bc:	2300      	movs	r3, #0
 800a5be:	60a3      	str	r3, [r4, #8]
 800a5c0:	6963      	ldr	r3, [r4, #20]
 800a5c2:	425b      	negs	r3, r3
 800a5c4:	61a3      	str	r3, [r4, #24]
 800a5c6:	6923      	ldr	r3, [r4, #16]
 800a5c8:	b943      	cbnz	r3, 800a5dc <__swsetup_r+0xa8>
 800a5ca:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a5ce:	d1c4      	bne.n	800a55a <__swsetup_r+0x26>
 800a5d0:	bd38      	pop	{r3, r4, r5, pc}
 800a5d2:	0781      	lsls	r1, r0, #30
 800a5d4:	bf58      	it	pl
 800a5d6:	6963      	ldrpl	r3, [r4, #20]
 800a5d8:	60a3      	str	r3, [r4, #8]
 800a5da:	e7f4      	b.n	800a5c6 <__swsetup_r+0x92>
 800a5dc:	2000      	movs	r0, #0
 800a5de:	e7f7      	b.n	800a5d0 <__swsetup_r+0x9c>
 800a5e0:	20000078 	.word	0x20000078

0800a5e4 <memset>:
 800a5e4:	4402      	add	r2, r0
 800a5e6:	4603      	mov	r3, r0
 800a5e8:	4293      	cmp	r3, r2
 800a5ea:	d100      	bne.n	800a5ee <memset+0xa>
 800a5ec:	4770      	bx	lr
 800a5ee:	f803 1b01 	strb.w	r1, [r3], #1
 800a5f2:	e7f9      	b.n	800a5e8 <memset+0x4>

0800a5f4 <strncpy>:
 800a5f4:	b510      	push	{r4, lr}
 800a5f6:	3901      	subs	r1, #1
 800a5f8:	4603      	mov	r3, r0
 800a5fa:	b132      	cbz	r2, 800a60a <strncpy+0x16>
 800a5fc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a600:	f803 4b01 	strb.w	r4, [r3], #1
 800a604:	3a01      	subs	r2, #1
 800a606:	2c00      	cmp	r4, #0
 800a608:	d1f7      	bne.n	800a5fa <strncpy+0x6>
 800a60a:	441a      	add	r2, r3
 800a60c:	2100      	movs	r1, #0
 800a60e:	4293      	cmp	r3, r2
 800a610:	d100      	bne.n	800a614 <strncpy+0x20>
 800a612:	bd10      	pop	{r4, pc}
 800a614:	f803 1b01 	strb.w	r1, [r3], #1
 800a618:	e7f9      	b.n	800a60e <strncpy+0x1a>
	...

0800a61c <_localeconv_r>:
 800a61c:	4800      	ldr	r0, [pc, #0]	; (800a620 <_localeconv_r+0x4>)
 800a61e:	4770      	bx	lr
 800a620:	2000016c 	.word	0x2000016c

0800a624 <_close_r>:
 800a624:	b538      	push	{r3, r4, r5, lr}
 800a626:	4d06      	ldr	r5, [pc, #24]	; (800a640 <_close_r+0x1c>)
 800a628:	2300      	movs	r3, #0
 800a62a:	4604      	mov	r4, r0
 800a62c:	4608      	mov	r0, r1
 800a62e:	602b      	str	r3, [r5, #0]
 800a630:	f7f8 ffff 	bl	8003632 <_close>
 800a634:	1c43      	adds	r3, r0, #1
 800a636:	d102      	bne.n	800a63e <_close_r+0x1a>
 800a638:	682b      	ldr	r3, [r5, #0]
 800a63a:	b103      	cbz	r3, 800a63e <_close_r+0x1a>
 800a63c:	6023      	str	r3, [r4, #0]
 800a63e:	bd38      	pop	{r3, r4, r5, pc}
 800a640:	20000764 	.word	0x20000764

0800a644 <_lseek_r>:
 800a644:	b538      	push	{r3, r4, r5, lr}
 800a646:	4d07      	ldr	r5, [pc, #28]	; (800a664 <_lseek_r+0x20>)
 800a648:	4604      	mov	r4, r0
 800a64a:	4608      	mov	r0, r1
 800a64c:	4611      	mov	r1, r2
 800a64e:	2200      	movs	r2, #0
 800a650:	602a      	str	r2, [r5, #0]
 800a652:	461a      	mov	r2, r3
 800a654:	f7f9 f814 	bl	8003680 <_lseek>
 800a658:	1c43      	adds	r3, r0, #1
 800a65a:	d102      	bne.n	800a662 <_lseek_r+0x1e>
 800a65c:	682b      	ldr	r3, [r5, #0]
 800a65e:	b103      	cbz	r3, 800a662 <_lseek_r+0x1e>
 800a660:	6023      	str	r3, [r4, #0]
 800a662:	bd38      	pop	{r3, r4, r5, pc}
 800a664:	20000764 	.word	0x20000764

0800a668 <_read_r>:
 800a668:	b538      	push	{r3, r4, r5, lr}
 800a66a:	4d07      	ldr	r5, [pc, #28]	; (800a688 <_read_r+0x20>)
 800a66c:	4604      	mov	r4, r0
 800a66e:	4608      	mov	r0, r1
 800a670:	4611      	mov	r1, r2
 800a672:	2200      	movs	r2, #0
 800a674:	602a      	str	r2, [r5, #0]
 800a676:	461a      	mov	r2, r3
 800a678:	f7f8 ffa2 	bl	80035c0 <_read>
 800a67c:	1c43      	adds	r3, r0, #1
 800a67e:	d102      	bne.n	800a686 <_read_r+0x1e>
 800a680:	682b      	ldr	r3, [r5, #0]
 800a682:	b103      	cbz	r3, 800a686 <_read_r+0x1e>
 800a684:	6023      	str	r3, [r4, #0]
 800a686:	bd38      	pop	{r3, r4, r5, pc}
 800a688:	20000764 	.word	0x20000764

0800a68c <_write_r>:
 800a68c:	b538      	push	{r3, r4, r5, lr}
 800a68e:	4d07      	ldr	r5, [pc, #28]	; (800a6ac <_write_r+0x20>)
 800a690:	4604      	mov	r4, r0
 800a692:	4608      	mov	r0, r1
 800a694:	4611      	mov	r1, r2
 800a696:	2200      	movs	r2, #0
 800a698:	602a      	str	r2, [r5, #0]
 800a69a:	461a      	mov	r2, r3
 800a69c:	f7f8 ffad 	bl	80035fa <_write>
 800a6a0:	1c43      	adds	r3, r0, #1
 800a6a2:	d102      	bne.n	800a6aa <_write_r+0x1e>
 800a6a4:	682b      	ldr	r3, [r5, #0]
 800a6a6:	b103      	cbz	r3, 800a6aa <_write_r+0x1e>
 800a6a8:	6023      	str	r3, [r4, #0]
 800a6aa:	bd38      	pop	{r3, r4, r5, pc}
 800a6ac:	20000764 	.word	0x20000764

0800a6b0 <__errno>:
 800a6b0:	4b01      	ldr	r3, [pc, #4]	; (800a6b8 <__errno+0x8>)
 800a6b2:	6818      	ldr	r0, [r3, #0]
 800a6b4:	4770      	bx	lr
 800a6b6:	bf00      	nop
 800a6b8:	20000078 	.word	0x20000078

0800a6bc <__libc_init_array>:
 800a6bc:	b570      	push	{r4, r5, r6, lr}
 800a6be:	4d0d      	ldr	r5, [pc, #52]	; (800a6f4 <__libc_init_array+0x38>)
 800a6c0:	4c0d      	ldr	r4, [pc, #52]	; (800a6f8 <__libc_init_array+0x3c>)
 800a6c2:	1b64      	subs	r4, r4, r5
 800a6c4:	10a4      	asrs	r4, r4, #2
 800a6c6:	2600      	movs	r6, #0
 800a6c8:	42a6      	cmp	r6, r4
 800a6ca:	d109      	bne.n	800a6e0 <__libc_init_array+0x24>
 800a6cc:	4d0b      	ldr	r5, [pc, #44]	; (800a6fc <__libc_init_array+0x40>)
 800a6ce:	4c0c      	ldr	r4, [pc, #48]	; (800a700 <__libc_init_array+0x44>)
 800a6d0:	f002 f800 	bl	800c6d4 <_init>
 800a6d4:	1b64      	subs	r4, r4, r5
 800a6d6:	10a4      	asrs	r4, r4, #2
 800a6d8:	2600      	movs	r6, #0
 800a6da:	42a6      	cmp	r6, r4
 800a6dc:	d105      	bne.n	800a6ea <__libc_init_array+0x2e>
 800a6de:	bd70      	pop	{r4, r5, r6, pc}
 800a6e0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a6e4:	4798      	blx	r3
 800a6e6:	3601      	adds	r6, #1
 800a6e8:	e7ee      	b.n	800a6c8 <__libc_init_array+0xc>
 800a6ea:	f855 3b04 	ldr.w	r3, [r5], #4
 800a6ee:	4798      	blx	r3
 800a6f0:	3601      	adds	r6, #1
 800a6f2:	e7f2      	b.n	800a6da <__libc_init_array+0x1e>
 800a6f4:	0800d574 	.word	0x0800d574
 800a6f8:	0800d574 	.word	0x0800d574
 800a6fc:	0800d574 	.word	0x0800d574
 800a700:	0800d578 	.word	0x0800d578

0800a704 <__retarget_lock_init_recursive>:
 800a704:	4770      	bx	lr

0800a706 <__retarget_lock_acquire_recursive>:
 800a706:	4770      	bx	lr

0800a708 <__retarget_lock_release_recursive>:
 800a708:	4770      	bx	lr

0800a70a <memcpy>:
 800a70a:	440a      	add	r2, r1
 800a70c:	4291      	cmp	r1, r2
 800a70e:	f100 33ff 	add.w	r3, r0, #4294967295
 800a712:	d100      	bne.n	800a716 <memcpy+0xc>
 800a714:	4770      	bx	lr
 800a716:	b510      	push	{r4, lr}
 800a718:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a71c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a720:	4291      	cmp	r1, r2
 800a722:	d1f9      	bne.n	800a718 <memcpy+0xe>
 800a724:	bd10      	pop	{r4, pc}

0800a726 <quorem>:
 800a726:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a72a:	6903      	ldr	r3, [r0, #16]
 800a72c:	690c      	ldr	r4, [r1, #16]
 800a72e:	42a3      	cmp	r3, r4
 800a730:	4607      	mov	r7, r0
 800a732:	db7e      	blt.n	800a832 <quorem+0x10c>
 800a734:	3c01      	subs	r4, #1
 800a736:	f101 0814 	add.w	r8, r1, #20
 800a73a:	f100 0514 	add.w	r5, r0, #20
 800a73e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a742:	9301      	str	r3, [sp, #4]
 800a744:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a748:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a74c:	3301      	adds	r3, #1
 800a74e:	429a      	cmp	r2, r3
 800a750:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a754:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a758:	fbb2 f6f3 	udiv	r6, r2, r3
 800a75c:	d331      	bcc.n	800a7c2 <quorem+0x9c>
 800a75e:	f04f 0e00 	mov.w	lr, #0
 800a762:	4640      	mov	r0, r8
 800a764:	46ac      	mov	ip, r5
 800a766:	46f2      	mov	sl, lr
 800a768:	f850 2b04 	ldr.w	r2, [r0], #4
 800a76c:	b293      	uxth	r3, r2
 800a76e:	fb06 e303 	mla	r3, r6, r3, lr
 800a772:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a776:	0c1a      	lsrs	r2, r3, #16
 800a778:	b29b      	uxth	r3, r3
 800a77a:	ebaa 0303 	sub.w	r3, sl, r3
 800a77e:	f8dc a000 	ldr.w	sl, [ip]
 800a782:	fa13 f38a 	uxtah	r3, r3, sl
 800a786:	fb06 220e 	mla	r2, r6, lr, r2
 800a78a:	9300      	str	r3, [sp, #0]
 800a78c:	9b00      	ldr	r3, [sp, #0]
 800a78e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a792:	b292      	uxth	r2, r2
 800a794:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a798:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a79c:	f8bd 3000 	ldrh.w	r3, [sp]
 800a7a0:	4581      	cmp	r9, r0
 800a7a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a7a6:	f84c 3b04 	str.w	r3, [ip], #4
 800a7aa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a7ae:	d2db      	bcs.n	800a768 <quorem+0x42>
 800a7b0:	f855 300b 	ldr.w	r3, [r5, fp]
 800a7b4:	b92b      	cbnz	r3, 800a7c2 <quorem+0x9c>
 800a7b6:	9b01      	ldr	r3, [sp, #4]
 800a7b8:	3b04      	subs	r3, #4
 800a7ba:	429d      	cmp	r5, r3
 800a7bc:	461a      	mov	r2, r3
 800a7be:	d32c      	bcc.n	800a81a <quorem+0xf4>
 800a7c0:	613c      	str	r4, [r7, #16]
 800a7c2:	4638      	mov	r0, r7
 800a7c4:	f001 f9a6 	bl	800bb14 <__mcmp>
 800a7c8:	2800      	cmp	r0, #0
 800a7ca:	db22      	blt.n	800a812 <quorem+0xec>
 800a7cc:	3601      	adds	r6, #1
 800a7ce:	4629      	mov	r1, r5
 800a7d0:	2000      	movs	r0, #0
 800a7d2:	f858 2b04 	ldr.w	r2, [r8], #4
 800a7d6:	f8d1 c000 	ldr.w	ip, [r1]
 800a7da:	b293      	uxth	r3, r2
 800a7dc:	1ac3      	subs	r3, r0, r3
 800a7de:	0c12      	lsrs	r2, r2, #16
 800a7e0:	fa13 f38c 	uxtah	r3, r3, ip
 800a7e4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a7e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a7ec:	b29b      	uxth	r3, r3
 800a7ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a7f2:	45c1      	cmp	r9, r8
 800a7f4:	f841 3b04 	str.w	r3, [r1], #4
 800a7f8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a7fc:	d2e9      	bcs.n	800a7d2 <quorem+0xac>
 800a7fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a802:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a806:	b922      	cbnz	r2, 800a812 <quorem+0xec>
 800a808:	3b04      	subs	r3, #4
 800a80a:	429d      	cmp	r5, r3
 800a80c:	461a      	mov	r2, r3
 800a80e:	d30a      	bcc.n	800a826 <quorem+0x100>
 800a810:	613c      	str	r4, [r7, #16]
 800a812:	4630      	mov	r0, r6
 800a814:	b003      	add	sp, #12
 800a816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a81a:	6812      	ldr	r2, [r2, #0]
 800a81c:	3b04      	subs	r3, #4
 800a81e:	2a00      	cmp	r2, #0
 800a820:	d1ce      	bne.n	800a7c0 <quorem+0x9a>
 800a822:	3c01      	subs	r4, #1
 800a824:	e7c9      	b.n	800a7ba <quorem+0x94>
 800a826:	6812      	ldr	r2, [r2, #0]
 800a828:	3b04      	subs	r3, #4
 800a82a:	2a00      	cmp	r2, #0
 800a82c:	d1f0      	bne.n	800a810 <quorem+0xea>
 800a82e:	3c01      	subs	r4, #1
 800a830:	e7eb      	b.n	800a80a <quorem+0xe4>
 800a832:	2000      	movs	r0, #0
 800a834:	e7ee      	b.n	800a814 <quorem+0xee>
	...

0800a838 <_dtoa_r>:
 800a838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a83c:	ed2d 8b04 	vpush	{d8-d9}
 800a840:	69c5      	ldr	r5, [r0, #28]
 800a842:	b093      	sub	sp, #76	; 0x4c
 800a844:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a848:	ec57 6b10 	vmov	r6, r7, d0
 800a84c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a850:	9107      	str	r1, [sp, #28]
 800a852:	4604      	mov	r4, r0
 800a854:	920a      	str	r2, [sp, #40]	; 0x28
 800a856:	930d      	str	r3, [sp, #52]	; 0x34
 800a858:	b975      	cbnz	r5, 800a878 <_dtoa_r+0x40>
 800a85a:	2010      	movs	r0, #16
 800a85c:	f000 fe2a 	bl	800b4b4 <malloc>
 800a860:	4602      	mov	r2, r0
 800a862:	61e0      	str	r0, [r4, #28]
 800a864:	b920      	cbnz	r0, 800a870 <_dtoa_r+0x38>
 800a866:	4bae      	ldr	r3, [pc, #696]	; (800ab20 <_dtoa_r+0x2e8>)
 800a868:	21ef      	movs	r1, #239	; 0xef
 800a86a:	48ae      	ldr	r0, [pc, #696]	; (800ab24 <_dtoa_r+0x2ec>)
 800a86c:	f001 fe4a 	bl	800c504 <__assert_func>
 800a870:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a874:	6005      	str	r5, [r0, #0]
 800a876:	60c5      	str	r5, [r0, #12]
 800a878:	69e3      	ldr	r3, [r4, #28]
 800a87a:	6819      	ldr	r1, [r3, #0]
 800a87c:	b151      	cbz	r1, 800a894 <_dtoa_r+0x5c>
 800a87e:	685a      	ldr	r2, [r3, #4]
 800a880:	604a      	str	r2, [r1, #4]
 800a882:	2301      	movs	r3, #1
 800a884:	4093      	lsls	r3, r2
 800a886:	608b      	str	r3, [r1, #8]
 800a888:	4620      	mov	r0, r4
 800a88a:	f000 ff07 	bl	800b69c <_Bfree>
 800a88e:	69e3      	ldr	r3, [r4, #28]
 800a890:	2200      	movs	r2, #0
 800a892:	601a      	str	r2, [r3, #0]
 800a894:	1e3b      	subs	r3, r7, #0
 800a896:	bfbb      	ittet	lt
 800a898:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a89c:	9303      	strlt	r3, [sp, #12]
 800a89e:	2300      	movge	r3, #0
 800a8a0:	2201      	movlt	r2, #1
 800a8a2:	bfac      	ite	ge
 800a8a4:	f8c8 3000 	strge.w	r3, [r8]
 800a8a8:	f8c8 2000 	strlt.w	r2, [r8]
 800a8ac:	4b9e      	ldr	r3, [pc, #632]	; (800ab28 <_dtoa_r+0x2f0>)
 800a8ae:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a8b2:	ea33 0308 	bics.w	r3, r3, r8
 800a8b6:	d11b      	bne.n	800a8f0 <_dtoa_r+0xb8>
 800a8b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a8ba:	f242 730f 	movw	r3, #9999	; 0x270f
 800a8be:	6013      	str	r3, [r2, #0]
 800a8c0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a8c4:	4333      	orrs	r3, r6
 800a8c6:	f000 8593 	beq.w	800b3f0 <_dtoa_r+0xbb8>
 800a8ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a8cc:	b963      	cbnz	r3, 800a8e8 <_dtoa_r+0xb0>
 800a8ce:	4b97      	ldr	r3, [pc, #604]	; (800ab2c <_dtoa_r+0x2f4>)
 800a8d0:	e027      	b.n	800a922 <_dtoa_r+0xea>
 800a8d2:	4b97      	ldr	r3, [pc, #604]	; (800ab30 <_dtoa_r+0x2f8>)
 800a8d4:	9300      	str	r3, [sp, #0]
 800a8d6:	3308      	adds	r3, #8
 800a8d8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a8da:	6013      	str	r3, [r2, #0]
 800a8dc:	9800      	ldr	r0, [sp, #0]
 800a8de:	b013      	add	sp, #76	; 0x4c
 800a8e0:	ecbd 8b04 	vpop	{d8-d9}
 800a8e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8e8:	4b90      	ldr	r3, [pc, #576]	; (800ab2c <_dtoa_r+0x2f4>)
 800a8ea:	9300      	str	r3, [sp, #0]
 800a8ec:	3303      	adds	r3, #3
 800a8ee:	e7f3      	b.n	800a8d8 <_dtoa_r+0xa0>
 800a8f0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a8f4:	2200      	movs	r2, #0
 800a8f6:	ec51 0b17 	vmov	r0, r1, d7
 800a8fa:	eeb0 8a47 	vmov.f32	s16, s14
 800a8fe:	eef0 8a67 	vmov.f32	s17, s15
 800a902:	2300      	movs	r3, #0
 800a904:	f7f6 f8e0 	bl	8000ac8 <__aeabi_dcmpeq>
 800a908:	4681      	mov	r9, r0
 800a90a:	b160      	cbz	r0, 800a926 <_dtoa_r+0xee>
 800a90c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a90e:	2301      	movs	r3, #1
 800a910:	6013      	str	r3, [r2, #0]
 800a912:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a914:	2b00      	cmp	r3, #0
 800a916:	f000 8568 	beq.w	800b3ea <_dtoa_r+0xbb2>
 800a91a:	4b86      	ldr	r3, [pc, #536]	; (800ab34 <_dtoa_r+0x2fc>)
 800a91c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a91e:	6013      	str	r3, [r2, #0]
 800a920:	3b01      	subs	r3, #1
 800a922:	9300      	str	r3, [sp, #0]
 800a924:	e7da      	b.n	800a8dc <_dtoa_r+0xa4>
 800a926:	aa10      	add	r2, sp, #64	; 0x40
 800a928:	a911      	add	r1, sp, #68	; 0x44
 800a92a:	4620      	mov	r0, r4
 800a92c:	eeb0 0a48 	vmov.f32	s0, s16
 800a930:	eef0 0a68 	vmov.f32	s1, s17
 800a934:	f001 f994 	bl	800bc60 <__d2b>
 800a938:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a93c:	4682      	mov	sl, r0
 800a93e:	2d00      	cmp	r5, #0
 800a940:	d07f      	beq.n	800aa42 <_dtoa_r+0x20a>
 800a942:	ee18 3a90 	vmov	r3, s17
 800a946:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a94a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a94e:	ec51 0b18 	vmov	r0, r1, d8
 800a952:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a956:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a95a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800a95e:	4619      	mov	r1, r3
 800a960:	2200      	movs	r2, #0
 800a962:	4b75      	ldr	r3, [pc, #468]	; (800ab38 <_dtoa_r+0x300>)
 800a964:	f7f5 fc90 	bl	8000288 <__aeabi_dsub>
 800a968:	a367      	add	r3, pc, #412	; (adr r3, 800ab08 <_dtoa_r+0x2d0>)
 800a96a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a96e:	f7f5 fe43 	bl	80005f8 <__aeabi_dmul>
 800a972:	a367      	add	r3, pc, #412	; (adr r3, 800ab10 <_dtoa_r+0x2d8>)
 800a974:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a978:	f7f5 fc88 	bl	800028c <__adddf3>
 800a97c:	4606      	mov	r6, r0
 800a97e:	4628      	mov	r0, r5
 800a980:	460f      	mov	r7, r1
 800a982:	f7f5 fdcf 	bl	8000524 <__aeabi_i2d>
 800a986:	a364      	add	r3, pc, #400	; (adr r3, 800ab18 <_dtoa_r+0x2e0>)
 800a988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a98c:	f7f5 fe34 	bl	80005f8 <__aeabi_dmul>
 800a990:	4602      	mov	r2, r0
 800a992:	460b      	mov	r3, r1
 800a994:	4630      	mov	r0, r6
 800a996:	4639      	mov	r1, r7
 800a998:	f7f5 fc78 	bl	800028c <__adddf3>
 800a99c:	4606      	mov	r6, r0
 800a99e:	460f      	mov	r7, r1
 800a9a0:	f7f6 f8da 	bl	8000b58 <__aeabi_d2iz>
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	4683      	mov	fp, r0
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	4630      	mov	r0, r6
 800a9ac:	4639      	mov	r1, r7
 800a9ae:	f7f6 f895 	bl	8000adc <__aeabi_dcmplt>
 800a9b2:	b148      	cbz	r0, 800a9c8 <_dtoa_r+0x190>
 800a9b4:	4658      	mov	r0, fp
 800a9b6:	f7f5 fdb5 	bl	8000524 <__aeabi_i2d>
 800a9ba:	4632      	mov	r2, r6
 800a9bc:	463b      	mov	r3, r7
 800a9be:	f7f6 f883 	bl	8000ac8 <__aeabi_dcmpeq>
 800a9c2:	b908      	cbnz	r0, 800a9c8 <_dtoa_r+0x190>
 800a9c4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a9c8:	f1bb 0f16 	cmp.w	fp, #22
 800a9cc:	d857      	bhi.n	800aa7e <_dtoa_r+0x246>
 800a9ce:	4b5b      	ldr	r3, [pc, #364]	; (800ab3c <_dtoa_r+0x304>)
 800a9d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a9d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9d8:	ec51 0b18 	vmov	r0, r1, d8
 800a9dc:	f7f6 f87e 	bl	8000adc <__aeabi_dcmplt>
 800a9e0:	2800      	cmp	r0, #0
 800a9e2:	d04e      	beq.n	800aa82 <_dtoa_r+0x24a>
 800a9e4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	930c      	str	r3, [sp, #48]	; 0x30
 800a9ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a9ee:	1b5b      	subs	r3, r3, r5
 800a9f0:	1e5a      	subs	r2, r3, #1
 800a9f2:	bf45      	ittet	mi
 800a9f4:	f1c3 0301 	rsbmi	r3, r3, #1
 800a9f8:	9305      	strmi	r3, [sp, #20]
 800a9fa:	2300      	movpl	r3, #0
 800a9fc:	2300      	movmi	r3, #0
 800a9fe:	9206      	str	r2, [sp, #24]
 800aa00:	bf54      	ite	pl
 800aa02:	9305      	strpl	r3, [sp, #20]
 800aa04:	9306      	strmi	r3, [sp, #24]
 800aa06:	f1bb 0f00 	cmp.w	fp, #0
 800aa0a:	db3c      	blt.n	800aa86 <_dtoa_r+0x24e>
 800aa0c:	9b06      	ldr	r3, [sp, #24]
 800aa0e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800aa12:	445b      	add	r3, fp
 800aa14:	9306      	str	r3, [sp, #24]
 800aa16:	2300      	movs	r3, #0
 800aa18:	9308      	str	r3, [sp, #32]
 800aa1a:	9b07      	ldr	r3, [sp, #28]
 800aa1c:	2b09      	cmp	r3, #9
 800aa1e:	d868      	bhi.n	800aaf2 <_dtoa_r+0x2ba>
 800aa20:	2b05      	cmp	r3, #5
 800aa22:	bfc4      	itt	gt
 800aa24:	3b04      	subgt	r3, #4
 800aa26:	9307      	strgt	r3, [sp, #28]
 800aa28:	9b07      	ldr	r3, [sp, #28]
 800aa2a:	f1a3 0302 	sub.w	r3, r3, #2
 800aa2e:	bfcc      	ite	gt
 800aa30:	2500      	movgt	r5, #0
 800aa32:	2501      	movle	r5, #1
 800aa34:	2b03      	cmp	r3, #3
 800aa36:	f200 8085 	bhi.w	800ab44 <_dtoa_r+0x30c>
 800aa3a:	e8df f003 	tbb	[pc, r3]
 800aa3e:	3b2e      	.short	0x3b2e
 800aa40:	5839      	.short	0x5839
 800aa42:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800aa46:	441d      	add	r5, r3
 800aa48:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800aa4c:	2b20      	cmp	r3, #32
 800aa4e:	bfc1      	itttt	gt
 800aa50:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800aa54:	fa08 f803 	lslgt.w	r8, r8, r3
 800aa58:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800aa5c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800aa60:	bfd6      	itet	le
 800aa62:	f1c3 0320 	rsble	r3, r3, #32
 800aa66:	ea48 0003 	orrgt.w	r0, r8, r3
 800aa6a:	fa06 f003 	lslle.w	r0, r6, r3
 800aa6e:	f7f5 fd49 	bl	8000504 <__aeabi_ui2d>
 800aa72:	2201      	movs	r2, #1
 800aa74:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800aa78:	3d01      	subs	r5, #1
 800aa7a:	920e      	str	r2, [sp, #56]	; 0x38
 800aa7c:	e76f      	b.n	800a95e <_dtoa_r+0x126>
 800aa7e:	2301      	movs	r3, #1
 800aa80:	e7b3      	b.n	800a9ea <_dtoa_r+0x1b2>
 800aa82:	900c      	str	r0, [sp, #48]	; 0x30
 800aa84:	e7b2      	b.n	800a9ec <_dtoa_r+0x1b4>
 800aa86:	9b05      	ldr	r3, [sp, #20]
 800aa88:	eba3 030b 	sub.w	r3, r3, fp
 800aa8c:	9305      	str	r3, [sp, #20]
 800aa8e:	f1cb 0300 	rsb	r3, fp, #0
 800aa92:	9308      	str	r3, [sp, #32]
 800aa94:	2300      	movs	r3, #0
 800aa96:	930b      	str	r3, [sp, #44]	; 0x2c
 800aa98:	e7bf      	b.n	800aa1a <_dtoa_r+0x1e2>
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	9309      	str	r3, [sp, #36]	; 0x24
 800aa9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	dc52      	bgt.n	800ab4a <_dtoa_r+0x312>
 800aaa4:	2301      	movs	r3, #1
 800aaa6:	9301      	str	r3, [sp, #4]
 800aaa8:	9304      	str	r3, [sp, #16]
 800aaaa:	461a      	mov	r2, r3
 800aaac:	920a      	str	r2, [sp, #40]	; 0x28
 800aaae:	e00b      	b.n	800aac8 <_dtoa_r+0x290>
 800aab0:	2301      	movs	r3, #1
 800aab2:	e7f3      	b.n	800aa9c <_dtoa_r+0x264>
 800aab4:	2300      	movs	r3, #0
 800aab6:	9309      	str	r3, [sp, #36]	; 0x24
 800aab8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aaba:	445b      	add	r3, fp
 800aabc:	9301      	str	r3, [sp, #4]
 800aabe:	3301      	adds	r3, #1
 800aac0:	2b01      	cmp	r3, #1
 800aac2:	9304      	str	r3, [sp, #16]
 800aac4:	bfb8      	it	lt
 800aac6:	2301      	movlt	r3, #1
 800aac8:	69e0      	ldr	r0, [r4, #28]
 800aaca:	2100      	movs	r1, #0
 800aacc:	2204      	movs	r2, #4
 800aace:	f102 0614 	add.w	r6, r2, #20
 800aad2:	429e      	cmp	r6, r3
 800aad4:	d93d      	bls.n	800ab52 <_dtoa_r+0x31a>
 800aad6:	6041      	str	r1, [r0, #4]
 800aad8:	4620      	mov	r0, r4
 800aada:	f000 fd9f 	bl	800b61c <_Balloc>
 800aade:	9000      	str	r0, [sp, #0]
 800aae0:	2800      	cmp	r0, #0
 800aae2:	d139      	bne.n	800ab58 <_dtoa_r+0x320>
 800aae4:	4b16      	ldr	r3, [pc, #88]	; (800ab40 <_dtoa_r+0x308>)
 800aae6:	4602      	mov	r2, r0
 800aae8:	f240 11af 	movw	r1, #431	; 0x1af
 800aaec:	e6bd      	b.n	800a86a <_dtoa_r+0x32>
 800aaee:	2301      	movs	r3, #1
 800aaf0:	e7e1      	b.n	800aab6 <_dtoa_r+0x27e>
 800aaf2:	2501      	movs	r5, #1
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	9307      	str	r3, [sp, #28]
 800aaf8:	9509      	str	r5, [sp, #36]	; 0x24
 800aafa:	f04f 33ff 	mov.w	r3, #4294967295
 800aafe:	9301      	str	r3, [sp, #4]
 800ab00:	9304      	str	r3, [sp, #16]
 800ab02:	2200      	movs	r2, #0
 800ab04:	2312      	movs	r3, #18
 800ab06:	e7d1      	b.n	800aaac <_dtoa_r+0x274>
 800ab08:	636f4361 	.word	0x636f4361
 800ab0c:	3fd287a7 	.word	0x3fd287a7
 800ab10:	8b60c8b3 	.word	0x8b60c8b3
 800ab14:	3fc68a28 	.word	0x3fc68a28
 800ab18:	509f79fb 	.word	0x509f79fb
 800ab1c:	3fd34413 	.word	0x3fd34413
 800ab20:	0800d33a 	.word	0x0800d33a
 800ab24:	0800d351 	.word	0x0800d351
 800ab28:	7ff00000 	.word	0x7ff00000
 800ab2c:	0800d336 	.word	0x0800d336
 800ab30:	0800d32d 	.word	0x0800d32d
 800ab34:	0800d30a 	.word	0x0800d30a
 800ab38:	3ff80000 	.word	0x3ff80000
 800ab3c:	0800d440 	.word	0x0800d440
 800ab40:	0800d3a9 	.word	0x0800d3a9
 800ab44:	2301      	movs	r3, #1
 800ab46:	9309      	str	r3, [sp, #36]	; 0x24
 800ab48:	e7d7      	b.n	800aafa <_dtoa_r+0x2c2>
 800ab4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab4c:	9301      	str	r3, [sp, #4]
 800ab4e:	9304      	str	r3, [sp, #16]
 800ab50:	e7ba      	b.n	800aac8 <_dtoa_r+0x290>
 800ab52:	3101      	adds	r1, #1
 800ab54:	0052      	lsls	r2, r2, #1
 800ab56:	e7ba      	b.n	800aace <_dtoa_r+0x296>
 800ab58:	69e3      	ldr	r3, [r4, #28]
 800ab5a:	9a00      	ldr	r2, [sp, #0]
 800ab5c:	601a      	str	r2, [r3, #0]
 800ab5e:	9b04      	ldr	r3, [sp, #16]
 800ab60:	2b0e      	cmp	r3, #14
 800ab62:	f200 80a8 	bhi.w	800acb6 <_dtoa_r+0x47e>
 800ab66:	2d00      	cmp	r5, #0
 800ab68:	f000 80a5 	beq.w	800acb6 <_dtoa_r+0x47e>
 800ab6c:	f1bb 0f00 	cmp.w	fp, #0
 800ab70:	dd38      	ble.n	800abe4 <_dtoa_r+0x3ac>
 800ab72:	4bc0      	ldr	r3, [pc, #768]	; (800ae74 <_dtoa_r+0x63c>)
 800ab74:	f00b 020f 	and.w	r2, fp, #15
 800ab78:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ab7c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800ab80:	e9d3 6700 	ldrd	r6, r7, [r3]
 800ab84:	ea4f 182b 	mov.w	r8, fp, asr #4
 800ab88:	d019      	beq.n	800abbe <_dtoa_r+0x386>
 800ab8a:	4bbb      	ldr	r3, [pc, #748]	; (800ae78 <_dtoa_r+0x640>)
 800ab8c:	ec51 0b18 	vmov	r0, r1, d8
 800ab90:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ab94:	f7f5 fe5a 	bl	800084c <__aeabi_ddiv>
 800ab98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab9c:	f008 080f 	and.w	r8, r8, #15
 800aba0:	2503      	movs	r5, #3
 800aba2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800ae78 <_dtoa_r+0x640>
 800aba6:	f1b8 0f00 	cmp.w	r8, #0
 800abaa:	d10a      	bne.n	800abc2 <_dtoa_r+0x38a>
 800abac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800abb0:	4632      	mov	r2, r6
 800abb2:	463b      	mov	r3, r7
 800abb4:	f7f5 fe4a 	bl	800084c <__aeabi_ddiv>
 800abb8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800abbc:	e02b      	b.n	800ac16 <_dtoa_r+0x3de>
 800abbe:	2502      	movs	r5, #2
 800abc0:	e7ef      	b.n	800aba2 <_dtoa_r+0x36a>
 800abc2:	f018 0f01 	tst.w	r8, #1
 800abc6:	d008      	beq.n	800abda <_dtoa_r+0x3a2>
 800abc8:	4630      	mov	r0, r6
 800abca:	4639      	mov	r1, r7
 800abcc:	e9d9 2300 	ldrd	r2, r3, [r9]
 800abd0:	f7f5 fd12 	bl	80005f8 <__aeabi_dmul>
 800abd4:	3501      	adds	r5, #1
 800abd6:	4606      	mov	r6, r0
 800abd8:	460f      	mov	r7, r1
 800abda:	ea4f 0868 	mov.w	r8, r8, asr #1
 800abde:	f109 0908 	add.w	r9, r9, #8
 800abe2:	e7e0      	b.n	800aba6 <_dtoa_r+0x36e>
 800abe4:	f000 809f 	beq.w	800ad26 <_dtoa_r+0x4ee>
 800abe8:	f1cb 0600 	rsb	r6, fp, #0
 800abec:	4ba1      	ldr	r3, [pc, #644]	; (800ae74 <_dtoa_r+0x63c>)
 800abee:	4fa2      	ldr	r7, [pc, #648]	; (800ae78 <_dtoa_r+0x640>)
 800abf0:	f006 020f 	and.w	r2, r6, #15
 800abf4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800abf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abfc:	ec51 0b18 	vmov	r0, r1, d8
 800ac00:	f7f5 fcfa 	bl	80005f8 <__aeabi_dmul>
 800ac04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ac08:	1136      	asrs	r6, r6, #4
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	2502      	movs	r5, #2
 800ac0e:	2e00      	cmp	r6, #0
 800ac10:	d17e      	bne.n	800ad10 <_dtoa_r+0x4d8>
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d1d0      	bne.n	800abb8 <_dtoa_r+0x380>
 800ac16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ac18:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	f000 8084 	beq.w	800ad2a <_dtoa_r+0x4f2>
 800ac22:	4b96      	ldr	r3, [pc, #600]	; (800ae7c <_dtoa_r+0x644>)
 800ac24:	2200      	movs	r2, #0
 800ac26:	4640      	mov	r0, r8
 800ac28:	4649      	mov	r1, r9
 800ac2a:	f7f5 ff57 	bl	8000adc <__aeabi_dcmplt>
 800ac2e:	2800      	cmp	r0, #0
 800ac30:	d07b      	beq.n	800ad2a <_dtoa_r+0x4f2>
 800ac32:	9b04      	ldr	r3, [sp, #16]
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d078      	beq.n	800ad2a <_dtoa_r+0x4f2>
 800ac38:	9b01      	ldr	r3, [sp, #4]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	dd39      	ble.n	800acb2 <_dtoa_r+0x47a>
 800ac3e:	4b90      	ldr	r3, [pc, #576]	; (800ae80 <_dtoa_r+0x648>)
 800ac40:	2200      	movs	r2, #0
 800ac42:	4640      	mov	r0, r8
 800ac44:	4649      	mov	r1, r9
 800ac46:	f7f5 fcd7 	bl	80005f8 <__aeabi_dmul>
 800ac4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ac4e:	9e01      	ldr	r6, [sp, #4]
 800ac50:	f10b 37ff 	add.w	r7, fp, #4294967295
 800ac54:	3501      	adds	r5, #1
 800ac56:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ac5a:	4628      	mov	r0, r5
 800ac5c:	f7f5 fc62 	bl	8000524 <__aeabi_i2d>
 800ac60:	4642      	mov	r2, r8
 800ac62:	464b      	mov	r3, r9
 800ac64:	f7f5 fcc8 	bl	80005f8 <__aeabi_dmul>
 800ac68:	4b86      	ldr	r3, [pc, #536]	; (800ae84 <_dtoa_r+0x64c>)
 800ac6a:	2200      	movs	r2, #0
 800ac6c:	f7f5 fb0e 	bl	800028c <__adddf3>
 800ac70:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800ac74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ac78:	9303      	str	r3, [sp, #12]
 800ac7a:	2e00      	cmp	r6, #0
 800ac7c:	d158      	bne.n	800ad30 <_dtoa_r+0x4f8>
 800ac7e:	4b82      	ldr	r3, [pc, #520]	; (800ae88 <_dtoa_r+0x650>)
 800ac80:	2200      	movs	r2, #0
 800ac82:	4640      	mov	r0, r8
 800ac84:	4649      	mov	r1, r9
 800ac86:	f7f5 faff 	bl	8000288 <__aeabi_dsub>
 800ac8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ac8e:	4680      	mov	r8, r0
 800ac90:	4689      	mov	r9, r1
 800ac92:	f7f5 ff41 	bl	8000b18 <__aeabi_dcmpgt>
 800ac96:	2800      	cmp	r0, #0
 800ac98:	f040 8296 	bne.w	800b1c8 <_dtoa_r+0x990>
 800ac9c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800aca0:	4640      	mov	r0, r8
 800aca2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aca6:	4649      	mov	r1, r9
 800aca8:	f7f5 ff18 	bl	8000adc <__aeabi_dcmplt>
 800acac:	2800      	cmp	r0, #0
 800acae:	f040 8289 	bne.w	800b1c4 <_dtoa_r+0x98c>
 800acb2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800acb6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800acb8:	2b00      	cmp	r3, #0
 800acba:	f2c0 814e 	blt.w	800af5a <_dtoa_r+0x722>
 800acbe:	f1bb 0f0e 	cmp.w	fp, #14
 800acc2:	f300 814a 	bgt.w	800af5a <_dtoa_r+0x722>
 800acc6:	4b6b      	ldr	r3, [pc, #428]	; (800ae74 <_dtoa_r+0x63c>)
 800acc8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800accc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800acd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	f280 80dc 	bge.w	800ae90 <_dtoa_r+0x658>
 800acd8:	9b04      	ldr	r3, [sp, #16]
 800acda:	2b00      	cmp	r3, #0
 800acdc:	f300 80d8 	bgt.w	800ae90 <_dtoa_r+0x658>
 800ace0:	f040 826f 	bne.w	800b1c2 <_dtoa_r+0x98a>
 800ace4:	4b68      	ldr	r3, [pc, #416]	; (800ae88 <_dtoa_r+0x650>)
 800ace6:	2200      	movs	r2, #0
 800ace8:	4640      	mov	r0, r8
 800acea:	4649      	mov	r1, r9
 800acec:	f7f5 fc84 	bl	80005f8 <__aeabi_dmul>
 800acf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800acf4:	f7f5 ff06 	bl	8000b04 <__aeabi_dcmpge>
 800acf8:	9e04      	ldr	r6, [sp, #16]
 800acfa:	4637      	mov	r7, r6
 800acfc:	2800      	cmp	r0, #0
 800acfe:	f040 8245 	bne.w	800b18c <_dtoa_r+0x954>
 800ad02:	9d00      	ldr	r5, [sp, #0]
 800ad04:	2331      	movs	r3, #49	; 0x31
 800ad06:	f805 3b01 	strb.w	r3, [r5], #1
 800ad0a:	f10b 0b01 	add.w	fp, fp, #1
 800ad0e:	e241      	b.n	800b194 <_dtoa_r+0x95c>
 800ad10:	07f2      	lsls	r2, r6, #31
 800ad12:	d505      	bpl.n	800ad20 <_dtoa_r+0x4e8>
 800ad14:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ad18:	f7f5 fc6e 	bl	80005f8 <__aeabi_dmul>
 800ad1c:	3501      	adds	r5, #1
 800ad1e:	2301      	movs	r3, #1
 800ad20:	1076      	asrs	r6, r6, #1
 800ad22:	3708      	adds	r7, #8
 800ad24:	e773      	b.n	800ac0e <_dtoa_r+0x3d6>
 800ad26:	2502      	movs	r5, #2
 800ad28:	e775      	b.n	800ac16 <_dtoa_r+0x3de>
 800ad2a:	9e04      	ldr	r6, [sp, #16]
 800ad2c:	465f      	mov	r7, fp
 800ad2e:	e792      	b.n	800ac56 <_dtoa_r+0x41e>
 800ad30:	9900      	ldr	r1, [sp, #0]
 800ad32:	4b50      	ldr	r3, [pc, #320]	; (800ae74 <_dtoa_r+0x63c>)
 800ad34:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ad38:	4431      	add	r1, r6
 800ad3a:	9102      	str	r1, [sp, #8]
 800ad3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ad3e:	eeb0 9a47 	vmov.f32	s18, s14
 800ad42:	eef0 9a67 	vmov.f32	s19, s15
 800ad46:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ad4a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ad4e:	2900      	cmp	r1, #0
 800ad50:	d044      	beq.n	800addc <_dtoa_r+0x5a4>
 800ad52:	494e      	ldr	r1, [pc, #312]	; (800ae8c <_dtoa_r+0x654>)
 800ad54:	2000      	movs	r0, #0
 800ad56:	f7f5 fd79 	bl	800084c <__aeabi_ddiv>
 800ad5a:	ec53 2b19 	vmov	r2, r3, d9
 800ad5e:	f7f5 fa93 	bl	8000288 <__aeabi_dsub>
 800ad62:	9d00      	ldr	r5, [sp, #0]
 800ad64:	ec41 0b19 	vmov	d9, r0, r1
 800ad68:	4649      	mov	r1, r9
 800ad6a:	4640      	mov	r0, r8
 800ad6c:	f7f5 fef4 	bl	8000b58 <__aeabi_d2iz>
 800ad70:	4606      	mov	r6, r0
 800ad72:	f7f5 fbd7 	bl	8000524 <__aeabi_i2d>
 800ad76:	4602      	mov	r2, r0
 800ad78:	460b      	mov	r3, r1
 800ad7a:	4640      	mov	r0, r8
 800ad7c:	4649      	mov	r1, r9
 800ad7e:	f7f5 fa83 	bl	8000288 <__aeabi_dsub>
 800ad82:	3630      	adds	r6, #48	; 0x30
 800ad84:	f805 6b01 	strb.w	r6, [r5], #1
 800ad88:	ec53 2b19 	vmov	r2, r3, d9
 800ad8c:	4680      	mov	r8, r0
 800ad8e:	4689      	mov	r9, r1
 800ad90:	f7f5 fea4 	bl	8000adc <__aeabi_dcmplt>
 800ad94:	2800      	cmp	r0, #0
 800ad96:	d164      	bne.n	800ae62 <_dtoa_r+0x62a>
 800ad98:	4642      	mov	r2, r8
 800ad9a:	464b      	mov	r3, r9
 800ad9c:	4937      	ldr	r1, [pc, #220]	; (800ae7c <_dtoa_r+0x644>)
 800ad9e:	2000      	movs	r0, #0
 800ada0:	f7f5 fa72 	bl	8000288 <__aeabi_dsub>
 800ada4:	ec53 2b19 	vmov	r2, r3, d9
 800ada8:	f7f5 fe98 	bl	8000adc <__aeabi_dcmplt>
 800adac:	2800      	cmp	r0, #0
 800adae:	f040 80b6 	bne.w	800af1e <_dtoa_r+0x6e6>
 800adb2:	9b02      	ldr	r3, [sp, #8]
 800adb4:	429d      	cmp	r5, r3
 800adb6:	f43f af7c 	beq.w	800acb2 <_dtoa_r+0x47a>
 800adba:	4b31      	ldr	r3, [pc, #196]	; (800ae80 <_dtoa_r+0x648>)
 800adbc:	ec51 0b19 	vmov	r0, r1, d9
 800adc0:	2200      	movs	r2, #0
 800adc2:	f7f5 fc19 	bl	80005f8 <__aeabi_dmul>
 800adc6:	4b2e      	ldr	r3, [pc, #184]	; (800ae80 <_dtoa_r+0x648>)
 800adc8:	ec41 0b19 	vmov	d9, r0, r1
 800adcc:	2200      	movs	r2, #0
 800adce:	4640      	mov	r0, r8
 800add0:	4649      	mov	r1, r9
 800add2:	f7f5 fc11 	bl	80005f8 <__aeabi_dmul>
 800add6:	4680      	mov	r8, r0
 800add8:	4689      	mov	r9, r1
 800adda:	e7c5      	b.n	800ad68 <_dtoa_r+0x530>
 800addc:	ec51 0b17 	vmov	r0, r1, d7
 800ade0:	f7f5 fc0a 	bl	80005f8 <__aeabi_dmul>
 800ade4:	9b02      	ldr	r3, [sp, #8]
 800ade6:	9d00      	ldr	r5, [sp, #0]
 800ade8:	930f      	str	r3, [sp, #60]	; 0x3c
 800adea:	ec41 0b19 	vmov	d9, r0, r1
 800adee:	4649      	mov	r1, r9
 800adf0:	4640      	mov	r0, r8
 800adf2:	f7f5 feb1 	bl	8000b58 <__aeabi_d2iz>
 800adf6:	4606      	mov	r6, r0
 800adf8:	f7f5 fb94 	bl	8000524 <__aeabi_i2d>
 800adfc:	3630      	adds	r6, #48	; 0x30
 800adfe:	4602      	mov	r2, r0
 800ae00:	460b      	mov	r3, r1
 800ae02:	4640      	mov	r0, r8
 800ae04:	4649      	mov	r1, r9
 800ae06:	f7f5 fa3f 	bl	8000288 <__aeabi_dsub>
 800ae0a:	f805 6b01 	strb.w	r6, [r5], #1
 800ae0e:	9b02      	ldr	r3, [sp, #8]
 800ae10:	429d      	cmp	r5, r3
 800ae12:	4680      	mov	r8, r0
 800ae14:	4689      	mov	r9, r1
 800ae16:	f04f 0200 	mov.w	r2, #0
 800ae1a:	d124      	bne.n	800ae66 <_dtoa_r+0x62e>
 800ae1c:	4b1b      	ldr	r3, [pc, #108]	; (800ae8c <_dtoa_r+0x654>)
 800ae1e:	ec51 0b19 	vmov	r0, r1, d9
 800ae22:	f7f5 fa33 	bl	800028c <__adddf3>
 800ae26:	4602      	mov	r2, r0
 800ae28:	460b      	mov	r3, r1
 800ae2a:	4640      	mov	r0, r8
 800ae2c:	4649      	mov	r1, r9
 800ae2e:	f7f5 fe73 	bl	8000b18 <__aeabi_dcmpgt>
 800ae32:	2800      	cmp	r0, #0
 800ae34:	d173      	bne.n	800af1e <_dtoa_r+0x6e6>
 800ae36:	ec53 2b19 	vmov	r2, r3, d9
 800ae3a:	4914      	ldr	r1, [pc, #80]	; (800ae8c <_dtoa_r+0x654>)
 800ae3c:	2000      	movs	r0, #0
 800ae3e:	f7f5 fa23 	bl	8000288 <__aeabi_dsub>
 800ae42:	4602      	mov	r2, r0
 800ae44:	460b      	mov	r3, r1
 800ae46:	4640      	mov	r0, r8
 800ae48:	4649      	mov	r1, r9
 800ae4a:	f7f5 fe47 	bl	8000adc <__aeabi_dcmplt>
 800ae4e:	2800      	cmp	r0, #0
 800ae50:	f43f af2f 	beq.w	800acb2 <_dtoa_r+0x47a>
 800ae54:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ae56:	1e6b      	subs	r3, r5, #1
 800ae58:	930f      	str	r3, [sp, #60]	; 0x3c
 800ae5a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ae5e:	2b30      	cmp	r3, #48	; 0x30
 800ae60:	d0f8      	beq.n	800ae54 <_dtoa_r+0x61c>
 800ae62:	46bb      	mov	fp, r7
 800ae64:	e04a      	b.n	800aefc <_dtoa_r+0x6c4>
 800ae66:	4b06      	ldr	r3, [pc, #24]	; (800ae80 <_dtoa_r+0x648>)
 800ae68:	f7f5 fbc6 	bl	80005f8 <__aeabi_dmul>
 800ae6c:	4680      	mov	r8, r0
 800ae6e:	4689      	mov	r9, r1
 800ae70:	e7bd      	b.n	800adee <_dtoa_r+0x5b6>
 800ae72:	bf00      	nop
 800ae74:	0800d440 	.word	0x0800d440
 800ae78:	0800d418 	.word	0x0800d418
 800ae7c:	3ff00000 	.word	0x3ff00000
 800ae80:	40240000 	.word	0x40240000
 800ae84:	401c0000 	.word	0x401c0000
 800ae88:	40140000 	.word	0x40140000
 800ae8c:	3fe00000 	.word	0x3fe00000
 800ae90:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ae94:	9d00      	ldr	r5, [sp, #0]
 800ae96:	4642      	mov	r2, r8
 800ae98:	464b      	mov	r3, r9
 800ae9a:	4630      	mov	r0, r6
 800ae9c:	4639      	mov	r1, r7
 800ae9e:	f7f5 fcd5 	bl	800084c <__aeabi_ddiv>
 800aea2:	f7f5 fe59 	bl	8000b58 <__aeabi_d2iz>
 800aea6:	9001      	str	r0, [sp, #4]
 800aea8:	f7f5 fb3c 	bl	8000524 <__aeabi_i2d>
 800aeac:	4642      	mov	r2, r8
 800aeae:	464b      	mov	r3, r9
 800aeb0:	f7f5 fba2 	bl	80005f8 <__aeabi_dmul>
 800aeb4:	4602      	mov	r2, r0
 800aeb6:	460b      	mov	r3, r1
 800aeb8:	4630      	mov	r0, r6
 800aeba:	4639      	mov	r1, r7
 800aebc:	f7f5 f9e4 	bl	8000288 <__aeabi_dsub>
 800aec0:	9e01      	ldr	r6, [sp, #4]
 800aec2:	9f04      	ldr	r7, [sp, #16]
 800aec4:	3630      	adds	r6, #48	; 0x30
 800aec6:	f805 6b01 	strb.w	r6, [r5], #1
 800aeca:	9e00      	ldr	r6, [sp, #0]
 800aecc:	1bae      	subs	r6, r5, r6
 800aece:	42b7      	cmp	r7, r6
 800aed0:	4602      	mov	r2, r0
 800aed2:	460b      	mov	r3, r1
 800aed4:	d134      	bne.n	800af40 <_dtoa_r+0x708>
 800aed6:	f7f5 f9d9 	bl	800028c <__adddf3>
 800aeda:	4642      	mov	r2, r8
 800aedc:	464b      	mov	r3, r9
 800aede:	4606      	mov	r6, r0
 800aee0:	460f      	mov	r7, r1
 800aee2:	f7f5 fe19 	bl	8000b18 <__aeabi_dcmpgt>
 800aee6:	b9c8      	cbnz	r0, 800af1c <_dtoa_r+0x6e4>
 800aee8:	4642      	mov	r2, r8
 800aeea:	464b      	mov	r3, r9
 800aeec:	4630      	mov	r0, r6
 800aeee:	4639      	mov	r1, r7
 800aef0:	f7f5 fdea 	bl	8000ac8 <__aeabi_dcmpeq>
 800aef4:	b110      	cbz	r0, 800aefc <_dtoa_r+0x6c4>
 800aef6:	9b01      	ldr	r3, [sp, #4]
 800aef8:	07db      	lsls	r3, r3, #31
 800aefa:	d40f      	bmi.n	800af1c <_dtoa_r+0x6e4>
 800aefc:	4651      	mov	r1, sl
 800aefe:	4620      	mov	r0, r4
 800af00:	f000 fbcc 	bl	800b69c <_Bfree>
 800af04:	2300      	movs	r3, #0
 800af06:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800af08:	702b      	strb	r3, [r5, #0]
 800af0a:	f10b 0301 	add.w	r3, fp, #1
 800af0e:	6013      	str	r3, [r2, #0]
 800af10:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af12:	2b00      	cmp	r3, #0
 800af14:	f43f ace2 	beq.w	800a8dc <_dtoa_r+0xa4>
 800af18:	601d      	str	r5, [r3, #0]
 800af1a:	e4df      	b.n	800a8dc <_dtoa_r+0xa4>
 800af1c:	465f      	mov	r7, fp
 800af1e:	462b      	mov	r3, r5
 800af20:	461d      	mov	r5, r3
 800af22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800af26:	2a39      	cmp	r2, #57	; 0x39
 800af28:	d106      	bne.n	800af38 <_dtoa_r+0x700>
 800af2a:	9a00      	ldr	r2, [sp, #0]
 800af2c:	429a      	cmp	r2, r3
 800af2e:	d1f7      	bne.n	800af20 <_dtoa_r+0x6e8>
 800af30:	9900      	ldr	r1, [sp, #0]
 800af32:	2230      	movs	r2, #48	; 0x30
 800af34:	3701      	adds	r7, #1
 800af36:	700a      	strb	r2, [r1, #0]
 800af38:	781a      	ldrb	r2, [r3, #0]
 800af3a:	3201      	adds	r2, #1
 800af3c:	701a      	strb	r2, [r3, #0]
 800af3e:	e790      	b.n	800ae62 <_dtoa_r+0x62a>
 800af40:	4ba3      	ldr	r3, [pc, #652]	; (800b1d0 <_dtoa_r+0x998>)
 800af42:	2200      	movs	r2, #0
 800af44:	f7f5 fb58 	bl	80005f8 <__aeabi_dmul>
 800af48:	2200      	movs	r2, #0
 800af4a:	2300      	movs	r3, #0
 800af4c:	4606      	mov	r6, r0
 800af4e:	460f      	mov	r7, r1
 800af50:	f7f5 fdba 	bl	8000ac8 <__aeabi_dcmpeq>
 800af54:	2800      	cmp	r0, #0
 800af56:	d09e      	beq.n	800ae96 <_dtoa_r+0x65e>
 800af58:	e7d0      	b.n	800aefc <_dtoa_r+0x6c4>
 800af5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af5c:	2a00      	cmp	r2, #0
 800af5e:	f000 80ca 	beq.w	800b0f6 <_dtoa_r+0x8be>
 800af62:	9a07      	ldr	r2, [sp, #28]
 800af64:	2a01      	cmp	r2, #1
 800af66:	f300 80ad 	bgt.w	800b0c4 <_dtoa_r+0x88c>
 800af6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800af6c:	2a00      	cmp	r2, #0
 800af6e:	f000 80a5 	beq.w	800b0bc <_dtoa_r+0x884>
 800af72:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800af76:	9e08      	ldr	r6, [sp, #32]
 800af78:	9d05      	ldr	r5, [sp, #20]
 800af7a:	9a05      	ldr	r2, [sp, #20]
 800af7c:	441a      	add	r2, r3
 800af7e:	9205      	str	r2, [sp, #20]
 800af80:	9a06      	ldr	r2, [sp, #24]
 800af82:	2101      	movs	r1, #1
 800af84:	441a      	add	r2, r3
 800af86:	4620      	mov	r0, r4
 800af88:	9206      	str	r2, [sp, #24]
 800af8a:	f000 fc3d 	bl	800b808 <__i2b>
 800af8e:	4607      	mov	r7, r0
 800af90:	b165      	cbz	r5, 800afac <_dtoa_r+0x774>
 800af92:	9b06      	ldr	r3, [sp, #24]
 800af94:	2b00      	cmp	r3, #0
 800af96:	dd09      	ble.n	800afac <_dtoa_r+0x774>
 800af98:	42ab      	cmp	r3, r5
 800af9a:	9a05      	ldr	r2, [sp, #20]
 800af9c:	bfa8      	it	ge
 800af9e:	462b      	movge	r3, r5
 800afa0:	1ad2      	subs	r2, r2, r3
 800afa2:	9205      	str	r2, [sp, #20]
 800afa4:	9a06      	ldr	r2, [sp, #24]
 800afa6:	1aed      	subs	r5, r5, r3
 800afa8:	1ad3      	subs	r3, r2, r3
 800afaa:	9306      	str	r3, [sp, #24]
 800afac:	9b08      	ldr	r3, [sp, #32]
 800afae:	b1f3      	cbz	r3, 800afee <_dtoa_r+0x7b6>
 800afb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	f000 80a3 	beq.w	800b0fe <_dtoa_r+0x8c6>
 800afb8:	2e00      	cmp	r6, #0
 800afba:	dd10      	ble.n	800afde <_dtoa_r+0x7a6>
 800afbc:	4639      	mov	r1, r7
 800afbe:	4632      	mov	r2, r6
 800afc0:	4620      	mov	r0, r4
 800afc2:	f000 fce1 	bl	800b988 <__pow5mult>
 800afc6:	4652      	mov	r2, sl
 800afc8:	4601      	mov	r1, r0
 800afca:	4607      	mov	r7, r0
 800afcc:	4620      	mov	r0, r4
 800afce:	f000 fc31 	bl	800b834 <__multiply>
 800afd2:	4651      	mov	r1, sl
 800afd4:	4680      	mov	r8, r0
 800afd6:	4620      	mov	r0, r4
 800afd8:	f000 fb60 	bl	800b69c <_Bfree>
 800afdc:	46c2      	mov	sl, r8
 800afde:	9b08      	ldr	r3, [sp, #32]
 800afe0:	1b9a      	subs	r2, r3, r6
 800afe2:	d004      	beq.n	800afee <_dtoa_r+0x7b6>
 800afe4:	4651      	mov	r1, sl
 800afe6:	4620      	mov	r0, r4
 800afe8:	f000 fcce 	bl	800b988 <__pow5mult>
 800afec:	4682      	mov	sl, r0
 800afee:	2101      	movs	r1, #1
 800aff0:	4620      	mov	r0, r4
 800aff2:	f000 fc09 	bl	800b808 <__i2b>
 800aff6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aff8:	2b00      	cmp	r3, #0
 800affa:	4606      	mov	r6, r0
 800affc:	f340 8081 	ble.w	800b102 <_dtoa_r+0x8ca>
 800b000:	461a      	mov	r2, r3
 800b002:	4601      	mov	r1, r0
 800b004:	4620      	mov	r0, r4
 800b006:	f000 fcbf 	bl	800b988 <__pow5mult>
 800b00a:	9b07      	ldr	r3, [sp, #28]
 800b00c:	2b01      	cmp	r3, #1
 800b00e:	4606      	mov	r6, r0
 800b010:	dd7a      	ble.n	800b108 <_dtoa_r+0x8d0>
 800b012:	f04f 0800 	mov.w	r8, #0
 800b016:	6933      	ldr	r3, [r6, #16]
 800b018:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b01c:	6918      	ldr	r0, [r3, #16]
 800b01e:	f000 fba5 	bl	800b76c <__hi0bits>
 800b022:	f1c0 0020 	rsb	r0, r0, #32
 800b026:	9b06      	ldr	r3, [sp, #24]
 800b028:	4418      	add	r0, r3
 800b02a:	f010 001f 	ands.w	r0, r0, #31
 800b02e:	f000 8094 	beq.w	800b15a <_dtoa_r+0x922>
 800b032:	f1c0 0320 	rsb	r3, r0, #32
 800b036:	2b04      	cmp	r3, #4
 800b038:	f340 8085 	ble.w	800b146 <_dtoa_r+0x90e>
 800b03c:	9b05      	ldr	r3, [sp, #20]
 800b03e:	f1c0 001c 	rsb	r0, r0, #28
 800b042:	4403      	add	r3, r0
 800b044:	9305      	str	r3, [sp, #20]
 800b046:	9b06      	ldr	r3, [sp, #24]
 800b048:	4403      	add	r3, r0
 800b04a:	4405      	add	r5, r0
 800b04c:	9306      	str	r3, [sp, #24]
 800b04e:	9b05      	ldr	r3, [sp, #20]
 800b050:	2b00      	cmp	r3, #0
 800b052:	dd05      	ble.n	800b060 <_dtoa_r+0x828>
 800b054:	4651      	mov	r1, sl
 800b056:	461a      	mov	r2, r3
 800b058:	4620      	mov	r0, r4
 800b05a:	f000 fcef 	bl	800ba3c <__lshift>
 800b05e:	4682      	mov	sl, r0
 800b060:	9b06      	ldr	r3, [sp, #24]
 800b062:	2b00      	cmp	r3, #0
 800b064:	dd05      	ble.n	800b072 <_dtoa_r+0x83a>
 800b066:	4631      	mov	r1, r6
 800b068:	461a      	mov	r2, r3
 800b06a:	4620      	mov	r0, r4
 800b06c:	f000 fce6 	bl	800ba3c <__lshift>
 800b070:	4606      	mov	r6, r0
 800b072:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b074:	2b00      	cmp	r3, #0
 800b076:	d072      	beq.n	800b15e <_dtoa_r+0x926>
 800b078:	4631      	mov	r1, r6
 800b07a:	4650      	mov	r0, sl
 800b07c:	f000 fd4a 	bl	800bb14 <__mcmp>
 800b080:	2800      	cmp	r0, #0
 800b082:	da6c      	bge.n	800b15e <_dtoa_r+0x926>
 800b084:	2300      	movs	r3, #0
 800b086:	4651      	mov	r1, sl
 800b088:	220a      	movs	r2, #10
 800b08a:	4620      	mov	r0, r4
 800b08c:	f000 fb28 	bl	800b6e0 <__multadd>
 800b090:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b092:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b096:	4682      	mov	sl, r0
 800b098:	2b00      	cmp	r3, #0
 800b09a:	f000 81b0 	beq.w	800b3fe <_dtoa_r+0xbc6>
 800b09e:	2300      	movs	r3, #0
 800b0a0:	4639      	mov	r1, r7
 800b0a2:	220a      	movs	r2, #10
 800b0a4:	4620      	mov	r0, r4
 800b0a6:	f000 fb1b 	bl	800b6e0 <__multadd>
 800b0aa:	9b01      	ldr	r3, [sp, #4]
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	4607      	mov	r7, r0
 800b0b0:	f300 8096 	bgt.w	800b1e0 <_dtoa_r+0x9a8>
 800b0b4:	9b07      	ldr	r3, [sp, #28]
 800b0b6:	2b02      	cmp	r3, #2
 800b0b8:	dc59      	bgt.n	800b16e <_dtoa_r+0x936>
 800b0ba:	e091      	b.n	800b1e0 <_dtoa_r+0x9a8>
 800b0bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b0be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b0c2:	e758      	b.n	800af76 <_dtoa_r+0x73e>
 800b0c4:	9b04      	ldr	r3, [sp, #16]
 800b0c6:	1e5e      	subs	r6, r3, #1
 800b0c8:	9b08      	ldr	r3, [sp, #32]
 800b0ca:	42b3      	cmp	r3, r6
 800b0cc:	bfbf      	itttt	lt
 800b0ce:	9b08      	ldrlt	r3, [sp, #32]
 800b0d0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800b0d2:	9608      	strlt	r6, [sp, #32]
 800b0d4:	1af3      	sublt	r3, r6, r3
 800b0d6:	bfb4      	ite	lt
 800b0d8:	18d2      	addlt	r2, r2, r3
 800b0da:	1b9e      	subge	r6, r3, r6
 800b0dc:	9b04      	ldr	r3, [sp, #16]
 800b0de:	bfbc      	itt	lt
 800b0e0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800b0e2:	2600      	movlt	r6, #0
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	bfb7      	itett	lt
 800b0e8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800b0ec:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800b0f0:	1a9d      	sublt	r5, r3, r2
 800b0f2:	2300      	movlt	r3, #0
 800b0f4:	e741      	b.n	800af7a <_dtoa_r+0x742>
 800b0f6:	9e08      	ldr	r6, [sp, #32]
 800b0f8:	9d05      	ldr	r5, [sp, #20]
 800b0fa:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b0fc:	e748      	b.n	800af90 <_dtoa_r+0x758>
 800b0fe:	9a08      	ldr	r2, [sp, #32]
 800b100:	e770      	b.n	800afe4 <_dtoa_r+0x7ac>
 800b102:	9b07      	ldr	r3, [sp, #28]
 800b104:	2b01      	cmp	r3, #1
 800b106:	dc19      	bgt.n	800b13c <_dtoa_r+0x904>
 800b108:	9b02      	ldr	r3, [sp, #8]
 800b10a:	b9bb      	cbnz	r3, 800b13c <_dtoa_r+0x904>
 800b10c:	9b03      	ldr	r3, [sp, #12]
 800b10e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b112:	b99b      	cbnz	r3, 800b13c <_dtoa_r+0x904>
 800b114:	9b03      	ldr	r3, [sp, #12]
 800b116:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b11a:	0d1b      	lsrs	r3, r3, #20
 800b11c:	051b      	lsls	r3, r3, #20
 800b11e:	b183      	cbz	r3, 800b142 <_dtoa_r+0x90a>
 800b120:	9b05      	ldr	r3, [sp, #20]
 800b122:	3301      	adds	r3, #1
 800b124:	9305      	str	r3, [sp, #20]
 800b126:	9b06      	ldr	r3, [sp, #24]
 800b128:	3301      	adds	r3, #1
 800b12a:	9306      	str	r3, [sp, #24]
 800b12c:	f04f 0801 	mov.w	r8, #1
 800b130:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b132:	2b00      	cmp	r3, #0
 800b134:	f47f af6f 	bne.w	800b016 <_dtoa_r+0x7de>
 800b138:	2001      	movs	r0, #1
 800b13a:	e774      	b.n	800b026 <_dtoa_r+0x7ee>
 800b13c:	f04f 0800 	mov.w	r8, #0
 800b140:	e7f6      	b.n	800b130 <_dtoa_r+0x8f8>
 800b142:	4698      	mov	r8, r3
 800b144:	e7f4      	b.n	800b130 <_dtoa_r+0x8f8>
 800b146:	d082      	beq.n	800b04e <_dtoa_r+0x816>
 800b148:	9a05      	ldr	r2, [sp, #20]
 800b14a:	331c      	adds	r3, #28
 800b14c:	441a      	add	r2, r3
 800b14e:	9205      	str	r2, [sp, #20]
 800b150:	9a06      	ldr	r2, [sp, #24]
 800b152:	441a      	add	r2, r3
 800b154:	441d      	add	r5, r3
 800b156:	9206      	str	r2, [sp, #24]
 800b158:	e779      	b.n	800b04e <_dtoa_r+0x816>
 800b15a:	4603      	mov	r3, r0
 800b15c:	e7f4      	b.n	800b148 <_dtoa_r+0x910>
 800b15e:	9b04      	ldr	r3, [sp, #16]
 800b160:	2b00      	cmp	r3, #0
 800b162:	dc37      	bgt.n	800b1d4 <_dtoa_r+0x99c>
 800b164:	9b07      	ldr	r3, [sp, #28]
 800b166:	2b02      	cmp	r3, #2
 800b168:	dd34      	ble.n	800b1d4 <_dtoa_r+0x99c>
 800b16a:	9b04      	ldr	r3, [sp, #16]
 800b16c:	9301      	str	r3, [sp, #4]
 800b16e:	9b01      	ldr	r3, [sp, #4]
 800b170:	b963      	cbnz	r3, 800b18c <_dtoa_r+0x954>
 800b172:	4631      	mov	r1, r6
 800b174:	2205      	movs	r2, #5
 800b176:	4620      	mov	r0, r4
 800b178:	f000 fab2 	bl	800b6e0 <__multadd>
 800b17c:	4601      	mov	r1, r0
 800b17e:	4606      	mov	r6, r0
 800b180:	4650      	mov	r0, sl
 800b182:	f000 fcc7 	bl	800bb14 <__mcmp>
 800b186:	2800      	cmp	r0, #0
 800b188:	f73f adbb 	bgt.w	800ad02 <_dtoa_r+0x4ca>
 800b18c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b18e:	9d00      	ldr	r5, [sp, #0]
 800b190:	ea6f 0b03 	mvn.w	fp, r3
 800b194:	f04f 0800 	mov.w	r8, #0
 800b198:	4631      	mov	r1, r6
 800b19a:	4620      	mov	r0, r4
 800b19c:	f000 fa7e 	bl	800b69c <_Bfree>
 800b1a0:	2f00      	cmp	r7, #0
 800b1a2:	f43f aeab 	beq.w	800aefc <_dtoa_r+0x6c4>
 800b1a6:	f1b8 0f00 	cmp.w	r8, #0
 800b1aa:	d005      	beq.n	800b1b8 <_dtoa_r+0x980>
 800b1ac:	45b8      	cmp	r8, r7
 800b1ae:	d003      	beq.n	800b1b8 <_dtoa_r+0x980>
 800b1b0:	4641      	mov	r1, r8
 800b1b2:	4620      	mov	r0, r4
 800b1b4:	f000 fa72 	bl	800b69c <_Bfree>
 800b1b8:	4639      	mov	r1, r7
 800b1ba:	4620      	mov	r0, r4
 800b1bc:	f000 fa6e 	bl	800b69c <_Bfree>
 800b1c0:	e69c      	b.n	800aefc <_dtoa_r+0x6c4>
 800b1c2:	2600      	movs	r6, #0
 800b1c4:	4637      	mov	r7, r6
 800b1c6:	e7e1      	b.n	800b18c <_dtoa_r+0x954>
 800b1c8:	46bb      	mov	fp, r7
 800b1ca:	4637      	mov	r7, r6
 800b1cc:	e599      	b.n	800ad02 <_dtoa_r+0x4ca>
 800b1ce:	bf00      	nop
 800b1d0:	40240000 	.word	0x40240000
 800b1d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	f000 80c8 	beq.w	800b36c <_dtoa_r+0xb34>
 800b1dc:	9b04      	ldr	r3, [sp, #16]
 800b1de:	9301      	str	r3, [sp, #4]
 800b1e0:	2d00      	cmp	r5, #0
 800b1e2:	dd05      	ble.n	800b1f0 <_dtoa_r+0x9b8>
 800b1e4:	4639      	mov	r1, r7
 800b1e6:	462a      	mov	r2, r5
 800b1e8:	4620      	mov	r0, r4
 800b1ea:	f000 fc27 	bl	800ba3c <__lshift>
 800b1ee:	4607      	mov	r7, r0
 800b1f0:	f1b8 0f00 	cmp.w	r8, #0
 800b1f4:	d05b      	beq.n	800b2ae <_dtoa_r+0xa76>
 800b1f6:	6879      	ldr	r1, [r7, #4]
 800b1f8:	4620      	mov	r0, r4
 800b1fa:	f000 fa0f 	bl	800b61c <_Balloc>
 800b1fe:	4605      	mov	r5, r0
 800b200:	b928      	cbnz	r0, 800b20e <_dtoa_r+0x9d6>
 800b202:	4b83      	ldr	r3, [pc, #524]	; (800b410 <_dtoa_r+0xbd8>)
 800b204:	4602      	mov	r2, r0
 800b206:	f240 21ef 	movw	r1, #751	; 0x2ef
 800b20a:	f7ff bb2e 	b.w	800a86a <_dtoa_r+0x32>
 800b20e:	693a      	ldr	r2, [r7, #16]
 800b210:	3202      	adds	r2, #2
 800b212:	0092      	lsls	r2, r2, #2
 800b214:	f107 010c 	add.w	r1, r7, #12
 800b218:	300c      	adds	r0, #12
 800b21a:	f7ff fa76 	bl	800a70a <memcpy>
 800b21e:	2201      	movs	r2, #1
 800b220:	4629      	mov	r1, r5
 800b222:	4620      	mov	r0, r4
 800b224:	f000 fc0a 	bl	800ba3c <__lshift>
 800b228:	9b00      	ldr	r3, [sp, #0]
 800b22a:	3301      	adds	r3, #1
 800b22c:	9304      	str	r3, [sp, #16]
 800b22e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b232:	4413      	add	r3, r2
 800b234:	9308      	str	r3, [sp, #32]
 800b236:	9b02      	ldr	r3, [sp, #8]
 800b238:	f003 0301 	and.w	r3, r3, #1
 800b23c:	46b8      	mov	r8, r7
 800b23e:	9306      	str	r3, [sp, #24]
 800b240:	4607      	mov	r7, r0
 800b242:	9b04      	ldr	r3, [sp, #16]
 800b244:	4631      	mov	r1, r6
 800b246:	3b01      	subs	r3, #1
 800b248:	4650      	mov	r0, sl
 800b24a:	9301      	str	r3, [sp, #4]
 800b24c:	f7ff fa6b 	bl	800a726 <quorem>
 800b250:	4641      	mov	r1, r8
 800b252:	9002      	str	r0, [sp, #8]
 800b254:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b258:	4650      	mov	r0, sl
 800b25a:	f000 fc5b 	bl	800bb14 <__mcmp>
 800b25e:	463a      	mov	r2, r7
 800b260:	9005      	str	r0, [sp, #20]
 800b262:	4631      	mov	r1, r6
 800b264:	4620      	mov	r0, r4
 800b266:	f000 fc71 	bl	800bb4c <__mdiff>
 800b26a:	68c2      	ldr	r2, [r0, #12]
 800b26c:	4605      	mov	r5, r0
 800b26e:	bb02      	cbnz	r2, 800b2b2 <_dtoa_r+0xa7a>
 800b270:	4601      	mov	r1, r0
 800b272:	4650      	mov	r0, sl
 800b274:	f000 fc4e 	bl	800bb14 <__mcmp>
 800b278:	4602      	mov	r2, r0
 800b27a:	4629      	mov	r1, r5
 800b27c:	4620      	mov	r0, r4
 800b27e:	9209      	str	r2, [sp, #36]	; 0x24
 800b280:	f000 fa0c 	bl	800b69c <_Bfree>
 800b284:	9b07      	ldr	r3, [sp, #28]
 800b286:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b288:	9d04      	ldr	r5, [sp, #16]
 800b28a:	ea43 0102 	orr.w	r1, r3, r2
 800b28e:	9b06      	ldr	r3, [sp, #24]
 800b290:	4319      	orrs	r1, r3
 800b292:	d110      	bne.n	800b2b6 <_dtoa_r+0xa7e>
 800b294:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b298:	d029      	beq.n	800b2ee <_dtoa_r+0xab6>
 800b29a:	9b05      	ldr	r3, [sp, #20]
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	dd02      	ble.n	800b2a6 <_dtoa_r+0xa6e>
 800b2a0:	9b02      	ldr	r3, [sp, #8]
 800b2a2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800b2a6:	9b01      	ldr	r3, [sp, #4]
 800b2a8:	f883 9000 	strb.w	r9, [r3]
 800b2ac:	e774      	b.n	800b198 <_dtoa_r+0x960>
 800b2ae:	4638      	mov	r0, r7
 800b2b0:	e7ba      	b.n	800b228 <_dtoa_r+0x9f0>
 800b2b2:	2201      	movs	r2, #1
 800b2b4:	e7e1      	b.n	800b27a <_dtoa_r+0xa42>
 800b2b6:	9b05      	ldr	r3, [sp, #20]
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	db04      	blt.n	800b2c6 <_dtoa_r+0xa8e>
 800b2bc:	9907      	ldr	r1, [sp, #28]
 800b2be:	430b      	orrs	r3, r1
 800b2c0:	9906      	ldr	r1, [sp, #24]
 800b2c2:	430b      	orrs	r3, r1
 800b2c4:	d120      	bne.n	800b308 <_dtoa_r+0xad0>
 800b2c6:	2a00      	cmp	r2, #0
 800b2c8:	dded      	ble.n	800b2a6 <_dtoa_r+0xa6e>
 800b2ca:	4651      	mov	r1, sl
 800b2cc:	2201      	movs	r2, #1
 800b2ce:	4620      	mov	r0, r4
 800b2d0:	f000 fbb4 	bl	800ba3c <__lshift>
 800b2d4:	4631      	mov	r1, r6
 800b2d6:	4682      	mov	sl, r0
 800b2d8:	f000 fc1c 	bl	800bb14 <__mcmp>
 800b2dc:	2800      	cmp	r0, #0
 800b2de:	dc03      	bgt.n	800b2e8 <_dtoa_r+0xab0>
 800b2e0:	d1e1      	bne.n	800b2a6 <_dtoa_r+0xa6e>
 800b2e2:	f019 0f01 	tst.w	r9, #1
 800b2e6:	d0de      	beq.n	800b2a6 <_dtoa_r+0xa6e>
 800b2e8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b2ec:	d1d8      	bne.n	800b2a0 <_dtoa_r+0xa68>
 800b2ee:	9a01      	ldr	r2, [sp, #4]
 800b2f0:	2339      	movs	r3, #57	; 0x39
 800b2f2:	7013      	strb	r3, [r2, #0]
 800b2f4:	462b      	mov	r3, r5
 800b2f6:	461d      	mov	r5, r3
 800b2f8:	3b01      	subs	r3, #1
 800b2fa:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b2fe:	2a39      	cmp	r2, #57	; 0x39
 800b300:	d06c      	beq.n	800b3dc <_dtoa_r+0xba4>
 800b302:	3201      	adds	r2, #1
 800b304:	701a      	strb	r2, [r3, #0]
 800b306:	e747      	b.n	800b198 <_dtoa_r+0x960>
 800b308:	2a00      	cmp	r2, #0
 800b30a:	dd07      	ble.n	800b31c <_dtoa_r+0xae4>
 800b30c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b310:	d0ed      	beq.n	800b2ee <_dtoa_r+0xab6>
 800b312:	9a01      	ldr	r2, [sp, #4]
 800b314:	f109 0301 	add.w	r3, r9, #1
 800b318:	7013      	strb	r3, [r2, #0]
 800b31a:	e73d      	b.n	800b198 <_dtoa_r+0x960>
 800b31c:	9b04      	ldr	r3, [sp, #16]
 800b31e:	9a08      	ldr	r2, [sp, #32]
 800b320:	f803 9c01 	strb.w	r9, [r3, #-1]
 800b324:	4293      	cmp	r3, r2
 800b326:	d043      	beq.n	800b3b0 <_dtoa_r+0xb78>
 800b328:	4651      	mov	r1, sl
 800b32a:	2300      	movs	r3, #0
 800b32c:	220a      	movs	r2, #10
 800b32e:	4620      	mov	r0, r4
 800b330:	f000 f9d6 	bl	800b6e0 <__multadd>
 800b334:	45b8      	cmp	r8, r7
 800b336:	4682      	mov	sl, r0
 800b338:	f04f 0300 	mov.w	r3, #0
 800b33c:	f04f 020a 	mov.w	r2, #10
 800b340:	4641      	mov	r1, r8
 800b342:	4620      	mov	r0, r4
 800b344:	d107      	bne.n	800b356 <_dtoa_r+0xb1e>
 800b346:	f000 f9cb 	bl	800b6e0 <__multadd>
 800b34a:	4680      	mov	r8, r0
 800b34c:	4607      	mov	r7, r0
 800b34e:	9b04      	ldr	r3, [sp, #16]
 800b350:	3301      	adds	r3, #1
 800b352:	9304      	str	r3, [sp, #16]
 800b354:	e775      	b.n	800b242 <_dtoa_r+0xa0a>
 800b356:	f000 f9c3 	bl	800b6e0 <__multadd>
 800b35a:	4639      	mov	r1, r7
 800b35c:	4680      	mov	r8, r0
 800b35e:	2300      	movs	r3, #0
 800b360:	220a      	movs	r2, #10
 800b362:	4620      	mov	r0, r4
 800b364:	f000 f9bc 	bl	800b6e0 <__multadd>
 800b368:	4607      	mov	r7, r0
 800b36a:	e7f0      	b.n	800b34e <_dtoa_r+0xb16>
 800b36c:	9b04      	ldr	r3, [sp, #16]
 800b36e:	9301      	str	r3, [sp, #4]
 800b370:	9d00      	ldr	r5, [sp, #0]
 800b372:	4631      	mov	r1, r6
 800b374:	4650      	mov	r0, sl
 800b376:	f7ff f9d6 	bl	800a726 <quorem>
 800b37a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b37e:	9b00      	ldr	r3, [sp, #0]
 800b380:	f805 9b01 	strb.w	r9, [r5], #1
 800b384:	1aea      	subs	r2, r5, r3
 800b386:	9b01      	ldr	r3, [sp, #4]
 800b388:	4293      	cmp	r3, r2
 800b38a:	dd07      	ble.n	800b39c <_dtoa_r+0xb64>
 800b38c:	4651      	mov	r1, sl
 800b38e:	2300      	movs	r3, #0
 800b390:	220a      	movs	r2, #10
 800b392:	4620      	mov	r0, r4
 800b394:	f000 f9a4 	bl	800b6e0 <__multadd>
 800b398:	4682      	mov	sl, r0
 800b39a:	e7ea      	b.n	800b372 <_dtoa_r+0xb3a>
 800b39c:	9b01      	ldr	r3, [sp, #4]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	bfc8      	it	gt
 800b3a2:	461d      	movgt	r5, r3
 800b3a4:	9b00      	ldr	r3, [sp, #0]
 800b3a6:	bfd8      	it	le
 800b3a8:	2501      	movle	r5, #1
 800b3aa:	441d      	add	r5, r3
 800b3ac:	f04f 0800 	mov.w	r8, #0
 800b3b0:	4651      	mov	r1, sl
 800b3b2:	2201      	movs	r2, #1
 800b3b4:	4620      	mov	r0, r4
 800b3b6:	f000 fb41 	bl	800ba3c <__lshift>
 800b3ba:	4631      	mov	r1, r6
 800b3bc:	4682      	mov	sl, r0
 800b3be:	f000 fba9 	bl	800bb14 <__mcmp>
 800b3c2:	2800      	cmp	r0, #0
 800b3c4:	dc96      	bgt.n	800b2f4 <_dtoa_r+0xabc>
 800b3c6:	d102      	bne.n	800b3ce <_dtoa_r+0xb96>
 800b3c8:	f019 0f01 	tst.w	r9, #1
 800b3cc:	d192      	bne.n	800b2f4 <_dtoa_r+0xabc>
 800b3ce:	462b      	mov	r3, r5
 800b3d0:	461d      	mov	r5, r3
 800b3d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b3d6:	2a30      	cmp	r2, #48	; 0x30
 800b3d8:	d0fa      	beq.n	800b3d0 <_dtoa_r+0xb98>
 800b3da:	e6dd      	b.n	800b198 <_dtoa_r+0x960>
 800b3dc:	9a00      	ldr	r2, [sp, #0]
 800b3de:	429a      	cmp	r2, r3
 800b3e0:	d189      	bne.n	800b2f6 <_dtoa_r+0xabe>
 800b3e2:	f10b 0b01 	add.w	fp, fp, #1
 800b3e6:	2331      	movs	r3, #49	; 0x31
 800b3e8:	e796      	b.n	800b318 <_dtoa_r+0xae0>
 800b3ea:	4b0a      	ldr	r3, [pc, #40]	; (800b414 <_dtoa_r+0xbdc>)
 800b3ec:	f7ff ba99 	b.w	800a922 <_dtoa_r+0xea>
 800b3f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	f47f aa6d 	bne.w	800a8d2 <_dtoa_r+0x9a>
 800b3f8:	4b07      	ldr	r3, [pc, #28]	; (800b418 <_dtoa_r+0xbe0>)
 800b3fa:	f7ff ba92 	b.w	800a922 <_dtoa_r+0xea>
 800b3fe:	9b01      	ldr	r3, [sp, #4]
 800b400:	2b00      	cmp	r3, #0
 800b402:	dcb5      	bgt.n	800b370 <_dtoa_r+0xb38>
 800b404:	9b07      	ldr	r3, [sp, #28]
 800b406:	2b02      	cmp	r3, #2
 800b408:	f73f aeb1 	bgt.w	800b16e <_dtoa_r+0x936>
 800b40c:	e7b0      	b.n	800b370 <_dtoa_r+0xb38>
 800b40e:	bf00      	nop
 800b410:	0800d3a9 	.word	0x0800d3a9
 800b414:	0800d309 	.word	0x0800d309
 800b418:	0800d32d 	.word	0x0800d32d

0800b41c <_free_r>:
 800b41c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b41e:	2900      	cmp	r1, #0
 800b420:	d044      	beq.n	800b4ac <_free_r+0x90>
 800b422:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b426:	9001      	str	r0, [sp, #4]
 800b428:	2b00      	cmp	r3, #0
 800b42a:	f1a1 0404 	sub.w	r4, r1, #4
 800b42e:	bfb8      	it	lt
 800b430:	18e4      	addlt	r4, r4, r3
 800b432:	f000 f8e7 	bl	800b604 <__malloc_lock>
 800b436:	4a1e      	ldr	r2, [pc, #120]	; (800b4b0 <_free_r+0x94>)
 800b438:	9801      	ldr	r0, [sp, #4]
 800b43a:	6813      	ldr	r3, [r2, #0]
 800b43c:	b933      	cbnz	r3, 800b44c <_free_r+0x30>
 800b43e:	6063      	str	r3, [r4, #4]
 800b440:	6014      	str	r4, [r2, #0]
 800b442:	b003      	add	sp, #12
 800b444:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b448:	f000 b8e2 	b.w	800b610 <__malloc_unlock>
 800b44c:	42a3      	cmp	r3, r4
 800b44e:	d908      	bls.n	800b462 <_free_r+0x46>
 800b450:	6825      	ldr	r5, [r4, #0]
 800b452:	1961      	adds	r1, r4, r5
 800b454:	428b      	cmp	r3, r1
 800b456:	bf01      	itttt	eq
 800b458:	6819      	ldreq	r1, [r3, #0]
 800b45a:	685b      	ldreq	r3, [r3, #4]
 800b45c:	1949      	addeq	r1, r1, r5
 800b45e:	6021      	streq	r1, [r4, #0]
 800b460:	e7ed      	b.n	800b43e <_free_r+0x22>
 800b462:	461a      	mov	r2, r3
 800b464:	685b      	ldr	r3, [r3, #4]
 800b466:	b10b      	cbz	r3, 800b46c <_free_r+0x50>
 800b468:	42a3      	cmp	r3, r4
 800b46a:	d9fa      	bls.n	800b462 <_free_r+0x46>
 800b46c:	6811      	ldr	r1, [r2, #0]
 800b46e:	1855      	adds	r5, r2, r1
 800b470:	42a5      	cmp	r5, r4
 800b472:	d10b      	bne.n	800b48c <_free_r+0x70>
 800b474:	6824      	ldr	r4, [r4, #0]
 800b476:	4421      	add	r1, r4
 800b478:	1854      	adds	r4, r2, r1
 800b47a:	42a3      	cmp	r3, r4
 800b47c:	6011      	str	r1, [r2, #0]
 800b47e:	d1e0      	bne.n	800b442 <_free_r+0x26>
 800b480:	681c      	ldr	r4, [r3, #0]
 800b482:	685b      	ldr	r3, [r3, #4]
 800b484:	6053      	str	r3, [r2, #4]
 800b486:	440c      	add	r4, r1
 800b488:	6014      	str	r4, [r2, #0]
 800b48a:	e7da      	b.n	800b442 <_free_r+0x26>
 800b48c:	d902      	bls.n	800b494 <_free_r+0x78>
 800b48e:	230c      	movs	r3, #12
 800b490:	6003      	str	r3, [r0, #0]
 800b492:	e7d6      	b.n	800b442 <_free_r+0x26>
 800b494:	6825      	ldr	r5, [r4, #0]
 800b496:	1961      	adds	r1, r4, r5
 800b498:	428b      	cmp	r3, r1
 800b49a:	bf04      	itt	eq
 800b49c:	6819      	ldreq	r1, [r3, #0]
 800b49e:	685b      	ldreq	r3, [r3, #4]
 800b4a0:	6063      	str	r3, [r4, #4]
 800b4a2:	bf04      	itt	eq
 800b4a4:	1949      	addeq	r1, r1, r5
 800b4a6:	6021      	streq	r1, [r4, #0]
 800b4a8:	6054      	str	r4, [r2, #4]
 800b4aa:	e7ca      	b.n	800b442 <_free_r+0x26>
 800b4ac:	b003      	add	sp, #12
 800b4ae:	bd30      	pop	{r4, r5, pc}
 800b4b0:	2000076c 	.word	0x2000076c

0800b4b4 <malloc>:
 800b4b4:	4b02      	ldr	r3, [pc, #8]	; (800b4c0 <malloc+0xc>)
 800b4b6:	4601      	mov	r1, r0
 800b4b8:	6818      	ldr	r0, [r3, #0]
 800b4ba:	f000 b823 	b.w	800b504 <_malloc_r>
 800b4be:	bf00      	nop
 800b4c0:	20000078 	.word	0x20000078

0800b4c4 <sbrk_aligned>:
 800b4c4:	b570      	push	{r4, r5, r6, lr}
 800b4c6:	4e0e      	ldr	r6, [pc, #56]	; (800b500 <sbrk_aligned+0x3c>)
 800b4c8:	460c      	mov	r4, r1
 800b4ca:	6831      	ldr	r1, [r6, #0]
 800b4cc:	4605      	mov	r5, r0
 800b4ce:	b911      	cbnz	r1, 800b4d6 <sbrk_aligned+0x12>
 800b4d0:	f001 f808 	bl	800c4e4 <_sbrk_r>
 800b4d4:	6030      	str	r0, [r6, #0]
 800b4d6:	4621      	mov	r1, r4
 800b4d8:	4628      	mov	r0, r5
 800b4da:	f001 f803 	bl	800c4e4 <_sbrk_r>
 800b4de:	1c43      	adds	r3, r0, #1
 800b4e0:	d00a      	beq.n	800b4f8 <sbrk_aligned+0x34>
 800b4e2:	1cc4      	adds	r4, r0, #3
 800b4e4:	f024 0403 	bic.w	r4, r4, #3
 800b4e8:	42a0      	cmp	r0, r4
 800b4ea:	d007      	beq.n	800b4fc <sbrk_aligned+0x38>
 800b4ec:	1a21      	subs	r1, r4, r0
 800b4ee:	4628      	mov	r0, r5
 800b4f0:	f000 fff8 	bl	800c4e4 <_sbrk_r>
 800b4f4:	3001      	adds	r0, #1
 800b4f6:	d101      	bne.n	800b4fc <sbrk_aligned+0x38>
 800b4f8:	f04f 34ff 	mov.w	r4, #4294967295
 800b4fc:	4620      	mov	r0, r4
 800b4fe:	bd70      	pop	{r4, r5, r6, pc}
 800b500:	20000770 	.word	0x20000770

0800b504 <_malloc_r>:
 800b504:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b508:	1ccd      	adds	r5, r1, #3
 800b50a:	f025 0503 	bic.w	r5, r5, #3
 800b50e:	3508      	adds	r5, #8
 800b510:	2d0c      	cmp	r5, #12
 800b512:	bf38      	it	cc
 800b514:	250c      	movcc	r5, #12
 800b516:	2d00      	cmp	r5, #0
 800b518:	4607      	mov	r7, r0
 800b51a:	db01      	blt.n	800b520 <_malloc_r+0x1c>
 800b51c:	42a9      	cmp	r1, r5
 800b51e:	d905      	bls.n	800b52c <_malloc_r+0x28>
 800b520:	230c      	movs	r3, #12
 800b522:	603b      	str	r3, [r7, #0]
 800b524:	2600      	movs	r6, #0
 800b526:	4630      	mov	r0, r6
 800b528:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b52c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b600 <_malloc_r+0xfc>
 800b530:	f000 f868 	bl	800b604 <__malloc_lock>
 800b534:	f8d8 3000 	ldr.w	r3, [r8]
 800b538:	461c      	mov	r4, r3
 800b53a:	bb5c      	cbnz	r4, 800b594 <_malloc_r+0x90>
 800b53c:	4629      	mov	r1, r5
 800b53e:	4638      	mov	r0, r7
 800b540:	f7ff ffc0 	bl	800b4c4 <sbrk_aligned>
 800b544:	1c43      	adds	r3, r0, #1
 800b546:	4604      	mov	r4, r0
 800b548:	d155      	bne.n	800b5f6 <_malloc_r+0xf2>
 800b54a:	f8d8 4000 	ldr.w	r4, [r8]
 800b54e:	4626      	mov	r6, r4
 800b550:	2e00      	cmp	r6, #0
 800b552:	d145      	bne.n	800b5e0 <_malloc_r+0xdc>
 800b554:	2c00      	cmp	r4, #0
 800b556:	d048      	beq.n	800b5ea <_malloc_r+0xe6>
 800b558:	6823      	ldr	r3, [r4, #0]
 800b55a:	4631      	mov	r1, r6
 800b55c:	4638      	mov	r0, r7
 800b55e:	eb04 0903 	add.w	r9, r4, r3
 800b562:	f000 ffbf 	bl	800c4e4 <_sbrk_r>
 800b566:	4581      	cmp	r9, r0
 800b568:	d13f      	bne.n	800b5ea <_malloc_r+0xe6>
 800b56a:	6821      	ldr	r1, [r4, #0]
 800b56c:	1a6d      	subs	r5, r5, r1
 800b56e:	4629      	mov	r1, r5
 800b570:	4638      	mov	r0, r7
 800b572:	f7ff ffa7 	bl	800b4c4 <sbrk_aligned>
 800b576:	3001      	adds	r0, #1
 800b578:	d037      	beq.n	800b5ea <_malloc_r+0xe6>
 800b57a:	6823      	ldr	r3, [r4, #0]
 800b57c:	442b      	add	r3, r5
 800b57e:	6023      	str	r3, [r4, #0]
 800b580:	f8d8 3000 	ldr.w	r3, [r8]
 800b584:	2b00      	cmp	r3, #0
 800b586:	d038      	beq.n	800b5fa <_malloc_r+0xf6>
 800b588:	685a      	ldr	r2, [r3, #4]
 800b58a:	42a2      	cmp	r2, r4
 800b58c:	d12b      	bne.n	800b5e6 <_malloc_r+0xe2>
 800b58e:	2200      	movs	r2, #0
 800b590:	605a      	str	r2, [r3, #4]
 800b592:	e00f      	b.n	800b5b4 <_malloc_r+0xb0>
 800b594:	6822      	ldr	r2, [r4, #0]
 800b596:	1b52      	subs	r2, r2, r5
 800b598:	d41f      	bmi.n	800b5da <_malloc_r+0xd6>
 800b59a:	2a0b      	cmp	r2, #11
 800b59c:	d917      	bls.n	800b5ce <_malloc_r+0xca>
 800b59e:	1961      	adds	r1, r4, r5
 800b5a0:	42a3      	cmp	r3, r4
 800b5a2:	6025      	str	r5, [r4, #0]
 800b5a4:	bf18      	it	ne
 800b5a6:	6059      	strne	r1, [r3, #4]
 800b5a8:	6863      	ldr	r3, [r4, #4]
 800b5aa:	bf08      	it	eq
 800b5ac:	f8c8 1000 	streq.w	r1, [r8]
 800b5b0:	5162      	str	r2, [r4, r5]
 800b5b2:	604b      	str	r3, [r1, #4]
 800b5b4:	4638      	mov	r0, r7
 800b5b6:	f104 060b 	add.w	r6, r4, #11
 800b5ba:	f000 f829 	bl	800b610 <__malloc_unlock>
 800b5be:	f026 0607 	bic.w	r6, r6, #7
 800b5c2:	1d23      	adds	r3, r4, #4
 800b5c4:	1af2      	subs	r2, r6, r3
 800b5c6:	d0ae      	beq.n	800b526 <_malloc_r+0x22>
 800b5c8:	1b9b      	subs	r3, r3, r6
 800b5ca:	50a3      	str	r3, [r4, r2]
 800b5cc:	e7ab      	b.n	800b526 <_malloc_r+0x22>
 800b5ce:	42a3      	cmp	r3, r4
 800b5d0:	6862      	ldr	r2, [r4, #4]
 800b5d2:	d1dd      	bne.n	800b590 <_malloc_r+0x8c>
 800b5d4:	f8c8 2000 	str.w	r2, [r8]
 800b5d8:	e7ec      	b.n	800b5b4 <_malloc_r+0xb0>
 800b5da:	4623      	mov	r3, r4
 800b5dc:	6864      	ldr	r4, [r4, #4]
 800b5de:	e7ac      	b.n	800b53a <_malloc_r+0x36>
 800b5e0:	4634      	mov	r4, r6
 800b5e2:	6876      	ldr	r6, [r6, #4]
 800b5e4:	e7b4      	b.n	800b550 <_malloc_r+0x4c>
 800b5e6:	4613      	mov	r3, r2
 800b5e8:	e7cc      	b.n	800b584 <_malloc_r+0x80>
 800b5ea:	230c      	movs	r3, #12
 800b5ec:	603b      	str	r3, [r7, #0]
 800b5ee:	4638      	mov	r0, r7
 800b5f0:	f000 f80e 	bl	800b610 <__malloc_unlock>
 800b5f4:	e797      	b.n	800b526 <_malloc_r+0x22>
 800b5f6:	6025      	str	r5, [r4, #0]
 800b5f8:	e7dc      	b.n	800b5b4 <_malloc_r+0xb0>
 800b5fa:	605b      	str	r3, [r3, #4]
 800b5fc:	deff      	udf	#255	; 0xff
 800b5fe:	bf00      	nop
 800b600:	2000076c 	.word	0x2000076c

0800b604 <__malloc_lock>:
 800b604:	4801      	ldr	r0, [pc, #4]	; (800b60c <__malloc_lock+0x8>)
 800b606:	f7ff b87e 	b.w	800a706 <__retarget_lock_acquire_recursive>
 800b60a:	bf00      	nop
 800b60c:	20000768 	.word	0x20000768

0800b610 <__malloc_unlock>:
 800b610:	4801      	ldr	r0, [pc, #4]	; (800b618 <__malloc_unlock+0x8>)
 800b612:	f7ff b879 	b.w	800a708 <__retarget_lock_release_recursive>
 800b616:	bf00      	nop
 800b618:	20000768 	.word	0x20000768

0800b61c <_Balloc>:
 800b61c:	b570      	push	{r4, r5, r6, lr}
 800b61e:	69c6      	ldr	r6, [r0, #28]
 800b620:	4604      	mov	r4, r0
 800b622:	460d      	mov	r5, r1
 800b624:	b976      	cbnz	r6, 800b644 <_Balloc+0x28>
 800b626:	2010      	movs	r0, #16
 800b628:	f7ff ff44 	bl	800b4b4 <malloc>
 800b62c:	4602      	mov	r2, r0
 800b62e:	61e0      	str	r0, [r4, #28]
 800b630:	b920      	cbnz	r0, 800b63c <_Balloc+0x20>
 800b632:	4b18      	ldr	r3, [pc, #96]	; (800b694 <_Balloc+0x78>)
 800b634:	4818      	ldr	r0, [pc, #96]	; (800b698 <_Balloc+0x7c>)
 800b636:	216b      	movs	r1, #107	; 0x6b
 800b638:	f000 ff64 	bl	800c504 <__assert_func>
 800b63c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b640:	6006      	str	r6, [r0, #0]
 800b642:	60c6      	str	r6, [r0, #12]
 800b644:	69e6      	ldr	r6, [r4, #28]
 800b646:	68f3      	ldr	r3, [r6, #12]
 800b648:	b183      	cbz	r3, 800b66c <_Balloc+0x50>
 800b64a:	69e3      	ldr	r3, [r4, #28]
 800b64c:	68db      	ldr	r3, [r3, #12]
 800b64e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b652:	b9b8      	cbnz	r0, 800b684 <_Balloc+0x68>
 800b654:	2101      	movs	r1, #1
 800b656:	fa01 f605 	lsl.w	r6, r1, r5
 800b65a:	1d72      	adds	r2, r6, #5
 800b65c:	0092      	lsls	r2, r2, #2
 800b65e:	4620      	mov	r0, r4
 800b660:	f000 ff6e 	bl	800c540 <_calloc_r>
 800b664:	b160      	cbz	r0, 800b680 <_Balloc+0x64>
 800b666:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b66a:	e00e      	b.n	800b68a <_Balloc+0x6e>
 800b66c:	2221      	movs	r2, #33	; 0x21
 800b66e:	2104      	movs	r1, #4
 800b670:	4620      	mov	r0, r4
 800b672:	f000 ff65 	bl	800c540 <_calloc_r>
 800b676:	69e3      	ldr	r3, [r4, #28]
 800b678:	60f0      	str	r0, [r6, #12]
 800b67a:	68db      	ldr	r3, [r3, #12]
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d1e4      	bne.n	800b64a <_Balloc+0x2e>
 800b680:	2000      	movs	r0, #0
 800b682:	bd70      	pop	{r4, r5, r6, pc}
 800b684:	6802      	ldr	r2, [r0, #0]
 800b686:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b68a:	2300      	movs	r3, #0
 800b68c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b690:	e7f7      	b.n	800b682 <_Balloc+0x66>
 800b692:	bf00      	nop
 800b694:	0800d33a 	.word	0x0800d33a
 800b698:	0800d3ba 	.word	0x0800d3ba

0800b69c <_Bfree>:
 800b69c:	b570      	push	{r4, r5, r6, lr}
 800b69e:	69c6      	ldr	r6, [r0, #28]
 800b6a0:	4605      	mov	r5, r0
 800b6a2:	460c      	mov	r4, r1
 800b6a4:	b976      	cbnz	r6, 800b6c4 <_Bfree+0x28>
 800b6a6:	2010      	movs	r0, #16
 800b6a8:	f7ff ff04 	bl	800b4b4 <malloc>
 800b6ac:	4602      	mov	r2, r0
 800b6ae:	61e8      	str	r0, [r5, #28]
 800b6b0:	b920      	cbnz	r0, 800b6bc <_Bfree+0x20>
 800b6b2:	4b09      	ldr	r3, [pc, #36]	; (800b6d8 <_Bfree+0x3c>)
 800b6b4:	4809      	ldr	r0, [pc, #36]	; (800b6dc <_Bfree+0x40>)
 800b6b6:	218f      	movs	r1, #143	; 0x8f
 800b6b8:	f000 ff24 	bl	800c504 <__assert_func>
 800b6bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b6c0:	6006      	str	r6, [r0, #0]
 800b6c2:	60c6      	str	r6, [r0, #12]
 800b6c4:	b13c      	cbz	r4, 800b6d6 <_Bfree+0x3a>
 800b6c6:	69eb      	ldr	r3, [r5, #28]
 800b6c8:	6862      	ldr	r2, [r4, #4]
 800b6ca:	68db      	ldr	r3, [r3, #12]
 800b6cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b6d0:	6021      	str	r1, [r4, #0]
 800b6d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b6d6:	bd70      	pop	{r4, r5, r6, pc}
 800b6d8:	0800d33a 	.word	0x0800d33a
 800b6dc:	0800d3ba 	.word	0x0800d3ba

0800b6e0 <__multadd>:
 800b6e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6e4:	690d      	ldr	r5, [r1, #16]
 800b6e6:	4607      	mov	r7, r0
 800b6e8:	460c      	mov	r4, r1
 800b6ea:	461e      	mov	r6, r3
 800b6ec:	f101 0c14 	add.w	ip, r1, #20
 800b6f0:	2000      	movs	r0, #0
 800b6f2:	f8dc 3000 	ldr.w	r3, [ip]
 800b6f6:	b299      	uxth	r1, r3
 800b6f8:	fb02 6101 	mla	r1, r2, r1, r6
 800b6fc:	0c1e      	lsrs	r6, r3, #16
 800b6fe:	0c0b      	lsrs	r3, r1, #16
 800b700:	fb02 3306 	mla	r3, r2, r6, r3
 800b704:	b289      	uxth	r1, r1
 800b706:	3001      	adds	r0, #1
 800b708:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b70c:	4285      	cmp	r5, r0
 800b70e:	f84c 1b04 	str.w	r1, [ip], #4
 800b712:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b716:	dcec      	bgt.n	800b6f2 <__multadd+0x12>
 800b718:	b30e      	cbz	r6, 800b75e <__multadd+0x7e>
 800b71a:	68a3      	ldr	r3, [r4, #8]
 800b71c:	42ab      	cmp	r3, r5
 800b71e:	dc19      	bgt.n	800b754 <__multadd+0x74>
 800b720:	6861      	ldr	r1, [r4, #4]
 800b722:	4638      	mov	r0, r7
 800b724:	3101      	adds	r1, #1
 800b726:	f7ff ff79 	bl	800b61c <_Balloc>
 800b72a:	4680      	mov	r8, r0
 800b72c:	b928      	cbnz	r0, 800b73a <__multadd+0x5a>
 800b72e:	4602      	mov	r2, r0
 800b730:	4b0c      	ldr	r3, [pc, #48]	; (800b764 <__multadd+0x84>)
 800b732:	480d      	ldr	r0, [pc, #52]	; (800b768 <__multadd+0x88>)
 800b734:	21ba      	movs	r1, #186	; 0xba
 800b736:	f000 fee5 	bl	800c504 <__assert_func>
 800b73a:	6922      	ldr	r2, [r4, #16]
 800b73c:	3202      	adds	r2, #2
 800b73e:	f104 010c 	add.w	r1, r4, #12
 800b742:	0092      	lsls	r2, r2, #2
 800b744:	300c      	adds	r0, #12
 800b746:	f7fe ffe0 	bl	800a70a <memcpy>
 800b74a:	4621      	mov	r1, r4
 800b74c:	4638      	mov	r0, r7
 800b74e:	f7ff ffa5 	bl	800b69c <_Bfree>
 800b752:	4644      	mov	r4, r8
 800b754:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b758:	3501      	adds	r5, #1
 800b75a:	615e      	str	r6, [r3, #20]
 800b75c:	6125      	str	r5, [r4, #16]
 800b75e:	4620      	mov	r0, r4
 800b760:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b764:	0800d3a9 	.word	0x0800d3a9
 800b768:	0800d3ba 	.word	0x0800d3ba

0800b76c <__hi0bits>:
 800b76c:	0c03      	lsrs	r3, r0, #16
 800b76e:	041b      	lsls	r3, r3, #16
 800b770:	b9d3      	cbnz	r3, 800b7a8 <__hi0bits+0x3c>
 800b772:	0400      	lsls	r0, r0, #16
 800b774:	2310      	movs	r3, #16
 800b776:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b77a:	bf04      	itt	eq
 800b77c:	0200      	lsleq	r0, r0, #8
 800b77e:	3308      	addeq	r3, #8
 800b780:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b784:	bf04      	itt	eq
 800b786:	0100      	lsleq	r0, r0, #4
 800b788:	3304      	addeq	r3, #4
 800b78a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b78e:	bf04      	itt	eq
 800b790:	0080      	lsleq	r0, r0, #2
 800b792:	3302      	addeq	r3, #2
 800b794:	2800      	cmp	r0, #0
 800b796:	db05      	blt.n	800b7a4 <__hi0bits+0x38>
 800b798:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b79c:	f103 0301 	add.w	r3, r3, #1
 800b7a0:	bf08      	it	eq
 800b7a2:	2320      	moveq	r3, #32
 800b7a4:	4618      	mov	r0, r3
 800b7a6:	4770      	bx	lr
 800b7a8:	2300      	movs	r3, #0
 800b7aa:	e7e4      	b.n	800b776 <__hi0bits+0xa>

0800b7ac <__lo0bits>:
 800b7ac:	6803      	ldr	r3, [r0, #0]
 800b7ae:	f013 0207 	ands.w	r2, r3, #7
 800b7b2:	d00c      	beq.n	800b7ce <__lo0bits+0x22>
 800b7b4:	07d9      	lsls	r1, r3, #31
 800b7b6:	d422      	bmi.n	800b7fe <__lo0bits+0x52>
 800b7b8:	079a      	lsls	r2, r3, #30
 800b7ba:	bf49      	itett	mi
 800b7bc:	085b      	lsrmi	r3, r3, #1
 800b7be:	089b      	lsrpl	r3, r3, #2
 800b7c0:	6003      	strmi	r3, [r0, #0]
 800b7c2:	2201      	movmi	r2, #1
 800b7c4:	bf5c      	itt	pl
 800b7c6:	6003      	strpl	r3, [r0, #0]
 800b7c8:	2202      	movpl	r2, #2
 800b7ca:	4610      	mov	r0, r2
 800b7cc:	4770      	bx	lr
 800b7ce:	b299      	uxth	r1, r3
 800b7d0:	b909      	cbnz	r1, 800b7d6 <__lo0bits+0x2a>
 800b7d2:	0c1b      	lsrs	r3, r3, #16
 800b7d4:	2210      	movs	r2, #16
 800b7d6:	b2d9      	uxtb	r1, r3
 800b7d8:	b909      	cbnz	r1, 800b7de <__lo0bits+0x32>
 800b7da:	3208      	adds	r2, #8
 800b7dc:	0a1b      	lsrs	r3, r3, #8
 800b7de:	0719      	lsls	r1, r3, #28
 800b7e0:	bf04      	itt	eq
 800b7e2:	091b      	lsreq	r3, r3, #4
 800b7e4:	3204      	addeq	r2, #4
 800b7e6:	0799      	lsls	r1, r3, #30
 800b7e8:	bf04      	itt	eq
 800b7ea:	089b      	lsreq	r3, r3, #2
 800b7ec:	3202      	addeq	r2, #2
 800b7ee:	07d9      	lsls	r1, r3, #31
 800b7f0:	d403      	bmi.n	800b7fa <__lo0bits+0x4e>
 800b7f2:	085b      	lsrs	r3, r3, #1
 800b7f4:	f102 0201 	add.w	r2, r2, #1
 800b7f8:	d003      	beq.n	800b802 <__lo0bits+0x56>
 800b7fa:	6003      	str	r3, [r0, #0]
 800b7fc:	e7e5      	b.n	800b7ca <__lo0bits+0x1e>
 800b7fe:	2200      	movs	r2, #0
 800b800:	e7e3      	b.n	800b7ca <__lo0bits+0x1e>
 800b802:	2220      	movs	r2, #32
 800b804:	e7e1      	b.n	800b7ca <__lo0bits+0x1e>
	...

0800b808 <__i2b>:
 800b808:	b510      	push	{r4, lr}
 800b80a:	460c      	mov	r4, r1
 800b80c:	2101      	movs	r1, #1
 800b80e:	f7ff ff05 	bl	800b61c <_Balloc>
 800b812:	4602      	mov	r2, r0
 800b814:	b928      	cbnz	r0, 800b822 <__i2b+0x1a>
 800b816:	4b05      	ldr	r3, [pc, #20]	; (800b82c <__i2b+0x24>)
 800b818:	4805      	ldr	r0, [pc, #20]	; (800b830 <__i2b+0x28>)
 800b81a:	f240 1145 	movw	r1, #325	; 0x145
 800b81e:	f000 fe71 	bl	800c504 <__assert_func>
 800b822:	2301      	movs	r3, #1
 800b824:	6144      	str	r4, [r0, #20]
 800b826:	6103      	str	r3, [r0, #16]
 800b828:	bd10      	pop	{r4, pc}
 800b82a:	bf00      	nop
 800b82c:	0800d3a9 	.word	0x0800d3a9
 800b830:	0800d3ba 	.word	0x0800d3ba

0800b834 <__multiply>:
 800b834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b838:	4691      	mov	r9, r2
 800b83a:	690a      	ldr	r2, [r1, #16]
 800b83c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b840:	429a      	cmp	r2, r3
 800b842:	bfb8      	it	lt
 800b844:	460b      	movlt	r3, r1
 800b846:	460c      	mov	r4, r1
 800b848:	bfbc      	itt	lt
 800b84a:	464c      	movlt	r4, r9
 800b84c:	4699      	movlt	r9, r3
 800b84e:	6927      	ldr	r7, [r4, #16]
 800b850:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b854:	68a3      	ldr	r3, [r4, #8]
 800b856:	6861      	ldr	r1, [r4, #4]
 800b858:	eb07 060a 	add.w	r6, r7, sl
 800b85c:	42b3      	cmp	r3, r6
 800b85e:	b085      	sub	sp, #20
 800b860:	bfb8      	it	lt
 800b862:	3101      	addlt	r1, #1
 800b864:	f7ff feda 	bl	800b61c <_Balloc>
 800b868:	b930      	cbnz	r0, 800b878 <__multiply+0x44>
 800b86a:	4602      	mov	r2, r0
 800b86c:	4b44      	ldr	r3, [pc, #272]	; (800b980 <__multiply+0x14c>)
 800b86e:	4845      	ldr	r0, [pc, #276]	; (800b984 <__multiply+0x150>)
 800b870:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b874:	f000 fe46 	bl	800c504 <__assert_func>
 800b878:	f100 0514 	add.w	r5, r0, #20
 800b87c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b880:	462b      	mov	r3, r5
 800b882:	2200      	movs	r2, #0
 800b884:	4543      	cmp	r3, r8
 800b886:	d321      	bcc.n	800b8cc <__multiply+0x98>
 800b888:	f104 0314 	add.w	r3, r4, #20
 800b88c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b890:	f109 0314 	add.w	r3, r9, #20
 800b894:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b898:	9202      	str	r2, [sp, #8]
 800b89a:	1b3a      	subs	r2, r7, r4
 800b89c:	3a15      	subs	r2, #21
 800b89e:	f022 0203 	bic.w	r2, r2, #3
 800b8a2:	3204      	adds	r2, #4
 800b8a4:	f104 0115 	add.w	r1, r4, #21
 800b8a8:	428f      	cmp	r7, r1
 800b8aa:	bf38      	it	cc
 800b8ac:	2204      	movcc	r2, #4
 800b8ae:	9201      	str	r2, [sp, #4]
 800b8b0:	9a02      	ldr	r2, [sp, #8]
 800b8b2:	9303      	str	r3, [sp, #12]
 800b8b4:	429a      	cmp	r2, r3
 800b8b6:	d80c      	bhi.n	800b8d2 <__multiply+0x9e>
 800b8b8:	2e00      	cmp	r6, #0
 800b8ba:	dd03      	ble.n	800b8c4 <__multiply+0x90>
 800b8bc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d05b      	beq.n	800b97c <__multiply+0x148>
 800b8c4:	6106      	str	r6, [r0, #16]
 800b8c6:	b005      	add	sp, #20
 800b8c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8cc:	f843 2b04 	str.w	r2, [r3], #4
 800b8d0:	e7d8      	b.n	800b884 <__multiply+0x50>
 800b8d2:	f8b3 a000 	ldrh.w	sl, [r3]
 800b8d6:	f1ba 0f00 	cmp.w	sl, #0
 800b8da:	d024      	beq.n	800b926 <__multiply+0xf2>
 800b8dc:	f104 0e14 	add.w	lr, r4, #20
 800b8e0:	46a9      	mov	r9, r5
 800b8e2:	f04f 0c00 	mov.w	ip, #0
 800b8e6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b8ea:	f8d9 1000 	ldr.w	r1, [r9]
 800b8ee:	fa1f fb82 	uxth.w	fp, r2
 800b8f2:	b289      	uxth	r1, r1
 800b8f4:	fb0a 110b 	mla	r1, sl, fp, r1
 800b8f8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b8fc:	f8d9 2000 	ldr.w	r2, [r9]
 800b900:	4461      	add	r1, ip
 800b902:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b906:	fb0a c20b 	mla	r2, sl, fp, ip
 800b90a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b90e:	b289      	uxth	r1, r1
 800b910:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b914:	4577      	cmp	r7, lr
 800b916:	f849 1b04 	str.w	r1, [r9], #4
 800b91a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b91e:	d8e2      	bhi.n	800b8e6 <__multiply+0xb2>
 800b920:	9a01      	ldr	r2, [sp, #4]
 800b922:	f845 c002 	str.w	ip, [r5, r2]
 800b926:	9a03      	ldr	r2, [sp, #12]
 800b928:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b92c:	3304      	adds	r3, #4
 800b92e:	f1b9 0f00 	cmp.w	r9, #0
 800b932:	d021      	beq.n	800b978 <__multiply+0x144>
 800b934:	6829      	ldr	r1, [r5, #0]
 800b936:	f104 0c14 	add.w	ip, r4, #20
 800b93a:	46ae      	mov	lr, r5
 800b93c:	f04f 0a00 	mov.w	sl, #0
 800b940:	f8bc b000 	ldrh.w	fp, [ip]
 800b944:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b948:	fb09 220b 	mla	r2, r9, fp, r2
 800b94c:	4452      	add	r2, sl
 800b94e:	b289      	uxth	r1, r1
 800b950:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b954:	f84e 1b04 	str.w	r1, [lr], #4
 800b958:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b95c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b960:	f8be 1000 	ldrh.w	r1, [lr]
 800b964:	fb09 110a 	mla	r1, r9, sl, r1
 800b968:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b96c:	4567      	cmp	r7, ip
 800b96e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b972:	d8e5      	bhi.n	800b940 <__multiply+0x10c>
 800b974:	9a01      	ldr	r2, [sp, #4]
 800b976:	50a9      	str	r1, [r5, r2]
 800b978:	3504      	adds	r5, #4
 800b97a:	e799      	b.n	800b8b0 <__multiply+0x7c>
 800b97c:	3e01      	subs	r6, #1
 800b97e:	e79b      	b.n	800b8b8 <__multiply+0x84>
 800b980:	0800d3a9 	.word	0x0800d3a9
 800b984:	0800d3ba 	.word	0x0800d3ba

0800b988 <__pow5mult>:
 800b988:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b98c:	4615      	mov	r5, r2
 800b98e:	f012 0203 	ands.w	r2, r2, #3
 800b992:	4606      	mov	r6, r0
 800b994:	460f      	mov	r7, r1
 800b996:	d007      	beq.n	800b9a8 <__pow5mult+0x20>
 800b998:	4c25      	ldr	r4, [pc, #148]	; (800ba30 <__pow5mult+0xa8>)
 800b99a:	3a01      	subs	r2, #1
 800b99c:	2300      	movs	r3, #0
 800b99e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b9a2:	f7ff fe9d 	bl	800b6e0 <__multadd>
 800b9a6:	4607      	mov	r7, r0
 800b9a8:	10ad      	asrs	r5, r5, #2
 800b9aa:	d03d      	beq.n	800ba28 <__pow5mult+0xa0>
 800b9ac:	69f4      	ldr	r4, [r6, #28]
 800b9ae:	b97c      	cbnz	r4, 800b9d0 <__pow5mult+0x48>
 800b9b0:	2010      	movs	r0, #16
 800b9b2:	f7ff fd7f 	bl	800b4b4 <malloc>
 800b9b6:	4602      	mov	r2, r0
 800b9b8:	61f0      	str	r0, [r6, #28]
 800b9ba:	b928      	cbnz	r0, 800b9c8 <__pow5mult+0x40>
 800b9bc:	4b1d      	ldr	r3, [pc, #116]	; (800ba34 <__pow5mult+0xac>)
 800b9be:	481e      	ldr	r0, [pc, #120]	; (800ba38 <__pow5mult+0xb0>)
 800b9c0:	f240 11b3 	movw	r1, #435	; 0x1b3
 800b9c4:	f000 fd9e 	bl	800c504 <__assert_func>
 800b9c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b9cc:	6004      	str	r4, [r0, #0]
 800b9ce:	60c4      	str	r4, [r0, #12]
 800b9d0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800b9d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b9d8:	b94c      	cbnz	r4, 800b9ee <__pow5mult+0x66>
 800b9da:	f240 2171 	movw	r1, #625	; 0x271
 800b9de:	4630      	mov	r0, r6
 800b9e0:	f7ff ff12 	bl	800b808 <__i2b>
 800b9e4:	2300      	movs	r3, #0
 800b9e6:	f8c8 0008 	str.w	r0, [r8, #8]
 800b9ea:	4604      	mov	r4, r0
 800b9ec:	6003      	str	r3, [r0, #0]
 800b9ee:	f04f 0900 	mov.w	r9, #0
 800b9f2:	07eb      	lsls	r3, r5, #31
 800b9f4:	d50a      	bpl.n	800ba0c <__pow5mult+0x84>
 800b9f6:	4639      	mov	r1, r7
 800b9f8:	4622      	mov	r2, r4
 800b9fa:	4630      	mov	r0, r6
 800b9fc:	f7ff ff1a 	bl	800b834 <__multiply>
 800ba00:	4639      	mov	r1, r7
 800ba02:	4680      	mov	r8, r0
 800ba04:	4630      	mov	r0, r6
 800ba06:	f7ff fe49 	bl	800b69c <_Bfree>
 800ba0a:	4647      	mov	r7, r8
 800ba0c:	106d      	asrs	r5, r5, #1
 800ba0e:	d00b      	beq.n	800ba28 <__pow5mult+0xa0>
 800ba10:	6820      	ldr	r0, [r4, #0]
 800ba12:	b938      	cbnz	r0, 800ba24 <__pow5mult+0x9c>
 800ba14:	4622      	mov	r2, r4
 800ba16:	4621      	mov	r1, r4
 800ba18:	4630      	mov	r0, r6
 800ba1a:	f7ff ff0b 	bl	800b834 <__multiply>
 800ba1e:	6020      	str	r0, [r4, #0]
 800ba20:	f8c0 9000 	str.w	r9, [r0]
 800ba24:	4604      	mov	r4, r0
 800ba26:	e7e4      	b.n	800b9f2 <__pow5mult+0x6a>
 800ba28:	4638      	mov	r0, r7
 800ba2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba2e:	bf00      	nop
 800ba30:	0800d508 	.word	0x0800d508
 800ba34:	0800d33a 	.word	0x0800d33a
 800ba38:	0800d3ba 	.word	0x0800d3ba

0800ba3c <__lshift>:
 800ba3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba40:	460c      	mov	r4, r1
 800ba42:	6849      	ldr	r1, [r1, #4]
 800ba44:	6923      	ldr	r3, [r4, #16]
 800ba46:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ba4a:	68a3      	ldr	r3, [r4, #8]
 800ba4c:	4607      	mov	r7, r0
 800ba4e:	4691      	mov	r9, r2
 800ba50:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ba54:	f108 0601 	add.w	r6, r8, #1
 800ba58:	42b3      	cmp	r3, r6
 800ba5a:	db0b      	blt.n	800ba74 <__lshift+0x38>
 800ba5c:	4638      	mov	r0, r7
 800ba5e:	f7ff fddd 	bl	800b61c <_Balloc>
 800ba62:	4605      	mov	r5, r0
 800ba64:	b948      	cbnz	r0, 800ba7a <__lshift+0x3e>
 800ba66:	4602      	mov	r2, r0
 800ba68:	4b28      	ldr	r3, [pc, #160]	; (800bb0c <__lshift+0xd0>)
 800ba6a:	4829      	ldr	r0, [pc, #164]	; (800bb10 <__lshift+0xd4>)
 800ba6c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800ba70:	f000 fd48 	bl	800c504 <__assert_func>
 800ba74:	3101      	adds	r1, #1
 800ba76:	005b      	lsls	r3, r3, #1
 800ba78:	e7ee      	b.n	800ba58 <__lshift+0x1c>
 800ba7a:	2300      	movs	r3, #0
 800ba7c:	f100 0114 	add.w	r1, r0, #20
 800ba80:	f100 0210 	add.w	r2, r0, #16
 800ba84:	4618      	mov	r0, r3
 800ba86:	4553      	cmp	r3, sl
 800ba88:	db33      	blt.n	800baf2 <__lshift+0xb6>
 800ba8a:	6920      	ldr	r0, [r4, #16]
 800ba8c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ba90:	f104 0314 	add.w	r3, r4, #20
 800ba94:	f019 091f 	ands.w	r9, r9, #31
 800ba98:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ba9c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800baa0:	d02b      	beq.n	800bafa <__lshift+0xbe>
 800baa2:	f1c9 0e20 	rsb	lr, r9, #32
 800baa6:	468a      	mov	sl, r1
 800baa8:	2200      	movs	r2, #0
 800baaa:	6818      	ldr	r0, [r3, #0]
 800baac:	fa00 f009 	lsl.w	r0, r0, r9
 800bab0:	4310      	orrs	r0, r2
 800bab2:	f84a 0b04 	str.w	r0, [sl], #4
 800bab6:	f853 2b04 	ldr.w	r2, [r3], #4
 800baba:	459c      	cmp	ip, r3
 800babc:	fa22 f20e 	lsr.w	r2, r2, lr
 800bac0:	d8f3      	bhi.n	800baaa <__lshift+0x6e>
 800bac2:	ebac 0304 	sub.w	r3, ip, r4
 800bac6:	3b15      	subs	r3, #21
 800bac8:	f023 0303 	bic.w	r3, r3, #3
 800bacc:	3304      	adds	r3, #4
 800bace:	f104 0015 	add.w	r0, r4, #21
 800bad2:	4584      	cmp	ip, r0
 800bad4:	bf38      	it	cc
 800bad6:	2304      	movcc	r3, #4
 800bad8:	50ca      	str	r2, [r1, r3]
 800bada:	b10a      	cbz	r2, 800bae0 <__lshift+0xa4>
 800badc:	f108 0602 	add.w	r6, r8, #2
 800bae0:	3e01      	subs	r6, #1
 800bae2:	4638      	mov	r0, r7
 800bae4:	612e      	str	r6, [r5, #16]
 800bae6:	4621      	mov	r1, r4
 800bae8:	f7ff fdd8 	bl	800b69c <_Bfree>
 800baec:	4628      	mov	r0, r5
 800baee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800baf2:	f842 0f04 	str.w	r0, [r2, #4]!
 800baf6:	3301      	adds	r3, #1
 800baf8:	e7c5      	b.n	800ba86 <__lshift+0x4a>
 800bafa:	3904      	subs	r1, #4
 800bafc:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb00:	f841 2f04 	str.w	r2, [r1, #4]!
 800bb04:	459c      	cmp	ip, r3
 800bb06:	d8f9      	bhi.n	800bafc <__lshift+0xc0>
 800bb08:	e7ea      	b.n	800bae0 <__lshift+0xa4>
 800bb0a:	bf00      	nop
 800bb0c:	0800d3a9 	.word	0x0800d3a9
 800bb10:	0800d3ba 	.word	0x0800d3ba

0800bb14 <__mcmp>:
 800bb14:	b530      	push	{r4, r5, lr}
 800bb16:	6902      	ldr	r2, [r0, #16]
 800bb18:	690c      	ldr	r4, [r1, #16]
 800bb1a:	1b12      	subs	r2, r2, r4
 800bb1c:	d10e      	bne.n	800bb3c <__mcmp+0x28>
 800bb1e:	f100 0314 	add.w	r3, r0, #20
 800bb22:	3114      	adds	r1, #20
 800bb24:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bb28:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bb2c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bb30:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bb34:	42a5      	cmp	r5, r4
 800bb36:	d003      	beq.n	800bb40 <__mcmp+0x2c>
 800bb38:	d305      	bcc.n	800bb46 <__mcmp+0x32>
 800bb3a:	2201      	movs	r2, #1
 800bb3c:	4610      	mov	r0, r2
 800bb3e:	bd30      	pop	{r4, r5, pc}
 800bb40:	4283      	cmp	r3, r0
 800bb42:	d3f3      	bcc.n	800bb2c <__mcmp+0x18>
 800bb44:	e7fa      	b.n	800bb3c <__mcmp+0x28>
 800bb46:	f04f 32ff 	mov.w	r2, #4294967295
 800bb4a:	e7f7      	b.n	800bb3c <__mcmp+0x28>

0800bb4c <__mdiff>:
 800bb4c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb50:	460c      	mov	r4, r1
 800bb52:	4606      	mov	r6, r0
 800bb54:	4611      	mov	r1, r2
 800bb56:	4620      	mov	r0, r4
 800bb58:	4690      	mov	r8, r2
 800bb5a:	f7ff ffdb 	bl	800bb14 <__mcmp>
 800bb5e:	1e05      	subs	r5, r0, #0
 800bb60:	d110      	bne.n	800bb84 <__mdiff+0x38>
 800bb62:	4629      	mov	r1, r5
 800bb64:	4630      	mov	r0, r6
 800bb66:	f7ff fd59 	bl	800b61c <_Balloc>
 800bb6a:	b930      	cbnz	r0, 800bb7a <__mdiff+0x2e>
 800bb6c:	4b3a      	ldr	r3, [pc, #232]	; (800bc58 <__mdiff+0x10c>)
 800bb6e:	4602      	mov	r2, r0
 800bb70:	f240 2137 	movw	r1, #567	; 0x237
 800bb74:	4839      	ldr	r0, [pc, #228]	; (800bc5c <__mdiff+0x110>)
 800bb76:	f000 fcc5 	bl	800c504 <__assert_func>
 800bb7a:	2301      	movs	r3, #1
 800bb7c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bb80:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb84:	bfa4      	itt	ge
 800bb86:	4643      	movge	r3, r8
 800bb88:	46a0      	movge	r8, r4
 800bb8a:	4630      	mov	r0, r6
 800bb8c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bb90:	bfa6      	itte	ge
 800bb92:	461c      	movge	r4, r3
 800bb94:	2500      	movge	r5, #0
 800bb96:	2501      	movlt	r5, #1
 800bb98:	f7ff fd40 	bl	800b61c <_Balloc>
 800bb9c:	b920      	cbnz	r0, 800bba8 <__mdiff+0x5c>
 800bb9e:	4b2e      	ldr	r3, [pc, #184]	; (800bc58 <__mdiff+0x10c>)
 800bba0:	4602      	mov	r2, r0
 800bba2:	f240 2145 	movw	r1, #581	; 0x245
 800bba6:	e7e5      	b.n	800bb74 <__mdiff+0x28>
 800bba8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bbac:	6926      	ldr	r6, [r4, #16]
 800bbae:	60c5      	str	r5, [r0, #12]
 800bbb0:	f104 0914 	add.w	r9, r4, #20
 800bbb4:	f108 0514 	add.w	r5, r8, #20
 800bbb8:	f100 0e14 	add.w	lr, r0, #20
 800bbbc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800bbc0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bbc4:	f108 0210 	add.w	r2, r8, #16
 800bbc8:	46f2      	mov	sl, lr
 800bbca:	2100      	movs	r1, #0
 800bbcc:	f859 3b04 	ldr.w	r3, [r9], #4
 800bbd0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bbd4:	fa11 f88b 	uxtah	r8, r1, fp
 800bbd8:	b299      	uxth	r1, r3
 800bbda:	0c1b      	lsrs	r3, r3, #16
 800bbdc:	eba8 0801 	sub.w	r8, r8, r1
 800bbe0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bbe4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bbe8:	fa1f f888 	uxth.w	r8, r8
 800bbec:	1419      	asrs	r1, r3, #16
 800bbee:	454e      	cmp	r6, r9
 800bbf0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bbf4:	f84a 3b04 	str.w	r3, [sl], #4
 800bbf8:	d8e8      	bhi.n	800bbcc <__mdiff+0x80>
 800bbfa:	1b33      	subs	r3, r6, r4
 800bbfc:	3b15      	subs	r3, #21
 800bbfe:	f023 0303 	bic.w	r3, r3, #3
 800bc02:	3304      	adds	r3, #4
 800bc04:	3415      	adds	r4, #21
 800bc06:	42a6      	cmp	r6, r4
 800bc08:	bf38      	it	cc
 800bc0a:	2304      	movcc	r3, #4
 800bc0c:	441d      	add	r5, r3
 800bc0e:	4473      	add	r3, lr
 800bc10:	469e      	mov	lr, r3
 800bc12:	462e      	mov	r6, r5
 800bc14:	4566      	cmp	r6, ip
 800bc16:	d30e      	bcc.n	800bc36 <__mdiff+0xea>
 800bc18:	f10c 0203 	add.w	r2, ip, #3
 800bc1c:	1b52      	subs	r2, r2, r5
 800bc1e:	f022 0203 	bic.w	r2, r2, #3
 800bc22:	3d03      	subs	r5, #3
 800bc24:	45ac      	cmp	ip, r5
 800bc26:	bf38      	it	cc
 800bc28:	2200      	movcc	r2, #0
 800bc2a:	4413      	add	r3, r2
 800bc2c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800bc30:	b17a      	cbz	r2, 800bc52 <__mdiff+0x106>
 800bc32:	6107      	str	r7, [r0, #16]
 800bc34:	e7a4      	b.n	800bb80 <__mdiff+0x34>
 800bc36:	f856 8b04 	ldr.w	r8, [r6], #4
 800bc3a:	fa11 f288 	uxtah	r2, r1, r8
 800bc3e:	1414      	asrs	r4, r2, #16
 800bc40:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800bc44:	b292      	uxth	r2, r2
 800bc46:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800bc4a:	f84e 2b04 	str.w	r2, [lr], #4
 800bc4e:	1421      	asrs	r1, r4, #16
 800bc50:	e7e0      	b.n	800bc14 <__mdiff+0xc8>
 800bc52:	3f01      	subs	r7, #1
 800bc54:	e7ea      	b.n	800bc2c <__mdiff+0xe0>
 800bc56:	bf00      	nop
 800bc58:	0800d3a9 	.word	0x0800d3a9
 800bc5c:	0800d3ba 	.word	0x0800d3ba

0800bc60 <__d2b>:
 800bc60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bc64:	460f      	mov	r7, r1
 800bc66:	2101      	movs	r1, #1
 800bc68:	ec59 8b10 	vmov	r8, r9, d0
 800bc6c:	4616      	mov	r6, r2
 800bc6e:	f7ff fcd5 	bl	800b61c <_Balloc>
 800bc72:	4604      	mov	r4, r0
 800bc74:	b930      	cbnz	r0, 800bc84 <__d2b+0x24>
 800bc76:	4602      	mov	r2, r0
 800bc78:	4b24      	ldr	r3, [pc, #144]	; (800bd0c <__d2b+0xac>)
 800bc7a:	4825      	ldr	r0, [pc, #148]	; (800bd10 <__d2b+0xb0>)
 800bc7c:	f240 310f 	movw	r1, #783	; 0x30f
 800bc80:	f000 fc40 	bl	800c504 <__assert_func>
 800bc84:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bc88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bc8c:	bb2d      	cbnz	r5, 800bcda <__d2b+0x7a>
 800bc8e:	9301      	str	r3, [sp, #4]
 800bc90:	f1b8 0300 	subs.w	r3, r8, #0
 800bc94:	d026      	beq.n	800bce4 <__d2b+0x84>
 800bc96:	4668      	mov	r0, sp
 800bc98:	9300      	str	r3, [sp, #0]
 800bc9a:	f7ff fd87 	bl	800b7ac <__lo0bits>
 800bc9e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bca2:	b1e8      	cbz	r0, 800bce0 <__d2b+0x80>
 800bca4:	f1c0 0320 	rsb	r3, r0, #32
 800bca8:	fa02 f303 	lsl.w	r3, r2, r3
 800bcac:	430b      	orrs	r3, r1
 800bcae:	40c2      	lsrs	r2, r0
 800bcb0:	6163      	str	r3, [r4, #20]
 800bcb2:	9201      	str	r2, [sp, #4]
 800bcb4:	9b01      	ldr	r3, [sp, #4]
 800bcb6:	61a3      	str	r3, [r4, #24]
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	bf14      	ite	ne
 800bcbc:	2202      	movne	r2, #2
 800bcbe:	2201      	moveq	r2, #1
 800bcc0:	6122      	str	r2, [r4, #16]
 800bcc2:	b1bd      	cbz	r5, 800bcf4 <__d2b+0x94>
 800bcc4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bcc8:	4405      	add	r5, r0
 800bcca:	603d      	str	r5, [r7, #0]
 800bccc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bcd0:	6030      	str	r0, [r6, #0]
 800bcd2:	4620      	mov	r0, r4
 800bcd4:	b003      	add	sp, #12
 800bcd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bcda:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bcde:	e7d6      	b.n	800bc8e <__d2b+0x2e>
 800bce0:	6161      	str	r1, [r4, #20]
 800bce2:	e7e7      	b.n	800bcb4 <__d2b+0x54>
 800bce4:	a801      	add	r0, sp, #4
 800bce6:	f7ff fd61 	bl	800b7ac <__lo0bits>
 800bcea:	9b01      	ldr	r3, [sp, #4]
 800bcec:	6163      	str	r3, [r4, #20]
 800bcee:	3020      	adds	r0, #32
 800bcf0:	2201      	movs	r2, #1
 800bcf2:	e7e5      	b.n	800bcc0 <__d2b+0x60>
 800bcf4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bcf8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bcfc:	6038      	str	r0, [r7, #0]
 800bcfe:	6918      	ldr	r0, [r3, #16]
 800bd00:	f7ff fd34 	bl	800b76c <__hi0bits>
 800bd04:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bd08:	e7e2      	b.n	800bcd0 <__d2b+0x70>
 800bd0a:	bf00      	nop
 800bd0c:	0800d3a9 	.word	0x0800d3a9
 800bd10:	0800d3ba 	.word	0x0800d3ba

0800bd14 <__ssputs_r>:
 800bd14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd18:	688e      	ldr	r6, [r1, #8]
 800bd1a:	461f      	mov	r7, r3
 800bd1c:	42be      	cmp	r6, r7
 800bd1e:	680b      	ldr	r3, [r1, #0]
 800bd20:	4682      	mov	sl, r0
 800bd22:	460c      	mov	r4, r1
 800bd24:	4690      	mov	r8, r2
 800bd26:	d82c      	bhi.n	800bd82 <__ssputs_r+0x6e>
 800bd28:	898a      	ldrh	r2, [r1, #12]
 800bd2a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bd2e:	d026      	beq.n	800bd7e <__ssputs_r+0x6a>
 800bd30:	6965      	ldr	r5, [r4, #20]
 800bd32:	6909      	ldr	r1, [r1, #16]
 800bd34:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bd38:	eba3 0901 	sub.w	r9, r3, r1
 800bd3c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bd40:	1c7b      	adds	r3, r7, #1
 800bd42:	444b      	add	r3, r9
 800bd44:	106d      	asrs	r5, r5, #1
 800bd46:	429d      	cmp	r5, r3
 800bd48:	bf38      	it	cc
 800bd4a:	461d      	movcc	r5, r3
 800bd4c:	0553      	lsls	r3, r2, #21
 800bd4e:	d527      	bpl.n	800bda0 <__ssputs_r+0x8c>
 800bd50:	4629      	mov	r1, r5
 800bd52:	f7ff fbd7 	bl	800b504 <_malloc_r>
 800bd56:	4606      	mov	r6, r0
 800bd58:	b360      	cbz	r0, 800bdb4 <__ssputs_r+0xa0>
 800bd5a:	6921      	ldr	r1, [r4, #16]
 800bd5c:	464a      	mov	r2, r9
 800bd5e:	f7fe fcd4 	bl	800a70a <memcpy>
 800bd62:	89a3      	ldrh	r3, [r4, #12]
 800bd64:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bd68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd6c:	81a3      	strh	r3, [r4, #12]
 800bd6e:	6126      	str	r6, [r4, #16]
 800bd70:	6165      	str	r5, [r4, #20]
 800bd72:	444e      	add	r6, r9
 800bd74:	eba5 0509 	sub.w	r5, r5, r9
 800bd78:	6026      	str	r6, [r4, #0]
 800bd7a:	60a5      	str	r5, [r4, #8]
 800bd7c:	463e      	mov	r6, r7
 800bd7e:	42be      	cmp	r6, r7
 800bd80:	d900      	bls.n	800bd84 <__ssputs_r+0x70>
 800bd82:	463e      	mov	r6, r7
 800bd84:	6820      	ldr	r0, [r4, #0]
 800bd86:	4632      	mov	r2, r6
 800bd88:	4641      	mov	r1, r8
 800bd8a:	f000 fb6f 	bl	800c46c <memmove>
 800bd8e:	68a3      	ldr	r3, [r4, #8]
 800bd90:	1b9b      	subs	r3, r3, r6
 800bd92:	60a3      	str	r3, [r4, #8]
 800bd94:	6823      	ldr	r3, [r4, #0]
 800bd96:	4433      	add	r3, r6
 800bd98:	6023      	str	r3, [r4, #0]
 800bd9a:	2000      	movs	r0, #0
 800bd9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bda0:	462a      	mov	r2, r5
 800bda2:	f000 fbf5 	bl	800c590 <_realloc_r>
 800bda6:	4606      	mov	r6, r0
 800bda8:	2800      	cmp	r0, #0
 800bdaa:	d1e0      	bne.n	800bd6e <__ssputs_r+0x5a>
 800bdac:	6921      	ldr	r1, [r4, #16]
 800bdae:	4650      	mov	r0, sl
 800bdb0:	f7ff fb34 	bl	800b41c <_free_r>
 800bdb4:	230c      	movs	r3, #12
 800bdb6:	f8ca 3000 	str.w	r3, [sl]
 800bdba:	89a3      	ldrh	r3, [r4, #12]
 800bdbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bdc0:	81a3      	strh	r3, [r4, #12]
 800bdc2:	f04f 30ff 	mov.w	r0, #4294967295
 800bdc6:	e7e9      	b.n	800bd9c <__ssputs_r+0x88>

0800bdc8 <_svfiprintf_r>:
 800bdc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdcc:	4698      	mov	r8, r3
 800bdce:	898b      	ldrh	r3, [r1, #12]
 800bdd0:	061b      	lsls	r3, r3, #24
 800bdd2:	b09d      	sub	sp, #116	; 0x74
 800bdd4:	4607      	mov	r7, r0
 800bdd6:	460d      	mov	r5, r1
 800bdd8:	4614      	mov	r4, r2
 800bdda:	d50e      	bpl.n	800bdfa <_svfiprintf_r+0x32>
 800bddc:	690b      	ldr	r3, [r1, #16]
 800bdde:	b963      	cbnz	r3, 800bdfa <_svfiprintf_r+0x32>
 800bde0:	2140      	movs	r1, #64	; 0x40
 800bde2:	f7ff fb8f 	bl	800b504 <_malloc_r>
 800bde6:	6028      	str	r0, [r5, #0]
 800bde8:	6128      	str	r0, [r5, #16]
 800bdea:	b920      	cbnz	r0, 800bdf6 <_svfiprintf_r+0x2e>
 800bdec:	230c      	movs	r3, #12
 800bdee:	603b      	str	r3, [r7, #0]
 800bdf0:	f04f 30ff 	mov.w	r0, #4294967295
 800bdf4:	e0d0      	b.n	800bf98 <_svfiprintf_r+0x1d0>
 800bdf6:	2340      	movs	r3, #64	; 0x40
 800bdf8:	616b      	str	r3, [r5, #20]
 800bdfa:	2300      	movs	r3, #0
 800bdfc:	9309      	str	r3, [sp, #36]	; 0x24
 800bdfe:	2320      	movs	r3, #32
 800be00:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800be04:	f8cd 800c 	str.w	r8, [sp, #12]
 800be08:	2330      	movs	r3, #48	; 0x30
 800be0a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800bfb0 <_svfiprintf_r+0x1e8>
 800be0e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800be12:	f04f 0901 	mov.w	r9, #1
 800be16:	4623      	mov	r3, r4
 800be18:	469a      	mov	sl, r3
 800be1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800be1e:	b10a      	cbz	r2, 800be24 <_svfiprintf_r+0x5c>
 800be20:	2a25      	cmp	r2, #37	; 0x25
 800be22:	d1f9      	bne.n	800be18 <_svfiprintf_r+0x50>
 800be24:	ebba 0b04 	subs.w	fp, sl, r4
 800be28:	d00b      	beq.n	800be42 <_svfiprintf_r+0x7a>
 800be2a:	465b      	mov	r3, fp
 800be2c:	4622      	mov	r2, r4
 800be2e:	4629      	mov	r1, r5
 800be30:	4638      	mov	r0, r7
 800be32:	f7ff ff6f 	bl	800bd14 <__ssputs_r>
 800be36:	3001      	adds	r0, #1
 800be38:	f000 80a9 	beq.w	800bf8e <_svfiprintf_r+0x1c6>
 800be3c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800be3e:	445a      	add	r2, fp
 800be40:	9209      	str	r2, [sp, #36]	; 0x24
 800be42:	f89a 3000 	ldrb.w	r3, [sl]
 800be46:	2b00      	cmp	r3, #0
 800be48:	f000 80a1 	beq.w	800bf8e <_svfiprintf_r+0x1c6>
 800be4c:	2300      	movs	r3, #0
 800be4e:	f04f 32ff 	mov.w	r2, #4294967295
 800be52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800be56:	f10a 0a01 	add.w	sl, sl, #1
 800be5a:	9304      	str	r3, [sp, #16]
 800be5c:	9307      	str	r3, [sp, #28]
 800be5e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800be62:	931a      	str	r3, [sp, #104]	; 0x68
 800be64:	4654      	mov	r4, sl
 800be66:	2205      	movs	r2, #5
 800be68:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be6c:	4850      	ldr	r0, [pc, #320]	; (800bfb0 <_svfiprintf_r+0x1e8>)
 800be6e:	f7f4 f9af 	bl	80001d0 <memchr>
 800be72:	9a04      	ldr	r2, [sp, #16]
 800be74:	b9d8      	cbnz	r0, 800beae <_svfiprintf_r+0xe6>
 800be76:	06d0      	lsls	r0, r2, #27
 800be78:	bf44      	itt	mi
 800be7a:	2320      	movmi	r3, #32
 800be7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be80:	0711      	lsls	r1, r2, #28
 800be82:	bf44      	itt	mi
 800be84:	232b      	movmi	r3, #43	; 0x2b
 800be86:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be8a:	f89a 3000 	ldrb.w	r3, [sl]
 800be8e:	2b2a      	cmp	r3, #42	; 0x2a
 800be90:	d015      	beq.n	800bebe <_svfiprintf_r+0xf6>
 800be92:	9a07      	ldr	r2, [sp, #28]
 800be94:	4654      	mov	r4, sl
 800be96:	2000      	movs	r0, #0
 800be98:	f04f 0c0a 	mov.w	ip, #10
 800be9c:	4621      	mov	r1, r4
 800be9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bea2:	3b30      	subs	r3, #48	; 0x30
 800bea4:	2b09      	cmp	r3, #9
 800bea6:	d94d      	bls.n	800bf44 <_svfiprintf_r+0x17c>
 800bea8:	b1b0      	cbz	r0, 800bed8 <_svfiprintf_r+0x110>
 800beaa:	9207      	str	r2, [sp, #28]
 800beac:	e014      	b.n	800bed8 <_svfiprintf_r+0x110>
 800beae:	eba0 0308 	sub.w	r3, r0, r8
 800beb2:	fa09 f303 	lsl.w	r3, r9, r3
 800beb6:	4313      	orrs	r3, r2
 800beb8:	9304      	str	r3, [sp, #16]
 800beba:	46a2      	mov	sl, r4
 800bebc:	e7d2      	b.n	800be64 <_svfiprintf_r+0x9c>
 800bebe:	9b03      	ldr	r3, [sp, #12]
 800bec0:	1d19      	adds	r1, r3, #4
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	9103      	str	r1, [sp, #12]
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	bfbb      	ittet	lt
 800beca:	425b      	neglt	r3, r3
 800becc:	f042 0202 	orrlt.w	r2, r2, #2
 800bed0:	9307      	strge	r3, [sp, #28]
 800bed2:	9307      	strlt	r3, [sp, #28]
 800bed4:	bfb8      	it	lt
 800bed6:	9204      	strlt	r2, [sp, #16]
 800bed8:	7823      	ldrb	r3, [r4, #0]
 800beda:	2b2e      	cmp	r3, #46	; 0x2e
 800bedc:	d10c      	bne.n	800bef8 <_svfiprintf_r+0x130>
 800bede:	7863      	ldrb	r3, [r4, #1]
 800bee0:	2b2a      	cmp	r3, #42	; 0x2a
 800bee2:	d134      	bne.n	800bf4e <_svfiprintf_r+0x186>
 800bee4:	9b03      	ldr	r3, [sp, #12]
 800bee6:	1d1a      	adds	r2, r3, #4
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	9203      	str	r2, [sp, #12]
 800beec:	2b00      	cmp	r3, #0
 800beee:	bfb8      	it	lt
 800bef0:	f04f 33ff 	movlt.w	r3, #4294967295
 800bef4:	3402      	adds	r4, #2
 800bef6:	9305      	str	r3, [sp, #20]
 800bef8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800bfc0 <_svfiprintf_r+0x1f8>
 800befc:	7821      	ldrb	r1, [r4, #0]
 800befe:	2203      	movs	r2, #3
 800bf00:	4650      	mov	r0, sl
 800bf02:	f7f4 f965 	bl	80001d0 <memchr>
 800bf06:	b138      	cbz	r0, 800bf18 <_svfiprintf_r+0x150>
 800bf08:	9b04      	ldr	r3, [sp, #16]
 800bf0a:	eba0 000a 	sub.w	r0, r0, sl
 800bf0e:	2240      	movs	r2, #64	; 0x40
 800bf10:	4082      	lsls	r2, r0
 800bf12:	4313      	orrs	r3, r2
 800bf14:	3401      	adds	r4, #1
 800bf16:	9304      	str	r3, [sp, #16]
 800bf18:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf1c:	4825      	ldr	r0, [pc, #148]	; (800bfb4 <_svfiprintf_r+0x1ec>)
 800bf1e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bf22:	2206      	movs	r2, #6
 800bf24:	f7f4 f954 	bl	80001d0 <memchr>
 800bf28:	2800      	cmp	r0, #0
 800bf2a:	d038      	beq.n	800bf9e <_svfiprintf_r+0x1d6>
 800bf2c:	4b22      	ldr	r3, [pc, #136]	; (800bfb8 <_svfiprintf_r+0x1f0>)
 800bf2e:	bb1b      	cbnz	r3, 800bf78 <_svfiprintf_r+0x1b0>
 800bf30:	9b03      	ldr	r3, [sp, #12]
 800bf32:	3307      	adds	r3, #7
 800bf34:	f023 0307 	bic.w	r3, r3, #7
 800bf38:	3308      	adds	r3, #8
 800bf3a:	9303      	str	r3, [sp, #12]
 800bf3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf3e:	4433      	add	r3, r6
 800bf40:	9309      	str	r3, [sp, #36]	; 0x24
 800bf42:	e768      	b.n	800be16 <_svfiprintf_r+0x4e>
 800bf44:	fb0c 3202 	mla	r2, ip, r2, r3
 800bf48:	460c      	mov	r4, r1
 800bf4a:	2001      	movs	r0, #1
 800bf4c:	e7a6      	b.n	800be9c <_svfiprintf_r+0xd4>
 800bf4e:	2300      	movs	r3, #0
 800bf50:	3401      	adds	r4, #1
 800bf52:	9305      	str	r3, [sp, #20]
 800bf54:	4619      	mov	r1, r3
 800bf56:	f04f 0c0a 	mov.w	ip, #10
 800bf5a:	4620      	mov	r0, r4
 800bf5c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf60:	3a30      	subs	r2, #48	; 0x30
 800bf62:	2a09      	cmp	r2, #9
 800bf64:	d903      	bls.n	800bf6e <_svfiprintf_r+0x1a6>
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d0c6      	beq.n	800bef8 <_svfiprintf_r+0x130>
 800bf6a:	9105      	str	r1, [sp, #20]
 800bf6c:	e7c4      	b.n	800bef8 <_svfiprintf_r+0x130>
 800bf6e:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf72:	4604      	mov	r4, r0
 800bf74:	2301      	movs	r3, #1
 800bf76:	e7f0      	b.n	800bf5a <_svfiprintf_r+0x192>
 800bf78:	ab03      	add	r3, sp, #12
 800bf7a:	9300      	str	r3, [sp, #0]
 800bf7c:	462a      	mov	r2, r5
 800bf7e:	4b0f      	ldr	r3, [pc, #60]	; (800bfbc <_svfiprintf_r+0x1f4>)
 800bf80:	a904      	add	r1, sp, #16
 800bf82:	4638      	mov	r0, r7
 800bf84:	f7fd fd3e 	bl	8009a04 <_printf_float>
 800bf88:	1c42      	adds	r2, r0, #1
 800bf8a:	4606      	mov	r6, r0
 800bf8c:	d1d6      	bne.n	800bf3c <_svfiprintf_r+0x174>
 800bf8e:	89ab      	ldrh	r3, [r5, #12]
 800bf90:	065b      	lsls	r3, r3, #25
 800bf92:	f53f af2d 	bmi.w	800bdf0 <_svfiprintf_r+0x28>
 800bf96:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bf98:	b01d      	add	sp, #116	; 0x74
 800bf9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf9e:	ab03      	add	r3, sp, #12
 800bfa0:	9300      	str	r3, [sp, #0]
 800bfa2:	462a      	mov	r2, r5
 800bfa4:	4b05      	ldr	r3, [pc, #20]	; (800bfbc <_svfiprintf_r+0x1f4>)
 800bfa6:	a904      	add	r1, sp, #16
 800bfa8:	4638      	mov	r0, r7
 800bfaa:	f7fd ffcf 	bl	8009f4c <_printf_i>
 800bfae:	e7eb      	b.n	800bf88 <_svfiprintf_r+0x1c0>
 800bfb0:	0800d514 	.word	0x0800d514
 800bfb4:	0800d51e 	.word	0x0800d51e
 800bfb8:	08009a05 	.word	0x08009a05
 800bfbc:	0800bd15 	.word	0x0800bd15
 800bfc0:	0800d51a 	.word	0x0800d51a

0800bfc4 <__sfputc_r>:
 800bfc4:	6893      	ldr	r3, [r2, #8]
 800bfc6:	3b01      	subs	r3, #1
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	b410      	push	{r4}
 800bfcc:	6093      	str	r3, [r2, #8]
 800bfce:	da08      	bge.n	800bfe2 <__sfputc_r+0x1e>
 800bfd0:	6994      	ldr	r4, [r2, #24]
 800bfd2:	42a3      	cmp	r3, r4
 800bfd4:	db01      	blt.n	800bfda <__sfputc_r+0x16>
 800bfd6:	290a      	cmp	r1, #10
 800bfd8:	d103      	bne.n	800bfe2 <__sfputc_r+0x1e>
 800bfda:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bfde:	f7fe ba6c 	b.w	800a4ba <__swbuf_r>
 800bfe2:	6813      	ldr	r3, [r2, #0]
 800bfe4:	1c58      	adds	r0, r3, #1
 800bfe6:	6010      	str	r0, [r2, #0]
 800bfe8:	7019      	strb	r1, [r3, #0]
 800bfea:	4608      	mov	r0, r1
 800bfec:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bff0:	4770      	bx	lr

0800bff2 <__sfputs_r>:
 800bff2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bff4:	4606      	mov	r6, r0
 800bff6:	460f      	mov	r7, r1
 800bff8:	4614      	mov	r4, r2
 800bffa:	18d5      	adds	r5, r2, r3
 800bffc:	42ac      	cmp	r4, r5
 800bffe:	d101      	bne.n	800c004 <__sfputs_r+0x12>
 800c000:	2000      	movs	r0, #0
 800c002:	e007      	b.n	800c014 <__sfputs_r+0x22>
 800c004:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c008:	463a      	mov	r2, r7
 800c00a:	4630      	mov	r0, r6
 800c00c:	f7ff ffda 	bl	800bfc4 <__sfputc_r>
 800c010:	1c43      	adds	r3, r0, #1
 800c012:	d1f3      	bne.n	800bffc <__sfputs_r+0xa>
 800c014:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c018 <_vfiprintf_r>:
 800c018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c01c:	460d      	mov	r5, r1
 800c01e:	b09d      	sub	sp, #116	; 0x74
 800c020:	4614      	mov	r4, r2
 800c022:	4698      	mov	r8, r3
 800c024:	4606      	mov	r6, r0
 800c026:	b118      	cbz	r0, 800c030 <_vfiprintf_r+0x18>
 800c028:	6a03      	ldr	r3, [r0, #32]
 800c02a:	b90b      	cbnz	r3, 800c030 <_vfiprintf_r+0x18>
 800c02c:	f7fe f93c 	bl	800a2a8 <__sinit>
 800c030:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c032:	07d9      	lsls	r1, r3, #31
 800c034:	d405      	bmi.n	800c042 <_vfiprintf_r+0x2a>
 800c036:	89ab      	ldrh	r3, [r5, #12]
 800c038:	059a      	lsls	r2, r3, #22
 800c03a:	d402      	bmi.n	800c042 <_vfiprintf_r+0x2a>
 800c03c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c03e:	f7fe fb62 	bl	800a706 <__retarget_lock_acquire_recursive>
 800c042:	89ab      	ldrh	r3, [r5, #12]
 800c044:	071b      	lsls	r3, r3, #28
 800c046:	d501      	bpl.n	800c04c <_vfiprintf_r+0x34>
 800c048:	692b      	ldr	r3, [r5, #16]
 800c04a:	b99b      	cbnz	r3, 800c074 <_vfiprintf_r+0x5c>
 800c04c:	4629      	mov	r1, r5
 800c04e:	4630      	mov	r0, r6
 800c050:	f7fe fa70 	bl	800a534 <__swsetup_r>
 800c054:	b170      	cbz	r0, 800c074 <_vfiprintf_r+0x5c>
 800c056:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c058:	07dc      	lsls	r4, r3, #31
 800c05a:	d504      	bpl.n	800c066 <_vfiprintf_r+0x4e>
 800c05c:	f04f 30ff 	mov.w	r0, #4294967295
 800c060:	b01d      	add	sp, #116	; 0x74
 800c062:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c066:	89ab      	ldrh	r3, [r5, #12]
 800c068:	0598      	lsls	r0, r3, #22
 800c06a:	d4f7      	bmi.n	800c05c <_vfiprintf_r+0x44>
 800c06c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c06e:	f7fe fb4b 	bl	800a708 <__retarget_lock_release_recursive>
 800c072:	e7f3      	b.n	800c05c <_vfiprintf_r+0x44>
 800c074:	2300      	movs	r3, #0
 800c076:	9309      	str	r3, [sp, #36]	; 0x24
 800c078:	2320      	movs	r3, #32
 800c07a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c07e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c082:	2330      	movs	r3, #48	; 0x30
 800c084:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c238 <_vfiprintf_r+0x220>
 800c088:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c08c:	f04f 0901 	mov.w	r9, #1
 800c090:	4623      	mov	r3, r4
 800c092:	469a      	mov	sl, r3
 800c094:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c098:	b10a      	cbz	r2, 800c09e <_vfiprintf_r+0x86>
 800c09a:	2a25      	cmp	r2, #37	; 0x25
 800c09c:	d1f9      	bne.n	800c092 <_vfiprintf_r+0x7a>
 800c09e:	ebba 0b04 	subs.w	fp, sl, r4
 800c0a2:	d00b      	beq.n	800c0bc <_vfiprintf_r+0xa4>
 800c0a4:	465b      	mov	r3, fp
 800c0a6:	4622      	mov	r2, r4
 800c0a8:	4629      	mov	r1, r5
 800c0aa:	4630      	mov	r0, r6
 800c0ac:	f7ff ffa1 	bl	800bff2 <__sfputs_r>
 800c0b0:	3001      	adds	r0, #1
 800c0b2:	f000 80a9 	beq.w	800c208 <_vfiprintf_r+0x1f0>
 800c0b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c0b8:	445a      	add	r2, fp
 800c0ba:	9209      	str	r2, [sp, #36]	; 0x24
 800c0bc:	f89a 3000 	ldrb.w	r3, [sl]
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	f000 80a1 	beq.w	800c208 <_vfiprintf_r+0x1f0>
 800c0c6:	2300      	movs	r3, #0
 800c0c8:	f04f 32ff 	mov.w	r2, #4294967295
 800c0cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c0d0:	f10a 0a01 	add.w	sl, sl, #1
 800c0d4:	9304      	str	r3, [sp, #16]
 800c0d6:	9307      	str	r3, [sp, #28]
 800c0d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c0dc:	931a      	str	r3, [sp, #104]	; 0x68
 800c0de:	4654      	mov	r4, sl
 800c0e0:	2205      	movs	r2, #5
 800c0e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0e6:	4854      	ldr	r0, [pc, #336]	; (800c238 <_vfiprintf_r+0x220>)
 800c0e8:	f7f4 f872 	bl	80001d0 <memchr>
 800c0ec:	9a04      	ldr	r2, [sp, #16]
 800c0ee:	b9d8      	cbnz	r0, 800c128 <_vfiprintf_r+0x110>
 800c0f0:	06d1      	lsls	r1, r2, #27
 800c0f2:	bf44      	itt	mi
 800c0f4:	2320      	movmi	r3, #32
 800c0f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c0fa:	0713      	lsls	r3, r2, #28
 800c0fc:	bf44      	itt	mi
 800c0fe:	232b      	movmi	r3, #43	; 0x2b
 800c100:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c104:	f89a 3000 	ldrb.w	r3, [sl]
 800c108:	2b2a      	cmp	r3, #42	; 0x2a
 800c10a:	d015      	beq.n	800c138 <_vfiprintf_r+0x120>
 800c10c:	9a07      	ldr	r2, [sp, #28]
 800c10e:	4654      	mov	r4, sl
 800c110:	2000      	movs	r0, #0
 800c112:	f04f 0c0a 	mov.w	ip, #10
 800c116:	4621      	mov	r1, r4
 800c118:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c11c:	3b30      	subs	r3, #48	; 0x30
 800c11e:	2b09      	cmp	r3, #9
 800c120:	d94d      	bls.n	800c1be <_vfiprintf_r+0x1a6>
 800c122:	b1b0      	cbz	r0, 800c152 <_vfiprintf_r+0x13a>
 800c124:	9207      	str	r2, [sp, #28]
 800c126:	e014      	b.n	800c152 <_vfiprintf_r+0x13a>
 800c128:	eba0 0308 	sub.w	r3, r0, r8
 800c12c:	fa09 f303 	lsl.w	r3, r9, r3
 800c130:	4313      	orrs	r3, r2
 800c132:	9304      	str	r3, [sp, #16]
 800c134:	46a2      	mov	sl, r4
 800c136:	e7d2      	b.n	800c0de <_vfiprintf_r+0xc6>
 800c138:	9b03      	ldr	r3, [sp, #12]
 800c13a:	1d19      	adds	r1, r3, #4
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	9103      	str	r1, [sp, #12]
 800c140:	2b00      	cmp	r3, #0
 800c142:	bfbb      	ittet	lt
 800c144:	425b      	neglt	r3, r3
 800c146:	f042 0202 	orrlt.w	r2, r2, #2
 800c14a:	9307      	strge	r3, [sp, #28]
 800c14c:	9307      	strlt	r3, [sp, #28]
 800c14e:	bfb8      	it	lt
 800c150:	9204      	strlt	r2, [sp, #16]
 800c152:	7823      	ldrb	r3, [r4, #0]
 800c154:	2b2e      	cmp	r3, #46	; 0x2e
 800c156:	d10c      	bne.n	800c172 <_vfiprintf_r+0x15a>
 800c158:	7863      	ldrb	r3, [r4, #1]
 800c15a:	2b2a      	cmp	r3, #42	; 0x2a
 800c15c:	d134      	bne.n	800c1c8 <_vfiprintf_r+0x1b0>
 800c15e:	9b03      	ldr	r3, [sp, #12]
 800c160:	1d1a      	adds	r2, r3, #4
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	9203      	str	r2, [sp, #12]
 800c166:	2b00      	cmp	r3, #0
 800c168:	bfb8      	it	lt
 800c16a:	f04f 33ff 	movlt.w	r3, #4294967295
 800c16e:	3402      	adds	r4, #2
 800c170:	9305      	str	r3, [sp, #20]
 800c172:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c248 <_vfiprintf_r+0x230>
 800c176:	7821      	ldrb	r1, [r4, #0]
 800c178:	2203      	movs	r2, #3
 800c17a:	4650      	mov	r0, sl
 800c17c:	f7f4 f828 	bl	80001d0 <memchr>
 800c180:	b138      	cbz	r0, 800c192 <_vfiprintf_r+0x17a>
 800c182:	9b04      	ldr	r3, [sp, #16]
 800c184:	eba0 000a 	sub.w	r0, r0, sl
 800c188:	2240      	movs	r2, #64	; 0x40
 800c18a:	4082      	lsls	r2, r0
 800c18c:	4313      	orrs	r3, r2
 800c18e:	3401      	adds	r4, #1
 800c190:	9304      	str	r3, [sp, #16]
 800c192:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c196:	4829      	ldr	r0, [pc, #164]	; (800c23c <_vfiprintf_r+0x224>)
 800c198:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c19c:	2206      	movs	r2, #6
 800c19e:	f7f4 f817 	bl	80001d0 <memchr>
 800c1a2:	2800      	cmp	r0, #0
 800c1a4:	d03f      	beq.n	800c226 <_vfiprintf_r+0x20e>
 800c1a6:	4b26      	ldr	r3, [pc, #152]	; (800c240 <_vfiprintf_r+0x228>)
 800c1a8:	bb1b      	cbnz	r3, 800c1f2 <_vfiprintf_r+0x1da>
 800c1aa:	9b03      	ldr	r3, [sp, #12]
 800c1ac:	3307      	adds	r3, #7
 800c1ae:	f023 0307 	bic.w	r3, r3, #7
 800c1b2:	3308      	adds	r3, #8
 800c1b4:	9303      	str	r3, [sp, #12]
 800c1b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1b8:	443b      	add	r3, r7
 800c1ba:	9309      	str	r3, [sp, #36]	; 0x24
 800c1bc:	e768      	b.n	800c090 <_vfiprintf_r+0x78>
 800c1be:	fb0c 3202 	mla	r2, ip, r2, r3
 800c1c2:	460c      	mov	r4, r1
 800c1c4:	2001      	movs	r0, #1
 800c1c6:	e7a6      	b.n	800c116 <_vfiprintf_r+0xfe>
 800c1c8:	2300      	movs	r3, #0
 800c1ca:	3401      	adds	r4, #1
 800c1cc:	9305      	str	r3, [sp, #20]
 800c1ce:	4619      	mov	r1, r3
 800c1d0:	f04f 0c0a 	mov.w	ip, #10
 800c1d4:	4620      	mov	r0, r4
 800c1d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c1da:	3a30      	subs	r2, #48	; 0x30
 800c1dc:	2a09      	cmp	r2, #9
 800c1de:	d903      	bls.n	800c1e8 <_vfiprintf_r+0x1d0>
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d0c6      	beq.n	800c172 <_vfiprintf_r+0x15a>
 800c1e4:	9105      	str	r1, [sp, #20]
 800c1e6:	e7c4      	b.n	800c172 <_vfiprintf_r+0x15a>
 800c1e8:	fb0c 2101 	mla	r1, ip, r1, r2
 800c1ec:	4604      	mov	r4, r0
 800c1ee:	2301      	movs	r3, #1
 800c1f0:	e7f0      	b.n	800c1d4 <_vfiprintf_r+0x1bc>
 800c1f2:	ab03      	add	r3, sp, #12
 800c1f4:	9300      	str	r3, [sp, #0]
 800c1f6:	462a      	mov	r2, r5
 800c1f8:	4b12      	ldr	r3, [pc, #72]	; (800c244 <_vfiprintf_r+0x22c>)
 800c1fa:	a904      	add	r1, sp, #16
 800c1fc:	4630      	mov	r0, r6
 800c1fe:	f7fd fc01 	bl	8009a04 <_printf_float>
 800c202:	4607      	mov	r7, r0
 800c204:	1c78      	adds	r0, r7, #1
 800c206:	d1d6      	bne.n	800c1b6 <_vfiprintf_r+0x19e>
 800c208:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c20a:	07d9      	lsls	r1, r3, #31
 800c20c:	d405      	bmi.n	800c21a <_vfiprintf_r+0x202>
 800c20e:	89ab      	ldrh	r3, [r5, #12]
 800c210:	059a      	lsls	r2, r3, #22
 800c212:	d402      	bmi.n	800c21a <_vfiprintf_r+0x202>
 800c214:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c216:	f7fe fa77 	bl	800a708 <__retarget_lock_release_recursive>
 800c21a:	89ab      	ldrh	r3, [r5, #12]
 800c21c:	065b      	lsls	r3, r3, #25
 800c21e:	f53f af1d 	bmi.w	800c05c <_vfiprintf_r+0x44>
 800c222:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c224:	e71c      	b.n	800c060 <_vfiprintf_r+0x48>
 800c226:	ab03      	add	r3, sp, #12
 800c228:	9300      	str	r3, [sp, #0]
 800c22a:	462a      	mov	r2, r5
 800c22c:	4b05      	ldr	r3, [pc, #20]	; (800c244 <_vfiprintf_r+0x22c>)
 800c22e:	a904      	add	r1, sp, #16
 800c230:	4630      	mov	r0, r6
 800c232:	f7fd fe8b 	bl	8009f4c <_printf_i>
 800c236:	e7e4      	b.n	800c202 <_vfiprintf_r+0x1ea>
 800c238:	0800d514 	.word	0x0800d514
 800c23c:	0800d51e 	.word	0x0800d51e
 800c240:	08009a05 	.word	0x08009a05
 800c244:	0800bff3 	.word	0x0800bff3
 800c248:	0800d51a 	.word	0x0800d51a

0800c24c <__sflush_r>:
 800c24c:	898a      	ldrh	r2, [r1, #12]
 800c24e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c252:	4605      	mov	r5, r0
 800c254:	0710      	lsls	r0, r2, #28
 800c256:	460c      	mov	r4, r1
 800c258:	d458      	bmi.n	800c30c <__sflush_r+0xc0>
 800c25a:	684b      	ldr	r3, [r1, #4]
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	dc05      	bgt.n	800c26c <__sflush_r+0x20>
 800c260:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c262:	2b00      	cmp	r3, #0
 800c264:	dc02      	bgt.n	800c26c <__sflush_r+0x20>
 800c266:	2000      	movs	r0, #0
 800c268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c26c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c26e:	2e00      	cmp	r6, #0
 800c270:	d0f9      	beq.n	800c266 <__sflush_r+0x1a>
 800c272:	2300      	movs	r3, #0
 800c274:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c278:	682f      	ldr	r7, [r5, #0]
 800c27a:	6a21      	ldr	r1, [r4, #32]
 800c27c:	602b      	str	r3, [r5, #0]
 800c27e:	d032      	beq.n	800c2e6 <__sflush_r+0x9a>
 800c280:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c282:	89a3      	ldrh	r3, [r4, #12]
 800c284:	075a      	lsls	r2, r3, #29
 800c286:	d505      	bpl.n	800c294 <__sflush_r+0x48>
 800c288:	6863      	ldr	r3, [r4, #4]
 800c28a:	1ac0      	subs	r0, r0, r3
 800c28c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c28e:	b10b      	cbz	r3, 800c294 <__sflush_r+0x48>
 800c290:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c292:	1ac0      	subs	r0, r0, r3
 800c294:	2300      	movs	r3, #0
 800c296:	4602      	mov	r2, r0
 800c298:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c29a:	6a21      	ldr	r1, [r4, #32]
 800c29c:	4628      	mov	r0, r5
 800c29e:	47b0      	blx	r6
 800c2a0:	1c43      	adds	r3, r0, #1
 800c2a2:	89a3      	ldrh	r3, [r4, #12]
 800c2a4:	d106      	bne.n	800c2b4 <__sflush_r+0x68>
 800c2a6:	6829      	ldr	r1, [r5, #0]
 800c2a8:	291d      	cmp	r1, #29
 800c2aa:	d82b      	bhi.n	800c304 <__sflush_r+0xb8>
 800c2ac:	4a29      	ldr	r2, [pc, #164]	; (800c354 <__sflush_r+0x108>)
 800c2ae:	410a      	asrs	r2, r1
 800c2b0:	07d6      	lsls	r6, r2, #31
 800c2b2:	d427      	bmi.n	800c304 <__sflush_r+0xb8>
 800c2b4:	2200      	movs	r2, #0
 800c2b6:	6062      	str	r2, [r4, #4]
 800c2b8:	04d9      	lsls	r1, r3, #19
 800c2ba:	6922      	ldr	r2, [r4, #16]
 800c2bc:	6022      	str	r2, [r4, #0]
 800c2be:	d504      	bpl.n	800c2ca <__sflush_r+0x7e>
 800c2c0:	1c42      	adds	r2, r0, #1
 800c2c2:	d101      	bne.n	800c2c8 <__sflush_r+0x7c>
 800c2c4:	682b      	ldr	r3, [r5, #0]
 800c2c6:	b903      	cbnz	r3, 800c2ca <__sflush_r+0x7e>
 800c2c8:	6560      	str	r0, [r4, #84]	; 0x54
 800c2ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c2cc:	602f      	str	r7, [r5, #0]
 800c2ce:	2900      	cmp	r1, #0
 800c2d0:	d0c9      	beq.n	800c266 <__sflush_r+0x1a>
 800c2d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c2d6:	4299      	cmp	r1, r3
 800c2d8:	d002      	beq.n	800c2e0 <__sflush_r+0x94>
 800c2da:	4628      	mov	r0, r5
 800c2dc:	f7ff f89e 	bl	800b41c <_free_r>
 800c2e0:	2000      	movs	r0, #0
 800c2e2:	6360      	str	r0, [r4, #52]	; 0x34
 800c2e4:	e7c0      	b.n	800c268 <__sflush_r+0x1c>
 800c2e6:	2301      	movs	r3, #1
 800c2e8:	4628      	mov	r0, r5
 800c2ea:	47b0      	blx	r6
 800c2ec:	1c41      	adds	r1, r0, #1
 800c2ee:	d1c8      	bne.n	800c282 <__sflush_r+0x36>
 800c2f0:	682b      	ldr	r3, [r5, #0]
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d0c5      	beq.n	800c282 <__sflush_r+0x36>
 800c2f6:	2b1d      	cmp	r3, #29
 800c2f8:	d001      	beq.n	800c2fe <__sflush_r+0xb2>
 800c2fa:	2b16      	cmp	r3, #22
 800c2fc:	d101      	bne.n	800c302 <__sflush_r+0xb6>
 800c2fe:	602f      	str	r7, [r5, #0]
 800c300:	e7b1      	b.n	800c266 <__sflush_r+0x1a>
 800c302:	89a3      	ldrh	r3, [r4, #12]
 800c304:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c308:	81a3      	strh	r3, [r4, #12]
 800c30a:	e7ad      	b.n	800c268 <__sflush_r+0x1c>
 800c30c:	690f      	ldr	r7, [r1, #16]
 800c30e:	2f00      	cmp	r7, #0
 800c310:	d0a9      	beq.n	800c266 <__sflush_r+0x1a>
 800c312:	0793      	lsls	r3, r2, #30
 800c314:	680e      	ldr	r6, [r1, #0]
 800c316:	bf08      	it	eq
 800c318:	694b      	ldreq	r3, [r1, #20]
 800c31a:	600f      	str	r7, [r1, #0]
 800c31c:	bf18      	it	ne
 800c31e:	2300      	movne	r3, #0
 800c320:	eba6 0807 	sub.w	r8, r6, r7
 800c324:	608b      	str	r3, [r1, #8]
 800c326:	f1b8 0f00 	cmp.w	r8, #0
 800c32a:	dd9c      	ble.n	800c266 <__sflush_r+0x1a>
 800c32c:	6a21      	ldr	r1, [r4, #32]
 800c32e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c330:	4643      	mov	r3, r8
 800c332:	463a      	mov	r2, r7
 800c334:	4628      	mov	r0, r5
 800c336:	47b0      	blx	r6
 800c338:	2800      	cmp	r0, #0
 800c33a:	dc06      	bgt.n	800c34a <__sflush_r+0xfe>
 800c33c:	89a3      	ldrh	r3, [r4, #12]
 800c33e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c342:	81a3      	strh	r3, [r4, #12]
 800c344:	f04f 30ff 	mov.w	r0, #4294967295
 800c348:	e78e      	b.n	800c268 <__sflush_r+0x1c>
 800c34a:	4407      	add	r7, r0
 800c34c:	eba8 0800 	sub.w	r8, r8, r0
 800c350:	e7e9      	b.n	800c326 <__sflush_r+0xda>
 800c352:	bf00      	nop
 800c354:	dfbffffe 	.word	0xdfbffffe

0800c358 <_fflush_r>:
 800c358:	b538      	push	{r3, r4, r5, lr}
 800c35a:	690b      	ldr	r3, [r1, #16]
 800c35c:	4605      	mov	r5, r0
 800c35e:	460c      	mov	r4, r1
 800c360:	b913      	cbnz	r3, 800c368 <_fflush_r+0x10>
 800c362:	2500      	movs	r5, #0
 800c364:	4628      	mov	r0, r5
 800c366:	bd38      	pop	{r3, r4, r5, pc}
 800c368:	b118      	cbz	r0, 800c372 <_fflush_r+0x1a>
 800c36a:	6a03      	ldr	r3, [r0, #32]
 800c36c:	b90b      	cbnz	r3, 800c372 <_fflush_r+0x1a>
 800c36e:	f7fd ff9b 	bl	800a2a8 <__sinit>
 800c372:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c376:	2b00      	cmp	r3, #0
 800c378:	d0f3      	beq.n	800c362 <_fflush_r+0xa>
 800c37a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c37c:	07d0      	lsls	r0, r2, #31
 800c37e:	d404      	bmi.n	800c38a <_fflush_r+0x32>
 800c380:	0599      	lsls	r1, r3, #22
 800c382:	d402      	bmi.n	800c38a <_fflush_r+0x32>
 800c384:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c386:	f7fe f9be 	bl	800a706 <__retarget_lock_acquire_recursive>
 800c38a:	4628      	mov	r0, r5
 800c38c:	4621      	mov	r1, r4
 800c38e:	f7ff ff5d 	bl	800c24c <__sflush_r>
 800c392:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c394:	07da      	lsls	r2, r3, #31
 800c396:	4605      	mov	r5, r0
 800c398:	d4e4      	bmi.n	800c364 <_fflush_r+0xc>
 800c39a:	89a3      	ldrh	r3, [r4, #12]
 800c39c:	059b      	lsls	r3, r3, #22
 800c39e:	d4e1      	bmi.n	800c364 <_fflush_r+0xc>
 800c3a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c3a2:	f7fe f9b1 	bl	800a708 <__retarget_lock_release_recursive>
 800c3a6:	e7dd      	b.n	800c364 <_fflush_r+0xc>

0800c3a8 <__swhatbuf_r>:
 800c3a8:	b570      	push	{r4, r5, r6, lr}
 800c3aa:	460c      	mov	r4, r1
 800c3ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c3b0:	2900      	cmp	r1, #0
 800c3b2:	b096      	sub	sp, #88	; 0x58
 800c3b4:	4615      	mov	r5, r2
 800c3b6:	461e      	mov	r6, r3
 800c3b8:	da0d      	bge.n	800c3d6 <__swhatbuf_r+0x2e>
 800c3ba:	89a3      	ldrh	r3, [r4, #12]
 800c3bc:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c3c0:	f04f 0100 	mov.w	r1, #0
 800c3c4:	bf0c      	ite	eq
 800c3c6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c3ca:	2340      	movne	r3, #64	; 0x40
 800c3cc:	2000      	movs	r0, #0
 800c3ce:	6031      	str	r1, [r6, #0]
 800c3d0:	602b      	str	r3, [r5, #0]
 800c3d2:	b016      	add	sp, #88	; 0x58
 800c3d4:	bd70      	pop	{r4, r5, r6, pc}
 800c3d6:	466a      	mov	r2, sp
 800c3d8:	f000 f862 	bl	800c4a0 <_fstat_r>
 800c3dc:	2800      	cmp	r0, #0
 800c3de:	dbec      	blt.n	800c3ba <__swhatbuf_r+0x12>
 800c3e0:	9901      	ldr	r1, [sp, #4]
 800c3e2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c3e6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c3ea:	4259      	negs	r1, r3
 800c3ec:	4159      	adcs	r1, r3
 800c3ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c3f2:	e7eb      	b.n	800c3cc <__swhatbuf_r+0x24>

0800c3f4 <__smakebuf_r>:
 800c3f4:	898b      	ldrh	r3, [r1, #12]
 800c3f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c3f8:	079d      	lsls	r5, r3, #30
 800c3fa:	4606      	mov	r6, r0
 800c3fc:	460c      	mov	r4, r1
 800c3fe:	d507      	bpl.n	800c410 <__smakebuf_r+0x1c>
 800c400:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c404:	6023      	str	r3, [r4, #0]
 800c406:	6123      	str	r3, [r4, #16]
 800c408:	2301      	movs	r3, #1
 800c40a:	6163      	str	r3, [r4, #20]
 800c40c:	b002      	add	sp, #8
 800c40e:	bd70      	pop	{r4, r5, r6, pc}
 800c410:	ab01      	add	r3, sp, #4
 800c412:	466a      	mov	r2, sp
 800c414:	f7ff ffc8 	bl	800c3a8 <__swhatbuf_r>
 800c418:	9900      	ldr	r1, [sp, #0]
 800c41a:	4605      	mov	r5, r0
 800c41c:	4630      	mov	r0, r6
 800c41e:	f7ff f871 	bl	800b504 <_malloc_r>
 800c422:	b948      	cbnz	r0, 800c438 <__smakebuf_r+0x44>
 800c424:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c428:	059a      	lsls	r2, r3, #22
 800c42a:	d4ef      	bmi.n	800c40c <__smakebuf_r+0x18>
 800c42c:	f023 0303 	bic.w	r3, r3, #3
 800c430:	f043 0302 	orr.w	r3, r3, #2
 800c434:	81a3      	strh	r3, [r4, #12]
 800c436:	e7e3      	b.n	800c400 <__smakebuf_r+0xc>
 800c438:	89a3      	ldrh	r3, [r4, #12]
 800c43a:	6020      	str	r0, [r4, #0]
 800c43c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c440:	81a3      	strh	r3, [r4, #12]
 800c442:	9b00      	ldr	r3, [sp, #0]
 800c444:	6163      	str	r3, [r4, #20]
 800c446:	9b01      	ldr	r3, [sp, #4]
 800c448:	6120      	str	r0, [r4, #16]
 800c44a:	b15b      	cbz	r3, 800c464 <__smakebuf_r+0x70>
 800c44c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c450:	4630      	mov	r0, r6
 800c452:	f000 f837 	bl	800c4c4 <_isatty_r>
 800c456:	b128      	cbz	r0, 800c464 <__smakebuf_r+0x70>
 800c458:	89a3      	ldrh	r3, [r4, #12]
 800c45a:	f023 0303 	bic.w	r3, r3, #3
 800c45e:	f043 0301 	orr.w	r3, r3, #1
 800c462:	81a3      	strh	r3, [r4, #12]
 800c464:	89a3      	ldrh	r3, [r4, #12]
 800c466:	431d      	orrs	r5, r3
 800c468:	81a5      	strh	r5, [r4, #12]
 800c46a:	e7cf      	b.n	800c40c <__smakebuf_r+0x18>

0800c46c <memmove>:
 800c46c:	4288      	cmp	r0, r1
 800c46e:	b510      	push	{r4, lr}
 800c470:	eb01 0402 	add.w	r4, r1, r2
 800c474:	d902      	bls.n	800c47c <memmove+0x10>
 800c476:	4284      	cmp	r4, r0
 800c478:	4623      	mov	r3, r4
 800c47a:	d807      	bhi.n	800c48c <memmove+0x20>
 800c47c:	1e43      	subs	r3, r0, #1
 800c47e:	42a1      	cmp	r1, r4
 800c480:	d008      	beq.n	800c494 <memmove+0x28>
 800c482:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c486:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c48a:	e7f8      	b.n	800c47e <memmove+0x12>
 800c48c:	4402      	add	r2, r0
 800c48e:	4601      	mov	r1, r0
 800c490:	428a      	cmp	r2, r1
 800c492:	d100      	bne.n	800c496 <memmove+0x2a>
 800c494:	bd10      	pop	{r4, pc}
 800c496:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c49a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c49e:	e7f7      	b.n	800c490 <memmove+0x24>

0800c4a0 <_fstat_r>:
 800c4a0:	b538      	push	{r3, r4, r5, lr}
 800c4a2:	4d07      	ldr	r5, [pc, #28]	; (800c4c0 <_fstat_r+0x20>)
 800c4a4:	2300      	movs	r3, #0
 800c4a6:	4604      	mov	r4, r0
 800c4a8:	4608      	mov	r0, r1
 800c4aa:	4611      	mov	r1, r2
 800c4ac:	602b      	str	r3, [r5, #0]
 800c4ae:	f7f7 f8cc 	bl	800364a <_fstat>
 800c4b2:	1c43      	adds	r3, r0, #1
 800c4b4:	d102      	bne.n	800c4bc <_fstat_r+0x1c>
 800c4b6:	682b      	ldr	r3, [r5, #0]
 800c4b8:	b103      	cbz	r3, 800c4bc <_fstat_r+0x1c>
 800c4ba:	6023      	str	r3, [r4, #0]
 800c4bc:	bd38      	pop	{r3, r4, r5, pc}
 800c4be:	bf00      	nop
 800c4c0:	20000764 	.word	0x20000764

0800c4c4 <_isatty_r>:
 800c4c4:	b538      	push	{r3, r4, r5, lr}
 800c4c6:	4d06      	ldr	r5, [pc, #24]	; (800c4e0 <_isatty_r+0x1c>)
 800c4c8:	2300      	movs	r3, #0
 800c4ca:	4604      	mov	r4, r0
 800c4cc:	4608      	mov	r0, r1
 800c4ce:	602b      	str	r3, [r5, #0]
 800c4d0:	f7f7 f8cb 	bl	800366a <_isatty>
 800c4d4:	1c43      	adds	r3, r0, #1
 800c4d6:	d102      	bne.n	800c4de <_isatty_r+0x1a>
 800c4d8:	682b      	ldr	r3, [r5, #0]
 800c4da:	b103      	cbz	r3, 800c4de <_isatty_r+0x1a>
 800c4dc:	6023      	str	r3, [r4, #0]
 800c4de:	bd38      	pop	{r3, r4, r5, pc}
 800c4e0:	20000764 	.word	0x20000764

0800c4e4 <_sbrk_r>:
 800c4e4:	b538      	push	{r3, r4, r5, lr}
 800c4e6:	4d06      	ldr	r5, [pc, #24]	; (800c500 <_sbrk_r+0x1c>)
 800c4e8:	2300      	movs	r3, #0
 800c4ea:	4604      	mov	r4, r0
 800c4ec:	4608      	mov	r0, r1
 800c4ee:	602b      	str	r3, [r5, #0]
 800c4f0:	f7f7 f8d4 	bl	800369c <_sbrk>
 800c4f4:	1c43      	adds	r3, r0, #1
 800c4f6:	d102      	bne.n	800c4fe <_sbrk_r+0x1a>
 800c4f8:	682b      	ldr	r3, [r5, #0]
 800c4fa:	b103      	cbz	r3, 800c4fe <_sbrk_r+0x1a>
 800c4fc:	6023      	str	r3, [r4, #0]
 800c4fe:	bd38      	pop	{r3, r4, r5, pc}
 800c500:	20000764 	.word	0x20000764

0800c504 <__assert_func>:
 800c504:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c506:	4614      	mov	r4, r2
 800c508:	461a      	mov	r2, r3
 800c50a:	4b09      	ldr	r3, [pc, #36]	; (800c530 <__assert_func+0x2c>)
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	4605      	mov	r5, r0
 800c510:	68d8      	ldr	r0, [r3, #12]
 800c512:	b14c      	cbz	r4, 800c528 <__assert_func+0x24>
 800c514:	4b07      	ldr	r3, [pc, #28]	; (800c534 <__assert_func+0x30>)
 800c516:	9100      	str	r1, [sp, #0]
 800c518:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c51c:	4906      	ldr	r1, [pc, #24]	; (800c538 <__assert_func+0x34>)
 800c51e:	462b      	mov	r3, r5
 800c520:	f000 f872 	bl	800c608 <fiprintf>
 800c524:	f000 f882 	bl	800c62c <abort>
 800c528:	4b04      	ldr	r3, [pc, #16]	; (800c53c <__assert_func+0x38>)
 800c52a:	461c      	mov	r4, r3
 800c52c:	e7f3      	b.n	800c516 <__assert_func+0x12>
 800c52e:	bf00      	nop
 800c530:	20000078 	.word	0x20000078
 800c534:	0800d52f 	.word	0x0800d52f
 800c538:	0800d53c 	.word	0x0800d53c
 800c53c:	0800d56a 	.word	0x0800d56a

0800c540 <_calloc_r>:
 800c540:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c542:	fba1 2402 	umull	r2, r4, r1, r2
 800c546:	b94c      	cbnz	r4, 800c55c <_calloc_r+0x1c>
 800c548:	4611      	mov	r1, r2
 800c54a:	9201      	str	r2, [sp, #4]
 800c54c:	f7fe ffda 	bl	800b504 <_malloc_r>
 800c550:	9a01      	ldr	r2, [sp, #4]
 800c552:	4605      	mov	r5, r0
 800c554:	b930      	cbnz	r0, 800c564 <_calloc_r+0x24>
 800c556:	4628      	mov	r0, r5
 800c558:	b003      	add	sp, #12
 800c55a:	bd30      	pop	{r4, r5, pc}
 800c55c:	220c      	movs	r2, #12
 800c55e:	6002      	str	r2, [r0, #0]
 800c560:	2500      	movs	r5, #0
 800c562:	e7f8      	b.n	800c556 <_calloc_r+0x16>
 800c564:	4621      	mov	r1, r4
 800c566:	f7fe f83d 	bl	800a5e4 <memset>
 800c56a:	e7f4      	b.n	800c556 <_calloc_r+0x16>

0800c56c <__ascii_mbtowc>:
 800c56c:	b082      	sub	sp, #8
 800c56e:	b901      	cbnz	r1, 800c572 <__ascii_mbtowc+0x6>
 800c570:	a901      	add	r1, sp, #4
 800c572:	b142      	cbz	r2, 800c586 <__ascii_mbtowc+0x1a>
 800c574:	b14b      	cbz	r3, 800c58a <__ascii_mbtowc+0x1e>
 800c576:	7813      	ldrb	r3, [r2, #0]
 800c578:	600b      	str	r3, [r1, #0]
 800c57a:	7812      	ldrb	r2, [r2, #0]
 800c57c:	1e10      	subs	r0, r2, #0
 800c57e:	bf18      	it	ne
 800c580:	2001      	movne	r0, #1
 800c582:	b002      	add	sp, #8
 800c584:	4770      	bx	lr
 800c586:	4610      	mov	r0, r2
 800c588:	e7fb      	b.n	800c582 <__ascii_mbtowc+0x16>
 800c58a:	f06f 0001 	mvn.w	r0, #1
 800c58e:	e7f8      	b.n	800c582 <__ascii_mbtowc+0x16>

0800c590 <_realloc_r>:
 800c590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c594:	4680      	mov	r8, r0
 800c596:	4614      	mov	r4, r2
 800c598:	460e      	mov	r6, r1
 800c59a:	b921      	cbnz	r1, 800c5a6 <_realloc_r+0x16>
 800c59c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c5a0:	4611      	mov	r1, r2
 800c5a2:	f7fe bfaf 	b.w	800b504 <_malloc_r>
 800c5a6:	b92a      	cbnz	r2, 800c5b4 <_realloc_r+0x24>
 800c5a8:	f7fe ff38 	bl	800b41c <_free_r>
 800c5ac:	4625      	mov	r5, r4
 800c5ae:	4628      	mov	r0, r5
 800c5b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c5b4:	f000 f841 	bl	800c63a <_malloc_usable_size_r>
 800c5b8:	4284      	cmp	r4, r0
 800c5ba:	4607      	mov	r7, r0
 800c5bc:	d802      	bhi.n	800c5c4 <_realloc_r+0x34>
 800c5be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c5c2:	d812      	bhi.n	800c5ea <_realloc_r+0x5a>
 800c5c4:	4621      	mov	r1, r4
 800c5c6:	4640      	mov	r0, r8
 800c5c8:	f7fe ff9c 	bl	800b504 <_malloc_r>
 800c5cc:	4605      	mov	r5, r0
 800c5ce:	2800      	cmp	r0, #0
 800c5d0:	d0ed      	beq.n	800c5ae <_realloc_r+0x1e>
 800c5d2:	42bc      	cmp	r4, r7
 800c5d4:	4622      	mov	r2, r4
 800c5d6:	4631      	mov	r1, r6
 800c5d8:	bf28      	it	cs
 800c5da:	463a      	movcs	r2, r7
 800c5dc:	f7fe f895 	bl	800a70a <memcpy>
 800c5e0:	4631      	mov	r1, r6
 800c5e2:	4640      	mov	r0, r8
 800c5e4:	f7fe ff1a 	bl	800b41c <_free_r>
 800c5e8:	e7e1      	b.n	800c5ae <_realloc_r+0x1e>
 800c5ea:	4635      	mov	r5, r6
 800c5ec:	e7df      	b.n	800c5ae <_realloc_r+0x1e>

0800c5ee <__ascii_wctomb>:
 800c5ee:	b149      	cbz	r1, 800c604 <__ascii_wctomb+0x16>
 800c5f0:	2aff      	cmp	r2, #255	; 0xff
 800c5f2:	bf85      	ittet	hi
 800c5f4:	238a      	movhi	r3, #138	; 0x8a
 800c5f6:	6003      	strhi	r3, [r0, #0]
 800c5f8:	700a      	strbls	r2, [r1, #0]
 800c5fa:	f04f 30ff 	movhi.w	r0, #4294967295
 800c5fe:	bf98      	it	ls
 800c600:	2001      	movls	r0, #1
 800c602:	4770      	bx	lr
 800c604:	4608      	mov	r0, r1
 800c606:	4770      	bx	lr

0800c608 <fiprintf>:
 800c608:	b40e      	push	{r1, r2, r3}
 800c60a:	b503      	push	{r0, r1, lr}
 800c60c:	4601      	mov	r1, r0
 800c60e:	ab03      	add	r3, sp, #12
 800c610:	4805      	ldr	r0, [pc, #20]	; (800c628 <fiprintf+0x20>)
 800c612:	f853 2b04 	ldr.w	r2, [r3], #4
 800c616:	6800      	ldr	r0, [r0, #0]
 800c618:	9301      	str	r3, [sp, #4]
 800c61a:	f7ff fcfd 	bl	800c018 <_vfiprintf_r>
 800c61e:	b002      	add	sp, #8
 800c620:	f85d eb04 	ldr.w	lr, [sp], #4
 800c624:	b003      	add	sp, #12
 800c626:	4770      	bx	lr
 800c628:	20000078 	.word	0x20000078

0800c62c <abort>:
 800c62c:	b508      	push	{r3, lr}
 800c62e:	2006      	movs	r0, #6
 800c630:	f000 f834 	bl	800c69c <raise>
 800c634:	2001      	movs	r0, #1
 800c636:	f7f6 ffb9 	bl	80035ac <_exit>

0800c63a <_malloc_usable_size_r>:
 800c63a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c63e:	1f18      	subs	r0, r3, #4
 800c640:	2b00      	cmp	r3, #0
 800c642:	bfbc      	itt	lt
 800c644:	580b      	ldrlt	r3, [r1, r0]
 800c646:	18c0      	addlt	r0, r0, r3
 800c648:	4770      	bx	lr

0800c64a <_raise_r>:
 800c64a:	291f      	cmp	r1, #31
 800c64c:	b538      	push	{r3, r4, r5, lr}
 800c64e:	4604      	mov	r4, r0
 800c650:	460d      	mov	r5, r1
 800c652:	d904      	bls.n	800c65e <_raise_r+0x14>
 800c654:	2316      	movs	r3, #22
 800c656:	6003      	str	r3, [r0, #0]
 800c658:	f04f 30ff 	mov.w	r0, #4294967295
 800c65c:	bd38      	pop	{r3, r4, r5, pc}
 800c65e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c660:	b112      	cbz	r2, 800c668 <_raise_r+0x1e>
 800c662:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c666:	b94b      	cbnz	r3, 800c67c <_raise_r+0x32>
 800c668:	4620      	mov	r0, r4
 800c66a:	f000 f831 	bl	800c6d0 <_getpid_r>
 800c66e:	462a      	mov	r2, r5
 800c670:	4601      	mov	r1, r0
 800c672:	4620      	mov	r0, r4
 800c674:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c678:	f000 b818 	b.w	800c6ac <_kill_r>
 800c67c:	2b01      	cmp	r3, #1
 800c67e:	d00a      	beq.n	800c696 <_raise_r+0x4c>
 800c680:	1c59      	adds	r1, r3, #1
 800c682:	d103      	bne.n	800c68c <_raise_r+0x42>
 800c684:	2316      	movs	r3, #22
 800c686:	6003      	str	r3, [r0, #0]
 800c688:	2001      	movs	r0, #1
 800c68a:	e7e7      	b.n	800c65c <_raise_r+0x12>
 800c68c:	2400      	movs	r4, #0
 800c68e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c692:	4628      	mov	r0, r5
 800c694:	4798      	blx	r3
 800c696:	2000      	movs	r0, #0
 800c698:	e7e0      	b.n	800c65c <_raise_r+0x12>
	...

0800c69c <raise>:
 800c69c:	4b02      	ldr	r3, [pc, #8]	; (800c6a8 <raise+0xc>)
 800c69e:	4601      	mov	r1, r0
 800c6a0:	6818      	ldr	r0, [r3, #0]
 800c6a2:	f7ff bfd2 	b.w	800c64a <_raise_r>
 800c6a6:	bf00      	nop
 800c6a8:	20000078 	.word	0x20000078

0800c6ac <_kill_r>:
 800c6ac:	b538      	push	{r3, r4, r5, lr}
 800c6ae:	4d07      	ldr	r5, [pc, #28]	; (800c6cc <_kill_r+0x20>)
 800c6b0:	2300      	movs	r3, #0
 800c6b2:	4604      	mov	r4, r0
 800c6b4:	4608      	mov	r0, r1
 800c6b6:	4611      	mov	r1, r2
 800c6b8:	602b      	str	r3, [r5, #0]
 800c6ba:	f7f6 ff67 	bl	800358c <_kill>
 800c6be:	1c43      	adds	r3, r0, #1
 800c6c0:	d102      	bne.n	800c6c8 <_kill_r+0x1c>
 800c6c2:	682b      	ldr	r3, [r5, #0]
 800c6c4:	b103      	cbz	r3, 800c6c8 <_kill_r+0x1c>
 800c6c6:	6023      	str	r3, [r4, #0]
 800c6c8:	bd38      	pop	{r3, r4, r5, pc}
 800c6ca:	bf00      	nop
 800c6cc:	20000764 	.word	0x20000764

0800c6d0 <_getpid_r>:
 800c6d0:	f7f6 bf54 	b.w	800357c <_getpid>

0800c6d4 <_init>:
 800c6d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6d6:	bf00      	nop
 800c6d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c6da:	bc08      	pop	{r3}
 800c6dc:	469e      	mov	lr, r3
 800c6de:	4770      	bx	lr

0800c6e0 <_fini>:
 800c6e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6e2:	bf00      	nop
 800c6e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c6e6:	bc08      	pop	{r3}
 800c6e8:	469e      	mov	lr, r3
 800c6ea:	4770      	bx	lr
