==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_nlp 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 242.848 MB.
INFO: [HLS 200-10] Analyzing design file 'code_generated.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'vx1' (code_generated.cpp:178:70)
WARNING: [HLS 207-5292] unused parameter 'vx2' (code_generated.cpp:178:87)
WARNING: [HLS 207-5292] unused parameter 'vy_1' (code_generated.cpp:178:104)
WARNING: [HLS 207-5292] unused parameter 'vy_2' (code_generated.cpp:178:122)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:178:140)
WARNING: [HLS 207-5292] unused parameter 'vx1' (code_generated.cpp:204:70)
WARNING: [HLS 207-5292] unused parameter 'vx2' (code_generated.cpp:204:87)
WARNING: [HLS 207-5292] unused parameter 'vy_1' (code_generated.cpp:204:104)
WARNING: [HLS 207-5292] unused parameter 'vy_2' (code_generated.cpp:204:122)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:204:140)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.7 seconds. CPU system time: 0.7 seconds. Elapsed time: 5.15 seconds; current allocated memory: 246.332 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 2,318 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,736 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,660 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,088 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,528 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,321,155 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,222 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,224 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,716 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,040 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,650 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,635 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,635 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,635 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,698 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,879 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiTree/mvt_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_211_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:211:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_212_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:212:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_186_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:186:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_188_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:188:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_211_4' (code_generated.cpp:211:20) in function 'task1' completely with a factor of 400 (code_generated.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_5' (code_generated.cpp:212:39) in function 'task1' completely with a factor of 2 (code_generated.cpp:204:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_186_4' (code_generated.cpp:186:20) in function 'task0' completely with a factor of 2 (code_generated.cpp:178:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_5' (code_generated.cpp:188:39) in function 'task0' completely with a factor of 400 (code_generated.cpp:178:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_x1(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_y_1(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:35:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_A(float (*) [400], hls::vector<float, 16ul>*)' (code_generated.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_x2(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_y_2(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:106:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_x1(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:129:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'store_x2(float*, hls::vector<float, 16ul>*)' (code_generated.cpp:153:0)
INFO: [HLS 214-248] Applying array_partition to 'x2': Complete partitioning on dimension 1. (code_generated.cpp:237:8)
INFO: [HLS 214-248] Applying array_partition to 'x1': Cyclic partitioning with factor 16 on dimension 1. (code_generated.cpp:238:11)
INFO: [HLS 214-248] Applying array_partition to 'y_1': Complete partitioning on dimension 1. (code_generated.cpp:239:11)
INFO: [HLS 214-248] Applying array_partition to 'y_2': Cyclic partitioning with factor 16 on dimension 1. (code_generated.cpp:240:11)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 2 on dimension 1. Complete partitioning on dimension 2. (code_generated.cpp:241:11)
INFO: [HLS 214-241] Aggregating maxi variable 'vx1' with compact=none mode in 512-bits (code_generated.cpp:223:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vx2' with compact=none mode in 512-bits (code_generated.cpp:223:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vy_1' with compact=none mode in 512-bits (code_generated.cpp:223:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vy_2' with compact=none mode in 512-bits (code_generated.cpp:223:0)
INFO: [HLS 214-241] Aggregating maxi variable 'vA' with compact=none mode in 512-bits
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) has been inferred on bundle 'kernel_x1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:14:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_37_1'(code_generated.cpp:37:19) has been inferred on bundle 'kernel_y_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:37:19)
INFO: [HLS 214-115] Multiple burst reads of length 10000 and bit width 512 in loop 'VITIS_LOOP_60_1'(code_generated.cpp:60:19) has been inferred on bundle 'kernel_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:60:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_85_1'(code_generated.cpp:85:19) has been inferred on bundle 'kernel_x2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:85:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 512 in loop 'VITIS_LOOP_108_1'(code_generated.cpp:108:20) has been inferred on bundle 'kernel_y_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:108:20)
INFO: [HLS 214-115] Multiple burst writes of length 25 and bit width 512 in loop 'VITIS_LOOP_131_1'(code_generated.cpp:131:20) has been inferred on bundle 'kernel_x1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:131:20)
INFO: [HLS 214-115] Multiple burst writes of length 25 and bit width 512 in loop 'VITIS_LOOP_155_1'(code_generated.cpp:155:20) has been inferred on bundle 'kernel_x2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:155:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 29.41 seconds. CPU system time: 1.16 seconds. Elapsed time: 37.19 seconds; current allocated memory: 253.227 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 253.227 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 17.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 17.34 seconds; current allocated memory: 270.055 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 5 seconds; current allocated memory: 296.090 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'task0' (code_generated.cpp:181:23)...798 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 34.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 34.98 seconds; current allocated memory: 340.574 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_60_1'(code_generated.cpp:60:19) and 'VITIS_LOOP_61_2'(code_generated.cpp:61:26) in function 'load_A' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_1' (code_generated.cpp:60:19) in function 'load_A'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 39 seconds. CPU system time: 0.16 seconds. Elapsed time: 43.44 seconds; current allocated memory: 609.195 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_x1_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.41 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.24 seconds; current allocated memory: 613.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 613.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 613.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 613.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_y_1_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.03 seconds; current allocated memory: 618.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.34 seconds; current allocated memory: 618.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_y_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 618.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 618.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1_VITIS_LOOP_61_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_60_1_VITIS_LOOP_61_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.42 seconds; current allocated memory: 647.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 647.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 647.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 647.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_x2_Pipeline_VITIS_LOOP_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 3.26 seconds; current allocated memory: 647.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 647.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.95 seconds; current allocated memory: 647.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 647.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_y_2_Pipeline_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_108_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 647.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 647.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_y_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 647.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 647.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0_Pipeline_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 70, loop 'VITIS_LOOP_184_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.35 seconds; current allocated memory: 683.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.92 seconds; current allocated memory: 701.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0_Pipeline_VITIS_LOOP_198_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_198_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.48 seconds; current allocated memory: 703.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 704.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 705.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 709.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_209_3'.
WARNING: [HLS 200-880] The II Violation in module 'task1' (loop 'VITIS_LOOP_209_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('x2_0_0_write_ln215', code_generated.cpp:215) of variable 'add28_s', code_generated.cpp:215 on local variable 'x2_0_0' and 'load' operation 32 bit ('x2_0_0_load', code_generated.cpp:215) on local variable 'x2_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'task1' (loop 'VITIS_LOOP_209_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('x2_0_0_write_ln215', code_generated.cpp:215) of variable 'add28_s', code_generated.cpp:215 on local variable 'x2_0_0' and 'load' operation 32 bit ('x2_0_0_load', code_generated.cpp:215) on local variable 'x2_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'task1' (loop 'VITIS_LOOP_209_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('x2_0_0_write_ln215', code_generated.cpp:215) of variable 'add28_s', code_generated.cpp:215 on local variable 'x2_0_0' and 'load' operation 32 bit ('x2_0_0_load', code_generated.cpp:215) on local variable 'x2_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'task1' (loop 'VITIS_LOOP_209_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('x2_0_0_write_ln215', code_generated.cpp:215) of variable 'add28_s', code_generated.cpp:215 on local variable 'x2_0_0' and 'load' operation 32 bit ('x2_0_0_load', code_generated.cpp:215) on local variable 'x2_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'task1' (loop 'VITIS_LOOP_209_3'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('x2_0_0_write_ln215', code_generated.cpp:215) of variable 'add28_s', code_generated.cpp:215 on local variable 'x2_0_0' and 'load' operation 32 bit ('x2_0_0_load', code_generated.cpp:215) on local variable 'x2_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 25, loop 'VITIS_LOOP_209_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 81.46 seconds. CPU system time: 0.06 seconds. Elapsed time: 85.27 seconds; current allocated memory: 793.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.88 seconds; current allocated memory: 793.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_x1_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.01 seconds; current allocated memory: 793.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 2.21 seconds; current allocated memory: 793.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 793.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 793.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_x2_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_155_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 793.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 793.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 793.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 793.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 809.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.97 seconds; current allocated memory: 809.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_x1_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_x1_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_x1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_x1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_x1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_x1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_x1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_x1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_x1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_x1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_x1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_x1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_x1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x1_Pipeline_VITIS_LOOP_14_1/m_axi_kernel_x1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_x1_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 809.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 5.62 seconds; current allocated memory: 812.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_y_1_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_y_1_Pipeline_VITIS_LOOP_37_1' pipeline 'VITIS_LOOP_37_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_1_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_y_1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_1_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_y_1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_1_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_y_1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_1_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_y_1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_1_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_y_1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_1_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_y_1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_1_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_y_1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_1_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_y_1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_1_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_y_1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_1_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_y_1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_1_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_y_1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_1_Pipeline_VITIS_LOOP_37_1/m_axi_kernel_y_1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_y_1_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 9.64 seconds; current allocated memory: 816.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_y_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_y_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.3 seconds; current allocated memory: 831.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2' pipeline 'VITIS_LOOP_60_1_VITIS_LOOP_61_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2/m_axi_kernel_A_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2' is 32000 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.83 seconds; current allocated memory: 849.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A' is 33600 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.37 seconds; current allocated memory: 900.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_x2_Pipeline_VITIS_LOOP_85_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_x2_Pipeline_VITIS_LOOP_85_1' pipeline 'VITIS_LOOP_85_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_x2_Pipeline_VITIS_LOOP_85_1/m_axi_kernel_x2_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_x2_Pipeline_VITIS_LOOP_85_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.18 seconds; current allocated memory: 909.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.02 seconds; current allocated memory: 924.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_y_2_Pipeline_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_y_2_Pipeline_VITIS_LOOP_108_1' pipeline 'VITIS_LOOP_108_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_2_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_2_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_2_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_2_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_2_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_2_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_2_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_2_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_2_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_2_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_2_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_y_2_Pipeline_VITIS_LOOP_108_1/m_axi_kernel_y_2_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_y_2_Pipeline_VITIS_LOOP_108_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.07 seconds; current allocated memory: 929.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_y_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_y_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 932.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0_Pipeline_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task0_Pipeline_VITIS_LOOP_184_3' pipeline 'VITIS_LOOP_184_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task0_Pipeline_VITIS_LOOP_184_3' is 101914 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 798 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0_Pipeline_VITIS_LOOP_184_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.14 seconds. CPU system time: 0.09 seconds. Elapsed time: 9.1 seconds; current allocated memory: 1021.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0_Pipeline_VITIS_LOOP_198_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task0_Pipeline_VITIS_LOOP_198_6' pipeline 'VITIS_LOOP_198_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0_Pipeline_VITIS_LOOP_198_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.15 seconds. Elapsed time: 5.54 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25972_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25976_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25980_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25984_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25988_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25992_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_25996_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26000_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26004_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26008_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26012_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26016_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26020_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26024_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26028_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26032_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26036_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26040_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26044_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26048_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26052_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26056_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26060_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26064_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26068_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26072_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26076_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26080_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26084_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26088_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26092_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26096_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26100_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26104_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26108_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26112_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26116_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26120_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26124_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26128_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26132_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26136_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26140_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26144_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26148_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26152_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26156_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26160_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26164_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26168_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26172_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26176_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26180_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26184_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26188_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26192_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26196_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26200_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26204_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26208_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26212_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26216_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26220_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26224_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26228_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26232_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26236_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26240_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26244_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26248_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26252_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26256_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26260_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26264_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26268_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26272_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26276_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26280_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26284_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26288_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26292_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26296_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26300_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26304_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26308_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26312_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26316_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26320_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26324_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26328_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26332_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26336_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26340_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26344_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26348_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26352_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26356_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26360_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26364_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26368_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26372_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26376_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26380_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26384_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26388_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26392_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26396_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26400_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26404_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26408_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26412_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26416_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26420_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26424_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26428_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26432_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26436_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26440_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26444_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26448_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26452_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26456_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26460_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26464_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26468_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26472_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26476_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26480_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26484_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26488_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26492_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26496_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26500_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'task0/grp_fu_26504_p_opcode' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'task0' is 7545 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 134 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 134 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_task0_x1_red_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 25.64 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task1' pipeline 'VITIS_LOOP_209_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task1' is 25664 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 134 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 134 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.39 seconds. CPU system time: 0.36 seconds. Elapsed time: 16.5 seconds; current allocated memory: 1.659 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_x1_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_x1_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x1_Pipeline_VITIS_LOOP_131_1/m_axi_kernel_x1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_x1_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.18 seconds. Elapsed time: 10.17 seconds; current allocated memory: 1.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.61 seconds; current allocated memory: 1.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_x2_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_x2_Pipeline_VITIS_LOOP_155_1' pipeline 'VITIS_LOOP_155_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_x2_Pipeline_VITIS_LOOP_155_1/m_axi_kernel_x2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_51_9_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_x2_Pipeline_VITIS_LOOP_155_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 17.68 seconds; current allocated memory: 1.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_x2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.99 seconds; current allocated memory: 1.698 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_x1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_x2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_y_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_y_2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vx1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vx2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vy_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vy_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vx1', 'vx2', 'vy_1', 'vy_2', 'vA' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp' is 25260 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 134 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 134 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_x1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_y_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.65 seconds. CPU system time: 0.34 seconds. Elapsed time: 17.96 seconds; current allocated memory: 1.998 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.15 seconds. CPU system time: 0.34 seconds. Elapsed time: 18.02 seconds; current allocated memory: 2.019 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6.7 seconds. CPU system time: 0.08 seconds. Elapsed time: 11.28 seconds; current allocated memory: 2.078 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 271.89 seconds. CPU system time: 4.49 seconds. Elapsed time: 471.13 seconds; current allocated memory: 1.842 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file kernel_nlp/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 40.06 seconds. CPU system time: 2.05 seconds. Elapsed time: 68.57 seconds; current allocated memory: 9.172 MB.
INFO: [HLS 200-1510] Running: close_project 
