No RTL Clock Gating identified in design.
Check that clocks are properly defined if expecting RTL Clock Gating.
