{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559735716736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559735716736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 20:55:16 2019 " "Processing started: Wed Jun 05 20:55:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559735716736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559735716736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off atm -c atm " "Command: quartus_map --read_settings_files=on --write_settings_files=off atm -c atm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559735716736 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559735718189 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "atm.v(139) " "Verilog HDL Event Control warning at atm.v(139): event expression contains \"\|\" or \"\|\|\"" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 139 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Quartus II" 0 -1 1559735718252 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "atm.v(160) " "Verilog HDL Event Control warning at atm.v(160): event expression contains \"\|\" or \"\|\|\"" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 160 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Quartus II" 0 -1 1559735718252 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "atm.v(181) " "Verilog HDL Event Control warning at atm.v(181): event expression contains \"\|\" or \"\|\|\"" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 181 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Quartus II" 0 -1 1559735718252 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "atm.v(203) " "Verilog HDL Event Control warning at atm.v(203): event expression contains \"\|\" or \"\|\|\"" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 203 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Quartus II" 0 -1 1559735718252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atm.v 1 1 " "Found 1 design units, including 1 entities, in source file atm.v" { { "Info" "ISGN_ENTITY_NAME" "1 atm " "Found entity 1: atm" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559735718252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559735718252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 2 2 " "Found 2 design units, including 2 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_0 " "Found entity 1: decod_0" {  } { { "decoder.v" "" { Text "C:/altera/13.0sp1/atm/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559735718252 ""} { "Info" "ISGN_ENTITY_NAME" "2 decod_1 " "Found entity 2: decod_1" {  } { { "decoder.v" "" { Text "C:/altera/13.0sp1/atm/decoder.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559735718252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559735718252 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "atm " "Elaborating entity \"atm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559735718392 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x atm.v(39) " "Verilog HDL or VHDL warning at atm.v(39): object \"x\" assigned a value but never read" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y atm.v(39) " "Verilog HDL or VHDL warning at atm.v(39): object \"y\" assigned a value but never read" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 atm.v(154) " "Verilog HDL assignment warning at atm.v(154): truncated value with size 32 to match size of target (6)" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 atm.v(175) " "Verilog HDL assignment warning at atm.v(175): truncated value with size 32 to match size of target (6)" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 atm.v(197) " "Verilog HDL assignment warning at atm.v(197): truncated value with size 32 to match size of target (6)" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 atm.v(222) " "Verilog HDL assignment warning at atm.v(222): truncated value with size 32 to match size of target (6)" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atm.v(307) " "Verilog HDL Case Statement information at atm.v(307): all case item expressions in this case statement are onehot" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 307 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atm.v(406) " "Verilog HDL Case Statement information at atm.v(406): all case item expressions in this case statement are onehot" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 406 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atm.v(521) " "Verilog HDL Case Statement information at atm.v(521): all case item expressions in this case statement are onehot" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 521 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atm.v(305) " "Verilog HDL Case Statement information at atm.v(305): all case item expressions in this case statement are onehot" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 305 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "atm.v(644) " "Verilog HDL Case Statement warning at atm.v(644): can't check case statement for completeness because the case expression has too many possible states" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 644 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atm.v(684) " "Verilog HDL Case Statement information at atm.v(684): all case item expressions in this case statement are onehot" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 684 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atm.v(710) " "Verilog HDL Case Statement information at atm.v(710): all case item expressions in this case statement are onehot" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 710 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atm.v(755) " "Verilog HDL Case Statement information at atm.v(755): all case item expressions in this case statement are onehot" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 755 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "atm.v(707) " "Verilog HDL Case Statement warning at atm.v(707): can't check case statement for completeness because the case expression has too many possible states" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 707 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "atm.v(826) " "Verilog HDL Case Statement warning at atm.v(826): can't check case statement for completeness because the case expression has too many possible states" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 826 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atm.v(844) " "Verilog HDL Case Statement information at atm.v(844): all case item expressions in this case statement are onehot" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 844 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "atm.v(917) " "Verilog HDL Case Statement warning at atm.v(917): can't check case statement for completeness because the case expression has too many possible states" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 917 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atm.v(933) " "Verilog HDL Case Statement information at atm.v(933): all case item expressions in this case statement are onehot" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 933 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "atm.v(1056) " "Verilog HDL Case Statement warning at atm.v(1056): can't check case statement for completeness because the case expression has too many possible states" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 1056 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "atm.v(1082) " "Verilog HDL Case Statement warning at atm.v(1082): can't check case statement for completeness because the case expression has too many possible states" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 1082 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "atm.v(1138) " "Verilog HDL Case Statement warning at atm.v(1138): can't check case statement for completeness because the case expression has too many possible states" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 1138 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "atm.v(1195) " "Verilog HDL Case Statement warning at atm.v(1195): can't check case statement for completeness because the case expression has too many possible states" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 1195 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "atm.v(1252) " "Verilog HDL Case Statement warning at atm.v(1252): can't check case statement for completeness because the case expression has too many possible states" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 1252 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "atm.v(1309) " "Verilog HDL Case Statement warning at atm.v(1309): can't check case statement for completeness because the case expression has too many possible states" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 1309 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "atm.v(1365) " "Verilog HDL Case Statement warning at atm.v(1365): can't check case statement for completeness because the case expression has too many possible states" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 1365 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "atm.v(1423) " "Verilog HDL Case Statement warning at atm.v(1423): can't check case statement for completeness because the case expression has too many possible states" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 1423 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "atm.v(1479) " "Verilog HDL Case Statement warning at atm.v(1479): can't check case statement for completeness because the case expression has too many possible states" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 1479 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atm.v(1073) " "Verilog HDL Case Statement information at atm.v(1073): all case item expressions in this case statement are onehot" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 1073 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atm.v(1556) " "Verilog HDL Case Statement information at atm.v(1556): all case item expressions in this case statement are onehot" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 1556 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atm.v(1570) " "Verilog HDL Case Statement information at atm.v(1570): all case item expressions in this case statement are onehot" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 1570 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "atm.v(1552) " "Verilog HDL Case Statement warning at atm.v(1552): can't check case statement for completeness because the case expression has too many possible states" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 1552 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "atm.v(1614) " "Verilog HDL Case Statement warning at atm.v(1614): can't check case statement for completeness because the case expression has too many possible states" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 1614 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "atm.v(1626) " "Verilog HDL Case Statement information at atm.v(1626): all case item expressions in this case statement are onehot" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 1626 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "atm.v(1812) " "Verilog HDL Case Statement warning at atm.v(1812): can't check case statement for completeness because the case expression has too many possible states" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 1812 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "atm.v(1866) " "Verilog HDL Case Statement warning at atm.v(1866): can't check case statement for completeness because the case expression has too many possible states" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 1866 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 atm.v(1933) " "Verilog HDL assignment warning at atm.v(1933): truncated value with size 32 to match size of target (1)" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 1933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "atm.v(1995) " "Verilog HDL Case Statement warning at atm.v(1995): can't check case statement for completeness because the case expression has too many possible states" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 1995 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "atm.v(2046) " "Verilog HDL Case Statement warning at atm.v(2046): can't check case statement for completeness because the case expression has too many possible states" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 2046 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "atm.v(695) " "Verilog HDL Case Statement warning at atm.v(695): can't check case statement for completeness because the case expression has too many possible states" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 695 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1559735718564 "|atm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_0 decod_0:sec0 " "Elaborating entity \"decod_0\" for hierarchy \"decod_0:sec0\"" {  } { { "atm.v" "sec0" { Text "C:/altera/13.0sp1/atm/atm.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735718564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_1 decod_1:sec1 " "Elaborating entity \"decod_1\" for hierarchy \"decod_1:sec1\"" {  } { { "atm.v" "sec1" { Text "C:/altera/13.0sp1/atm/atm.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735718580 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "44 " "Inferred 44 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_1:day1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_1:day1\|Div0\"" {  } { { "decoder.v" "Div0" { Text "C:/altera/13.0sp1/atm/decoder.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_0:day0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_0:day0\|Mod0\"" {  } { { "decoder.v" "Mod0" { Text "C:/altera/13.0sp1/atm/decoder.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_1:hour1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_1:hour1\|Div0\"" {  } { { "decoder.v" "Div0" { Text "C:/altera/13.0sp1/atm/decoder.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_0:hour0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_0:hour0\|Mod0\"" {  } { { "decoder.v" "Mod0" { Text "C:/altera/13.0sp1/atm/decoder.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_1:min1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_1:min1\|Div0\"" {  } { { "decoder.v" "Div0" { Text "C:/altera/13.0sp1/atm/decoder.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_0:min0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_0:min0\|Mod0\"" {  } { { "decoder.v" "Mod0" { Text "C:/altera/13.0sp1/atm/decoder.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_1:sec1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_1:sec1\|Div0\"" {  } { { "decoder.v" "Div0" { Text "C:/altera/13.0sp1/atm/decoder.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_0:sec0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_0:sec0\|Mod0\"" {  } { { "decoder.v" "Mod0" { Text "C:/altera/13.0sp1/atm/decoder.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_1:y0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_1:y0\|Div0\"" {  } { { "decoder.v" "Div0" { Text "C:/altera/13.0sp1/atm/decoder.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_0:ee1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_0:ee1\|Mod0\"" {  } { { "decoder.v" "Mod0" { Text "C:/altera/13.0sp1/atm/decoder.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_0:x1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_0:x1\|Mod0\"" {  } { { "decoder.v" "Mod0" { Text "C:/altera/13.0sp1/atm/decoder.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_1:ff1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_1:ff1\|Div0\"" {  } { { "decoder.v" "Div0" { Text "C:/altera/13.0sp1/atm/decoder.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_1:a31\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_1:a31\|Div0\"" {  } { { "decoder.v" "Div0" { Text "C:/altera/13.0sp1/atm/decoder.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_1:a41\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_1:a41\|Div0\"" {  } { { "decoder.v" "Div0" { Text "C:/altera/13.0sp1/atm/decoder.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_1:a61\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_1:a61\|Div0\"" {  } { { "decoder.v" "Div0" { Text "C:/altera/13.0sp1/atm/decoder.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_1:a71\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_1:a71\|Div0\"" {  } { { "decoder.v" "Div0" { Text "C:/altera/13.0sp1/atm/decoder.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_1:a81\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_1:a81\|Div0\"" {  } { { "decoder.v" "Div0" { Text "C:/altera/13.0sp1/atm/decoder.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_1:a51\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_1:a51\|Div0\"" {  } { { "decoder.v" "Div0" { Text "C:/altera/13.0sp1/atm/decoder.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_1:a11\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_1:a11\|Div0\"" {  } { { "decoder.v" "Div0" { Text "C:/altera/13.0sp1/atm/decoder.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_0:a20\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_0:a20\|Mod0\"" {  } { { "decoder.v" "Mod0" { Text "C:/altera/13.0sp1/atm/decoder.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_0:a30\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_0:a30\|Mod0\"" {  } { { "decoder.v" "Mod0" { Text "C:/altera/13.0sp1/atm/decoder.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_0:a40\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_0:a40\|Mod0\"" {  } { { "decoder.v" "Mod0" { Text "C:/altera/13.0sp1/atm/decoder.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_0:a60\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_0:a60\|Mod0\"" {  } { { "decoder.v" "Mod0" { Text "C:/altera/13.0sp1/atm/decoder.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_0:a70\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_0:a70\|Mod0\"" {  } { { "decoder.v" "Mod0" { Text "C:/altera/13.0sp1/atm/decoder.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_0:a80\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_0:a80\|Mod0\"" {  } { { "decoder.v" "Mod0" { Text "C:/altera/13.0sp1/atm/decoder.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_0:a50\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_0:a50\|Mod0\"" {  } { { "decoder.v" "Mod0" { Text "C:/altera/13.0sp1/atm/decoder.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_0:a10\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_0:a10\|Mod0\"" {  } { { "decoder.v" "Mod0" { Text "C:/altera/13.0sp1/atm/decoder.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decod_1:a21\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decod_1:a21\|Div0\"" {  } { { "decoder.v" "Div0" { Text "C:/altera/13.0sp1/atm/decoder.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add31 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add31\"" {  } { { "atm.v" "Add31" { Text "C:/altera/13.0sp1/atm/atm.v" 860 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add32 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add32\"" {  } { { "atm.v" "Add32" { Text "C:/altera/13.0sp1/atm/atm.v" 866 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add35 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add35\"" {  } { { "atm.v" "Add35" { Text "C:/altera/13.0sp1/atm/atm.v" 878 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add36 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add36\"" {  } { { "atm.v" "Add36" { Text "C:/altera/13.0sp1/atm/atm.v" 884 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add37 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add37\"" {  } { { "atm.v" "Add37" { Text "C:/altera/13.0sp1/atm/atm.v" 890 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add33 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add33\"" {  } { { "atm.v" "Add33" { Text "C:/altera/13.0sp1/atm/atm.v" 872 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add29 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add29\"" {  } { { "atm.v" "Add29" { Text "C:/altera/13.0sp1/atm/atm.v" 848 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add30 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add30\"" {  } { { "atm.v" "Add30" { Text "C:/altera/13.0sp1/atm/atm.v" 854 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "atm.v" "Div2" { Text "C:/altera/13.0sp1/atm/atm.v" 243 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "atm.v" "Div3" { Text "C:/altera/13.0sp1/atm/atm.v" 246 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "atm.v" "Div5" { Text "C:/altera/13.0sp1/atm/atm.v" 252 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "atm.v" "Div6" { Text "C:/altera/13.0sp1/atm/atm.v" 255 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "atm.v" "Div7" { Text "C:/altera/13.0sp1/atm/atm.v" 258 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "atm.v" "Div4" { Text "C:/altera/13.0sp1/atm/atm.v" 249 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "atm.v" "Div0" { Text "C:/altera/13.0sp1/atm/atm.v" 237 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "atm.v" "Div1" { Text "C:/altera/13.0sp1/atm/atm.v" 240 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843453 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1559735843453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decod_1:day1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"decod_1:day1\|lpm_divide:Div0\"" {  } { { "decoder.v" "" { Text "C:/altera/13.0sp1/atm/decoder.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decod_1:day1\|lpm_divide:Div0 " "Instantiated megafunction \"decod_1:day1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735843531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735843531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735843531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735843531 ""}  } { { "decoder.v" "" { Text "C:/altera/13.0sp1/atm/decoder.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559735843531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_aem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_aem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_aem " "Found entity 1: lpm_divide_aem" {  } { { "db/lpm_divide_aem.tdf" "" { Text "C:/altera/13.0sp1/atm/db/lpm_divide_aem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559735843578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559735843578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/altera/13.0sp1/atm/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559735843593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559735843593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a2f " "Found entity 1: alt_u_div_a2f" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "C:/altera/13.0sp1/atm/db/alt_u_div_a2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559735843624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559735843624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/altera/13.0sp1/atm/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559735843687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559735843687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/altera/13.0sp1/atm/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559735843749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559735843749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decod_0:day0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"decod_0:day0\|lpm_divide:Mod0\"" {  } { { "decoder.v" "" { Text "C:/altera/13.0sp1/atm/decoder.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decod_0:day0\|lpm_divide:Mod0 " "Instantiated megafunction \"decod_0:day0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735843749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735843749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735843749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735843749 ""}  } { { "decoder.v" "" { Text "C:/altera/13.0sp1/atm/decoder.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559735843749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d6m " "Found entity 1: lpm_divide_d6m" {  } { { "db/lpm_divide_d6m.tdf" "" { Text "C:/altera/13.0sp1/atm/db/lpm_divide_d6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559735843812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559735843812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decod_1:y0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"decod_1:y0\|lpm_divide:Div0\"" {  } { { "decoder.v" "" { Text "C:/altera/13.0sp1/atm/decoder.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decod_1:y0\|lpm_divide:Div0 " "Instantiated megafunction \"decod_1:y0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735843890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735843890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735843890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735843890 ""}  } { { "decoder.v" "" { Text "C:/altera/13.0sp1/atm/decoder.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559735843890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decod_0:ee1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"decod_0:ee1\|lpm_divide:Mod0\"" {  } { { "decoder.v" "" { Text "C:/altera/13.0sp1/atm/decoder.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735843906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decod_0:ee1\|lpm_divide:Mod0 " "Instantiated megafunction \"decod_0:ee1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735843906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735843906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735843906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735843906 ""}  } { { "decoder.v" "" { Text "C:/altera/13.0sp1/atm/decoder.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559735843906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add31 " "Elaborated megafunction instantiation \"lpm_add_sub:Add31\"" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 860 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735844171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add31 " "Instantiated megafunction \"lpm_add_sub:Add31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735844171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735844171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735844171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735844171 ""}  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 860 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559735844171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7ri " "Found entity 1: add_sub_7ri" {  } { { "db/add_sub_7ri.tdf" "" { Text "C:/altera/13.0sp1/atm/db/add_sub_7ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559735844234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559735844234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 243 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735844265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735844265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735844265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735844265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735844265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559735844265 ""}  } { { "atm.v" "" { Text "C:/altera/13.0sp1/atm/atm.v" 243 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559735844265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7so.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7so.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7so " "Found entity 1: lpm_divide_7so" {  } { { "db/lpm_divide_7so.tdf" "" { Text "C:/altera/13.0sp1/atm/db/lpm_divide_7so.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559735844328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559735844328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/altera/13.0sp1/atm/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559735844343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559735844343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/altera/13.0sp1/atm/db/alt_u_div_k2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559735844390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559735844390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_gq9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_gq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_gq9 " "Found entity 1: lpm_abs_gq9" {  } { { "db/lpm_abs_gq9.tdf" "" { Text "C:/altera/13.0sp1/atm/db/lpm_abs_gq9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559735844421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559735844421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/altera/13.0sp1/atm/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559735844437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559735844437 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "28 " "28 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1559735846515 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "248 " "Ignored 248 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "248 " "Ignored 248 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1559735846578 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1559735846578 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559735861126 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559735861126 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13062 " "Implemented 13062 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559735861736 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559735861736 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13000 " "Implemented 13000 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559735861736 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559735861736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "743 " "Peak virtual memory: 743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559735861783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 20:57:41 2019 " "Processing ended: Wed Jun 05 20:57:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559735861783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:25 " "Elapsed time: 00:02:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559735861783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:25 " "Total CPU time (on all processors): 00:02:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559735861783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559735861783 ""}
