# do parte1_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /home/joao/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/joao/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+/home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1 {/home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1/ramlpm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ramlpm
# 
# Top level modules:
# 	ramlpm
# vlog -vlog01compat -work work +incdir+/home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1 {/home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1/parte1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module parte1
# 
# Top level modules:
# 	parte1
# vlog -vlog01compat -work work +incdir+/home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1 {/home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1/decodificador.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module decodificador
# 
# Top level modules:
# 	decodificador
# 
vsim -Lf altera_mf_ver -do parte1_run_msim_rtl_verilog.do -l msim_transcript -i work.parte1
# vsim -Lf altera_mf_ver -do parte1_run_msim_rtl_verilog.do -l msim_transcript -i work.parte1 
# Loading work.parte1
# Loading work.ramlpm
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.decodificador
# ** Warning: (vsim-3015) /home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1/parte1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'data'. The port definition is at: /home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1/decodificador.v(2).
#         Region: /parte1/decimal_address
# do parte1_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1 {/home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1/ramlpm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ramlpm
# 
# Top level modules:
# 	ramlpm
# vlog -vlog01compat -work work +incdir+/home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1 {/home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1/parte1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module parte1
# 
# Top level modules:
# 	parte1
# vlog -vlog01compat -work work +incdir+/home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1 {/home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1/decodificador.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module decodificador
# 
# Top level modules:
# 	decodificador
# 
add wave -position insertpoint  \
sim:/parte1/HEX1
add wave -position insertpoint  \
sim:/parte1/HEX0
add wave -position insertpoint  \
sim:/parte1/HEX5
add wave -position insertpoint  \
sim:/parte1/HEX4
add wave -position insertpoint  \
{sim:/parte1/SW[7]} \
{sim:/parte1/SW[6]} \
{sim:/parte1/SW[5]} \
{sim:/parte1/SW[4]} \
{sim:/parte1/SW[3]} \
{sim:/parte1/SW[2]} \
{sim:/parte1/SW[1]} \
{sim:/parte1/SW[0]}
force -freeze sim:/parte1/Switches 11110101 0
run
force -freeze sim:/parte1/Switches ac 0
# Invalid binary digit: a.
# ** Error: (vish-4011) Invalid force value: ac 0.
force -freeze sim:/parte1/Switches 8'hab 0
run
force -freeze sim:/parte1/Switches 8'h93 0
run
force -freeze sim:/parte1/Switches 8'h25 0
run
force -freeze sim:/parte1/Switches 8'h11 0
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1/simulation/modelsim/decoder.do
vsim -Lf altera_mf_ver -do parte1_run_msim_rtl_verilog.do -l msim_transcript -i work.parte1
# vsim -Lf altera_mf_ver -do parte1_run_msim_rtl_verilog.do -l msim_transcript -i work.parte1 
# Loading work.parte1
# Loading work.ramlpm
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.decodificador
# ** Warning: (vsim-3015) /home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1/parte1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'data'. The port definition is at: /home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1/decodificador.v(2).
#         Region: /parte1/decimal_address
# do parte1_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1 {/home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1/ramlpm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ramlpm
# 
# Top level modules:
# 	ramlpm
# vlog -vlog01compat -work work +incdir+/home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1 {/home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1/parte1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module parte1
# 
# Top level modules:
# 	parte1
# vlog -vlog01compat -work work +incdir+/home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1 {/home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1/decodificador.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module decodificador
# 
# Top level modules:
# 	decodificador
# 
add wave -position insertpoint  \
{sim:/parte1/SW[13]} \
{sim:/parte1/SW[12]} \
{sim:/parte1/SW[11]} \
{sim:/parte1/SW[10]} \
{sim:/parte1/SW[9]}
add wave -position insertpoint  \
{sim:/parte1/SW[7]} \
{sim:/parte1/SW[6]} \
{sim:/parte1/SW[5]} \
{sim:/parte1/SW[4]} \
{sim:/parte1/SW[3]} \
{sim:/parte1/SW[2]} \
{sim:/parte1/SW[1]} \
{sim:/parte1/SW[0]}
add wave -position insertpoint  \
{sim:/parte1/SW[17]}
add wave -position insertpoint  \
{sim:/parte1/SW[16]}
force -freeze sim:/parte1/Address 00000 0
force -freeze sim:/parte1/DataIn 8'hf1 0
force -freeze {sim:/parte1/SW[16]} 1 0
force -freeze {sim:/parte1/SW[17]} 1 0
run
force -freeze {sim:/parte1/SW[17]} St0 0
run
force -freeze {sim:/parte1/SW[17]} St1 0
run
add wave -position insertpoint  \
sim:/parte1/mem/altsyncram_component/mem_data
add wave -position insertpoint  \
sim:/parte1/data_out
restart
# Loading work.parte1
# Loading work.ramlpm
# Loading work.decodificador
# ** Warning: (vsim-3015) /home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1/parte1.v(13): [PCDPC] - Port size (4 or 4) does not match connection size (1) for port 'data'. The port definition is at: /home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1/decodificador.v(2).
#         Region: /parte1/decimal_address
force -freeze {sim:/parte1/SW[17]} 0 0
force -freeze {sim:/parte1/SW[16]} 1 0
force -freeze sim:/parte1/Address 8'h1a 0
force -freeze sim:/parte1/DataIn 8'hff 0
run
force -freeze {sim:/parte1/SW[17]} St1 0
run
force -freeze {sim:/parte1/SW[17]} St0 0
run
force -freeze {sim:/parte1/SW[17]} St1 0
force -freeze sim:/parte1/Address 5'd12 0
force -freeze sim:/parte1/DataIn 8'hab 0
run
force -freeze {sim:/parte1/SW[17]} St0 0
run
force -freeze sim:/parte1/Address 5'd2 0
force -freeze sim:/parte1/DataIn 8'h25 0
force -freeze {sim:/parte1/SW[17]} St1 0
run
force -freeze {sim:/parte1/SW[17]} St0 0
run
force -freeze sim:/parte1/Address 5'd5 0
force -freeze sim:/parte1/DataIn 8'h99 0
force -freeze {sim:/parte1/SW[17]} St1 0
run
force -freeze {sim:/parte1/SW[17]} St0 0
run
force -freeze {sim:/parte1/SW[16]} St0 0
force -freeze sim:/parte1/Address 5'd26 0
force -freeze sim:/parte1/DataIn 8'h00 0
force -freeze {sim:/parte1/SW[17]} St1 0
run
force -freeze {sim:/parte1/SW[17]} St0 0
force -freeze sim:/parte1/Address 5'd2 0
run
force -freeze {sim:/parte1/SW[17]} St1 0
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/joao/altera/LAOCII/Pratica_01/Parte_I/parte1/simulation/modelsim/memory.do
