INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_2/TP_2.sim/sim_1/synth/func/xsim/calc_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc
INFO: [VRFC 10-311] analyzing module glbl
