FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
%"MICROZED_MODULE"
"1","(-550,2550)","0","tubii_tk2_lib","I1";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
%"CNTRL_REGISTER"
"1","(1050,4250)","0","tubii_tk2_lib","I10";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"READ_BIT"
VHDL_MODE"IN"0;
"LE"
VHDL_MODE"IN"0;
"DATA"
VHDL_MODE"IN"0;
"CLK"
VHDL_MODE"IN"0;
%"TUBII_SPKR"
"1","(-3450,4500)","0","tubii_tk2_lib","I11";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
%"BASELINE_BUFFER"
"1","(-2800,2500)","0","tubii_tk2_lib","I12";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
%"CLOCKS"
"1","(-2800,3750)","0","tubii_tk2_lib","I2";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
%"COMPARATORS"
"1","(-2700,500)","0","tubii_tk2_lib","I3";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
%"GENERAL_UTILITIES"
"1","(-650,550)","0","tubii_tk2_lib","I4";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
%"POWER"
"1","(2600,1050)","0","tubii_tk2_lib","I5";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
%"ECAL_CONTROL"
"1","(1400,1150)","0","tubii_tk2_lib","I6";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
%"GT_DELAYS"
"1","(1450,2050)","0","tubii_tk2_lib","I7";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"DDGT_N \B"
VHDL_MODE"OUT"0;
"DDGT_P"
VHDL_MODE"OUT"0;
"DGT_N \B"
VHDL_MODE"OUT"0;
"DGT_P"
VHDL_MODE"OUT"0;
"GT_TTL"
VHDL_MODE"IN"0;
"DATA"
VHDL_MODE"IN"0;
"CLK"
VHDL_MODE"IN"0;
"LE"
VHDL_MODE"IN"0;
%"CAEN_COMS"
"1","(1600,3100)","0","tubii_tk2_lib","I8";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
%"ELLIE_COMS"
"1","(-500,4250)","0","tubii_tk2_lib","I9";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
END.
