# pins which are connected to motherboard connector TC2
# and connector BA2 on x-board IC-PDS-CABLE-R1
#mb1_TC2_IO_120_N_60_mb1_TA4_IO_130
set_property PACKAGE_PIN AK26 [get_ports {fpga_data[2]}]
#mb1_TC2_IO_124_N_62_mb1_TA4_IO_126_N_63
set_property PACKAGE_PIN AK25 [get_ports {fpga_data[10]}]
#mb1_TC2_IO_130_mb1_TA4_IO_120_N_60
set_property PACKAGE_PIN AW25 [get_ports {fpga_data[1]}]
#mb1_TC2_IO_125_P_62_mb1_TA4_IO_127_P_63
set_property PACKAGE_PIN AJ25 [get_ports {fpga_data[6]}]
#mb1_TC2_IO_114_N_57_mb1_TA4_IO_116_N_58
set_property PACKAGE_PIN AW26 [get_ports {fpga_data[26]}]
#mb1_TC2_IO_116_N_58_mb1_TA4_IO_114_N_57
set_property PACKAGE_PIN AN26 [get_ports {fpga_data[3]}]
#mb1_TC2_IO_131_mb1_TA4_IO_121_P_60
set_property PACKAGE_PIN AJ21 [get_ports {fpga_data[0]}]
#mb1_TC2_IO_098_N_49_mb1_TA4_IO_112_N_56
set_property PACKAGE_PIN BC29 [get_ports {fpga_data[31]}]
#mb1_TC2_IO_115_P_57_mb1_TA4_IO_117_P_58
set_property PACKAGE_PIN AV26 [get_ports {fpga_data[28]}]
#mb1_TC2_IO_122_N_61_mb1_TA4_IO_108_N_54
set_property PACKAGE_PIN AM27 [get_ports {fpga_data[36]}]
#mb1_TC2_IO_117_P_58_mb1_TA4_IO_115_P_57
set_property PACKAGE_PIN AM26 [get_ports {fpga_data[9]}]
#mb1_TC2_IO_104_N_52_mb1_TA4_IO_106_N_53
set_property PACKAGE_PIN BC28 [get_ports {fpga_data[4]}]
#mb1_TC2_IO_099_P_49_mb1_TA4_IO_113_P_56
set_property PACKAGE_PIN BB29 [get_ports {fpga_data[5]}]
#mb1_TC2_IO_106_N_53_mb1_TA4_IO_104_N_52
set_property PACKAGE_PIN BB27 [get_ports {fpga_data[30]}]
#mb1_TC2_IO_101_P_50_mb1_TA4_IO_111_P_55
set_property PACKAGE_PIN BD28 [get_ports {fpga_data[27]}]
#mb1_TC2_IO_088_N_44_mb1_TA4_IO_102_N_51
set_property PACKAGE_PIN AN28 [get_ports {fpga_data[8]}]
#mb1_TC2_IO_123_P_61_mb1_TA4_IO_109_P_54
set_property PACKAGE_PIN AL27 [get_ports {fpga_data[7]}]
#mb1_TC2_IO_110_N_55_mb1_TA4_IO_100_N_50
set_property PACKAGE_PIN AY27 [get_ports {fpga_data[39]}]
#mb1_TC2_IO_105_P_52_mb1_TA4_IO_107_P_53
set_property PACKAGE_PIN BC27 [get_ports {fpga_data[35]}]
#mb1_TC2_IO_094_N_47_mb1_TA4_IO_096_N_48
set_property PACKAGE_PIN AT33 [get_ports {fpga_data[38]}]
#mb1_TC2_IO_096_N_48_mb1_TA4_IO_094_N_47
set_property PACKAGE_PIN BD26 [get_ports {fpga_data[12]}]
#mb1_TC2_IO_111_P_55_mb1_TA4_IO_101_P_50
set_property PACKAGE_PIN AY26 [get_ports {fpga_data[46]}]
#mb1_TC2_IO_078_N_39_mb1_TA4_IO_092_N_46
set_property PACKAGE_PIN AY30 [get_ports {fpga_data[41]}]
#mb1_TC2_IO_095_P_47_mb1_TA4_IO_097_P_48
set_property PACKAGE_PIN AR33 [get_ports {fpga_data[13]}]
#mb1_TC2_IO_102_N_51_mb1_TA4_IO_088_N_44
set_property PACKAGE_PIN BA28 [get_ports {fpga_data[44]}]
#mb1_TC2_IO_097_P_48_mb1_TA4_IO_095_P_47
set_property PACKAGE_PIN BC26 [get_ports {fpga_data[45]}]
#mb1_TC2_IO_084_N_42_mb1_TA4_IO_086_N_43
set_property PACKAGE_PIN AP33 [get_ports {fpga_data[15]}]
#mb1_TC2_IO_079_P_39_mb1_TA4_IO_093_P_46
set_property PACKAGE_PIN AW30 [get_ports {fpga_data[50]}]
#mb1_TC2_IO_086_N_43_mb1_TA4_IO_084_N_42
set_property PACKAGE_PIN AP30 [get_ports {fpga_data[18]}]
#mb1_TC2_IO_103_P_51_mb1_TA4_IO_089_P_44
set_property PACKAGE_PIN BA27 [get_ports {fpga_data[22]}]
#mb1_TC2_IO_090_N_45_mb1_TA4_IO_080_N_40
set_property PACKAGE_PIN AT30 [get_ports {fpga_data[49]}]
#mb1_TC2_IO_085_P_42_mb1_TA4_IO_087_P_43
set_property PACKAGE_PIN AN33 [get_ports {fpga_data[53]}]
#mb1_TC2_IO_092_N_46_mb1_TA4_IO_078_N_39
set_property PACKAGE_PIN AR28 [get_ports {fpga_data[19]}]
#mb1_TC2_IO_069_P_34_mb1_TA4_IO_083_P_41
set_property PACKAGE_PIN BA24 [get_ports {fpga_data[25]}]
#mb1_TC2_IO_076_N_38_mb1_TA4_IO_074_N_37
set_property PACKAGE_PIN AU29 [get_ports {fpga_data[23]}]
#mb1_TC2_IO_091_P_45_mb1_TA4_IO_081_P_40
set_property PACKAGE_PIN AR30 [get_ports {fpga_data[24]}]
#mb1_TC2_IO_058_N_29_mb1_TA4_IO_072_N_36
set_property PACKAGE_PIN AT22 [get_ports {fpga_data[52]}]
#mb1_TC2_IO_093_P_46_mb1_TA4_IO_079_P_39
set_property PACKAGE_PIN AP28 [get_ports {fpga_data[58]}]
#mb1_TC2_IO_060_N_30_mb1_TA4_IO_070_N_35
set_property PACKAGE_PIN BA23 [get_ports {fpga_data[57]}]
#mb1_TC2_IO_082_N_41_mb1_TA4_IO_068_N_34
set_property PACKAGE_PIN AY32 [get_ports {fpga_data[62]}]
#mb1_TC2_IO_077_P_38_mb1_TA4_IO_075_P_37
set_property PACKAGE_PIN AT29 [get_ports {fpga_data[29]}]
#mb1_TC2_IO_064_N_32_mb1_TA4_IO_066_N_33
set_property PACKAGE_PIN BD23 [get_ports {fpga_data[32]}]
#mb1_TC2_IO_059_P_29_mb1_TA4_IO_073_P_36
set_property PACKAGE_PIN AR22 [get_ports {fpga_data[61]}]
#mb1_TC2_IO_066_N_33_mb1_TA4_IO_064_N_32
set_property PACKAGE_PIN BC22 [get_ports {fpga_data[60]}]
#mb1_TC2_IO_061_P_30_mb1_TA4_IO_071_P_35
set_property PACKAGE_PIN BA22 [get_ports {iolink_data[0]}]
#mb1_TC2_IO_083_P_41_mb1_TA4_IO_069_P_34
set_property PACKAGE_PIN AY31 [get_ports {fpga_data[63]}]
#mb1_TC2_IO_070_N_35_mb1_TA4_IO_060_N_30
set_property PACKAGE_PIN BD25 [get_ports {fpga_data[34]}]
#mb1_TC2_IO_065_P_32_mb1_TA4_IO_067_P_33
set_property PACKAGE_PIN BC23 [get_ports {fpga_data[37]}]
#mb1_TC2_IO_072_N_36_mb1_TA4_IO_058_N_29
set_property PACKAGE_PIN AY33 [get_ports {fpga_data[40]}]
#mb1_TC2_IO_067_P_33_mb1_TA4_IO_065_P_32
set_property PACKAGE_PIN BB22 [get_ports {iolink_data[1]}]
#mb1_TC2_IO_049_P_24_mb1_TA4_IO_063_P_31
set_property PACKAGE_PIN AT23 [get_ports {iolink_data[11]}]
#mb1_TC2_IO_056_N_28_mb1_TA4_IO_054_N_27
set_property PACKAGE_PIN AT25 [get_ports {iolink_data[5]}]
#mb1_TC2_IO_071_P_35_mb1_TA4_IO_061_P_30
set_property PACKAGE_PIN BD24 [get_ports {iolink_data[4]}]
#mb1_TC2_IO_038_N_19_mb1_TA4_IO_052_N_26
set_property PACKAGE_PIN AY23 [get_ports {fpga_data[14]}]
#mb1_TC2_IO_073_P_36_mb1_TA4_IO_059_P_29
set_property PACKAGE_PIN AW33 [get_ports {fpga_data[42]}]
#mb1_TC2_IO_040_N_20_mb1_TA4_IO_050_N_25
set_property PACKAGE_PIN BA25 [get_ports {iolink_data[9]}]
#mb1_TC2_IO_062_N_31_mb1_TA4_IO_048_N_24
set_property PACKAGE_PIN BC24 [get_ports {iolink_data[7]}]
#mb1_TC2_IO_057_P_28_mb1_TA4_IO_055_P_27
set_property PACKAGE_PIN AR25 [get_ports {fpga_data[51]}]
#mb1_TC2_IO_044_N_22_mb1_TA4_IO_046_N_23
set_property PACKAGE_PIN AW24 [get_ports {fpga_data[55]}]
#mb1_TC2_IO_039_P_19_mb1_TA4_IO_053_P_26
set_property PACKAGE_PIN AY22 [get_ports {iolink_data[6]}]
#mb1_TC2_IO_046_N_23_mb1_TA4_IO_044_N_22
set_property PACKAGE_PIN AV22 [get_ports {fpga_data[47]}]
#mb1_TC2_IO_041_P_20_mb1_TA4_IO_051_P_25
set_property PACKAGE_PIN AY25 [get_ports {iolink_data[2]}]
#mb1_TC2_IO_063_P_31_mb1_TA4_IO_049_P_24
set_property PACKAGE_PIN BB24 [get_ports {iolink_data[8]}]
#mb1_TC2_IO_050_N_25_mb1_TA4_IO_040_N_20
set_property PACKAGE_PIN AR23 [get_ports {iolink_data[13]}]
#mb1_TC2_IO_045_P_22_mb1_TA4_IO_047_P_23
set_property PACKAGE_PIN AV24 [get_ports {fpga_data[16]}]
#mb1_TC2_IO_052_N_26_mb1_TA4_IO_038_N_19
set_property PACKAGE_PIN AP24 [get_ports {fpga_data[54]}]
#mb1_TC2_IO_047_P_23_mb1_TA4_IO_045_P_22
set_property PACKAGE_PIN AU22 [get_ports {iolink_data[12]}]
#mb1_TC2_IO_051_P_25_mb1_TA4_IO_041_P_20
set_property PACKAGE_PIN AP23 [get_ports {fpga_data[59]}]
#mb1_TC2_IO_018_N_09_mb1_TA4_IO_032_N_16
set_property PACKAGE_PIN AN32 [get_ports {iolink_data[15]}]
#mb1_TC2_IO_042_N_21_mb1_TA4_IO_028_N_14
set_property PACKAGE_PIN AU25 [get_ports {fpga_data[56]}]
#mb1_TC2_IO_019_P_09_mb1_TA4_IO_033_P_16
set_property PACKAGE_PIN AN31 [get_ports {iolink_data[3]}]
#mb1_TC2_IO_008_N_04_mb1_TA4_IO_022_N_11
set_property PACKAGE_PIN BB30 [get_ports {iolink_data[10]}]
#mb1_TC2_IO_030_N_15_mb1_TA4_IO_020_N_10
set_property PACKAGE_PIN AL23 [get_ports {fpga_data[20]}]
#mb1_TC2_IO_014_N_07_mb1_TA4_IO_016_N_08
set_property PACKAGE_PIN AL30 [get_ports {iolink_data[14]}]
#mb1_TC2_IO_016_N_08_mb1_TA4_IO_014_N_07
set_property PACKAGE_PIN AM31 [get_ports {fpga_data[21]}]
#mb1_TC2_IO_031_P_15_mb1_TA4_IO_021_P_10
set_property PACKAGE_PIN AK23 [get_ports {fpga_data[33]}]
#mb1_TC2_IO_017_P_08_mb1_TA4_IO_015_P_07
set_property PACKAGE_PIN AM30 [get_ports {fpga_data[17]}]
#mb1_TC2_IO_004_N_02_mb1_TA4_IO_006_N_03
set_property PACKAGE_PIN BC32 [get_ports {fpga_data[11]}]
#mb1_TC2_IO_013_P_06_mb1_TA4_IO_013_P_06
set_property PACKAGE_PIN AL32 [get_ports {fpga_data[48]}]
#mb1_TC2_IO_005_P_02_mb1_TA4_IO_007_P_03
set_property PACKAGE_PIN BC31 [get_ports {fpga_data[43]}]
#mb1_TC2_CLKIO_N_7_mb1_TA4_CLKIO_N_0
set_property PACKAGE_PIN AT32 [get_ports iolink_clk_in]
#mb1_TC2_CLKIO_P_7_mb1_TA4_CLKIO_P_0
set_property PACKAGE_PIN AR32 [get_ports iolink_clk_out]
#mb1_TC2_CLKIO_N_3_mb1_TA4_CLKIO_N_3
set_property PACKAGE_PIN AR31 [get_ports {fpga_valid_out[0]}]
#mb1_TC2_CLKIO_N_4_mb1_TA4_CLKIO_N_2
set_property PACKAGE_PIN AV28 [get_ports {fpga_clk_out[0]}]
#mb1_TC2_CLKIO_N_6_mb1_TA4_CLKIO_N_1
set_property PACKAGE_PIN AV32 [get_ports iolink_valid_in]
#mb1_TC2_CLKIO_P_3_mb1_TA4_CLKIO_P_3
set_property PACKAGE_PIN AP31 [get_ports {fpga_valid_in[0]}]
#mb1_TC2_CLKIO_P_4_mb1_TA4_CLKIO_P_2
set_property PACKAGE_PIN AV27 [get_ports {fpga_clk_in[0]}]
#mb1_TC2_CLKIO_P_6_mb1_TA4_CLKIO_P_1
set_property PACKAGE_PIN AU32 [get_ports iolink_valid_out]
#mb1_TC2_CLKIO_N_1_mb1_TA4_CLKIO_N_6
set_property PACKAGE_PIN AR27 [get_ports {fpga_credit_out[0]}]
#mb1_TC2_CLKIO_N_2_mb1_TA4_CLKIO_N_4
set_property PACKAGE_PIN AU31 [get_ports iolink_credit_in]
#mb1_TC2_CLKIO_P_1_mb1_TA4_CLKIO_P_6
set_property PACKAGE_PIN AR26 [get_ports {fpga_credit_in[0]}]
#mb1_TC2_CLKIO_P_2_mb1_TA4_CLKIO_P_4
set_property PACKAGE_PIN AU30 [get_ports iolink_credit_out]

# pins which are connected to motherboard connector TD1
# and connector BA2 on x-board IC-PDS-CABLE-R1
#mb1_TD1_IO_070_N_35_mb1_TB3_IO_060_N_30
set_property PACKAGE_PIN V6 [get_ports tms]
#mb1_TD1_IO_056_N_28_mb1_TB3_IO_054_N_27
set_property PACKAGE_PIN AA2 [get_ports tdo_acc]
#mb1_TD1_IO_071_P_35_mb1_TB3_IO_061_P_30
set_property PACKAGE_PIN W6 [get_ports tclk]
#mb1_TD1_IO_040_N_20_mb1_TB3_IO_050_N_25
set_property PACKAGE_PIN T2 [get_ports reset]
#mb1_TD1_IO_062_N_31_mb1_TB3_IO_048_N_24
set_property PACKAGE_PIN AA9 [get_ports tdi_acc]
#mb1_TD1_IO_046_N_23_mb1_TB3_IO_044_N_22
set_property PACKAGE_PIN V1 [get_ports tdi_mem]
#mb1_TD1_IO_041_P_20_mb1_TB3_IO_051_P_25
set_property PACKAGE_PIN T3 [get_ports tdo_mem]
#mb1_TD1_IO_051_P_25_mb1_TB3_IO_041_P_20
set_property PACKAGE_PIN Y5 [get_ports tdo_cpu]
#mb1_TD1_IO_018_N_09_mb1_TB3_IO_032_N_16
set_property PACKAGE_PIN G1 [get_ports tdi_cpu]
#mb1_TD1_IO_005_P_02_mb1_TB3_IO_007_P_03
set_property PACKAGE_PIN H8 [get_ports tdi_io]
#mb1_TD1_IO_007_P_03_mb1_TB3_IO_005_P_02
set_property PACKAGE_PIN G5 [get_ports tdo_io]
#mb1_TD1_CLKIO_P_4_mb1_TB3_CLKIO_P_2
set_property PACKAGE_PIN M5 [get_ports ext_clk]

# IO Standards
set_property IOSTANDARD LVCMOS18 [get_ports fpga_*]
set_property IOSTANDARD LVCMOS18 [get_ports iolink_*]
set_property IOSTANDARD LVCMOS18 [get_ports ext_clk]
set_property IOSTANDARD LVCMOS18 [get_ports tclk]
set_property IOSTANDARD LVCMOS18 [get_ports tms]
set_property IOSTANDARD LVCMOS18 [get_ports tdi_*]
set_property IOSTANDARD LVCMOS18 [get_ports tdo_*]
set_property IOSTANDARD LVCMOS18 [get_ports reset]

