{"hierarchy":{"paths":[["doc:\/\/Utilities\/documentation\/Utilities","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing"]]},"schemaVersion":{"major":0,"patch":0,"minor":3},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/UseStatement"},"metadata":{"fragments":[{"kind":"keyword","text":"extension"},{"kind":"text","text":" "},{"kind":"identifier","text":"UseStatement","preciseIdentifier":"s:11VHDLParsing12UseStatementV"}],"role":"symbol","extendedModule":"VHDLParsing","title":"UseStatement","modules":[{"name":"Utilities","relatedModules":["VHDLParsing"]}],"roleHeading":"Extended Structure","symbolKind":"extension","navigatorTitle":[{"kind":"identifier","text":"UseStatement"}],"externalID":"s:e:s:11VHDLParsing12UseStatementV9UtilitiesE10numericStdACvpZ"},"sections":[],"kind":"symbol","variants":[{"paths":["\/documentation\/utilities\/vhdlparsing\/usestatement"],"traits":[{"interfaceLanguage":"swift"}]}],"abstract":[{"type":"text","text":"Add common includes."}],"topicSections":[{"title":"Type Properties","identifiers":["doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/UseStatement\/numericStd","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/UseStatement\/primitiveTypes","doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/UseStatement\/stdLogic1164"]}],"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"extension"},{"kind":"text","text":" "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12UseStatementV","text":"UseStatement"}],"languages":["swift"],"platforms":["Linux"]}],"kind":"declarations"}],"references":{"doc://Utilities/documentation/Utilities/VHDLParsing/UseStatement/numericStd":{"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"numericStd"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12UseStatementV","kind":"typeIdentifier","text":"UseStatement"}],"role":"symbol","title":"numericStd","abstract":[{"type":"text","text":"Include "},{"code":"numeric_std.all","type":"codeVoice"},{"type":"text","text":"."}],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/usestatement\/numericstd","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/UseStatement\/numericStd","kind":"symbol"},"doc://Utilities/documentation/Utilities/VHDLParsing/UseStatement/stdLogic1164":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/UseStatement\/stdLogic1164","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"stdLogic1164"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"UseStatement","preciseIdentifier":"s:11VHDLParsing12UseStatementV"}],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/usestatement\/stdlogic1164","kind":"symbol","role":"symbol","abstract":[{"type":"text","text":"The "},{"type":"codeVoice","code":"std_logic_1164.all"},{"type":"text","text":" include."}],"title":"stdLogic1164"},"doc://Utilities/documentation/Utilities/VHDLParsing/UseStatement/primitiveTypes":{"fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"primitiveTypes"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12UseStatementV","kind":"typeIdentifier","text":"UseStatement"}],"role":"symbol","title":"primitiveTypes","abstract":[{"type":"text","text":"Include "},{"type":"codeVoice","code":"PrimitiveTypes"},{"type":"text","text":"."}],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing\/usestatement\/primitivetypes","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/UseStatement\/primitiveTypes","kind":"symbol"},"doc://Utilities/documentation/Utilities":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities","kind":"symbol","title":"Utilities","abstract":[],"type":"topic","url":"\/documentation\/utilities","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLParsing":{"identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing","kind":"symbol","title":"VHDLParsing","abstract":[],"type":"topic","url":"\/documentation\/utilities\/vhdlparsing","role":"collection"},"doc://Utilities/documentation/Utilities/VHDLParsing/UseStatement":{"url":"\/documentation\/utilities\/vhdlparsing\/usestatement","identifier":"doc:\/\/Utilities\/documentation\/Utilities\/VHDLParsing\/UseStatement","role":"symbol","type":"topic","fragments":[{"kind":"keyword","text":"extension"},{"kind":"text","text":" "},{"preciseIdentifier":"s:11VHDLParsing12UseStatementV","kind":"identifier","text":"UseStatement"}],"navigatorTitle":[{"kind":"identifier","text":"UseStatement"}],"abstract":[{"type":"text","text":"Add common includes."}],"title":"UseStatement","kind":"symbol"}}}