// Seed: 1634937167
module module_0 (
    output tri0 id_0
);
  assign id_0 = -1;
endmodule
module module_1 (
    input supply1 id_0
    , id_5,
    input wand id_1,
    input uwire id_2,
    output wand id_3
);
  assign id_5 = id_1;
  final begin : LABEL_0
    if (-1)
      if ({1'h0 != 1, -1, 1, -1 + 1, 1}) begin : LABEL_1
        begin : LABEL_2
          if (1) id_5 = id_0 | 'b0 * -1;
        end
        id_5 <= 1 >= -1;
      end
  end
  uwire id_6 = !id_2 * -1 && -1;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
endmodule
