<stg><name>nondf_kernel_heat_x0</name>


<trans_list>

<trans id="772" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="7" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="9" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="78" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="79" to="151">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="80" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="81" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="81" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="82" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="82" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="150" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="151" to="152">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="152" to="153">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="152" to="151">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="155" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="156" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="512" op_0_bw="64">
<![CDATA[
:0 %A_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="A_V"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="512" op_0_bw="64">
<![CDATA[
:1 %B_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="B_V"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln29 = br void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %k = phi i6 %add_ln29, void, i6 0, void

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln29 = add i6 %k, i6 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="15" op_0_bw="6">
<![CDATA[
:2 %zext_ln29 = zext i6 %k

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %icmp_ln29 = icmp_eq  i6 %k, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln29 = br i1 %icmp_ln29, void %.split28, void %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split28:0 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_789

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
.split28:1 %br_ln30 = br void

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0 %br_ln37 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %i = phi i6 %add_ln30, void, i6 0, void %.split28

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln30 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="6">
<![CDATA[
:2 %trunc_ln32 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:3 %tmp_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln32, i5 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln30 = icmp_eq  i6 %i, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln30 = br i1 %icmp_ln30, void %.split26, void

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split26:0 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_745

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="6">
<![CDATA[
.split26:1 %empty = trunc i6 %i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split26:2 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
.split26:3 %br_ln31 = br void

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %j = phi i6 %add_ln31, void %.split24, i6 0, void %.split26

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln31 = add i6 %j, i6 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="6">
<![CDATA[
:2 %zext_ln32_1 = zext i6 %j

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3 %add_ln32_1 = add i10 %tmp_cast, i10 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:4 %tmp_27_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln32_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5 %add_ln32_2 = add i15 %tmp_27_cast, i15 %zext_ln29

]]></Node>
<StgValue><ssdm name="add_ln32_2"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="15">
<![CDATA[
:6 %zext_ln32_2 = zext i15 %add_ln32_2

]]></Node>
<StgValue><ssdm name="zext_ln32_2"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %A_V_addr = getelementptr i512 %A_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="A_V_addr"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %B_V_addr = getelementptr i512 %B_V, i64 0, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="B_V_addr"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="6">
<![CDATA[
:9 %zext_ln31 = zext i6 %j

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:10 %icmp_ln31 = icmp_eq  i6 %j, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:11 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %br_ln31 = br i1 %icmp_ln31, void %.split24, void

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split24:1 %add_ln32 = add i10 %tmp_s, i10 %zext_ln31

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="10">
<![CDATA[
.split24:2 %zext_ln32 = zext i10 %add_ln32

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:3 %xout_addr = getelementptr i512 %xout, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="xout_addr"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="512" op_0_bw="10">
<![CDATA[
.split24:4 %xout_load = load i10 %xout_addr

]]></Node>
<StgValue><ssdm name="xout_load"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="198" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="512" op_0_bw="10">
<![CDATA[
.split24:4 %xout_load = load i10 %xout_addr

]]></Node>
<StgValue><ssdm name="xout_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:0 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_902

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="512" op_1_bw="15">
<![CDATA[
.split24:5 %store_ln32 = store i512 %xout_load, i15 %A_V_addr

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="512" op_1_bw="15">
<![CDATA[
.split24:6 %store_ln33 = store i512 %xout_load, i15 %B_V_addr

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.split24:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader4:0 %t = phi i4 %t_5, void, i4 0, void %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader4:1 %t_5 = add i4 %t, i4 1

]]></Node>
<StgValue><ssdm name="t_5"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader4:2 %icmp_ln37 = icmp_eq  i4 %t, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4 %br_ln37 = br i1 %icmp_ln37, void %.split22, void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:0 %specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_734

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
.split22:1 %br_ln38 = br void

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0 %br_ln46 = br void %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %i_4 = phi i5 %indvars_iv_next73, void, i5 1, void %.split22

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %icmp_ln38 = icmp_eq  i5 %i_4, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln38 = br i1 %icmp_ln38, void %.split20, void

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split20:0 %indvars_iv_next73 = add i5 %i_4, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next73"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:1 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_824

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split20:2 %empty_2984 = add i5 %i_4, i5 31

]]></Node>
<StgValue><ssdm name="empty_2984"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.split20:3 %br_ln39 = br void

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="220" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %j_4 = phi i5 %indvars_iv_next69, void, i5 1, void %.split20

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %icmp_ln39 = icmp_eq  i5 %j_4, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln39 = br i1 %icmp_ln39, void %.split18, void

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split18:0 %indvars_iv_next69 = add i5 %j_4, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next69"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:1 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_741

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split18:2 %empty_2985 = add i5 %j_4, i5 31

]]></Node>
<StgValue><ssdm name="empty_2985"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
.split18:3 %br_ln40 = br void

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %k_3 = phi i5 %add_ln41, void %.split16_ifconv, i5 1, void %.split18

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
:1 %tmp_20 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_4, i5 %j_4, i5 %k_3

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="15">
<![CDATA[
:2 %zext_ln534 = zext i15 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln534"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %A_V_addr_11 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="A_V_addr_11"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
:4 %tmp_21 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %indvars_iv_next73, i5 %j_4, i5 %k_3

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="15">
<![CDATA[
:5 %zext_ln534_13 = zext i15 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln534_13"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %A_V_addr_12 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_13

]]></Node>
<StgValue><ssdm name="A_V_addr_12"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
:7 %tmp_22 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %empty_2984, i5 %j_4, i5 %k_3

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="15">
<![CDATA[
:8 %zext_ln534_14 = zext i15 %tmp_22

]]></Node>
<StgValue><ssdm name="zext_ln534_14"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %A_V_addr_13 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_14

]]></Node>
<StgValue><ssdm name="A_V_addr_13"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
:10 %tmp_23 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_4, i5 %indvars_iv_next69, i5 %k_3

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="15">
<![CDATA[
:11 %zext_ln534_15 = zext i15 %tmp_23

]]></Node>
<StgValue><ssdm name="zext_ln534_15"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %A_V_addr_14 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_15

]]></Node>
<StgValue><ssdm name="A_V_addr_14"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
:13 %tmp_24 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_4, i5 %empty_2985, i5 %k_3

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="15">
<![CDATA[
:14 %zext_ln534_16 = zext i15 %tmp_24

]]></Node>
<StgValue><ssdm name="zext_ln534_16"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %A_V_addr_15 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_16

]]></Node>
<StgValue><ssdm name="A_V_addr_15"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %B_V_addr_18 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="B_V_addr_18"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:17 %icmp_ln40 = icmp_eq  i5 %k_3, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:18 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:19 %br_ln40 = br i1 %icmp_ln40, void %.split16_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="512" op_0_bw="15">
<![CDATA[
.split16_ifconv:2 %A_V_load_8 = load i15 %A_V_addr_11

]]></Node>
<StgValue><ssdm name="A_V_load_8"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="251" st_id="11" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="512" op_0_bw="15">
<![CDATA[
.split16_ifconv:2 %A_V_load_8 = load i15 %A_V_addr_11

]]></Node>
<StgValue><ssdm name="A_V_load_8"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="252" st_id="12" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="512" op_0_bw="15">
<![CDATA[
.split16_ifconv:2 %A_V_load_8 = load i15 %A_V_addr_11

]]></Node>
<StgValue><ssdm name="A_V_load_8"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="512">
<![CDATA[
.split16_ifconv:3 %op2 = trunc i512 %A_V_load_8

]]></Node>
<StgValue><ssdm name="op2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="254" st_id="13" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:4 %conv_i = uitodp i64 %op2

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="255" st_id="14" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:4 %conv_i = uitodp i64 %op2

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="256" st_id="15" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:4 %conv_i = uitodp i64 %op2

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="257" st_id="16" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:4 %conv_i = uitodp i64 %op2

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="258" st_id="17" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:4 %conv_i = uitodp i64 %op2

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="259" st_id="18" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:5 %i_op_assign = dmul i64 %conv_i, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="512" op_0_bw="15">
<![CDATA[
.split16_ifconv:6 %A_V_load_9 = load i15 %A_V_addr_12

]]></Node>
<StgValue><ssdm name="A_V_load_9"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="512" op_0_bw="15">
<![CDATA[
.split16_ifconv:15 %A_V_load_11 = load i15 %A_V_addr_14

]]></Node>
<StgValue><ssdm name="A_V_load_11"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="262" st_id="19" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:5 %i_op_assign = dmul i64 %conv_i, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="512" op_0_bw="15">
<![CDATA[
.split16_ifconv:6 %A_V_load_9 = load i15 %A_V_addr_12

]]></Node>
<StgValue><ssdm name="A_V_load_9"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="512" op_0_bw="15">
<![CDATA[
.split16_ifconv:15 %A_V_load_11 = load i15 %A_V_addr_14

]]></Node>
<StgValue><ssdm name="A_V_load_11"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="265" st_id="20" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:5 %i_op_assign = dmul i64 %conv_i, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="512" op_0_bw="15">
<![CDATA[
.split16_ifconv:6 %A_V_load_9 = load i15 %A_V_addr_12

]]></Node>
<StgValue><ssdm name="A_V_load_9"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="512">
<![CDATA[
.split16_ifconv:7 %op2_14 = trunc i512 %A_V_load_9

]]></Node>
<StgValue><ssdm name="op2_14"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="512" op_0_bw="15">
<![CDATA[
.split16_ifconv:15 %A_V_load_11 = load i15 %A_V_addr_14

]]></Node>
<StgValue><ssdm name="A_V_load_11"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="512">
<![CDATA[
.split16_ifconv:16 %op2_16 = trunc i512 %A_V_load_11

]]></Node>
<StgValue><ssdm name="op2_16"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="270" st_id="21" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:5 %i_op_assign = dmul i64 %conv_i, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="271" st_id="21" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:8 %conv_i14 = uitodp i64 %op2_14

]]></Node>
<StgValue><ssdm name="conv_i14"/></StgValue>
</operation>

<operation id="272" st_id="21" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:17 %conv_i16 = uitodp i64 %op2_16

]]></Node>
<StgValue><ssdm name="conv_i16"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="273" st_id="22" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:5 %i_op_assign = dmul i64 %conv_i, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="274" st_id="22" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:8 %conv_i14 = uitodp i64 %op2_14

]]></Node>
<StgValue><ssdm name="conv_i14"/></StgValue>
</operation>

<operation id="275" st_id="22" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:17 %conv_i16 = uitodp i64 %op2_16

]]></Node>
<StgValue><ssdm name="conv_i16"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="276" st_id="23" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:5 %i_op_assign = dmul i64 %conv_i, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="277" st_id="23" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:8 %conv_i14 = uitodp i64 %op2_14

]]></Node>
<StgValue><ssdm name="conv_i14"/></StgValue>
</operation>

<operation id="278" st_id="23" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:17 %conv_i16 = uitodp i64 %op2_16

]]></Node>
<StgValue><ssdm name="conv_i16"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="279" st_id="24" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:5 %i_op_assign = dmul i64 %conv_i, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="280" st_id="24" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:8 %conv_i14 = uitodp i64 %op2_14

]]></Node>
<StgValue><ssdm name="conv_i14"/></StgValue>
</operation>

<operation id="281" st_id="24" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:17 %conv_i16 = uitodp i64 %op2_16

]]></Node>
<StgValue><ssdm name="conv_i16"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="282" st_id="25" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:5 %i_op_assign = dmul i64 %conv_i, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="283" st_id="25" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:8 %conv_i14 = uitodp i64 %op2_14

]]></Node>
<StgValue><ssdm name="conv_i14"/></StgValue>
</operation>

<operation id="284" st_id="25" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="512" op_0_bw="15">
<![CDATA[
.split16_ifconv:10 %A_V_load_10 = load i15 %A_V_addr_13

]]></Node>
<StgValue><ssdm name="A_V_load_10"/></StgValue>
</operation>

<operation id="285" st_id="25" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:17 %conv_i16 = uitodp i64 %op2_16

]]></Node>
<StgValue><ssdm name="conv_i16"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="286" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split16_ifconv:0 %add_ln41 = add i5 %k_3, i5 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="287" st_id="26" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:9 %i_op_assign_s = dsub i64 %conv_i14, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_s"/></StgValue>
</operation>

<operation id="288" st_id="26" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="512" op_0_bw="15">
<![CDATA[
.split16_ifconv:10 %A_V_load_10 = load i15 %A_V_addr_13

]]></Node>
<StgValue><ssdm name="A_V_load_10"/></StgValue>
</operation>

<operation id="289" st_id="26" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:18 %i_op_assign_1 = dsub i64 %conv_i16, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="290" st_id="26" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="512" op_0_bw="15">
<![CDATA[
.split16_ifconv:19 %A_V_load_12 = load i15 %A_V_addr_15

]]></Node>
<StgValue><ssdm name="A_V_load_12"/></StgValue>
</operation>

<operation id="291" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
.split16_ifconv:25 %tmp_25 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_4, i5 %j_4, i5 %add_ln41

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="292" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="15">
<![CDATA[
.split16_ifconv:26 %zext_ln534_17 = zext i15 %tmp_25

]]></Node>
<StgValue><ssdm name="zext_ln534_17"/></StgValue>
</operation>

<operation id="293" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16_ifconv:27 %A_V_addr_16 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_17

]]></Node>
<StgValue><ssdm name="A_V_addr_16"/></StgValue>
</operation>

<operation id="294" st_id="26" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="512" op_0_bw="15">
<![CDATA[
.split16_ifconv:28 %A_V_load_13 = load i15 %A_V_addr_16

]]></Node>
<StgValue><ssdm name="A_V_load_13"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="295" st_id="27" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:9 %i_op_assign_s = dsub i64 %conv_i14, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_s"/></StgValue>
</operation>

<operation id="296" st_id="27" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="512" op_0_bw="15">
<![CDATA[
.split16_ifconv:10 %A_V_load_10 = load i15 %A_V_addr_13

]]></Node>
<StgValue><ssdm name="A_V_load_10"/></StgValue>
</operation>

<operation id="297" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="512">
<![CDATA[
.split16_ifconv:11 %op2_15 = trunc i512 %A_V_load_10

]]></Node>
<StgValue><ssdm name="op2_15"/></StgValue>
</operation>

<operation id="298" st_id="27" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:18 %i_op_assign_1 = dsub i64 %conv_i16, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="299" st_id="27" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="512" op_0_bw="15">
<![CDATA[
.split16_ifconv:19 %A_V_load_12 = load i15 %A_V_addr_15

]]></Node>
<StgValue><ssdm name="A_V_load_12"/></StgValue>
</operation>

<operation id="300" st_id="27" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="512" op_0_bw="15">
<![CDATA[
.split16_ifconv:28 %A_V_load_13 = load i15 %A_V_addr_16

]]></Node>
<StgValue><ssdm name="A_V_load_13"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="301" st_id="28" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:9 %i_op_assign_s = dsub i64 %conv_i14, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_s"/></StgValue>
</operation>

<operation id="302" st_id="28" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:18 %i_op_assign_1 = dsub i64 %conv_i16, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="303" st_id="28" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="512" op_0_bw="15">
<![CDATA[
.split16_ifconv:19 %A_V_load_12 = load i15 %A_V_addr_15

]]></Node>
<StgValue><ssdm name="A_V_load_12"/></StgValue>
</operation>

<operation id="304" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="512">
<![CDATA[
.split16_ifconv:20 %op2_17 = trunc i512 %A_V_load_12

]]></Node>
<StgValue><ssdm name="op2_17"/></StgValue>
</operation>

<operation id="305" st_id="28" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="512" op_0_bw="15">
<![CDATA[
.split16_ifconv:28 %A_V_load_13 = load i15 %A_V_addr_16

]]></Node>
<StgValue><ssdm name="A_V_load_13"/></StgValue>
</operation>

<operation id="306" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="512">
<![CDATA[
.split16_ifconv:29 %op2_18 = trunc i512 %A_V_load_13

]]></Node>
<StgValue><ssdm name="op2_18"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="307" st_id="29" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:9 %i_op_assign_s = dsub i64 %conv_i14, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_s"/></StgValue>
</operation>

<operation id="308" st_id="29" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:12 %conv_i15 = uitodp i64 %op2_15

]]></Node>
<StgValue><ssdm name="conv_i15"/></StgValue>
</operation>

<operation id="309" st_id="29" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:18 %i_op_assign_1 = dsub i64 %conv_i16, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="310" st_id="29" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:21 %conv_i17 = uitodp i64 %op2_17

]]></Node>
<StgValue><ssdm name="conv_i17"/></StgValue>
</operation>

<operation id="311" st_id="29" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:30 %conv_i18 = uitodp i64 %op2_18

]]></Node>
<StgValue><ssdm name="conv_i18"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="312" st_id="30" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:9 %i_op_assign_s = dsub i64 %conv_i14, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_s"/></StgValue>
</operation>

<operation id="313" st_id="30" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:12 %conv_i15 = uitodp i64 %op2_15

]]></Node>
<StgValue><ssdm name="conv_i15"/></StgValue>
</operation>

<operation id="314" st_id="30" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:18 %i_op_assign_1 = dsub i64 %conv_i16, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="315" st_id="30" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:21 %conv_i17 = uitodp i64 %op2_17

]]></Node>
<StgValue><ssdm name="conv_i17"/></StgValue>
</operation>

<operation id="316" st_id="30" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:30 %conv_i18 = uitodp i64 %op2_18

]]></Node>
<StgValue><ssdm name="conv_i18"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="317" st_id="31" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:9 %i_op_assign_s = dsub i64 %conv_i14, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_s"/></StgValue>
</operation>

<operation id="318" st_id="31" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:12 %conv_i15 = uitodp i64 %op2_15

]]></Node>
<StgValue><ssdm name="conv_i15"/></StgValue>
</operation>

<operation id="319" st_id="31" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:18 %i_op_assign_1 = dsub i64 %conv_i16, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="320" st_id="31" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:21 %conv_i17 = uitodp i64 %op2_17

]]></Node>
<StgValue><ssdm name="conv_i17"/></StgValue>
</operation>

<operation id="321" st_id="31" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:30 %conv_i18 = uitodp i64 %op2_18

]]></Node>
<StgValue><ssdm name="conv_i18"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="322" st_id="32" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:9 %i_op_assign_s = dsub i64 %conv_i14, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_s"/></StgValue>
</operation>

<operation id="323" st_id="32" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:12 %conv_i15 = uitodp i64 %op2_15

]]></Node>
<StgValue><ssdm name="conv_i15"/></StgValue>
</operation>

<operation id="324" st_id="32" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:18 %i_op_assign_1 = dsub i64 %conv_i16, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="325" st_id="32" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:21 %conv_i17 = uitodp i64 %op2_17

]]></Node>
<StgValue><ssdm name="conv_i17"/></StgValue>
</operation>

<operation id="326" st_id="32" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:30 %conv_i18 = uitodp i64 %op2_18

]]></Node>
<StgValue><ssdm name="conv_i18"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="327" st_id="33" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:9 %i_op_assign_s = dsub i64 %conv_i14, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_s"/></StgValue>
</operation>

<operation id="328" st_id="33" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:12 %conv_i15 = uitodp i64 %op2_15

]]></Node>
<StgValue><ssdm name="conv_i15"/></StgValue>
</operation>

<operation id="329" st_id="33" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:18 %i_op_assign_1 = dsub i64 %conv_i16, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="330" st_id="33" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:21 %conv_i17 = uitodp i64 %op2_17

]]></Node>
<StgValue><ssdm name="conv_i17"/></StgValue>
</operation>

<operation id="331" st_id="33" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:30 %conv_i18 = uitodp i64 %op2_18

]]></Node>
<StgValue><ssdm name="conv_i18"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="332" st_id="34" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:13 %add_i = dadd i64 %i_op_assign_s, i64 %conv_i15

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="333" st_id="34" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:22 %add_i8 = dadd i64 %i_op_assign_1, i64 %conv_i17

]]></Node>
<StgValue><ssdm name="add_i8"/></StgValue>
</operation>

<operation id="334" st_id="34" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:31 %i_op_assign_2 = dsub i64 %conv_i18, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="335" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split16_ifconv:32 %add_ln41_1 = add i5 %k_3, i5 31

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="336" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
.split16_ifconv:33 %tmp_26 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_4, i5 %j_4, i5 %add_ln41_1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="337" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="15">
<![CDATA[
.split16_ifconv:34 %zext_ln534_18 = zext i15 %tmp_26

]]></Node>
<StgValue><ssdm name="zext_ln534_18"/></StgValue>
</operation>

<operation id="338" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16_ifconv:35 %A_V_addr_17 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_18

]]></Node>
<StgValue><ssdm name="A_V_addr_17"/></StgValue>
</operation>

<operation id="339" st_id="34" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="512" op_0_bw="15">
<![CDATA[
.split16_ifconv:36 %A_V_load_14 = load i15 %A_V_addr_17

]]></Node>
<StgValue><ssdm name="A_V_load_14"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="340" st_id="35" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:13 %add_i = dadd i64 %i_op_assign_s, i64 %conv_i15

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="341" st_id="35" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:22 %add_i8 = dadd i64 %i_op_assign_1, i64 %conv_i17

]]></Node>
<StgValue><ssdm name="add_i8"/></StgValue>
</operation>

<operation id="342" st_id="35" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:31 %i_op_assign_2 = dsub i64 %conv_i18, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="343" st_id="35" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="512" op_0_bw="15">
<![CDATA[
.split16_ifconv:36 %A_V_load_14 = load i15 %A_V_addr_17

]]></Node>
<StgValue><ssdm name="A_V_load_14"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="344" st_id="36" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:13 %add_i = dadd i64 %i_op_assign_s, i64 %conv_i15

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="345" st_id="36" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:22 %add_i8 = dadd i64 %i_op_assign_1, i64 %conv_i17

]]></Node>
<StgValue><ssdm name="add_i8"/></StgValue>
</operation>

<operation id="346" st_id="36" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:31 %i_op_assign_2 = dsub i64 %conv_i18, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="347" st_id="36" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="512" op_0_bw="15">
<![CDATA[
.split16_ifconv:36 %A_V_load_14 = load i15 %A_V_addr_17

]]></Node>
<StgValue><ssdm name="A_V_load_14"/></StgValue>
</operation>

<operation id="348" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="512">
<![CDATA[
.split16_ifconv:37 %op2_19 = trunc i512 %A_V_load_14

]]></Node>
<StgValue><ssdm name="op2_19"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="349" st_id="37" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:13 %add_i = dadd i64 %i_op_assign_s, i64 %conv_i15

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="350" st_id="37" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:22 %add_i8 = dadd i64 %i_op_assign_1, i64 %conv_i17

]]></Node>
<StgValue><ssdm name="add_i8"/></StgValue>
</operation>

<operation id="351" st_id="37" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:31 %i_op_assign_2 = dsub i64 %conv_i18, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="352" st_id="37" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:38 %conv_i19 = uitodp i64 %op2_19

]]></Node>
<StgValue><ssdm name="conv_i19"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="353" st_id="38" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:13 %add_i = dadd i64 %i_op_assign_s, i64 %conv_i15

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="354" st_id="38" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:22 %add_i8 = dadd i64 %i_op_assign_1, i64 %conv_i17

]]></Node>
<StgValue><ssdm name="add_i8"/></StgValue>
</operation>

<operation id="355" st_id="38" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:31 %i_op_assign_2 = dsub i64 %conv_i18, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="356" st_id="38" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:38 %conv_i19 = uitodp i64 %op2_19

]]></Node>
<StgValue><ssdm name="conv_i19"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="357" st_id="39" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:13 %add_i = dadd i64 %i_op_assign_s, i64 %conv_i15

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="358" st_id="39" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:22 %add_i8 = dadd i64 %i_op_assign_1, i64 %conv_i17

]]></Node>
<StgValue><ssdm name="add_i8"/></StgValue>
</operation>

<operation id="359" st_id="39" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:31 %i_op_assign_2 = dsub i64 %conv_i18, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="360" st_id="39" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:38 %conv_i19 = uitodp i64 %op2_19

]]></Node>
<StgValue><ssdm name="conv_i19"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="361" st_id="40" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:13 %add_i = dadd i64 %i_op_assign_s, i64 %conv_i15

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="362" st_id="40" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:22 %add_i8 = dadd i64 %i_op_assign_1, i64 %conv_i17

]]></Node>
<StgValue><ssdm name="add_i8"/></StgValue>
</operation>

<operation id="363" st_id="40" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:31 %i_op_assign_2 = dsub i64 %conv_i18, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="364" st_id="40" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:38 %conv_i19 = uitodp i64 %op2_19

]]></Node>
<StgValue><ssdm name="conv_i19"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="365" st_id="41" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:13 %add_i = dadd i64 %i_op_assign_s, i64 %conv_i15

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="366" st_id="41" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:22 %add_i8 = dadd i64 %i_op_assign_1, i64 %conv_i17

]]></Node>
<StgValue><ssdm name="add_i8"/></StgValue>
</operation>

<operation id="367" st_id="41" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:31 %i_op_assign_2 = dsub i64 %conv_i18, i64 %i_op_assign

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="368" st_id="41" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:38 %conv_i19 = uitodp i64 %op2_19

]]></Node>
<StgValue><ssdm name="conv_i19"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="369" st_id="42" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:14 %mul = dmul i64 %add_i, i64 0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="370" st_id="42" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:23 %mul6 = dmul i64 %add_i8, i64 0.125

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="371" st_id="42" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:39 %add_i9 = dadd i64 %i_op_assign_2, i64 %conv_i19

]]></Node>
<StgValue><ssdm name="add_i9"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="372" st_id="43" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:14 %mul = dmul i64 %add_i, i64 0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="373" st_id="43" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:23 %mul6 = dmul i64 %add_i8, i64 0.125

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="374" st_id="43" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:39 %add_i9 = dadd i64 %i_op_assign_2, i64 %conv_i19

]]></Node>
<StgValue><ssdm name="add_i9"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="375" st_id="44" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:14 %mul = dmul i64 %add_i, i64 0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="376" st_id="44" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:23 %mul6 = dmul i64 %add_i8, i64 0.125

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="377" st_id="44" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:39 %add_i9 = dadd i64 %i_op_assign_2, i64 %conv_i19

]]></Node>
<StgValue><ssdm name="add_i9"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="378" st_id="45" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:14 %mul = dmul i64 %add_i, i64 0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="379" st_id="45" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:23 %mul6 = dmul i64 %add_i8, i64 0.125

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="380" st_id="45" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:39 %add_i9 = dadd i64 %i_op_assign_2, i64 %conv_i19

]]></Node>
<StgValue><ssdm name="add_i9"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="381" st_id="46" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:14 %mul = dmul i64 %add_i, i64 0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="382" st_id="46" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:23 %mul6 = dmul i64 %add_i8, i64 0.125

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="383" st_id="46" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:39 %add_i9 = dadd i64 %i_op_assign_2, i64 %conv_i19

]]></Node>
<StgValue><ssdm name="add_i9"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="384" st_id="47" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:14 %mul = dmul i64 %add_i, i64 0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="385" st_id="47" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:23 %mul6 = dmul i64 %add_i8, i64 0.125

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="386" st_id="47" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:39 %add_i9 = dadd i64 %i_op_assign_2, i64 %conv_i19

]]></Node>
<StgValue><ssdm name="add_i9"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="387" st_id="48" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:14 %mul = dmul i64 %add_i, i64 0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="388" st_id="48" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:23 %mul6 = dmul i64 %add_i8, i64 0.125

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="389" st_id="48" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:39 %add_i9 = dadd i64 %i_op_assign_2, i64 %conv_i19

]]></Node>
<StgValue><ssdm name="add_i9"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="390" st_id="49" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:14 %mul = dmul i64 %add_i, i64 0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="391" st_id="49" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:23 %mul6 = dmul i64 %add_i8, i64 0.125

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="392" st_id="49" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:39 %add_i9 = dadd i64 %i_op_assign_2, i64 %conv_i19

]]></Node>
<StgValue><ssdm name="add_i9"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="393" st_id="50" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:24 %add = dadd i64 %mul, i64 %mul6

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="394" st_id="50" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:40 %mul7 = dmul i64 %add_i9, i64 0.125

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="395" st_id="51" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:24 %add = dadd i64 %mul, i64 %mul6

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="396" st_id="51" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:40 %mul7 = dmul i64 %add_i9, i64 0.125

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="397" st_id="52" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:24 %add = dadd i64 %mul, i64 %mul6

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="398" st_id="52" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:40 %mul7 = dmul i64 %add_i9, i64 0.125

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="399" st_id="53" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:24 %add = dadd i64 %mul, i64 %mul6

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="400" st_id="53" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:40 %mul7 = dmul i64 %add_i9, i64 0.125

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="401" st_id="54" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:24 %add = dadd i64 %mul, i64 %mul6

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="402" st_id="54" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:40 %mul7 = dmul i64 %add_i9, i64 0.125

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="403" st_id="55" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:24 %add = dadd i64 %mul, i64 %mul6

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="404" st_id="55" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:40 %mul7 = dmul i64 %add_i9, i64 0.125

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="405" st_id="56" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:24 %add = dadd i64 %mul, i64 %mul6

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="406" st_id="56" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:40 %mul7 = dmul i64 %add_i9, i64 0.125

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="407" st_id="57" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:24 %add = dadd i64 %mul, i64 %mul6

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="408" st_id="57" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:40 %mul7 = dmul i64 %add_i9, i64 0.125

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="409" st_id="58" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:41 %i_op_assign_3 = dadd i64 %add, i64 %mul7

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="410" st_id="59" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:41 %i_op_assign_3 = dadd i64 %add, i64 %mul7

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="411" st_id="60" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:41 %i_op_assign_3 = dadd i64 %add, i64 %mul7

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="412" st_id="61" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:41 %i_op_assign_3 = dadd i64 %add, i64 %mul7

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="413" st_id="62" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:41 %i_op_assign_3 = dadd i64 %add, i64 %mul7

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="414" st_id="63" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:41 %i_op_assign_3 = dadd i64 %add, i64 %mul7

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="415" st_id="64" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:41 %i_op_assign_3 = dadd i64 %add, i64 %mul7

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="416" st_id="65" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:41 %i_op_assign_3 = dadd i64 %add, i64 %mul7

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="417" st_id="66" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:42 %val = dadd i64 %i_op_assign_3, i64 %conv_i

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="418" st_id="67" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:42 %val = dadd i64 %i_op_assign_3, i64 %conv_i

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="419" st_id="68" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:42 %val = dadd i64 %i_op_assign_3, i64 %conv_i

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="420" st_id="69" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:42 %val = dadd i64 %i_op_assign_3, i64 %conv_i

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="421" st_id="70" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:42 %val = dadd i64 %i_op_assign_3, i64 %conv_i

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="422" st_id="71" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:42 %val = dadd i64 %i_op_assign_3, i64 %conv_i

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="423" st_id="72" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:42 %val = dadd i64 %i_op_assign_3, i64 %conv_i

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="424" st_id="73" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16_ifconv:42 %val = dadd i64 %i_op_assign_3, i64 %conv_i

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="425" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64">
<![CDATA[
.split16_ifconv:43 %reg = bitcast i64 %val

]]></Node>
<StgValue><ssdm name="reg"/></StgValue>
</operation>

<operation id="426" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="63" op_0_bw="64">
<![CDATA[
.split16_ifconv:44 %trunc_ln306 = trunc i64 %reg

]]></Node>
<StgValue><ssdm name="trunc_ln306"/></StgValue>
</operation>

<operation id="427" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split16_ifconv:45 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="428" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split16_ifconv:46 %exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp"/></StgValue>
</operation>

<operation id="429" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="11">
<![CDATA[
.split16_ifconv:47 %zext_ln311 = zext i11 %exp

]]></Node>
<StgValue><ssdm name="zext_ln311"/></StgValue>
</operation>

<operation id="430" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="52" op_0_bw="64">
<![CDATA[
.split16_ifconv:48 %trunc_ln315 = trunc i64 %reg

]]></Node>
<StgValue><ssdm name="trunc_ln315"/></StgValue>
</operation>

<operation id="431" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.split16_ifconv:49 %p_Result_4 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="432" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split16_ifconv:50 %icmp_ln323 = icmp_eq  i63 %trunc_ln306, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln323"/></StgValue>
</operation>

<operation id="433" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split16_ifconv:51 %sh_amt = sub i12 1075, i12 %zext_ln311

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="434" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="12">
<![CDATA[
.split16_ifconv:52 %trunc_ln326 = trunc i12 %sh_amt

]]></Node>
<StgValue><ssdm name="trunc_ln326"/></StgValue>
</operation>

<operation id="435" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split16_ifconv:53 %icmp_ln327 = icmp_eq  i11 %exp, i11 1075

]]></Node>
<StgValue><ssdm name="icmp_ln327"/></StgValue>
</operation>

<operation id="436" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split16_ifconv:55 %icmp_ln329 = icmp_sgt  i12 %sh_amt, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln329"/></StgValue>
</operation>

<operation id="437" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split16_ifconv:56 %icmp_ln330 = icmp_slt  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln330"/></StgValue>
</operation>

<operation id="438" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split16_ifconv:64 %xor_ln323 = xor i1 %icmp_ln323, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln323"/></StgValue>
</operation>

<operation id="439" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split16_ifconv:65 %and_ln327 = and i1 %icmp_ln327, i1 %xor_ln323

]]></Node>
<StgValue><ssdm name="and_ln327"/></StgValue>
</operation>

<operation id="440" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="53" op_0_bw="1" op_1_bw="53" op_2_bw="53">
<![CDATA[
.split16_ifconv:66 %select_ln327 = select i1 %and_ln327, i53 %p_Result_4, i53 0

]]></Node>
<StgValue><ssdm name="select_ln327"/></StgValue>
</operation>

<operation id="441" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split16_ifconv:67 %or_ln327 = or i1 %icmp_ln323, i1 %icmp_ln327

]]></Node>
<StgValue><ssdm name="or_ln327"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="442" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="512" op_0_bw="53">
<![CDATA[
.split16_ifconv:54 %zext_ln328 = zext i53 %p_Result_4

]]></Node>
<StgValue><ssdm name="zext_ln328"/></StgValue>
</operation>

<operation id="443" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split16_ifconv:57 %sh_amt_4 = sub i10 0, i10 %trunc_ln326

]]></Node>
<StgValue><ssdm name="sh_amt_4"/></StgValue>
</operation>

<operation id="444" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
.split16_ifconv:58 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sh_amt_4, i32 9

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="445" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="12">
<![CDATA[
.split16_ifconv:59 %trunc_ln331 = trunc i12 %sh_amt

]]></Node>
<StgValue><ssdm name="trunc_ln331"/></StgValue>
</operation>

<operation id="446" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="53" op_0_bw="6">
<![CDATA[
.split16_ifconv:60 %trunc_ln331cast = zext i6 %trunc_ln331

]]></Node>
<StgValue><ssdm name="trunc_ln331cast"/></StgValue>
</operation>

<operation id="447" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split16_ifconv:61 %lshr_ln331 = lshr i53 %p_Result_4, i53 %trunc_ln331cast

]]></Node>
<StgValue><ssdm name="lshr_ln331"/></StgValue>
</operation>

<operation id="448" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="512" op_0_bw="10">
<![CDATA[
.split16_ifconv:62 %zext_ln339 = zext i10 %sh_amt_4

]]></Node>
<StgValue><ssdm name="zext_ln339"/></StgValue>
</operation>

<operation id="449" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split16_ifconv:63 %shl_ln339 = shl i512 %zext_ln328, i512 %zext_ln339

]]></Node>
<StgValue><ssdm name="shl_ln339"/></StgValue>
</operation>

<operation id="450" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split16_ifconv:68 %xor_ln327 = xor i1 %or_ln327, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln327"/></StgValue>
</operation>

<operation id="451" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split16_ifconv:69 %and_ln329 = and i1 %icmp_ln329, i1 %xor_ln327

]]></Node>
<StgValue><ssdm name="and_ln329"/></StgValue>
</operation>

<operation id="452" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split16_ifconv:70 %and_ln330 = and i1 %and_ln329, i1 %icmp_ln330

]]></Node>
<StgValue><ssdm name="and_ln330"/></StgValue>
</operation>

<operation id="453" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="53" op_0_bw="1" op_1_bw="53" op_2_bw="53">
<![CDATA[
.split16_ifconv:71 %select_ln330 = select i1 %and_ln330, i53 %lshr_ln331, i53 %select_ln327

]]></Node>
<StgValue><ssdm name="select_ln330"/></StgValue>
</operation>

<operation id="454" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="512" op_0_bw="53">
<![CDATA[
.split16_ifconv:72 %zext_ln329 = zext i53 %select_ln330

]]></Node>
<StgValue><ssdm name="zext_ln329"/></StgValue>
</operation>

<operation id="455" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split16_ifconv:73 %or_ln329 = or i1 %or_ln327, i1 %icmp_ln329

]]></Node>
<StgValue><ssdm name="or_ln329"/></StgValue>
</operation>

<operation id="456" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split16_ifconv:74 %or_ln337 = or i1 %tmp_28, i1 %or_ln329

]]></Node>
<StgValue><ssdm name="or_ln337"/></StgValue>
</operation>

<operation id="457" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split16_ifconv:75 %select_ln337 = select i1 %or_ln337, i512 %zext_ln329, i512 %shl_ln339

]]></Node>
<StgValue><ssdm name="select_ln337"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="458" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split16_ifconv:76 %xor_ln330 = xor i1 %icmp_ln330, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln330"/></StgValue>
</operation>

<operation id="459" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split16_ifconv:77 %and_ln330_4 = and i1 %and_ln329, i1 %xor_ln330

]]></Node>
<StgValue><ssdm name="and_ln330_4"/></StgValue>
</operation>

<operation id="460" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split16_ifconv:78 %or_ln330 = or i1 %and_ln330_4, i1 %icmp_ln323

]]></Node>
<StgValue><ssdm name="or_ln330"/></StgValue>
</operation>

<operation id="461" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split16_ifconv:79 %select_ln330_4 = select i1 %or_ln330, i512 0, i512 %select_ln337

]]></Node>
<StgValue><ssdm name="select_ln330_4"/></StgValue>
</operation>

<operation id="462" st_id="76" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split16_ifconv:80 %sub_ln455 = sub i512 0, i512 %select_ln330_4

]]></Node>
<StgValue><ssdm name="sub_ln455"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="463" st_id="77" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split16_ifconv:80 %sub_ln455 = sub i512 0, i512 %select_ln330_4

]]></Node>
<StgValue><ssdm name="sub_ln455"/></StgValue>
</operation>

<operation id="464" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split16_ifconv:81 %select_ln345 = select i1 %p_Result_s, i512 %sub_ln455, i512 %select_ln330_4

]]></Node>
<StgValue><ssdm name="select_ln345"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="465" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16_ifconv:1 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_815

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="466" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="512" op_1_bw="15">
<![CDATA[
.split16_ifconv:82 %store_ln41 = store i512 %select_ln345, i15 %B_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="467" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
.split16_ifconv:83 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="468" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3:0 %t_4 = phi i4 %t_6, void, i4 0, void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="t_4"/></StgValue>
</operation>

<operation id="469" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:1 %t_6 = add i4 %t_4, i4 1

]]></Node>
<StgValue><ssdm name="t_6"/></StgValue>
</operation>

<operation id="470" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:2 %icmp_ln46 = icmp_eq  i4 %t_4, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="471" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="472" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4 %br_ln46 = br i1 %icmp_ln46, void %.split14, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="473" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:0 %specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_449

]]></Node>
<StgValue><ssdm name="specloopname_ln46"/></StgValue>
</operation>

<operation id="474" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
.split14:1 %br_ln47 = br void

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="475" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln215 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="476" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %i_6 = phi i5 %indvars_iv_next60, void, i5 1, void %.split14

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="477" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %icmp_ln47 = icmp_eq  i5 %i_6, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="478" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="479" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln47 = br i1 %icmp_ln47, void %.split12, void

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="480" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split12:0 %indvars_iv_next60 = add i5 %i_6, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next60"/></StgValue>
</operation>

<operation id="481" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:1 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_813

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="482" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split12:2 %empty_2986 = add i5 %i_6, i5 31

]]></Node>
<StgValue><ssdm name="empty_2986"/></StgValue>
</operation>

<operation id="483" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
.split12:3 %br_ln48 = br void

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="484" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="485" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %j_6 = phi i5 %indvars_iv_next56, void, i5 1, void %.split12

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="486" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %icmp_ln48 = icmp_eq  i5 %j_6, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="487" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="488" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln48 = br i1 %icmp_ln48, void %.split10, void

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="489" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split10:0 %indvars_iv_next56 = add i5 %j_6, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next56"/></StgValue>
</operation>

<operation id="490" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:1 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_812

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="491" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split10:2 %empty_2987 = add i5 %j_6, i5 31

]]></Node>
<StgValue><ssdm name="empty_2987"/></StgValue>
</operation>

<operation id="492" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
.split10:3 %br_ln49 = br void

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="493" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="494" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %k_4 = phi i5 %add_ln50, void %.split8_ifconv, i5 1, void %.split10

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="495" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
:1 %tmp_27 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_6, i5 %j_6, i5 %k_4

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="496" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="15">
<![CDATA[
:2 %zext_ln50 = zext i15 %tmp_27

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="497" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %A_V_addr_18 = getelementptr i512 %A_V, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="A_V_addr_18"/></StgValue>
</operation>

<operation id="498" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %B_V_addr_11 = getelementptr i512 %B_V, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="B_V_addr_11"/></StgValue>
</operation>

<operation id="499" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
:5 %tmp_29 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %indvars_iv_next60, i5 %j_6, i5 %k_4

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="500" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="15">
<![CDATA[
:6 %zext_ln534_19 = zext i15 %tmp_29

]]></Node>
<StgValue><ssdm name="zext_ln534_19"/></StgValue>
</operation>

<operation id="501" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %B_V_addr_12 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_19

]]></Node>
<StgValue><ssdm name="B_V_addr_12"/></StgValue>
</operation>

<operation id="502" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
:8 %tmp_30 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %empty_2986, i5 %j_6, i5 %k_4

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="503" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="15">
<![CDATA[
:9 %zext_ln534_20 = zext i15 %tmp_30

]]></Node>
<StgValue><ssdm name="zext_ln534_20"/></StgValue>
</operation>

<operation id="504" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %B_V_addr_13 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_20

]]></Node>
<StgValue><ssdm name="B_V_addr_13"/></StgValue>
</operation>

<operation id="505" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
:11 %tmp_31 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_6, i5 %indvars_iv_next56, i5 %k_4

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="506" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="15">
<![CDATA[
:12 %zext_ln534_21 = zext i15 %tmp_31

]]></Node>
<StgValue><ssdm name="zext_ln534_21"/></StgValue>
</operation>

<operation id="507" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %B_V_addr_14 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_21

]]></Node>
<StgValue><ssdm name="B_V_addr_14"/></StgValue>
</operation>

<operation id="508" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
:14 %tmp_32 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_6, i5 %empty_2987, i5 %k_4

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="509" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="15">
<![CDATA[
:15 %zext_ln534_22 = zext i15 %tmp_32

]]></Node>
<StgValue><ssdm name="zext_ln534_22"/></StgValue>
</operation>

<operation id="510" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %B_V_addr_15 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_22

]]></Node>
<StgValue><ssdm name="B_V_addr_15"/></StgValue>
</operation>

<operation id="511" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:17 %icmp_ln49 = icmp_eq  i5 %k_4, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="512" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:18 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="513" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:19 %br_ln49 = br i1 %icmp_ln49, void %.split8_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="514" st_id="82" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="512" op_0_bw="15">
<![CDATA[
.split8_ifconv:2 %B_V_load_8 = load i15 %B_V_addr_11

]]></Node>
<StgValue><ssdm name="B_V_load_8"/></StgValue>
</operation>

<operation id="515" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="516" st_id="83" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="512" op_0_bw="15">
<![CDATA[
.split8_ifconv:2 %B_V_load_8 = load i15 %B_V_addr_11

]]></Node>
<StgValue><ssdm name="B_V_load_8"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="517" st_id="84" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="512" op_0_bw="15">
<![CDATA[
.split8_ifconv:2 %B_V_load_8 = load i15 %B_V_addr_11

]]></Node>
<StgValue><ssdm name="B_V_load_8"/></StgValue>
</operation>

<operation id="518" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="512">
<![CDATA[
.split8_ifconv:3 %op2_20 = trunc i512 %B_V_load_8

]]></Node>
<StgValue><ssdm name="op2_20"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="519" st_id="85" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:4 %conv_i20 = uitodp i64 %op2_20

]]></Node>
<StgValue><ssdm name="conv_i20"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="520" st_id="86" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:4 %conv_i20 = uitodp i64 %op2_20

]]></Node>
<StgValue><ssdm name="conv_i20"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="521" st_id="87" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:4 %conv_i20 = uitodp i64 %op2_20

]]></Node>
<StgValue><ssdm name="conv_i20"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="522" st_id="88" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:4 %conv_i20 = uitodp i64 %op2_20

]]></Node>
<StgValue><ssdm name="conv_i20"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="523" st_id="89" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:4 %conv_i20 = uitodp i64 %op2_20

]]></Node>
<StgValue><ssdm name="conv_i20"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="524" st_id="90" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:5 %i_op_assign_4 = dmul i64 %conv_i20, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>

<operation id="525" st_id="90" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="512" op_0_bw="15">
<![CDATA[
.split8_ifconv:6 %B_V_load_9 = load i15 %B_V_addr_12

]]></Node>
<StgValue><ssdm name="B_V_load_9"/></StgValue>
</operation>

<operation id="526" st_id="90" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="512" op_0_bw="15">
<![CDATA[
.split8_ifconv:15 %B_V_load_11 = load i15 %B_V_addr_14

]]></Node>
<StgValue><ssdm name="B_V_load_11"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="527" st_id="91" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:5 %i_op_assign_4 = dmul i64 %conv_i20, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>

<operation id="528" st_id="91" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="512" op_0_bw="15">
<![CDATA[
.split8_ifconv:6 %B_V_load_9 = load i15 %B_V_addr_12

]]></Node>
<StgValue><ssdm name="B_V_load_9"/></StgValue>
</operation>

<operation id="529" st_id="91" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="512" op_0_bw="15">
<![CDATA[
.split8_ifconv:15 %B_V_load_11 = load i15 %B_V_addr_14

]]></Node>
<StgValue><ssdm name="B_V_load_11"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="530" st_id="92" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:5 %i_op_assign_4 = dmul i64 %conv_i20, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>

<operation id="531" st_id="92" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="512" op_0_bw="15">
<![CDATA[
.split8_ifconv:6 %B_V_load_9 = load i15 %B_V_addr_12

]]></Node>
<StgValue><ssdm name="B_V_load_9"/></StgValue>
</operation>

<operation id="532" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="512">
<![CDATA[
.split8_ifconv:7 %op2_21 = trunc i512 %B_V_load_9

]]></Node>
<StgValue><ssdm name="op2_21"/></StgValue>
</operation>

<operation id="533" st_id="92" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="512" op_0_bw="15">
<![CDATA[
.split8_ifconv:15 %B_V_load_11 = load i15 %B_V_addr_14

]]></Node>
<StgValue><ssdm name="B_V_load_11"/></StgValue>
</operation>

<operation id="534" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="512">
<![CDATA[
.split8_ifconv:16 %op2_23 = trunc i512 %B_V_load_11

]]></Node>
<StgValue><ssdm name="op2_23"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="535" st_id="93" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:5 %i_op_assign_4 = dmul i64 %conv_i20, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>

<operation id="536" st_id="93" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:8 %conv_i21 = uitodp i64 %op2_21

]]></Node>
<StgValue><ssdm name="conv_i21"/></StgValue>
</operation>

<operation id="537" st_id="93" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:17 %conv_i23 = uitodp i64 %op2_23

]]></Node>
<StgValue><ssdm name="conv_i23"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="538" st_id="94" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:5 %i_op_assign_4 = dmul i64 %conv_i20, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>

<operation id="539" st_id="94" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:8 %conv_i21 = uitodp i64 %op2_21

]]></Node>
<StgValue><ssdm name="conv_i21"/></StgValue>
</operation>

<operation id="540" st_id="94" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:17 %conv_i23 = uitodp i64 %op2_23

]]></Node>
<StgValue><ssdm name="conv_i23"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="541" st_id="95" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:5 %i_op_assign_4 = dmul i64 %conv_i20, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>

<operation id="542" st_id="95" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:8 %conv_i21 = uitodp i64 %op2_21

]]></Node>
<StgValue><ssdm name="conv_i21"/></StgValue>
</operation>

<operation id="543" st_id="95" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:17 %conv_i23 = uitodp i64 %op2_23

]]></Node>
<StgValue><ssdm name="conv_i23"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="544" st_id="96" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:5 %i_op_assign_4 = dmul i64 %conv_i20, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>

<operation id="545" st_id="96" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:8 %conv_i21 = uitodp i64 %op2_21

]]></Node>
<StgValue><ssdm name="conv_i21"/></StgValue>
</operation>

<operation id="546" st_id="96" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:17 %conv_i23 = uitodp i64 %op2_23

]]></Node>
<StgValue><ssdm name="conv_i23"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="547" st_id="97" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:5 %i_op_assign_4 = dmul i64 %conv_i20, i64 2

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>

<operation id="548" st_id="97" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:8 %conv_i21 = uitodp i64 %op2_21

]]></Node>
<StgValue><ssdm name="conv_i21"/></StgValue>
</operation>

<operation id="549" st_id="97" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="512" op_0_bw="15">
<![CDATA[
.split8_ifconv:10 %B_V_load_10 = load i15 %B_V_addr_13

]]></Node>
<StgValue><ssdm name="B_V_load_10"/></StgValue>
</operation>

<operation id="550" st_id="97" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:17 %conv_i23 = uitodp i64 %op2_23

]]></Node>
<StgValue><ssdm name="conv_i23"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="551" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split8_ifconv:0 %add_ln50 = add i5 %k_4, i5 1

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="552" st_id="98" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:9 %i_op_assign_5 = dsub i64 %conv_i21, i64 %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>

<operation id="553" st_id="98" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="512" op_0_bw="15">
<![CDATA[
.split8_ifconv:10 %B_V_load_10 = load i15 %B_V_addr_13

]]></Node>
<StgValue><ssdm name="B_V_load_10"/></StgValue>
</operation>

<operation id="554" st_id="98" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:18 %i_op_assign_6 = dsub i64 %conv_i23, i64 %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="555" st_id="98" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="512" op_0_bw="15">
<![CDATA[
.split8_ifconv:19 %B_V_load_12 = load i15 %B_V_addr_15

]]></Node>
<StgValue><ssdm name="B_V_load_12"/></StgValue>
</operation>

<operation id="556" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
.split8_ifconv:25 %tmp_33 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_6, i5 %j_6, i5 %add_ln50

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="557" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="15">
<![CDATA[
.split8_ifconv:26 %zext_ln534_23 = zext i15 %tmp_33

]]></Node>
<StgValue><ssdm name="zext_ln534_23"/></StgValue>
</operation>

<operation id="558" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8_ifconv:27 %B_V_addr_16 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_23

]]></Node>
<StgValue><ssdm name="B_V_addr_16"/></StgValue>
</operation>

<operation id="559" st_id="98" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="512" op_0_bw="15">
<![CDATA[
.split8_ifconv:28 %B_V_load_13 = load i15 %B_V_addr_16

]]></Node>
<StgValue><ssdm name="B_V_load_13"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="560" st_id="99" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:9 %i_op_assign_5 = dsub i64 %conv_i21, i64 %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>

<operation id="561" st_id="99" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="512" op_0_bw="15">
<![CDATA[
.split8_ifconv:10 %B_V_load_10 = load i15 %B_V_addr_13

]]></Node>
<StgValue><ssdm name="B_V_load_10"/></StgValue>
</operation>

<operation id="562" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="512">
<![CDATA[
.split8_ifconv:11 %op2_22 = trunc i512 %B_V_load_10

]]></Node>
<StgValue><ssdm name="op2_22"/></StgValue>
</operation>

<operation id="563" st_id="99" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:18 %i_op_assign_6 = dsub i64 %conv_i23, i64 %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="564" st_id="99" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="512" op_0_bw="15">
<![CDATA[
.split8_ifconv:19 %B_V_load_12 = load i15 %B_V_addr_15

]]></Node>
<StgValue><ssdm name="B_V_load_12"/></StgValue>
</operation>

<operation id="565" st_id="99" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="512" op_0_bw="15">
<![CDATA[
.split8_ifconv:28 %B_V_load_13 = load i15 %B_V_addr_16

]]></Node>
<StgValue><ssdm name="B_V_load_13"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="566" st_id="100" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:9 %i_op_assign_5 = dsub i64 %conv_i21, i64 %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>

<operation id="567" st_id="100" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:18 %i_op_assign_6 = dsub i64 %conv_i23, i64 %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="568" st_id="100" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="512" op_0_bw="15">
<![CDATA[
.split8_ifconv:19 %B_V_load_12 = load i15 %B_V_addr_15

]]></Node>
<StgValue><ssdm name="B_V_load_12"/></StgValue>
</operation>

<operation id="569" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="512">
<![CDATA[
.split8_ifconv:20 %op2_24 = trunc i512 %B_V_load_12

]]></Node>
<StgValue><ssdm name="op2_24"/></StgValue>
</operation>

<operation id="570" st_id="100" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="512" op_0_bw="15">
<![CDATA[
.split8_ifconv:28 %B_V_load_13 = load i15 %B_V_addr_16

]]></Node>
<StgValue><ssdm name="B_V_load_13"/></StgValue>
</operation>

<operation id="571" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="512">
<![CDATA[
.split8_ifconv:29 %op2_25 = trunc i512 %B_V_load_13

]]></Node>
<StgValue><ssdm name="op2_25"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="572" st_id="101" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:9 %i_op_assign_5 = dsub i64 %conv_i21, i64 %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>

<operation id="573" st_id="101" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:12 %conv_i22 = uitodp i64 %op2_22

]]></Node>
<StgValue><ssdm name="conv_i22"/></StgValue>
</operation>

<operation id="574" st_id="101" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:18 %i_op_assign_6 = dsub i64 %conv_i23, i64 %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="575" st_id="101" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:21 %conv_i24 = uitodp i64 %op2_24

]]></Node>
<StgValue><ssdm name="conv_i24"/></StgValue>
</operation>

<operation id="576" st_id="101" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:30 %conv_i25 = uitodp i64 %op2_25

]]></Node>
<StgValue><ssdm name="conv_i25"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="577" st_id="102" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:9 %i_op_assign_5 = dsub i64 %conv_i21, i64 %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>

<operation id="578" st_id="102" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:12 %conv_i22 = uitodp i64 %op2_22

]]></Node>
<StgValue><ssdm name="conv_i22"/></StgValue>
</operation>

<operation id="579" st_id="102" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:18 %i_op_assign_6 = dsub i64 %conv_i23, i64 %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="580" st_id="102" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:21 %conv_i24 = uitodp i64 %op2_24

]]></Node>
<StgValue><ssdm name="conv_i24"/></StgValue>
</operation>

<operation id="581" st_id="102" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:30 %conv_i25 = uitodp i64 %op2_25

]]></Node>
<StgValue><ssdm name="conv_i25"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="582" st_id="103" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:9 %i_op_assign_5 = dsub i64 %conv_i21, i64 %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>

<operation id="583" st_id="103" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:12 %conv_i22 = uitodp i64 %op2_22

]]></Node>
<StgValue><ssdm name="conv_i22"/></StgValue>
</operation>

<operation id="584" st_id="103" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:18 %i_op_assign_6 = dsub i64 %conv_i23, i64 %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="585" st_id="103" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:21 %conv_i24 = uitodp i64 %op2_24

]]></Node>
<StgValue><ssdm name="conv_i24"/></StgValue>
</operation>

<operation id="586" st_id="103" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:30 %conv_i25 = uitodp i64 %op2_25

]]></Node>
<StgValue><ssdm name="conv_i25"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="587" st_id="104" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:9 %i_op_assign_5 = dsub i64 %conv_i21, i64 %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>

<operation id="588" st_id="104" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:12 %conv_i22 = uitodp i64 %op2_22

]]></Node>
<StgValue><ssdm name="conv_i22"/></StgValue>
</operation>

<operation id="589" st_id="104" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:18 %i_op_assign_6 = dsub i64 %conv_i23, i64 %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="590" st_id="104" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:21 %conv_i24 = uitodp i64 %op2_24

]]></Node>
<StgValue><ssdm name="conv_i24"/></StgValue>
</operation>

<operation id="591" st_id="104" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:30 %conv_i25 = uitodp i64 %op2_25

]]></Node>
<StgValue><ssdm name="conv_i25"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="592" st_id="105" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:9 %i_op_assign_5 = dsub i64 %conv_i21, i64 %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>

<operation id="593" st_id="105" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:12 %conv_i22 = uitodp i64 %op2_22

]]></Node>
<StgValue><ssdm name="conv_i22"/></StgValue>
</operation>

<operation id="594" st_id="105" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:18 %i_op_assign_6 = dsub i64 %conv_i23, i64 %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="595" st_id="105" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:21 %conv_i24 = uitodp i64 %op2_24

]]></Node>
<StgValue><ssdm name="conv_i24"/></StgValue>
</operation>

<operation id="596" st_id="105" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:30 %conv_i25 = uitodp i64 %op2_25

]]></Node>
<StgValue><ssdm name="conv_i25"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="597" st_id="106" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:13 %add_i1 = dadd i64 %i_op_assign_5, i64 %conv_i22

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>

<operation id="598" st_id="106" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:22 %add_i2 = dadd i64 %i_op_assign_6, i64 %conv_i24

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>

<operation id="599" st_id="106" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:31 %i_op_assign_7 = dsub i64 %conv_i25, i64 %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="600" st_id="106" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split8_ifconv:32 %add_ln50_1 = add i5 %k_4, i5 31

]]></Node>
<StgValue><ssdm name="add_ln50_1"/></StgValue>
</operation>

<operation id="601" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="15" op_0_bw="15" op_1_bw="5" op_2_bw="5" op_3_bw="5">
<![CDATA[
.split8_ifconv:33 %tmp_34 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_6, i5 %j_6, i5 %add_ln50_1

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="602" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="15">
<![CDATA[
.split8_ifconv:34 %zext_ln534_24 = zext i15 %tmp_34

]]></Node>
<StgValue><ssdm name="zext_ln534_24"/></StgValue>
</operation>

<operation id="603" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8_ifconv:35 %B_V_addr_17 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_24

]]></Node>
<StgValue><ssdm name="B_V_addr_17"/></StgValue>
</operation>

<operation id="604" st_id="106" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="512" op_0_bw="15">
<![CDATA[
.split8_ifconv:36 %B_V_load_14 = load i15 %B_V_addr_17

]]></Node>
<StgValue><ssdm name="B_V_load_14"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="605" st_id="107" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:13 %add_i1 = dadd i64 %i_op_assign_5, i64 %conv_i22

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>

<operation id="606" st_id="107" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:22 %add_i2 = dadd i64 %i_op_assign_6, i64 %conv_i24

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>

<operation id="607" st_id="107" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:31 %i_op_assign_7 = dsub i64 %conv_i25, i64 %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="608" st_id="107" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="512" op_0_bw="15">
<![CDATA[
.split8_ifconv:36 %B_V_load_14 = load i15 %B_V_addr_17

]]></Node>
<StgValue><ssdm name="B_V_load_14"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="609" st_id="108" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:13 %add_i1 = dadd i64 %i_op_assign_5, i64 %conv_i22

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>

<operation id="610" st_id="108" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:22 %add_i2 = dadd i64 %i_op_assign_6, i64 %conv_i24

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>

<operation id="611" st_id="108" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:31 %i_op_assign_7 = dsub i64 %conv_i25, i64 %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="612" st_id="108" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="512" op_0_bw="15">
<![CDATA[
.split8_ifconv:36 %B_V_load_14 = load i15 %B_V_addr_17

]]></Node>
<StgValue><ssdm name="B_V_load_14"/></StgValue>
</operation>

<operation id="613" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="512">
<![CDATA[
.split8_ifconv:37 %op2_26 = trunc i512 %B_V_load_14

]]></Node>
<StgValue><ssdm name="op2_26"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="614" st_id="109" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:13 %add_i1 = dadd i64 %i_op_assign_5, i64 %conv_i22

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>

<operation id="615" st_id="109" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:22 %add_i2 = dadd i64 %i_op_assign_6, i64 %conv_i24

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>

<operation id="616" st_id="109" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:31 %i_op_assign_7 = dsub i64 %conv_i25, i64 %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="617" st_id="109" stage="5" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:38 %conv_i26 = uitodp i64 %op2_26

]]></Node>
<StgValue><ssdm name="conv_i26"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="618" st_id="110" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:13 %add_i1 = dadd i64 %i_op_assign_5, i64 %conv_i22

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>

<operation id="619" st_id="110" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:22 %add_i2 = dadd i64 %i_op_assign_6, i64 %conv_i24

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>

<operation id="620" st_id="110" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:31 %i_op_assign_7 = dsub i64 %conv_i25, i64 %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="621" st_id="110" stage="4" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:38 %conv_i26 = uitodp i64 %op2_26

]]></Node>
<StgValue><ssdm name="conv_i26"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="622" st_id="111" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:13 %add_i1 = dadd i64 %i_op_assign_5, i64 %conv_i22

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>

<operation id="623" st_id="111" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:22 %add_i2 = dadd i64 %i_op_assign_6, i64 %conv_i24

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>

<operation id="624" st_id="111" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:31 %i_op_assign_7 = dsub i64 %conv_i25, i64 %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="625" st_id="111" stage="3" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:38 %conv_i26 = uitodp i64 %op2_26

]]></Node>
<StgValue><ssdm name="conv_i26"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="626" st_id="112" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:13 %add_i1 = dadd i64 %i_op_assign_5, i64 %conv_i22

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>

<operation id="627" st_id="112" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:22 %add_i2 = dadd i64 %i_op_assign_6, i64 %conv_i24

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>

<operation id="628" st_id="112" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:31 %i_op_assign_7 = dsub i64 %conv_i25, i64 %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="629" st_id="112" stage="2" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:38 %conv_i26 = uitodp i64 %op2_26

]]></Node>
<StgValue><ssdm name="conv_i26"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="630" st_id="113" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:13 %add_i1 = dadd i64 %i_op_assign_5, i64 %conv_i22

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>

<operation id="631" st_id="113" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:22 %add_i2 = dadd i64 %i_op_assign_6, i64 %conv_i24

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>

<operation id="632" st_id="113" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:31 %i_op_assign_7 = dsub i64 %conv_i25, i64 %i_op_assign_4

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="633" st_id="113" stage="1" lat="5">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:38 %conv_i26 = uitodp i64 %op2_26

]]></Node>
<StgValue><ssdm name="conv_i26"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="634" st_id="114" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:14 %mul8 = dmul i64 %add_i1, i64 0.125

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="635" st_id="114" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:23 %mul9 = dmul i64 %add_i2, i64 0.125

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="636" st_id="114" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:39 %add_i3 = dadd i64 %i_op_assign_7, i64 %conv_i26

]]></Node>
<StgValue><ssdm name="add_i3"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="637" st_id="115" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:14 %mul8 = dmul i64 %add_i1, i64 0.125

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="638" st_id="115" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:23 %mul9 = dmul i64 %add_i2, i64 0.125

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="639" st_id="115" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:39 %add_i3 = dadd i64 %i_op_assign_7, i64 %conv_i26

]]></Node>
<StgValue><ssdm name="add_i3"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="640" st_id="116" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:14 %mul8 = dmul i64 %add_i1, i64 0.125

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="641" st_id="116" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:23 %mul9 = dmul i64 %add_i2, i64 0.125

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="642" st_id="116" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:39 %add_i3 = dadd i64 %i_op_assign_7, i64 %conv_i26

]]></Node>
<StgValue><ssdm name="add_i3"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="643" st_id="117" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:14 %mul8 = dmul i64 %add_i1, i64 0.125

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="644" st_id="117" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:23 %mul9 = dmul i64 %add_i2, i64 0.125

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="645" st_id="117" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:39 %add_i3 = dadd i64 %i_op_assign_7, i64 %conv_i26

]]></Node>
<StgValue><ssdm name="add_i3"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="646" st_id="118" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:14 %mul8 = dmul i64 %add_i1, i64 0.125

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="647" st_id="118" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:23 %mul9 = dmul i64 %add_i2, i64 0.125

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="648" st_id="118" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:39 %add_i3 = dadd i64 %i_op_assign_7, i64 %conv_i26

]]></Node>
<StgValue><ssdm name="add_i3"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="649" st_id="119" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:14 %mul8 = dmul i64 %add_i1, i64 0.125

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="650" st_id="119" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:23 %mul9 = dmul i64 %add_i2, i64 0.125

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="651" st_id="119" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:39 %add_i3 = dadd i64 %i_op_assign_7, i64 %conv_i26

]]></Node>
<StgValue><ssdm name="add_i3"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="652" st_id="120" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:14 %mul8 = dmul i64 %add_i1, i64 0.125

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="653" st_id="120" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:23 %mul9 = dmul i64 %add_i2, i64 0.125

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="654" st_id="120" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:39 %add_i3 = dadd i64 %i_op_assign_7, i64 %conv_i26

]]></Node>
<StgValue><ssdm name="add_i3"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="655" st_id="121" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:14 %mul8 = dmul i64 %add_i1, i64 0.125

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="656" st_id="121" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:23 %mul9 = dmul i64 %add_i2, i64 0.125

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="657" st_id="121" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:39 %add_i3 = dadd i64 %i_op_assign_7, i64 %conv_i26

]]></Node>
<StgValue><ssdm name="add_i3"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="658" st_id="122" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:24 %add5 = dadd i64 %mul8, i64 %mul9

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="659" st_id="122" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:40 %mul1 = dmul i64 %add_i3, i64 0.125

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="660" st_id="123" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:24 %add5 = dadd i64 %mul8, i64 %mul9

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="661" st_id="123" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:40 %mul1 = dmul i64 %add_i3, i64 0.125

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="662" st_id="124" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:24 %add5 = dadd i64 %mul8, i64 %mul9

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="663" st_id="124" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:40 %mul1 = dmul i64 %add_i3, i64 0.125

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="664" st_id="125" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:24 %add5 = dadd i64 %mul8, i64 %mul9

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="665" st_id="125" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:40 %mul1 = dmul i64 %add_i3, i64 0.125

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="666" st_id="126" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:24 %add5 = dadd i64 %mul8, i64 %mul9

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="667" st_id="126" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:40 %mul1 = dmul i64 %add_i3, i64 0.125

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="668" st_id="127" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:24 %add5 = dadd i64 %mul8, i64 %mul9

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="669" st_id="127" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:40 %mul1 = dmul i64 %add_i3, i64 0.125

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="670" st_id="128" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:24 %add5 = dadd i64 %mul8, i64 %mul9

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="671" st_id="128" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:40 %mul1 = dmul i64 %add_i3, i64 0.125

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="672" st_id="129" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:24 %add5 = dadd i64 %mul8, i64 %mul9

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="673" st_id="129" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:40 %mul1 = dmul i64 %add_i3, i64 0.125

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="674" st_id="130" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:41 %i_op_assign_8 = dadd i64 %add5, i64 %mul1

]]></Node>
<StgValue><ssdm name="i_op_assign_8"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="675" st_id="131" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:41 %i_op_assign_8 = dadd i64 %add5, i64 %mul1

]]></Node>
<StgValue><ssdm name="i_op_assign_8"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="676" st_id="132" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:41 %i_op_assign_8 = dadd i64 %add5, i64 %mul1

]]></Node>
<StgValue><ssdm name="i_op_assign_8"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="677" st_id="133" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:41 %i_op_assign_8 = dadd i64 %add5, i64 %mul1

]]></Node>
<StgValue><ssdm name="i_op_assign_8"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="678" st_id="134" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:41 %i_op_assign_8 = dadd i64 %add5, i64 %mul1

]]></Node>
<StgValue><ssdm name="i_op_assign_8"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="679" st_id="135" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:41 %i_op_assign_8 = dadd i64 %add5, i64 %mul1

]]></Node>
<StgValue><ssdm name="i_op_assign_8"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="680" st_id="136" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:41 %i_op_assign_8 = dadd i64 %add5, i64 %mul1

]]></Node>
<StgValue><ssdm name="i_op_assign_8"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="681" st_id="137" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:41 %i_op_assign_8 = dadd i64 %add5, i64 %mul1

]]></Node>
<StgValue><ssdm name="i_op_assign_8"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="682" st_id="138" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:42 %val_2 = dadd i64 %i_op_assign_8, i64 %conv_i20

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="683" st_id="139" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:42 %val_2 = dadd i64 %i_op_assign_8, i64 %conv_i20

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="684" st_id="140" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:42 %val_2 = dadd i64 %i_op_assign_8, i64 %conv_i20

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="685" st_id="141" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:42 %val_2 = dadd i64 %i_op_assign_8, i64 %conv_i20

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="686" st_id="142" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:42 %val_2 = dadd i64 %i_op_assign_8, i64 %conv_i20

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="687" st_id="143" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:42 %val_2 = dadd i64 %i_op_assign_8, i64 %conv_i20

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="688" st_id="144" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:42 %val_2 = dadd i64 %i_op_assign_8, i64 %conv_i20

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="689" st_id="145" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8_ifconv:42 %val_2 = dadd i64 %i_op_assign_8, i64 %conv_i20

]]></Node>
<StgValue><ssdm name="val_2"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="690" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64">
<![CDATA[
.split8_ifconv:43 %reg_2 = bitcast i64 %val_2

]]></Node>
<StgValue><ssdm name="reg_2"/></StgValue>
</operation>

<operation id="691" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="63" op_0_bw="64">
<![CDATA[
.split8_ifconv:44 %trunc_ln306_2 = trunc i64 %reg_2

]]></Node>
<StgValue><ssdm name="trunc_ln306_2"/></StgValue>
</operation>

<operation id="692" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split8_ifconv:45 %p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg_2, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="693" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8_ifconv:46 %exp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_2"/></StgValue>
</operation>

<operation id="694" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="11">
<![CDATA[
.split8_ifconv:47 %zext_ln311_2 = zext i11 %exp_2

]]></Node>
<StgValue><ssdm name="zext_ln311_2"/></StgValue>
</operation>

<operation id="695" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="52" op_0_bw="64">
<![CDATA[
.split8_ifconv:48 %trunc_ln315_2 = trunc i64 %reg_2

]]></Node>
<StgValue><ssdm name="trunc_ln315_2"/></StgValue>
</operation>

<operation id="696" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.split8_ifconv:49 %p_Result_6 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315_2

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="697" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split8_ifconv:50 %icmp_ln323_2 = icmp_eq  i63 %trunc_ln306_2, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln323_2"/></StgValue>
</operation>

<operation id="698" st_id="146" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8_ifconv:51 %sh_amt_5 = sub i12 1075, i12 %zext_ln311_2

]]></Node>
<StgValue><ssdm name="sh_amt_5"/></StgValue>
</operation>

<operation id="699" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="12">
<![CDATA[
.split8_ifconv:52 %trunc_ln326_2 = trunc i12 %sh_amt_5

]]></Node>
<StgValue><ssdm name="trunc_ln326_2"/></StgValue>
</operation>

<operation id="700" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8_ifconv:53 %icmp_ln327_2 = icmp_eq  i11 %exp_2, i11 1075

]]></Node>
<StgValue><ssdm name="icmp_ln327_2"/></StgValue>
</operation>

<operation id="701" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8_ifconv:55 %icmp_ln329_2 = icmp_sgt  i12 %sh_amt_5, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln329_2"/></StgValue>
</operation>

<operation id="702" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8_ifconv:56 %icmp_ln330_2 = icmp_slt  i12 %sh_amt_5, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln330_2"/></StgValue>
</operation>

<operation id="703" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8_ifconv:64 %xor_ln323_2 = xor i1 %icmp_ln323_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln323_2"/></StgValue>
</operation>

<operation id="704" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8_ifconv:65 %and_ln327_2 = and i1 %icmp_ln327_2, i1 %xor_ln323_2

]]></Node>
<StgValue><ssdm name="and_ln327_2"/></StgValue>
</operation>

<operation id="705" st_id="146" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="53" op_0_bw="1" op_1_bw="53" op_2_bw="53">
<![CDATA[
.split8_ifconv:66 %select_ln327_2 = select i1 %and_ln327_2, i53 %p_Result_6, i53 0

]]></Node>
<StgValue><ssdm name="select_ln327_2"/></StgValue>
</operation>

<operation id="706" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8_ifconv:67 %or_ln327_2 = or i1 %icmp_ln323_2, i1 %icmp_ln327_2

]]></Node>
<StgValue><ssdm name="or_ln327_2"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="707" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="512" op_0_bw="53">
<![CDATA[
.split8_ifconv:54 %zext_ln328_2 = zext i53 %p_Result_6

]]></Node>
<StgValue><ssdm name="zext_ln328_2"/></StgValue>
</operation>

<operation id="708" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8_ifconv:57 %sh_amt_6 = sub i10 0, i10 %trunc_ln326_2

]]></Node>
<StgValue><ssdm name="sh_amt_6"/></StgValue>
</operation>

<operation id="709" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
.split8_ifconv:58 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sh_amt_6, i32 9

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="710" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="12">
<![CDATA[
.split8_ifconv:59 %trunc_ln331_2 = trunc i12 %sh_amt_5

]]></Node>
<StgValue><ssdm name="trunc_ln331_2"/></StgValue>
</operation>

<operation id="711" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="53" op_0_bw="6">
<![CDATA[
.split8_ifconv:60 %trunc_ln331_2cast = zext i6 %trunc_ln331_2

]]></Node>
<StgValue><ssdm name="trunc_ln331_2cast"/></StgValue>
</operation>

<operation id="712" st_id="147" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.split8_ifconv:61 %lshr_ln331_2 = lshr i53 %p_Result_6, i53 %trunc_ln331_2cast

]]></Node>
<StgValue><ssdm name="lshr_ln331_2"/></StgValue>
</operation>

<operation id="713" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="512" op_0_bw="10">
<![CDATA[
.split8_ifconv:62 %zext_ln339_2 = zext i10 %sh_amt_6

]]></Node>
<StgValue><ssdm name="zext_ln339_2"/></StgValue>
</operation>

<operation id="714" st_id="147" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split8_ifconv:63 %shl_ln339_2 = shl i512 %zext_ln328_2, i512 %zext_ln339_2

]]></Node>
<StgValue><ssdm name="shl_ln339_2"/></StgValue>
</operation>

<operation id="715" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8_ifconv:68 %xor_ln327_2 = xor i1 %or_ln327_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln327_2"/></StgValue>
</operation>

<operation id="716" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8_ifconv:69 %and_ln329_2 = and i1 %icmp_ln329_2, i1 %xor_ln327_2

]]></Node>
<StgValue><ssdm name="and_ln329_2"/></StgValue>
</operation>

<operation id="717" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8_ifconv:70 %and_ln330_5 = and i1 %and_ln329_2, i1 %icmp_ln330_2

]]></Node>
<StgValue><ssdm name="and_ln330_5"/></StgValue>
</operation>

<operation id="718" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="53" op_0_bw="1" op_1_bw="53" op_2_bw="53">
<![CDATA[
.split8_ifconv:71 %select_ln330_5 = select i1 %and_ln330_5, i53 %lshr_ln331_2, i53 %select_ln327_2

]]></Node>
<StgValue><ssdm name="select_ln330_5"/></StgValue>
</operation>

<operation id="719" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="512" op_0_bw="53">
<![CDATA[
.split8_ifconv:72 %zext_ln329_2 = zext i53 %select_ln330_5

]]></Node>
<StgValue><ssdm name="zext_ln329_2"/></StgValue>
</operation>

<operation id="720" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8_ifconv:73 %or_ln329_2 = or i1 %or_ln327_2, i1 %icmp_ln329_2

]]></Node>
<StgValue><ssdm name="or_ln329_2"/></StgValue>
</operation>

<operation id="721" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8_ifconv:74 %or_ln337_2 = or i1 %tmp_36, i1 %or_ln329_2

]]></Node>
<StgValue><ssdm name="or_ln337_2"/></StgValue>
</operation>

<operation id="722" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split8_ifconv:75 %select_ln337_2 = select i1 %or_ln337_2, i512 %zext_ln329_2, i512 %shl_ln339_2

]]></Node>
<StgValue><ssdm name="select_ln337_2"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="723" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8_ifconv:76 %xor_ln330_2 = xor i1 %icmp_ln330_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln330_2"/></StgValue>
</operation>

<operation id="724" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8_ifconv:77 %and_ln330_6 = and i1 %and_ln329_2, i1 %xor_ln330_2

]]></Node>
<StgValue><ssdm name="and_ln330_6"/></StgValue>
</operation>

<operation id="725" st_id="148" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8_ifconv:78 %or_ln330_2 = or i1 %and_ln330_6, i1 %icmp_ln323_2

]]></Node>
<StgValue><ssdm name="or_ln330_2"/></StgValue>
</operation>

<operation id="726" st_id="148" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split8_ifconv:79 %select_ln330_6 = select i1 %or_ln330_2, i512 0, i512 %select_ln337_2

]]></Node>
<StgValue><ssdm name="select_ln330_6"/></StgValue>
</operation>

<operation id="727" st_id="148" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split8_ifconv:80 %sub_ln455_2 = sub i512 0, i512 %select_ln330_6

]]></Node>
<StgValue><ssdm name="sub_ln455_2"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="728" st_id="149" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split8_ifconv:80 %sub_ln455_2 = sub i512 0, i512 %select_ln330_6

]]></Node>
<StgValue><ssdm name="sub_ln455_2"/></StgValue>
</operation>

<operation id="729" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split8_ifconv:81 %select_ln345_2 = select i1 %p_Result_5, i512 %sub_ln455_2, i512 %select_ln330_6

]]></Node>
<StgValue><ssdm name="select_ln345_2"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="730" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8_ifconv:1 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_811

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="731" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="512" op_1_bw="15">
<![CDATA[
.split8_ifconv:82 %store_ln50 = store i512 %select_ln345_2, i15 %A_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="732" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
.split8_ifconv:83 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="733" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0 %i_5 = phi i6 %add_ln55, void, i6 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="734" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1 %add_ln55 = add i6 %i_5, i6 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="735" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader:2 %tmp_18 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_5, i5 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="736" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="11">
<![CDATA[
.preheader:3 %zext_ln55 = zext i11 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="737" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:4 %icmp_ln55 = icmp_eq  i6 %i_5, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="738" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="739" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6 %br_ln55 = br i1 %icmp_ln55, void %.split6, void

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="740" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:0 %specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_799

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="741" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="5" op_0_bw="6">
<![CDATA[
.split6:1 %empty_2988 = trunc i6 %i_5

]]></Node>
<StgValue><ssdm name="empty_2988"/></StgValue>
</operation>

<operation id="742" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split6:2 %tmp_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_2988, i5 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="743" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
.split6:3 %br_ln56 = br void

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="744" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0">
<![CDATA[
:0 %ret_ln60 = ret

]]></Node>
<StgValue><ssdm name="ret_ln60"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="745" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %j_5 = phi i6 %add_ln56, void %.split, i6 0, void %.split6

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="746" st_id="152" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln56 = add i6 %j_5, i6 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="747" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="6">
<![CDATA[
:2 %zext_ln215 = zext i6 %j_5

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="748" st_id="152" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3 %add_ln215 = add i12 %zext_ln55, i12 %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="749" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="17" op_0_bw="17" op_1_bw="12" op_2_bw="5">
<![CDATA[
:4 %tmp = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln215, i5 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="750" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="17">
<![CDATA[
:5 %zext_ln215_2 = zext i17 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="751" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %A_V_addr_10 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="A_V_addr_10"/></StgValue>
</operation>

<operation id="752" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="15" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %B_V_addr_10 = getelementptr i512 %B_V, i64 0, i64 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="B_V_addr_10"/></StgValue>
</operation>

<operation id="753" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="6">
<![CDATA[
:8 %zext_ln56 = zext i6 %j_5

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="754" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:9 %icmp_ln56 = icmp_eq  i6 %j_5, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="755" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:10 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="756" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11 %br_ln56 = br i1 %icmp_ln56, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="757" st_id="152" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="512" op_0_bw="15">
<![CDATA[
.split:1 %A_V_load = load i15 %A_V_addr_10

]]></Node>
<StgValue><ssdm name="A_V_load"/></StgValue>
</operation>

<operation id="758" st_id="152" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="512" op_0_bw="15">
<![CDATA[
.split:2 %B_V_load = load i15 %B_V_addr_10

]]></Node>
<StgValue><ssdm name="B_V_load"/></StgValue>
</operation>

<operation id="759" st_id="152" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:4 %add_ln57 = add i10 %tmp_19, i10 %zext_ln56

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="760" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="761" st_id="153" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="512" op_0_bw="15">
<![CDATA[
.split:1 %A_V_load = load i15 %A_V_addr_10

]]></Node>
<StgValue><ssdm name="A_V_load"/></StgValue>
</operation>

<operation id="762" st_id="153" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="512" op_0_bw="15">
<![CDATA[
.split:2 %B_V_load = load i15 %B_V_addr_10

]]></Node>
<StgValue><ssdm name="B_V_load"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="763" st_id="154" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="512" op_0_bw="15">
<![CDATA[
.split:1 %A_V_load = load i15 %A_V_addr_10

]]></Node>
<StgValue><ssdm name="A_V_load"/></StgValue>
</operation>

<operation id="764" st_id="154" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="512" op_0_bw="15">
<![CDATA[
.split:2 %B_V_load = load i15 %B_V_addr_10

]]></Node>
<StgValue><ssdm name="B_V_load"/></StgValue>
</operation>

<operation id="765" st_id="154" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:3 %add_ln208 = add i512 %B_V_load, i512 %A_V_load

]]></Node>
<StgValue><ssdm name="add_ln208"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="766" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_735

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="767" st_id="155" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split:3 %add_ln208 = add i512 %B_V_load, i512 %A_V_load

]]></Node>
<StgValue><ssdm name="add_ln208"/></StgValue>
</operation>

<operation id="768" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="10">
<![CDATA[
.split:5 %zext_ln57 = zext i10 %add_ln57

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="769" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:6 %xin_addr = getelementptr i512 %xin, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="xin_addr"/></StgValue>
</operation>

<operation id="770" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="512" op_1_bw="10">
<![CDATA[
.split:7 %store_ln57 = store i512 %add_ln208, i10 %xin_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="771" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
.split:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
