#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Nov 09 11:16:23 2017
# Process ID: 32
# Current directory: C:/Users/student/Documents/RSA_encryption/RSA_encryption.runs/synth_1
# Command line: vivado.exe -log MemodC.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MemodC.tcl
# Log file: C:/Users/student/Documents/RSA_encryption/RSA_encryption.runs/synth_1/MemodC.vds
# Journal file: C:/Users/student/Documents/RSA_encryption/RSA_encryption.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MemodC.tcl -notrace
Command: synth_design -top MemodC -part xc7a50tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10156 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 283.340 ; gain = 73.031
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MemodC' [C:/Users/student/Documents/RSA_encryption/RSA_encryption.srcs/sources_1/new/MemodC.vhd:50]
INFO: [Synth 8-3491] module 'ABmodN' declared at 'C:/Users/student/Documents/RSA_encryption/RSA_encryption.srcs/sources_1/new/ABmodN.vhd:28' bound to instance 'uut' of component 'ABmodN' [C:/Users/student/Documents/RSA_encryption/RSA_encryption.srcs/sources_1/new/MemodC.vhd:76]
INFO: [Synth 8-638] synthesizing module 'ABmodN' [C:/Users/student/Documents/RSA_encryption/RSA_encryption.srcs/sources_1/new/ABmodN.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ABmodN' (1#1) [C:/Users/student/Documents/RSA_encryption/RSA_encryption.srcs/sources_1/new/ABmodN.vhd:40]
WARNING: [Synth 8-614] signal 'i' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA_encryption/RSA_encryption.srcs/sources_1/new/MemodC.vhd:149]
WARNING: [Synth 8-614] signal 'startAB' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA_encryption/RSA_encryption.srcs/sources_1/new/MemodC.vhd:149]
WARNING: [Synth 8-614] signal 'pos' is read in the process but is not in the sensitivity list [C:/Users/student/Documents/RSA_encryption/RSA_encryption.srcs/sources_1/new/MemodC.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'MemodC' (2#1) [C:/Users/student/Documents/RSA_encryption/RSA_encryption.srcs/sources_1/new/MemodC.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 320.688 ; gain = 110.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 320.688 ; gain = 110.379
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/student/Documents/RSA_encryption/RSA_encryption.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [C:/Users/student/Documents/RSA_encryption/RSA_encryption.srcs/constrs_1/new/clock.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 619.617 ; gain = 0.047
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 619.617 ; gain = 409.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 619.617 ; gain = 409.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 619.617 ; gain = 409.309
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "resetAB" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "startAB" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "boucle" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "A" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'endRSA_reg' [C:/Users/student/Documents/RSA_encryption/RSA_encryption.srcs/sources_1/new/MemodC.vhd:154]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 619.617 ; gain = 409.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    128 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 6     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MemodC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
Module ABmodN 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    128 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "startAB" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "boucle" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "resetAB" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "A" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'uut/k_reg[1]' (FDRE) to 'uut/k_reg[2]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[2]' (FDRE) to 'uut/k_reg[3]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[3]' (FDRE) to 'uut/k_reg[4]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[4]' (FDRE) to 'uut/k_reg[5]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[5]' (FDRE) to 'uut/k_reg[6]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[6]' (FDRE) to 'uut/k_reg[7]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[7]' (FDRE) to 'uut/k_reg[8]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[8]' (FDRE) to 'uut/k_reg[9]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[9]' (FDRE) to 'uut/k_reg[10]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[10]' (FDRE) to 'uut/k_reg[11]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[11]' (FDRE) to 'uut/k_reg[12]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[12]' (FDRE) to 'uut/k_reg[13]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[13]' (FDRE) to 'uut/k_reg[14]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[14]' (FDRE) to 'uut/k_reg[15]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[15]' (FDRE) to 'uut/k_reg[16]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[16]' (FDRE) to 'uut/k_reg[17]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[17]' (FDRE) to 'uut/k_reg[18]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[18]' (FDRE) to 'uut/k_reg[19]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[19]' (FDRE) to 'uut/k_reg[20]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[20]' (FDRE) to 'uut/k_reg[21]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[21]' (FDRE) to 'uut/k_reg[22]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[22]' (FDRE) to 'uut/k_reg[23]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[23]' (FDRE) to 'uut/k_reg[24]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[24]' (FDRE) to 'uut/k_reg[25]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[25]' (FDRE) to 'uut/k_reg[26]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[26]' (FDRE) to 'uut/k_reg[27]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[27]' (FDRE) to 'uut/k_reg[28]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[28]' (FDRE) to 'uut/k_reg[29]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[29]' (FDRE) to 'uut/k_reg[30]'
INFO: [Synth 8-3886] merging instance 'uut/k_reg[30]' (FDRE) to 'uut/k_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut/k_reg[31] )
WARNING: [Synth 8-3332] Sequential element (uut/k_reg[31]) is unused and will be removed from module MemodC.
WARNING: [Synth 8-3332] Sequential element (uut/num_reg[8]) is unused and will be removed from module MemodC.
WARNING: [Synth 8-3332] Sequential element (uut/num_reg[7]) is unused and will be removed from module MemodC.
WARNING: [Synth 8-3332] Sequential element (uut/num_reg[6]) is unused and will be removed from module MemodC.
WARNING: [Synth 8-3332] Sequential element (uut/num_reg[5]) is unused and will be removed from module MemodC.
WARNING: [Synth 8-3332] Sequential element (uut/num_reg[4]) is unused and will be removed from module MemodC.
WARNING: [Synth 8-3332] Sequential element (uut/num_reg[3]) is unused and will be removed from module MemodC.
WARNING: [Synth 8-3332] Sequential element (uut/num_reg[2]) is unused and will be removed from module MemodC.
WARNING: [Synth 8-3332] Sequential element (uut/num_reg[1]) is unused and will be removed from module MemodC.
WARNING: [Synth 8-3332] Sequential element (uut/num_reg[0]) is unused and will be removed from module MemodC.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 619.617 ; gain = 409.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 619.617 ; gain = 409.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 689.586 ; gain = 479.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 689.586 ; gain = 479.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 689.586 ; gain = 479.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 689.586 ; gain = 479.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 689.586 ; gain = 479.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 689.586 ; gain = 479.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 689.586 ; gain = 479.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 689.586 ; gain = 479.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   128|
|3     |LUT1   |    71|
|4     |LUT2   |   217|
|5     |LUT3   |   470|
|6     |LUT4   |   393|
|7     |LUT5   |     3|
|8     |LUT6   |    59|
|9     |MUXF7  |    40|
|10    |MUXF8  |    17|
|11    |FDRE   |   849|
|12    |FDSE   |     1|
|13    |LDC    |     1|
|14    |IBUF   |   387|
|15    |OBUF   |   142|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2779|
|2     |  uut    |ABmodN |  1370|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 689.586 ; gain = 479.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 689.586 ; gain = 180.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 689.586 ; gain = 479.277
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 516 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 689.586 ; gain = 479.277
INFO: [Common 17-1381] The checkpoint 'C:/Users/student/Documents/RSA_encryption/RSA_encryption.runs/synth_1/MemodC.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 689.586 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 09 11:16:55 2017...
