#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Sep 10 21:34:48 2020
# Process ID: 22436
# Current directory: D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23832
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.859 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:28]
	Parameter DEVICE_ID bound to: 28'b0011011001010001000010010011 
	Parameter ICAP_WIDTH bound to: X32 - type: string 
	Parameter SIM_CFG_FILE_NAME bound to: NONE - type: string 
INFO: [Synth 8-113] binding component instance 'ICAPE2_inst' to cell 'ICAPE2' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:71]
INFO: [Synth 8-3491] module 'design_1' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:87]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/synth/design_1.vhd:38]
INFO: [Synth 8-3491] module 'design_1_axi_protocol_convert_0_0' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.runs/synth_1/.Xil/Vivado-22436-KomaroKomp/realtime/design_1_axi_protocol_convert_0_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_0' of component 'design_1_axi_protocol_convert_0_0' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/synth/design_1.vhd:375]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_protocol_convert_0_0' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.runs/synth_1/.Xil/Vivado-22436-KomaroKomp/realtime/design_1_axi_protocol_convert_0_0_stub.vhdl:46]
INFO: [Synth 8-3491] module 'design_1_axi_protocol_convert_1_0' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.runs/synth_1/.Xil/Vivado-22436-KomaroKomp/realtime/design_1_axi_protocol_convert_1_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_1' of component 'design_1_axi_protocol_convert_1_0' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/synth/design_1.vhd:413]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_protocol_convert_1_0' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.runs/synth_1/.Xil/Vivado-22436-KomaroKomp/realtime/design_1_axi_protocol_convert_1_0_stub.vhdl:46]
INFO: [Synth 8-3491] module 'design_1_axi_quad_spi_0_1' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.runs/synth_1/.Xil/Vivado-22436-KomaroKomp/realtime/design_1_axi_quad_spi_0_1_stub.vhdl:5' bound to instance 'axi_quad_spi_0' of component 'design_1_axi_quad_spi_0_1' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/synth/design_1.vhd:451]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_quad_spi_0_1' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.runs/synth_1/.Xil/Vivado-22436-KomaroKomp/realtime/design_1_axi_quad_spi_0_1_stub.vhdl:60]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.runs/synth_1/.Xil/Vivado-22436-KomaroKomp/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/synth/design_1.vhd:503]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.runs/synth_1/.Xil/Vivado-22436-KomaroKomp/realtime/design_1_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_dfx_controller_0_0' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.runs/synth_1/.Xil/Vivado-22436-KomaroKomp/realtime/design_1_dfx_controller_0_0_stub.vhdl:5' bound to instance 'dfx_controller_0' of component 'design_1_dfx_controller_0_0' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/synth/design_1.vhd:510]
INFO: [Synth 8-638] synthesizing module 'design_1_dfx_controller_0_0' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.runs/synth_1/.Xil/Vivado-22436-KomaroKomp/realtime/design_1_dfx_controller_0_0_stub.vhdl:56]
INFO: [Synth 8-3491] module 'design_1_reset_inv_0_5' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.runs/synth_1/.Xil/Vivado-22436-KomaroKomp/realtime/design_1_reset_inv_0_5_stub.vhdl:5' bound to instance 'reset_inv_0' of component 'design_1_reset_inv_0_5' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/synth/design_1.vhd:558]
INFO: [Synth 8-638] synthesizing module 'design_1_reset_inv_0_5' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.runs/synth_1/.Xil/Vivado-22436-KomaroKomp/realtime/design_1_reset_inv_0_5_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_0_100M_5' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.runs/synth_1/.Xil/Vivado-22436-KomaroKomp/realtime/design_1_rst_clk_wiz_0_100M_5_stub.vhdl:5' bound to instance 'rst_clk_wiz_0_100M' of component 'design_1_rst_clk_wiz_0_100M_5' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/synth/design_1.vhd:563]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_0_100M_5' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.runs/synth_1/.Xil/Vivado-22436-KomaroKomp/realtime/design_1_rst_clk_wiz_0_100M_5_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/synth/design_1.vhd:38]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238' bound to instance 'qspi_flash_io0_iobuf' of component 'IOBUF' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:105]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [E:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [E:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238' bound to instance 'qspi_flash_io1_iobuf' of component 'IOBUF' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:112]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'E:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238' bound to instance 'qspi_flash_ss_iobuf' of component 'IOBUF' [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (3#1) [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.859 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.859 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1018.859 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_1/design_1_axi_quad_spi_0_1/design_1_axi_quad_spi_0_1_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_1/design_1_axi_quad_spi_0_1/design_1_axi_quad_spi_0_1_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/ip/design_1_dfx_controller_0_0/design_1_dfx_controller_0_0/design_1_dfx_controller_0_0_in_context.xdc] for cell 'design_1_i/dfx_controller_0'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/ip/design_1_dfx_controller_0_0/design_1_dfx_controller_0_0/design_1_dfx_controller_0_0_in_context.xdc] for cell 'design_1_i/dfx_controller_0'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
WARNING: [Vivado 12-584] No ports matched ''. [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc:4]
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/ip/design_1_axi_protocol_convert_0_0/design_1_axi_protocol_convert_0_0/design_1_axi_protocol_convert_0_0_in_context.xdc] for cell 'design_1_i/axi_protocol_convert_0'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/ip/design_1_axi_protocol_convert_0_0/design_1_axi_protocol_convert_0_0/design_1_axi_protocol_convert_0_0_in_context.xdc] for cell 'design_1_i/axi_protocol_convert_0'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/ip/design_1_axi_protocol_convert_1_0/design_1_axi_protocol_convert_1_0/design_1_axi_protocol_convert_1_0_in_context.xdc] for cell 'design_1_i/axi_protocol_convert_1'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/ip/design_1_axi_protocol_convert_1_0/design_1_axi_protocol_convert_1_0/design_1_axi_protocol_convert_1_0_in_context.xdc] for cell 'design_1_i/axi_protocol_convert_1'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_5/design_1_rst_clk_wiz_0_100M_5/design_1_rst_clk_wiz_0_100M_5_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_5/design_1_rst_clk_wiz_0_100M_5/design_1_rst_clk_wiz_0_100M_5_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/ip/design_1_reset_inv_0_5/design_1_reset_inv_0_5/design_1_reset_inv_0_5_in_context.xdc] for cell 'design_1_i/reset_inv_0'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/ip/design_1_reset_inv_0_5/design_1_reset_inv_0_5/design_1_reset_inv_0_5_in_context.xdc] for cell 'design_1_i/reset_inv_0'
Parsing XDC File [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/constrs_1/imports/Desktop/Nexys-Video-Master.xdc]
Finished Parsing XDC File [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/constrs_1/imports/Desktop/Nexys-Video-Master.xdc]
Parsing XDC File [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1018.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1018.859 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/axi_quad_spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1020.871 ; gain = 2.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1020.871 ; gain = 2.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  d:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dfx_controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_protocol_convert_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_protocol_convert_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/reset_inv_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1020.871 ; gain = 2.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1020.871 ; gain = 2.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1020.871 ; gain = 2.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1020.871 ; gain = 2.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1020.871 ; gain = 2.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1039.438 ; gain = 20.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1045.215 ; gain = 26.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1045.215 ; gain = 26.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1045.215 ; gain = 26.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1045.215 ; gain = 26.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1045.215 ; gain = 26.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1045.215 ; gain = 26.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |design_1_axi_protocol_convert_0_0 |         1|
|2     |design_1_axi_protocol_convert_1_0 |         1|
|3     |design_1_axi_quad_spi_0_1         |         1|
|4     |design_1_clk_wiz_0_0              |         1|
|5     |design_1_dfx_controller_0_0       |         1|
|6     |design_1_reset_inv_0_5            |         1|
|7     |design_1_rst_clk_wiz_0_100M_5     |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------+------+
|      |Cell                                   |Count |
+------+---------------------------------------+------+
|1     |design_1_axi_protocol_convert_0_0_bbox |     1|
|2     |design_1_axi_protocol_convert_1_0_bbox |     1|
|3     |design_1_axi_quad_spi_0_1_bbox         |     1|
|4     |design_1_clk_wiz_0_0_bbox              |     1|
|5     |design_1_dfx_controller_0_0_bbox       |     1|
|6     |design_1_reset_inv_0_5_bbox            |     1|
|7     |design_1_rst_clk_wiz_0_100M_5_bbox     |     1|
|8     |ICAPE2                                 |     1|
|9     |IBUF                                   |     1|
|10    |IOBUF                                  |     3|
+------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1045.215 ; gain = 26.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1045.215 ; gain = 24.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1045.215 ; gain = 26.355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1045.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1064.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1064.496 ; gain = 45.637
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Entertaiment/Programy/VHDL/VHDL/PartialReconfigSimple/MEMcontroller/MEMcontroller.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 10 21:35:32 2020...
