--
--Written by GowinSynthesis
--Product Version "V1.9.9 Beta-4 Education"
--Tue Nov 28 23:35:53 2023

--Source file index table:
--file0 "\/home/cod3r/Data/vhdl/Gowin/IDE/ipcore/DDR3/data/ddr3_1_4code_hs/ddr3_1_4code_hs.v"
--file1 "\/home/cod3r/Data/vhdl/Gowin/IDE/ipcore/DDR3/data/ddr3_1_4code_hs/DDR3_TOP.v"
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library gw2a;
use gw2a.components.all;

entity DDR3_Memory_Interface_Top is
port(
  clk :  in std_logic;
  memory_clk :  in std_logic;
  pll_lock :  in std_logic;
  rst_n :  in std_logic;
  cmd_ready :  out std_logic;
  cmd :  in std_logic_vector(2 downto 0);
  cmd_en :  in std_logic;
  addr :  in std_logic_vector(27 downto 0);
  wr_data_rdy :  out std_logic;
  wr_data :  in std_logic_vector(127 downto 0);
  wr_data_en :  in std_logic;
  wr_data_end :  in std_logic;
  wr_data_mask :  in std_logic_vector(15 downto 0);
  rd_data :  out std_logic_vector(127 downto 0);
  rd_data_valid :  out std_logic;
  rd_data_end :  out std_logic;
  sr_req :  in std_logic;
  ref_req :  in std_logic;
  sr_ack :  out std_logic;
  ref_ack :  out std_logic;
  init_calib_complete :  out std_logic;
  clk_out :  out std_logic;
  ddr_rst :  out std_logic;
  burst :  in std_logic;
  O_ddr_addr :  out std_logic_vector(13 downto 0);
  O_ddr_ba :  out std_logic_vector(2 downto 0);
  O_ddr_cs_n :  out std_logic;
  O_ddr_ras_n :  out std_logic;
  O_ddr_cas_n :  out std_logic;
  O_ddr_we_n :  out std_logic;
  O_ddr_clk :  out std_logic;
  O_ddr_clk_n :  out std_logic;
  O_ddr_cke :  out std_logic;
  O_ddr_odt :  out std_logic;
  O_ddr_reset_n :  out std_logic;
  O_ddr_dqm :  out std_logic_vector(1 downto 0);
  IO_ddr_dq :  inout std_logic_vector(15 downto 0);
  IO_ddr_dqs :  inout std_logic_vector(1 downto 0);
  IO_ddr_dqs_n :  inout std_logic_vector(1 downto 0));
end DDR3_Memory_Interface_Top;
architecture beh of DDR3_Memory_Interface_Top is
  signal gw3_top_u_ddr_phy_top_dll_lock : std_logic ;
  signal gw3_top_u_ddr_phy_top_clk_x4i : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[0].dq_iodelay_1_DF\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[1].dq_iodelay_1_DF\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[2].dq_iodelay_1_DF\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[3].dq_iodelay_1_DF\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[4].dq_iodelay_1_DF\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[5].dq_iodelay_1_DF\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[6].dq_iodelay_1_DF\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[7].dq_iodelay_1_DF\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[8].dq_iodelay_1_DF\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[9].dq_iodelay_1_DF\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[10].dq_iodelay_1_DF\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[11].dq_iodelay_1_DF\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[12].dq_iodelay_1_DF\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[13].dq_iodelay_1_DF\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[14].dq_iodelay_1_DF\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[15].dq_iodelay_1_DF\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_rvalid_wire\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_rflag_wire\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_wflag\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_rvalid_wire\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_rflag_wire\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_wflag\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[0].u_cmd_gen_1_Q1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[1].u_cmd_gen_1_Q1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[2].u_cmd_gen_1_Q1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[3].u_cmd_gen_1_Q1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[4].u_cmd_gen_1_Q1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[5].u_cmd_gen_1_Q1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[6].u_cmd_gen_1_Q1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[7].u_cmd_gen_1_Q1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[8].u_cmd_gen_1_Q1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[9].u_cmd_gen_1_Q1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[10].u_cmd_gen_1_Q1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[11].u_cmd_gen_1_Q1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[12].u_cmd_gen_1_Q1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[13].u_cmd_gen_1_Q1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[14].u_cmd_gen_1_Q1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[15].u_cmd_gen_1_Q1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[16].u_cmd_gen_1_Q1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[17].u_cmd_gen_1_Q1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[18].u_cmd_gen_1_Q1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[19].u_cmd_gen_1_Q1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[20].u_cmd_gen_1_Q1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[21].u_cmd_gen_1_Q1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[22].u_cmd_gen_1_Q1\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_ddr_clk_out : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_u_ck_gen_1_Q1 : std_logic ;
  signal gw3_top_gwmc_app_cmd_en : std_logic ;
  signal gw3_top_gwmc_app_wdf_wren : std_logic ;
  signal gw3_top_gwmc_app_wdf_wrend : std_logic ;
  signal gw3_top_eye_calib_start_r : std_logic ;
  signal gw3_top_u_gwmc_top_mc_wrdata_en_dly : std_logic ;
  signal gw3_top_u_gwmc_top_mc_wrdata_en_Z : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_full : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_wgate : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_wgate_r : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_app_en_r : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_app_en_rr : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_bank_change : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_row_change : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_write : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_read : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_full_r : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_updata_dqs_finished_r : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_init_done_r : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_updata_dqs_ack_Z : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_UPDATA_DQS_WAITE\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WRITE\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_READ\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_IDLE\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_REF\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SREI\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT_WR\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT_RD\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT2WR\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WP2REF\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WP2SRE\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_W2R\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WP2AW\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WP2AR\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT2RD\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_RP2REF\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_RP2SRE\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_R2W\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_RP2AW\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_RP2AR\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SRE\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SREE\ : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_idle_Z : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_filter_w : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_filter_r : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_act_Z : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_rd_Z : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_pre_Z : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_pre_all_Z : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_ref_Z : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_sre_Z : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_cke_set_Z : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_updata_dqs_req_r : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_POWERON\ : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_timing_ctrl_sre_accept : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_timing_ctrl_init_complete_r : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_app_wdf_wren_r : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_app_wdf_end_r : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_buf_full_r : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_mc_wrdata_en_out : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_Full : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wr_buf_full : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wr_buf_empt : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_cs_en2 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_cs_en3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_init_st_r : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_init_st_rr : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_init_st_rrr : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dqsts0_d : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dqts_d : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dqts0_d : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_mux_dqs : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_phy_rddata_valid : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_eye_rdata_valid : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dqsts1_d : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_invalid_dqs\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsts0_r\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsts1_r\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqts_r\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqts0_r\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_invalid_dqs_rr\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_wdir_r\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_wmove_r\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_rmove_r\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_rdir_r\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_ides_calib_d\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqs_r\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_invalid_dqs_r\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqs_rr\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsts0_rr\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsts1_rr\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqts_rr\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqts0_rr\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_rmove_r\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_ides_calib_d\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_read_line0 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_read_line3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_read_line1 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_of_rden_reg : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_of_rden : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_full : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_rr : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_done_r : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_done_rr : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_rmove_start : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_done_Z : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_r : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_wait_rr : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_wait_r : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_if_fifo_rst_Z : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_rmove_left_done_Z : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_done_Z : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_rmove_Z : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_rmove_left_flag_r : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_updata_dqs_ack_r : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_tus_pulse_r : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_tus_pulse_rr : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_tus_pulse_rrr : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.REQ_UPDATA_DLL\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_tus_pulse : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_dll_lock_r : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_dll_lock_rr : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_updata_dqs_req_Z : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_updata_dqs_finished_Z : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_done_r : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_read_cmd0 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_read_cmd : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_phy_wrdata_en_Z : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_phy_reset_n : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR2\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRITE_LEVELING\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE2\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.BURST_MODE_RECOVER\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.ZQCL\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.IDLE\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.RESET_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.CKE_EN\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.XPR_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.ZQCL_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR2_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE1_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.READ_CALIBRATION\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.EYE_SCAN\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.INIT_DONE\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_timer_go : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_repeat_done : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_start : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_init_rmove_start_Z : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_EN\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_DIS\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_DIS_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_IDLE\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_READ_DQ\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_RECHECK_DQ\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_DONE\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_complete_Z : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_phy_dqs : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_HOLD\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_IDLE\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK_WAIT1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RSEL_ADJ\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_DONE\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_hold_gen[0].hold_i\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].rburst_pos\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].rburst_neg\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].rburst_t_r\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].read_cal_done\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].read_adj\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].rburst_pos\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].rburst_neg\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].rburst_t_r\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].read_cal_done\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].read_adj\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_complete : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_read_cmd_wait_ov : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_lock_d2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_stop_d : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_pause : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_ready : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_dll_rsti : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_ddr_init_st_Z : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_uddcntln : std_logic ;
  signal gw3_top_u_eye_calib_eye_calib_rmove_r : std_logic ;
  signal gw3_top_u_eye_calib_eye_rdata_valid_r : std_logic ;
  signal gw3_top_u_eye_calib_eye_rdata_valid_rr : std_logic ;
  signal gw3_top_u_eye_calib_rmove_left_done_r : std_logic ;
  signal \gw3_top_u_eye_calib_c_s.WR_BURST\ : std_logic ;
  signal gw3_top_u_eye_calib_timeout_flg : std_logic ;
  signal gw3_top_u_eye_calib_timeout_flg_r : std_logic ;
  signal gw3_top_u_eye_calib_rmove_left_flag_Z : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_cmd_empty_Z : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_timing_ctrl_refresh_request_Z : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_20 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_21 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_22 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_23 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_24 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_25 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_26 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_27 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_28 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_29 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_30 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_31 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_32 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_20 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_20 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_21 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_22 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_21 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_22 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_23 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_24 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_23 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_24 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_25 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_26 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_25 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_26 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_27 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_28 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_27 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_28 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_29 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_30 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_29 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_30 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_31 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_32 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_31 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_32 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_33 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_34 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n169 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n170 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n171 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n172 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n165 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n166 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n167 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n168 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n161 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n162 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n163 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n164 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n157 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n158 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n159 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n160 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n153 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n154 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n155 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n156 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n149 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n150 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n151 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n152 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n145 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n146 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n147 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n148 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n141 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n142 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n143 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n144 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n137 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n138 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n139 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n140 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n133 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n134 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n135 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n136 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n129 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n130 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n131 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n132 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n125 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n126 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n127 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n128 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n121 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n122 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n123 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n124 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n117 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n118 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n119 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n120 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n113 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n114 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n115 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n116 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n109 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n110 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n111 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n112 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n105 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n106 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n107 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n108 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n101 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n102 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n103 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n104 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n97 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n98 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n99 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n100 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n93 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n94 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n95 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n96 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n89 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n90 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n91 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n92 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n85 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n86 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n87 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n88 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n81 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n82 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n83 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n84 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n77 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n78 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n79 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n80 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n73 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n74 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n75 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n76 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n69 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n70 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n71 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n72 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n65 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n66 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n67 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n68 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n61 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n62 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n63 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n64 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n57 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n58 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n59 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n60 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n53 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n54 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n55 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n56 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n49 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n50 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n51 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n52 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n45 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n46 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n47 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n48 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n41 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n42 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n43 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n44 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n37 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n38 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n39 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n40 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n33 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n34 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n35 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n36 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n29 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n30 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n31 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n32 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_mem_mem_0_7_0_DO3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_bchg : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_pchg : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n320 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n321 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n322 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n323 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n336 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n337 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n338 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n339 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n352 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n353 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n354 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n355 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n368 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n369 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n370 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n371 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n384 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n385 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n386 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n387 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n400 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n401 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n402 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n403 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n416 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n417 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n418 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n419 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n6 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n10 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n11 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n12 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n64 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n65 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n66 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n67 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n80 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n81 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n82 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n83 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n96 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n97 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n98 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n99 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n112 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n113 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n114 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n115 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n128 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n129 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n130 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n131 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n144 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n145 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n146 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n147 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n160 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n161 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n162 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n163 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n176 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n177 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n178 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n179 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n192 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n193 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n194 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n195 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n208 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n209 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n210 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n211 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n224 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n225 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n226 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n227 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n240 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n241 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n242 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n243 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n256 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n257 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n258 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n259 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n272 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n273 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n274 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n275 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n288 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n289 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n290 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n291 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n304 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n305 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n306 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n307 : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_58\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_57\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_56\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_63\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_62\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_61\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_60\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_67\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_66\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_65\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_64\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_row_in_tmp[0]_0_3_0_DO3\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_row_in_tmp[0]_0_3_0_DO2\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_69\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_68\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_30\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_32\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_34\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_36\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_38\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_40\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_42\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init\ : std_logic ;
  signal gw3_top_u_gwmc_top_mc_wrdata_dly_0 : std_logic ;
  signal gw3_top_u_gwmc_top_mc_wrdata_dly_0_9 : std_logic ;
  signal gw3_top_u_gwmc_top_mc_wrdata_dly_0_10 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n137 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n137_1 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n136 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n136_1 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n135 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n135_1 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n134 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n134_1 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n133 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n133_1 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n132 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n132_1 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n131 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n131_1 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n130 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n130_1 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n71 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n71_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n70 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n70_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n69 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n69_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n68 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n68_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n67 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n67_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n66 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n66_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n65 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n65_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n252 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n252_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n251 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n251_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n250 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n250_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n249 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n249_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n248 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n248_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n247 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n247_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n246 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n246_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n433 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n433_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n432 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n432_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n431 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n431_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n430 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n430_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n429 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n429_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n428 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n428_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n427 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n427_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n289 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n289_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n288 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n288_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n287 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n287_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n286 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n286_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n285 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n285_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n284 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n284_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n283 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n283_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n501 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n501_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n500 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n500_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n499 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n499_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n498 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n498_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n497 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n497_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n496 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n496_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n495 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n495_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1380 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1380_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1379 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1379_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1378 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1378_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1377 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1377_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1376 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1376_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1375 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1375_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1374 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1374_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1430 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1430_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1429 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1429_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1428 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1428_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1427 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1427_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1426 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1426_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1425 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1425_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1424 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1424_2 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n31 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n31_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n30 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n30_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n29 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n29_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n28 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n28_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_0 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_1 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_2 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n39 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n39_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n38 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n38_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n37 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n37_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n36 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n36_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n35 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n35_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n34 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n34_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n195 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n195_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n194 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n194_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n193 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n193_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n192 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n192_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n191 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n191_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n190 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n190_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n189 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n189_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n188 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n188_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n212 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n212_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n211 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n211_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n210 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n210_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n209 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n209_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n208 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n208_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n207 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n207_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n206 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n206_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n205 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n205_3 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.LEFT_EDGE_MOVE\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.RIGHT_MOVE\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.CENTER_POSITION\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.EYE_CALIB_STOP\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.IDLE\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.REQ_UPDATA_DQS\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.IDLE\ : std_logic ;
  signal \gw3_top_u_eye_calib_c_s.WR_CONTI\ : std_logic ;
  signal \gw3_top_u_eye_calib_c_s.RD_BURST\ : std_logic ;
  signal \gw3_top_u_eye_calib_c_s.RD_CONTI\ : std_logic ;
  signal \gw3_top_u_eye_calib_c_s.WAIT_RMOVE\ : std_logic ;
  signal \gw3_top_u_eye_calib_c_s.IDLE\ : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n18 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n18_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n19 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n19_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n20 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n20_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n21 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n21_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n442 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n442_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n443 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n443_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n444 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n446 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n463 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n463_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n464 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n464_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n465 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n465_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n466 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n466_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n467 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n467_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n468 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n468_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n469 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n469_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n470 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n470_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n471 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n471_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n472 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n472_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n473 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n473_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n474 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n474_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n475 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n475_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n476 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n478 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n652 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n652_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n653 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n653_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n654 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n654_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n655 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n655_3 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n45\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n45_3\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n46\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n46_3\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n47\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n47_3\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n48\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n48_3\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n49\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n49_3\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n45\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n45_3\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n46\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n46_3\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n47\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n47_3\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n48\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n48_3\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n49\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n49_3\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n52 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n52_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n53 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n53_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n54 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n54_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n55 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n55_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n56 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n56_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n57 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n57_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n58 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n58_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n59 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n60 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n52_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n52_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n53_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n53_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n54_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n54_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n55_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n55_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n56_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n56_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n57_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n57_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n58_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n58_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n273 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n273_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n274 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n274_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n275 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n275_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n276 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n276_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n277 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n277_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n278 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n278_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n279 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n279_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n454 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n454_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n455 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n455_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n456 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n456_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n457 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n457_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n458 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n458_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n459 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n459_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n460 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n460_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n353 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n353_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n354 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n354_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n355 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n355_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n356 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n356_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n357 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n357_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n358 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n358_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n359 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n359_3 : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_59\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_60\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_61\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_62\ : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n255 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n255_21 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n255_22 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n255_23 : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_64\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_66\ : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n255_25 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n255_27 : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init_16\ : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n255_29 : std_logic ;
  signal gw3_top_u_eye_calib_n4765 : std_logic ;
  signal gw3_top_u_eye_calib_n4765_23 : std_logic ;
  signal gw3_top_u_eye_calib_n4765_25 : std_logic ;
  signal gw3_top_u_eye_calib_n4765_27 : std_logic ;
  signal gw3_top_u_eye_calib_n4765_29 : std_logic ;
  signal gw3_top_u_eye_calib_n4765_31 : std_logic ;
  signal gw3_top_u_eye_calib_n4765_33 : std_logic ;
  signal gw3_top_u_eye_calib_n5321 : std_logic ;
  signal gw3_top_u_eye_calib_n5321_23 : std_logic ;
  signal gw3_top_u_eye_calib_n5321_25 : std_logic ;
  signal gw3_top_u_eye_calib_n5321_27 : std_logic ;
  signal gw3_top_u_eye_calib_n5321_29 : std_logic ;
  signal gw3_top_u_eye_calib_n5321_31 : std_logic ;
  signal gw3_top_u_eye_calib_n5321_33 : std_logic ;
  signal gw3_top_n7 : std_logic ;
  signal gw3_top_n10 : std_logic ;
  signal gw3_top_n26 : std_logic ;
  signal gw3_top_n27 : std_logic ;
  signal gw3_top_n28 : std_logic ;
  signal gw3_top_n32 : std_logic ;
  signal gw3_top_n33 : std_logic ;
  signal gw3_top_n34 : std_logic ;
  signal gw3_top_n35 : std_logic ;
  signal gw3_top_n39 : std_logic ;
  signal gw3_top_n40 : std_logic ;
  signal gw3_top_n41 : std_logic ;
  signal gw3_top_n42 : std_logic ;
  signal gw3_top_n43 : std_logic ;
  signal gw3_top_n44 : std_logic ;
  signal gw3_top_n45 : std_logic ;
  signal gw3_top_n46 : std_logic ;
  signal gw3_top_n47 : std_logic ;
  signal gw3_top_n48 : std_logic ;
  signal gw3_top_n49 : std_logic ;
  signal gw3_top_n50 : std_logic ;
  signal gw3_top_n51 : std_logic ;
  signal gw3_top_n52 : std_logic ;
  signal gw3_top_n53 : std_logic ;
  signal gw3_top_n54 : std_logic ;
  signal gw3_top_n55 : std_logic ;
  signal gw3_top_n56 : std_logic ;
  signal gw3_top_n57 : std_logic ;
  signal gw3_top_n58 : std_logic ;
  signal gw3_top_n59 : std_logic ;
  signal gw3_top_n60 : std_logic ;
  signal gw3_top_n61 : std_logic ;
  signal gw3_top_n62 : std_logic ;
  signal gw3_top_n63 : std_logic ;
  signal gw3_top_n64 : std_logic ;
  signal gw3_top_n65 : std_logic ;
  signal gw3_top_n66 : std_logic ;
  signal gw3_top_n67 : std_logic ;
  signal gw3_top_n68 : std_logic ;
  signal gw3_top_n69 : std_logic ;
  signal gw3_top_n70 : std_logic ;
  signal gw3_top_n71 : std_logic ;
  signal gw3_top_n72 : std_logic ;
  signal gw3_top_n73 : std_logic ;
  signal gw3_top_n75 : std_logic ;
  signal gw3_top_n76 : std_logic ;
  signal gw3_top_n77 : std_logic ;
  signal gw3_top_n78 : std_logic ;
  signal gw3_top_n79 : std_logic ;
  signal gw3_top_n80 : std_logic ;
  signal gw3_top_n81 : std_logic ;
  signal gw3_top_n82 : std_logic ;
  signal gw3_top_n83 : std_logic ;
  signal gw3_top_n84 : std_logic ;
  signal gw3_top_n85 : std_logic ;
  signal gw3_top_n86 : std_logic ;
  signal gw3_top_n87 : std_logic ;
  signal gw3_top_n88 : std_logic ;
  signal gw3_top_n89 : std_logic ;
  signal gw3_top_n90 : std_logic ;
  signal gw3_top_n91 : std_logic ;
  signal gw3_top_n92 : std_logic ;
  signal gw3_top_n93 : std_logic ;
  signal gw3_top_n94 : std_logic ;
  signal gw3_top_n95 : std_logic ;
  signal gw3_top_n96 : std_logic ;
  signal gw3_top_n97 : std_logic ;
  signal gw3_top_n98 : std_logic ;
  signal gw3_top_n100 : std_logic ;
  signal gw3_top_n101 : std_logic ;
  signal gw3_top_n102 : std_logic ;
  signal gw3_top_n103 : std_logic ;
  signal gw3_top_n105 : std_logic ;
  signal gw3_top_n106 : std_logic ;
  signal gw3_top_n107 : std_logic ;
  signal gw3_top_n108 : std_logic ;
  signal gw3_top_n109 : std_logic ;
  signal gw3_top_n110 : std_logic ;
  signal gw3_top_n111 : std_logic ;
  signal gw3_top_n112 : std_logic ;
  signal gw3_top_n113 : std_logic ;
  signal gw3_top_n114 : std_logic ;
  signal gw3_top_n115 : std_logic ;
  signal gw3_top_n116 : std_logic ;
  signal gw3_top_n117 : std_logic ;
  signal gw3_top_n118 : std_logic ;
  signal gw3_top_n119 : std_logic ;
  signal gw3_top_n120 : std_logic ;
  signal gw3_top_n121 : std_logic ;
  signal gw3_top_n122 : std_logic ;
  signal gw3_top_n123 : std_logic ;
  signal gw3_top_n124 : std_logic ;
  signal gw3_top_n125 : std_logic ;
  signal gw3_top_n126 : std_logic ;
  signal gw3_top_n127 : std_logic ;
  signal gw3_top_n128 : std_logic ;
  signal gw3_top_n129 : std_logic ;
  signal gw3_top_n130 : std_logic ;
  signal gw3_top_n131 : std_logic ;
  signal gw3_top_n132 : std_logic ;
  signal gw3_top_n133 : std_logic ;
  signal gw3_top_n134 : std_logic ;
  signal gw3_top_n135 : std_logic ;
  signal gw3_top_n136 : std_logic ;
  signal gw3_top_n137 : std_logic ;
  signal gw3_top_n139 : std_logic ;
  signal gw3_top_n140 : std_logic ;
  signal gw3_top_n141 : std_logic ;
  signal gw3_top_n142 : std_logic ;
  signal gw3_top_n143 : std_logic ;
  signal gw3_top_n144 : std_logic ;
  signal gw3_top_n145 : std_logic ;
  signal gw3_top_n146 : std_logic ;
  signal gw3_top_n147 : std_logic ;
  signal gw3_top_n148 : std_logic ;
  signal gw3_top_n149 : std_logic ;
  signal gw3_top_n150 : std_logic ;
  signal gw3_top_n151 : std_logic ;
  signal gw3_top_n152 : std_logic ;
  signal gw3_top_n153 : std_logic ;
  signal gw3_top_n154 : std_logic ;
  signal gw3_top_n155 : std_logic ;
  signal gw3_top_n156 : std_logic ;
  signal gw3_top_n157 : std_logic ;
  signal gw3_top_n158 : std_logic ;
  signal gw3_top_n159 : std_logic ;
  signal gw3_top_n160 : std_logic ;
  signal gw3_top_n161 : std_logic ;
  signal gw3_top_n162 : std_logic ;
  signal gw3_top_n164 : std_logic ;
  signal gw3_top_n165 : std_logic ;
  signal gw3_top_n166 : std_logic ;
  signal gw3_top_n167 : std_logic ;
  signal gw3_top_u_gwmc_top_n74 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n39 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n174 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n484 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n491 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1231 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n885 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n901 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_w : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_y : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_Z : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_ref_Z : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1022 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1347 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1355 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1360 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_timing_ctrl_n26 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wfull_val : std_logic ;
  signal gw3_top_u_ddr_phy_top_n264 : std_logic ;
  signal gw3_top_u_ddr_phy_top_n265 : std_logic ;
  signal gw3_top_u_ddr_phy_top_n267 : std_logic ;
  signal gw3_top_u_ddr_phy_top_n1036 : std_logic ;
  signal gw3_top_u_ddr_phy_top_n1053 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n66 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n73 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n80 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n87 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n305 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n315 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n295\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_invalid_wdata_en_Z : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_n344 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_n387 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_n406 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n108 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n63 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n109 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n171 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n352 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n86 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n93 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n108 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n125 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n126 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n127 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n128 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n129 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n130 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n131 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n132 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n319 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n337 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n338 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n339 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n340 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n341 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n342 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n343 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n344 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n531 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n129 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n144 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n147 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n148 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n149 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n150 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n151 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n152 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n153 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n154 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n213 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n214 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n215 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n216 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n217 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n218 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n219 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n220 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n86 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n154 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n336 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n339 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n446 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_cke_en : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1017 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1792 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1808 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].rburst_t\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1870 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1883 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1946 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2028 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2083 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2092 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].rburst_t\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2279 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2292 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2355 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2437 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2492 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2501 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2693 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n19 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n92 : std_logic ;
  signal gw3_top_u_eye_calib_n3971 : std_logic ;
  signal gw3_top_u_eye_calib_n5507 : std_logic ;
  signal gw3_top_u_eye_calib_n4139 : std_logic ;
  signal gw3_top_u_eye_calib_n4140 : std_logic ;
  signal gw3_top_u_eye_calib_n4301 : std_logic ;
  signal gw3_top_u_eye_calib_n4367 : std_logic ;
  signal gw3_top_u_eye_calib_n4433 : std_logic ;
  signal gw3_top_u_eye_calib_n4697 : std_logic ;
  signal gw3_top_u_eye_calib_n4763 : std_logic ;
  signal gw3_top_u_eye_calib_n4857 : std_logic ;
  signal gw3_top_u_eye_calib_n4923 : std_logic ;
  signal gw3_top_u_eye_calib_n4989 : std_logic ;
  signal gw3_top_u_eye_calib_n5121 : std_logic ;
  signal gw3_top_u_eye_calib_n5187 : std_logic ;
  signal gw3_top_u_eye_calib_n5253 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1967 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1968 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1969 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1970 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2376 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2377 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2378 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2379 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_sys_reset_Z : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n250 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_repeat_done_6 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_cmd_empty : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_7 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_6 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_5 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_4 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_2 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_1 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_0 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_timing_ctrl_sre_accepted : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_realtime_dllcode_rr_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_realtime_dllcode_rr_15 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_dqs_rmove_cnt_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_readback_check_0 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_19 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_readback_check_1 : std_logic ;
  signal gw3_top_u_eye_calib_row1_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_flag_d_0 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n_s.LEFT_EDGE_MOVE\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n_s.CENTER_POSITION\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n_s.EYE_CALIB_STOP\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n_s.REQ_UPDATA_DLL\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n_s.REQ_UPDATA_DQS\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_MODE_CLOSE1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_MODE_CLOSE2\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.BURST_MODE_RECOVER\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.RESET_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.XPR_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_MODE_CLOSE1_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.READ_CALIBRATION\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.EYE_SCAN\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.INIT_DONE\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_PRECHARGE\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_HOLD\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_PRECHARGE_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RBURST_CHECK\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RBURST_CHECK_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RBURST_CHECK_WAIT1\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RSEL_ADJ\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_DONE\ : std_logic ;
  signal \gw3_top_u_eye_calib_n_s.WR_BURST\ : std_logic ;
  signal \gw3_top_u_eye_calib_n_s.WR_CONTI\ : std_logic ;
  signal \gw3_top_u_eye_calib_n_s.RD_CONTI\ : std_logic ;
  signal \gw3_top_u_eye_calib_n_s.WAIT_RMOVE\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_flag_d_0_16 : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_UPDATA_DQS_WAITE\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_READ\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_IDLE\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_REF\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_SREI\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_WR\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_RD\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT2WR\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2REF\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2SRE\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_W2R\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2AW\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2AR\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT2RD\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_RP2REF\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_RP2SRE\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_R2W\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_RP2AW\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_RP2AR\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_SREE\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_EN\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ADJ_WAIT\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_IDLE\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_RECHECK_DQ\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ADJ_DQS\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_1 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_0 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_awfull_val : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n193 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n405 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_flag_d_1 : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_70\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_72\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_74\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_76\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_78\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_80\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_82\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_84\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init_15\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init_17\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_29\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_31\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_33\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_35\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_37\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_39\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_41\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_43\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_45\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_47\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_49\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_51\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_53\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_55\ : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_0 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wbinnext_0 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_rbinnext_0\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_wbinnext_0\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_rbinnext_0\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_wbinnext_0\ : std_logic ;
  signal gw3_top_u_eye_calib_n4768 : std_logic ;
  signal gw3_top_u_eye_calib_n5324 : std_logic ;
  signal gw3_top_u_eye_calib_col1_3 : std_logic ;
  signal gw3_top_u_eye_calib_n4101 : std_logic ;
  signal gw3_top_u_eye_calib_n4099 : std_logic ;
  signal gw3_top_u_eye_calib_n3948 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n332 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n331 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n330 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n329 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n328 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n326 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n325 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n365 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n153 : std_logic ;
  signal gw3_top_u_eye_calib_n4199 : std_logic ;
  signal gw3_top_u_eye_calib_n4196 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2620 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2619 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2618 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2465 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2464 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2462 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2461 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2460 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2459 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2458 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2456 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2407 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2405 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2401 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2211 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2210 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2209 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2056 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2055 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2053 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2052 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2051 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2050 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2049 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2047 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1998 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1996 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1992 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1750 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1745 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1337 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1100 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1099 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1098 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1097 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1096 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1094 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n430 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n425 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n218 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n213 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1031 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n324 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n391 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n179 : std_logic ;
  signal gw3_top_u_eye_calib_n4162 : std_logic ;
  signal gw3_top_n8 : std_logic ;
  signal gw3_top_n9 : std_logic ;
  signal gw3_top_n12 : std_logic ;
  signal gw3_top_n13 : std_logic ;
  signal gw3_top_n14 : std_logic ;
  signal gw3_top_n15 : std_logic ;
  signal gw3_top_n16 : std_logic ;
  signal gw3_top_n17 : std_logic ;
  signal gw3_top_n18 : std_logic ;
  signal gw3_top_n19 : std_logic ;
  signal gw3_top_n20 : std_logic ;
  signal gw3_top_n21 : std_logic ;
  signal gw3_top_n22 : std_logic ;
  signal gw3_top_n23 : std_logic ;
  signal gw3_top_n24 : std_logic ;
  signal gw3_top_n25 : std_logic ;
  signal gw3_top_n29 : std_logic ;
  signal gw3_top_n30 : std_logic ;
  signal gw3_top_n31 : std_logic ;
  signal gw3_top_n36 : std_logic ;
  signal gw3_top_n37 : std_logic ;
  signal gw3_top_n38 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n298 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n297 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n296 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n55 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n51 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n49 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n48 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n47 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n45 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1042 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1041 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1039 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1038 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1037 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1036 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1035 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1034 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1033 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n188 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n302 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n135 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n105 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n103 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n102 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n100 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n98 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n51 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n46 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n31 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n21 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n132 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n131 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n130 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n129 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n128 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n127 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n126 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n125 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n124 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n123 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n122 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n121 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n120 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n119 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n118 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n117 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n116 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n115 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n114 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n113 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n112 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n111 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n110 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n109 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n108 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n107 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n106 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n105 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n104 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n103 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n102 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n101 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n100 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n99 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n98 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n97 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n96 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n95 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n94 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n93 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n92 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n91 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n90 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n89 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n88 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n87 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n86 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n85 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n84 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n83 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n82 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n81 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n80 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n79 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n78 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n77 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n76 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n75 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n74 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n73 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n72 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n71 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n70 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n69 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n68 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n67 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n66 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n65 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n64 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n63 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n62 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n61 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n60 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n59 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n58 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n57 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n56 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n55 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n54 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n53 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n52 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n51 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n50 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n49 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n48 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n47 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n46 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n45 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n44 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n43 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n42 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n41 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n40 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n39 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n38 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n37 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n36 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n35 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n34 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n33 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n32 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n31 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n30 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n29 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n28 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n27 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n26 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n25 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n24 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n23 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n22 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n21 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n20 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n19 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n18 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n17 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n16 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n15 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n14 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n13 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n12 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n11 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n10 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n9 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n8 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n7 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n6 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_rd_data0_n5 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_timing_ctrl_n38 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_timing_ctrl_n36 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_timing_ctrl_n35 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_timing_ctrl_n13 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n34 : std_logic ;
  signal gw3_top_n169 : std_logic ;
  signal gw3_top_n170 : std_logic ;
  signal gw3_top_n171 : std_logic ;
  signal gw3_top_n172 : std_logic ;
  signal gw3_top_n173 : std_logic ;
  signal gw3_top_n174 : std_logic ;
  signal gw3_top_n175 : std_logic ;
  signal gw3_top_n176 : std_logic ;
  signal gw3_top_n177 : std_logic ;
  signal gw3_top_n178 : std_logic ;
  signal gw3_top_n179 : std_logic ;
  signal gw3_top_n180 : std_logic ;
  signal gw3_top_n181 : std_logic ;
  signal gw3_top_n182 : std_logic ;
  signal gw3_top_n183 : std_logic ;
  signal gw3_top_n184 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n335 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n333 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n241 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n955 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2179 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2588 : std_logic ;
  signal gw3_top_u_eye_calib_n4102 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1192 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1190 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1189 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1187 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1033 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1032 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n161 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n162 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n163 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n165 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n166 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n167 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n168 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n169 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n170 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n171 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n172 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n173 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n174 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n176 : std_logic ;
  signal gw3_top_u_eye_calib_n4226 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n59 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_timing_ctrl_n37 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_timing_ctrl_n12 : std_logic ;
  signal gw3_top_u_eye_calib_n5324_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1122 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.RIGHT_MOVE_8\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.CENTER_POSITION_8\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.REQ_UPDATA_DQS_8\ : std_logic ;
  signal \gw3_top_u_eye_calib_c_s.WR_CONTI_8\ : std_logic ;
  signal \gw3_top_u_eye_calib_c_s.WAIT_RMOVE_8\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1900 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1899 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1898 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1926 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1954 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2309 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2308 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2307 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2335 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2363 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2362 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2361 : std_logic ;
  signal gw3_top_n39_4 : std_logic ;
  signal gw3_top_n41_4 : std_logic ;
  signal gw3_top_n42_4 : std_logic ;
  signal gw3_top_n43_4 : std_logic ;
  signal gw3_top_n44_4 : std_logic ;
  signal gw3_top_n45_4 : std_logic ;
  signal gw3_top_n48_4 : std_logic ;
  signal gw3_top_n49_4 : std_logic ;
  signal gw3_top_n56_4 : std_logic ;
  signal gw3_top_n57_4 : std_logic ;
  signal gw3_top_n59_4 : std_logic ;
  signal gw3_top_n60_4 : std_logic ;
  signal gw3_top_n73_4 : std_logic ;
  signal gw3_top_n83_4 : std_logic ;
  signal gw3_top_n93_4 : std_logic ;
  signal gw3_top_n97_4 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n893 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n901_4 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_Z_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_sre_Z : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_act_one_bank : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_4 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_6 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_7 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1347_4 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_timing_ctrl_n26_4 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_raddr_f_0 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24_4 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wfull_val_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_mux_odt_1 : std_logic ;
  signal gw3_top_u_ddr_phy_top_n264_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_n265_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_n267_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_n1036_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n305_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n305_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n315_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n315_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_6 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n171_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n125_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n126_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n127_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n130_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n319_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n319_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n319_6 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n319_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n337_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n338_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n339_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n342_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n531_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n531_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n531_6 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n531_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n129_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n336_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n336_6 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n339_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n339_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n446_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1017_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1017_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1017_6 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1364 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1808_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1808_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n3128 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n3128_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2028_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2028_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2083_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2083_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2203 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n3132 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n3132_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2437_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2437_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2492_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2492_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2693_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n92_6 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n92_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n92_8 : std_logic ;
  signal gw3_top_u_eye_calib_n4139_6 : std_logic ;
  signal gw3_top_u_eye_calib_n4301_32 : std_logic ;
  signal gw3_top_u_eye_calib_n4301_33 : std_logic ;
  signal gw3_top_u_eye_calib_n4301_34 : std_logic ;
  signal gw3_top_u_eye_calib_n4301_35 : std_logic ;
  signal gw3_top_u_eye_calib_n4367_24 : std_logic ;
  signal gw3_top_u_eye_calib_n4367_25 : std_logic ;
  signal gw3_top_u_eye_calib_n4367_26 : std_logic ;
  signal gw3_top_u_eye_calib_n4433_32 : std_logic ;
  signal gw3_top_u_eye_calib_n4433_33 : std_logic ;
  signal gw3_top_u_eye_calib_n4499 : std_logic ;
  signal gw3_top_u_eye_calib_n4565 : std_logic ;
  signal gw3_top_u_eye_calib_n4565_37 : std_logic ;
  signal gw3_top_u_eye_calib_n4697_40 : std_logic ;
  signal gw3_top_u_eye_calib_n4697_41 : std_logic ;
  signal gw3_top_u_eye_calib_n4697_42 : std_logic ;
  signal gw3_top_u_eye_calib_n4697_43 : std_logic ;
  signal gw3_top_u_eye_calib_n4857_36 : std_logic ;
  signal gw3_top_u_eye_calib_n4857_37 : std_logic ;
  signal gw3_top_u_eye_calib_n4857_38 : std_logic ;
  signal gw3_top_u_eye_calib_n4857_39 : std_logic ;
  signal gw3_top_u_eye_calib_n4923_36 : std_logic ;
  signal gw3_top_u_eye_calib_n4923_37 : std_logic ;
  signal gw3_top_u_eye_calib_n4923_38 : std_logic ;
  signal gw3_top_u_eye_calib_n4989_53 : std_logic ;
  signal gw3_top_u_eye_calib_n4989_54 : std_logic ;
  signal gw3_top_u_eye_calib_n5055 : std_logic ;
  signal gw3_top_u_eye_calib_n5121_36 : std_logic ;
  signal gw3_top_u_eye_calib_n5121_37 : std_logic ;
  signal gw3_top_u_eye_calib_n5253_36 : std_logic ;
  signal gw3_top_u_eye_calib_n5253_37 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1967_27 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1967_28 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1968_24 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1968_25 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1969_23 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1969_24 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1970_24 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1970_25 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2376_26 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2376_27 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2377_24 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2377_25 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2378_23 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2378_24 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2379_24 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2379_25 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_cmd_empty_6 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_cmd_empty_7 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_7_9 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_3_9 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_10 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_tWTP_cnt_2 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_tCKESR_cnt_2 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_gen[0].cor_cnt_7\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_timer_cnt0_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_11 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_9_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_flag_d_1_18 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n_s.REQ_UPDATA_DLL_11\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n_s.REQ_UPDATA_DLL_12\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_24\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_25\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_23\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_25\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_23\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_24\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN_23\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN_24\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.EYE_SCAN_26\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_18\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_19\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_20\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_22\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_23\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_24\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_21\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_22\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_23\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_21\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_22\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_PRECHARGE_23\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RBURST_CHECK_21\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RSEL_ADJ_21\ : std_logic ;
  signal \gw3_top_u_eye_calib_n_s.WR_BURST_11\ : std_logic ;
  signal \gw3_top_u_eye_calib_n_s.WR_BURST_12\ : std_logic ;
  signal \gw3_top_u_eye_calib_n_s.RD_BURST\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_flag_d_0_17 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_flag_d_0_18 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_flag_d_0_19 : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_37\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_38\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_READ_37\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_READ_38\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_IDLE_35\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_IDLE_36\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_REF_38\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_SREI_39\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_WR_40\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_WR_41\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_RD_39\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2REF_36\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_W2R_37\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2AR_36\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_RP2REF_36\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_R2W_36\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_R2W_38\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_WAIT_18\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ADJ_DQS_18\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_5_17 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_5_18 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_4_18 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_3_17 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_2_18 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_0_17 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n193_37 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n405_37 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_flag_d_1_20 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_flag_d_1_21 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_rbin_next_3 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_2 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wbinnext_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wbinnext_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wbinnext_4 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_rbinnext_0_8\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_rbinnext_0_8\ : std_logic ;
  signal gw3_top_u_eye_calib_col1_3_7 : std_logic ;
  signal gw3_top_u_eye_calib_n4100 : std_logic ;
  signal gw3_top_u_eye_calib_n3947 : std_logic ;
  signal gw3_top_u_eye_calib_n3945 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n329_6 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n365_38 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n365_39 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n153_38 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n153_39 : std_logic ;
  signal gw3_top_u_eye_calib_n4198 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2618_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2618_8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2463 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2461_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2459_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2457 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2408 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2406 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2404 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2402 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2209_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2209_8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2054 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2052_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2050_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2048 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1999 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1997 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1995 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1993 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1749 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1747 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1336 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1097_8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1096_8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n432 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n429 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n427 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n220 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n217 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n215 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1031_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n391_6 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n179_6 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n298_8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n54 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n53 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n52 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n50 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n48_6 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n46 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n44 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1040 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1038_6 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1034_6 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n190 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n189 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n302_6 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n107 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n104 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n102_7 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_timing_ctrl_n36_7 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_timing_ctrl_n35_7 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n34_6 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2179_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2588_7 : std_logic ;
  signal gw3_top_u_eye_calib_n4102_8 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1191 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1189_6 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1188 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n164 : std_logic ;
  signal gw3_top_u_eye_calib_n4226_6 : std_logic ;
  signal gw3_top_u_eye_calib_n4226_7 : std_logic ;
  signal gw3_top_u_eye_calib_n4226_8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1953 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_w_6 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_w_7 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_y_5 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1347_6 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wfull_val_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_10 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_11 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_12 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n129_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n129_6 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1017_8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2693_6 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2693_7 : std_logic ;
  signal gw3_top_u_eye_calib_n4139_7 : std_logic ;
  signal gw3_top_u_eye_calib_n4301_36 : std_logic ;
  signal gw3_top_u_eye_calib_n4301_38 : std_logic ;
  signal gw3_top_u_eye_calib_n4301_39 : std_logic ;
  signal gw3_top_u_eye_calib_n4301_40 : std_logic ;
  signal gw3_top_u_eye_calib_n4301_41 : std_logic ;
  signal gw3_top_u_eye_calib_n4301_42 : std_logic ;
  signal gw3_top_u_eye_calib_n4301_43 : std_logic ;
  signal gw3_top_u_eye_calib_n4301_44 : std_logic ;
  signal gw3_top_u_eye_calib_n4301_45 : std_logic ;
  signal gw3_top_u_eye_calib_n4301_46 : std_logic ;
  signal gw3_top_u_eye_calib_n4301_47 : std_logic ;
  signal gw3_top_u_eye_calib_n4301_48 : std_logic ;
  signal gw3_top_u_eye_calib_n4367_27 : std_logic ;
  signal gw3_top_u_eye_calib_n4367_30 : std_logic ;
  signal gw3_top_u_eye_calib_n4367_31 : std_logic ;
  signal gw3_top_u_eye_calib_n4367_32 : std_logic ;
  signal gw3_top_u_eye_calib_n4433_34 : std_logic ;
  signal gw3_top_u_eye_calib_n4433_35 : std_logic ;
  signal gw3_top_u_eye_calib_n4433_36 : std_logic ;
  signal gw3_top_u_eye_calib_n4433_37 : std_logic ;
  signal gw3_top_u_eye_calib_n4433_38 : std_logic ;
  signal gw3_top_u_eye_calib_n4433_39 : std_logic ;
  signal gw3_top_u_eye_calib_n4499_38 : std_logic ;
  signal gw3_top_u_eye_calib_n4499_39 : std_logic ;
  signal gw3_top_u_eye_calib_n4499_41 : std_logic ;
  signal gw3_top_u_eye_calib_n4565_38 : std_logic ;
  signal gw3_top_u_eye_calib_n4565_39 : std_logic ;
  signal gw3_top_u_eye_calib_n4565_40 : std_logic ;
  signal gw3_top_u_eye_calib_n4697_44 : std_logic ;
  signal gw3_top_u_eye_calib_n4697_45 : std_logic ;
  signal gw3_top_u_eye_calib_n4697_46 : std_logic ;
  signal gw3_top_u_eye_calib_n4697_47 : std_logic ;
  signal gw3_top_u_eye_calib_n4697_48 : std_logic ;
  signal gw3_top_u_eye_calib_n4697_49 : std_logic ;
  signal gw3_top_u_eye_calib_n4697_50 : std_logic ;
  signal gw3_top_u_eye_calib_n4857_40 : std_logic ;
  signal gw3_top_u_eye_calib_n4857_41 : std_logic ;
  signal gw3_top_u_eye_calib_n4857_42 : std_logic ;
  signal gw3_top_u_eye_calib_n4857_43 : std_logic ;
  signal gw3_top_u_eye_calib_n4857_44 : std_logic ;
  signal gw3_top_u_eye_calib_n4857_46 : std_logic ;
  signal gw3_top_u_eye_calib_n4857_47 : std_logic ;
  signal gw3_top_u_eye_calib_n4923_39 : std_logic ;
  signal gw3_top_u_eye_calib_n4923_40 : std_logic ;
  signal gw3_top_u_eye_calib_n4923_41 : std_logic ;
  signal gw3_top_u_eye_calib_n4923_42 : std_logic ;
  signal gw3_top_u_eye_calib_n4923_43 : std_logic ;
  signal gw3_top_u_eye_calib_n4923_44 : std_logic ;
  signal gw3_top_u_eye_calib_n4923_46 : std_logic ;
  signal gw3_top_u_eye_calib_n4923_47 : std_logic ;
  signal gw3_top_u_eye_calib_n4989_55 : std_logic ;
  signal gw3_top_u_eye_calib_n4989_56 : std_logic ;
  signal gw3_top_u_eye_calib_n4989_57 : std_logic ;
  signal gw3_top_u_eye_calib_n4989_58 : std_logic ;
  signal gw3_top_u_eye_calib_n5055_38 : std_logic ;
  signal gw3_top_u_eye_calib_n5055_39 : std_logic ;
  signal gw3_top_u_eye_calib_n5055_40 : std_logic ;
  signal gw3_top_u_eye_calib_n5055_41 : std_logic ;
  signal gw3_top_u_eye_calib_n5121_38 : std_logic ;
  signal gw3_top_u_eye_calib_n5121_41 : std_logic ;
  signal gw3_top_u_eye_calib_n5253_38 : std_logic ;
  signal gw3_top_u_eye_calib_n5253_39 : std_logic ;
  signal gw3_top_u_eye_calib_n5253_40 : std_logic ;
  signal gw3_top_u_eye_calib_n5253_41 : std_logic ;
  signal gw3_top_u_eye_calib_n5253_42 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1967_29 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1968_26 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2377_26 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2377_27 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2379_26 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_11 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_12 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7_11 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_28\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_29\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_24\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_25\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_24\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_25\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_26\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_26\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_27\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_25\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN_25\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_21\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_22\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_23\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_24\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_25\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE_19\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE_20\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_26\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_27\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_24\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_25\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RBURST_CHECK_22\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RBURST_CHECK_23\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RSEL_ADJ_22\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_flag_d_0_20 : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_40\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_41\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_43\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_44\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_READ_39\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_READ_40\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_REF_39\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_SREI_40\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_WR_42\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_RD_40\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_RD_41\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_W2R_38\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2AW_37\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_5_19 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_5_20 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_2_20 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_0_18 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n391_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n179_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n298_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n298_10 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1036_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2179_8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2179_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2179_10 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2179_11 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2588_8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2588_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2588_10 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2588_11 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_13 : std_logic ;
  signal gw3_top_u_eye_calib_n4301_49 : std_logic ;
  signal gw3_top_u_eye_calib_n4301_50 : std_logic ;
  signal gw3_top_u_eye_calib_n4301_51 : std_logic ;
  signal gw3_top_u_eye_calib_n4301_52 : std_logic ;
  signal gw3_top_u_eye_calib_n4301_53 : std_logic ;
  signal gw3_top_u_eye_calib_n4301_54 : std_logic ;
  signal gw3_top_u_eye_calib_n4301_55 : std_logic ;
  signal gw3_top_u_eye_calib_n4367_33 : std_logic ;
  signal gw3_top_u_eye_calib_n4367_34 : std_logic ;
  signal gw3_top_u_eye_calib_n4367_35 : std_logic ;
  signal gw3_top_u_eye_calib_n4367_36 : std_logic ;
  signal gw3_top_u_eye_calib_n4367_37 : std_logic ;
  signal gw3_top_u_eye_calib_n4367_38 : std_logic ;
  signal gw3_top_u_eye_calib_n4367_39 : std_logic ;
  signal gw3_top_u_eye_calib_n4433_41 : std_logic ;
  signal gw3_top_u_eye_calib_n4499_42 : std_logic ;
  signal gw3_top_u_eye_calib_n4499_43 : std_logic ;
  signal gw3_top_u_eye_calib_n4565_41 : std_logic ;
  signal gw3_top_u_eye_calib_n4565_42 : std_logic ;
  signal gw3_top_u_eye_calib_n4857_48 : std_logic ;
  signal gw3_top_u_eye_calib_n4857_49 : std_logic ;
  signal gw3_top_u_eye_calib_n4857_50 : std_logic ;
  signal gw3_top_u_eye_calib_n4857_51 : std_logic ;
  signal gw3_top_u_eye_calib_n4923_48 : std_logic ;
  signal gw3_top_u_eye_calib_n4923_49 : std_logic ;
  signal gw3_top_u_eye_calib_n4923_50 : std_logic ;
  signal gw3_top_u_eye_calib_n4923_52 : std_logic ;
  signal gw3_top_u_eye_calib_n4923_53 : std_logic ;
  signal gw3_top_u_eye_calib_n4923_54 : std_logic ;
  signal gw3_top_u_eye_calib_n4923_55 : std_logic ;
  signal gw3_top_u_eye_calib_n4923_57 : std_logic ;
  signal gw3_top_u_eye_calib_n4989_59 : std_logic ;
  signal gw3_top_u_eye_calib_n4989_60 : std_logic ;
  signal gw3_top_u_eye_calib_n5055_42 : std_logic ;
  signal gw3_top_u_eye_calib_n5055_43 : std_logic ;
  signal gw3_top_u_eye_calib_n5121_42 : std_logic ;
  signal gw3_top_u_eye_calib_n5121_43 : std_logic ;
  signal gw3_top_u_eye_calib_n5121_44 : std_logic ;
  signal gw3_top_u_eye_calib_n5121_45 : std_logic ;
  signal gw3_top_u_eye_calib_n5121_46 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_14 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_15 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_30\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_31\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_28\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_29\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_26\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_24\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_40\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_45\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_46\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_47\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_48\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_READ_41\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_REF_40\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_SREI_41\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_WR_43\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_2_21 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2179_12 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2179_13 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2179_14 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2179_15 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2179_16 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2179_17 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2179_18 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2179_19 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2179_20 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2179_21 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2179_22 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2179_23 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2179_24 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2179_25 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2179_26 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2179_27 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2588_12 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2588_13 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2588_14 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2588_15 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2588_16 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2588_17 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2588_18 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2588_19 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2588_20 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2588_21 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2588_22 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2588_23 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2588_24 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2588_25 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2588_26 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2588_27 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_32\ : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_18 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n47_8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n52_8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_2_23 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n101 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n99 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n146 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n328_8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1017_10 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1036_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1094_10 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1095 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n447 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS_21\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1748 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1994 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1999_8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2049_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2054_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2403 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2408_8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2458_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2463_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n336_8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_phy_odt_pre_1 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WAIT_23\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_31\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n323 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS_23\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_rbinnext_4 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_rgraynext_3\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_wbinnext_3\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_rgraynext_3\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_wbinnext_3\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n216 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n428 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.LEFT_EDGE_MOVE_10\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n109_1 : std_logic ;
  signal gw3_top_u_eye_calib_n3946 : std_logic ;
  signal gw3_top_u_eye_calib_n4100_11 : std_logic ;
  signal gw3_top_u_eye_calib_n4101_11 : std_logic ;
  signal gw3_top_u_eye_calib_n4197 : std_logic ;
  signal gw3_top_u_eye_calib_n4768_10 : std_logic ;
  signal gw3_top_u_eye_calib_n4499_45 : std_logic ;
  signal gw3_top_u_eye_calib_n4367_41 : std_logic ;
  signal gw3_top_u_eye_calib_n4367_43 : std_logic ;
  signal gw3_top_u_eye_calib_n4433_43 : std_logic ;
  signal gw3_top_u_eye_calib_n4631 : std_logic ;
  signal gw3_top_u_eye_calib_n4499_47 : std_logic ;
  signal gw3_top_u_eye_calib_n4565_44 : std_logic ;
  signal gw3_top_u_eye_calib_n4301_57 : std_logic ;
  signal gw3_top_u_eye_calib_n4923_59 : std_logic ;
  signal gw3_top_u_eye_calib_n4923_61 : std_logic ;
  signal gw3_top_u_eye_calib_n5121_48 : std_logic ;
  signal gw3_top_u_eye_calib_n5121_50 : std_logic ;
  signal gw3_top_u_eye_calib_n4989_62 : std_logic ;
  signal gw3_top_u_eye_calib_n5319 : std_logic ;
  signal gw3_top_u_eye_calib_n5055_45 : std_logic ;
  signal gw3_top_u_eye_calib_n4857_53 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_cmd_empty_10 : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_42\ : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1188_8 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1191_8 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1347_8 : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_SRE\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_44\ : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7_13 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_timing_ctrl_n14 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_timing_ctrl_n65 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_timing_ctrl_n34 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_timing_ctrl_refresh_request : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_26\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_28\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_34\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1040_8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1952 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1953_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1967_31 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2250 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2376_30 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2659 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2693_9 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE_22\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_gen[1].cor_cnt_7\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_gen[0].cor_cnt_7_9\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n129_6 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n128_6 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n341_6 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n340_6 : std_logic ;
  signal gw3_top_u_eye_calib_n4923_63 : std_logic ;
  signal \gw3_top_u_eye_calib_n_s.RD_BURST_20\ : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n641 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_sre_Z_5 : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_46\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_50\ : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_9 : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_52\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_36\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n191 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n189_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n190_9 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_PRECHARGE_25\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2612 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2203_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n342 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1100_10 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_act_one_bank_7 : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2AR_39\ : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_w_11 : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_W2R_40\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_DONE_24\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_29\ : std_logic ;
  signal gw3_top_n100_6 : std_logic ;
  signal gw3_top_n62_6 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n893_6 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_flag_d_1_23 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n99_11 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n101_11 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n104_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n106 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n107_10 : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_RD_44\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_R2W_40\ : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_y_7 : std_logic ;
  signal gw3_top_n67_6 : std_logic ;
  signal gw3_top_n63_6 : std_logic ;
  signal gw3_top_n58_6 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_2_25 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_4_20 : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_88\ : std_logic ;
  signal \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_90\ : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n484_6 : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2AW_39\ : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_w_13 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n175 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n177 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n164_9 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n160 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n159 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n158 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n214 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n215_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n216_11 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n217_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n219 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n220_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n426 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n427_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n428_11 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n429_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n431 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n432_9 : std_logic ;
  signal \gw3_top_u_eye_calib_n_s.RD_BURST_22\ : std_logic ;
  signal gw3_top_n84_6 : std_logic ;
  signal gw3_top_u_eye_calib_n4161 : std_logic ;
  signal gw3_top_n168 : std_logic ;
  signal gw3_top_n163 : std_logic ;
  signal gw3_top_n138 : std_logic ;
  signal gw3_top_n104 : std_logic ;
  signal gw3_top_n99 : std_logic ;
  signal gw3_top_n74 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1193 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n247 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_realtime_dllcode_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n145 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n144 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n143 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n142 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n141 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n140 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n139 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n138 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_IDLE\ : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n71 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n223 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n224 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n225 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n230 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n231 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n232 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n233 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n234 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n235 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n236 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n237 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n238 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n239 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_sent_col : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_0 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_1 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_2 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_4 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_5 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_6 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_10 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_11 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_12 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_13 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_14 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_15 : std_logic ;
  signal gw3_top_u_ddr_phy_top_mux_wrdata_127 : std_logic ;
  signal gw3_top_u_ddr_phy_top_mux_reset_n : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n368\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n369\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n370\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n371\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n372\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n373\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n374\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n375\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n376\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n377\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n378\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n379\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n380\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n381\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n382\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n383\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n384\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n385\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n386\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n387\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n388\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n389\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n390\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n391\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n392\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n393\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n394\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n395\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n396\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n397\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n398\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n399\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n400\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n401\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n402\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n403\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n404\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n405\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n406\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n407\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n408\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n409\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n410\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n411\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n412\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n413\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n414\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n415\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n416\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n417\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n418\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n419\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n420\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n421\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n422\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n423\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n424\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n425\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n426\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n427\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n428\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n429\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n430\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n431\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n432\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n433\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n434\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n435\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n436\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n437\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n438\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n439\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n368\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n369\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n370\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n371\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n372\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n373\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n374\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n375\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n376\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n377\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n378\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n379\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n380\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n381\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n382\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n383\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n384\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n385\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n386\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n387\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n388\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n389\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n390\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n391\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n392\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n393\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n394\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n395\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n396\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n397\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n398\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n399\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n400\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n401\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n402\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n403\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n404\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n405\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n406\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n407\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n408\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n409\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n410\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n411\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n412\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n413\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n414\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n415\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n416\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n417\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n418\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n419\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n420\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n421\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n422\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n423\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n424\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n425\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n426\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n427\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n428\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n429\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n430\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n431\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n432\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n433\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n434\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n435\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n436\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n437\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n438\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n439\ : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_rbin_next_0 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_timing_ctrl_sre_request_Z : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_filter_first_burst : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.WAIT_DLL_LOCK\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.UPDATA_DQS\ : std_logic ;
  signal \gw3_top_u_eye_calib_c_s.RMOVE_LEFT\ : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_next_waddr_1 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_n494 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_next_waddr_0 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n253 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n244 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n434 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n425 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n290 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n281 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n502 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n493 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1381 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1372 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1431 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1422 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1901 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n3128_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1927 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1924 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1928 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2310 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n3132_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2336 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2333 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2337 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1034 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_20 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1066 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1067 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1079 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1080 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1081 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1096 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1097 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1108 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1109 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1121 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1122 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1123 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1161 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_tCKESR_cnt_2_17 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1162 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1163 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1186 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7_17 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_timing_ctrl_n86 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n351 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n181 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n181_11 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n260 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1093 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_15 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1336_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_sendDQS_Counter_3 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1338 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1339 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1354 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1404 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1723 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1746 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1747_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1748_11 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1749_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1751 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1752 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1993_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1994_11 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1995_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1997_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2000 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2001 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2101 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2102 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2102_10 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2212 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].ides_calib_cnt_3\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2402_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2403_11 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2404_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2406_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2409 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2410 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2510 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2511 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2511_10 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2621 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].ides_calib_cnt_3\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n57 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15 : std_logic ;
  signal gw3_top_u_eye_calib_n3944 : std_logic ;
  signal gw3_top_u_eye_calib_n3945_9 : std_logic ;
  signal gw3_top_u_eye_calib_n3946_11 : std_logic ;
  signal gw3_top_u_eye_calib_n3947_9 : std_logic ;
  signal gw3_top_u_eye_calib_n3949 : std_logic ;
  signal gw3_top_u_eye_calib_n3950 : std_logic ;
  signal gw3_top_u_eye_calib_n4197_12 : std_logic ;
  signal gw3_top_u_eye_calib_cnt_r_5 : std_logic ;
  signal gw3_top_u_eye_calib_n4198_10 : std_logic ;
  signal gw3_top_u_eye_calib_n4200 : std_logic ;
  signal gw3_top_u_eye_calib_n4201 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_timing_ctrl_n61 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n_s.WAIT_DLL_LOCK\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n_s.UPDATA_DQS\ : std_logic ;
  signal \gw3_top_u_eye_calib_n_s.RMOVE_LEFT\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n92_10 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15_15 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_rempty_val : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_rempty_val\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_rempty_val\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n101 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n283 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n464 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n363 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n326_8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n327 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_17 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1746_13 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2048_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2457_9 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n214_11 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n426_11 : std_logic ;
  signal gw3_top_u_eye_calib_n3971_6 : std_logic ;
  signal gw3_top_u_eye_calib_n4141 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_timing_ctrl_n65_8 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_READ_DQ\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1414 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1364_6 : std_logic ;
  signal \gw3_top_u_eye_calib_c_s.RD_CONTI_9\ : std_logic ;
  signal gw3_top_u_eye_calib_timeout_6 : std_logic ;
  signal \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_POWERON\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_pre_dllstep_7 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19_20 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9_20 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n56 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n54_8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n53_8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n50_8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n46_8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n44_8 : std_logic ;
  signal gw3_top_u_ddr_phy_top_ddr_sync_n43 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n175_11 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_sent_row : std_logic ;
  signal gw3_top_u_gwmc_top_gw_wr_data0_n734 : std_logic ;
  signal gw3_top_u_ddr_phy_top_n272 : std_logic ;
  signal gw3_top_u_ddr_phy_top_n1024 : std_logic ;
  signal gw3_top_u_ddr_phy_top_n1034 : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n250\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n251\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n257\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\ : std_logic ;
  signal \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n395\ : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n200 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_phy_reset_n_c : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1848 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_slot_0_read : std_logic ;
  signal gw3_top_u_gwmc_top_mc_wrdata_dly_0_52 : std_logic ;
  signal gw3_top_u_eye_calib_n4163 : std_logic ;
  signal gw3_top_u_gwmc_top_gw_cmd0_next_raddr_0 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_rbinnext_0 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_rank_ctrl_n242 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_timing_ctrl_n39 : std_logic ;
  signal gw3_top_u_gwmc_top_gwmc_timing_ctrl_n15 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_rgraynext_0 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_wbinnext_0 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n72 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1123 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n1955 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_ddr_init_n2364 : std_logic ;
  signal gw3_top_u_ddr_phy_top_u_init_rmove_mod_n40 : std_logic ;
  signal GND_0 : std_logic ;
  signal VCC_0 : std_logic ;
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dqs\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\ : std_logic_vector(15 downto 0);
  signal \gw3_top/u_ddr_phy_top/dll_step\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\ : std_logic_vector(15 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqs\ : std_logic_vector(0 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqsts\ : std_logic_vector(0 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dm\ : std_logic_vector(0 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dmts_Z\ : std_logic_vector(0 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\ : std_logic_vector(63 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\ : std_logic_vector(2 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\ : std_logic_vector(2 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/RBURST\ : std_logic_vector(0 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqs\ : std_logic_vector(1 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqsts\ : std_logic_vector(1 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\ : std_logic_vector(15 downto 8);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\ : std_logic_vector(15 downto 8);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dm\ : std_logic_vector(1 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dmts_Z\ : std_logic_vector(1 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\ : std_logic_vector(63 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\ : std_logic_vector(2 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\ : std_logic_vector(2 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/RBURST\ : std_logic_vector(1 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\ : std_logic_vector(22 downto 0);
  signal \gw3_top/gwmc_app_cmd\ : std_logic_vector(2 downto 0);
  signal \gw3_top/gwmc_app_addr\ : std_logic_vector(26 downto 0);
  signal \gw3_top/gwmc_app_wdf_wdata\ : std_logic_vector(127 downto 0);
  signal \gw3_top/gwmc_app_wdata_mask\ : std_logic_vector(15 downto 0);
  signal \gw3_top/u_gwmc_top/bank_d\ : std_logic_vector(2 downto 0);
  signal \gw3_top/u_gwmc_top/row_d\ : std_logic_vector(13 downto 0);
  signal \gw3_top/u_gwmc_top/col_d\ : std_logic_vector(9 downto 0);
  signal \gw3_top/u_gwmc_top/mc_ras_n_dly\ : std_logic_vector(3 downto 2);
  signal \gw3_top/u_gwmc_top/mc_cas_n_dly\ : std_logic_vector(3 downto 2);
  signal \gw3_top/u_gwmc_top/mc_we_n_dly\ : std_logic_vector(3 downto 2);
  signal \gw3_top/u_gwmc_top/mc_address_dly\ : std_logic_vector(51 downto 28);
  signal \gw3_top/u_gwmc_top/mc_bank_dly\ : std_logic_vector(11 downto 6);
  signal \gw3_top/u_gwmc_top/mc_cs_n_dly\ : std_logic_vector(3 downto 2);
  signal \gw3_top/u_gwmc_top/mc_odt_dly\ : std_logic_vector(1 downto 1);
  signal \gw3_top/u_gwmc_top/mc_cke_dly\ : std_logic_vector(3 downto 3);
  signal \gw3_top/u_gwmc_top/mc_ras_n_Z\ : std_logic_vector(2 downto 2);
  signal \gw3_top/u_gwmc_top/mc_cas_n_Z\ : std_logic_vector(2 downto 2);
  signal \gw3_top/u_gwmc_top/mc_we_n_Z\ : std_logic_vector(3 downto 2);
  signal \gw3_top/u_gwmc_top/mc_address_Z\ : std_logic_vector(55 downto 28);
  signal \gw3_top/u_gwmc_top/mc_bank_Z\ : std_logic_vector(11 downto 6);
  signal \gw3_top/u_gwmc_top/mc_cs_n_Z\ : std_logic_vector(3 downto 2);
  signal \gw3_top/u_gwmc_top/mc_odt_Z\ : std_logic_vector(0 downto 0);
  signal \gw3_top/u_gwmc_top/mc_cke_Z\ : std_logic_vector(0 downto 0);
  signal \gw3_top/u_gwmc_top/phy_rd_data_dly\ : std_logic_vector(127 downto 0);
  signal \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\ : std_logic_vector(26 downto 0);
  signal \gw3_top/u_gwmc_top/gw_cmd0/app_cmd_r\ : std_logic_vector(2 downto 0);
  signal \gw3_top/u_gwmc_top/gw_cmd0/bank_rr\ : std_logic_vector(2 downto 0);
  signal \gw3_top/u_gwmc_top/gw_cmd0/row_rr\ : std_logic_vector(13 downto 0);
  signal \gw3_top/u_gwmc_top/gw_cmd0/col_rr\ : std_logic_vector(9 downto 0);
  signal \gw3_top/u_gwmc_top/gw_cmd0/bank_in_tmp\ : std_logic_vector(2 downto 0);
  signal \gw3_top/u_gwmc_top/gw_cmd0/waddr\ : std_logic_vector(3 downto 0);
  signal \gw3_top/u_gwmc_top/gw_cmd0/raddr\ : std_logic_vector(3 downto 0);
  signal \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch\ : std_logic_vector(2 downto 0);
  signal \gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt\ : std_logic_vector(3 downto 0);
  signal \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\ : std_logic_vector(5 downto 0);
  signal \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\ : std_logic_vector(127 downto 0);
  signal \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r\ : std_logic_vector(15 downto 0);
  signal \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly\ : std_logic_vector(3 downto 0);
  signal \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_mask_out\ : std_logic_vector(15 downto 0);
  signal \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\ : std_logic_vector(127 downto 0);
  signal \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\ : std_logic_vector(4 downto 0);
  signal \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\ : std_logic_vector(4 downto 0);
  signal \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_bank_out\ : std_logic_vector(11 downto 6);
  signal \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\ : std_logic_vector(51 downto 28);
  signal \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_ras_n_out\ : std_logic_vector(2 downto 2);
  signal \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_cas_n_out\ : std_logic_vector(2 downto 2);
  signal \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_we_n_out\ : std_logic_vector(3 downto 2);
  signal \gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd3\ : std_logic_vector(20 downto 20);
  signal \gw3_top/u_gwmc_top/gwmc_rank_ctrl/auxgen.mc_aux_out_r\ : std_logic_vector(0 downto 0);
  signal \gw3_top/u_gwmc_top/gwmc_rank_ctrl/auxgen.mc_aux_out_r_1\ : std_logic_vector(0 downto 0);
  signal \gw3_top/u_ddr_phy_top/rmove\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/rdir\ : std_logic_vector(1 downto 1);
  signal \gw3_top/u_ddr_phy_top/stop_reg\ : std_logic_vector(2 downto 0);
  signal \gw3_top/u_ddr_phy_top/ddr_rsti_reg\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/dll_step_base\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/phy_rdbk_data_valid\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq0_reg\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq0_Z\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\ : std_logic_vector(71 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\ : std_logic_vector(71 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\ : std_logic_vector(71 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\ : std_logic_vector(0 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\ : std_logic_vector(63 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\ : std_logic_vector(71 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\ : std_logic_vector(71 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\ : std_logic_vector(71 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\ : std_logic_vector(1 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\ : std_logic_vector(63 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\ : std_logic_vector(3 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_rd_q_reg\ : std_logic_vector(3 downto 2);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_wr_q_reg\ : std_logic_vector(3 downto 2);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\ : std_logic_vector(91 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\ : std_logic_vector(91 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_wr_q\ : std_logic_vector(3 downto 2);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_rd_q\ : std_logic_vector(3 downto 2);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\ : std_logic_vector(91 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\ : std_logic_vector(91 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\ : std_logic_vector(91 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq1_rptr\ : std_logic_vector(5 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq2_rptr\ : std_logic_vector(5 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rptr\ : std_logic_vector(4 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbin\ : std_logic_vector(5 downto 5);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\ : std_logic_vector(4 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbin\ : std_logic_vector(5 downto 5);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\ : std_logic_vector(4 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr\ : std_logic_vector(5 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr\ : std_logic_vector(5 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin\ : std_logic_vector(5 downto 5);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\ : std_logic_vector(4 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr\ : std_logic_vector(4 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin\ : std_logic_vector(5 downto 5);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\ : std_logic_vector(4 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_empty\ : std_logic_vector(0 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr\ : std_logic_vector(5 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr\ : std_logic_vector(5 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin\ : std_logic_vector(5 downto 5);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\ : std_logic_vector(9 downto 5);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr\ : std_logic_vector(4 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin\ : std_logic_vector(5 downto 5);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\ : std_logic_vector(9 downto 5);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_empty\ : std_logic_vector(1 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_init_rmove_mod/read_calib_rmove_r\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_init_rmove_mod/read_calib_rmove_rr\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop\ : std_logic_vector(7 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rdir\ : std_logic_vector(1 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_valid_r\ : std_logic_vector(1 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_r\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_valid_rr\ : std_logic_vector(0 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rr\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_valid_rrr\ : std_logic_vector(1 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rrr\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rmove_r\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rmove_rr\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rflag_r\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_rmove\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_done_ch\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/wloadn_Z\ : std_logic_vector(1 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\ : std_logic_vector(9 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/taa_rmove\ : std_logic_vector(1 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/phy_odt_d1\ : std_logic_vector(0 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/phy_odt_d2\ : std_logic_vector(1 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd1\ : std_logic_vector(6 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/phy_cas_n\ : std_logic_vector(3 downto 3);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/phy_ras_n\ : std_logic_vector(3 downto 3);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/phy_cs_n\ : std_logic_vector(3 downto 3);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/phy_we_n\ : std_logic_vector(3 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/phy_addr\ : std_logic_vector(54 downto 45);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/phy_bank\ : std_logic_vector(10 downto 9);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/phy_cke\ : std_logic_vector(0 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\ : std_logic_vector(9 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/repeat_cnt\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d\ : std_logic_vector(2 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_inter\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/edge_pos\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\ : std_logic_vector(15 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\ : std_logic_vector(3 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_reg\ : std_logic_vector(0 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_reg_d\ : std_logic_vector(6 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[1].hold_reg_d\ : std_logic_vector(5 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/data_calib_done\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].cal_cnt\ : std_logic_vector(3 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_reg\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\ : std_logic_vector(5 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\ : std_logic_vector(3 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/read\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_check\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_check\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/ides_calib\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/read_calib_rmove_Z\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].cal_cnt\ : std_logic_vector(3 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\ : std_logic_vector(3 downto 0);
  signal \gw3_top/u_ddr_phy_top/ddr_sync/recalib_s\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/ddr_sync/lock_syn\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync\ : std_logic_vector(5 downto 3);
  signal \gw3_top/u_ddr_phy_top/ddr_sync/count\ : std_logic_vector(2 downto 0);
  signal \gw3_top/u_eye_calib/cnt\ : std_logic_vector(2 downto 0);
  signal \gw3_top/u_eye_calib/eye_calib_error_valid_Z\ : std_logic_vector(0 downto 0);
  signal \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt\ : std_logic_vector(3 downto 0);
  signal \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\ : std_logic_vector(15 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/phy_odt_pre\ : std_logic_vector(1 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\ : std_logic_vector(3 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\ : std_logic_vector(19 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\ : std_logic_vector(19 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/readback_check\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt\ : std_logic_vector(3 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt\ : std_logic_vector(3 downto 0);
  signal \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\ : std_logic_vector(14 downto 0);
  signal \gw3_top/u_eye_calib/timeout\ : std_logic_vector(6 downto 0);
  signal \gw3_top/u_eye_calib/eye_app_addr\ : std_logic_vector(12 downto 3);
  signal \gw3_top/u_eye_calib/cnt_r\ : std_logic_vector(5 downto 0);
  signal \gw3_top/u_ddr_phy_top/ddr_sync/flag\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q8\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q7\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q6\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q5\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q4\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q3\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q2\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q1\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q0\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q8\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q7\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q6\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q5\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q4\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q3\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q2\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q1\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q0\ : std_logic_vector(7 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\ : std_logic_vector(63 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\ : std_logic_vector(127 downto 64);
  signal \gw3_top/u_gwmc_top/gw_cmd0/col\ : std_logic_vector(9 downto 0);
  signal \gw3_top/u_gwmc_top/gw_cmd0/row\ : std_logic_vector(13 downto 0);
  signal \gw3_top/u_gwmc_top/gw_cmd0/cmd_buf_dou\ : std_logic_vector(29 downto 28);
  signal \gw3_top/u_gwmc_top/gw_cmd0/bank\ : std_logic_vector(2 downto 0);
  signal \gw3_top/u_gwmc_top/mc_wrdata\ : std_logic_vector(127 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z\ : std_logic_vector(15 downto 0);
  signal \gw3_top/u_gwmc_top/mc_wrdata_mask_Z\ : std_logic_vector(15 downto 0);
  signal \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub\ : std_logic_vector(4 downto 0);
  signal \gw3_top/u_eye_calib/eye_calib_error_Z\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_cs_n_out\ : std_logic_vector(3 downto 2);
  signal \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_odt_out\ : std_logic_vector(0 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_wr\ : std_logic_vector(3 downto 2);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_rd\ : std_logic_vector(3 downto 2);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rgraynext\ : std_logic_vector(4 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rgraynext\ : std_logic_vector(4 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\ : std_logic_vector(4 downto 1);
  signal \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\ : std_logic_vector(4 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbinnext\ : std_logic_vector(5 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbinnext\ : std_logic_vector(5 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbinnext\ : std_logic_vector(5 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbinnext\ : std_logic_vector(5 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbinnext\ : std_logic_vector(5 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbinnext\ : std_logic_vector(5 downto 1);
  signal \gw3_top/u_gwmc_top/gw_cmd0/next_raddr\ : std_logic_vector(3 downto 1);
  signal \gw3_top/u_ddr_phy_top/mux_wrdata\ : std_logic_vector(127 downto 0);
  signal \gw3_top/u_ddr_phy_top/mux_wrdata_mask\ : std_logic_vector(15 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbinnext\ : std_logic_vector(1 downto 1);
  signal \gw3_top/u_gwmc_top/gw_cmd0/next_waddr\ : std_logic_vector(3 downto 2);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbinnext\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rgraynext\ : std_logic_vector(4 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wgraynext\ : std_logic_vector(4 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wgraynext\ : std_logic_vector(4 downto 0);
  signal \gw3_top/u_ddr_phy_top/mux_cs_n\ : std_logic_vector(3 downto 0);
  signal \gw3_top/u_ddr_phy_top/mux_ras_n\ : std_logic_vector(3 downto 2);
  signal \gw3_top/u_ddr_phy_top/mux_cas_n\ : std_logic_vector(3 downto 2);
  signal \gw3_top/u_ddr_phy_top/mux_we_n\ : std_logic_vector(3 downto 2);
  signal \gw3_top/u_ddr_phy_top/mux_addr\ : std_logic_vector(54 downto 27);
  signal \gw3_top/u_ddr_phy_top/mux_bank\ : std_logic_vector(11 downto 6);
  signal \gw3_top/u_ddr_phy_top/mux_odt\ : std_logic_vector(1 downto 1);
  signal \gw3_top/u_ddr_phy_top/mux_cke\ : std_logic_vector(3 downto 3);
  signal \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\ : std_logic_vector(3 downto 0);
  signal \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRTW_cnt\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTR_cnt\ : std_logic_vector(2 downto 0);
  signal \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRAS_cnt\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRTP_cnt\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTP_cnt\ : std_logic_vector(2 downto 0);
  signal \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt\ : std_logic_vector(2 downto 0);
  signal \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_cke_out\ : std_logic_vector(3 downto 3);
  signal \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_rdir\ : std_logic_vector(0 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/taa_rdir\ : std_logic_vector(1 downto 1);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq\ : std_logic_vector(1 downto 0);
  signal \gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\ : std_logic_vector(3 downto 0);
  signal \gw3_top/u_gwmc_top/gwmc_timing_ctrl/rank_cnt\ : std_logic_vector(0 downto 0);
  signal NN : std_logic;
  signal NN_0 : std_logic;
  signal NN_1 : std_logic;
  signal NN_2 : std_logic;
  signal NN_3 : std_logic;
  signal NN_4 : std_logic;
begin
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dqs_iobuf_gen[0].dqs_iobuf\: ELVDS_IOBUF
port map (
  O => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dqs\(0),
  IO => IO_ddr_dqs(0),
  IOB => IO_ddr_dqs_n(0),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqs\(0),
  OEN => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqsts\(0));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dqs_iobuf_gen[1].dqs_iobuf\: ELVDS_IOBUF
port map (
  O => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dqs\(1),
  IO => IO_ddr_dqs(1),
  IOB => IO_ddr_dqs_n(1),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqs\(1),
  OEN => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqsts\(1));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[0].dq_iobuf\: IOBUF
port map (
  O => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(0),
  IO => IO_ddr_dq(0),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(0),
  OEN => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(0));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[1].dq_iobuf\: IOBUF
port map (
  O => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(1),
  IO => IO_ddr_dq(1),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(1),
  OEN => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(1));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[2].dq_iobuf\: IOBUF
port map (
  O => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(2),
  IO => IO_ddr_dq(2),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(2),
  OEN => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(2));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[3].dq_iobuf\: IOBUF
port map (
  O => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(3),
  IO => IO_ddr_dq(3),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(3),
  OEN => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(3));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[4].dq_iobuf\: IOBUF
port map (
  O => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(4),
  IO => IO_ddr_dq(4),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(4),
  OEN => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(4));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[5].dq_iobuf\: IOBUF
port map (
  O => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(5),
  IO => IO_ddr_dq(5),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(5),
  OEN => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(5));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[6].dq_iobuf\: IOBUF
port map (
  O => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(6),
  IO => IO_ddr_dq(6),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(6),
  OEN => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(6));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[7].dq_iobuf\: IOBUF
port map (
  O => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(7),
  IO => IO_ddr_dq(7),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(7),
  OEN => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(7));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[8].dq_iobuf\: IOBUF
port map (
  O => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(8),
  IO => IO_ddr_dq(8),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(8),
  OEN => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(8));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[9].dq_iobuf\: IOBUF
port map (
  O => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(9),
  IO => IO_ddr_dq(9),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(9),
  OEN => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(9));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[10].dq_iobuf\: IOBUF
port map (
  O => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(10),
  IO => IO_ddr_dq(10),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(10),
  OEN => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(10));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[11].dq_iobuf\: IOBUF
port map (
  O => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(11),
  IO => IO_ddr_dq(11),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(11),
  OEN => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(11));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[12].dq_iobuf\: IOBUF
port map (
  O => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(12),
  IO => IO_ddr_dq(12),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(12),
  OEN => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(12));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[13].dq_iobuf\: IOBUF
port map (
  O => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(13),
  IO => IO_ddr_dq(13),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(13),
  OEN => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(13));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[14].dq_iobuf\: IOBUF
port map (
  O => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(14),
  IO => IO_ddr_dq(14),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(14),
  OEN => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(14));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[15].dq_iobuf\: IOBUF
port map (
  O => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(15),
  IO => IO_ddr_dq(15),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(15),
  OEN => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(15));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dm_obuf_gen[0].dm_obuf\: TBUF
port map (
  O => O_ddr_dqm(0),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dm\(0),
  OEN => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dmts_Z\(0));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dm_obuf_gen[1].dm_obuf\: TBUF
port map (
  O => O_ddr_dqm(1),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dm\(1),
  OEN => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dmts_Z\(1));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_clk_gen\: ELVDS_OBUF
port map (
  O => O_ddr_clk,
  OB => O_ddr_clk_n,
  I => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_ddr_clk_out);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_reset_obuf\: OBUF
port map (
  O => O_ddr_reset_n,
  I => gw3_top_u_ddr_phy_top_mux_reset_n);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/cmd_line_obuf_gen[0].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_cs_n,
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(0));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/cmd_line_obuf_gen[1].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_ras_n,
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(1));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/cmd_line_obuf_gen[2].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_cas_n,
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(2));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/cmd_line_obuf_gen[3].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_we_n,
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(3));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/cmd_line_obuf_gen[4].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_cke,
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(4));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/cmd_line_obuf_gen[5].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_odt,
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(5));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/cmd_line_obuf_gen[6].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(0),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(6));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/cmd_line_obuf_gen[7].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(1),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(7));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/cmd_line_obuf_gen[8].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(2),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(8));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/cmd_line_obuf_gen[9].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(3),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(9));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/cmd_line_obuf_gen[10].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(4),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(10));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/cmd_line_obuf_gen[11].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(5),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(11));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/cmd_line_obuf_gen[12].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(6),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(12));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/cmd_line_obuf_gen[13].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(7),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(13));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/cmd_line_obuf_gen[14].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(8),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(14));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/cmd_line_obuf_gen[15].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(9),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(15));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/cmd_line_obuf_gen[16].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(10),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(16));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/cmd_line_obuf_gen[17].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(11),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(17));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/cmd_line_obuf_gen[18].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(12),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(18));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/cmd_line_obuf_gen[19].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_addr(13),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(19));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/cmd_line_obuf_gen[20].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_ba(0),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(20));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/cmd_line_obuf_gen[21].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_ba(1),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(21));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/cmd_line_obuf_gen[22].cmd_line_obuf\: OBUF
port map (
  O => O_ddr_ba(2),
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(22));
\gw3_top/u_ddr_phy_top/u_dll\: DLL
generic map (
  CODESCAL => "111",
  DIV_SEL => '0',
  DLL_FORCE => 0,
  SCAL_EN => "false"
)
port map (
  STEP(7 downto 0) => \gw3_top/u_ddr_phy_top/dll_step\(7 downto 0),
  LOCK => gw3_top_u_ddr_phy_top_dll_lock,
  UPDNCNTL => gw3_top_u_ddr_phy_top_n1036,
  STOP => gw3_top_u_ddr_phy_top_n1034,
  CLKIN => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => gw3_top_u_ddr_phy_top_ddr_sync_dll_rsti);
\gw3_top/u_ddr_phy_top/fclk_dhcen\: DHCEN
port map (
  CLKOUT => gw3_top_u_ddr_phy_top_clk_x4i,
  CLKIN => memory_clk,
  CE => \gw3_top/u_ddr_phy_top/stop_reg\(2));
\gw3_top/u_ddr_phy_top/fclkdiv\: CLKDIV
generic map (
  DIV_MODE => "4",
  GSREN => "false"
)
port map (
  CLKOUT => NN,
  CALIB => GND_0,
  HCLKIN => gw3_top_u_ddr_phy_top_clk_x4i,
  RESETN => gw3_top_u_ddr_phy_top_n272);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[0].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 5
)
port map (
  DO => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(0),
  DF => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[0].dq_iodelay_1_DF\,
  DI => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(0),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[1].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 5
)
port map (
  DO => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(1),
  DF => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[1].dq_iodelay_1_DF\,
  DI => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(1),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[2].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 5
)
port map (
  DO => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(2),
  DF => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[2].dq_iodelay_1_DF\,
  DI => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(2),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[3].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 5
)
port map (
  DO => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(3),
  DF => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[3].dq_iodelay_1_DF\,
  DI => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(3),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[4].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 5
)
port map (
  DO => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(4),
  DF => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[4].dq_iodelay_1_DF\,
  DI => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(4),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[5].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 5
)
port map (
  DO => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(5),
  DF => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[5].dq_iodelay_1_DF\,
  DI => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(5),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[6].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 5
)
port map (
  DO => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(6),
  DF => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[6].dq_iodelay_1_DF\,
  DI => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(6),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[7].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 5
)
port map (
  DO => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(7),
  DF => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[7].dq_iodelay_1_DF\,
  DI => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(7),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[8].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 5
)
port map (
  DO => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(8),
  DF => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[8].dq_iodelay_1_DF\,
  DI => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(8),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[9].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 5
)
port map (
  DO => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(9),
  DF => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[9].dq_iodelay_1_DF\,
  DI => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(9),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[10].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 5
)
port map (
  DO => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(10),
  DF => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[10].dq_iodelay_1_DF\,
  DI => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(10),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[11].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 5
)
port map (
  DO => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(11),
  DF => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[11].dq_iodelay_1_DF\,
  DI => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(11),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[12].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 5
)
port map (
  DO => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(12),
  DF => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[12].dq_iodelay_1_DF\,
  DI => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(12),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[13].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 5
)
port map (
  DO => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(13),
  DF => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[13].dq_iodelay_1_DF\,
  DI => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(13),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[14].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 5
)
port map (
  DO => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(14),
  DF => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[14].dq_iodelay_1_DF\,
  DI => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(14),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dq_iobuf_gen[15].dq_iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 5
)
port map (
  DO => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(15),
  DF => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dq_iobuf_gen[15].dq_iodelay_1_DF\,
  DI => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq\(15),
  SDTAP => GND_0,
  VALUE => GND_0,
  SETN => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen\: OSER8_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW270",
  TXCLK_POL => '0'
)
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqs\(0),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqsts\(0),
  D0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqs_rr\,
  D1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_invalid_dqs_rr\,
  D2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqs_rr\,
  D3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_invalid_dqs_rr\,
  D4 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqs_rr\,
  D5 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_invalid_dqs_rr\,
  D6 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqs_rr\,
  D7 => GND_0,
  TX0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n250\,
  TX1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n251\,
  TX2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n251\,
  TX3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n251\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  TCLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem\: OSER8_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW",
  TXCLK_POL => '0'
)
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(0),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(0),
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(0),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(1),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(2),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(3),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(4),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(5),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(6),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(7),
  TX0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n257\,
  TX1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  TCLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem\: OSER8_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW",
  TXCLK_POL => '0'
)
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(1),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(1),
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(8),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(9),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(10),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(11),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(12),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(13),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(14),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(15),
  TX0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n257\,
  TX1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  TCLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem\: OSER8_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW",
  TXCLK_POL => '0'
)
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(2),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(2),
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(16),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(17),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(18),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(19),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(20),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(21),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(22),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(23),
  TX0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n257\,
  TX1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  TCLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem\: OSER8_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW",
  TXCLK_POL => '0'
)
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(3),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(3),
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(24),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(25),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(26),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(27),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(28),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(29),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(30),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(31),
  TX0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n257\,
  TX1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  TCLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem\: OSER8_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW",
  TXCLK_POL => '0'
)
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(4),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(4),
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(32),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(33),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(34),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(35),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(36),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(37),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(38),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(39),
  TX0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n257\,
  TX1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  TCLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem\: OSER8_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW",
  TXCLK_POL => '0'
)
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(5),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(5),
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(40),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(41),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(42),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(43),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(44),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(45),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(46),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(47),
  TX0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n257\,
  TX1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  TCLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem\: OSER8_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW",
  TXCLK_POL => '0'
)
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(6),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(6),
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(48),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(49),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(50),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(51),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(52),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(53),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(54),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(55),
  TX0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n257\,
  TX1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  TCLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem\: OSER8_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW",
  TXCLK_POL => '0'
)
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(7),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(7),
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(56),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(57),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(58),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(59),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(60),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(61),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(62),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(63),
  TX0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n257\,
  TX1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  TCLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem\: OSER8_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW",
  TXCLK_POL => '0'
)
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dm\(0),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dmts_Z\(0),
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(64),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(65),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(66),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(67),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(68),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(69),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(70),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(71),
  TX0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n257\,
  TX1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  TCLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem\: IDES8_MEM
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(0),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(1),
  Q2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(2),
  Q3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(3),
  Q4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(4),
  Q5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(5),
  Q6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(6),
  Q7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(7),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(0),
  WADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_ides_calib_d\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  ICLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem\: IDES8_MEM
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(8),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(9),
  Q2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(10),
  Q3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(11),
  Q4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(12),
  Q5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(13),
  Q6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(14),
  Q7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(15),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(1),
  WADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_ides_calib_d\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  ICLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem\: IDES8_MEM
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(16),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(17),
  Q2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(18),
  Q3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(19),
  Q4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(20),
  Q5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(21),
  Q6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(22),
  Q7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(23),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(2),
  WADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_ides_calib_d\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  ICLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem\: IDES8_MEM
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(24),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(25),
  Q2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(26),
  Q3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(27),
  Q4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(28),
  Q5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(29),
  Q6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(30),
  Q7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(31),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(3),
  WADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_ides_calib_d\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  ICLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem\: IDES8_MEM
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(32),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(33),
  Q2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(34),
  Q3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(35),
  Q4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(36),
  Q5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(37),
  Q6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(38),
  Q7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(39),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(4),
  WADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_ides_calib_d\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  ICLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem\: IDES8_MEM
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(40),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(41),
  Q2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(42),
  Q3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(43),
  Q4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(44),
  Q5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(45),
  Q6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(46),
  Q7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(47),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(5),
  WADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_ides_calib_d\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  ICLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem\: IDES8_MEM
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(48),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(49),
  Q2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(50),
  Q3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(51),
  Q4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(52),
  Q5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(53),
  Q6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(54),
  Q7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(55),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(6),
  WADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_ides_calib_d\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  ICLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem\: IDES8_MEM
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(56),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(57),
  Q2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(58),
  Q3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(59),
  Q4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(60),
  Q5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(61),
  Q6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(62),
  Q7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(63),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(7),
  WADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_ides_calib_d\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  ICLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs\: DQS
generic map (
  DQS_MODE => "X4",
  FIFO_MODE_SEL => '0',
  HWL => "true"
)
port map (
  DQSR90 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  DQSW0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\,
  DQSW270 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\,
  RPOINT(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  WPOINT(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RVALID => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_rvalid_wire\,
  RBURST => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/RBURST\(0),
  RFLAG => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_rflag_wire\,
  WFLAG => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_wflag\,
  DQSIN => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dqs\(0),
  DLLSTEP(7 downto 0) => \gw3_top/u_ddr_phy_top/dll_step\(7 downto 0),
  WSTEP(7) => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_7,
  WSTEP(6) => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_6,
  WSTEP(5) => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_5,
  WSTEP(4) => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_4,
  WSTEP(3) => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_3,
  WSTEP(2) => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_2,
  WSTEP(1) => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_1,
  WSTEP(0) => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_0,
  READ(3 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_init/read\(3 downto 0),
  RLOADN => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n395\,
  RMOVE => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_rmove_r\,
  RDIR => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_rdir_r\,
  WLOADN => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/wloadn_Z\(1),
  WMOVE => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_wmove_r\,
  WDIR => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_wdir_r\,
  HOLD => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z\(0),
  RCLKSEL(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(2 downto 0),
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen\: OSER8_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW270",
  TXCLK_POL => '0'
)
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqs\(1),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqsts\(1),
  D0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqs_rr\,
  D1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_invalid_dqs_rr\,
  D2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqs_rr\,
  D3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_invalid_dqs_rr\,
  D4 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqs_rr\,
  D5 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_invalid_dqs_rr\,
  D6 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqs_rr\,
  D7 => GND_0,
  TX0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n250\,
  TX1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n251\,
  TX2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n251\,
  TX3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n251\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  TCLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem\: OSER8_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW",
  TXCLK_POL => '0'
)
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(8),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(8),
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(0),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(1),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(2),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(3),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(4),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(5),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(6),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(7),
  TX0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n257\,
  TX1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  TCLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem\: OSER8_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW",
  TXCLK_POL => '0'
)
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(9),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(9),
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(8),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(9),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(10),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(11),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(12),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(13),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(14),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(15),
  TX0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n257\,
  TX1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  TCLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem\: OSER8_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW",
  TXCLK_POL => '0'
)
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(10),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(10),
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(16),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(17),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(18),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(19),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(20),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(21),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(22),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(23),
  TX0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n257\,
  TX1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  TCLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser8_mem\: OSER8_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW",
  TXCLK_POL => '0'
)
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(11),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(11),
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(24),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(25),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(26),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(27),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(28),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(29),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(30),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(31),
  TX0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n257\,
  TX1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  TCLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser8_mem\: OSER8_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW",
  TXCLK_POL => '0'
)
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(12),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(12),
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(32),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(33),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(34),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(35),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(36),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(37),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(38),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(39),
  TX0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n257\,
  TX1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  TCLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem\: OSER8_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW",
  TXCLK_POL => '0'
)
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(13),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(13),
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(40),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(41),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(42),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(43),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(44),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(45),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(46),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(47),
  TX0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n257\,
  TX1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  TCLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem\: OSER8_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW",
  TXCLK_POL => '0'
)
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(14),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(14),
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(48),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(49),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(50),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(51),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(52),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(53),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(54),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(55),
  TX0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n257\,
  TX1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  TCLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser8_mem\: OSER8_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW",
  TXCLK_POL => '0'
)
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dq\(15),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dqts\(15),
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(56),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(57),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(58),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(59),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(60),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(61),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(62),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(63),
  TX0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n257\,
  TX1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  TCLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser8_mem\: OSER8_MEM
generic map (
  HWL => "false",
  TCLK_SOURCE => "DQSW",
  TXCLK_POL => '0'
)
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dm\(1),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/out_dmts_Z\(1),
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(64),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(65),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(66),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(67),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(68),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(69),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(70),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(71),
  TX0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n257\,
  TX1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  TX3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  TCLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem\: IDES8_MEM
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(0),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(1),
  Q2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(2),
  Q3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(3),
  Q4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(4),
  Q5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(5),
  Q6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(6),
  Q7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(7),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(8),
  WADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_ides_calib_d\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  ICLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem\: IDES8_MEM
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(8),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(9),
  Q2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(10),
  Q3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(11),
  Q4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(12),
  Q5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(13),
  Q6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(14),
  Q7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(15),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(9),
  WADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_ides_calib_d\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  ICLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem\: IDES8_MEM
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(16),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(17),
  Q2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(18),
  Q3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(19),
  Q4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(20),
  Q5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(21),
  Q6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(22),
  Q7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(23),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(10),
  WADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_ides_calib_d\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  ICLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem\: IDES8_MEM
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(24),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(25),
  Q2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(26),
  Q3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(27),
  Q4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(28),
  Q5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(29),
  Q6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(30),
  Q7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(31),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(11),
  WADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_ides_calib_d\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  ICLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem\: IDES8_MEM
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(32),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(33),
  Q2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(34),
  Q3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(35),
  Q4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(36),
  Q5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(37),
  Q6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(38),
  Q7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(39),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(12),
  WADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_ides_calib_d\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  ICLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem\: IDES8_MEM
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(40),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(41),
  Q2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(42),
  Q3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(43),
  Q4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(44),
  Q5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(45),
  Q6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(46),
  Q7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(47),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(13),
  WADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_ides_calib_d\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  ICLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem\: IDES8_MEM
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(48),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(49),
  Q2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(50),
  Q3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(51),
  Q4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(52),
  Q5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(53),
  Q6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(54),
  Q7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(55),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(14),
  WADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_ides_calib_d\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  ICLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem\: IDES8_MEM
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(56),
  Q1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(57),
  Q2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(58),
  Q3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(59),
  Q4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(60),
  Q5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(61),
  Q6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(62),
  Q7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(63),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(15),
  WADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RADDR(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  CALIB => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_ides_calib_d\,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  ICLK => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs\: DQS
generic map (
  DQS_MODE => "X4",
  FIFO_MODE_SEL => '0',
  HWL => "true"
)
port map (
  DQSR90 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsr90\,
  DQSW0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw0\,
  DQSW270 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsw270\,
  RPOINT(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rpoint\(2 downto 0),
  WPOINT(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/wpoint\(2 downto 0),
  RVALID => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_rvalid_wire\,
  RBURST => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/RBURST\(1),
  RFLAG => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_rflag_wire\,
  WFLAG => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_wflag\,
  DQSIN => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dqs\(1),
  DLLSTEP(7 downto 0) => \gw3_top/u_ddr_phy_top/dll_step\(7 downto 0),
  WSTEP(7) => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_15,
  WSTEP(6) => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_14,
  WSTEP(5) => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_13,
  WSTEP(4) => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_12,
  WSTEP(3) => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_11,
  WSTEP(2) => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_10,
  WSTEP(1) => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_9,
  WSTEP(0) => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_8,
  READ(3 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_init/read\(7 downto 4),
  RLOADN => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n395\,
  RMOVE => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_rmove_r\,
  RDIR => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_rdir_r\,
  WLOADN => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/wloadn_Z\(1),
  WMOVE => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_wmove_r\,
  WDIR => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_wdir_r\,
  HOLD => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z\(1),
  RCLKSEL(2 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(5 downto 3),
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen\: OSER8
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(0),
  Q1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[0].u_cmd_gen_1_Q1\,
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(0),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(0),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(1),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(1),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(2),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(2),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(3),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(3),
  TX0 => GND_0,
  TX1 => GND_0,
  TX2 => GND_0,
  TX3 => GND_0,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen\: OSER8
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(1),
  Q1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[1].u_cmd_gen_1_Q1\,
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(4),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(4),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(5),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(5),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(6),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(6),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(7),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(7),
  TX0 => GND_0,
  TX1 => GND_0,
  TX2 => GND_0,
  TX3 => GND_0,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen\: OSER8
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(2),
  Q1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[2].u_cmd_gen_1_Q1\,
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(8),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(8),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(9),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(9),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(10),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(10),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(11),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(11),
  TX0 => GND_0,
  TX1 => GND_0,
  TX2 => GND_0,
  TX3 => GND_0,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen\: OSER8
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(3),
  Q1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[3].u_cmd_gen_1_Q1\,
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(12),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(12),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(13),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(13),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(14),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(14),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(15),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(15),
  TX0 => GND_0,
  TX1 => GND_0,
  TX2 => GND_0,
  TX3 => GND_0,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen\: OSER8
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(4),
  Q1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[4].u_cmd_gen_1_Q1\,
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(16),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(16),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(17),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(17),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(18),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(18),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(19),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(19),
  TX0 => GND_0,
  TX1 => GND_0,
  TX2 => GND_0,
  TX3 => GND_0,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen\: OSER8
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(5),
  Q1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[5].u_cmd_gen_1_Q1\,
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(20),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(20),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(21),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(21),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(22),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(22),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(23),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(23),
  TX0 => GND_0,
  TX1 => GND_0,
  TX2 => GND_0,
  TX3 => GND_0,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen\: OSER8
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(6),
  Q1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[6].u_cmd_gen_1_Q1\,
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(24),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(24),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(25),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(25),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(26),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(26),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(27),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(27),
  TX0 => GND_0,
  TX1 => GND_0,
  TX2 => GND_0,
  TX3 => GND_0,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen\: OSER8
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(7),
  Q1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[7].u_cmd_gen_1_Q1\,
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(28),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(28),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(29),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(29),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(30),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(30),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(31),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(31),
  TX0 => GND_0,
  TX1 => GND_0,
  TX2 => GND_0,
  TX3 => GND_0,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen\: OSER8
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(8),
  Q1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[8].u_cmd_gen_1_Q1\,
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(32),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(32),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(33),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(33),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(34),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(34),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(35),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(35),
  TX0 => GND_0,
  TX1 => GND_0,
  TX2 => GND_0,
  TX3 => GND_0,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen\: OSER8
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(9),
  Q1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[9].u_cmd_gen_1_Q1\,
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(36),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(36),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(37),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(37),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(38),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(38),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(39),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(39),
  TX0 => GND_0,
  TX1 => GND_0,
  TX2 => GND_0,
  TX3 => GND_0,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen\: OSER8
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(10),
  Q1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[10].u_cmd_gen_1_Q1\,
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(40),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(40),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(41),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(41),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(42),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(42),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(43),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(43),
  TX0 => GND_0,
  TX1 => GND_0,
  TX2 => GND_0,
  TX3 => GND_0,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen\: OSER8
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(11),
  Q1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[11].u_cmd_gen_1_Q1\,
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(44),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(44),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(45),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(45),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(46),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(46),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(47),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(47),
  TX0 => GND_0,
  TX1 => GND_0,
  TX2 => GND_0,
  TX3 => GND_0,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen\: OSER8
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(12),
  Q1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[12].u_cmd_gen_1_Q1\,
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(48),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(48),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(49),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(49),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(50),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(50),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(51),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(51),
  TX0 => GND_0,
  TX1 => GND_0,
  TX2 => GND_0,
  TX3 => GND_0,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen\: OSER8
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(13),
  Q1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[13].u_cmd_gen_1_Q1\,
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(52),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(52),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(53),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(53),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(54),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(54),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(55),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(55),
  TX0 => GND_0,
  TX1 => GND_0,
  TX2 => GND_0,
  TX3 => GND_0,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen\: OSER8
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(14),
  Q1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[14].u_cmd_gen_1_Q1\,
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(56),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(56),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(57),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(57),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(58),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(58),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(59),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(59),
  TX0 => GND_0,
  TX1 => GND_0,
  TX2 => GND_0,
  TX3 => GND_0,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen\: OSER8
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(15),
  Q1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[15].u_cmd_gen_1_Q1\,
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(60),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(60),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(61),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(61),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(62),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(62),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(63),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(63),
  TX0 => GND_0,
  TX1 => GND_0,
  TX2 => GND_0,
  TX3 => GND_0,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen\: OSER8
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(16),
  Q1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[16].u_cmd_gen_1_Q1\,
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(64),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(64),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(65),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(65),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(66),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(66),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(67),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(67),
  TX0 => GND_0,
  TX1 => GND_0,
  TX2 => GND_0,
  TX3 => GND_0,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen\: OSER8
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(17),
  Q1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[17].u_cmd_gen_1_Q1\,
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(68),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(68),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(69),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(69),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(70),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(70),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(71),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(71),
  TX0 => GND_0,
  TX1 => GND_0,
  TX2 => GND_0,
  TX3 => GND_0,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen\: OSER8
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(18),
  Q1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[18].u_cmd_gen_1_Q1\,
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(72),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(72),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(73),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(73),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(74),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(74),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(75),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(75),
  TX0 => GND_0,
  TX1 => GND_0,
  TX2 => GND_0,
  TX3 => GND_0,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen\: OSER8
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(19),
  Q1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[19].u_cmd_gen_1_Q1\,
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(76),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(76),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(77),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(77),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(78),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(78),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(79),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(79),
  TX0 => GND_0,
  TX1 => GND_0,
  TX2 => GND_0,
  TX3 => GND_0,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen\: OSER8
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(20),
  Q1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[20].u_cmd_gen_1_Q1\,
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(80),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(80),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(81),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(81),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(82),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(82),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(83),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(83),
  TX0 => GND_0,
  TX1 => GND_0,
  TX2 => GND_0,
  TX3 => GND_0,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen\: OSER8
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(21),
  Q1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[21].u_cmd_gen_1_Q1\,
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(84),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(84),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(85),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(85),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(86),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(86),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(87),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(87),
  TX0 => GND_0,
  TX1 => GND_0,
  TX2 => GND_0,
  TX3 => GND_0,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen\: OSER8
port map (
  Q0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_line\(22),
  Q1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_cmd_oserdes_gen[22].u_cmd_gen_1_Q1\,
  D0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(88),
  D1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(88),
  D2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(89),
  D3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(89),
  D4 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(90),
  D5 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(90),
  D6 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(91),
  D7 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(91),
  TX0 => GND_0,
  TX1 => GND_0,
  TX2 => GND_0,
  TX3 => GND_0,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen\: OSER8
port map (
  Q0 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_ddr_clk_out,
  Q1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_ddr_phy_cmd_io_u_ck_gen_1_Q1,
  D0 => GND_0,
  D1 => VCC_0,
  D2 => GND_0,
  D3 => VCC_0,
  D4 => GND_0,
  D5 => VCC_0,
  D6 => GND_0,
  D7 => VCC_0,
  TX0 => GND_0,
  TX1 => GND_0,
  TX2 => GND_0,
  TX3 => GND_0,
  PCLK => NN,
  FCLK => gw3_top_u_ddr_phy_top_clk_x4i,
  RESET => NN_0);
\gw3_top/gwmc_app_cmd_en_s0\: DFFC
port map (
  Q => gw3_top_gwmc_app_cmd_en,
  D => gw3_top_n7,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_cmd_2_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_cmd\(2),
  D => gw3_top_n8,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_cmd_1_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_cmd\(1),
  D => gw3_top_n9,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_cmd_0_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_cmd\(0),
  D => gw3_top_n10,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_26_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(26),
  D => gw3_top_n12,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_25_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(25),
  D => gw3_top_n13,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_24_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(24),
  D => gw3_top_n14,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_23_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(23),
  D => gw3_top_n15,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_22_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(22),
  D => gw3_top_n16,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_21_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(21),
  D => gw3_top_n17,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_20_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(20),
  D => gw3_top_n18,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_19_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(19),
  D => gw3_top_n19,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_18_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(18),
  D => gw3_top_n20,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_17_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(17),
  D => gw3_top_n21,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_16_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(16),
  D => gw3_top_n22,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_15_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(15),
  D => gw3_top_n23,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_14_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(14),
  D => gw3_top_n24,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_13_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(13),
  D => gw3_top_n25,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_12_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(12),
  D => gw3_top_n26,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_11_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(11),
  D => gw3_top_n27,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_10_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(10),
  D => gw3_top_n28,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_9_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(9),
  D => gw3_top_n29,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_8_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(8),
  D => gw3_top_n30,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_7_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(7),
  D => gw3_top_n31,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_6_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(6),
  D => gw3_top_n32,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_5_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(5),
  D => gw3_top_n33,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_4_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(4),
  D => gw3_top_n34,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_3_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(3),
  D => gw3_top_n35,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_2_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(2),
  D => gw3_top_n36,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_1_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(1),
  D => gw3_top_n37,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_addr_0_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_addr\(0),
  D => gw3_top_n38,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wren_s0\: DFFC
port map (
  Q => gw3_top_gwmc_app_wdf_wren,
  D => gw3_top_n39,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wrend_s0\: DFFC
port map (
  Q => gw3_top_gwmc_app_wdf_wrend,
  D => gw3_top_n40,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_127_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(127),
  D => gw3_top_n41,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_126_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(126),
  D => gw3_top_n42,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_125_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(125),
  D => gw3_top_n43,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_124_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(124),
  D => gw3_top_n44,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_123_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(123),
  D => gw3_top_n45,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_122_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(122),
  D => gw3_top_n46,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_121_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(121),
  D => gw3_top_n47,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_120_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(120),
  D => gw3_top_n48,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_119_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(119),
  D => gw3_top_n49,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_118_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(118),
  D => gw3_top_n50,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_117_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(117),
  D => gw3_top_n51,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_116_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(116),
  D => gw3_top_n52,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_115_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(115),
  D => gw3_top_n53,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_114_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(114),
  D => gw3_top_n54,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_113_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(113),
  D => gw3_top_n55,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_112_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(112),
  D => gw3_top_n56,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_111_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(111),
  D => gw3_top_n57,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_110_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(110),
  D => gw3_top_n58,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_109_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(109),
  D => gw3_top_n59,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_108_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(108),
  D => gw3_top_n60,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_107_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(107),
  D => gw3_top_n61,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_106_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(106),
  D => gw3_top_n62,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_105_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(105),
  D => gw3_top_n63,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_104_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(104),
  D => gw3_top_n64,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_103_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(103),
  D => gw3_top_n65,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_102_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(102),
  D => gw3_top_n66,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_101_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(101),
  D => gw3_top_n67,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_100_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(100),
  D => gw3_top_n68,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_99_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(99),
  D => gw3_top_n69,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_98_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(98),
  D => gw3_top_n70,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_97_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(97),
  D => gw3_top_n71,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_96_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(96),
  D => gw3_top_n72,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_95_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(95),
  D => gw3_top_n73,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_94_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(94),
  D => gw3_top_n74,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_93_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(93),
  D => gw3_top_n75,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_92_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(92),
  D => gw3_top_n76,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_91_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(91),
  D => gw3_top_n77,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_90_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(90),
  D => gw3_top_n78,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_89_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(89),
  D => gw3_top_n79,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_88_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(88),
  D => gw3_top_n80,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_87_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(87),
  D => gw3_top_n81,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_86_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(86),
  D => gw3_top_n82,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_85_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(85),
  D => gw3_top_n83,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_84_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(84),
  D => gw3_top_n84,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_83_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(83),
  D => gw3_top_n85,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_82_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(82),
  D => gw3_top_n86,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_81_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(81),
  D => gw3_top_n87,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_80_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(80),
  D => gw3_top_n88,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_79_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(79),
  D => gw3_top_n89,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_78_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(78),
  D => gw3_top_n90,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_77_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(77),
  D => gw3_top_n91,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_76_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(76),
  D => gw3_top_n92,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_75_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(75),
  D => gw3_top_n93,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_74_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(74),
  D => gw3_top_n94,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_73_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(73),
  D => gw3_top_n95,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_72_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(72),
  D => gw3_top_n96,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_71_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(71),
  D => gw3_top_n97,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_70_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(70),
  D => gw3_top_n98,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_69_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(69),
  D => gw3_top_n99,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_68_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(68),
  D => gw3_top_n100,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_67_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(67),
  D => gw3_top_n101,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_66_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(66),
  D => gw3_top_n102,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_65_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(65),
  D => gw3_top_n103,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_64_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(64),
  D => gw3_top_n104,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_63_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(63),
  D => gw3_top_n105,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_62_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(62),
  D => gw3_top_n106,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_61_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(61),
  D => gw3_top_n107,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_60_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(60),
  D => gw3_top_n108,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_59_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(59),
  D => gw3_top_n109,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_58_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(58),
  D => gw3_top_n110,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_57_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(57),
  D => gw3_top_n111,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_56_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(56),
  D => gw3_top_n112,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_55_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(55),
  D => gw3_top_n113,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_54_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(54),
  D => gw3_top_n114,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_53_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(53),
  D => gw3_top_n115,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_52_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(52),
  D => gw3_top_n116,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_51_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(51),
  D => gw3_top_n117,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_50_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(50),
  D => gw3_top_n118,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_49_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(49),
  D => gw3_top_n119,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_48_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(48),
  D => gw3_top_n120,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_47_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(47),
  D => gw3_top_n121,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_46_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(46),
  D => gw3_top_n122,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_45_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(45),
  D => gw3_top_n123,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_44_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(44),
  D => gw3_top_n124,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_43_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(43),
  D => gw3_top_n125,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_42_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(42),
  D => gw3_top_n126,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_41_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(41),
  D => gw3_top_n127,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_40_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(40),
  D => gw3_top_n128,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_39_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(39),
  D => gw3_top_n129,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_38_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(38),
  D => gw3_top_n130,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_37_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(37),
  D => gw3_top_n131,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_36_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(36),
  D => gw3_top_n132,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_35_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(35),
  D => gw3_top_n133,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_34_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(34),
  D => gw3_top_n134,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_33_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(33),
  D => gw3_top_n135,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_32_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(32),
  D => gw3_top_n136,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_31_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(31),
  D => gw3_top_n137,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_30_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(30),
  D => gw3_top_n138,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_29_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(29),
  D => gw3_top_n139,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_28_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(28),
  D => gw3_top_n140,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_27_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(27),
  D => gw3_top_n141,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_26_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(26),
  D => gw3_top_n142,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_25_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(25),
  D => gw3_top_n143,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_24_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(24),
  D => gw3_top_n144,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_23_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(23),
  D => gw3_top_n145,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_22_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(22),
  D => gw3_top_n146,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_21_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(21),
  D => gw3_top_n147,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_20_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(20),
  D => gw3_top_n148,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_19_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(19),
  D => gw3_top_n149,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_18_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(18),
  D => gw3_top_n150,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_17_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(17),
  D => gw3_top_n151,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_16_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(16),
  D => gw3_top_n152,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_15_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(15),
  D => gw3_top_n153,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_14_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(14),
  D => gw3_top_n154,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_13_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(13),
  D => gw3_top_n155,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_12_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(12),
  D => gw3_top_n156,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_11_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(11),
  D => gw3_top_n157,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_10_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(10),
  D => gw3_top_n158,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_9_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(9),
  D => gw3_top_n159,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_8_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(8),
  D => gw3_top_n160,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_7_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(7),
  D => gw3_top_n161,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_6_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(6),
  D => gw3_top_n162,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_5_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(5),
  D => gw3_top_n163,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_4_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(4),
  D => gw3_top_n164,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_3_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(3),
  D => gw3_top_n165,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_2_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(2),
  D => gw3_top_n166,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_1_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(1),
  D => gw3_top_n167,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdf_wdata_0_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdf_wdata\(0),
  D => gw3_top_n168,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdata_mask_15_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdata_mask\(15),
  D => gw3_top_n169,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdata_mask_14_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdata_mask\(14),
  D => gw3_top_n170,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdata_mask_13_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdata_mask\(13),
  D => gw3_top_n171,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdata_mask_12_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdata_mask\(12),
  D => gw3_top_n172,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdata_mask_11_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdata_mask\(11),
  D => gw3_top_n173,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdata_mask_10_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdata_mask\(10),
  D => gw3_top_n174,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdata_mask_9_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdata_mask\(9),
  D => gw3_top_n175,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdata_mask_8_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdata_mask\(8),
  D => gw3_top_n176,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdata_mask_7_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdata_mask\(7),
  D => gw3_top_n177,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdata_mask_6_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdata_mask\(6),
  D => gw3_top_n178,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdata_mask_5_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdata_mask\(5),
  D => gw3_top_n179,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdata_mask_4_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdata_mask\(4),
  D => gw3_top_n180,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdata_mask_3_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdata_mask\(3),
  D => gw3_top_n181,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdata_mask_2_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdata_mask\(2),
  D => gw3_top_n182,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdata_mask_1_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdata_mask\(1),
  D => gw3_top_n183,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/gwmc_app_wdata_mask_0_s0\: DFFC
port map (
  Q => \gw3_top/gwmc_app_wdata_mask\(0),
  D => gw3_top_n184,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/eye_calib_start_r_s0\: DFFC
port map (
  Q => gw3_top_eye_calib_start_r,
  D => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/bank_d_2_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/bank_d\(2),
  D => \gw3_top/u_gwmc_top/gw_cmd0/bank\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/bank_d_1_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/bank_d\(1),
  D => \gw3_top/u_gwmc_top/gw_cmd0/bank\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/bank_d_0_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/bank_d\(0),
  D => \gw3_top/u_gwmc_top/gw_cmd0/bank\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/row_d_13_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/row_d\(13),
  D => \gw3_top/u_gwmc_top/gw_cmd0/row\(13),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/row_d_12_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/row_d\(12),
  D => \gw3_top/u_gwmc_top/gw_cmd0/row\(12),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/row_d_11_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/row_d\(11),
  D => \gw3_top/u_gwmc_top/gw_cmd0/row\(11),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/row_d_10_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/row_d\(10),
  D => \gw3_top/u_gwmc_top/gw_cmd0/row\(10),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/row_d_9_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/row_d\(9),
  D => \gw3_top/u_gwmc_top/gw_cmd0/row\(9),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/row_d_8_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/row_d\(8),
  D => \gw3_top/u_gwmc_top/gw_cmd0/row\(8),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/row_d_7_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/row_d\(7),
  D => \gw3_top/u_gwmc_top/gw_cmd0/row\(7),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/row_d_6_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/row_d\(6),
  D => \gw3_top/u_gwmc_top/gw_cmd0/row\(6),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/row_d_5_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/row_d\(5),
  D => \gw3_top/u_gwmc_top/gw_cmd0/row\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/row_d_4_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/row_d\(4),
  D => \gw3_top/u_gwmc_top/gw_cmd0/row\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/row_d_3_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/row_d\(3),
  D => \gw3_top/u_gwmc_top/gw_cmd0/row\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/row_d_2_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/row_d\(2),
  D => \gw3_top/u_gwmc_top/gw_cmd0/row\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/row_d_1_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/row_d\(1),
  D => \gw3_top/u_gwmc_top/gw_cmd0/row\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/row_d_0_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/row_d\(0),
  D => \gw3_top/u_gwmc_top/gw_cmd0/row\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/col_d_9_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/col_d\(9),
  D => \gw3_top/u_gwmc_top/gw_cmd0/col\(9),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/col_d_8_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/col_d\(8),
  D => \gw3_top/u_gwmc_top/gw_cmd0/col\(8),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/col_d_7_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/col_d\(7),
  D => \gw3_top/u_gwmc_top/gw_cmd0/col\(7),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/col_d_6_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/col_d\(6),
  D => \gw3_top/u_gwmc_top/gw_cmd0/col\(6),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/col_d_5_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/col_d\(5),
  D => \gw3_top/u_gwmc_top/gw_cmd0/col\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/col_d_4_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/col_d\(4),
  D => \gw3_top/u_gwmc_top/gw_cmd0/col\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/col_d_3_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/col_d\(3),
  D => \gw3_top/u_gwmc_top/gw_cmd0/col\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/col_d_2_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/col_d\(2),
  D => \gw3_top/u_gwmc_top/gw_cmd0/col\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/col_d_1_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/col_d\(1),
  D => \gw3_top/u_gwmc_top/gw_cmd0/col\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/col_d_0_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/col_d\(0),
  D => \gw3_top/u_gwmc_top/gw_cmd0/col\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_ras_n_dly_3_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_ras_n_dly\(3),
  D => VCC_0,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_ras_n_dly_2_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_ras_n_dly\(2),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_ras_n_out\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_cas_n_dly_3_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_cas_n_dly\(3),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd3\(20),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_cas_n_dly_2_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_cas_n_dly\(2),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_cas_n_out\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_we_n_dly_3_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_we_n_dly\(3),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_we_n_out\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_we_n_dly_2_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_we_n_dly\(2),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_we_n_out\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_dly_51_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_dly\(51),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(51),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_dly_50_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_dly\(50),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(50),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_dly_49_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_dly\(49),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(49),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_dly_48_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_dly\(48),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(48),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_dly_47_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_dly\(47),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(47),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_dly_46_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_dly\(46),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(46),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_dly_45_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_dly\(45),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(45),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_dly_44_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_dly\(44),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(44),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_dly_43_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_dly\(43),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(43),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_dly_42_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_dly\(42),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(42),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_dly_41_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_dly\(41),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(41),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_dly_40_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_dly\(40),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(40),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_dly_39_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_dly\(39),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(39),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_dly_38_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_dly\(38),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(38),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_dly_37_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_dly\(37),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(37),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_dly_36_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_dly\(36),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(36),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_dly_35_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_dly\(35),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(35),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_dly_34_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_dly\(34),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(34),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_dly_33_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_dly\(33),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(33),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_dly_32_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_dly\(32),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(32),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_dly_31_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_dly\(31),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(31),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_dly_30_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_dly\(30),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(30),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_dly_29_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_dly\(29),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(29),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_dly_28_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_dly\(28),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(28),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_bank_dly_11_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_bank_dly\(11),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_bank_out\(11),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_bank_dly_10_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_bank_dly\(10),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_bank_out\(10),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_bank_dly_9_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_bank_dly\(9),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_bank_out\(9),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_bank_dly_8_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_bank_dly\(8),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_bank_out\(8),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_bank_dly_7_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_bank_dly\(7),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_bank_out\(7),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_bank_dly_6_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_bank_dly\(6),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_bank_out\(6),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_cs_n_dly_3_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_cs_n_dly\(3),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_cs_n_out\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_cs_n_dly_2_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_cs_n_dly\(2),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_cs_n_out\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_odt_dly_1_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_odt_dly\(1),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_odt_out\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_cke_dly_3_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_cke_dly\(3),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_cke_out\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_wrdata_en_dly_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_mc_wrdata_en_dly,
  D => gw3_top_u_gwmc_top_gw_wr_data0_mc_wrdata_en_out,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_ras_n_2_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_ras_n_Z\(2),
  D => \gw3_top/u_gwmc_top/mc_ras_n_dly\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_cas_n_2_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_cas_n_Z\(2),
  D => \gw3_top/u_gwmc_top/mc_cas_n_dly\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_we_n_3_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_we_n_Z\(3),
  D => \gw3_top/u_gwmc_top/mc_we_n_dly\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_we_n_2_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_we_n_Z\(2),
  D => \gw3_top/u_gwmc_top/mc_we_n_dly\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_55_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(55),
  D => \gw3_top/u_gwmc_top/mc_cas_n_dly\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_51_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(51),
  D => \gw3_top/u_gwmc_top/mc_address_dly\(51),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_50_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(50),
  D => \gw3_top/u_gwmc_top/mc_address_dly\(50),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_49_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(49),
  D => \gw3_top/u_gwmc_top/mc_address_dly\(49),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_48_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(48),
  D => \gw3_top/u_gwmc_top/mc_address_dly\(48),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_47_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(47),
  D => \gw3_top/u_gwmc_top/mc_address_dly\(47),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_46_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(46),
  D => \gw3_top/u_gwmc_top/mc_address_dly\(46),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_45_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(45),
  D => \gw3_top/u_gwmc_top/mc_address_dly\(45),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_44_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(44),
  D => \gw3_top/u_gwmc_top/mc_address_dly\(44),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_43_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(43),
  D => \gw3_top/u_gwmc_top/mc_address_dly\(43),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_42_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(42),
  D => \gw3_top/u_gwmc_top/mc_address_dly\(42),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_41_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(41),
  D => \gw3_top/u_gwmc_top/mc_address_dly\(41),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_40_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(40),
  D => \gw3_top/u_gwmc_top/mc_address_dly\(40),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_39_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(39),
  D => \gw3_top/u_gwmc_top/mc_address_dly\(39),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_38_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(38),
  D => \gw3_top/u_gwmc_top/mc_address_dly\(38),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_37_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(37),
  D => \gw3_top/u_gwmc_top/mc_address_dly\(37),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_36_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(36),
  D => \gw3_top/u_gwmc_top/mc_address_dly\(36),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_35_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(35),
  D => \gw3_top/u_gwmc_top/mc_address_dly\(35),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_34_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(34),
  D => \gw3_top/u_gwmc_top/mc_address_dly\(34),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_33_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(33),
  D => \gw3_top/u_gwmc_top/mc_address_dly\(33),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_32_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(32),
  D => \gw3_top/u_gwmc_top/mc_address_dly\(32),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_31_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(31),
  D => \gw3_top/u_gwmc_top/mc_address_dly\(31),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_30_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(30),
  D => \gw3_top/u_gwmc_top/mc_address_dly\(30),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_29_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(29),
  D => \gw3_top/u_gwmc_top/mc_address_dly\(29),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_address_28_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_address_Z\(28),
  D => \gw3_top/u_gwmc_top/mc_address_dly\(28),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_bank_11_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_bank_Z\(11),
  D => \gw3_top/u_gwmc_top/mc_bank_dly\(11),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_bank_10_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_bank_Z\(10),
  D => \gw3_top/u_gwmc_top/mc_bank_dly\(10),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_bank_9_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_bank_Z\(9),
  D => \gw3_top/u_gwmc_top/mc_bank_dly\(9),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_bank_8_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_bank_Z\(8),
  D => \gw3_top/u_gwmc_top/mc_bank_dly\(8),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_bank_7_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_bank_Z\(7),
  D => \gw3_top/u_gwmc_top/mc_bank_dly\(7),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_bank_6_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_bank_Z\(6),
  D => \gw3_top/u_gwmc_top/mc_bank_dly\(6),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_cs_n_3_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_cs_n_Z\(3),
  D => \gw3_top/u_gwmc_top/mc_cs_n_dly\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_cs_n_2_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_cs_n_Z\(2),
  D => \gw3_top/u_gwmc_top/mc_cs_n_dly\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_odt_0_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_odt_Z\(0),
  D => \gw3_top/u_gwmc_top/mc_odt_dly\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_cke_0_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/mc_cke_Z\(0),
  D => \gw3_top/u_gwmc_top/mc_cke_dly\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_wrdata_en_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_mc_wrdata_en_Z,
  D => gw3_top_u_gwmc_top_mc_wrdata_en_dly,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_127_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(127),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(127),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_126_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(126),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(126),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_125_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(125),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(125),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_124_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(124),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(124),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_123_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(123),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(123),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_122_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(122),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(122),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_121_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(121),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(121),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_120_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(120),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(120),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_119_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(119),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(63),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_118_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(118),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(62),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_117_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(117),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(61),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_116_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(116),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(60),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_115_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(115),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(59),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_114_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(114),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(58),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_113_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(113),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(57),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_112_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(112),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(56),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_111_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(111),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(119),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_110_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(110),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(118),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_109_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(109),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(117),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_108_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(108),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(116),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_107_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(107),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(115),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_106_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(106),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(114),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_105_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(105),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(113),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_104_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(104),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(112),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_103_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(103),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(55),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_102_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(102),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(54),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_101_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(101),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(53),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_100_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(100),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(52),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_99_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(99),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(51),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_98_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(98),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(50),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_97_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(97),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(49),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_96_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(96),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(48),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_95_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(95),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(111),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_94_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(94),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(110),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_93_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(93),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(109),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_92_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(92),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(108),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_91_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(91),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(107),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_90_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(90),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(106),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_89_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(89),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(105),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_88_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(88),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(104),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_87_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(87),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(47),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_86_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(86),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(46),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_85_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(85),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(45),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_84_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(84),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(44),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_83_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(83),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(43),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_82_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(82),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(42),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_81_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(81),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(41),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_80_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(80),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(40),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_79_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(79),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(103),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_78_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(78),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(102),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_77_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(77),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(101),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_76_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(76),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(100),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_75_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(75),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(99),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_74_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(74),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(98),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_73_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(73),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(97),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_72_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(72),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(96),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_71_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(71),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(39),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_70_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(70),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(38),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_69_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(69),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(37),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_68_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(68),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(36),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_67_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(67),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(35),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_66_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(66),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(34),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_65_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(65),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(33),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_64_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(64),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(32),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_63_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(63),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(95),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_62_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(62),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(94),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_61_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(61),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(93),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_60_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(60),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(92),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_59_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(59),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(91),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_58_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(58),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(90),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_57_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(57),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(89),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_56_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(56),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(88),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_55_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(55),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(31),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_54_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(54),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(30),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_53_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(53),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(29),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_52_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(52),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(28),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_51_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(51),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(27),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_50_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(50),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(26),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_49_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(49),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(25),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_48_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(48),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(24),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_47_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(47),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(87),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_46_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(46),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(86),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_45_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(45),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(85),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_44_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(44),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(84),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_43_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(43),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(83),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_42_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(42),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(82),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_41_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(41),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(81),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_40_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(40),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(80),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_39_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(39),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(23),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_38_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(38),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(22),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_37_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(37),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(21),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_36_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(36),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(20),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_35_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(35),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(19),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_34_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(34),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(18),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_33_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(33),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(17),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_32_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(32),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(16),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_31_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(31),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(79),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_30_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(30),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(78),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_29_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(29),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(77),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_28_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(28),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(76),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_27_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(27),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(75),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_26_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(26),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(74),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_25_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(25),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(73),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_24_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(24),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(72),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_23_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(23),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(15),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_22_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(22),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(14),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_21_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(21),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(13),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_20_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(20),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(12),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_19_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(19),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(11),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_18_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(18),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(10),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_17_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(17),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(9),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_16_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(16),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(8),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_15_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(15),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(71),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_14_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(14),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(70),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_13_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(13),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(69),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_12_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(12),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(68),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_11_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(11),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(67),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_10_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(10),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(66),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_9_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(9),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(65),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_8_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(8),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(64),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_7_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(7),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(7),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_6_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(6),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(6),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_5_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_4_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_3_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_2_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_1_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/phy_rd_data_dly_0_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/phy_rd_data_dly\(0),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/full_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gw_cmd0_full,
  D => gw3_top_u_gwmc_top_gw_cmd0_n34,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/wgate_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gw_cmd0_wgate,
  D => gw3_top_u_gwmc_top_gw_cmd0_n39,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/wgate_r_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gw_cmd0_wgate_r,
  D => gw3_top_u_gwmc_top_gw_cmd0_wgate,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_26_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(26),
  D => \gw3_top/gwmc_app_addr\(26),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_25_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(25),
  D => \gw3_top/gwmc_app_addr\(25),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_24_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(24),
  D => \gw3_top/gwmc_app_addr\(24),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_23_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(23),
  D => \gw3_top/gwmc_app_addr\(23),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_22_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(22),
  D => \gw3_top/gwmc_app_addr\(22),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_21_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(21),
  D => \gw3_top/gwmc_app_addr\(21),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_20_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(20),
  D => \gw3_top/gwmc_app_addr\(20),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_19_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(19),
  D => \gw3_top/gwmc_app_addr\(19),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_18_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(18),
  D => \gw3_top/gwmc_app_addr\(18),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_17_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(17),
  D => \gw3_top/gwmc_app_addr\(17),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_16_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(16),
  D => \gw3_top/gwmc_app_addr\(16),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_15_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(15),
  D => \gw3_top/gwmc_app_addr\(15),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_14_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(14),
  D => \gw3_top/gwmc_app_addr\(14),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_13_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(13),
  D => \gw3_top/gwmc_app_addr\(13),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_12_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(12),
  D => \gw3_top/gwmc_app_addr\(12),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_11_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(11),
  D => \gw3_top/gwmc_app_addr\(11),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_10_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(10),
  D => \gw3_top/gwmc_app_addr\(10),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_9_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(9),
  D => \gw3_top/gwmc_app_addr\(9),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_8_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(8),
  D => \gw3_top/gwmc_app_addr\(8),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_7_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(7),
  D => \gw3_top/gwmc_app_addr\(7),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_6_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(6),
  D => \gw3_top/gwmc_app_addr\(6),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_5_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(5),
  D => \gw3_top/gwmc_app_addr\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_4_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(4),
  D => \gw3_top/gwmc_app_addr\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_3_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(3),
  D => \gw3_top/gwmc_app_addr\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_2_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(2),
  D => \gw3_top/gwmc_app_addr\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_1_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(1),
  D => \gw3_top/gwmc_app_addr\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_addr_r_0_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(0),
  D => \gw3_top/gwmc_app_addr\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_cmd_r_2_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_cmd_r\(2),
  D => \gw3_top/gwmc_app_cmd\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_cmd_r_1_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_cmd_r\(1),
  D => \gw3_top/gwmc_app_cmd\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_cmd_r_0_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/app_cmd_r\(0),
  D => \gw3_top/gwmc_app_cmd\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_en_r_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gw_cmd0_app_en_r,
  D => gw3_top_gwmc_app_cmd_en,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/app_en_rr_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gw_cmd0_app_en_rr,
  D => gw3_top_u_gwmc_top_gw_cmd0_app_en_r,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/bank_rr_2_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/bank_rr\(2),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(26),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/bank_rr_1_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/bank_rr\(1),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(25),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/bank_rr_0_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/bank_rr\(0),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(24),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/row_rr_13_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/row_rr\(13),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(23),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/row_rr_12_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/row_rr\(12),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(22),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/row_rr_11_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/row_rr\(11),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(21),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/row_rr_10_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/row_rr\(10),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(20),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/row_rr_9_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/row_rr\(9),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(19),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/row_rr_8_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/row_rr\(8),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(18),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/row_rr_7_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/row_rr\(7),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(17),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/row_rr_6_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/row_rr\(6),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(16),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/row_rr_5_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/row_rr\(5),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(15),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/row_rr_4_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/row_rr\(4),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(14),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/row_rr_3_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/row_rr\(3),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(13),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/row_rr_2_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/row_rr\(2),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(12),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/row_rr_1_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/row_rr\(1),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(11),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/row_rr_0_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/row_rr\(0),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(10),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/col_rr_9_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/col_rr\(9),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(9),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/col_rr_8_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/col_rr\(8),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(8),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/col_rr_7_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/col_rr\(7),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(7),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/col_rr_6_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/col_rr\(6),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(6),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/col_rr_5_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/col_rr\(5),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/col_rr_4_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/col_rr\(4),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/col_rr_3_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/col_rr\(3),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/col_rr_2_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/col_rr\(2),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/col_rr_1_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/col_rr\(1),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/col_rr_0_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/col_rr\(0),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/bank_in_tmp_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/bank_in_tmp\(2),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(26),
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_cmd0_app_en_r,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/bank_in_tmp_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/bank_in_tmp\(1),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(25),
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_cmd0_app_en_r,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/bank_in_tmp_0_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/bank_in_tmp\(0),
  D => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(24),
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_cmd0_app_en_r,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/bank_change_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gw_cmd0_bank_change,
  D => gw3_top_u_gwmc_top_gw_cmd0_n446,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/row_change_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gw_cmd0_row_change,
  D => gw3_top_u_gwmc_top_gw_cmd0_n478,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/write_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gw_cmd0_write,
  D => gw3_top_u_gwmc_top_gw_cmd0_n484,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/read_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gw_cmd0_read,
  D => gw3_top_u_gwmc_top_gw_cmd0_n491,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/waddr_3_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(3),
  D => \gw3_top/u_gwmc_top/gw_cmd0/next_waddr\(3),
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_cmd0_n494,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/waddr_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(2),
  D => \gw3_top/u_gwmc_top/gw_cmd0/next_waddr\(2),
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_cmd0_n494,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/raddr_3_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(3),
  D => \gw3_top/u_gwmc_top/gw_cmd0/next_raddr\(3),
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_Z,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/raddr_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(2),
  D => \gw3_top/u_gwmc_top/gw_cmd0/next_raddr\(2),
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_Z,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/raddr_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(1),
  D => \gw3_top/u_gwmc_top/gw_cmd0/next_raddr\(1),
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_Z,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/raddr_0_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(0),
  D => gw3_top_u_gwmc_top_gw_cmd0_next_raddr_0,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_Z,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/full_r_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gw_cmd0_full_r,
  D => gw3_top_u_gwmc_top_gw_cmd0_full,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/updata_dqs_finished_r_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gwmc_bank_ctrl_updata_dqs_finished_r,
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_updata_dqs_finished_Z,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/init_done_r_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gwmc_bank_ctrl_init_done_r,
  D => gw3_top_u_gwmc_top_n74,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/updata_dqs_ack_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gwmc_bank_ctrl_updata_dqs_ack_Z,
  D => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_UPDATA_DQS_WAITE\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_UPDATA_DQS_WAITE_s0\: DFFC
port map (
  Q => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_UPDATA_DQS_WAITE\,
  D => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_UPDATA_DQS_WAITE\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_WRITE_s0\: DFFC
port map (
  Q => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WRITE\,
  D => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_READ_s0\: DFFC
port map (
  Q => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_READ\,
  D => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_READ\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_IDLE_s0\: DFFC
port map (
  Q => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_IDLE\,
  D => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_IDLE\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_REF_s0\: DFFC
port map (
  Q => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_REF\,
  D => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_REF\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_SREI_s0\: DFFC
port map (
  Q => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SREI\,
  D => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_SREI\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_ACT_WR_s0\: DFFC
port map (
  Q => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT_WR\,
  D => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_WR\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_ACT_RD_s0\: DFFC
port map (
  Q => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT_RD\,
  D => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_RD\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_ACT2WR_s0\: DFFC
port map (
  Q => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT2WR\,
  D => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT2WR\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_WP2REF_s0\: DFFC
port map (
  Q => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WP2REF\,
  D => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2REF\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_WP2SRE_s0\: DFFC
port map (
  Q => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WP2SRE\,
  D => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2SRE\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_W2R_s0\: DFFC
port map (
  Q => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_W2R\,
  D => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_W2R\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_WP2AW_s0\: DFFC
port map (
  Q => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WP2AW\,
  D => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2AW\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_WP2AR_s0\: DFFC
port map (
  Q => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WP2AR\,
  D => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2AR\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_ACT2RD_s0\: DFFC
port map (
  Q => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT2RD\,
  D => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT2RD\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_RP2REF_s0\: DFFC
port map (
  Q => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_RP2REF\,
  D => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_RP2REF\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_RP2SRE_s0\: DFFC
port map (
  Q => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_RP2SRE\,
  D => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_RP2SRE\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_R2W_s0\: DFFC
port map (
  Q => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_R2W\,
  D => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_R2W\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_RP2AW_s0\: DFFC
port map (
  Q => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_RP2AW\,
  D => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_RP2AW\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_RP2AR_s0\: DFFC
port map (
  Q => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_RP2AR\,
  D => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_RP2AR\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_SRE_s0\: DFFC
port map (
  Q => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SRE\,
  D => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_SRE\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_SREE_s0\: DFFC
port map (
  Q => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SREE\,
  D => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_SREE\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/idle_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gwmc_bank_ctrl_idle_Z,
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n885,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/filter_w_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gwmc_bank_ctrl_filter_w,
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n893_6,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/filter_r_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gwmc_bank_ctrl_filter_r,
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n901,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch\(2),
  D => \gw3_top/u_gwmc_top/gw_cmd0/bank\(2),
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1231,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch\(1),
  D => \gw3_top/u_gwmc_top/gw_cmd0/bank\(1),
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1231,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch_0_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch\(0),
  D => \gw3_top/u_gwmc_top/gw_cmd0/bank\(0),
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1231,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/send_act_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_act_Z,
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_act_one_bank_7,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/send_wr_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z,
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_w,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/send_rd_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_rd_Z,
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_y,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/send_pre_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_pre_Z,
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/pre_all_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gwmc_bank_ctrl_pre_all_Z,
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1347,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/send_ref_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_ref_Z,
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1022,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/send_sre_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_sre_Z,
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1355,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/cke_set_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cke_set_Z,
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1360,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/updata_dqs_req_r_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gwmc_bank_ctrl_updata_dqs_req_r,
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_updata_dqs_req_Z,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_POWERON_s0\: DFFP
port map (
  Q => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_POWERON\,
  D => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_POWERON\,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt_3_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt\(3),
  D => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n12,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_timing_ctrl_init_complete_r,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt\(2),
  D => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n13,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_timing_ctrl_init_complete_r,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt\(1),
  D => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n14,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_timing_ctrl_init_complete_r,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt_0_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt\(0),
  D => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n15,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_timing_ctrl_init_complete_r,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer_5_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(5),
  D => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n34,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n26,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer_4_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(4),
  D => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n35,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n26,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer_3_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(3),
  D => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n36,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n26,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(2),
  D => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n37,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n26,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(1),
  D => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n38,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n26,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer_0_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(0),
  D => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n39,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n26,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/ref_accepted_s0\: DFFC
port map (
  Q => ref_ack,
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_ref_Z,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/sre_accept_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gwmc_timing_ctrl_sre_accept,
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_sre_Z_5,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/init_complete_r_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gwmc_timing_ctrl_init_complete_r,
  D => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_126_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(126),
  D => \gw3_top/gwmc_app_wdf_wdata\(126),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_125_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(125),
  D => \gw3_top/gwmc_app_wdf_wdata\(125),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_124_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(124),
  D => \gw3_top/gwmc_app_wdf_wdata\(124),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_123_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(123),
  D => \gw3_top/gwmc_app_wdf_wdata\(123),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_122_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(122),
  D => \gw3_top/gwmc_app_wdf_wdata\(122),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_121_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(121),
  D => \gw3_top/gwmc_app_wdf_wdata\(121),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_120_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(120),
  D => \gw3_top/gwmc_app_wdf_wdata\(120),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_119_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(119),
  D => \gw3_top/gwmc_app_wdf_wdata\(119),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_118_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(118),
  D => \gw3_top/gwmc_app_wdf_wdata\(118),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_117_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(117),
  D => \gw3_top/gwmc_app_wdf_wdata\(117),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_116_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(116),
  D => \gw3_top/gwmc_app_wdf_wdata\(116),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_115_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(115),
  D => \gw3_top/gwmc_app_wdf_wdata\(115),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_114_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(114),
  D => \gw3_top/gwmc_app_wdf_wdata\(114),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_113_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(113),
  D => \gw3_top/gwmc_app_wdf_wdata\(113),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_112_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(112),
  D => \gw3_top/gwmc_app_wdf_wdata\(112),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_111_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(111),
  D => \gw3_top/gwmc_app_wdf_wdata\(111),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_110_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(110),
  D => \gw3_top/gwmc_app_wdf_wdata\(110),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_109_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(109),
  D => \gw3_top/gwmc_app_wdf_wdata\(109),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_108_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(108),
  D => \gw3_top/gwmc_app_wdf_wdata\(108),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_107_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(107),
  D => \gw3_top/gwmc_app_wdf_wdata\(107),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_106_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(106),
  D => \gw3_top/gwmc_app_wdf_wdata\(106),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_105_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(105),
  D => \gw3_top/gwmc_app_wdf_wdata\(105),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_104_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(104),
  D => \gw3_top/gwmc_app_wdf_wdata\(104),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_103_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(103),
  D => \gw3_top/gwmc_app_wdf_wdata\(103),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_102_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(102),
  D => \gw3_top/gwmc_app_wdf_wdata\(102),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_101_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(101),
  D => \gw3_top/gwmc_app_wdf_wdata\(101),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_100_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(100),
  D => \gw3_top/gwmc_app_wdf_wdata\(100),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_99_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(99),
  D => \gw3_top/gwmc_app_wdf_wdata\(99),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_98_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(98),
  D => \gw3_top/gwmc_app_wdf_wdata\(98),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_97_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(97),
  D => \gw3_top/gwmc_app_wdf_wdata\(97),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_96_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(96),
  D => \gw3_top/gwmc_app_wdf_wdata\(96),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_95_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(95),
  D => \gw3_top/gwmc_app_wdf_wdata\(95),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_94_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(94),
  D => \gw3_top/gwmc_app_wdf_wdata\(94),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_93_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(93),
  D => \gw3_top/gwmc_app_wdf_wdata\(93),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_92_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(92),
  D => \gw3_top/gwmc_app_wdf_wdata\(92),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_91_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(91),
  D => \gw3_top/gwmc_app_wdf_wdata\(91),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_90_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(90),
  D => \gw3_top/gwmc_app_wdf_wdata\(90),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_89_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(89),
  D => \gw3_top/gwmc_app_wdf_wdata\(89),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_88_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(88),
  D => \gw3_top/gwmc_app_wdf_wdata\(88),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_87_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(87),
  D => \gw3_top/gwmc_app_wdf_wdata\(87),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_86_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(86),
  D => \gw3_top/gwmc_app_wdf_wdata\(86),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_85_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(85),
  D => \gw3_top/gwmc_app_wdf_wdata\(85),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_84_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(84),
  D => \gw3_top/gwmc_app_wdf_wdata\(84),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_83_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(83),
  D => \gw3_top/gwmc_app_wdf_wdata\(83),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_82_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(82),
  D => \gw3_top/gwmc_app_wdf_wdata\(82),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_81_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(81),
  D => \gw3_top/gwmc_app_wdf_wdata\(81),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_80_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(80),
  D => \gw3_top/gwmc_app_wdf_wdata\(80),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_79_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(79),
  D => \gw3_top/gwmc_app_wdf_wdata\(79),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_78_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(78),
  D => \gw3_top/gwmc_app_wdf_wdata\(78),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_77_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(77),
  D => \gw3_top/gwmc_app_wdf_wdata\(77),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_76_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(76),
  D => \gw3_top/gwmc_app_wdf_wdata\(76),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_75_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(75),
  D => \gw3_top/gwmc_app_wdf_wdata\(75),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_74_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(74),
  D => \gw3_top/gwmc_app_wdf_wdata\(74),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_73_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(73),
  D => \gw3_top/gwmc_app_wdf_wdata\(73),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_72_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(72),
  D => \gw3_top/gwmc_app_wdf_wdata\(72),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_71_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(71),
  D => \gw3_top/gwmc_app_wdf_wdata\(71),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_70_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(70),
  D => \gw3_top/gwmc_app_wdf_wdata\(70),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_69_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(69),
  D => \gw3_top/gwmc_app_wdf_wdata\(69),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_68_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(68),
  D => \gw3_top/gwmc_app_wdf_wdata\(68),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_67_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(67),
  D => \gw3_top/gwmc_app_wdf_wdata\(67),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_66_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(66),
  D => \gw3_top/gwmc_app_wdf_wdata\(66),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_65_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(65),
  D => \gw3_top/gwmc_app_wdf_wdata\(65),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_64_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(64),
  D => \gw3_top/gwmc_app_wdf_wdata\(64),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_63_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(63),
  D => \gw3_top/gwmc_app_wdf_wdata\(63),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_62_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(62),
  D => \gw3_top/gwmc_app_wdf_wdata\(62),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_61_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(61),
  D => \gw3_top/gwmc_app_wdf_wdata\(61),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_60_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(60),
  D => \gw3_top/gwmc_app_wdf_wdata\(60),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_59_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(59),
  D => \gw3_top/gwmc_app_wdf_wdata\(59),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_58_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(58),
  D => \gw3_top/gwmc_app_wdf_wdata\(58),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_57_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(57),
  D => \gw3_top/gwmc_app_wdf_wdata\(57),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_56_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(56),
  D => \gw3_top/gwmc_app_wdf_wdata\(56),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_55_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(55),
  D => \gw3_top/gwmc_app_wdf_wdata\(55),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_54_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(54),
  D => \gw3_top/gwmc_app_wdf_wdata\(54),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_53_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(53),
  D => \gw3_top/gwmc_app_wdf_wdata\(53),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_52_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(52),
  D => \gw3_top/gwmc_app_wdf_wdata\(52),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_51_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(51),
  D => \gw3_top/gwmc_app_wdf_wdata\(51),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_50_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(50),
  D => \gw3_top/gwmc_app_wdf_wdata\(50),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_49_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(49),
  D => \gw3_top/gwmc_app_wdf_wdata\(49),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_48_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(48),
  D => \gw3_top/gwmc_app_wdf_wdata\(48),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_47_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(47),
  D => \gw3_top/gwmc_app_wdf_wdata\(47),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_46_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(46),
  D => \gw3_top/gwmc_app_wdf_wdata\(46),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_45_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(45),
  D => \gw3_top/gwmc_app_wdf_wdata\(45),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_44_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(44),
  D => \gw3_top/gwmc_app_wdf_wdata\(44),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_43_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(43),
  D => \gw3_top/gwmc_app_wdf_wdata\(43),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_42_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(42),
  D => \gw3_top/gwmc_app_wdf_wdata\(42),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_41_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(41),
  D => \gw3_top/gwmc_app_wdf_wdata\(41),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_40_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(40),
  D => \gw3_top/gwmc_app_wdf_wdata\(40),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_39_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(39),
  D => \gw3_top/gwmc_app_wdf_wdata\(39),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_38_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(38),
  D => \gw3_top/gwmc_app_wdf_wdata\(38),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_37_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(37),
  D => \gw3_top/gwmc_app_wdf_wdata\(37),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_36_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(36),
  D => \gw3_top/gwmc_app_wdf_wdata\(36),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_35_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(35),
  D => \gw3_top/gwmc_app_wdf_wdata\(35),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_34_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(34),
  D => \gw3_top/gwmc_app_wdf_wdata\(34),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_33_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(33),
  D => \gw3_top/gwmc_app_wdf_wdata\(33),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_32_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(32),
  D => \gw3_top/gwmc_app_wdf_wdata\(32),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_31_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(31),
  D => \gw3_top/gwmc_app_wdf_wdata\(31),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_30_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(30),
  D => \gw3_top/gwmc_app_wdf_wdata\(30),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_29_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(29),
  D => \gw3_top/gwmc_app_wdf_wdata\(29),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_28_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(28),
  D => \gw3_top/gwmc_app_wdf_wdata\(28),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_27_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(27),
  D => \gw3_top/gwmc_app_wdf_wdata\(27),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_26_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(26),
  D => \gw3_top/gwmc_app_wdf_wdata\(26),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_25_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(25),
  D => \gw3_top/gwmc_app_wdf_wdata\(25),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_24_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(24),
  D => \gw3_top/gwmc_app_wdf_wdata\(24),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_23_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(23),
  D => \gw3_top/gwmc_app_wdf_wdata\(23),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_22_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(22),
  D => \gw3_top/gwmc_app_wdf_wdata\(22),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_21_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(21),
  D => \gw3_top/gwmc_app_wdf_wdata\(21),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_20_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(20),
  D => \gw3_top/gwmc_app_wdf_wdata\(20),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_19_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(19),
  D => \gw3_top/gwmc_app_wdf_wdata\(19),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_18_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(18),
  D => \gw3_top/gwmc_app_wdf_wdata\(18),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_17_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(17),
  D => \gw3_top/gwmc_app_wdf_wdata\(17),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_16_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(16),
  D => \gw3_top/gwmc_app_wdf_wdata\(16),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_15_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(15),
  D => \gw3_top/gwmc_app_wdf_wdata\(15),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_14_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(14),
  D => \gw3_top/gwmc_app_wdf_wdata\(14),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_13_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(13),
  D => \gw3_top/gwmc_app_wdf_wdata\(13),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_12_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(12),
  D => \gw3_top/gwmc_app_wdf_wdata\(12),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_11_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(11),
  D => \gw3_top/gwmc_app_wdf_wdata\(11),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_10_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(10),
  D => \gw3_top/gwmc_app_wdf_wdata\(10),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_9_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(9),
  D => \gw3_top/gwmc_app_wdf_wdata\(9),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_8_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(8),
  D => \gw3_top/gwmc_app_wdf_wdata\(8),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_7_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(7),
  D => \gw3_top/gwmc_app_wdf_wdata\(7),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_6_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(6),
  D => \gw3_top/gwmc_app_wdf_wdata\(6),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_5_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(5),
  D => \gw3_top/gwmc_app_wdf_wdata\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_4_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(4),
  D => \gw3_top/gwmc_app_wdf_wdata\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_3_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(3),
  D => \gw3_top/gwmc_app_wdf_wdata\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_2_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(2),
  D => \gw3_top/gwmc_app_wdf_wdata\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_1_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(1),
  D => \gw3_top/gwmc_app_wdf_wdata\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_0_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(0),
  D => \gw3_top/gwmc_app_wdf_wdata\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_15_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r\(15),
  D => \gw3_top/gwmc_app_wdata_mask\(15),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_14_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r\(14),
  D => \gw3_top/gwmc_app_wdata_mask\(14),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_13_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r\(13),
  D => \gw3_top/gwmc_app_wdata_mask\(13),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_12_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r\(12),
  D => \gw3_top/gwmc_app_wdata_mask\(12),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_11_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r\(11),
  D => \gw3_top/gwmc_app_wdata_mask\(11),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_10_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r\(10),
  D => \gw3_top/gwmc_app_wdata_mask\(10),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_9_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r\(9),
  D => \gw3_top/gwmc_app_wdata_mask\(9),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_8_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r\(8),
  D => \gw3_top/gwmc_app_wdata_mask\(8),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_7_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r\(7),
  D => \gw3_top/gwmc_app_wdata_mask\(7),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_6_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r\(6),
  D => \gw3_top/gwmc_app_wdata_mask\(6),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_5_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r\(5),
  D => \gw3_top/gwmc_app_wdata_mask\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_4_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r\(4),
  D => \gw3_top/gwmc_app_wdata_mask\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_3_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r\(3),
  D => \gw3_top/gwmc_app_wdata_mask\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_2_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r\(2),
  D => \gw3_top/gwmc_app_wdata_mask\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_1_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r\(1),
  D => \gw3_top/gwmc_app_wdata_mask\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_0_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r\(0),
  D => \gw3_top/gwmc_app_wdata_mask\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_wren_r_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gw_wr_data0_app_wdf_wren_r,
  D => gw3_top_gwmc_app_wdf_wren,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_end_r_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gw_wr_data0_app_wdf_end_r,
  D => gw3_top_gwmc_app_wdf_wrend,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_full_r_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gw_wr_data0_wr_buf_full_r,
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wr_buf_full,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_rdy_s0\: DFFC
port map (
  Q => NN_4,
  D => gw3_top_u_gwmc_top_gw_wr_data0_n734,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/send_wr_d1_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gw_wr_data0_mc_wrdata_en_out,
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_127_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(127),
  D => \gw3_top/gwmc_app_wdf_wdata\(127),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly_2_s0\: DFF
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly\(2),
  D => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(2),
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly_1_s0\: DFF
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly\(1),
  D => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(1),
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly_0_s0\: DFF
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly\(0),
  D => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(0),
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_143_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_mask_out\(15),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n29,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_142_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_mask_out\(14),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n30,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_141_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_mask_out\(13),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n31,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_140_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_mask_out\(12),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n32,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_139_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_mask_out\(11),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n33,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_138_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_mask_out\(10),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n34,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_137_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_mask_out\(9),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n35,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_136_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_mask_out\(8),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n36,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_135_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_mask_out\(7),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n37,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_134_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_mask_out\(6),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n38,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_133_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_mask_out\(5),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n39,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_132_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_mask_out\(4),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n40,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_131_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_mask_out\(3),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n41,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_130_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_mask_out\(2),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n42,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_129_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_mask_out\(1),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n43,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_128_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_mask_out\(0),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n44,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_127_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(127),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n45,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_126_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(126),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n46,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_125_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(125),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n47,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_124_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(124),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n48,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_123_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(123),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n49,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_122_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(122),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n50,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_121_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(121),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n51,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_120_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(120),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n52,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_119_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(119),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n53,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_118_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(118),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n54,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_117_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(117),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n55,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_116_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(116),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n56,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_115_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(115),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n57,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_114_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(114),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n58,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_113_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(113),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n59,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_112_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(112),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n60,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_111_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(111),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n61,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_110_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(110),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n62,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_109_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(109),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n63,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_108_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(108),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n64,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_107_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(107),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n65,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_106_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(106),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n66,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_105_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(105),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n67,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_104_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(104),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n68,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_103_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(103),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n69,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_102_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(102),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n70,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_101_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(101),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n71,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_100_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(100),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n72,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_99_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(99),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n73,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_98_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(98),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n74,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_97_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(97),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n75,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_96_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(96),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n76,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_95_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(95),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n77,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_94_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(94),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n78,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_93_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(93),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n79,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_92_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(92),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n80,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_91_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(91),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n81,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_90_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(90),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n82,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_89_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(89),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n83,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_88_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(88),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n84,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_87_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(87),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n85,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_86_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(86),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n86,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_85_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(85),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n87,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_84_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(84),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n88,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_83_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(83),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n89,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_82_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(82),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n90,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_81_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(81),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n91,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_80_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(80),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n92,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_79_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(79),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n93,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_78_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(78),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n94,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_77_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(77),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n95,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_76_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(76),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n96,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_75_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(75),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n97,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_74_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(74),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n98,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_73_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(73),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n99,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_72_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(72),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n100,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_71_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(71),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n101,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_70_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(70),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n102,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_69_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(69),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n103,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_68_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(68),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n104,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_67_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(67),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n105,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_66_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(66),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n106,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_65_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(65),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n107,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_64_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(64),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n108,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_63_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(63),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n109,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_62_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(62),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n110,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_61_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(61),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n111,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_60_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(60),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n112,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_59_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(59),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n113,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_58_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(58),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n114,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_57_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(57),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n115,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_56_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(56),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n116,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_55_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(55),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n117,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_54_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(54),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n118,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_53_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(53),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n119,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_52_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(52),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n120,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_51_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(51),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n121,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_50_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(50),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n122,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_49_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(49),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n123,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_48_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(48),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n124,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_47_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(47),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n125,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_46_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(46),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n126,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_45_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(45),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n127,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_44_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(44),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n128,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_43_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(43),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n129,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_42_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(42),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n130,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_41_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(41),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n131,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_40_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(40),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n132,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_39_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(39),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n133,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_38_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(38),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n134,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_37_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(37),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n135,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_36_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(36),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n136,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_35_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(35),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n137,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_34_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(34),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n138,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_33_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(33),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n139,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_32_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(32),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n140,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_31_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(31),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n141,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_30_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(30),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n142,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_29_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(29),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n143,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_28_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(28),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n144,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_27_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(27),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n145,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_26_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(26),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n146,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_25_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(25),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n147,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_24_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(24),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n148,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_23_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(23),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n149,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_22_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(22),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n150,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_21_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(21),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n151,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_20_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(20),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n152,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_19_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(19),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n153,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_18_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(18),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n154,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_17_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(17),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n155,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_16_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(16),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n156,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_15_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(15),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n157,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_14_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(14),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n158,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_13_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(13),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n159,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_12_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(12),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n160,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_11_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(11),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n161,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_10_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(10),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n162,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_9_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(9),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n163,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_8_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(8),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n164,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_7_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(7),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n165,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_6_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(6),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n166,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_5_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(5),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n167,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_4_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(4),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n168,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_3_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(3),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n169,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(2),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n170,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(1),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n171,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_0_s0\: DFFCE
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(0),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n172,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_4_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(4),
  D => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_3_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(3),
  D => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_2_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(2),
  D => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_1_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(1),
  D => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_0_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(0),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_rbin_next_0,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_4_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(4),
  D => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_3_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3),
  D => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_2_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(2),
  D => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_1_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(1),
  D => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_0_s0\: DFFC
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(0),
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_0,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Full_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_Full,
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wfull_val,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Almost_Full_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wr_buf_full,
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_awfull_val,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly_3_s0\: DFF
port map (
  Q => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly\(3),
  D => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3),
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Empty_s0\: DFFP
port map (
  Q => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wr_buf_empt,
  D => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_rempty_val,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_127_s0\: DFFC
port map (
  Q => rd_data(127),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n5,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_126_s0\: DFFC
port map (
  Q => rd_data(126),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n6,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_125_s0\: DFFC
port map (
  Q => rd_data(125),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n7,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_124_s0\: DFFC
port map (
  Q => rd_data(124),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n8,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_123_s0\: DFFC
port map (
  Q => rd_data(123),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n9,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_122_s0\: DFFC
port map (
  Q => rd_data(122),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n10,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_121_s0\: DFFC
port map (
  Q => rd_data(121),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n11,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_120_s0\: DFFC
port map (
  Q => rd_data(120),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n12,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_119_s0\: DFFC
port map (
  Q => rd_data(119),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n13,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_118_s0\: DFFC
port map (
  Q => rd_data(118),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n14,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_117_s0\: DFFC
port map (
  Q => rd_data(117),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n15,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_116_s0\: DFFC
port map (
  Q => rd_data(116),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n16,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_115_s0\: DFFC
port map (
  Q => rd_data(115),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n17,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_114_s0\: DFFC
port map (
  Q => rd_data(114),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n18,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_113_s0\: DFFC
port map (
  Q => rd_data(113),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n19,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_112_s0\: DFFC
port map (
  Q => rd_data(112),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n20,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_111_s0\: DFFC
port map (
  Q => rd_data(111),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n21,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_110_s0\: DFFC
port map (
  Q => rd_data(110),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n22,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_109_s0\: DFFC
port map (
  Q => rd_data(109),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n23,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_108_s0\: DFFC
port map (
  Q => rd_data(108),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n24,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_107_s0\: DFFC
port map (
  Q => rd_data(107),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n25,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_106_s0\: DFFC
port map (
  Q => rd_data(106),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n26,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_105_s0\: DFFC
port map (
  Q => rd_data(105),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n27,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_104_s0\: DFFC
port map (
  Q => rd_data(104),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n28,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_103_s0\: DFFC
port map (
  Q => rd_data(103),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n29,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_102_s0\: DFFC
port map (
  Q => rd_data(102),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n30,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_101_s0\: DFFC
port map (
  Q => rd_data(101),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n31,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_100_s0\: DFFC
port map (
  Q => rd_data(100),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n32,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_99_s0\: DFFC
port map (
  Q => rd_data(99),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n33,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_98_s0\: DFFC
port map (
  Q => rd_data(98),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n34,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_97_s0\: DFFC
port map (
  Q => rd_data(97),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n35,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_96_s0\: DFFC
port map (
  Q => rd_data(96),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n36,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_95_s0\: DFFC
port map (
  Q => rd_data(95),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n37,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_94_s0\: DFFC
port map (
  Q => rd_data(94),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n38,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_93_s0\: DFFC
port map (
  Q => rd_data(93),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n39,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_92_s0\: DFFC
port map (
  Q => rd_data(92),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n40,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_91_s0\: DFFC
port map (
  Q => rd_data(91),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n41,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_90_s0\: DFFC
port map (
  Q => rd_data(90),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n42,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_89_s0\: DFFC
port map (
  Q => rd_data(89),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n43,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_88_s0\: DFFC
port map (
  Q => rd_data(88),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n44,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_87_s0\: DFFC
port map (
  Q => rd_data(87),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n45,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_86_s0\: DFFC
port map (
  Q => rd_data(86),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n46,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_85_s0\: DFFC
port map (
  Q => rd_data(85),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n47,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_84_s0\: DFFC
port map (
  Q => rd_data(84),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n48,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_83_s0\: DFFC
port map (
  Q => rd_data(83),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n49,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_82_s0\: DFFC
port map (
  Q => rd_data(82),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n50,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_81_s0\: DFFC
port map (
  Q => rd_data(81),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n51,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_80_s0\: DFFC
port map (
  Q => rd_data(80),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n52,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_79_s0\: DFFC
port map (
  Q => rd_data(79),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n53,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_78_s0\: DFFC
port map (
  Q => rd_data(78),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n54,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_77_s0\: DFFC
port map (
  Q => rd_data(77),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n55,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_76_s0\: DFFC
port map (
  Q => rd_data(76),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n56,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_75_s0\: DFFC
port map (
  Q => rd_data(75),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n57,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_74_s0\: DFFC
port map (
  Q => rd_data(74),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n58,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_73_s0\: DFFC
port map (
  Q => rd_data(73),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n59,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_72_s0\: DFFC
port map (
  Q => rd_data(72),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n60,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_71_s0\: DFFC
port map (
  Q => rd_data(71),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n61,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_70_s0\: DFFC
port map (
  Q => rd_data(70),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n62,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_69_s0\: DFFC
port map (
  Q => rd_data(69),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n63,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_68_s0\: DFFC
port map (
  Q => rd_data(68),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n64,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_67_s0\: DFFC
port map (
  Q => rd_data(67),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n65,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_66_s0\: DFFC
port map (
  Q => rd_data(66),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n66,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_65_s0\: DFFC
port map (
  Q => rd_data(65),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n67,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_64_s0\: DFFC
port map (
  Q => rd_data(64),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n68,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_63_s0\: DFFC
port map (
  Q => rd_data(63),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n69,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_62_s0\: DFFC
port map (
  Q => rd_data(62),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n70,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_61_s0\: DFFC
port map (
  Q => rd_data(61),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n71,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_60_s0\: DFFC
port map (
  Q => rd_data(60),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n72,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_59_s0\: DFFC
port map (
  Q => rd_data(59),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n73,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_58_s0\: DFFC
port map (
  Q => rd_data(58),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n74,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_57_s0\: DFFC
port map (
  Q => rd_data(57),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n75,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_56_s0\: DFFC
port map (
  Q => rd_data(56),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n76,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_55_s0\: DFFC
port map (
  Q => rd_data(55),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n77,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_54_s0\: DFFC
port map (
  Q => rd_data(54),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n78,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_53_s0\: DFFC
port map (
  Q => rd_data(53),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n79,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_52_s0\: DFFC
port map (
  Q => rd_data(52),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n80,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_51_s0\: DFFC
port map (
  Q => rd_data(51),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n81,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_50_s0\: DFFC
port map (
  Q => rd_data(50),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n82,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_49_s0\: DFFC
port map (
  Q => rd_data(49),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n83,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_48_s0\: DFFC
port map (
  Q => rd_data(48),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n84,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_47_s0\: DFFC
port map (
  Q => rd_data(47),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n85,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_46_s0\: DFFC
port map (
  Q => rd_data(46),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n86,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_45_s0\: DFFC
port map (
  Q => rd_data(45),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n87,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_44_s0\: DFFC
port map (
  Q => rd_data(44),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n88,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_43_s0\: DFFC
port map (
  Q => rd_data(43),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n89,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_42_s0\: DFFC
port map (
  Q => rd_data(42),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n90,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_41_s0\: DFFC
port map (
  Q => rd_data(41),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n91,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_40_s0\: DFFC
port map (
  Q => rd_data(40),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n92,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_39_s0\: DFFC
port map (
  Q => rd_data(39),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n93,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_38_s0\: DFFC
port map (
  Q => rd_data(38),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n94,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_37_s0\: DFFC
port map (
  Q => rd_data(37),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n95,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_36_s0\: DFFC
port map (
  Q => rd_data(36),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n96,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_35_s0\: DFFC
port map (
  Q => rd_data(35),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n97,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_34_s0\: DFFC
port map (
  Q => rd_data(34),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n98,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_33_s0\: DFFC
port map (
  Q => rd_data(33),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n99,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_32_s0\: DFFC
port map (
  Q => rd_data(32),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n100,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_31_s0\: DFFC
port map (
  Q => rd_data(31),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n101,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_30_s0\: DFFC
port map (
  Q => rd_data(30),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n102,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_29_s0\: DFFC
port map (
  Q => rd_data(29),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n103,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_28_s0\: DFFC
port map (
  Q => rd_data(28),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n104,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_27_s0\: DFFC
port map (
  Q => rd_data(27),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n105,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_26_s0\: DFFC
port map (
  Q => rd_data(26),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n106,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_25_s0\: DFFC
port map (
  Q => rd_data(25),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n107,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_24_s0\: DFFC
port map (
  Q => rd_data(24),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n108,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_23_s0\: DFFC
port map (
  Q => rd_data(23),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n109,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_22_s0\: DFFC
port map (
  Q => rd_data(22),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n110,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_21_s0\: DFFC
port map (
  Q => rd_data(21),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n111,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_20_s0\: DFFC
port map (
  Q => rd_data(20),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n112,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_19_s0\: DFFC
port map (
  Q => rd_data(19),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n113,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_18_s0\: DFFC
port map (
  Q => rd_data(18),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n114,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_17_s0\: DFFC
port map (
  Q => rd_data(17),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n115,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_16_s0\: DFFC
port map (
  Q => rd_data(16),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n116,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_15_s0\: DFFC
port map (
  Q => rd_data(15),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n117,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_14_s0\: DFFC
port map (
  Q => rd_data(14),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n118,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_13_s0\: DFFC
port map (
  Q => rd_data(13),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n119,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_12_s0\: DFFC
port map (
  Q => rd_data(12),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n120,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_11_s0\: DFFC
port map (
  Q => rd_data(11),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n121,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_10_s0\: DFFC
port map (
  Q => rd_data(10),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n122,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_9_s0\: DFFC
port map (
  Q => rd_data(9),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n123,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_8_s0\: DFFC
port map (
  Q => rd_data(8),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n124,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_7_s0\: DFFC
port map (
  Q => rd_data(7),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n125,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_6_s0\: DFFC
port map (
  Q => rd_data(6),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n126,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_5_s0\: DFFC
port map (
  Q => rd_data(5),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n127,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_4_s0\: DFFC
port map (
  Q => rd_data(4),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n128,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_3_s0\: DFFC
port map (
  Q => rd_data(3),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n129,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_2_s0\: DFFC
port map (
  Q => rd_data(2),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n130,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_1_s0\: DFFC
port map (
  Q => rd_data(1),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n131,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rd_data_d1_0_s0\: DFFC
port map (
  Q => rd_data(0),
  D => gw3_top_u_gwmc_top_gw_rd_data0_n132,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/app_rd_data_valid_s0\: DFFC
port map (
  Q => NN_2,
  D => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_rd_data0/phy_rddata_valid_d1_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1,
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_phy_rddata_valid,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd2_19_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_bank_out\(8),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n158,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd2_18_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_bank_out\(7),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n159,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd2_17_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_bank_out\(6),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n160,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd2_16_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(41),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n161,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd2_15_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(40),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n162,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd2_14_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(39),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n163,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd2_13_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(38),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n164_9,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd2_12_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(37),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n165,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd2_11_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(36),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n166,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd2_10_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(35),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n167,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd2_9_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(34),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n168,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd2_8_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(33),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n169,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd2_7_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(32),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n170,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd2_6_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(31),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n171,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd2_5_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(30),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n172,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd2_4_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(29),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n173,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd2_3_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(28),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n174,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd2_2_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_ras_n_out\(2),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n175_11,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd2_1_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_cas_n_out\(2),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n176,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd2_0_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_we_n_out\(2),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n177,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd3_20_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd3\(20),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n241,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd3_19_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_bank_out\(11),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n223,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd3_18_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_bank_out\(10),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n224,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd3_17_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_bank_out\(9),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n225,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd3_12_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(51),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n230,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd3_11_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(50),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n231,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd3_10_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(49),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n232,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd3_9_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(48),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n233,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd3_8_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(47),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n234,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd3_7_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(46),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n235,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd3_6_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(45),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n236,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd3_5_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(44),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n237,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd3_4_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(43),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n238,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd3_3_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_address_out\(42),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n239,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd3_0_s0\: DFFP
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_we_n_out\(3),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n242,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cs_en2_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gwmc_rank_ctrl_cs_en2,
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_sent_row,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cs_en3_s0\: DFFC
port map (
  Q => gw3_top_u_gwmc_top_gwmc_rank_ctrl_cs_en3,
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_sent_col,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/auxgen.mc_aux_out_r_0_s0\: DFFR
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/auxgen.mc_aux_out_r\(0),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_cs_en3,
  CLK => NN,
  RESET => gw3_top_u_gwmc_top_gwmc_rank_ctrl_slot_0_read);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/auxgen.mc_aux_out_r_1_0_s0\: DFF
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/auxgen.mc_aux_out_r_1\(0),
  D => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/auxgen.mc_aux_out_r\(0),
  CLK => NN);
\gw3_top/u_ddr_phy_top/rmove_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/rmove\(0),
  D => gw3_top_u_ddr_phy_top_n265,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/rdir_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/rdir\(1),
  D => gw3_top_u_ddr_phy_top_n267,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/stop_reg_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/stop_reg\(2),
  D => \gw3_top/u_ddr_phy_top/stop_reg\(1),
  CLK => clk,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/stop_reg_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/stop_reg\(1),
  D => \gw3_top/u_ddr_phy_top/stop_reg\(0),
  CLK => clk,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/stop_reg_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/stop_reg\(0),
  D => gw3_top_u_ddr_phy_top_ddr_sync_stop_d,
  CLK => clk,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0\: DFF
port map (
  Q => NN_0,
  D => \gw3_top/u_ddr_phy_top/ddr_rsti_reg\(1),
  CLK => clk);
\gw3_top/u_ddr_phy_top/ddr_rsti_reg_1_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_rsti_reg\(1),
  D => \gw3_top/u_ddr_phy_top/ddr_rsti_reg\(0),
  CLK => clk);
\gw3_top/u_ddr_phy_top/ddr_rsti_reg_0_s0\: DFFS
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_rsti_reg\(0),
  D => gw3_top_u_ddr_phy_top_ddr_sync_dll_rsti,
  CLK => clk,
  SET => \gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync\(3));
\gw3_top/u_ddr_phy_top/ddr_init_st_r_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_ddr_init_st_r,
  D => gw3_top_u_ddr_phy_top_ddr_sync_ddr_init_st_Z,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/ddr_init_st_rr_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_ddr_init_st_rr,
  D => gw3_top_u_ddr_phy_top_ddr_init_st_r,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/ddr_init_st_rrr_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_ddr_init_st_rrr,
  D => gw3_top_u_ddr_phy_top_ddr_init_st_rr,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/dll_step_base_7_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/dll_step_base\(7),
  D => \gw3_top/u_ddr_phy_top/dll_step\(7),
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_n1053,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/dll_step_base_6_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/dll_step_base\(6),
  D => \gw3_top/u_ddr_phy_top/dll_step\(6),
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_n1053,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/dll_step_base_5_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/dll_step_base\(5),
  D => \gw3_top/u_ddr_phy_top/dll_step\(5),
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_n1053,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/dll_step_base_4_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/dll_step_base\(4),
  D => \gw3_top/u_ddr_phy_top/dll_step\(4),
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_n1053,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/dll_step_base_3_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/dll_step_base\(3),
  D => \gw3_top/u_ddr_phy_top/dll_step\(3),
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_n1053,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/dll_step_base_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/dll_step_base\(2),
  D => \gw3_top/u_ddr_phy_top/dll_step\(2),
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_n1053,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/dll_step_base_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/dll_step_base\(1),
  D => \gw3_top/u_ddr_phy_top/dll_step\(1),
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_n1053,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/dll_step_base_0_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/dll_step_base\(0),
  D => \gw3_top/u_ddr_phy_top/dll_step\(0),
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_n1053,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/rmove_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/rmove\(1),
  D => gw3_top_u_ddr_phy_top_n264,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dqsts0_d_s0\: DFFP
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dqsts0_d,
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n31,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dqts_d_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dqts_d,
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n46,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dqts0_d_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dqts0_d,
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n51,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/mux_dqs_s0\: DFFP
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_mux_dqs,
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n59,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/phy_rd_data_valid_reg_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_phy_rddata_valid,
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n66,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/eye_calib_valid_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_eye_rdata_valid,
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n73,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/phy_rdbk_data_valid_reg_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/phy_rdbk_data_valid\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n80,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/phy_rdbk_data_valid_reg_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/phy_rdbk_data_valid\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n87,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq0_reg_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq0_reg\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n305,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq0_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq0_Z\(0),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq0_reg\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq0_reg_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq0_reg\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n315,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq0_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq0_Z\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq0_reg\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dqsts1_d_s0\: DFFP
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dqsts1_d,
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n21,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_71_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(71),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n368\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_70_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(70),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n369\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_69_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(69),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n370\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_68_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(68),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n371\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_67_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(67),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n372\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_66_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(66),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n373\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_65_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(65),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n374\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_64_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(64),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n375\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_63_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(63),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n376\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_62_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(62),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n377\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_61_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(61),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n378\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_60_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(60),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n379\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_59_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(59),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n380\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_58_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(58),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n381\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_57_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(57),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n382\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_56_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(56),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n383\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_55_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(55),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n384\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_54_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(54),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n385\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_53_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(53),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n386\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_52_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(52),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n387\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_51_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(51),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n388\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_50_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(50),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n389\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_49_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(49),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n390\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_48_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(48),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n391\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_47_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(47),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n392\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_46_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(46),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n393\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_45_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(45),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n394\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_44_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(44),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n395\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_43_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(43),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n396\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_42_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(42),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n397\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_41_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(41),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n398\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_40_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(40),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n399\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_39_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(39),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n400\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_38_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(38),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n401\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_37_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(37),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n402\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_36_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(36),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n403\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_35_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(35),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n404\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_34_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(34),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n405\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_33_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(33),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n406\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_32_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(32),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n407\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_31_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(31),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n408\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_30_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(30),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n409\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_29_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(29),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n410\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_28_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(28),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n411\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_27_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(27),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n412\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_26_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(26),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n413\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_25_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(25),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n414\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_24_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(24),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n415\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_23_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(23),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n416\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_22_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(22),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n417\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_21_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(21),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n418\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_20_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(20),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n419\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_19_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(19),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n420\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_18_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(18),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n421\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_17_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(17),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n422\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_16_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(16),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n423\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_15_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(15),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n424\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_14_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(14),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n425\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_13_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(13),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n426\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_12_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(12),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n427\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_11_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(11),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n428\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_10_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(10),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n429\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_9_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(9),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n430\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_8_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(8),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n431\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_7_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(7),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n432\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_6_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(6),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n433\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(5),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n434\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(4),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n435\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(3),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n436\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(2),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n437\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(1),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n438\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(0),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n439\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/invalid_dqs_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_invalid_dqs\,
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_invalid_wdata_en_Z,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqsts0_r_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsts0_r\,
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dqsts0_d,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqsts1_r_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsts1_r\,
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dqsts1_d,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts_r_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqts_r\,
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dqts_d,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_r_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqts0_r\,
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_dqts0_d,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_71_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(71),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(71),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_70_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(70),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(70),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_69_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(69),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(69),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_68_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(68),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(68),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_67_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(67),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(67),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_66_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(66),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(66),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_65_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(65),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(65),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_64_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(64),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(64),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_63_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(63),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(63),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_62_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(62),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(62),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_61_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(61),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(61),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_60_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(60),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(60),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_59_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(59),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(59),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_58_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(58),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(58),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_57_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(57),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(57),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_56_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(56),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(56),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_55_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(55),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(55),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_54_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(54),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(54),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_53_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(53),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(53),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_52_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(52),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(52),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_51_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(51),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(51),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_50_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(50),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(50),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_49_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(49),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(49),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_48_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(48),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(48),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_47_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(47),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(47),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_46_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(46),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(46),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_45_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(45),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(45),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_44_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(44),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(44),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_43_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(43),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(43),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_42_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(42),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(42),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_41_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(41),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(41),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_40_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(40),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(40),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_39_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(39),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(39),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_38_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(38),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(38),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_37_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(37),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(37),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_36_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(36),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(36),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_35_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(35),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(35),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_34_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(34),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(34),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_33_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(33),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(33),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_32_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(32),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(32),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_31_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(31),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(31),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_30_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(30),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(30),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_29_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(29),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(29),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_28_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(28),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(28),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_27_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(27),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(27),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_26_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(26),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(26),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_25_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(25),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(25),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_24_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(24),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(24),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_23_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(23),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(23),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_22_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(22),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(22),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_21_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(21),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(21),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_20_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(20),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(20),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_19_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(19),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(19),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_18_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(18),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(18),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_17_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(17),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(17),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_16_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(16),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(16),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_15_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(15),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(15),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_14_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(14),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(14),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_13_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(13),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(13),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_12_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(12),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(12),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_11_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(11),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(11),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_10_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(10),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(10),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_9_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(9),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(9),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_8_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(8),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(8),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_7_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(7),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(7),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_6_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(6),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(6),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(0),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/oserdes_dq\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/invalid_dqs_rr_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_invalid_dqs_rr\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_invalid_dqs_r\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_71_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(71),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(71),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_70_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(70),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(70),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_69_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(69),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(69),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_68_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(68),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(68),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_67_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(67),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(67),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_66_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(66),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(66),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_65_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(65),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(65),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_64_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(64),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(64),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_63_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(63),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(63),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_62_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(62),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(62),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_61_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(61),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(61),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_60_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(60),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(60),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_59_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(59),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(59),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_58_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(58),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(58),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_57_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(57),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(57),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_56_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(56),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(56),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_55_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(55),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(55),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_54_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(54),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(54),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_53_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(53),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(53),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_52_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(52),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(52),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_51_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(51),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(51),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_50_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(50),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(50),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_49_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(49),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(49),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_48_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(48),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(48),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_47_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(47),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(47),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_46_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(46),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(46),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_45_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(45),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(45),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_44_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(44),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(44),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_43_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(43),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(43),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_42_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(42),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(42),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_41_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(41),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(41),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_40_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(40),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(40),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_39_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(39),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(39),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_38_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(38),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(38),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_37_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(37),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(37),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_36_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(36),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(36),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_35_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(35),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(35),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_34_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(34),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(34),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_33_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(33),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(33),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_32_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(32),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(32),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_31_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(31),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(31),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_30_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(30),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(30),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_29_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(29),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(29),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_28_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(28),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(28),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_27_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(27),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(27),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_26_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(26),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(26),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_25_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(25),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(25),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_24_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(24),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(24),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_23_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(23),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(23),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_22_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(22),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(22),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_21_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(21),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(21),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_20_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(20),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(20),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_19_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(19),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(19),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_18_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(18),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(18),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_17_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(17),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(17),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_16_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(16),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(16),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_15_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(15),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(15),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_14_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(14),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(14),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_13_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(13),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(13),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_12_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(12),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(12),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_11_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(11),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(11),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_10_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(10),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(10),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_9_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(9),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(9),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_8_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(8),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(8),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_7_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(7),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(7),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_6_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(6),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(6),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(0),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/wdir_r_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_wdir_r\,
  D => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/taa_rdir\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/wmove_r_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_wmove_r\,
  D => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/taa_rmove\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rmove_r_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_rmove_r\,
  D => \gw3_top/u_ddr_phy_top/rmove\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rdir_r_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_rdir_r\,
  D => \gw3_top/u_ddr_phy_top/rdir\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\(0),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_rvalid_wire\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_63_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(63),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(63),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_62_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(62),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(62),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_61_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(61),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(61),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_60_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(60),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(60),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_59_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(59),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(59),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_58_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(58),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(58),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_57_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(57),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(57),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_56_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(56),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(56),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_55_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(55),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(55),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_54_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(54),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(54),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_53_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(53),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(53),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_52_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(52),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(52),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_51_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(51),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(51),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_50_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(50),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(50),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_49_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(49),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(49),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_48_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(48),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(48),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_47_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(47),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(47),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_46_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(46),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(46),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_45_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(45),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(45),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_44_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(44),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(44),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_43_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(43),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(43),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_42_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(42),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(42),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_41_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(41),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(41),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_40_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(40),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(40),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_39_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(39),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(39),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_38_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(38),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(38),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_37_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(37),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(37),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_36_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(36),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(36),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_35_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(35),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(35),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_34_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(34),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(34),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_33_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(33),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(33),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_32_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(32),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(32),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_31_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(31),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(31),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_30_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(30),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(30),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_29_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(29),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(29),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_28_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(28),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(28),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_27_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(27),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(27),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_26_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(26),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(26),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_25_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(25),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(25),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_24_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(24),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(24),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_23_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(23),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(23),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_22_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(22),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(22),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_21_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(21),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(21),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_20_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(20),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(20),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_19_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(19),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(19),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_18_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(18),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(18),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_17_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(17),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(17),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_16_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(16),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(16),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_15_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(15),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(15),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_14_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(14),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(14),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_13_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(13),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(13),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_12_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(12),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(12),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_11_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(11),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(11),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_10_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(10),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(10),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_9_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(9),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(9),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_8_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(8),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(8),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_7_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(7),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(7),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_6_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(6),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(6),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(0),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_ides_calib_d\,
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/ides_calib\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqs_r_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqs_r\,
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_mux_dqs,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_71_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(71),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n368\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_70_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(70),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n369\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_69_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(69),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n370\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_68_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(68),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n371\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_67_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(67),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n372\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_66_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(66),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n373\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_65_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(65),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n374\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_64_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(64),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n375\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_63_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(63),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n376\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_62_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(62),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n377\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_61_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(61),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n378\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_60_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(60),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n379\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_59_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(59),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n380\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_58_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(58),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n381\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_57_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(57),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n382\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_56_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(56),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n383\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_55_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(55),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n384\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_54_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(54),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n385\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_53_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(53),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n386\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_52_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(52),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n387\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_51_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(51),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n388\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_50_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(50),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n389\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_49_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(49),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n390\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_48_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(48),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n391\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_47_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(47),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n392\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_46_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(46),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n393\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_45_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(45),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n394\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_44_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(44),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n395\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_43_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(43),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n396\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_42_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(42),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n397\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_41_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(41),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n398\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_40_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(40),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n399\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_39_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(39),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n400\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_38_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(38),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n401\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_37_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(37),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n402\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_36_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(36),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n403\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_35_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(35),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n404\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_34_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(34),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n405\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_33_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(33),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n406\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_32_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(32),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n407\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_31_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(31),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n408\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_30_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(30),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n409\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_29_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(29),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n410\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_28_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(28),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n411\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_27_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(27),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n412\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_26_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(26),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n413\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_25_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(25),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n414\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_24_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(24),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n415\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_23_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(23),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n416\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_22_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(22),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n417\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_21_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(21),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n418\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_20_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(20),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n419\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_19_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(19),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n420\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_18_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(18),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n421\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_17_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(17),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n422\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_16_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(16),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n423\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_15_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(15),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n424\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_14_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(14),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n425\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_13_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(13),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n426\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_12_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(12),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n427\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_11_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(11),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n428\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_10_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(10),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n429\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_9_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(9),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n430\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_8_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(8),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n431\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_7_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(7),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n432\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_6_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(6),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n433\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(5),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n434\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(4),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n435\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(3),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n436\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(2),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n437\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(1),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n438\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(0),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n439\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/invalid_dqs_r_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_invalid_dqs_r\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_invalid_dqs\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_71_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(71),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(71),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_70_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(70),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(70),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_69_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(69),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(69),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_68_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(68),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(68),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_67_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(67),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(67),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_66_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(66),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(66),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_65_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(65),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(65),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_64_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(64),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(64),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_63_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(63),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(63),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_62_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(62),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(62),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_61_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(61),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(61),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_60_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(60),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(60),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_59_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(59),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(59),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_58_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(58),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(58),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_57_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(57),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(57),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_56_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(56),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(56),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_55_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(55),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(55),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_54_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(54),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(54),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_53_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(53),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(53),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_52_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(52),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(52),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_51_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(51),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(51),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_50_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(50),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(50),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_49_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(49),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(49),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_48_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(48),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(48),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_47_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(47),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(47),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_46_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(46),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(46),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_45_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(45),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(45),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_44_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(44),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(44),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_43_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(43),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(43),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_42_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(42),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(42),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_41_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(41),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(41),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_40_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(40),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(40),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_39_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(39),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(39),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_38_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(38),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(38),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_37_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(37),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(37),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_36_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(36),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(36),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_35_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(35),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(35),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_34_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(34),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(34),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_33_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(33),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(33),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_32_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(32),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(32),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_31_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(31),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(31),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_30_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(30),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(30),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_29_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(29),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(29),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_28_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(28),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(28),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_27_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(27),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(27),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_26_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(26),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(26),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_25_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(25),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(25),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_24_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(24),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(24),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_23_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(23),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(23),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_22_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(22),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(22),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_21_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(21),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(21),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_20_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(20),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(20),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_19_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(19),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(19),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_18_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(18),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(18),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_17_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(17),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(17),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_16_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(16),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(16),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_15_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(15),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(15),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_14_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(14),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(14),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_13_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(13),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(13),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_12_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(12),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(12),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_11_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(11),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(11),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_10_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(10),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(10),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_9_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(9),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(9),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_8_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(8),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(8),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_7_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(7),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(7),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_6_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(6),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(6),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(0),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/oserdes_dq\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqs_rr_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqs_rr\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqs_r\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqsts0_rr_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsts0_rr\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsts0_r\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqsts1_rr_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsts1_rr\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsts1_r\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts_rr_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqts_rr\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqts_r\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/dqts0_rr_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqts0_rr\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqts0_r\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_71_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(71),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(71),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_70_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(70),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(70),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_69_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(69),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(69),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_68_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(68),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(68),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_67_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(67),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(67),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_66_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(66),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(66),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_65_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(65),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(65),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_64_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(64),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(64),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_63_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(63),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(63),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_62_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(62),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(62),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_61_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(61),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(61),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_60_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(60),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(60),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_59_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(59),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(59),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_58_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(58),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(58),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_57_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(57),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(57),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_56_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(56),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(56),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_55_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(55),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(55),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_54_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(54),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(54),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_53_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(53),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(53),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_52_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(52),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(52),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_51_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(51),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(51),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_50_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(50),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(50),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_49_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(49),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(49),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_48_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(48),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(48),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_47_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(47),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(47),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_46_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(46),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(46),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_45_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(45),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(45),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_44_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(44),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(44),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_43_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(43),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(43),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_42_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(42),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(42),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_41_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(41),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(41),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_40_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(40),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(40),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_39_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(39),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(39),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_38_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(38),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(38),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_37_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(37),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(37),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_36_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(36),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(36),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_35_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(35),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(35),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_34_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(34),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(34),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_33_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(33),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(33),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_32_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(32),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(32),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_31_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(31),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(31),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_30_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(30),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(30),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_29_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(29),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(29),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_28_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(28),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(28),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_27_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(27),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(27),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_26_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(26),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(26),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_25_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(25),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(25),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_24_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(24),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(24),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_23_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(23),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(23),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_22_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(22),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(22),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_21_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(21),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(21),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_20_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(20),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(20),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_19_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(19),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(19),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_18_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(18),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(18),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_17_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(17),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(17),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_16_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(16),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(16),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_15_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(15),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(15),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_14_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(14),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(14),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_13_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(13),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(13),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_12_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(12),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(12),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_11_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(11),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(11),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_10_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(10),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(10),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_9_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(9),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(9),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_8_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(8),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(8),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_7_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(7),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(7),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_6_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(6),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(6),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_rr\(0),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_dq_r\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rmove_r_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_rmove_r\,
  D => \gw3_top/u_ddr_phy_top/rmove\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\(1),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_rvalid_wire\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_63_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(63),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(63),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_62_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(62),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(62),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_61_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(61),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(61),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_60_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(60),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(60),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_59_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(59),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(59),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_58_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(58),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(58),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_57_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(57),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(57),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_56_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(56),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(56),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_55_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(55),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(55),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_54_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(54),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(54),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_53_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(53),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(53),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_52_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(52),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(52),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_51_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(51),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(51),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_50_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(50),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(50),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_49_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(49),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(49),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_48_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(48),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(48),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_47_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(47),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(47),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_46_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(46),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(46),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_45_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(45),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(45),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_44_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(44),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(44),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_43_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(43),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(43),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_42_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(42),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(42),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_41_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(41),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(41),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_40_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(40),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(40),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_39_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(39),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(39),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_38_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(38),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(38),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_37_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(37),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(37),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_36_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(36),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(36),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_35_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(35),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(35),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_34_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(34),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(34),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_33_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(33),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(33),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_32_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(32),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(32),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_31_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(31),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(31),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_30_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(30),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(30),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_29_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(29),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(29),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_28_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(28),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(28),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_27_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(27),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(27),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_26_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(26),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(26),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_25_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(25),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(25),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_24_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(24),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(24),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_23_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(23),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(23),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_22_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(22),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(22),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_21_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(21),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(21),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_20_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(20),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(20),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_19_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(19),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(19),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_18_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(18),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(18),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_17_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(17),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(17),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_16_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(16),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(16),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_15_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(15),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(15),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_14_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(14),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(14),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_13_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(13),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(13),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_12_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(12),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(12),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_11_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(11),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(11),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_10_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(10),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(10),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_9_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(9),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(9),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_8_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(8),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(8),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_7_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(7),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(7),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_6_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(6),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(6),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(0),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_wire\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_ides_calib_d\,
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/ides_calib\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\(1),
  D => \gw3_top/u_gwmc_top/mc_ras_n_dly\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_rd_q_reg_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_rd_q_reg\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_rd_q\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_rd_q_reg_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_rd_q_reg\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_rd_q\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_rd_q_reg_d_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_read_line0,
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_n344,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/read_d_2_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_read_line3,
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/read_d_0_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_read_line1,
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_read_line0,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_wr_q_reg_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_wr_q_reg\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_wr_q\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_wr_q_reg_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_wr_q_reg\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_wr_q\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/dqs_reg_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg,
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_n387,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/dqs_reg_d_0_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/of_rden_reg_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_of_rden_reg,
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_n406,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/of_rden_reg_d_0_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_of_rden,
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_of_rden_reg,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_91_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(91),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(91),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_90_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(90),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(90),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_89_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(89),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(89),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_88_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(88),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(88),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_87_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(87),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(87),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_86_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(86),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(86),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_85_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(85),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(85),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_84_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(84),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(84),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_83_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(83),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(83),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_82_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(82),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(82),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_81_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(81),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(81),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_80_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(80),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(80),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_79_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(79),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(79),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_78_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(78),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(78),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_77_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(77),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(77),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_76_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(76),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(76),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_75_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(75),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(75),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_74_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(74),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(74),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_73_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(73),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(73),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_72_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(72),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(72),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_71_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(71),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(71),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_70_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(70),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(70),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_69_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(69),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(69),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_68_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(68),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(68),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_67_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(67),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(67),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_66_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(66),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(66),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_65_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(65),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(65),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_64_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(64),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(64),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_63_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(63),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(63),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_62_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(62),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(62),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_61_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(61),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(61),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_60_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(60),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(60),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_59_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(59),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(59),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_58_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(58),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(58),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_57_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(57),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(57),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_56_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(56),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(56),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_55_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(55),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(55),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_54_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(54),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(54),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_53_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(53),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(53),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_52_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(52),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(52),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_51_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(51),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(51),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_50_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(50),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(50),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_49_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(49),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(49),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_48_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(48),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(48),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_47_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(47),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(47),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_46_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(46),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(46),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_45_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(45),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(45),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_44_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(44),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(44),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_43_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(43),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(43),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_42_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(42),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(42),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_41_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(41),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(41),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_40_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(40),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(40),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_39_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(39),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(39),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_38_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(38),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(38),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_37_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(37),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(37),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_36_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(36),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(36),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_35_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(35),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(35),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_34_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(34),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(34),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_33_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(33),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(33),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_32_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(32),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(32),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_31_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(31),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(31),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_30_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(30),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(30),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_29_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(29),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(29),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_28_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(28),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(28),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_27_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(27),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(27),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_26_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(26),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(26),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_25_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(25),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(25),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_24_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(24),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(24),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_23_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(23),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(23),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_22_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(22),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(22),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_21_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(21),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(21),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_20_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(20),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(20),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_19_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(19),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(19),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_18_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(18),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(18),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_17_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(17),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(17),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_16_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(16),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(16),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_15_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(15),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(15),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_14_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(14),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(14),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_13_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(13),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(13),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_12_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(12),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(12),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_11_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(11),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(11),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_10_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(10),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(10),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_9_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(9),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(9),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_8_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(8),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(8),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_7_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(7),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(7),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_6_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(6),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(6),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(0),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_91_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(91),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(91),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_90_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(90),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(90),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_89_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(89),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(89),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_88_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(88),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(88),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_87_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(87),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(87),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_86_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(86),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(86),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_85_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(85),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(85),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_84_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(84),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(84),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_83_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(83),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(83),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_82_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(82),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(82),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_81_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(81),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(81),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_80_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(80),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(80),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_79_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(79),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(79),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_78_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(78),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(78),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_77_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(77),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(77),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_76_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(76),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(76),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_75_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(75),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(75),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_74_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(74),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(74),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_73_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(73),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(73),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_72_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(72),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(72),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_71_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(71),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(71),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_70_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(70),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(70),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_69_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(69),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(69),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_68_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(68),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(68),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_67_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(67),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(67),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_66_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(66),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(66),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_65_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(65),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(65),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_64_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(64),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(64),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_63_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(63),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(63),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_62_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(62),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(62),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_61_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(61),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(61),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_60_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(60),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(60),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_59_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(59),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(59),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_58_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(58),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(58),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_57_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(57),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(57),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_56_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(56),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(56),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_55_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(55),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(55),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_54_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(54),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(54),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_53_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(53),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(53),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_52_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(52),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(52),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_51_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(51),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(51),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_50_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(50),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(50),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_49_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(49),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(49),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_48_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(48),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(48),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_47_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(47),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(47),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_46_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(46),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(46),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_45_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(45),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(45),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_44_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(44),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(44),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_43_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(43),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(43),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_42_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(42),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(42),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_41_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(41),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(41),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_40_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(40),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(40),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_39_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(39),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(39),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_38_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(38),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(38),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_37_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(37),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(37),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_36_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(36),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(36),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_35_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(35),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(35),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_34_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(34),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(34),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_33_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(33),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(33),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_32_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(32),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(32),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_31_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(31),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(31),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_30_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(30),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(30),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_29_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(29),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(29),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_28_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(28),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(28),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_27_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(27),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(27),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_26_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(26),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(26),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_25_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(25),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(25),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_24_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(24),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(24),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_23_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(23),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(23),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_22_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(22),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(22),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_21_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(21),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(21),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_20_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(20),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(20),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_19_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(19),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(19),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_18_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(18),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(18),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_17_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(17),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(17),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_16_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(16),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(16),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_15_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(15),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(15),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_14_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(14),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(14),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_13_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(13),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(13),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_12_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(12),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(12),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_11_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(11),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(11),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_10_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(10),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(10),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_9_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(9),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(9),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_8_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(8),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(8),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_7_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(7),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(7),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_6_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(6),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(6),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(0),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/Q_data1_2_s0\: DFFE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_wr_q\(2),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n6,
  CLK => NN,
  CE => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\(3));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/Q_data2_3_s0\: DFFE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_rd_q\(3),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n9,
  CLK => NN,
  CE => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\(3));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/Q_data2_2_s0\: DFFE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_rd_q\(2),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n10,
  CLK => NN,
  CE => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\(3));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[0].Q_data0_3_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(3),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n64,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[0].Q_data0_2_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(2),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n65,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[0].Q_data0_1_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n66,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[0].Q_data0_0_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n67,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[1].Q_data0_3_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(7),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n80,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[1].Q_data0_2_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(6),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n81,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[1].Q_data0_1_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(5),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n82,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[1].Q_data0_0_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(4),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n83,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[2].Q_data0_3_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(11),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n96,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[2].Q_data0_2_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(10),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n97,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[2].Q_data0_1_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(9),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n98,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[2].Q_data0_0_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(8),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n99,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[3].Q_data0_3_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(15),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n112,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[3].Q_data0_2_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(14),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n113,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[3].Q_data0_1_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(13),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n114,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[3].Q_data0_0_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(12),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n115,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[4].Q_data0_3_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(19),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n128,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[4].Q_data0_2_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(18),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n129,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[4].Q_data0_1_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(17),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n130,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[4].Q_data0_0_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(16),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n131,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[5].Q_data0_3_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(23),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n144,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[5].Q_data0_2_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(22),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n145,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[5].Q_data0_1_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(21),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n146,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[5].Q_data0_0_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(20),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n147,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[6].Q_data0_3_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(27),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n160,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[6].Q_data0_2_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(26),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n161,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[6].Q_data0_1_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(25),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n162,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[6].Q_data0_0_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(24),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n163,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[7].Q_data0_3_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(31),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n176,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[7].Q_data0_2_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(30),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n177,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[7].Q_data0_1_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(29),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n178,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[7].Q_data0_0_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(28),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n179,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[8].Q_data0_3_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(35),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n192,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[8].Q_data0_2_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(34),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n193,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[8].Q_data0_1_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(33),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n194,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[8].Q_data0_0_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(32),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n195,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[9].Q_data0_3_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(39),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n208,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[9].Q_data0_2_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(38),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n209,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[9].Q_data0_1_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(37),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n210,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[9].Q_data0_0_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(36),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n211,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[10].Q_data0_3_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(43),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n224,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[10].Q_data0_2_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(42),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n225,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[10].Q_data0_1_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(41),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n226,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[10].Q_data0_0_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(40),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n227,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[11].Q_data0_3_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(47),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n240,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[11].Q_data0_2_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(46),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n241,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[11].Q_data0_1_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(45),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n242,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[11].Q_data0_0_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(44),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n243,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[12].Q_data0_3_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(51),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n256,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[12].Q_data0_2_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(50),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n257,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[12].Q_data0_1_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(49),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n258,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[12].Q_data0_0_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(48),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n259,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[13].Q_data0_3_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(55),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n272,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[13].Q_data0_2_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(54),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n273,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[13].Q_data0_1_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(53),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n274,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[13].Q_data0_0_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(52),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n275,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[14].Q_data0_3_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(59),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n288,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[14].Q_data0_2_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(58),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n289,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[14].Q_data0_1_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(57),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n290,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[14].Q_data0_0_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(56),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n291,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[15].Q_data0_3_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(63),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n304,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[15].Q_data0_2_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(62),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n305,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[15].Q_data0_1_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(61),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n306,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[15].Q_data0_0_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(60),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n307,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].Q_data0_3_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(67),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n320,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].Q_data0_2_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(66),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n321,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].Q_data0_1_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(65),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n322,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].Q_data0_0_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(64),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n323,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[17].Q_data0_3_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(71),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n336,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[17].Q_data0_2_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(70),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n337,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[17].Q_data0_1_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(69),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n338,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[17].Q_data0_0_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(68),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n339,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].Q_data0_3_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(75),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n352,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].Q_data0_2_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(74),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n353,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].Q_data0_1_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(73),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n354,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].Q_data0_0_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(72),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n355,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[19].Q_data0_3_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(79),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n368,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[19].Q_data0_2_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(78),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n369,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[19].Q_data0_1_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(77),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n370,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[19].Q_data0_0_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(76),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n371,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[20].Q_data0_3_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(83),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n384,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[20].Q_data0_2_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(82),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n385,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[20].Q_data0_1_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(81),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n386,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[20].Q_data0_0_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(80),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n387,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[21].Q_data0_3_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(87),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n400,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[21].Q_data0_2_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(86),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n401,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[21].Q_data0_1_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(85),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n402,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[21].Q_data0_0_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(84),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n403,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[22].Q_data0_3_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(91),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n416,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[22].Q_data0_2_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(90),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n417,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[22].Q_data0_1_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(89),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n418,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[22].Q_data0_0_s0\: DFF
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/oserdes_d\(88),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n419,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbinnext\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(0),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbinnext\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbinnext\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_wbinnext_0,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/Q_data1_3_s0\: DFFE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_wr_q\(3),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n5,
  CLK => NN,
  CE => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\(3));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_90_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(90),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(90),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_89_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(89),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(89),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_88_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(88),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(88),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_87_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(87),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(87),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_86_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(86),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(86),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_85_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(85),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(85),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_84_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(84),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(84),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_83_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(83),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(83),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_82_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(82),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(82),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_81_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(81),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(81),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_80_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(80),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(80),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_79_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(79),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(79),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_78_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(78),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(78),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_77_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(77),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(77),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_76_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(76),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(76),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_75_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(75),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(75),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_74_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(74),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(74),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_73_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(73),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(73),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_72_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(72),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(72),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_71_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(71),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(71),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_70_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(70),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(70),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_69_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(69),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(69),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_68_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(68),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(68),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_67_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(67),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(67),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_66_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(66),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(66),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_65_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(65),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(65),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_64_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(64),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(64),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_63_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(63),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(63),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_62_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(62),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(62),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_61_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(61),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(61),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_60_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(60),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(60),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_59_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(59),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(59),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_58_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(58),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(58),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_57_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(57),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(57),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_56_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(56),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(56),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_55_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(55),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(55),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_54_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(54),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(54),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_53_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(53),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(53),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_52_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(52),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(52),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_51_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(51),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(51),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_50_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(50),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(50),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_49_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(49),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(49),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_48_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(48),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(48),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_47_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(47),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(47),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_46_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(46),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(46),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_45_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(45),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(45),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_44_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(44),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(44),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_43_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(43),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(43),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_42_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(42),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(42),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_41_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(41),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(41),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_40_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(40),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(40),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_39_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(39),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(39),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_38_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(38),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(38),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_37_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(37),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(37),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_36_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(36),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(36),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_35_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(35),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(35),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_34_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(34),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(34),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_33_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(33),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(33),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_32_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(32),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(32),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_31_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(31),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(31),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_30_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(30),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(30),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_29_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(29),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(29),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_28_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(28),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(28),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_27_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(27),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(27),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_26_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(26),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(26),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_25_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(25),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(25),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_24_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(24),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(24),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_23_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(23),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(23),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_22_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(22),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(22),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_21_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(21),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(21),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_20_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(20),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(20),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_19_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(19),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(19),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_18_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(18),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(18),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_17_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(17),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(17),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_16_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(16),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(16),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_15_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(15),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(15),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_14_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(14),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(14),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_13_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(13),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(13),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_12_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(12),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(12),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_11_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(11),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(11),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_10_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(10),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(10),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_9_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(9),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(9),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_8_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(8),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(8),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_7_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(7),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(7),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_6_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(6),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(6),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(0),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_91_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(91),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(91),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_90_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(90),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(90),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_89_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(89),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(89),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_88_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(88),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(88),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_87_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(87),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(87),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_86_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(86),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(86),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_85_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(85),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(85),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_84_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(84),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(84),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_83_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(83),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(83),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_82_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(82),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(82),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_81_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(81),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(81),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_80_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(80),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(80),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_79_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(79),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(79),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_78_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(78),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(78),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_77_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(77),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(77),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_76_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(76),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(76),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_75_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(75),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(75),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_74_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(74),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(74),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_73_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(73),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(73),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_72_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(72),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(72),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_71_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(71),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(71),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_70_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(70),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(70),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_69_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(69),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(69),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_68_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(68),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(68),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_67_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(67),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(67),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_66_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(66),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(66),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_65_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(65),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(65),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_64_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(64),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(64),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_63_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(63),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(63),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_62_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(62),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(62),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_61_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(61),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(61),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_60_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(60),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(60),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_59_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(59),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(59),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_58_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(58),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(58),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_57_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(57),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(57),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_56_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(56),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(56),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_55_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(55),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(55),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_54_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(54),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(54),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_53_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(53),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(53),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_52_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(52),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(52),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_51_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(51),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(51),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_50_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(50),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(50),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_49_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(49),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(49),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_48_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(48),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(48),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_47_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(47),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(47),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_46_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(46),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(46),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_45_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(45),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(45),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_44_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(44),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(44),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_43_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(43),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(43),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_42_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(42),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(42),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_41_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(41),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(41),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_40_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(40),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(40),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_39_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(39),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(39),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_38_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(38),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(38),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_37_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(37),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(37),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_36_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(36),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(36),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_35_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(35),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(35),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_34_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(34),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(34),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_33_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(33),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(33),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_32_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(32),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(32),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_31_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(31),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(31),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_30_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(30),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(30),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_29_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(29),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(29),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_28_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(28),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(28),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_27_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(27),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(27),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_26_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(26),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(26),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_25_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(25),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(25),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_24_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(24),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(24),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_23_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(23),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(23),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_22_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(22),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(22),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_21_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(21),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(21),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_20_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(20),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(20),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_19_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(19),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(19),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_18_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(18),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(18),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_17_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(17),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(17),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_16_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(16),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(16),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_15_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(15),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(15),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_14_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(14),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(14),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_13_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(13),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(13),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_12_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(12),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(12),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_11_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(11),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(11),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_10_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(10),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(10),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_9_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(9),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(9),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_8_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(8),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(8),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_7_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(7),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(7),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_6_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(6),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(6),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_rr\(0),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r_91_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/oserdes_d_r\(91),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/oserdes_d_reg_r\(91),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq1_rptr_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq1_rptr\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rptr\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq1_rptr_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq1_rptr\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rptr\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq1_rptr_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq1_rptr\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rptr\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq1_rptr_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq1_rptr\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rptr\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq1_rptr_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq1_rptr\(0),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rptr\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq2_rptr_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq2_rptr\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq1_rptr\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq2_rptr_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq2_rptr\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq1_rptr\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq2_rptr_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq2_rptr\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq1_rptr\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq2_rptr_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq2_rptr\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq1_rptr\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq2_rptr_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq2_rptr\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq1_rptr\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq2_rptr_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq2_rptr\(0),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq1_rptr\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rptr_4_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rptr\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rgraynext\(4),
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_of_rden,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rptr_3_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rptr\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rgraynext\(3),
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_of_rden,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rptr_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rptr\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rgraynext\(2),
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_of_rden,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rptr_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rptr\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rgraynext\(1),
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_of_rden,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rptr_0_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rptr\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_rgraynext_0,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_of_rden,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbin_5_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbin\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbinnext\(5),
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_of_rden,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbin_4_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbinnext\(4),
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_of_rden,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbin_3_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbinnext\(3),
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_of_rden,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbin_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbinnext\(2),
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_of_rden,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbin_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbinnext\(1),
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_of_rden,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbin_0_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_rbinnext_0,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_of_rden,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbin_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbin\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbinnext\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbin_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbinnext\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbin_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbinnext\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbin_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbinnext\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbin_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbinnext\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbin_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wbinnext_0,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_Full_reg_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_full,
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq1_rptr_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq1_rptr\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbin\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr\(4),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr\(3),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr\(2),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr\(1),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr\(0),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr\(0),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr\(5),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr\(4),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr\(3),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr\(2),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr\(1),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr\(0),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr\(0),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbinnext\(5),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbinnext\(4),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbinnext\(3),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbinnext\(2),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbinnext\(1),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(0),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_rbinnext_0\,
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wgraynext\(4),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wgraynext\(3),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wgraynext\(2),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wgraynext\(1),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr\(0),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wgraynext\(0),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbinnext\(5),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbinnext\(4),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbinnext\(3),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbinnext\(2),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbinnext\(1),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(0),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_wbinnext_0\,
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin\(5),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0\: DFFP
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_empty\(0),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_rempty_val\,
  CLK => NN,
  PRESET => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr\(4),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr\(3),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr\(2),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr\(1),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr\(0),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr\(0),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr\(5),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr\(4),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr\(3),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr\(2),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr\(1),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr\(0),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr\(0),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbinnext\(5),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(9),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbinnext\(4),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(8),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbinnext\(3),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(7),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbinnext\(2),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(6),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbinnext\(1),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(5),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_rbinnext_0\,
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wgraynext\(4),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wgraynext\(3),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wgraynext\(2),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wgraynext\(1),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr\(0),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wgraynext\(0),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbinnext\(5),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(9),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbinnext\(4),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(8),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbinnext\(3),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(7),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbinnext\(2),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(6),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbinnext\(1),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(5),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_wbinnext_0\,
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin\(5),
  CLK => NN,
  CLEAR => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0\: DFFP
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_empty\(1),
  D => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_rempty_val\,
  CLK => NN,
  PRESET => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_start_rr_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_rr,
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_r,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/read_calib_rmove_r_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/read_calib_rmove_r\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calib_rmove_Z\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/read_calib_rmove_r_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/read_calib_rmove_r\(0),
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calib_rmove_Z\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/read_calib_rmove_rr_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/read_calib_rmove_rr\(1),
  D => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/read_calib_rmove_r\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/read_calib_rmove_rr_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/read_calib_rmove_rr\(0),
  D => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/read_calib_rmove_r\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r_7_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(7),
  D => \gw3_top/u_ddr_phy_top/dll_step_base\(7),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r_6_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(6),
  D => \gw3_top/u_ddr_phy_top/dll_step_base\(6),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(5),
  D => \gw3_top/u_ddr_phy_top/dll_step_base\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(4),
  D => \gw3_top/u_ddr_phy_top/dll_step_base\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(3),
  D => \gw3_top/u_ddr_phy_top/dll_step_base\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(2),
  D => \gw3_top/u_ddr_phy_top/dll_step_base\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(1),
  D => \gw3_top/u_ddr_phy_top/dll_step_base\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(0),
  D => \gw3_top/u_ddr_phy_top/dll_step_base\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_done_r_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_done_r,
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_done_Z,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_done_rr_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_done_rr,
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_done_r,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rmove_start_s0\: DFFCE
port map (
  Q => gw3_top_u_ddr_phy_top_u_init_rmove_mod_rmove_start,
  D => VCC_0,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n108,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES_7_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(7),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n34,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES_6_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(6),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n35,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(5),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n36,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(4),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n37,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(3),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n38,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(2),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n39,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(1),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n40,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(0),
  D => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt_7_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(7),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n65,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n63,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt_6_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(6),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n66,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n63,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt_5_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(5),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n67,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n63,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt_4_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(4),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n68,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n63,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt_3_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(3),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n69,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n63,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(2),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n70,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n63,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(1),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n71,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n63,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt_0_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(0),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n72,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n63,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_done_s0\: DFFCE
port map (
  Q => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_done_Z,
  D => VCC_0,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n101,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rmove_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove\(0),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n171,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop_7_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop\(7),
  D => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(7),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop_6_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop\(6),
  D => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(6),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop\(5),
  D => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop\(4),
  D => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop\(3),
  D => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop\(2),
  D => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop\(1),
  D => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt_7_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(7),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n246,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n244,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt_6_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(6),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n247,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n244,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt_5_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(5),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n248,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n244,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt_4_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(4),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n249,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n244,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt_3_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(3),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n250,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n244,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(2),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n251,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n244,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(1),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n252,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n244,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch\(0),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n283,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rmove_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove\(1),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n352,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_1_s0\: DFFPE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rdir\(1),
  D => GND_0,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_done_rr,
  PRESET => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt_7_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(7),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n427,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n425,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt_6_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(6),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n428,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n425,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt_5_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(5),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n429,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n425,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt_4_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(4),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n430,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n425,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt_3_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(3),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n431,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n425,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(2),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n432,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n425,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(1),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n433,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n425,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch\(1),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n464,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_start_r_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_r,
  D => gw3_top_u_ddr_phy_top_u_ddr_init_init_rmove_start_Z,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_valid_r_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_valid_r\(1),
  D => \gw3_top/u_eye_calib/eye_calib_error_valid_Z\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_r_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_r\(1),
  D => \gw3_top/u_eye_calib/eye_calib_error_Z\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_r_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_r\(0),
  D => \gw3_top/u_eye_calib/eye_calib_error_Z\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_valid_rr_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_valid_rr\(0),
  D => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_valid_r\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rr_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rr\(1),
  D => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_r\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rr_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rr\(0),
  D => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_r\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_valid_rrr_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_valid_rrr\(1),
  D => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_valid_rr\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rrr_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rrr\(1),
  D => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rr\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rrr_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rrr\(0),
  D => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rr\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/wait_rr_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_wait_rr,
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_wait_r,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rmove_r_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rmove_r\(1),
  D => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_rmove\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rmove_r_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rmove_r\(0),
  D => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_rmove\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rmove_rr_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rmove_rr\(1),
  D => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rmove_r\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rmove_rr_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rmove_rr\(0),
  D => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rmove_r\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r_7_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\(7),
  D => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\(7),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r_6_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\(6),
  D => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\(6),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\(5),
  D => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\(4),
  D => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\(3),
  D => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\(2),
  D => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\(1),
  D => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\(0),
  D => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/wait_r_s0\: DFFCE
port map (
  Q => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_wait_r,
  D => VCC_0,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.CENTER_POSITION\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_if_fifo_rst_Z,
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n86,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rmove_left_done_s0\: DFFCE
port map (
  Q => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_rmove_left_done_Z,
  D => VCC_0,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n93,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_done_s0\: DFFCE
port map (
  Q => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_done_Z,
  D => VCC_0,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.EYE_CALIB_STOP\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_rmove_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_rmove_Z,
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n108,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rflag_r_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rflag_r\(0),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n153,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rmove_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_rmove\(0),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n179,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid_0_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\(0),
  D => VCC_0,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n193,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt_7_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(7),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n213,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_gen[0].cor_cnt_7_9\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt_6_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(6),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n214,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_gen[0].cor_cnt_7_9\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt_5_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(5),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n215_9,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_gen[0].cor_cnt_7_9\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt_4_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(4),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n216_11,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_gen[0].cor_cnt_7_9\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt_3_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(3),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n217_9,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_gen[0].cor_cnt_7_9\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(2),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n218,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_gen[0].cor_cnt_7_9\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(1),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n219,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_gen[0].cor_cnt_7_9\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt_0_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(0),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n220_9,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_gen[0].cor_cnt_7_9\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt_7_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(7),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n283,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n281,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt_6_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(6),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n284,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n281,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt_5_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(5),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n285,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n281,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt_4_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(4),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n286,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n281,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt_3_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(3),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n287,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n281,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(2),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n288,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n281,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(1),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n289,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n281,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_done_ch_0_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_done_ch\(0),
  D => VCC_0,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n319,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rflag_r_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rflag_r\(1),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n365,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rmove_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_rmove\(1),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n391,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\(1),
  D => VCC_0,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n405,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt_7_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(7),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n425,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_gen[1].cor_cnt_7\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt_6_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(6),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n426,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_gen[1].cor_cnt_7\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt_5_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(5),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n427_9,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_gen[1].cor_cnt_7\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt_4_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(4),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n428_11,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_gen[1].cor_cnt_7\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt_3_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(3),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n429_9,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_gen[1].cor_cnt_7\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(2),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n430,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_gen[1].cor_cnt_7\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(1),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n431,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_gen[1].cor_cnt_7\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt_0_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(0),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n432_9,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_gen[1].cor_cnt_7\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt_7_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(7),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n495,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n493,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt_6_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(6),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n496,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n493,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt_5_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(5),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n497,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n493,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt_4_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(4),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n498,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n493,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt_3_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(3),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n499,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n493,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(2),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n500,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n493,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(1),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n501,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n493,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_done_ch_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_done_ch\(1),
  D => VCC_0,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n531,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rmove_left_flag_r_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_rmove_left_flag_r,
  D => gw3_top_u_eye_calib_rmove_left_flag_Z,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/updata_dqs_ack_r_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_updata_dqs_ack_r,
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_updata_dqs_ack_Z,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_pulse_r_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_tus_pulse_r,
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_tus_pulse,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_pulse_rr_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_tus_pulse_rr,
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_tus_pulse_r,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_pulse_rrr_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_tus_pulse_rrr,
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_tus_pulse_rr,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/wloadn_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/wloadn_Z\(1),
  D => gw3_top_u_gwmc_top_gwmc_timing_ctrl_init_complete_r,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/c_s.REQ_UPDATA_DLL_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.REQ_UPDATA_DLL\,
  D => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n_s.REQ_UPDATA_DLL\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt_9_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(9),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n98,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt_8_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(8),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n99_11,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt_7_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(7),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n100,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt_6_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(6),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n101_11,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(5),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n102,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(4),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n103,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(3),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n104_9,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(2),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n105,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(1),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n106,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(0),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n107_10,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_pulse_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_tus_pulse,
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n129,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dll_lock_r_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_dll_lock_r,
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n135,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dll_lock_rr_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_dll_lock_rr,
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n144,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(7),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n213,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n146,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(6),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n214,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n146,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(5),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n215,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n146,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(4),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n216,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n146,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(3),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n217,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n146,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(2),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n218,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n146,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(1),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n219,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n146,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(0),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n220,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n146,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir\(1),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n247,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n146,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir\(0),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n250,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n146,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/rmove_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/taa_rmove\(1),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n302,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/updata_dqs_req_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_updata_dqs_req_Z,
  D => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.REQ_UPDATA_DQS\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/updata_dqs_finished_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_updata_dqs_finished_Z,
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n363,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/eye_calib_done_r_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_done_r,
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_done_Z,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/phy_odt_d1_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_odt_d1\(0),
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_odt_pre\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/phy_odt_d2_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_odt_d2\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_odt_d1\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd0_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_init_read_cmd0,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd1_6_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd1\(6),
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd1\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd1_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd1\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd1\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd1_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd1\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd1\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd1_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd1\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd1\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd1_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd1\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd1\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd1_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd1\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd1\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd1_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd1\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_read_cmd0,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_init_read_cmd,
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n154,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/cmd3_2_s0\: DFFP
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_cas_n\(3),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n189_9,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/cmd3_1_s0\: DFFP
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_ras_n\(3),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n190_9,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/cmd3_0_s0\: DFFP
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_cs_n\(3),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n191,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/cmd0_3_s0\: DFFP
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_we_n\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n200,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/phy_addr_reg_12_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_addr\(54),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n333,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/phy_addr_reg_10_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_addr\(52),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n335,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/phy_addr_reg_9_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_addr\(51),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n336,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/phy_addr_reg_8_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_addr\(50),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n323,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/phy_addr_reg_7_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_addr\(49),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n324,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/phy_addr_reg_6_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_addr\(48),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n339,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/phy_addr_reg_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_addr\(45),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n342,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/phy_bank_reg_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_bank\(10),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n446,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/phy_bank_reg_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_bank\(9),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n447,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/phy_wrdata_en_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_init_phy_wrdata_en_Z,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/phy_reset_n_reg_s0\: DFFP
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_init_phy_reset_n,
  D => gw3_top_u_ddr_phy_top_u_ddr_init_phy_reset_n_c,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/phy_cke_reg_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_cke\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_cke_en,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_state.LOAD_MR_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR1_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR2_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR2\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRITE_LEVELING_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRITE_LEVELING\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_MODE_CLOSE1_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE1\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_MODE_CLOSE1\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_MODE_CLOSE2_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE2\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_MODE_CLOSE2\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_state.BURST_MODE_RECOVER_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.BURST_MODE_RECOVER\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.BURST_MODE_RECOVER\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.ZQCL\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_state.IDLE_s0\: DFFP
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.IDLE\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE\,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_state.RESET_WAIT_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.RESET_WAIT\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.RESET_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_state.CKE_EN_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.CKE_EN\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_state.XPR_WAIT_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.XPR_WAIT\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.XPR_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_state.LOAD_MR_WAIT_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR_WAIT\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_WAIT_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.ZQCL_WAIT\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR2_WAIT_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR2_WAIT\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR1_WAIT_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1_WAIT\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_MODE_CLOSE1_WAIT_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE1_WAIT\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_MODE_CLOSE1_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_state.READ_CALIBRATION_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.READ_CALIBRATION\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.READ_CALIBRATION\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_state.EYE_SCAN_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.EYE_SCAN\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.EYE_SCAN\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_state.INIT_DONE_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.INIT_DONE\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.INIT_DONE\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/eye_calib_start_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.EYE_SCAN\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/timer_go_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_init_timer_go,
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1017,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt_9_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(9),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1033,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt_8_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(8),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1034,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt_7_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(7),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1035,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt_6_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(6),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1036,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(5),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1037,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(4),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1038,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(3),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1039,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(2),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1040_8,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1041,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1042,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/repeat_cnt_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/repeat_cnt\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1122,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/repeat_cnt_0_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/repeat_cnt\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1123,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/repeat_done_s0\: DFFCE
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_init_repeat_done,
  D => VCC_0,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_repeat_done_6,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/write_leveling_flag_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_start,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRITE_LEVELING\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_rmove_start_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_init_init_rmove_start_Z,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.READ_CALIBRATION\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d\(0),
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.INIT_DONE\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0\: DFFC
port map (
  Q => NN_1,
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_inter_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_inter\(0),
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.INIT_DONE\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_inter_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_inter\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_inter\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_inter_2_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_inter\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_ODT_EN_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_EN\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_EN\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_ODT_DIS_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_DIS\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_SEND_DQS_WAIT_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS_WAIT\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_ODT_WAIT_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_WAIT\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_ODT_DIS_WAIT_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_DIS_WAIT\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_ADJ_WAIT_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_WAIT\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ADJ_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_IDLE_s0\: DFFP
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_IDLE\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_IDLE\,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_SEND_DQS_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_READ_DQ_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_READ_DQ\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_READ_DQ\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_RECHECK_DQ_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_RECHECK_DQ\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_RECHECK_DQ\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_ADJ_DQS_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ADJ_DQS\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_state.WRLVL_DONE_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_DONE\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/edge_pos_0_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/edge_pos\(0),
  D => VCC_0,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n1364_6,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg_7_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(7),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1374,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n1372,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg_6_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(6),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1375,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n1372,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg_5_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(5),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1376,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n1372,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg_4_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(4),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1377,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n1372,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg_3_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(3),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1378,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n1372,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(2),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1379,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n1372,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1380,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n1372,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/edge_pos_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/edge_pos\(1),
  D => VCC_0,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n1414,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg_15_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(15),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1424,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n1422,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg_14_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(14),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1425,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n1422,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg_13_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(13),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1426,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n1422,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg_12_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(12),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1427,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n1422,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg_11_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(11),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1428,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n1422,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg_10_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(10),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1429,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n1422,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg_9_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(9),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1430,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n1422,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_complete_s0\: DFFCE
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_complete_Z,
  D => VCC_0,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_DONE\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/phy_dqs_reg_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_init_phy_dqs,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_WRITE_CMD_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_READ_CMD_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_ACTIVE_CMD_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_PRECHARGE_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_PRECHARGE\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_WAIT_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WAIT\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_HOLD_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_HOLD\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_HOLD\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_READ_CMD_WAIT_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD_WAIT\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_WRITE_CMD_WAIT_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD_WAIT\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_ACTIVE_CMD_WAIT_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD_WAIT\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_PRECHARGE_WAIT_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE_WAIT\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_PRECHARGE_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_IDLE_s0\: DFFP
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_IDLE\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_IDLE\,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_RBURST_CHECK_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RBURST_CHECK\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_RBURST_CHECK_WAIT_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK_WAIT\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RBURST_CHECK_WAIT\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_RBURST_CHECK_WAIT1_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK_WAIT1\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RBURST_CHECK_WAIT1\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_RSEL_ADJ_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RSEL_ADJ\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RSEL_ADJ\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_DONE_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_DONE\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_DONE\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_clr_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(2),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_read_line3,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_read_line1,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_reg_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_reg\(0),
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_HOLD\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_reg_d_6_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_reg_d\(6),
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[1].hold_reg_d\(5),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_reg_d_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_reg_d\(4),
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[1].hold_reg_d\(3),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_reg_d_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_reg_d\(2),
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[1].hold_reg_d\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_reg_d_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_reg_d\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1792,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_i_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_hold_gen[0].hold_i\,
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1808,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[1].hold_reg_d_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[1].hold_reg_d\(5),
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_reg_d\(4),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[1].hold_reg_d_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[1].hold_reg_d\(3),
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_reg_d\(2),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[1].hold_reg_d_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[1].hold_reg_d\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_reg_d\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].rburst_pos_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].rburst_pos\,
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/RBURST\(0),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].rburst_neg_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].rburst_neg\,
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/RBURST\(0),
  CLK => gw3_top_u_ddr_phy_top_u_ddr_init_n1848,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].rburst_t_r_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].rburst_t_r\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].rburst_t\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_cal_done_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].read_cal_done\,
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1870,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/data_calib_done_0_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/data_calib_done\(0),
  D => VCC_0,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n1883,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].cal_cnt_3_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].cal_cnt\(3),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1898,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n3128_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].cal_cnt_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].cal_cnt\(2),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1899,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n3128_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].cal_cnt_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].cal_cnt\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1900,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n3128_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_reg_0_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_reg\(0),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/RBURST\(0),
  CLK => NN,
  CE => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\(0),
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel_reg_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(2),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1926,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n1924,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_adj_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].read_adj\,
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1946,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i_3_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(3),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1952,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].read_adj\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(2),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1953_7,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].read_adj\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1954,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].read_adj\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i_0_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1955,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].read_adj\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_reg_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read\(3),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1967,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_reg_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read\(2),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1968,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_reg_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1969,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_reg_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1970,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_check_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_check\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2028,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_check_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_check\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2083,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_0_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\(0),
  D => VCC_0,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n2092,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/ides_calib\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2203_7,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calib_rmove_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calib_rmove_Z\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2250,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].rburst_pos_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].rburst_pos\,
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/RBURST\(1),
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].rburst_neg_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].rburst_neg\,
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/RBURST\(1),
  CLK => gw3_top_u_ddr_phy_top_u_ddr_init_n1848,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].rburst_t_r_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].rburst_t_r\,
  D => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].rburst_t\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_cal_done_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].read_cal_done\,
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2279,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/data_calib_done_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/data_calib_done\(1),
  D => VCC_0,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n2292,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].cal_cnt_3_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].cal_cnt\(3),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2307,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n3132_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].cal_cnt_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].cal_cnt\(2),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2308,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n3132_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].cal_cnt_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].cal_cnt\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2309,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n3132_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_reg_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_reg\(1),
  D => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/RBURST\(1),
  CLK => NN,
  CE => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\(1),
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel_reg_5_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(5),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2335,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n2333,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_adj_s0\: DFFC
port map (
  Q => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].read_adj\,
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2355,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i_3_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(3),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2361,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].read_adj\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(2),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2362,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].read_adj\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2363,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].read_adj\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i_0_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2364,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].read_adj\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_reg_7_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read\(7),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2376,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_reg_6_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read\(6),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2377,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_reg_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read\(5),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2378,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_reg_4_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read\(4),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2379,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_check_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_check\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2437,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_check_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_check\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2492,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\(1),
  D => VCC_0,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_n2501,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/ides_calib\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2612,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calib_rmove_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calib_rmove_Z\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2659,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_complete_s0\: DFFCE
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_complete,
  D => VCC_0,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_DONE\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_wait_ov_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_init_read_cmd_wait_ov,
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2693,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/cmd3_3_s0\: DFFP
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_we_n\(3),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n188,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/recalib_s\(1),
  D => \gw3_top/u_ddr_phy_top/ddr_sync/recalib_s\(0),
  CLK => clk,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/recalib_s\(0),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_sys_reset_Z,
  CLK => clk,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/lock_syn_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/lock_syn\(1),
  D => \gw3_top/u_ddr_phy_top/ddr_sync/lock_syn\(0),
  CLK => clk,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/lock_syn_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/lock_syn\(0),
  D => gw3_top_u_ddr_phy_top_ddr_sync_n19,
  CLK => clk,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/lock_d2_s0\: DFFCE
port map (
  Q => gw3_top_u_ddr_phy_top_ddr_sync_lock_d2,
  D => VCC_0,
  CLK => clk,
  CE => gw3_top_u_ddr_phy_top_ddr_sync_n92,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_5_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync\(5),
  D => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_5,
  CLK => clk,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_4_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_ddr_sync_stop_d,
  D => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_4,
  CLK => clk,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync\(3),
  D => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_3,
  CLK => clk,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_2_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_ddr_sync_pause,
  D => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_2,
  CLK => clk,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0\: DFFC
port map (
  Q => gw3_top_u_ddr_phy_top_ddr_sync_ready,
  D => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_0,
  CLK => clk,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/dll_rst_s0\: DFFP
port map (
  Q => gw3_top_u_ddr_phy_top_ddr_sync_dll_rsti,
  D => GND_0,
  CLK => clk,
  PRESET => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/count\(2),
  D => gw3_top_u_ddr_phy_top_ddr_sync_n296,
  CLK => clk,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/count_1_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/count\(1),
  D => gw3_top_u_ddr_phy_top_ddr_sync_n297,
  CLK => clk,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0\: DFFC
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/count\(0),
  D => gw3_top_u_ddr_phy_top_ddr_sync_n298,
  CLK => clk,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0\: DFFCE
port map (
  Q => gw3_top_u_ddr_phy_top_ddr_sync_ddr_init_st_Z,
  D => VCC_0,
  CLK => clk,
  CE => \gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync\(3),
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0\: DFFP
port map (
  Q => gw3_top_u_ddr_phy_top_ddr_sync_uddcntln,
  D => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_1,
  CLK => clk,
  PRESET => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_eye_calib/eye_calib_rmove_r_s0\: DFFC
port map (
  Q => gw3_top_u_eye_calib_eye_calib_rmove_r,
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_rmove_Z,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/eye_rdata_valid_r_s0\: DFFC
port map (
  Q => gw3_top_u_eye_calib_eye_rdata_valid_r,
  D => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_eye_rdata_valid,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/eye_rdata_valid_rr_s0\: DFFC
port map (
  Q => gw3_top_u_eye_calib_eye_rdata_valid_rr,
  D => gw3_top_u_eye_calib_eye_rdata_valid_r,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/rmove_left_done_r_s0\: DFFC
port map (
  Q => gw3_top_u_eye_calib_rmove_left_done_r,
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_rmove_left_done_Z,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/c_s.WR_BURST_s0\: DFFC
port map (
  Q => \gw3_top_u_eye_calib_c_s.WR_BURST\,
  D => \gw3_top_u_eye_calib_n_s.WR_BURST\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/timeout_flg_s0\: DFFC
port map (
  Q => gw3_top_u_eye_calib_timeout_flg,
  D => gw3_top_u_eye_calib_n3971,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/timeout_flg_r_s0\: DFFC
port map (
  Q => gw3_top_u_eye_calib_timeout_flg_r,
  D => gw3_top_u_eye_calib_timeout_flg,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/rmove_left_flag_s0\: DFFC
port map (
  Q => gw3_top_u_eye_calib_rmove_left_flag_Z,
  D => \gw3_top_u_eye_calib_c_s.RMOVE_LEFT\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/cnt_2_s0\: DFFCE
port map (
  Q => \gw3_top/u_eye_calib/cnt\(2),
  D => gw3_top_u_eye_calib_n4161,
  CLK => NN,
  CE => gw3_top_u_eye_calib_n5507,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/cnt_1_s0\: DFFCE
port map (
  Q => \gw3_top/u_eye_calib/cnt\(1),
  D => gw3_top_u_eye_calib_n4162,
  CLK => NN,
  CE => gw3_top_u_eye_calib_n5507,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/cnt_0_s0\: DFFCE
port map (
  Q => \gw3_top/u_eye_calib/cnt\(0),
  D => gw3_top_u_eye_calib_n4163,
  CLK => NN,
  CE => gw3_top_u_eye_calib_n5507,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/eye_calib_error_valid_0_s0\: DFFC
port map (
  Q => \gw3_top/u_eye_calib/eye_calib_error_valid_Z\(0),
  D => gw3_top_u_eye_calib_n4226,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/cmd_empty_s1\: DFFPE
generic map (
  INIT => '1'
)
port map (
  Q => gw3_top_u_gwmc_top_gw_cmd0_cmd_empty_Z,
  D => gw3_top_u_gwmc_top_gw_cmd0_n71,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gw_cmd0_cmd_empty,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted_7_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted\(7),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n955,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_7,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted_6_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted\(6),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n955,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_6,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted\(5),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n955,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_5,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted\(4),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n955,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_4,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted\(3),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n955,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_3,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted\(2),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n955,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_2,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted\(1),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n955,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_1,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted\(0),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n955,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_0,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt\(3),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1031,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_20,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt\(2),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1032,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_20,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt\(1),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1033,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_20,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt_6_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(6),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1187,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7_17,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(5),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1188_8,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7_17,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(4),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1189,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7_17,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(3),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1190,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7_17,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(2),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1191_8,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7_17,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(1),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1192,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7_17,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(0),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1193,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7_17,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_request_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => gw3_top_u_gwmc_top_gwmc_timing_ctrl_refresh_request_Z,
  D => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n65_8,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_timing_ctrl_refresh_request,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/sre_accepted_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => NN_3,
  D => gw3_top_u_gwmc_top_gwmc_timing_ctrl_sre_accept,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_timing_ctrl_sre_accepted,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_7_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\(7),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n138,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_realtime_dllcode_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_6_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\(6),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n139,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_realtime_dllcode_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\(5),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n140,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_realtime_dllcode_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\(4),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n141,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_realtime_dllcode_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\(3),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n142,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_realtime_dllcode_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\(2),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n143,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_realtime_dllcode_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\(1),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n144,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_realtime_dllcode_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\(0),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n145,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_init_rmove_mod_realtime_dllcode_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr_7_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(7),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n125,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_realtime_dllcode_rr_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr_6_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(6),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n126,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_realtime_dllcode_rr_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(5),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n127,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_realtime_dllcode_rr_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(4),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n128,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_realtime_dllcode_rr_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(3),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n129,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_realtime_dllcode_rr_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(2),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n130,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_realtime_dllcode_rr_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(1),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n131,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_realtime_dllcode_rr_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(0),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n132,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_realtime_dllcode_rr_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr_15_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(15),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n337,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_realtime_dllcode_rr_15,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr_14_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(14),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n338,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_realtime_dllcode_rr_15,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr_13_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(13),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n339,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_realtime_dllcode_rr_15,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr_12_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(12),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n340,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_realtime_dllcode_rr_15,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr_11_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(11),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n341,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_realtime_dllcode_rr_15,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr_10_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(10),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n342,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_realtime_dllcode_rr_15,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr_9_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(9),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n343,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_realtime_dllcode_rr_15,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr_8_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(8),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n344,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_realtime_dllcode_rr_15,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_7_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(7),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n147,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_pre_dllstep_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_6_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(6),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n148,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_pre_dllstep_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(5),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n149,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_pre_dllstep_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(4),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n150,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_pre_dllstep_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(3),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n151,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_pre_dllstep_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(2),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n152,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_pre_dllstep_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(1),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n153,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_pre_dllstep_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(0),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n154,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_pre_dllstep_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt_7_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(7),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n325,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_dqs_rmove_cnt_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt_6_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(6),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n326,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_dqs_rmove_cnt_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(5),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n327,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_dqs_rmove_cnt_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(4),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n328,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_dqs_rmove_cnt_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(3),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n329,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_dqs_rmove_cnt_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(2),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n330,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_dqs_rmove_cnt_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(1),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n331,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_dqs_rmove_cnt_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(0),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n332,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_dqs_rmove_cnt_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/phy_odt_pre_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_odt_pre\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n86,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_phy_odt_pre_1,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_6_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(6),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1094,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_15,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(5),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1095,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_15,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(4),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1096,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_15,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(3),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1097,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_15,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(2),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1098,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_15,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1099,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_15,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1100,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_15,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(2),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1337,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_sendDQS_Counter_3,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_7_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(7),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1745,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(2),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1750,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_9_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(9),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1992,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9_20,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(5),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1996,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9_20,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(3),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1998,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9_20,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(2),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1999_8,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9_20,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_9_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(9),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2047,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_9,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_8_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(8),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2048_9,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_9,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_7_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(7),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2049,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_9,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_6_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(6),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2050,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_9,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(5),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2051,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_9,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(4),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2052,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_9,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(3),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2053,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_9,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(2),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2054_9,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_9,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2055,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_9,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2056,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_9,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/readback_check_0_s1\: DFFPE
generic map (
  INIT => '1'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/readback_check\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2179,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_readback_check_0,
  PRESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt\(3),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2209,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].ides_calib_cnt_3\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt\(2),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2210,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].ides_calib_cnt_3\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2211,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].ides_calib_cnt_3\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_19_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(19),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2401,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19_20,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_15_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(15),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2405,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19_20,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_13_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(13),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2407,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19_20,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_12_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(12),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2408_8,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19_20,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_19_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(19),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2456,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_19,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_18_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(18),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2457_9,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_19,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_17_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(17),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2458,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_19,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_16_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(16),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2459,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_19,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_15_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(15),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2460,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_19,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_14_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(14),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2461,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_19,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_13_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(13),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2462,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_19,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_12_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(12),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2463_9,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_19,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_11_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(11),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2464,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_19,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_10_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(10),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2465,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_19,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/readback_check_1_s1\: DFFPE
generic map (
  INIT => '1'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/readback_check\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2588,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_ddr_init_readback_check_1,
  PRESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt\(3),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2618,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].ides_calib_cnt_3\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt\(2),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2619,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].ides_calib_cnt_3\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2620,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].ides_calib_cnt_3\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_14_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(14),
  D => gw3_top_u_ddr_phy_top_ddr_sync_n43,
  CLK => clk,
  CE => gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_13_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(13),
  D => gw3_top_u_ddr_phy_top_ddr_sync_n44_8,
  CLK => clk,
  CE => gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(12),
  D => gw3_top_u_ddr_phy_top_ddr_sync_n45,
  CLK => clk,
  CE => gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(11),
  D => gw3_top_u_ddr_phy_top_ddr_sync_n46_8,
  CLK => clk,
  CE => gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(10),
  D => gw3_top_u_ddr_phy_top_ddr_sync_n47,
  CLK => clk,
  CE => gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(9),
  D => gw3_top_u_ddr_phy_top_ddr_sync_n48,
  CLK => clk,
  CE => gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_8_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(8),
  D => gw3_top_u_ddr_phy_top_ddr_sync_n49,
  CLK => clk,
  CE => gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(7),
  D => gw3_top_u_ddr_phy_top_ddr_sync_n50_8,
  CLK => clk,
  CE => gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_6_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(6),
  D => gw3_top_u_ddr_phy_top_ddr_sync_n51,
  CLK => clk,
  CE => gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(5),
  D => gw3_top_u_ddr_phy_top_ddr_sync_n52_8,
  CLK => clk,
  CE => gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(4),
  D => gw3_top_u_ddr_phy_top_ddr_sync_n53_8,
  CLK => clk,
  CE => gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(3),
  D => gw3_top_u_ddr_phy_top_ddr_sync_n54_8,
  CLK => clk,
  CE => gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(2),
  D => gw3_top_u_ddr_phy_top_ddr_sync_n55,
  CLK => clk,
  CE => gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(1),
  D => gw3_top_u_ddr_phy_top_ddr_sync_n56,
  CLK => clk,
  CE => gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_eye_calib/timeout_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_eye_calib/timeout\(2),
  D => gw3_top_u_eye_calib_n3948,
  CLK => NN,
  CE => gw3_top_u_eye_calib_timeout_6,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/row1_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_eye_calib/eye_app_addr\(12),
  D => gw3_top_u_eye_calib_n4139,
  CLK => NN,
  CE => gw3_top_u_eye_calib_row1_2,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/row1_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_eye_calib/eye_app_addr\(11),
  D => gw3_top_u_eye_calib_n4140,
  CLK => NN,
  CE => gw3_top_u_eye_calib_row1_2,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/row1_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_eye_calib/eye_app_addr\(10),
  D => gw3_top_u_eye_calib_n4141,
  CLK => NN,
  CE => gw3_top_u_eye_calib_row1_2,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/cnt_r_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_eye_calib/cnt_r\(5),
  D => gw3_top_u_eye_calib_n4196,
  CLK => NN,
  CE => gw3_top_u_eye_calib_cnt_r_5,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/cnt_r_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_eye_calib/cnt_r\(2),
  D => gw3_top_u_eye_calib_n4199,
  CLK => NN,
  CE => gw3_top_u_eye_calib_cnt_r_5,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/ddr_sync/flag_1_s2\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/flag\(1),
  D => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_1,
  CLK => clk,
  CE => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_0,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/ddr_sync/flag_0_s4\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/flag\(0),
  D => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_0_16,
  CLK => clk,
  CE => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_0,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n315_s16\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_20,
  I0 => GND_0,
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(0),
  I3 => GND_0,
  CIN => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(0));
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n315_s17\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_21,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_22,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(1),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_20);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n315_s18\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_23,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_24,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(2),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_22);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n315_s19\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_25,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_26,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(3),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_24);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n315_s20\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_27,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_28,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(4),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_26);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n315_s21\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_29,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_30,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(5),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_28);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n315_s22\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_31,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_32,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(6),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(6),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_30);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n245_s16\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_20,
  I0 => GND_0,
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(0),
  I3 => GND_0,
  CIN => \gw3_top/u_ddr_phy_top/dll_step\(0));
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s16\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_20,
  I0 => GND_0,
  I1 => \gw3_top/u_ddr_phy_top/dll_step\(0),
  I3 => GND_0,
  CIN => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(0));
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n245_s17\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_21,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_22,
  I0 => \gw3_top/u_ddr_phy_top/dll_step\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(1),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_20);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_21,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_22,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(1),
  I1 => \gw3_top/u_ddr_phy_top/dll_step\(1),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_20);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n245_s18\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_23,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_24,
  I0 => \gw3_top/u_ddr_phy_top/dll_step\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(2),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_22);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_23,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_24,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(2),
  I1 => \gw3_top/u_ddr_phy_top/dll_step\(2),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_22);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n245_s19\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_25,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_26,
  I0 => \gw3_top/u_ddr_phy_top/dll_step\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(3),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_24);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_25,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_26,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(3),
  I1 => \gw3_top/u_ddr_phy_top/dll_step\(3),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_24);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n245_s20\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_27,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_28,
  I0 => \gw3_top/u_ddr_phy_top/dll_step\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(4),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_26);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_27,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_28,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(4),
  I1 => \gw3_top/u_ddr_phy_top/dll_step\(4),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_26);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n245_s21\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_29,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_30,
  I0 => \gw3_top/u_ddr_phy_top/dll_step\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(5),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_28);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_29,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_30,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(5),
  I1 => \gw3_top/u_ddr_phy_top/dll_step\(5),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_28);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n245_s22\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_31,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_32,
  I0 => \gw3_top/u_ddr_phy_top/dll_step\(6),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(6),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_30);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_31,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_32,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(6),
  I1 => \gw3_top/u_ddr_phy_top/dll_step\(6),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_30);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n245_s23\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_33,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_34,
  I0 => \gw3_top/u_ddr_phy_top/dll_step\(7),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(7),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_32);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_0_s\: SDPX9B
generic map (
  BIT_WIDTH_0 => 36,
  BIT_WIDTH_1 => 36,
  READ_MODE => '0',
  RESET_MODE => "SYNC",
  BLK_SEL_0 => "000",
  BLK_SEL_1 => "000"
)
port map (
  DO(35 downto 32) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q8\(3 downto 0),
  DO(31 downto 24) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q7\(7 downto 0),
  DO(23 downto 16) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q6\(7 downto 0),
  DO(15 downto 8) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q5\(7 downto 0),
  DO(7 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q4\(7 downto 0),
  DI(35) => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(6),
  DI(34) => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(4),
  DI(33) => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(2),
  DI(32) => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(0),
  DI(31) => \gw3_top/u_ddr_phy_top/mux_wrdata\(119),
  DI(30) => \gw3_top/u_ddr_phy_top/mux_wrdata\(103),
  DI(29) => \gw3_top/u_ddr_phy_top/mux_wrdata\(87),
  DI(28) => \gw3_top/u_ddr_phy_top/mux_wrdata\(71),
  DI(27) => \gw3_top/u_ddr_phy_top/mux_wrdata\(55),
  DI(26) => \gw3_top/u_ddr_phy_top/mux_wrdata\(39),
  DI(25) => \gw3_top/u_ddr_phy_top/mux_wrdata\(23),
  DI(24) => \gw3_top/u_ddr_phy_top/mux_wrdata\(7),
  DI(23) => \gw3_top/u_ddr_phy_top/mux_wrdata\(118),
  DI(22) => \gw3_top/u_ddr_phy_top/mux_wrdata\(102),
  DI(21) => \gw3_top/u_ddr_phy_top/mux_wrdata\(86),
  DI(20) => \gw3_top/u_ddr_phy_top/mux_wrdata\(70),
  DI(19) => \gw3_top/u_ddr_phy_top/mux_wrdata\(54),
  DI(18) => \gw3_top/u_ddr_phy_top/mux_wrdata\(38),
  DI(17) => \gw3_top/u_ddr_phy_top/mux_wrdata\(22),
  DI(16) => \gw3_top/u_ddr_phy_top/mux_wrdata\(6),
  DI(15) => \gw3_top/u_ddr_phy_top/mux_wrdata\(117),
  DI(14) => \gw3_top/u_ddr_phy_top/mux_wrdata\(101),
  DI(13) => \gw3_top/u_ddr_phy_top/mux_wrdata\(85),
  DI(12) => \gw3_top/u_ddr_phy_top/mux_wrdata\(69),
  DI(11) => \gw3_top/u_ddr_phy_top/mux_wrdata\(53),
  DI(10) => \gw3_top/u_ddr_phy_top/mux_wrdata\(37),
  DI(9) => \gw3_top/u_ddr_phy_top/mux_wrdata\(21),
  DI(8) => \gw3_top/u_ddr_phy_top/mux_wrdata\(5),
  DI(7) => \gw3_top/u_ddr_phy_top/mux_wrdata\(116),
  DI(6) => \gw3_top/u_ddr_phy_top/mux_wrdata\(100),
  DI(5) => \gw3_top/u_ddr_phy_top/mux_wrdata\(84),
  DI(4) => \gw3_top/u_ddr_phy_top/mux_wrdata\(68),
  DI(3) => \gw3_top/u_ddr_phy_top/mux_wrdata\(52),
  DI(2) => \gw3_top/u_ddr_phy_top/mux_wrdata\(36),
  DI(1) => \gw3_top/u_ddr_phy_top/mux_wrdata\(20),
  DI(0) => \gw3_top/u_ddr_phy_top/mux_wrdata\(4),
  BLKSELA(2) => GND_0,
  BLKSELA(1) => GND_0,
  BLKSELA(0) => GND_0,
  BLKSELB(2) => GND_0,
  BLKSELB(1) => GND_0,
  BLKSELB(0) => GND_0,
  ADA(13) => GND_0,
  ADA(12) => GND_0,
  ADA(11) => GND_0,
  ADA(10) => GND_0,
  ADA(9 downto 5) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(4 downto 0),
  ADA(4) => GND_0,
  ADA(3) => VCC_0,
  ADA(2) => VCC_0,
  ADA(1) => VCC_0,
  ADA(0) => VCC_0,
  ADB(13) => GND_0,
  ADB(12) => GND_0,
  ADB(11) => GND_0,
  ADB(10) => GND_0,
  ADB(9 downto 5) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(4 downto 0),
  ADB(4) => GND_0,
  ADB(3) => GND_0,
  ADB(2) => GND_0,
  ADB(1) => GND_0,
  ADB(0) => GND_0,
  CLKA => NN,
  CLKB => NN,
  CEA => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n295\,
  CEB => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_of_rden,
  OCE => GND_0,
  RESETA => GND_0,
  RESETB => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_1_s\: SDPX9B
generic map (
  BIT_WIDTH_0 => 36,
  BIT_WIDTH_1 => 36,
  READ_MODE => '0',
  RESET_MODE => "SYNC",
  BLK_SEL_0 => "000",
  BLK_SEL_1 => "000"
)
port map (
  DO(35 downto 28) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q3\(7 downto 0),
  DO(27 downto 20) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q2\(7 downto 0),
  DO(19 downto 12) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q1\(7 downto 0),
  DO(11 downto 4) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q0\(7 downto 0),
  DO(3 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q8\(7 downto 4),
  DI(35) => \gw3_top/u_ddr_phy_top/mux_wrdata\(123),
  DI(34) => \gw3_top/u_ddr_phy_top/mux_wrdata\(107),
  DI(33) => \gw3_top/u_ddr_phy_top/mux_wrdata\(91),
  DI(32) => \gw3_top/u_ddr_phy_top/mux_wrdata\(75),
  DI(31) => \gw3_top/u_ddr_phy_top/mux_wrdata\(59),
  DI(30) => \gw3_top/u_ddr_phy_top/mux_wrdata\(43),
  DI(29) => \gw3_top/u_ddr_phy_top/mux_wrdata\(27),
  DI(28) => \gw3_top/u_ddr_phy_top/mux_wrdata\(11),
  DI(27) => \gw3_top/u_ddr_phy_top/mux_wrdata\(122),
  DI(26) => \gw3_top/u_ddr_phy_top/mux_wrdata\(106),
  DI(25) => \gw3_top/u_ddr_phy_top/mux_wrdata\(90),
  DI(24) => \gw3_top/u_ddr_phy_top/mux_wrdata\(74),
  DI(23) => \gw3_top/u_ddr_phy_top/mux_wrdata\(58),
  DI(22) => \gw3_top/u_ddr_phy_top/mux_wrdata\(42),
  DI(21) => \gw3_top/u_ddr_phy_top/mux_wrdata\(26),
  DI(20) => \gw3_top/u_ddr_phy_top/mux_wrdata\(10),
  DI(19) => \gw3_top/u_ddr_phy_top/mux_wrdata\(121),
  DI(18) => \gw3_top/u_ddr_phy_top/mux_wrdata\(105),
  DI(17) => \gw3_top/u_ddr_phy_top/mux_wrdata\(89),
  DI(16) => \gw3_top/u_ddr_phy_top/mux_wrdata\(73),
  DI(15) => \gw3_top/u_ddr_phy_top/mux_wrdata\(57),
  DI(14) => \gw3_top/u_ddr_phy_top/mux_wrdata\(41),
  DI(13) => \gw3_top/u_ddr_phy_top/mux_wrdata\(25),
  DI(12) => \gw3_top/u_ddr_phy_top/mux_wrdata\(9),
  DI(11) => \gw3_top/u_ddr_phy_top/mux_wrdata\(120),
  DI(10) => \gw3_top/u_ddr_phy_top/mux_wrdata\(104),
  DI(9) => \gw3_top/u_ddr_phy_top/mux_wrdata\(88),
  DI(8) => \gw3_top/u_ddr_phy_top/mux_wrdata\(72),
  DI(7) => \gw3_top/u_ddr_phy_top/mux_wrdata\(56),
  DI(6) => \gw3_top/u_ddr_phy_top/mux_wrdata\(40),
  DI(5) => \gw3_top/u_ddr_phy_top/mux_wrdata\(24),
  DI(4) => \gw3_top/u_ddr_phy_top/mux_wrdata\(8),
  DI(3) => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(14),
  DI(2) => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(12),
  DI(1) => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(10),
  DI(0) => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(8),
  BLKSELA(2) => GND_0,
  BLKSELA(1) => GND_0,
  BLKSELA(0) => GND_0,
  BLKSELB(2) => GND_0,
  BLKSELB(1) => GND_0,
  BLKSELB(0) => GND_0,
  ADA(13) => GND_0,
  ADA(12) => GND_0,
  ADA(11) => GND_0,
  ADA(10) => GND_0,
  ADA(9 downto 5) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(4 downto 0),
  ADA(4) => GND_0,
  ADA(3) => VCC_0,
  ADA(2) => VCC_0,
  ADA(1) => VCC_0,
  ADA(0) => VCC_0,
  ADB(13) => GND_0,
  ADB(12) => GND_0,
  ADB(11) => GND_0,
  ADB(10) => GND_0,
  ADB(9 downto 5) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(4 downto 0),
  ADB(4) => GND_0,
  ADB(3) => GND_0,
  ADB(2) => GND_0,
  ADB(1) => GND_0,
  ADB(0) => GND_0,
  CLKA => NN,
  CLKB => NN,
  CEA => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n295\,
  CEB => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_of_rden,
  OCE => GND_0,
  RESETA => GND_0,
  RESETB => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s\: SDPX9B
generic map (
  BIT_WIDTH_0 => 36,
  BIT_WIDTH_1 => 36,
  READ_MODE => '0',
  RESET_MODE => "SYNC",
  BLK_SEL_0 => "000",
  BLK_SEL_1 => "000"
)
port map (
  DO(35 downto 32) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q8\(3 downto 0),
  DO(31 downto 24) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q7\(7 downto 0),
  DO(23 downto 16) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q6\(7 downto 0),
  DO(15 downto 8) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q5\(7 downto 0),
  DO(7 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q4\(7 downto 0),
  DI(35) => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(7),
  DI(34) => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(5),
  DI(33) => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(3),
  DI(32) => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(1),
  DI(31) => \gw3_top/u_ddr_phy_top/mux_wrdata\(127),
  DI(30) => \gw3_top/u_ddr_phy_top/mux_wrdata\(111),
  DI(29) => \gw3_top/u_ddr_phy_top/mux_wrdata\(95),
  DI(28) => \gw3_top/u_ddr_phy_top/mux_wrdata\(79),
  DI(27) => \gw3_top/u_ddr_phy_top/mux_wrdata\(63),
  DI(26) => \gw3_top/u_ddr_phy_top/mux_wrdata\(47),
  DI(25) => \gw3_top/u_ddr_phy_top/mux_wrdata\(31),
  DI(24) => \gw3_top/u_ddr_phy_top/mux_wrdata\(15),
  DI(23) => \gw3_top/u_ddr_phy_top/mux_wrdata\(126),
  DI(22) => \gw3_top/u_ddr_phy_top/mux_wrdata\(110),
  DI(21) => \gw3_top/u_ddr_phy_top/mux_wrdata\(94),
  DI(20) => \gw3_top/u_ddr_phy_top/mux_wrdata\(78),
  DI(19) => \gw3_top/u_ddr_phy_top/mux_wrdata\(62),
  DI(18) => \gw3_top/u_ddr_phy_top/mux_wrdata\(46),
  DI(17) => \gw3_top/u_ddr_phy_top/mux_wrdata\(30),
  DI(16) => \gw3_top/u_ddr_phy_top/mux_wrdata\(14),
  DI(15) => \gw3_top/u_ddr_phy_top/mux_wrdata\(125),
  DI(14) => \gw3_top/u_ddr_phy_top/mux_wrdata\(109),
  DI(13) => \gw3_top/u_ddr_phy_top/mux_wrdata\(93),
  DI(12) => \gw3_top/u_ddr_phy_top/mux_wrdata\(77),
  DI(11) => \gw3_top/u_ddr_phy_top/mux_wrdata\(61),
  DI(10) => \gw3_top/u_ddr_phy_top/mux_wrdata\(45),
  DI(9) => \gw3_top/u_ddr_phy_top/mux_wrdata\(29),
  DI(8) => \gw3_top/u_ddr_phy_top/mux_wrdata\(13),
  DI(7) => \gw3_top/u_ddr_phy_top/mux_wrdata\(124),
  DI(6) => \gw3_top/u_ddr_phy_top/mux_wrdata\(108),
  DI(5) => \gw3_top/u_ddr_phy_top/mux_wrdata\(92),
  DI(4) => \gw3_top/u_ddr_phy_top/mux_wrdata\(76),
  DI(3) => \gw3_top/u_ddr_phy_top/mux_wrdata\(60),
  DI(2) => \gw3_top/u_ddr_phy_top/mux_wrdata\(44),
  DI(1) => \gw3_top/u_ddr_phy_top/mux_wrdata\(28),
  DI(0) => \gw3_top/u_ddr_phy_top/mux_wrdata\(12),
  BLKSELA(2) => GND_0,
  BLKSELA(1) => GND_0,
  BLKSELA(0) => GND_0,
  BLKSELB(2) => GND_0,
  BLKSELB(1) => GND_0,
  BLKSELB(0) => GND_0,
  ADA(13) => GND_0,
  ADA(12) => GND_0,
  ADA(11) => GND_0,
  ADA(10) => GND_0,
  ADA(9 downto 5) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(4 downto 0),
  ADA(4) => GND_0,
  ADA(3) => VCC_0,
  ADA(2) => VCC_0,
  ADA(1) => VCC_0,
  ADA(0) => VCC_0,
  ADB(13) => GND_0,
  ADB(12) => GND_0,
  ADB(11) => GND_0,
  ADB(10) => GND_0,
  ADB(9 downto 5) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(4 downto 0),
  ADB(4) => GND_0,
  ADB(3) => GND_0,
  ADB(2) => GND_0,
  ADB(1) => GND_0,
  ADB(0) => GND_0,
  CLKA => NN,
  CLKB => NN,
  CEA => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n295\,
  CEB => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_of_rden,
  OCE => GND_0,
  RESETA => GND_0,
  RESETB => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_3_s\: SDPX9B
generic map (
  BIT_WIDTH_0 => 36,
  BIT_WIDTH_1 => 36,
  READ_MODE => '0',
  RESET_MODE => "SYNC",
  BLK_SEL_0 => "000",
  BLK_SEL_1 => "000"
)
port map (
  DO(35 downto 28) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q3\(7 downto 0),
  DO(27 downto 20) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q2\(7 downto 0),
  DO(19 downto 12) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q1\(7 downto 0),
  DO(11 downto 4) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q0\(7 downto 0),
  DO(3 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q8\(7 downto 4),
  DI(35) => \gw3_top/u_ddr_phy_top/mux_wrdata\(115),
  DI(34) => \gw3_top/u_ddr_phy_top/mux_wrdata\(99),
  DI(33) => \gw3_top/u_ddr_phy_top/mux_wrdata\(83),
  DI(32) => \gw3_top/u_ddr_phy_top/mux_wrdata\(67),
  DI(31) => \gw3_top/u_ddr_phy_top/mux_wrdata\(51),
  DI(30) => \gw3_top/u_ddr_phy_top/mux_wrdata\(35),
  DI(29) => \gw3_top/u_ddr_phy_top/mux_wrdata\(19),
  DI(28) => \gw3_top/u_ddr_phy_top/mux_wrdata\(3),
  DI(27) => \gw3_top/u_ddr_phy_top/mux_wrdata\(114),
  DI(26) => \gw3_top/u_ddr_phy_top/mux_wrdata\(98),
  DI(25) => \gw3_top/u_ddr_phy_top/mux_wrdata\(82),
  DI(24) => \gw3_top/u_ddr_phy_top/mux_wrdata\(66),
  DI(23) => \gw3_top/u_ddr_phy_top/mux_wrdata\(50),
  DI(22) => \gw3_top/u_ddr_phy_top/mux_wrdata\(34),
  DI(21) => \gw3_top/u_ddr_phy_top/mux_wrdata\(18),
  DI(20) => \gw3_top/u_ddr_phy_top/mux_wrdata\(2),
  DI(19) => \gw3_top/u_ddr_phy_top/mux_wrdata\(113),
  DI(18) => \gw3_top/u_ddr_phy_top/mux_wrdata\(97),
  DI(17) => \gw3_top/u_ddr_phy_top/mux_wrdata\(81),
  DI(16) => \gw3_top/u_ddr_phy_top/mux_wrdata\(65),
  DI(15) => \gw3_top/u_ddr_phy_top/mux_wrdata\(49),
  DI(14) => \gw3_top/u_ddr_phy_top/mux_wrdata\(33),
  DI(13) => \gw3_top/u_ddr_phy_top/mux_wrdata\(17),
  DI(12) => \gw3_top/u_ddr_phy_top/mux_wrdata\(1),
  DI(11) => \gw3_top/u_ddr_phy_top/mux_wrdata\(112),
  DI(10) => \gw3_top/u_ddr_phy_top/mux_wrdata\(96),
  DI(9) => \gw3_top/u_ddr_phy_top/mux_wrdata\(80),
  DI(8) => \gw3_top/u_ddr_phy_top/mux_wrdata\(64),
  DI(7) => \gw3_top/u_ddr_phy_top/mux_wrdata\(48),
  DI(6) => \gw3_top/u_ddr_phy_top/mux_wrdata\(32),
  DI(5) => \gw3_top/u_ddr_phy_top/mux_wrdata\(16),
  DI(4) => \gw3_top/u_ddr_phy_top/mux_wrdata\(0),
  DI(3) => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(15),
  DI(2) => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(13),
  DI(1) => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(11),
  DI(0) => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(9),
  BLKSELA(2) => GND_0,
  BLKSELA(1) => GND_0,
  BLKSELA(0) => GND_0,
  BLKSELB(2) => GND_0,
  BLKSELB(1) => GND_0,
  BLKSELB(0) => GND_0,
  ADA(13) => GND_0,
  ADA(12) => GND_0,
  ADA(11) => GND_0,
  ADA(10) => GND_0,
  ADA(9 downto 5) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(4 downto 0),
  ADA(4) => GND_0,
  ADA(3) => VCC_0,
  ADA(2) => VCC_0,
  ADA(1) => VCC_0,
  ADA(0) => VCC_0,
  ADB(13) => GND_0,
  ADB(12) => GND_0,
  ADB(11) => GND_0,
  ADB(10) => GND_0,
  ADB(9 downto 5) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(4 downto 0),
  ADB(4) => GND_0,
  ADB(3) => GND_0,
  ADB(2) => GND_0,
  ADB(1) => GND_0,
  ADB(0) => GND_0,
  CLKA => NN,
  CLKB => NN,
  CEA => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n295\,
  CEB => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_of_rden,
  OCE => GND_0,
  RESETA => GND_0,
  RESETB => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s\: SDPB
generic map (
  BIT_WIDTH_0 => 32,
  BIT_WIDTH_1 => 32,
  READ_MODE => '0',
  RESET_MODE => "SYNC",
  BLK_SEL_0 => "000",
  BLK_SEL_1 => "000"
)
port map (
  DO(31) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(59),
  DO(30) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(51),
  DO(29) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(43),
  DO(28) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(35),
  DO(27) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(27),
  DO(26) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(19),
  DO(25) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(11),
  DO(24) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(3),
  DO(23) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(58),
  DO(22) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(50),
  DO(21) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(42),
  DO(20) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(34),
  DO(19) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(26),
  DO(18) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(18),
  DO(17) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(10),
  DO(16) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(2),
  DO(15) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(57),
  DO(14) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(49),
  DO(13) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(41),
  DO(12) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(33),
  DO(11) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(25),
  DO(10) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(17),
  DO(9) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(9),
  DO(8) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(1),
  DO(7) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(56),
  DO(6) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(48),
  DO(5) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(40),
  DO(4) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(32),
  DO(3) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(24),
  DO(2) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(16),
  DO(1) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(8),
  DO(0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(0),
  DI(31 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(31 downto 0),
  BLKSELA(2) => GND_0,
  BLKSELA(1) => GND_0,
  BLKSELA(0) => GND_0,
  BLKSELB(2) => GND_0,
  BLKSELB(1) => GND_0,
  BLKSELB(0) => GND_0,
  ADA(13) => GND_0,
  ADA(12) => GND_0,
  ADA(11) => GND_0,
  ADA(10) => GND_0,
  ADA(9 downto 5) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(4 downto 0),
  ADA(4) => GND_0,
  ADA(3) => VCC_0,
  ADA(2) => VCC_0,
  ADA(1) => VCC_0,
  ADA(0) => VCC_0,
  ADB(13) => GND_0,
  ADB(12) => GND_0,
  ADB(11) => GND_0,
  ADB(10) => GND_0,
  ADB(9 downto 5) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(4 downto 0),
  ADB(4) => GND_0,
  ADB(3) => GND_0,
  ADB(2) => GND_0,
  ADB(1) => GND_0,
  ADB(0) => GND_0,
  CLKA => NN,
  CLKB => NN,
  CEA => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\(0),
  CEB => VCC_0,
  OCE => GND_0,
  RESETA => GND_0,
  RESETB => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s\: SDPB
generic map (
  BIT_WIDTH_0 => 32,
  BIT_WIDTH_1 => 32,
  READ_MODE => '0',
  RESET_MODE => "SYNC",
  BLK_SEL_0 => "000",
  BLK_SEL_1 => "000"
)
port map (
  DO(31) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(63),
  DO(30) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(55),
  DO(29) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(47),
  DO(28) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(39),
  DO(27) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(31),
  DO(26) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(23),
  DO(25) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(15),
  DO(24) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(7),
  DO(23) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(62),
  DO(22) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(54),
  DO(21) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(46),
  DO(20) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(38),
  DO(19) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(30),
  DO(18) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(22),
  DO(17) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(14),
  DO(16) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(6),
  DO(15) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(61),
  DO(14) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(53),
  DO(13) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(45),
  DO(12) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(37),
  DO(11) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(29),
  DO(10) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(21),
  DO(9) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(13),
  DO(8) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(5),
  DO(7) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(60),
  DO(6) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(52),
  DO(5) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(44),
  DO(4) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(36),
  DO(3) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(28),
  DO(2) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(20),
  DO(1) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(12),
  DO(0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(4),
  DI(31 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(63 downto 32),
  BLKSELA(2) => GND_0,
  BLKSELA(1) => GND_0,
  BLKSELA(0) => GND_0,
  BLKSELB(2) => GND_0,
  BLKSELB(1) => GND_0,
  BLKSELB(0) => GND_0,
  ADA(13) => GND_0,
  ADA(12) => GND_0,
  ADA(11) => GND_0,
  ADA(10) => GND_0,
  ADA(9 downto 5) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(4 downto 0),
  ADA(4) => GND_0,
  ADA(3) => VCC_0,
  ADA(2) => VCC_0,
  ADA(1) => VCC_0,
  ADA(0) => VCC_0,
  ADB(13) => GND_0,
  ADB(12) => GND_0,
  ADB(11) => GND_0,
  ADB(10) => GND_0,
  ADB(9 downto 5) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(4 downto 0),
  ADB(4) => GND_0,
  ADB(3) => GND_0,
  ADB(2) => GND_0,
  ADB(1) => GND_0,
  ADB(0) => GND_0,
  CLKA => NN,
  CLKB => NN,
  CEA => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\(0),
  CEB => VCC_0,
  OCE => GND_0,
  RESETA => GND_0,
  RESETB => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s\: SDPB
generic map (
  BIT_WIDTH_0 => 32,
  BIT_WIDTH_1 => 32,
  READ_MODE => '0',
  RESET_MODE => "SYNC",
  BLK_SEL_0 => "000",
  BLK_SEL_1 => "000"
)
port map (
  DO(31) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(123),
  DO(30) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(115),
  DO(29) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(107),
  DO(28) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(99),
  DO(27) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(91),
  DO(26) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(83),
  DO(25) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(75),
  DO(24) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(67),
  DO(23) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(122),
  DO(22) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(114),
  DO(21) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(106),
  DO(20) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(98),
  DO(19) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(90),
  DO(18) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(82),
  DO(17) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(74),
  DO(16) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(66),
  DO(15) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(121),
  DO(14) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(113),
  DO(13) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(105),
  DO(12) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(97),
  DO(11) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(89),
  DO(10) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(81),
  DO(9) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(73),
  DO(8) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(65),
  DO(7) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(120),
  DO(6) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(112),
  DO(5) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(104),
  DO(4) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(96),
  DO(3) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(88),
  DO(2) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(80),
  DO(1) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(72),
  DO(0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(64),
  DI(31 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(31 downto 0),
  BLKSELA(2) => GND_0,
  BLKSELA(1) => GND_0,
  BLKSELA(0) => GND_0,
  BLKSELB(2) => GND_0,
  BLKSELB(1) => GND_0,
  BLKSELB(0) => GND_0,
  ADA(13) => GND_0,
  ADA(12) => GND_0,
  ADA(11) => GND_0,
  ADA(10) => GND_0,
  ADA(9 downto 5) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(9 downto 5),
  ADA(4) => GND_0,
  ADA(3) => VCC_0,
  ADA(2) => VCC_0,
  ADA(1) => VCC_0,
  ADA(0) => VCC_0,
  ADB(13) => GND_0,
  ADB(12) => GND_0,
  ADB(11) => GND_0,
  ADB(10) => GND_0,
  ADB(9 downto 5) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(9 downto 5),
  ADB(4) => GND_0,
  ADB(3) => GND_0,
  ADB(2) => GND_0,
  ADB(1) => GND_0,
  ADB(0) => GND_0,
  CLKA => NN,
  CLKB => NN,
  CEA => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\(1),
  CEB => VCC_0,
  OCE => GND_0,
  RESETA => GND_0,
  RESETB => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s\: SDPB
generic map (
  BIT_WIDTH_0 => 32,
  BIT_WIDTH_1 => 32,
  READ_MODE => '0',
  RESET_MODE => "SYNC",
  BLK_SEL_0 => "000",
  BLK_SEL_1 => "000"
)
port map (
  DO(31) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(127),
  DO(30) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(119),
  DO(29) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(111),
  DO(28) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(103),
  DO(27) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(95),
  DO(26) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(87),
  DO(25) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(79),
  DO(24) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(71),
  DO(23) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(126),
  DO(22) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(118),
  DO(21) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(110),
  DO(20) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(102),
  DO(19) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(94),
  DO(18) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(86),
  DO(17) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(78),
  DO(16) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(70),
  DO(15) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(125),
  DO(14) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(117),
  DO(13) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(109),
  DO(12) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(101),
  DO(11) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(93),
  DO(10) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(85),
  DO(9) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(77),
  DO(8) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(69),
  DO(7) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(124),
  DO(6) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(116),
  DO(5) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(108),
  DO(4) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(100),
  DO(3) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(92),
  DO(2) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(84),
  DO(1) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(76),
  DO(0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(68),
  DI(31 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_Z\(63 downto 32),
  BLKSELA(2) => GND_0,
  BLKSELA(1) => GND_0,
  BLKSELA(0) => GND_0,
  BLKSELB(2) => GND_0,
  BLKSELB(1) => GND_0,
  BLKSELB(0) => GND_0,
  ADA(13) => GND_0,
  ADA(12) => GND_0,
  ADA(11) => GND_0,
  ADA(10) => GND_0,
  ADA(9 downto 5) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(9 downto 5),
  ADA(4) => GND_0,
  ADA(3) => VCC_0,
  ADA(2) => VCC_0,
  ADA(1) => VCC_0,
  ADA(0) => VCC_0,
  ADB(13) => GND_0,
  ADB(12) => GND_0,
  ADB(11) => GND_0,
  ADB(10) => GND_0,
  ADB(9 downto 5) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(9 downto 5),
  ADB(4) => GND_0,
  ADB(3) => GND_0,
  ADB(2) => GND_0,
  ADB(1) => GND_0,
  ADB(0) => GND_0,
  CLKA => NN,
  CLKB => NN,
  CEA => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\(1),
  CEB => VCC_0,
  OCE => GND_0,
  RESETA => GND_0,
  RESETB => GND_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n169,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n170,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n171,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n172,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(3 downto 0),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n165,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n166,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n167,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n168,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(7 downto 4),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n161,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n162,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n163,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n164,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(11 downto 8),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n157,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n158,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n159,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n160,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(15 downto 12),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_4_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n153,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n154,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n155,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n156,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(19 downto 16),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n149,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n150,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n151,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n152,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(23 downto 20),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_6_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n145,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n146,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n147,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n148,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(27 downto 24),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n141,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n142,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n143,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n144,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(31 downto 28),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_8_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n137,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n138,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n139,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n140,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(35 downto 32),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_9_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n133,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n134,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n135,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n136,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(39 downto 36),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_10_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n129,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n130,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n131,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n132,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(43 downto 40),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_11_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n125,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n126,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n127,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n128,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(47 downto 44),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_12_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n121,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n122,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n123,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n124,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(51 downto 48),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_13_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n117,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n118,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n119,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n120,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(55 downto 52),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_14_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n113,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n114,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n115,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n116,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(59 downto 56),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_15_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n109,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n110,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n111,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n112,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(63 downto 60),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_16_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n105,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n106,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n107,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n108,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(67 downto 64),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_17_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n101,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n102,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n103,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n104,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(71 downto 68),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_18_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n97,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n98,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n99,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n100,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(75 downto 72),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_19_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n93,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n94,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n95,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n96,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(79 downto 76),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_20_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n89,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n90,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n91,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n92,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(83 downto 80),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_21_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n85,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n86,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n87,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n88,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(87 downto 84),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_22_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n81,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n82,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n83,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n84,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(91 downto 88),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_23_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n77,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n78,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n79,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n80,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(95 downto 92),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_24_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n73,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n74,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n75,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n76,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(99 downto 96),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_25_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n69,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n70,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n71,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n72,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(103 downto 100),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_26_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n65,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n66,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n67,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n68,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(107 downto 104),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_27_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n61,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n62,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n63,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n64,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(111 downto 108),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_28_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n57,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n58,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n59,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n60,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(115 downto 112),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_29_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n53,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n54,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n55,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n56,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(119 downto 116),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_30_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n49,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n50,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n51,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n52,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(123 downto 120),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_31_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n45,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n46,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n47,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n48,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r\(127 downto 124),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_32_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n41,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n42,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n43,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n44,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r\(3 downto 0),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_33_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n37,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n38,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n39,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n40,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r\(7 downto 4),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_34_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n33,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n34,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n35,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n36,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r\(11 downto 8),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_35_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n29,
  DO(2) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n30,
  DO(1) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n31,
  DO(0) => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n32,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r\(15 downto 12),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_0_s\: RAM16SDP4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/col\(3 downto 0),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/col_rr\(3 downto 0),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_cmd0_n494,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_1_s\: RAM16SDP4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/col\(7 downto 4),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/col_rr\(7 downto 4),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_cmd0_n494,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_2_s\: RAM16SDP4
port map (
  DO(3 downto 2) => \gw3_top/u_gwmc_top/gw_cmd0/row\(1 downto 0),
  DO(1 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/col\(9 downto 8),
  DI(3 downto 2) => \gw3_top/u_gwmc_top/gw_cmd0/row_rr\(1 downto 0),
  DI(1 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/col_rr\(9 downto 8),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_cmd0_n494,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_3_s\: RAM16SDP4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/row\(5 downto 2),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/row_rr\(5 downto 2),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_cmd0_n494,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_4_s\: RAM16SDP4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/row\(9 downto 6),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/row_rr\(9 downto 6),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_cmd0_n494,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_5_s\: RAM16SDP4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/row\(13 downto 10),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/row_rr\(13 downto 10),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_cmd0_n494,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_6_s\: RAM16SDP4
port map (
  DO(3) => \gw3_top/u_gwmc_top/gw_cmd0/cmd_buf_dou\(28),
  DO(2 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/bank\(2 downto 0),
  DI(3) => gw3_top_u_gwmc_top_gw_cmd0_write,
  DI(2 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/bank_rr\(2 downto 0),
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_cmd0_n494,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_7_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_gwmc_top_gw_cmd0_mem_mem_0_7_0_DO3,
  DO(2) => gw3_top_u_gwmc_top_gw_cmd0_bchg,
  DO(1) => gw3_top_u_gwmc_top_gw_cmd0_pchg,
  DO(0) => \gw3_top/u_gwmc_top/gw_cmd0/cmd_buf_dou\(29),
  DI(3) => GND_0,
  DI(2) => gw3_top_u_gwmc_top_gw_cmd0_bank_change,
  DI(1) => gw3_top_u_gwmc_top_gw_cmd0_row_change,
  DI(0) => gw3_top_u_gwmc_top_gw_cmd0_read,
  WAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(3 downto 0),
  RAD(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(3 downto 0),
  WRE => gw3_top_u_gwmc_top_gw_cmd0_n494,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_0_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n320,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n321,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n322,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n323,
  DI(3) => \gw3_top/u_ddr_phy_top/mux_addr\(52),
  DI(2) => \gw3_top/u_ddr_phy_top/mux_addr\(38),
  DI(1) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  DI(0) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_1_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n336,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n337,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n338,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n339,
  DI(3) => \gw3_top/u_ddr_phy_top/mux_addr\(53),
  DI(2) => \gw3_top/u_ddr_phy_top/mux_addr\(39),
  DI(1) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  DI(0) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_2_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n352,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n353,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n354,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n355,
  DI(3) => \gw3_top/u_ddr_phy_top/mux_addr\(54),
  DI(2) => \gw3_top/u_ddr_phy_top/mux_addr\(40),
  DI(1) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  DI(0) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_3_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n368,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n369,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n370,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n371,
  DI(3) => \gw3_top/u_ddr_phy_top/mux_addr\(53),
  DI(2) => \gw3_top/u_ddr_phy_top/mux_addr\(41),
  DI(1) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  DI(0) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_4_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n384,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n385,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n386,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n387,
  DI(3) => \gw3_top/u_ddr_phy_top/mux_bank\(9),
  DI(2) => \gw3_top/u_ddr_phy_top/mux_bank\(6),
  DI(1) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  DI(0) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_5_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n400,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n401,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n402,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n403,
  DI(3) => \gw3_top/u_ddr_phy_top/mux_bank\(10),
  DI(2) => \gw3_top/u_ddr_phy_top/mux_bank\(7),
  DI(1) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  DI(0) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_6_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n416,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n417,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n418,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n419,
  DI(3) => \gw3_top/u_ddr_phy_top/mux_bank\(11),
  DI(2) => \gw3_top/u_ddr_phy_top/mux_bank\(8),
  DI(1) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  DI(0) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_7_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n5,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n6,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n7,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n8,
  DI(3 downto 2) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_wr\(3 downto 2),
  DI(1) => GND_0,
  DI(0) => GND_0,
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_8_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n9,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n10,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n11,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n12,
  DI(3 downto 2) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_rd\(3 downto 2),
  DI(1) => GND_0,
  DI(0) => GND_0,
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_9_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n64,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n65,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n66,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n67,
  DI(3 downto 0) => \gw3_top/u_ddr_phy_top/mux_cs_n\(3 downto 0),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_10_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n80,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n81,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n82,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n83,
  DI(3 downto 2) => \gw3_top/u_ddr_phy_top/mux_ras_n\(3 downto 2),
  DI(1 downto 0) => \gw3_top/u_ddr_phy_top/mux_cs_n\(1 downto 0),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_11_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n96,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n97,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n98,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n99,
  DI(3 downto 2) => \gw3_top/u_ddr_phy_top/mux_cas_n\(3 downto 2),
  DI(1) => \gw3_top/u_ddr_phy_top/mux_cs_n\(1),
  DI(0) => \gw3_top/u_ddr_phy_top/mux_cs_n\(1),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_12_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n112,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n113,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n114,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n115,
  DI(3 downto 2) => \gw3_top/u_ddr_phy_top/mux_we_n\(3 downto 2),
  DI(1 downto 0) => \gw3_top/u_ddr_phy_top/mux_cs_n\(1 downto 0),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_13_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n128,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n129,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n130,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n131,
  DI(3) => \gw3_top/u_ddr_phy_top/mux_cke\(3),
  DI(2) => \gw3_top/u_ddr_phy_top/mux_cke\(3),
  DI(1) => \gw3_top/u_ddr_phy_top/mux_cke\(3),
  DI(0) => \gw3_top/u_ddr_phy_top/mux_cke\(3),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_14_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n144,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n145,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n146,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n147,
  DI(3) => \gw3_top/u_ddr_phy_top/mux_odt\(1),
  DI(2) => \gw3_top/u_ddr_phy_top/mux_odt\(1),
  DI(1) => \gw3_top/u_ddr_phy_top/mux_odt\(1),
  DI(0) => \gw3_top/u_ddr_phy_top/mux_odt\(1),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_15_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n160,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n161,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n162,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n163,
  DI(3) => \gw3_top/u_ddr_phy_top/mux_addr\(42),
  DI(2 downto 1) => \gw3_top/u_ddr_phy_top/mux_addr\(28 downto 27),
  DI(0) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_16_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n176,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n177,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n178,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n179,
  DI(3) => \gw3_top/u_ddr_phy_top/mux_addr\(43),
  DI(2) => \gw3_top/u_ddr_phy_top/mux_addr\(29),
  DI(1) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  DI(0) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_17_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n192,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n193,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n194,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n195,
  DI(3) => \gw3_top/u_ddr_phy_top/mux_addr\(44),
  DI(2) => \gw3_top/u_ddr_phy_top/mux_addr\(30),
  DI(1) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  DI(0) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_18_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n208,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n209,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n210,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n211,
  DI(3) => \gw3_top/u_ddr_phy_top/mux_addr\(45),
  DI(2) => \gw3_top/u_ddr_phy_top/mux_addr\(31),
  DI(1) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  DI(0) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_19_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n224,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n225,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n226,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n227,
  DI(3) => \gw3_top/u_ddr_phy_top/mux_addr\(46),
  DI(2) => \gw3_top/u_ddr_phy_top/mux_addr\(32),
  DI(1) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  DI(0) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_20_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n240,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n241,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n242,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n243,
  DI(3) => \gw3_top/u_ddr_phy_top/mux_addr\(47),
  DI(2) => \gw3_top/u_ddr_phy_top/mux_addr\(33),
  DI(1) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  DI(0) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_21_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n256,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n257,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n258,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n259,
  DI(3) => \gw3_top/u_ddr_phy_top/mux_addr\(48),
  DI(2) => \gw3_top/u_ddr_phy_top/mux_addr\(34),
  DI(1) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  DI(0) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_22_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n272,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n273,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n274,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n275,
  DI(3) => \gw3_top/u_ddr_phy_top/mux_addr\(49),
  DI(2) => \gw3_top/u_ddr_phy_top/mux_addr\(35),
  DI(1) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  DI(0) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_23_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n288,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n289,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n290,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n291,
  DI(3) => \gw3_top/u_ddr_phy_top/mux_addr\(50),
  DI(2) => \gw3_top/u_ddr_phy_top/mux_addr\(36),
  DI(1) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  DI(0) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[16].mem0_cmd_fifo_gen[16].mem0_0_24_s\: RAM16SDP4
port map (
  DO(3) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n304,
  DO(2) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n305,
  DO(1) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n306,
  DO(0) => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_n307,
  DI(3) => \gw3_top/u_ddr_phy_top/mux_addr\(51),
  DI(2) => \gw3_top/u_ddr_phy_top/mux_addr\(37),
  DI(1) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  DI(0) => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  WAD(3) => GND_0,
  WAD(2) => GND_0,
  WAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1 downto 0),
  RAD(3) => GND_0,
  RAD(2) => GND_0,
  RAD(1 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1 downto 0),
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_row_in_tmp[0]_0_0_s\: RAM16S4
port map (
  DO(3) => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER\,
  DO(2) => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_58\,
  DO(1) => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_57\,
  DO(0) => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_56\,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(13 downto 10),
  AD(3) => GND_0,
  AD(2 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(26 downto 24),
  WRE => gw3_top_u_gwmc_top_gw_cmd0_n174,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_row_in_tmp[0]_0_1_s\: RAM16S4
port map (
  DO(3) => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_63\,
  DO(2) => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_62\,
  DO(1) => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_61\,
  DO(0) => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_60\,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(17 downto 14),
  AD(3) => GND_0,
  AD(2 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(26 downto 24),
  WRE => gw3_top_u_gwmc_top_gw_cmd0_n174,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_row_in_tmp[0]_0_2_s\: RAM16S4
port map (
  DO(3) => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_67\,
  DO(2) => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_66\,
  DO(1) => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_65\,
  DO(0) => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_64\,
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(21 downto 18),
  AD(3) => GND_0,
  AD(2 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(26 downto 24),
  WRE => gw3_top_u_gwmc_top_gw_cmd0_n174,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_row_in_tmp[0]_0_3_s\: RAM16S4
port map (
  DO(3) => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_row_in_tmp[0]_0_3_0_DO3\,
  DO(2) => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_row_in_tmp[0]_0_3_0_DO2\,
  DO(1) => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_69\,
  DO(0) => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_68\,
  DI(3) => GND_0,
  DI(2) => GND_0,
  DI(1 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(23 downto 22),
  AD(3) => GND_0,
  AD(2 downto 0) => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(26 downto 24),
  WRE => gw3_top_u_gwmc_top_gw_cmd0_n174,
  CLK => NN);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s27\: DFFCE
port map (
  Q => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL\,
  D => VCC_0,
  CLK => NN,
  CE => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_70\,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s29\: DFFCE
port map (
  Q => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_30\,
  D => VCC_0,
  CLK => NN,
  CE => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_72\,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s31\: DFFCE
port map (
  Q => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_32\,
  D => VCC_0,
  CLK => NN,
  CE => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_74\,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s33\: DFFCE
port map (
  Q => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_34\,
  D => VCC_0,
  CLK => NN,
  CE => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_76\,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s35\: DFFCE
port map (
  Q => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_36\,
  D => VCC_0,
  CLK => NN,
  CE => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_78\,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s37\: DFFCE
port map (
  Q => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_38\,
  D => VCC_0,
  CLK => NN,
  CE => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_80\,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s39\: DFFCE
port map (
  Q => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_40\,
  D => VCC_0,
  CLK => NN,
  CE => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_82\,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s41\: DFFCE
port map (
  Q => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_42\,
  D => VCC_0,
  CLK => NN,
  CE => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_84\,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init\: DFF
port map (
  Q => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init\,
  D => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init_15\,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s2\: DFF
port map (
  Q => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  D => gw3_top_u_gwmc_top_mc_wrdata_dly_0_52,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s4\: DFFCE
port map (
  Q => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  D => VCC_0,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_mc_wrdata_dly_0_52,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s5\: DFFCE
port map (
  Q => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  D => VCC_0,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s8\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(3 downto 0),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(3 downto 0),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s10\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(7 downto 4),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(7 downto 4),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s12\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(11 downto 8),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(11 downto 8),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s14\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(15 downto 12),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(15 downto 12),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s16\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(19 downto 16),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(19 downto 16),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s18\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(23 downto 20),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(23 downto 20),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s20\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(27 downto 24),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(27 downto 24),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s22\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(31 downto 28),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(31 downto 28),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s24\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(35 downto 32),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(35 downto 32),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s26\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(39 downto 36),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(39 downto 36),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s28\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(43 downto 40),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(43 downto 40),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s30\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(47 downto 44),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(47 downto 44),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s32\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(51 downto 48),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(51 downto 48),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s34\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(55 downto 52),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(55 downto 52),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s36\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(59 downto 56),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(59 downto 56),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s38\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(63 downto 60),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(63 downto 60),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s40\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(67 downto 64),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(67 downto 64),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s42\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(71 downto 68),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(71 downto 68),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s44\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(75 downto 72),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(75 downto 72),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s46\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(79 downto 76),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(79 downto 76),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s48\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(83 downto 80),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(83 downto 80),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s50\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(87 downto 84),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(87 downto 84),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s52\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(91 downto 88),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(91 downto 88),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s54\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(95 downto 92),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(95 downto 92),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s56\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(99 downto 96),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(99 downto 96),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s58\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(103 downto 100),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(103 downto 100),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s60\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(107 downto 104),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(107 downto 104),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s62\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(111 downto 108),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(111 downto 108),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s64\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(115 downto 112),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(115 downto 112),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s66\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(119 downto 116),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(119 downto 116),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s68\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(123 downto 120),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(123 downto 120),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s70\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata\(127 downto 124),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_out\(127 downto 124),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg_d_0_s8\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z\(3 downto 0),
  DI(3 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(3 downto 0),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg_d_0_s10\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z\(7 downto 4),
  DI(3 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(7 downto 4),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg_d_0_s12\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z\(11 downto 8),
  DI(3 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(11 downto 8),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg_d_0_s14\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z\(15 downto 12),
  DI(3 downto 0) => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(15 downto 12),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_mask_dly_0_s8\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata_mask_Z\(3 downto 0),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_mask_out\(3 downto 0),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_mask_dly_0_s10\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata_mask_Z\(7 downto 4),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_mask_out\(7 downto 4),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_mask_dly_0_s12\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata_mask_Z\(11 downto 8),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_mask_out\(11 downto 8),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_gwmc_top/mc_wrdata_mask_dly_0_s14\: RAM16S4
port map (
  DO(3 downto 0) => \gw3_top/u_gwmc_top/mc_wrdata_mask_Z\(15 downto 12),
  DI(3 downto 0) => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mc_wrdata_mask_out\(15 downto 12),
  AD(3) => GND_0,
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => gw3_top_u_gwmc_top_mc_wrdata_dly_0,
  WRE => VCC_0,
  CLK => NN);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n137_1_s\: ALU
generic map (
  ALU_MODE => 2
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n137,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n137_1,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\(0),
  I1 => VCC_0,
  I3 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n109_1,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n109);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n136_1_s\: ALU
generic map (
  ALU_MODE => 2
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n136,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n136_1,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\(1),
  I1 => GND_0,
  I3 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n109_1,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n137_1);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n135_1_s\: ALU
generic map (
  ALU_MODE => 2
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n135,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n135_1,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\(2),
  I1 => GND_0,
  I3 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n109_1,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n136_1);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n134_1_s\: ALU
generic map (
  ALU_MODE => 2
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n134,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n134_1,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\(3),
  I1 => GND_0,
  I3 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n109_1,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n135_1);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n133_1_s\: ALU
generic map (
  ALU_MODE => 2
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n133,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n133_1,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\(4),
  I1 => GND_0,
  I3 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n109_1,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n134_1);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n132_1_s\: ALU
generic map (
  ALU_MODE => 2
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n132,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n132_1,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\(5),
  I1 => GND_0,
  I3 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n109_1,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n133_1);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n131_1_s\: ALU
generic map (
  ALU_MODE => 2
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n131,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n131_1,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\(6),
  I1 => GND_0,
  I3 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n109_1,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n132_1);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n130_1_s\: ALU
generic map (
  ALU_MODE => 2
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n130,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n130_1,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_Z\(7),
  I1 => GND_0,
  I3 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n109_1,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n131_1);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n71_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n71,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n71_2,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(0),
  I3 => GND_0,
  CIN => GND_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n70_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n70,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n70_2,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(2),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n71_2);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n69_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n69,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n69_2,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(3),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n70_2);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n68_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n68,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n68_2,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(4),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n69_2);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n67_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n67,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n67_2,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(5),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n68_2);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n66_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n66,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n66_2,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(6),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n67_2);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n65_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n65,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n65_2,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(7),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n66_2);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n252_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n252,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n252_2,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(0),
  I3 => GND_0,
  CIN => GND_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n251_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n251,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n251_2,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(2),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n252_2);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n250_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n250,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n250_2,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(3),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n251_2);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n249_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n249,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n249_2,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(4),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n250_2);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n248_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n248,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n248_2,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(5),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n249_2);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n247_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n247,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n247_2,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(6),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n248_2);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n246_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n246,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n246_2,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(7),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n247_2);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n433_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n433,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n433_2,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(0),
  I3 => GND_0,
  CIN => GND_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n432_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n432,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n432_2,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(2),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n433_2);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n431_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n431,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n431_2,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(3),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n432_2);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n430_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n430,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n430_2,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(4),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n431_2);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n429_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n429,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n429_2,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(5),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n430_2);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n428_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n428,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n428_2,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(6),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n429_2);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n427_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n427,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n427_2,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(7),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n428_2);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n289_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n289,
  COUT => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n289_2,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(0),
  I3 => GND_0,
  CIN => GND_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n288_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n288,
  COUT => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n288_2,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(2),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n289_2);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n287_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n287,
  COUT => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n287_2,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(3),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n288_2);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n286_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n286,
  COUT => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n286_2,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(4),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n287_2);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n285_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n285,
  COUT => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n285_2,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(5),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n286_2);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n284_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n284,
  COUT => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n284_2,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(6),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n285_2);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n283_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n283,
  COUT => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n283_2,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(7),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n284_2);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n501_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n501,
  COUT => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n501_2,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(0),
  I3 => GND_0,
  CIN => GND_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n500_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n500,
  COUT => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n500_2,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(2),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n501_2);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n499_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n499,
  COUT => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n499_2,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(3),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n500_2);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n498_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n498,
  COUT => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n498_2,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(4),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n499_2);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n497_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n497,
  COUT => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n497_2,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(5),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n498_2);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n496_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n496,
  COUT => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n496_2,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(6),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n497_2);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n495_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n495,
  COUT => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n495_2,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(7),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n496_2);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1380_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_ddr_init_n1380,
  COUT => gw3_top_u_ddr_phy_top_u_ddr_init_n1380_2,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(0),
  I3 => GND_0,
  CIN => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1379_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_ddr_init_n1379,
  COUT => gw3_top_u_ddr_phy_top_u_ddr_init_n1379_2,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(2),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_ddr_init_n1380_2);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1378_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_ddr_init_n1378,
  COUT => gw3_top_u_ddr_phy_top_u_ddr_init_n1378_2,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(3),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_ddr_init_n1379_2);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1377_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_ddr_init_n1377,
  COUT => gw3_top_u_ddr_phy_top_u_ddr_init_n1377_2,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(4),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_ddr_init_n1378_2);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1376_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_ddr_init_n1376,
  COUT => gw3_top_u_ddr_phy_top_u_ddr_init_n1376_2,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(5),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_ddr_init_n1377_2);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1375_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_ddr_init_n1375,
  COUT => gw3_top_u_ddr_phy_top_u_ddr_init_n1375_2,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(6),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_ddr_init_n1376_2);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1374_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_ddr_init_n1374,
  COUT => gw3_top_u_ddr_phy_top_u_ddr_init_n1374_2,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(7),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_ddr_init_n1375_2);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1430_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_ddr_init_n1430,
  COUT => gw3_top_u_ddr_phy_top_u_ddr_init_n1430_2,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(9),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(8),
  I3 => GND_0,
  CIN => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1429_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_ddr_init_n1429,
  COUT => gw3_top_u_ddr_phy_top_u_ddr_init_n1429_2,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(10),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_ddr_init_n1430_2);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1428_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_ddr_init_n1428,
  COUT => gw3_top_u_ddr_phy_top_u_ddr_init_n1428_2,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(11),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_ddr_init_n1429_2);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1427_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_ddr_init_n1427,
  COUT => gw3_top_u_ddr_phy_top_u_ddr_init_n1427_2,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(12),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_ddr_init_n1428_2);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1426_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_ddr_init_n1426,
  COUT => gw3_top_u_ddr_phy_top_u_ddr_init_n1426_2,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(13),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_ddr_init_n1427_2);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1425_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_ddr_init_n1425,
  COUT => gw3_top_u_ddr_phy_top_u_ddr_init_n1425_2,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(14),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_ddr_init_n1426_2);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1424_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_ddr_init_n1424,
  COUT => gw3_top_u_ddr_phy_top_u_ddr_init_n1424_2,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(15),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_ddr_init_n1425_2);
\gw3_top/u_gwmc_top/gw_cmd0/n31_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n31,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n31_3,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(0),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(0),
  I3 => GND_0,
  CIN => VCC_0);
\gw3_top/u_gwmc_top/gw_cmd0/n30_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n30,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n30_3,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(1),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(1),
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_cmd0_n31_3);
\gw3_top/u_gwmc_top/gw_cmd0/n29_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n29,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n29_3,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(2),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(2),
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_cmd0_n30_3);
\gw3_top/u_gwmc_top/gw_cmd0/n28_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n28,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n28_3,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(3),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(3),
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_cmd0_n29_3);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub_0_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub\(0),
  COUT => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_0,
  I0 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_0,
  I1 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_rbin_next_0,
  I3 => GND_0,
  CIN => VCC_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub_1_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub\(1),
  COUT => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_1,
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(1),
  I1 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(1),
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub_2_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub\(2),
  COUT => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_2,
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(2),
  I1 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(2),
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_1);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub_3_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub\(3),
  COUT => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_3,
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(3),
  I1 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(3),
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_2);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub_4_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub\(4),
  COUT => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_4,
  I0 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n641,
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wcnt_sub_3);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n39_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n39,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n39_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(2),
  I1 => VCC_0,
  I3 => GND_0,
  CIN => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(1));
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n38_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n38,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n38_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(3),
  I1 => GND_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n39_3);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n37_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n37,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n37_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(4),
  I1 => VCC_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n38_3);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n36_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n36,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n36_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(5),
  I1 => VCC_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n37_3);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n35_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n35,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n35_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(6),
  I1 => VCC_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n36_3);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n34_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n34,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n34_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(7),
  I1 => VCC_0,
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n35_3);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n195_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n195,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n195_3,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(0),
  I1 => \gw3_top/u_ddr_phy_top/dll_step\(0),
  I3 => GND_0,
  CIN => VCC_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n194_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n194,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n194_3,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(1),
  I1 => \gw3_top/u_ddr_phy_top/dll_step\(1),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n195_3);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n193_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n193,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n193_3,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(2),
  I1 => \gw3_top/u_ddr_phy_top/dll_step\(2),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n194_3);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n192_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n192,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n192_3,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(3),
  I1 => \gw3_top/u_ddr_phy_top/dll_step\(3),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n193_3);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n191_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n191,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n191_3,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(4),
  I1 => \gw3_top/u_ddr_phy_top/dll_step\(4),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n192_3);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n190_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n190,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n190_3,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(5),
  I1 => \gw3_top/u_ddr_phy_top/dll_step\(5),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n191_3);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n189_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n189,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n189_3,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(6),
  I1 => \gw3_top/u_ddr_phy_top/dll_step\(6),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n190_3);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n188_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n188,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n188_3,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(7),
  I1 => \gw3_top/u_ddr_phy_top/dll_step\(7),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n189_3);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n212_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n212,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n212_3,
  I0 => \gw3_top/u_ddr_phy_top/dll_step\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(0),
  I3 => GND_0,
  CIN => VCC_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n211_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n211,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n211_3,
  I0 => \gw3_top/u_ddr_phy_top/dll_step\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(1),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n212_3);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n210_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n210,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n210_3,
  I0 => \gw3_top/u_ddr_phy_top/dll_step\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(2),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n211_3);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n209_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n209,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n209_3,
  I0 => \gw3_top/u_ddr_phy_top/dll_step\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(3),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n210_3);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n208_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n208,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n208_3,
  I0 => \gw3_top/u_ddr_phy_top/dll_step\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(4),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n209_3);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n207_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n207,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n207_3,
  I0 => \gw3_top/u_ddr_phy_top/dll_step\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(5),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n208_3);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n206_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n206,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n206_3,
  I0 => \gw3_top/u_ddr_phy_top/dll_step\(6),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(6),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n207_3);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n205_s\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n205,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n205_3,
  I0 => \gw3_top/u_ddr_phy_top/dll_step\(7),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(7),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n206_3);
\gw3_top/u_eye_calib/col1_3_s1\: DFFCE
port map (
  Q => \gw3_top/u_eye_calib/eye_app_addr\(6),
  D => gw3_top_u_eye_calib_n4099,
  CLK => NN,
  CE => gw3_top_u_eye_calib_col1_3,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/col1_2_s1\: DFFCE
port map (
  Q => \gw3_top/u_eye_calib/eye_app_addr\(5),
  D => gw3_top_u_eye_calib_n4100_11,
  CLK => NN,
  CE => gw3_top_u_eye_calib_col1_3,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/col1_1_s1\: DFFCE
port map (
  Q => \gw3_top/u_eye_calib/eye_app_addr\(4),
  D => gw3_top_u_eye_calib_n4101,
  CLK => NN,
  CE => gw3_top_u_eye_calib_col1_3,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/col1_0_s1\: DFFCE
port map (
  Q => \gw3_top/u_eye_calib/eye_app_addr\(3),
  D => gw3_top_u_eye_calib_n4102,
  CLK => NN,
  CE => gw3_top_u_eye_calib_col1_3,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/eye_calib_error_0_s1\: DFFCE
port map (
  Q => \gw3_top/u_eye_calib/eye_calib_error_Z\(0),
  D => gw3_top_u_eye_calib_n5324_9,
  CLK => NN,
  CE => gw3_top_u_eye_calib_n4768,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/eye_calib_error_1_s1\: DFFCE
port map (
  Q => \gw3_top/u_eye_calib/eye_calib_error_Z\(1),
  D => gw3_top_u_eye_calib_n5324_9,
  CLK => NN,
  CE => gw3_top_u_eye_calib_n5324,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/c_s.LEFT_EDGE_MOVE_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.LEFT_EDGE_MOVE\,
  D => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n_s.LEFT_EDGE_MOVE\,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.LEFT_EDGE_MOVE_10\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/c_s.RIGHT_MOVE_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.RIGHT_MOVE\,
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n93,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.RIGHT_MOVE_8\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/c_s.CENTER_POSITION_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.CENTER_POSITION\,
  D => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n_s.CENTER_POSITION\,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.CENTER_POSITION_8\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/c_s.EYE_CALIB_STOP_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.EYE_CALIB_STOP\,
  D => VCC_0,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n_s.EYE_CALIB_STOP\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/c_s.IDLE_s1\: DFFPE
generic map (
  INIT => '1'
)
port map (
  Q => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.IDLE\,
  D => GND_0,
  CLK => NN,
  CE => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_rmove_left_flag_r,
  PRESET => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/c_s.REQ_UPDATA_DQS_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.REQ_UPDATA_DQS\,
  D => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n_s.REQ_UPDATA_DQS\,
  CLK => NN,
  CE => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.REQ_UPDATA_DQS_8\,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/c_s.IDLE_s1\: DFFPE
generic map (
  INIT => '1'
)
port map (
  Q => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.IDLE\,
  D => GND_0,
  CLK => NN,
  CE => gw3_top_u_gwmc_top_gwmc_timing_ctrl_init_complete_r,
  PRESET => NN_0);
\gw3_top/u_eye_calib/c_s.WR_CONTI_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top_u_eye_calib_c_s.WR_CONTI\,
  D => \gw3_top_u_eye_calib_n_s.WR_CONTI\,
  CLK => NN,
  CE => \gw3_top_u_eye_calib_c_s.WR_CONTI_8\,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/c_s.RD_BURST_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top_u_eye_calib_c_s.RD_BURST\,
  D => \gw3_top_u_eye_calib_n_s.RD_BURST_20\,
  CLK => NN,
  CE => \gw3_top_u_eye_calib_c_s.RD_CONTI_9\,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/c_s.RD_CONTI_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top_u_eye_calib_c_s.RD_CONTI\,
  D => \gw3_top_u_eye_calib_n_s.RD_CONTI\,
  CLK => NN,
  CE => \gw3_top_u_eye_calib_c_s.RD_CONTI_9\,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/c_s.WAIT_RMOVE_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top_u_eye_calib_c_s.WAIT_RMOVE\,
  D => \gw3_top_u_eye_calib_n_s.WAIT_RMOVE\,
  CLK => NN,
  CE => \gw3_top_u_eye_calib_c_s.WAIT_RMOVE_8\,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/c_s.IDLE_s1\: DFFPE
generic map (
  INIT => '1'
)
port map (
  Q => \gw3_top_u_eye_calib_c_s.IDLE\,
  D => GND_0,
  CLK => NN,
  CE => gw3_top_eye_calib_start_r,
  PRESET => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/n18_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n18,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n18_3,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(0),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(0),
  I3 => GND_0,
  CIN => GND_0);
\gw3_top/u_gwmc_top/gw_cmd0/n19_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n19,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n19_3,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(1),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(1),
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_cmd0_n18_3);
\gw3_top/u_gwmc_top/gw_cmd0/n20_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n20,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n20_3,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(2),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(2),
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_cmd0_n19_3);
\gw3_top/u_gwmc_top/gw_cmd0/n21_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n21,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n21_3,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(3),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(3),
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_cmd0_n20_3);
\gw3_top/u_gwmc_top/gw_cmd0/n442_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n442,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n442_3,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(24),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/bank_in_tmp\(0),
  I3 => GND_0,
  CIN => GND_0);
\gw3_top/u_gwmc_top/gw_cmd0/n443_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n443,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n443_3,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(25),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/bank_in_tmp\(1),
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_cmd0_n442_3);
\gw3_top/u_gwmc_top/gw_cmd0/n444_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n444,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n446,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(26),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/bank_in_tmp\(2),
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_cmd0_n443_3);
\gw3_top/u_gwmc_top/gw_cmd0/n463_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n463,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n463_3,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(10),
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_29\,
  I3 => GND_0,
  CIN => GND_0);
\gw3_top/u_gwmc_top/gw_cmd0/n464_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n464,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n464_3,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(11),
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_31\,
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_cmd0_n463_3);
\gw3_top/u_gwmc_top/gw_cmd0/n465_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n465,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n465_3,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(12),
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_33\,
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_cmd0_n464_3);
\gw3_top/u_gwmc_top/gw_cmd0/n466_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n466,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n466_3,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(13),
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_35\,
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_cmd0_n465_3);
\gw3_top/u_gwmc_top/gw_cmd0/n467_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n467,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n467_3,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(14),
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_37\,
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_cmd0_n466_3);
\gw3_top/u_gwmc_top/gw_cmd0/n468_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n468,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n468_3,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(15),
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_39\,
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_cmd0_n467_3);
\gw3_top/u_gwmc_top/gw_cmd0/n469_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n469,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n469_3,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(16),
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_41\,
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_cmd0_n468_3);
\gw3_top/u_gwmc_top/gw_cmd0/n470_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n470,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n470_3,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(17),
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_43\,
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_cmd0_n469_3);
\gw3_top/u_gwmc_top/gw_cmd0/n471_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n471,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n471_3,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(18),
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_45\,
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_cmd0_n470_3);
\gw3_top/u_gwmc_top/gw_cmd0/n472_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n472,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n472_3,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(19),
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_47\,
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_cmd0_n471_3);
\gw3_top/u_gwmc_top/gw_cmd0/n473_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n473,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n473_3,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(20),
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_49\,
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_cmd0_n472_3);
\gw3_top/u_gwmc_top/gw_cmd0/n474_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n474,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n474_3,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(21),
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_51\,
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_cmd0_n473_3);
\gw3_top/u_gwmc_top/gw_cmd0/n475_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n475,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n475_3,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(22),
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_53\,
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_cmd0_n474_3);
\gw3_top/u_gwmc_top/gw_cmd0/n476_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_cmd0_n476,
  COUT => gw3_top_u_gwmc_top_gw_cmd0_n478,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(23),
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_55\,
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_cmd0_n475_3);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/n652_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n652,
  COUT => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n652_3,
  I0 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_rbin_next_0,
  I1 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_0,
  I3 => GND_0,
  CIN => GND_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/n653_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n653,
  COUT => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n653_3,
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(1),
  I1 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(1),
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n652_3);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/n654_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n654,
  COUT => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n654_3,
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(2),
  I1 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(2),
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n653_3);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/n655_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n655,
  COUT => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n655_3,
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(3),
  I1 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(3),
  I3 => GND_0,
  CIN => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n654_3);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/n45_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n45\,
  COUT => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n45_3\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rgraynext\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr\(0),
  I3 => GND_0,
  CIN => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/n46_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n46\,
  COUT => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n46_3\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rgraynext\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr\(1),
  I3 => GND_0,
  CIN => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n45_3\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/n47_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n47\,
  COUT => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n47_3\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rgraynext\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr\(2),
  I3 => GND_0,
  CIN => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n46_3\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/n48_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n48\,
  COUT => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n48_3\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rgraynext\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr\(3),
  I3 => GND_0,
  CIN => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n47_3\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/n49_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n49\,
  COUT => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n49_3\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rgraynext\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr\(4),
  I3 => GND_0,
  CIN => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n48_3\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/n45_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n45\,
  COUT => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n45_3\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rgraynext\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr\(0),
  I3 => GND_0,
  CIN => GND_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/n46_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n46\,
  COUT => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n46_3\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rgraynext\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr\(1),
  I3 => GND_0,
  CIN => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n45_3\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/n47_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n47\,
  COUT => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n47_3\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rgraynext\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr\(2),
  I3 => GND_0,
  CIN => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n46_3\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/n48_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n48\,
  COUT => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n48_3\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rgraynext\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr\(3),
  I3 => GND_0,
  CIN => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n47_3\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/n49_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n49\,
  COUT => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n49_3\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rgraynext\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr\(4),
  I3 => GND_0,
  CIN => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n48_3\);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n52_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n52,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n52_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(0),
  I3 => GND_0,
  CIN => GND_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n53_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n53,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n53_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(1),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n52_3);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n54_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n54,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n54_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(2),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n53_3);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n55_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n55,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n55_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(3),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n54_3);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n56_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n56,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n56_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(4),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n55_3);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n57_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n57,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n57_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(5),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n56_3);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n58_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n58,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n58_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(6),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(6),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n57_3);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n59_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n59,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n60,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(7),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(7),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n58_3);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n52_s1\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n52_4,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n52_5,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(0),
  I3 => GND_0,
  CIN => GND_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n53_s1\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n53_4,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n53_5,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(1),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n52_5);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n54_s1\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n54_4,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n54_5,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(2),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n53_5);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n55_s1\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n55_4,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n55_5,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(3),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n54_5);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n56_s1\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n56_4,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n56_5,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(4),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n55_5);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n57_s1\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n57_4,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n57_5,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(5),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n56_5);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n58_s1\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n58_4,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n58_5,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(6),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(6),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n57_5);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n273_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n273,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n273_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(0),
  I3 => GND_0,
  CIN => GND_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n274_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n274,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n274_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop\(1),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n273_3);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n275_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n275,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n275_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop\(2),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n274_3);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n276_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n276,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n276_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop\(3),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n275_3);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n277_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n277,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n277_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop\(4),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n276_3);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n278_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n278,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n278_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop\(5),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n277_3);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n279_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n279,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n279_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(6),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop\(6),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n278_3);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n454_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n454,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n454_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(0),
  I3 => GND_0,
  CIN => GND_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n455_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n455,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n455_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop\(1),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n454_3);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n456_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n456,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n456_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop\(2),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n455_3);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n457_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n457,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n457_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop\(3),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n456_3);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n458_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n458,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n458_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop\(4),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n457_3);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n459_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n459,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n459_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop\(5),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n458_3);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n460_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n460,
  COUT => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n460_3,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(6),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop\(6),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n459_3);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n353_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n353,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n353_3,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(0),
  I3 => GND_0,
  CIN => GND_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n354_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n354,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n354_3,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(1),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n353_3);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n355_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n355,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n355_3,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(2),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n354_3);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n356_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n356,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n356_3,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(3),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n355_3);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n357_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n357,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n357_3,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(4),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n356_3);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n358_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n358,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n358_3,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(5),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n357_3);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n359_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n359,
  COUT => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n359_3,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(6),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(6),
  I3 => GND_0,
  CIN => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n358_3);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s79\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_59\,
  I0 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL\,
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_30\,
  I2 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(24));
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s80\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_60\,
  I0 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_32\,
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_34\,
  I2 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(24));
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s81\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_61\,
  I0 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_36\,
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_38\,
  I2 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(24));
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s82\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_62\,
  I0 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_40\,
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_42\,
  I2 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(24));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n255_s24\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n255,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted\(1),
  I2 => \gw3_top/u_gwmc_top/gw_cmd0/bank\(0));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n255_s25\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n255_21,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted\(2),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted\(3),
  I2 => \gw3_top/u_gwmc_top/gw_cmd0/bank\(0));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n255_s26\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n255_22,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted\(4),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted\(5),
  I2 => \gw3_top/u_gwmc_top/gw_cmd0/bank\(0));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n255_s27\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n255_23,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted\(6),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted\(7),
  I2 => \gw3_top/u_gwmc_top/gw_cmd0/bank\(0));
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s77\: MUX2_LUT5
port map (
  O => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_64\,
  I0 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_59\,
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_60\,
  S0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(25));
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s78\: MUX2_LUT5
port map (
  O => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_66\,
  I0 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_61\,
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_62\,
  S0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(25));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n255_s22\: MUX2_LUT5
port map (
  O => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n255_25,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n255,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n255_21,
  S0 => \gw3_top/u_gwmc_top/gw_cmd0/bank\(1));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n255_s23\: MUX2_LUT5
port map (
  O => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n255_27,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n255_22,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n255_23,
  S0 => \gw3_top/u_gwmc_top/gw_cmd0/bank\(1));
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s64\: MUX2_LUT6
port map (
  O => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init_16\,
  I0 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_64\,
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_66\,
  S0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(26));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n255_s21\: MUX2_LUT6
port map (
  O => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n255_29,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n255_25,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n255_27,
  S0 => \gw3_top/u_gwmc_top/gw_cmd0/bank\(2));
\gw3_top/u_eye_calib/n4765_s15\: MUX2_LUT7
port map (
  O => gw3_top_u_eye_calib_n4765,
  I0 => gw3_top_u_eye_calib_n4765_23,
  I1 => gw3_top_u_eye_calib_n4765_25,
  S0 => \gw3_top/u_eye_calib/cnt_r\(2));
\gw3_top/u_eye_calib/n4765_s22\: MUX2_LUT6
port map (
  O => gw3_top_u_eye_calib_n4765_23,
  I0 => gw3_top_u_eye_calib_n4765_27,
  I1 => gw3_top_u_eye_calib_n4765_29,
  S0 => \gw3_top/u_eye_calib/cnt_r\(1));
\gw3_top/u_eye_calib/n4765_s23\: MUX2_LUT6
port map (
  O => gw3_top_u_eye_calib_n4765_25,
  I0 => gw3_top_u_eye_calib_n4765_31,
  I1 => gw3_top_u_eye_calib_n4765_33,
  S0 => \gw3_top/u_eye_calib/cnt_r\(1));
\gw3_top/u_eye_calib/n4765_s24\: MUX2_LUT5
port map (
  O => gw3_top_u_eye_calib_n4765_27,
  I0 => gw3_top_u_eye_calib_n4301,
  I1 => gw3_top_u_eye_calib_n4367,
  S0 => \gw3_top/u_eye_calib/cnt_r\(0));
\gw3_top/u_eye_calib/n4765_s25\: MUX2_LUT5
port map (
  O => gw3_top_u_eye_calib_n4765_29,
  I0 => gw3_top_u_eye_calib_n4433,
  I1 => gw3_top_u_eye_calib_n4499_47,
  S0 => \gw3_top/u_eye_calib/cnt_r\(0));
\gw3_top/u_eye_calib/n4765_s26\: MUX2_LUT5
port map (
  O => gw3_top_u_eye_calib_n4765_31,
  I0 => gw3_top_u_eye_calib_n4565_44,
  I1 => gw3_top_u_eye_calib_n4631,
  S0 => \gw3_top/u_eye_calib/cnt_r\(0));
\gw3_top/u_eye_calib/n4765_s27\: MUX2_LUT5
port map (
  O => gw3_top_u_eye_calib_n4765_33,
  I0 => gw3_top_u_eye_calib_n4697,
  I1 => gw3_top_u_eye_calib_n4763,
  S0 => \gw3_top/u_eye_calib/cnt_r\(0));
\gw3_top/u_eye_calib/n5321_s15\: MUX2_LUT7
port map (
  O => gw3_top_u_eye_calib_n5321,
  I0 => gw3_top_u_eye_calib_n5321_23,
  I1 => gw3_top_u_eye_calib_n5321_25,
  S0 => \gw3_top/u_eye_calib/cnt_r\(2));
\gw3_top/u_eye_calib/n5321_s22\: MUX2_LUT6
port map (
  O => gw3_top_u_eye_calib_n5321_23,
  I0 => gw3_top_u_eye_calib_n5321_27,
  I1 => gw3_top_u_eye_calib_n5321_29,
  S0 => \gw3_top/u_eye_calib/cnt_r\(1));
\gw3_top/u_eye_calib/n5321_s23\: MUX2_LUT6
port map (
  O => gw3_top_u_eye_calib_n5321_25,
  I0 => gw3_top_u_eye_calib_n5321_31,
  I1 => gw3_top_u_eye_calib_n5321_33,
  S0 => \gw3_top/u_eye_calib/cnt_r\(1));
\gw3_top/u_eye_calib/n5321_s24\: MUX2_LUT5
port map (
  O => gw3_top_u_eye_calib_n5321_27,
  I0 => gw3_top_u_eye_calib_n4857,
  I1 => gw3_top_u_eye_calib_n4923,
  S0 => \gw3_top/u_eye_calib/cnt_r\(0));
\gw3_top/u_eye_calib/n5321_s25\: MUX2_LUT5
port map (
  O => gw3_top_u_eye_calib_n5321_29,
  I0 => gw3_top_u_eye_calib_n4989,
  I1 => gw3_top_u_eye_calib_n5055_45,
  S0 => \gw3_top/u_eye_calib/cnt_r\(0));
\gw3_top/u_eye_calib/n5321_s26\: MUX2_LUT5
port map (
  O => gw3_top_u_eye_calib_n5321_31,
  I0 => gw3_top_u_eye_calib_n5121,
  I1 => gw3_top_u_eye_calib_n5187,
  S0 => \gw3_top/u_eye_calib/cnt_r\(0));
\gw3_top/u_eye_calib/n5321_s27\: MUX2_LUT5
port map (
  O => gw3_top_u_eye_calib_n5321_33,
  I0 => gw3_top_u_eye_calib_n5253,
  I1 => gw3_top_u_eye_calib_n5319,
  S0 => \gw3_top/u_eye_calib/cnt_r\(0));
\gw3_top/n7_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => gw3_top_n7,
  I0 => gw3_top_u_eye_calib_n5507,
  I1 => cmd_en,
  I2 => gw3_top_eye_calib_start_r);
\gw3_top/n10_s0\: LUT4
generic map (
  INIT => X"11F0"
)
port map (
  F => gw3_top_n10,
  I0 => \gw3_top_u_eye_calib_c_s.WR_BURST\,
  I1 => \gw3_top_u_eye_calib_c_s.WR_CONTI\,
  I2 => cmd(0),
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n26_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_n26,
  I0 => addr(12),
  I1 => \gw3_top/u_eye_calib/eye_app_addr\(12),
  I2 => gw3_top_eye_calib_start_r);
\gw3_top/n27_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_n27,
  I0 => addr(11),
  I1 => \gw3_top/u_eye_calib/eye_app_addr\(11),
  I2 => gw3_top_eye_calib_start_r);
\gw3_top/n28_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_n28,
  I0 => addr(10),
  I1 => \gw3_top/u_eye_calib/eye_app_addr\(10),
  I2 => gw3_top_eye_calib_start_r);
\gw3_top/n32_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_n32,
  I0 => addr(6),
  I1 => \gw3_top/u_eye_calib/eye_app_addr\(6),
  I2 => gw3_top_eye_calib_start_r);
\gw3_top/n33_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_n33,
  I0 => addr(5),
  I1 => \gw3_top/u_eye_calib/eye_app_addr\(5),
  I2 => gw3_top_eye_calib_start_r);
\gw3_top/n34_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_n34,
  I0 => addr(4),
  I1 => \gw3_top/u_eye_calib/eye_app_addr\(4),
  I2 => gw3_top_eye_calib_start_r);
\gw3_top/n35_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_n35,
  I0 => addr(3),
  I1 => \gw3_top/u_eye_calib/eye_app_addr\(3),
  I2 => gw3_top_eye_calib_start_r);
\gw3_top/n39_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_n39,
  I0 => wr_data_en,
  I1 => gw3_top_n39_4,
  I2 => gw3_top_eye_calib_start_r);
\gw3_top/n40_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_n40,
  I0 => wr_data_end,
  I1 => gw3_top_n39_4,
  I2 => gw3_top_eye_calib_start_r);
\gw3_top/n41_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n41,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(127),
  I2 => gw3_top_n41_4);
\gw3_top/n42_s0\: LUT3
generic map (
  INIT => X"0E"
)
port map (
  F => gw3_top_n42,
  I0 => wr_data(126),
  I1 => gw3_top_eye_calib_start_r,
  I2 => gw3_top_n42_4);
\gw3_top/n43_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n43,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(125),
  I2 => gw3_top_n43_4);
\gw3_top/n44_s0\: LUT3
generic map (
  INIT => X"0E"
)
port map (
  F => gw3_top_n44,
  I0 => wr_data(124),
  I1 => gw3_top_eye_calib_start_r,
  I2 => gw3_top_n44_4);
\gw3_top/n45_s0\: LUT4
generic map (
  INIT => X"FCFA"
)
port map (
  F => gw3_top_n45,
  I0 => wr_data(123),
  I1 => gw3_top_n45_4,
  I2 => gw3_top_n43_4,
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n46_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n46,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(122),
  I2 => gw3_top_n43_4);
\gw3_top/n47_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n47,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(121),
  I2 => gw3_top_n43_4);
\gw3_top/n48_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_n48,
  I0 => wr_data(120),
  I1 => gw3_top_n48_4,
  I2 => gw3_top_eye_calib_start_r);
\gw3_top/n49_s0\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => gw3_top_n49,
  I0 => wr_data(119),
  I1 => gw3_top_n49_4,
  I2 => gw3_top_eye_calib_start_r);
\gw3_top/n50_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n50,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(118),
  I2 => gw3_top_n43_4);
\gw3_top/n51_s0\: LUT4
generic map (
  INIT => X"3CAA"
)
port map (
  F => gw3_top_n51,
  I0 => wr_data(117),
  I1 => \gw3_top/u_eye_calib/cnt\(2),
  I2 => gw3_top_u_eye_calib_n4162,
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n52_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n52,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(116),
  I2 => gw3_top_n43_4);
\gw3_top/n53_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n53,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(115),
  I2 => gw3_top_n41_4);
\gw3_top/n54_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n54,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(114),
  I2 => gw3_top_n43_4);
\gw3_top/n55_s0\: LUT3
generic map (
  INIT => X"0E"
)
port map (
  F => gw3_top_n55,
  I0 => wr_data(113),
  I1 => gw3_top_eye_calib_start_r,
  I2 => gw3_top_n44_4);
\gw3_top/n56_s0\: LUT3
generic map (
  INIT => X"0E"
)
port map (
  F => gw3_top_n56,
  I0 => wr_data(112),
  I1 => gw3_top_eye_calib_start_r,
  I2 => gw3_top_n56_4);
\gw3_top/n57_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n57,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(111),
  I2 => gw3_top_n57_4);
\gw3_top/n58_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n58,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(110),
  I2 => gw3_top_n58_6);
\gw3_top/n59_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n59,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(109),
  I2 => gw3_top_n59_4);
\gw3_top/n60_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n60,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(108),
  I2 => gw3_top_n60_4);
\gw3_top/n61_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n61,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(107),
  I2 => gw3_top_n57_4);
\gw3_top/n62_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n62,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(106),
  I2 => gw3_top_n62_6);
\gw3_top/n63_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n63,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(105),
  I2 => gw3_top_n63_6);
\gw3_top/n64_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n64,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(104),
  I2 => gw3_top_n59_4);
\gw3_top/n65_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n65,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(103),
  I2 => gw3_top_n57_4);
\gw3_top/n66_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n66,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(102),
  I2 => gw3_top_n60_4);
\gw3_top/n67_s0\: LUT3
generic map (
  INIT => X"0E"
)
port map (
  F => gw3_top_n67,
  I0 => wr_data(101),
  I1 => gw3_top_eye_calib_start_r,
  I2 => gw3_top_n67_6);
\gw3_top/n68_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n68,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(100),
  I2 => gw3_top_n62_6);
\gw3_top/n69_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_n69,
  I0 => wr_data(99),
  I1 => \gw3_top/u_eye_calib/cnt\(1),
  I2 => gw3_top_eye_calib_start_r);
\gw3_top/n70_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n70,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(98),
  I2 => gw3_top_n59_4);
\gw3_top/n71_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n71,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(97),
  I2 => gw3_top_n58_6);
\gw3_top/n72_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n72,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(96),
  I2 => gw3_top_n58_6);
\gw3_top/n73_s0\: LUT4
generic map (
  INIT => X"F3FA"
)
port map (
  F => gw3_top_n73,
  I0 => wr_data(95),
  I1 => \gw3_top/u_eye_calib/cnt\(0),
  I2 => gw3_top_n73_4,
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n75_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n75,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(93),
  I2 => gw3_top_n73_4);
\gw3_top/n76_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n76,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(92),
  I2 => gw3_top_n67_6);
\gw3_top/n77_s0\: LUT4
generic map (
  INIT => X"F3FA"
)
port map (
  F => gw3_top_n77,
  I0 => wr_data(91),
  I1 => \gw3_top/u_eye_calib/cnt\(0),
  I2 => gw3_top_n73_4,
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n78_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n78,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(90),
  I2 => gw3_top_n67_6);
\gw3_top/n79_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n79,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(89),
  I2 => gw3_top_n73_4);
\gw3_top/n80_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n80,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(88),
  I2 => gw3_top_n67_6);
\gw3_top/n81_s0\: LUT4
generic map (
  INIT => X"F3FA"
)
port map (
  F => gw3_top_n81,
  I0 => wr_data(87),
  I1 => \gw3_top/u_eye_calib/cnt\(0),
  I2 => gw3_top_n73_4,
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n82_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n82,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(86),
  I2 => gw3_top_n67_6);
\gw3_top/n83_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n83,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(85),
  I2 => gw3_top_n83_4);
\gw3_top/n84_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n84,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(84),
  I2 => gw3_top_n84_6);
\gw3_top/n85_s0\: LUT4
generic map (
  INIT => X"F3FA"
)
port map (
  F => gw3_top_n85,
  I0 => wr_data(83),
  I1 => \gw3_top/u_eye_calib/cnt\(0),
  I2 => gw3_top_n73_4,
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n86_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n86,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(82),
  I2 => gw3_top_n67_6);
\gw3_top/n87_s0\: LUT3
generic map (
  INIT => X"0E"
)
port map (
  F => gw3_top_n87,
  I0 => wr_data(81),
  I1 => gw3_top_eye_calib_start_r,
  I2 => gw3_top_n58_6);
\gw3_top/n88_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n88,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(80),
  I2 => gw3_top_n84_6);
\gw3_top/n89_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n89,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(79),
  I2 => gw3_top_n57_4);
\gw3_top/n90_s0\: LUT3
generic map (
  INIT => X"0E"
)
port map (
  F => gw3_top_n90,
  I0 => wr_data(78),
  I1 => gw3_top_eye_calib_start_r,
  I2 => gw3_top_n84_6);
\gw3_top/n91_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n91,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(77),
  I2 => gw3_top_n60_4);
\gw3_top/n92_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n92,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(76),
  I2 => gw3_top_n59_4);
\gw3_top/n93_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n93,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(75),
  I2 => gw3_top_n93_4);
\gw3_top/n94_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n94,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(74),
  I2 => gw3_top_n59_4);
\gw3_top/n95_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n95,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(73),
  I2 => gw3_top_n63_6);
\gw3_top/n96_s0\: LUT3
generic map (
  INIT => X"0E"
)
port map (
  F => gw3_top_n96,
  I0 => wr_data(72),
  I1 => gw3_top_eye_calib_start_r,
  I2 => gw3_top_n84_6);
\gw3_top/n97_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n97,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(71),
  I2 => gw3_top_n97_4);
\gw3_top/n98_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n98,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(70),
  I2 => gw3_top_n58_6);
\gw3_top/n100_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n100,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(68),
  I2 => gw3_top_n100_6);
\gw3_top/n101_s0\: LUT4
generic map (
  INIT => X"4F44"
)
port map (
  F => gw3_top_n101,
  I0 => gw3_top_n45_4,
  I1 => gw3_top_n59_4,
  I2 => gw3_top_eye_calib_start_r,
  I3 => wr_data(67));
\gw3_top/n102_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n102,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(66),
  I2 => gw3_top_n62_6);
\gw3_top/n103_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n103,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(65),
  I2 => gw3_top_n62_6);
\gw3_top/n105_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n105,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(63),
  I2 => gw3_top_n41_4);
\gw3_top/n106_s0\: LUT3
generic map (
  INIT => X"0E"
)
port map (
  F => gw3_top_n106,
  I0 => wr_data(62),
  I1 => gw3_top_eye_calib_start_r,
  I2 => gw3_top_n42_4);
\gw3_top/n107_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n107,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(61),
  I2 => gw3_top_n43_4);
\gw3_top/n108_s0\: LUT3
generic map (
  INIT => X"0E"
)
port map (
  F => gw3_top_n108,
  I0 => wr_data(60),
  I1 => gw3_top_eye_calib_start_r,
  I2 => gw3_top_n44_4);
\gw3_top/n109_s0\: LUT4
generic map (
  INIT => X"FCFA"
)
port map (
  F => gw3_top_n109,
  I0 => wr_data(59),
  I1 => gw3_top_n45_4,
  I2 => gw3_top_n43_4,
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n110_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n110,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(58),
  I2 => gw3_top_n43_4);
\gw3_top/n111_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n111,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(57),
  I2 => gw3_top_n43_4);
\gw3_top/n112_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_n112,
  I0 => wr_data(56),
  I1 => gw3_top_n48_4,
  I2 => gw3_top_eye_calib_start_r);
\gw3_top/n113_s0\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => gw3_top_n113,
  I0 => wr_data(55),
  I1 => gw3_top_n49_4,
  I2 => gw3_top_eye_calib_start_r);
\gw3_top/n114_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n114,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(54),
  I2 => gw3_top_n43_4);
\gw3_top/n115_s0\: LUT4
generic map (
  INIT => X"3CAA"
)
port map (
  F => gw3_top_n115,
  I0 => wr_data(53),
  I1 => \gw3_top/u_eye_calib/cnt\(2),
  I2 => gw3_top_u_eye_calib_n4162,
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n116_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n116,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(52),
  I2 => gw3_top_n43_4);
\gw3_top/n117_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n117,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(51),
  I2 => gw3_top_n41_4);
\gw3_top/n118_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n118,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(50),
  I2 => gw3_top_n43_4);
\gw3_top/n119_s0\: LUT3
generic map (
  INIT => X"0E"
)
port map (
  F => gw3_top_n119,
  I0 => wr_data(49),
  I1 => gw3_top_eye_calib_start_r,
  I2 => gw3_top_n44_4);
\gw3_top/n120_s0\: LUT3
generic map (
  INIT => X"0E"
)
port map (
  F => gw3_top_n120,
  I0 => wr_data(48),
  I1 => gw3_top_eye_calib_start_r,
  I2 => gw3_top_n56_4);
\gw3_top/n121_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n121,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(47),
  I2 => gw3_top_n57_4);
\gw3_top/n122_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n122,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(46),
  I2 => gw3_top_n58_6);
\gw3_top/n123_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n123,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(45),
  I2 => gw3_top_n59_4);
\gw3_top/n124_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n124,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(44),
  I2 => gw3_top_n60_4);
\gw3_top/n125_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n125,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(43),
  I2 => gw3_top_n57_4);
\gw3_top/n126_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n126,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(42),
  I2 => gw3_top_n62_6);
\gw3_top/n127_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n127,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(41),
  I2 => gw3_top_n63_6);
\gw3_top/n128_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n128,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(40),
  I2 => gw3_top_n59_4);
\gw3_top/n129_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n129,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(39),
  I2 => gw3_top_n57_4);
\gw3_top/n130_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n130,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(38),
  I2 => gw3_top_n60_4);
\gw3_top/n131_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n131,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(37),
  I2 => gw3_top_n100_6);
\gw3_top/n132_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n132,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(36),
  I2 => gw3_top_n62_6);
\gw3_top/n133_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_n133,
  I0 => wr_data(35),
  I1 => \gw3_top/u_eye_calib/cnt\(1),
  I2 => gw3_top_eye_calib_start_r);
\gw3_top/n134_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n134,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(34),
  I2 => gw3_top_n59_4);
\gw3_top/n135_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n135,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(33),
  I2 => gw3_top_n58_6);
\gw3_top/n136_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n136,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(32),
  I2 => gw3_top_n58_6);
\gw3_top/n137_s0\: LUT4
generic map (
  INIT => X"F3FA"
)
port map (
  F => gw3_top_n137,
  I0 => wr_data(31),
  I1 => \gw3_top/u_eye_calib/cnt\(0),
  I2 => gw3_top_n73_4,
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n139_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n139,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(29),
  I2 => gw3_top_n73_4);
\gw3_top/n140_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n140,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(28),
  I2 => gw3_top_n67_6);
\gw3_top/n141_s0\: LUT4
generic map (
  INIT => X"F3FA"
)
port map (
  F => gw3_top_n141,
  I0 => wr_data(27),
  I1 => \gw3_top/u_eye_calib/cnt\(0),
  I2 => gw3_top_n73_4,
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n142_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n142,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(26),
  I2 => gw3_top_n67_6);
\gw3_top/n143_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n143,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(25),
  I2 => gw3_top_n73_4);
\gw3_top/n144_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n144,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(24),
  I2 => gw3_top_n67_6);
\gw3_top/n145_s0\: LUT4
generic map (
  INIT => X"F3FA"
)
port map (
  F => gw3_top_n145,
  I0 => wr_data(23),
  I1 => \gw3_top/u_eye_calib/cnt\(0),
  I2 => gw3_top_n73_4,
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n146_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n146,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(22),
  I2 => gw3_top_n67_6);
\gw3_top/n147_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n147,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(21),
  I2 => gw3_top_n83_4);
\gw3_top/n148_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n148,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(20),
  I2 => gw3_top_n84_6);
\gw3_top/n149_s0\: LUT4
generic map (
  INIT => X"F3FA"
)
port map (
  F => gw3_top_n149,
  I0 => wr_data(19),
  I1 => \gw3_top/u_eye_calib/cnt\(0),
  I2 => gw3_top_n73_4,
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n150_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n150,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(18),
  I2 => gw3_top_n67_6);
\gw3_top/n151_s0\: LUT3
generic map (
  INIT => X"0E"
)
port map (
  F => gw3_top_n151,
  I0 => wr_data(17),
  I1 => gw3_top_eye_calib_start_r,
  I2 => gw3_top_n58_6);
\gw3_top/n152_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n152,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(16),
  I2 => gw3_top_n84_6);
\gw3_top/n153_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n153,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(15),
  I2 => gw3_top_n57_4);
\gw3_top/n154_s0\: LUT3
generic map (
  INIT => X"0E"
)
port map (
  F => gw3_top_n154,
  I0 => wr_data(14),
  I1 => gw3_top_eye_calib_start_r,
  I2 => gw3_top_n84_6);
\gw3_top/n155_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n155,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(13),
  I2 => gw3_top_n60_4);
\gw3_top/n156_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n156,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(12),
  I2 => gw3_top_n59_4);
\gw3_top/n157_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n157,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(11),
  I2 => gw3_top_n93_4);
\gw3_top/n158_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n158,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(10),
  I2 => gw3_top_n59_4);
\gw3_top/n159_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n159,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(9),
  I2 => gw3_top_n63_6);
\gw3_top/n160_s0\: LUT3
generic map (
  INIT => X"0E"
)
port map (
  F => gw3_top_n160,
  I0 => wr_data(8),
  I1 => gw3_top_eye_calib_start_r,
  I2 => gw3_top_n84_6);
\gw3_top/n161_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n161,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(7),
  I2 => gw3_top_n97_4);
\gw3_top/n162_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n162,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(6),
  I2 => gw3_top_n58_6);
\gw3_top/n164_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n164,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(4),
  I2 => gw3_top_n100_6);
\gw3_top/n165_s0\: LUT4
generic map (
  INIT => X"4F44"
)
port map (
  F => gw3_top_n165,
  I0 => gw3_top_n45_4,
  I1 => gw3_top_n59_4,
  I2 => gw3_top_eye_calib_start_r,
  I3 => wr_data(3));
\gw3_top/n166_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n166,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(2),
  I2 => gw3_top_n62_6);
\gw3_top/n167_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => gw3_top_n167,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data(1),
  I2 => gw3_top_n62_6);
\gw3_top/u_gwmc_top/n74_s0\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => gw3_top_u_gwmc_top_n74,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_gwmc_top/gw_cmd0/n39_s1\: LUT2
generic map (
  INIT => X"7"
)
port map (
  F => gw3_top_u_gwmc_top_gw_cmd0_n39,
  I0 => gw3_top_u_gwmc_top_gw_cmd0_full,
  I1 => gw3_top_u_gwmc_top_gw_cmd0_full_r);
\gw3_top/u_gwmc_top/gw_cmd0/n174_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_cmd0_n174,
  I0 => gw3_top_u_gwmc_top_gw_cmd0_wgate,
  I1 => gw3_top_u_gwmc_top_gw_cmd0_app_en_r);
\gw3_top/u_gwmc_top/gw_cmd0/n484_s0\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_gwmc_top_gw_cmd0_n484,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_cmd_r\(0),
  I1 => gw3_top_u_gwmc_top_gw_cmd0_n484_6);
\gw3_top/u_gwmc_top/gw_cmd0/n491_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_cmd0_n491,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_cmd_r\(0),
  I1 => gw3_top_u_gwmc_top_gw_cmd0_n484_6);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1231_s0\: LUT3
generic map (
  INIT => X"0E"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1231,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/cmd_buf_dou\(29),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/cmd_buf_dou\(28),
  I2 => gw3_top_u_gwmc_top_gw_cmd0_cmd_empty_Z);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n885_s0\: LUT3
generic map (
  INIT => X"FE"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n885,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_READ\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_IDLE\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n901_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n901,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_W2R\,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n901_4,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT2RD\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/cmd_accept_w_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_w,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_w_11,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_w_13,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_filter_w);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/cmd_accept_y_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_y,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_w_11,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_y_7,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_filter_r);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/cmd_accept_Z_s\: LUT4
generic map (
  INIT => X"E0FF"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_Z,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_w_13,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_y_7,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_w_11,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_Z_3);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/cmd_accept_ref_Z_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_ref_Z,
  I0 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_refresh_request_Z,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_idle_Z);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1022_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1022,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_REF\,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_act_one_bank);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1330_s0\: LUT4
generic map (
  INIT => X"4F44"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_4,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_9,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_6,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_7);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1347_s0\: LUT4
generic map (
  INIT => X"F8FF"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1347,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_9,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WP2SRE\,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1347_4,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1347_8);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1355_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1355,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SREI\,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_act_one_bank);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1360_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1360,
  I0 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_sre_request_Z,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SREE\);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/n26_s0\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n26,
  I0 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt\(1),
  I2 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_init_complete_r,
  I3 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n26_4);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/n28_s0\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n28,
  I0 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wr_buf_empt,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/n24_s0\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24,
  I0 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_Full,
  I1 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24_4);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wfull_val_s0\: LUT4
generic map (
  INIT => X"9000"
)
port map (
  F => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wfull_val,
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(3),
  I1 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(3),
  I2 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n641,
  I3 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wfull_val_4);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_cs_n_out_2_s\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_cs_n_out\(2),
  I0 => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_ras_n_out\(2),
  I1 => gw3_top_u_gwmc_top_gwmc_rank_ctrl_cs_en2);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_cs_n_out_3_s\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_cs_n_out\(3),
  I0 => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/cmd3\(20),
  I1 => gw3_top_u_gwmc_top_gwmc_rank_ctrl_cs_en3);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_odt_out_0_s\: LUT4
generic map (
  INIT => X"FFF8"
)
port map (
  F => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_odt_out\(0),
  I0 => gw3_top_u_gwmc_top_gw_wr_data0_mc_wrdata_en_out,
  I1 => gw3_top_u_gwmc_top_gwmc_rank_ctrl_cs_en3,
  I2 => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/auxgen.mc_aux_out_r\(0),
  I3 => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/auxgen.mc_aux_out_r_1\(0));
\gw3_top/u_ddr_phy_top/n264_s0\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => gw3_top_u_ddr_phy_top_n264,
  I0 => gw3_top_u_ddr_phy_top_n264_4,
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove\(1),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_init_rmove_start_Z);
\gw3_top/u_ddr_phy_top/n265_s0\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => gw3_top_u_ddr_phy_top_n265,
  I0 => gw3_top_u_ddr_phy_top_n265_4,
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove\(0),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_init_rmove_start_Z);
\gw3_top/u_ddr_phy_top/n267_s0\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => gw3_top_u_ddr_phy_top_n267,
  I0 => gw3_top_u_ddr_phy_top_n267_4,
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rdir\(1),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_init_rmove_start_Z);
\gw3_top/u_ddr_phy_top/n1036_s0\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_n1036,
  I0 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_tus_pulse_rrr,
  I1 => gw3_top_u_ddr_phy_top_n1036_4);
\gw3_top/u_ddr_phy_top/n1053_s0\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => gw3_top_u_ddr_phy_top_n1053,
  I0 => gw3_top_u_ddr_phy_top_ddr_init_st_rrr,
  I1 => gw3_top_u_ddr_phy_top_ddr_init_st_rr,
  I2 => gw3_top_u_ddr_phy_top_dll_lock);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/n66_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n66,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_empty\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_empty\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/wloadn_Z\(1));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/n73_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n73,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_empty\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_empty\(1),
  I2 => gw3_top_eye_calib_start_r);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/n80_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n80,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/wloadn_Z\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_empty\(0));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/n87_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n87,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/wloadn_Z\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_empty\(1));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/n305_s0\: LUT2
generic map (
  INIT => X"7"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n305,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n305_4,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n305_5);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/n315_s0\: LUT2
generic map (
  INIT => X"7"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n315,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n315_4,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n315_5);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/n295_s1\: LUT4
generic map (
  INIT => X"0A0C"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n295\,
  I0 => gw3_top_u_gwmc_top_mc_wrdata_en_Z,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_phy_wrdata_en_Z,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_full,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/invalid_wdata_en_Z_s\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_invalid_wdata_en_Z,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_wr_2_s0\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_wr\(2),
  I0 => \gw3_top/u_gwmc_top/mc_we_n_Z\(2),
  I1 => \gw3_top/u_gwmc_top/mc_cs_n_Z\(2),
  I2 => \gw3_top/u_ddr_phy_top/mux_cas_n\(2),
  I3 => \gw3_top/u_gwmc_top/mc_ras_n_Z\(2));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_rd_2_s0\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_rd\(2),
  I0 => \gw3_top/u_gwmc_top/mc_cs_n_Z\(2),
  I1 => \gw3_top/u_ddr_phy_top/mux_cas_n\(2),
  I2 => \gw3_top/u_gwmc_top/mc_we_n_Z\(2),
  I3 => \gw3_top/u_gwmc_top/mc_ras_n_Z\(2));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/n344_s0\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_n344,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_rd_q_reg\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_rd_q_reg\(3));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/n387_s0\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_n387,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_wr_q_reg\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_wr_q_reg\(2));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/n406_s0\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_n406,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_wr_q\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_wr_q\(3));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wfull_val_s0\: LUT4
generic map (
  INIT => X"000D"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_4,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_5,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_6,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_7);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rgraynext_3_s0\: LUT3
generic map (
  INIT => X"1E"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rgraynext\(3),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(3),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_rgraynext_3\,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(4));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rgraynext_3_s0\: LUT3
generic map (
  INIT => X"1E"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rgraynext\(3),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(8),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_rgraynext_3\,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(9));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_reset_gen_if_wrreset_Z,
  I0 => NN_0,
  I1 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_if_fifo_rst_Z);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n108_s0\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n108,
  I0 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_rr,
  I1 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_r);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n63_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n63,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove\(0),
  I2 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_rr,
  I3 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n60);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n109_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n109,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rdir\(1));
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n171_s0\: LUT4
generic map (
  INIT => X"0F44"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n171,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/read_calib_rmove_rr\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/read_calib_rmove_r\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove\(0),
  I3 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n171_4);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n352_s0\: LUT4
generic map (
  INIT => X"0F44"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n352,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/read_calib_rmove_rr\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/read_calib_rmove_r\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove\(1),
  I3 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n171_4);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n86_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n86,
  I0 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.RIGHT_MOVE\,
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_valid_r\(1));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n93_s0\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n93,
  I0 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.LEFT_EDGE_MOVE\,
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rflag_r\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rflag_r\(1));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n108_s0\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n108,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rmove_rr\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rmove_rr\(0),
  I2 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.RIGHT_MOVE\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n125_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n125,
  I0 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n125_4,
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\(7),
  I2 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n126_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n126,
  I0 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n126_4,
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\(6),
  I2 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n127_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n127,
  I0 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n127_4,
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\(5),
  I2 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n128_s0\: LUT4
generic map (
  INIT => X"AA3C"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n128,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(4),
  I2 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n128_6,
  I3 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n129_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n129,
  I0 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n129_6,
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\(3),
  I2 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n130_s0\: LUT4
generic map (
  INIT => X"AA3C"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n130,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(2),
  I2 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n130_4,
  I3 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n131_s0\: LUT4
generic map (
  INIT => X"AAC3"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n131,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(1),
  I3 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n132_s1\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n132,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\(0),
  I2 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n319_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n319,
  I0 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n319_4,
  I1 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n319_5,
  I2 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n319_6,
  I3 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n319_7);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n337_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n337,
  I0 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n337_4,
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\(7),
  I2 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n338_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n338,
  I0 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n338_4,
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\(6),
  I2 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n339_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n339,
  I0 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n339_4,
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\(5),
  I2 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n340_s0\: LUT4
generic map (
  INIT => X"AA3C"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n340,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(12),
  I2 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n340_6,
  I3 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n341_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n341,
  I0 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n341_6,
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\(3),
  I2 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n342_s0\: LUT4
generic map (
  INIT => X"AA3C"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n342,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(10),
  I2 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n342_4,
  I3 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n343_s0\: LUT4
generic map (
  INIT => X"AAC3"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n343,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(8),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(9),
  I3 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n344_s1\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n344,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(8),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_r\(0),
  I2 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n531_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n531,
  I0 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n531_4,
  I1 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n531_5,
  I2 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n531_6,
  I3 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n531_7);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n129_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n129,
  I0 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.REQ_UPDATA_DLL\,
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n129_4);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n144_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n144,
  I0 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.WAIT_DLL_LOCK\,
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_dll_lock_r);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n147_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n147,
  I0 => \gw3_top/u_ddr_phy_top/dll_step\(7),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(7),
  I2 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n148_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n148,
  I0 => \gw3_top/u_ddr_phy_top/dll_step\(6),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(6),
  I2 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n149_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n149,
  I0 => \gw3_top/u_ddr_phy_top/dll_step\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(5),
  I2 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n150_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n150,
  I0 => \gw3_top/u_ddr_phy_top/dll_step\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(4),
  I2 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n151_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n151,
  I0 => \gw3_top/u_ddr_phy_top/dll_step\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(3),
  I2 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n152_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n152,
  I0 => \gw3_top/u_ddr_phy_top/dll_step\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(2),
  I2 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n153_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n153,
  I0 => \gw3_top/u_ddr_phy_top/dll_step\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(1),
  I2 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n154_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n154,
  I0 => \gw3_top/u_ddr_phy_top/dll_step\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(0),
  I2 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n213_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n213,
  I0 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n188,
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n205,
  I2 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n250);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n214_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n214,
  I0 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n189,
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n206,
  I2 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n250);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n215_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n215,
  I0 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n190,
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n207,
  I2 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n250);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n216_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n216,
  I0 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n191,
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n208,
  I2 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n250);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n217_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n217,
  I0 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n192,
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n209,
  I2 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n250);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n218_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n218,
  I0 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n193,
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n210,
  I2 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n250);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n219_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n219,
  I0 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n194,
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n211,
  I2 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n250);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n220_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n220,
  I0 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n195,
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n212,
  I2 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n250);
\gw3_top/u_ddr_phy_top/u_ddr_init/n86_s0\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n86,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_EN\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n154_s0\: LUT3
generic map (
  INIT => X"FE"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n154,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd1\(6),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd1\(3),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd1\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/n336_s0\: LUT4
generic map (
  INIT => X"FF80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n336,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n336_8,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n336_5,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n336_6,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n323);
\gw3_top/u_ddr_phy_top/u_ddr_init/n339_s0\: LUT4
generic map (
  INIT => X"FF01"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n339,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.ZQCL\,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n339_4,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n339_5);
\gw3_top/u_ddr_phy_top/u_ddr_init/n446_s1\: LUT4
generic map (
  INIT => X"0F44"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n446,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n446_5,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n339_4,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/repeat_cnt\(1),
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\);
\gw3_top/u_ddr_phy_top/u_ddr_init/cke_en_s0\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_cke_en,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.RESET_WAIT\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.IDLE\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1017_s0\: LUT4
generic map (
  INIT => X"7FFF"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1017,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n1017_4,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1017_5,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n1017_6,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n1017_10);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1792_s0\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1792,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_reg\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1808_s0\: LUT4
generic map (
  INIT => X"EFFF"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1808,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_reg_d\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1792,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n1808_4,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n1808_5);
\gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_0_s\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z\(0),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\(0),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_hold_gen[0].hold_i\);
\gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_1_s\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z\(1),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\(1),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_hold_gen[0].hold_i\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].rburst_t_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].rburst_t\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].rburst_pos\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].rburst_neg\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1870_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1870,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK\,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_check\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_reg\(0),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_check\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1883_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1883,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/readback_check\(0),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1870);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1946_s0\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1946,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\(0),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK_WAIT1\,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n3128);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2028_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2028,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(3),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2028_4,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2028_5);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2083_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2083,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(3),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2083_4,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2083_5);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2092_s0\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2092,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].cal_cnt\(0),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK_WAIT\,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n3128_5);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].rburst_t_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].rburst_t\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].rburst_pos\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].rburst_neg\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2279_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2279,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK\,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_check\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_reg\(1),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_check\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2292_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2292,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/readback_check\(1),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2279);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2355_s0\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2355,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\(1),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK_WAIT1\,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n3132);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2437_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2437,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(12),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(13),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2437_4,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2437_5);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2492_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2492,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(12),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(13),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2492_4,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2492_5);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2501_s0\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2501,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK_WAIT\,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].cal_cnt\(0),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n3132_5);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2693_s0\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2693,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(6),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2693_9,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2693_5);
\gw3_top/u_ddr_phy_top/ddr_sync/n19_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n19,
  I0 => gw3_top_u_ddr_phy_top_dll_lock,
  I1 => pll_lock);
\gw3_top/u_ddr_phy_top/ddr_sync/n92_s1\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n92,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_n92_10,
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_n92_6,
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_n92_7,
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_n92_8);
\gw3_top/u_eye_calib/n3971_s0\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_eye_calib_n3971,
  I0 => \gw3_top/u_eye_calib/timeout\(6),
  I1 => \gw3_top_u_eye_calib_c_s.WAIT_RMOVE\,
  I2 => gw3_top_u_eye_calib_n3971_6);
\gw3_top/u_eye_calib/n5507_s0\: LUT4
generic map (
  INIT => X"00FE"
)
port map (
  F => gw3_top_u_eye_calib_n5507,
  I0 => \gw3_top_u_eye_calib_c_s.RD_CONTI\,
  I1 => \gw3_top_u_eye_calib_c_s.RD_BURST\,
  I2 => gw3_top_n39_4,
  I3 => gw3_top_u_gwmc_top_gw_cmd0_full);
\gw3_top/u_eye_calib/n4139_s2\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_eye_calib_n4139,
  I0 => \gw3_top/u_eye_calib/eye_app_addr\(11),
  I1 => \gw3_top/u_eye_calib/eye_app_addr\(10),
  I2 => \gw3_top/u_eye_calib/eye_app_addr\(12),
  I3 => gw3_top_u_eye_calib_n4139_6);
\gw3_top/u_eye_calib/n4140_s1\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => gw3_top_u_eye_calib_n4140,
  I0 => \gw3_top/u_eye_calib/eye_app_addr\(11),
  I1 => \gw3_top/u_eye_calib/eye_app_addr\(10),
  I2 => gw3_top_u_eye_calib_n4139_6);
\gw3_top/u_eye_calib/n4765_s28\: LUT4
generic map (
  INIT => X"7FFF"
)
port map (
  F => gw3_top_u_eye_calib_n4301,
  I0 => gw3_top_u_eye_calib_n4301_32,
  I1 => gw3_top_u_eye_calib_n4301_33,
  I2 => gw3_top_u_eye_calib_n4301_34,
  I3 => gw3_top_u_eye_calib_n4301_35);
\gw3_top/u_eye_calib/n4765_s29\: LUT4
generic map (
  INIT => X"7FFF"
)
port map (
  F => gw3_top_u_eye_calib_n4367,
  I0 => gw3_top_u_eye_calib_n4301_33,
  I1 => gw3_top_u_eye_calib_n4367_24,
  I2 => gw3_top_u_eye_calib_n4367_25,
  I3 => gw3_top_u_eye_calib_n4367_26);
\gw3_top/u_eye_calib/n4765_s30\: LUT4
generic map (
  INIT => X"7FFF"
)
port map (
  F => gw3_top_u_eye_calib_n4433,
  I0 => gw3_top_u_eye_calib_n4301_32,
  I1 => gw3_top_u_eye_calib_n4367_24,
  I2 => gw3_top_u_eye_calib_n4433_32,
  I3 => gw3_top_u_eye_calib_n4433_33);
\gw3_top/u_eye_calib/n4765_s34\: LUT4
generic map (
  INIT => X"7FFF"
)
port map (
  F => gw3_top_u_eye_calib_n4697,
  I0 => gw3_top_u_eye_calib_n4697_40,
  I1 => gw3_top_u_eye_calib_n4697_41,
  I2 => gw3_top_u_eye_calib_n4697_42,
  I3 => gw3_top_u_eye_calib_n4697_43);
\gw3_top/u_eye_calib/n4765_s35\: LUT2
generic map (
  INIT => X"7"
)
port map (
  F => gw3_top_u_eye_calib_n4763,
  I0 => gw3_top_u_eye_calib_n4499,
  I1 => gw3_top_u_eye_calib_n4565);
\gw3_top/u_eye_calib/n5321_s28\: LUT4
generic map (
  INIT => X"7FFF"
)
port map (
  F => gw3_top_u_eye_calib_n4857,
  I0 => gw3_top_u_eye_calib_n4857_36,
  I1 => gw3_top_u_eye_calib_n4857_37,
  I2 => gw3_top_u_eye_calib_n4857_38,
  I3 => gw3_top_u_eye_calib_n4857_39);
\gw3_top/u_eye_calib/n5321_s29\: LUT3
generic map (
  INIT => X"7F"
)
port map (
  F => gw3_top_u_eye_calib_n4923,
  I0 => gw3_top_u_eye_calib_n4923_36,
  I1 => gw3_top_u_eye_calib_n4923_37,
  I2 => gw3_top_u_eye_calib_n4923_38);
\gw3_top/u_eye_calib/n5321_s30\: LUT4
generic map (
  INIT => X"7FFF"
)
port map (
  F => gw3_top_u_eye_calib_n4989,
  I0 => gw3_top_u_eye_calib_n4923_36,
  I1 => gw3_top_u_eye_calib_n4989_62,
  I2 => gw3_top_u_eye_calib_n4989_53,
  I3 => gw3_top_u_eye_calib_n4989_54);
\gw3_top/u_eye_calib/n5321_s32\: LUT2
generic map (
  INIT => X"7"
)
port map (
  F => gw3_top_u_eye_calib_n5121,
  I0 => gw3_top_u_eye_calib_n5121_36,
  I1 => gw3_top_u_eye_calib_n5121_37);
\gw3_top/u_eye_calib/n5321_s33\: LUT2
generic map (
  INIT => X"7"
)
port map (
  F => gw3_top_u_eye_calib_n5187,
  I0 => gw3_top_u_eye_calib_n5055,
  I1 => gw3_top_u_eye_calib_n5121_37);
\gw3_top/u_eye_calib/n5321_s34\: LUT3
generic map (
  INIT => X"7F"
)
port map (
  F => gw3_top_u_eye_calib_n5253,
  I0 => gw3_top_u_eye_calib_n4857_36,
  I1 => gw3_top_u_eye_calib_n5253_36,
  I2 => gw3_top_u_eye_calib_n5253_37);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1967_s19\: LUT4
generic map (
  INIT => X"EEF0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1967,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n1967_31,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1967_27,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n1967_28,
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(3));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1968_s19\: LUT4
generic map (
  INIT => X"EEF0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1968,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n1967_31,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1968_24,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n1968_25,
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(3));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1969_s18\: LUT4
generic map (
  INIT => X"EEF0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1969,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n1967_31,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1969_23,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n1969_24,
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(3));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1970_s19\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1970,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n1970_24,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1970_25,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(3));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2376_s19\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2376,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n2376_26,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2376_27,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(2));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2377_s19\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2377,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n2377_24,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2377_25,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(3));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2378_s18\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2378,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n2378_23,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2378_24,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(3));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2379_s19\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2379,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n2379_24,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2379_25,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(3));
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_init_rmove_mod_sys_reset_Z,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch\(1));
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1\: LUT3
generic map (
  INIT => X"2B"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n250,
  I0 => \gw3_top/u_ddr_phy_top/dll_step\(7),
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_32,
  I2 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(7));
\gw3_top/u_ddr_phy_top/u_ddr_init/repeat_done_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_repeat_done_6,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/repeat_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/repeat_cnt\(0));
\gw3_top/u_gwmc_top/gw_cmd0/cmd_empty_s3\: LUT4
generic map (
  INIT => X"40FF"
)
port map (
  F => gw3_top_u_gwmc_top_gw_cmd0_cmd_empty,
  I0 => gw3_top_u_gwmc_top_gw_cmd0_cmd_empty_6,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_Z,
  I2 => gw3_top_u_gwmc_top_gw_cmd0_cmd_empty_7,
  I3 => gw3_top_u_gwmc_top_gw_cmd0_n21_3);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted_7_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_7,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch\(1),
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_7_9,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n955);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted_6_s3\: LUT4
generic map (
  INIT => X"40FF"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_6,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch\(1),
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_7_9,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n955);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted_5_s3\: LUT4
generic map (
  INIT => X"40FF"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_5,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch\(1),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch\(0),
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_7_9,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n955);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted_4_s3\: LUT4
generic map (
  INIT => X"10FF"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_4,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch\(1),
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_7_9,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n955);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted_3_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_3,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch\(1),
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_3_9,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n955);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted_2_s3\: LUT4
generic map (
  INIT => X"40FF"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_2,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch\(1),
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_3_9,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n955);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted_1_s3\: LUT4
generic map (
  INIT => X"40FF"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_1,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch\(1),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch\(0),
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_3_9,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n955);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted_0_s3\: LUT4
generic map (
  INIT => X"10FF"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_0,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch\(1),
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_3_9,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n955);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/sre_accepted_s3\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_timing_ctrl_sre_accepted,
  I0 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_sre_accept,
  I1 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_sre_request_Z);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr_7_s3\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_realtime_dllcode_rr_7,
  I0 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.LEFT_EDGE_MOVE\,
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_rmove\(0),
  I2 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr_15_s3\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_realtime_dllcode_rr_15,
  I0 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.LEFT_EDGE_MOVE\,
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_rmove\(1),
  I2 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt_7_s3\: LUT4
generic map (
  INIT => X"D4FF"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_dqs_rmove_cnt_7,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(7),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(7),
  I2 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_32,
  I3 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.UPDATA_DQS\);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_9_s3\: LUT4
generic map (
  INIT => X"FF40"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_9,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].rburst_t\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].rburst_t_r\,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_9_9,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr);
\gw3_top/u_ddr_phy_top/u_ddr_init/readback_check_0_s3\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_readback_check_0,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2179);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_19_s3\: LUT4
generic map (
  INIT => X"FF40"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_19,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].rburst_t\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].rburst_t_r\,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_9_9,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr);
\gw3_top/u_ddr_phy_top/u_ddr_init/readback_check_1_s3\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_readback_check_1,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2588);
\gw3_top/u_eye_calib/row1_2_s3\: LUT3
generic map (
  INIT => X"FE"
)
port map (
  F => gw3_top_u_eye_calib_row1_2,
  I0 => \gw3_top_u_eye_calib_c_s.WR_CONTI\,
  I1 => \gw3_top_u_eye_calib_c_s.RD_CONTI\,
  I2 => gw3_top_u_eye_calib_n5507);
\gw3_top/u_ddr_phy_top/ddr_sync/flag_d_1_s10\: LUT4
generic map (
  INIT => X"770F"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_0,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_ready,
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_uddcntln,
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_1_18,
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_1_23);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n_s.LEFT_EDGE_MOVE_s9\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n_s.LEFT_EDGE_MOVE\,
  I0 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.IDLE\,
  I1 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_rmove_left_flag_r);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n_s.CENTER_POSITION_s9\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n_s.CENTER_POSITION\,
  I0 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.RIGHT_MOVE\,
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\(1));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n_s.EYE_CALIB_STOP_s6\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n_s.EYE_CALIB_STOP\,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_done_ch\(0),
  I1 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.CENTER_POSITION\,
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_done_ch\(1));
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n_s.REQ_UPDATA_DLL_s6\: LUT4
generic map (
  INIT => X"F2FF"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n_s.REQ_UPDATA_DLL\,
  I0 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.REQ_UPDATA_DLL\,
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_tus_pulse_rrr,
  I2 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n_s.REQ_UPDATA_DLL_11\,
  I3 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n_s.REQ_UPDATA_DLL_12\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n_s.REQ_UPDATA_DQS_s9\: LUT4
generic map (
  INIT => X"7000"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n_s.REQ_UPDATA_DQS\,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir\(0),
  I2 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.WAIT_DLL_LOCK\,
  I3 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_dll_lock_rr);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s19\: LUT3
generic map (
  INIT => X"4F"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_24\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_25\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR1_s19\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_24\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR2_WAIT\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_s18\: LUT4
generic map (
  INIT => X"4F44"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_23\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.ZQCL_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_24\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR2\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRITE_LEVELING_s18\: LUT4
generic map (
  INIT => X"FA30"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_28\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_24\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRITE_LEVELING\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1_WAIT\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_MODE_CLOSE1_s18\: LUT4
generic map (
  INIT => X"F5C0"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_MODE_CLOSE1\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_24\,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_complete_Z,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRITE_LEVELING\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE1\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_MODE_CLOSE2_s19\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_MODE_CLOSE2\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_24\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE2\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE1_WAIT\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.BURST_MODE_RECOVER_s18\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.BURST_MODE_RECOVER\,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_complete,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.READ_CALIBRATION\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_24\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.BURST_MODE_RECOVER\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.ZQCL_s19\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_29\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_25\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_24\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.ZQCL\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.IDLE_s18\: LUT3
generic map (
  INIT => X"70"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_23\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_24\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.IDLE\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.RESET_WAIT_s18\: LUT4
generic map (
  INIT => X"FA30"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.RESET_WAIT\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_23\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_24\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.RESET_WAIT\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.IDLE\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.CKE_EN_s18\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN_23\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN_24\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_24\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.CKE_EN\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.XPR_WAIT_s19\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.XPR_WAIT\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_24\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.XPR_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.CKE_EN\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_WAIT_s19\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_WAIT\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_24\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.ZQCL_WAIT_s19\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_WAIT\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_24\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.ZQCL_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.ZQCL\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_WAIT_s19\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_WAIT\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_24\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR2_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR2\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR1_WAIT_s19\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR1_WAIT\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_24\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_MODE_CLOSE1_WAIT_s19\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_MODE_CLOSE1_WAIT\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_24\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE1_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE1\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.READ_CALIBRATION_s19\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.READ_CALIBRATION\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_24\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.READ_CALIBRATION\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE2\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.EYE_SCAN_s21\: LUT4
generic map (
  INIT => X"FF70"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.EYE_SCAN\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_24\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.EYE_SCAN_26\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.EYE_SCAN\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.BURST_MODE_RECOVER\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.INIT_DONE_s20\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.INIT_DONE\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.EYE_SCAN\,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_done_r,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.INIT_DONE\);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s13\: LUT4
generic map (
  INIT => X"F4FF"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_18\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_19\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_20\);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_DONE_s13\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_DIS_WAIT\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE_22\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_DONE\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_WRITE_CMD_s17\: LUT4
generic map (
  INIT => X"FF07"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_22\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_23\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_24\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_31\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_READ_CMD_s16\: LUT4
generic map (
  INIT => X"2F3F"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD_WAIT\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_21\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_22\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_23\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_ACTIVE_CMD_s16\: LUT4
generic map (
  INIT => X"00EF"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_21\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_22\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_22\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_PRECHARGE_s17\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_PRECHARGE\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_PRECHARGE_25\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_PRECHARGE_23\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_23\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_WAIT_s16\: LUT4
generic map (
  INIT => X"BAF0"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WAIT\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_IDLE\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_22\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WAIT\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WAIT_23\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_HOLD_s17\: LUT4
generic map (
  INIT => X"4F44"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_HOLD\,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n2203,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK_WAIT1\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_23\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_HOLD\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_READ_CMD_WAIT_s17\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_WAIT\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_23\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_WRITE_CMD_WAIT_s17\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_WAIT\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_23\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_ACTIVE_CMD_WAIT_s17\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_WAIT\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_23\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_PRECHARGE_WAIT_s17\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_PRECHARGE_WAIT\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_23\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_RBURST_CHECK_s16\: LUT4
generic map (
  INIT => X"F444"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RBURST_CHECK\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_23\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD_WAIT\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RBURST_CHECK_21\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_RBURST_CHECK_WAIT_s17\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RBURST_CHECK_WAIT\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_23\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_RBURST_CHECK_WAIT1_s17\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RBURST_CHECK_WAIT1\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_23\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK_WAIT1\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK_WAIT\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_RSEL_ADJ_s16\: LUT4
generic map (
  INIT => X"F444"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RSEL_ADJ\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_23\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RSEL_ADJ\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_HOLD\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RSEL_ADJ_21\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_DONE_s17\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_DONE\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE_WAIT\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_DONE_24\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_DONE\);
\gw3_top/u_eye_calib/n_s.WR_BURST_s6\: LUT4
generic map (
  INIT => X"FFF8"
)
port map (
  F => \gw3_top_u_eye_calib_n_s.WR_BURST\,
  I0 => gw3_top_u_eye_calib_rmove_left_done_r,
  I1 => \gw3_top_u_eye_calib_c_s.RMOVE_LEFT\,
  I2 => \gw3_top_u_eye_calib_n_s.WR_BURST_11\,
  I3 => \gw3_top_u_eye_calib_n_s.WR_BURST_12\);
\gw3_top/u_eye_calib/n_s.WR_CONTI_s10\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_eye_calib_n_s.WR_CONTI\,
  I0 => \gw3_top_u_eye_calib_c_s.WR_BURST\,
  I1 => \gw3_top_u_eye_calib_c_s.WR_CONTI_8\);
\gw3_top/u_eye_calib/n_s.RD_CONTI_s10\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_eye_calib_n_s.RD_CONTI\,
  I0 => \gw3_top_u_eye_calib_c_s.RD_BURST\,
  I1 => \gw3_top_u_eye_calib_c_s.RD_CONTI_9\);
\gw3_top/u_eye_calib/n_s.WAIT_RMOVE_s9\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_eye_calib_n_s.WAIT_RMOVE\,
  I0 => \gw3_top_u_eye_calib_c_s.RD_CONTI\,
  I1 => \gw3_top_u_eye_calib_c_s.RD_CONTI_9\);
\gw3_top/u_ddr_phy_top/ddr_sync/flag_d_0_s11\: LUT4
generic map (
  INIT => X"F888"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_0_16,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_0_17,
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_0_18,
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync\(3),
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_0_19);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_s32\: LUT4
generic map (
  INIT => X"4F44"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_UPDATA_DQS_WAITE\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_46\,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_updata_dqs_req_r,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_44\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_UPDATA_DQS_WAITE\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s32\: LUT4
generic map (
  INIT => X"FF70"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_37\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_38\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WRITE\,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n893_6);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_READ_s32\: LUT4
generic map (
  INIT => X"F7F0"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_READ\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_READ_37\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_READ_38\,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n901,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_READ\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_IDLE_s30\: LUT4
generic map (
  INIT => X"CEFF"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_IDLE\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_IDLE\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_IDLE_35\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_44\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_IDLE_36\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_REF_s33\: LUT3
generic map (
  INIT => X"4F"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_REF\,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_REF\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_REF_38\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s34\: LUT3
generic map (
  INIT => X"4F"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_SREI\,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SREI\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_SREI_39\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_ACT_WR_s35\: LUT4
generic map (
  INIT => X"F4FF"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_WR\,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT_WR\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_WR_40\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_WR_41\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_ACT_RD_s34\: LUT3
generic map (
  INIT => X"4F"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_RD\,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT_RD\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_RD_39\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_ACT2WR_s32\: LUT4
generic map (
  INIT => X"F5C0"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT2WR\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_44\,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_act_one_bank,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT_WR\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT2WR\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WP2REF_s31\: LUT4
generic map (
  INIT => X"F444"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2REF\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2REF_36\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WP2REF\,
  I2 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_refresh_request_Z,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WRITE\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WP2SRE_s31\: LUT4
generic map (
  INIT => X"F444"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2SRE\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2REF_36\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WP2SRE\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WRITE\,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_sre_Z);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_W2R_s31\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_W2R\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_W2R_40\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_W2R_37\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_44\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_W2R\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WP2AW_s31\: LUT4
generic map (
  INIT => X"F444"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2AW\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2REF_36\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WP2AW\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WRITE\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2AW_39\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WP2AR_s31\: LUT4
generic map (
  INIT => X"F444"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2AR\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2REF_36\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WP2AR\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WRITE\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2AR_36\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_ACT2RD_s32\: LUT4
generic map (
  INIT => X"F5C0"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT2RD\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_44\,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_act_one_bank,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT_RD\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT2RD\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_RP2REF_s31\: LUT4
generic map (
  INIT => X"F444"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_RP2REF\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_RP2REF_36\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_RP2REF\,
  I2 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_refresh_request_Z,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_READ\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_RP2SRE_s31\: LUT4
generic map (
  INIT => X"F444"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_RP2SRE\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_RP2REF_36\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_RP2SRE\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_READ\,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_sre_Z);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_R2W_s31\: LUT4
generic map (
  INIT => X"FF80"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_R2W\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_R2W_36\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_R2W_40\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_W2R_40\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_R2W_38\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_RP2AW_s31\: LUT4
generic map (
  INIT => X"F444"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_RP2AW\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_RP2REF_36\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_RP2AW\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_READ\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2AW_39\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_RP2AR_s31\: LUT4
generic map (
  INIT => X"F444"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_RP2AR\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_RP2REF_36\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_RP2AR\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_READ\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2AR_36\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREE_s30\: LUT3
generic map (
  INIT => X"4F"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_SREE\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_44\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SREE\,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tCKESR_cnt_2_17);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ODT_EN_s12\: LUT4
generic map (
  INIT => X"F5C0"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_EN\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_18\,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_start,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_IDLE\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_EN\);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ODT_DIS_s13\: LUT4
generic map (
  INIT => X"4F44"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS_21\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS_23\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_18\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_DIS\);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_WAIT_s13\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_WAIT\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_18\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS\);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ODT_WAIT_s13\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_WAIT\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_WAIT_18\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_EN\);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ODT_DIS_WAIT_s13\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS_WAIT\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_WAIT_18\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_DIS_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_DIS\);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ADJ_WAIT_s13\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ADJ_WAIT\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_18\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_IDLE_s12\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_IDLE\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_18\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_IDLE\);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_RECHECK_DQ_s13\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_RECHECK_DQ\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS_21\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS_23\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_18\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_RECHECK_DQ\);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ADJ_DQS_s13\: LUT4
generic map (
  INIT => X"4F44"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ADJ_DQS\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ADJ_DQS_18\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_READ_DQ\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_18\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\);
\gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_5_s12\: LUT4
generic map (
  INIT => X"FF0E"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_5,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_1_18,
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_5_17,
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/flag\(0),
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_5_18);
\gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_4_s12\: LUT4
generic map (
  INIT => X"3A00"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_4,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_stop_d,
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/flag\(0),
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_4_20,
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_4_18);
\gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_3_s12\: LUT4
generic map (
  INIT => X"1C00"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_3,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/flag\(0),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync\(3),
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_3_17,
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_0_19);
\gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_2_s12\: LUT4
generic map (
  INIT => X"FF70"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_2,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_uddcntln,
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_2_25,
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_1_23,
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_2_18);
\gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_1_s12\: LUT4
generic map (
  INIT => X"BCFF"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_1,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/flag\(0),
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_uddcntln,
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_3_17,
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_1_23);
\gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_0_s12\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_0,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_5_17,
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/flag\(0),
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_0_17);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/awfull_val_s15\: LUT4
generic map (
  INIT => X"FF80"
)
port map (
  F => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_awfull_val,
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub\(1),
  I1 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub\(3),
  I2 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub\(2),
  I3 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub\(4));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n193_s24\: LUT4
generic map (
  INIT => X"FFFE"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n193,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(6),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(7),
  I3 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n193_37);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n405_s24\: LUT4
generic map (
  INIT => X"FFFE"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n405,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(6),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(7),
  I3 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n405_37);
\gw3_top/u_ddr_phy_top/ddr_sync/flag_d_1_s11\: LUT4
generic map (
  INIT => X"FAC0"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_1,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_2_25,
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_1_20,
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/flag\(1),
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_1_21);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s65\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_70\,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(24),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(26),
  I2 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_90\);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s66\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_72\,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(26),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(24),
  I2 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_90\);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s67\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_74\,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(24),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(26),
  I2 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_88\);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s68\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_76\,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(26),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(24),
  I2 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_88\);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s69\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_78\,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(24),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(26),
  I2 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_90\);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s70\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_80\,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(24),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(26),
  I2 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_90\);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s71\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_82\,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(24),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(26),
  I2 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_88\);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s72\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_84\,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(24),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(26),
  I2 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_88\);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s8\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init_15\,
  I0 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init\,
  I1 => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s9\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init_17\,
  I0 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init_16\,
  I1 => VCC_0,
  I2 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init_15\);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s27\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_29\,
  I0 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init_17\,
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_56\);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s28\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_31\,
  I0 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init_17\,
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_57\);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s29\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_33\,
  I0 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init_17\,
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_58\);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s30\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_35\,
  I0 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init_17\,
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER\);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s31\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_37\,
  I0 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init_17\,
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_60\);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s32\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_39\,
  I0 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init_17\,
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_61\);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s33\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_41\,
  I0 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init_17\,
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_62\);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s34\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_43\,
  I0 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init_17\,
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_63\);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s35\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_45\,
  I0 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init_17\,
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_64\);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s36\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_47\,
  I0 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init_17\,
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_65\);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s37\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_49\,
  I0 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init_17\,
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_66\);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s38\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_51\,
  I0 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init_17\,
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_67\);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s39\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_53\,
  I0 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init_17\,
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_68\);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s40\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_55\,
  I0 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_init_17\,
  I1 => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_69\);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next_2_s3\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(2),
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(1),
  I1 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_raddr_f_0,
  I2 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(2));
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next_4_s2\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(4),
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(3),
  I1 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_rbin_next_3,
  I2 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(4));
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next_0_s3\: LUT3
generic map (
  INIT => X"B4"
)
port map (
  F => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_0,
  I0 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_Full,
  I1 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24_4,
  I2 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(0));
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next_1_s3\: LUT4
generic map (
  INIT => X"BF40"
)
port map (
  F => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(1),
  I0 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_Full,
  I1 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(0),
  I2 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24_4,
  I3 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(1));
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next_2_s3\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(2),
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(1),
  I1 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_2,
  I2 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(2));
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next_4_s2\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(4),
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3),
  I1 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_3,
  I2 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_2,
  I3 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(4));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbinnext_1_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbinnext\(1),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(0));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbinnext_2_s3\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbinnext\(2),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(2));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbinnext_4_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbinnext\(4),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_rbinnext_4);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbinnext_5_s2\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbinnext\(5),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_rbinnext_4,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbin\(5));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbinnext_0_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wbinnext_0,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(0),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n295\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbinnext_1_s3\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbinnext\(1),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(0),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n295\,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(1));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbinnext_3_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbinnext\(3),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(3),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wbinnext_3);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbinnext_4_s3\: LUT3
generic map (
  INIT => X"6C"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbinnext\(4),
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n295\,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(4),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wbinnext_4);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbinnext_5_s2\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbinnext\(5),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(4),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n295\,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wbinnext_4,
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbin\(5));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbinnext_0_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_rbinnext_0\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(0),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_rbinnext_0_8\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbinnext_3_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbinnext\(3),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(3),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_rgraynext_3\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbinnext_0_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_wbinnext_0\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(0));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbinnext_1_s3\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbinnext\(1),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(1));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbinnext_3_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbinnext\(3),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(3),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_wbinnext_3\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbinnext_0_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_rbinnext_0\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(5),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_rbinnext_0_8\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbinnext_3_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbinnext\(3),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(8),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_rgraynext_3\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbinnext_0_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_wbinnext_0\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(5));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbinnext_1_s3\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbinnext\(1),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(5),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(6));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbinnext_3_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbinnext\(3),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(8),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_wbinnext_3\);
\gw3_top/u_gwmc_top/gw_cmd0/next_raddr_1_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \gw3_top/u_gwmc_top/gw_cmd0/next_raddr\(1),
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(0),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(1));
\gw3_top/u_gwmc_top/gw_cmd0/next_raddr_2_s3\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \gw3_top/u_gwmc_top/gw_cmd0/next_raddr\(2),
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(0),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(1),
  I2 => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(2));
\gw3_top/u_gwmc_top/gw_cmd0/next_raddr_3_s2\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => \gw3_top/u_gwmc_top/gw_cmd0/next_raddr\(3),
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(0),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(1),
  I2 => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(2),
  I3 => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(3));
\gw3_top/u_eye_calib/n4768_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => gw3_top_u_eye_calib_n4768,
  I0 => gw3_top_u_eye_calib_eye_rdata_valid_r,
  I1 => gw3_top_u_eye_calib_n4765,
  I2 => gw3_top_eye_calib_start_r,
  I3 => gw3_top_u_eye_calib_n4768_10);
\gw3_top/u_eye_calib/n5324_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => gw3_top_u_eye_calib_n5324,
  I0 => gw3_top_u_eye_calib_eye_rdata_valid_r,
  I1 => gw3_top_u_eye_calib_n5321,
  I2 => gw3_top_eye_calib_start_r,
  I3 => gw3_top_u_eye_calib_n4768_10);
\gw3_top/u_eye_calib/col1_3_s3\: LUT4
generic map (
  INIT => X"F0EE"
)
port map (
  F => gw3_top_u_eye_calib_col1_3,
  I0 => \gw3_top_u_eye_calib_n_s.RD_BURST\,
  I1 => gw3_top_u_eye_calib_col1_3_7,
  I2 => \gw3_top_u_eye_calib_c_s.WR_CONTI_8\,
  I3 => \gw3_top_u_eye_calib_c_s.WR_BURST\);
\gw3_top/u_eye_calib/n4101_s4\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => gw3_top_u_eye_calib_n4101,
  I0 => \gw3_top/u_eye_calib/eye_app_addr\(4),
  I1 => \gw3_top/u_eye_calib/eye_app_addr\(3),
  I2 => gw3_top_u_eye_calib_n4101_11);
\gw3_top/u_eye_calib/n4099_s5\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_eye_calib_n4099,
  I0 => \gw3_top/u_eye_calib/eye_app_addr\(5),
  I1 => gw3_top_u_eye_calib_n4100,
  I2 => \gw3_top/u_eye_calib/eye_app_addr\(6),
  I3 => gw3_top_u_eye_calib_n4101_11);
\gw3_top/u_eye_calib/n3948_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_eye_calib_n3948,
  I0 => \gw3_top/u_eye_calib/timeout\(0),
  I1 => \gw3_top/u_eye_calib/timeout\(1),
  I2 => \gw3_top/u_eye_calib/timeout\(2),
  I3 => \gw3_top_u_eye_calib_c_s.WAIT_RMOVE\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n332_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n332,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(0),
  I1 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.UPDATA_DQS\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n331_s1\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n331,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(0),
  I2 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.UPDATA_DQS\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n330_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n330,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(2),
  I3 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.UPDATA_DQS\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n329_s1\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n329,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(3),
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n329_6,
  I2 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.UPDATA_DQS\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n328_s1\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n328,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(4),
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n328_8,
  I2 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.UPDATA_DQS\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n326_s1\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n326,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(6),
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n326_8,
  I2 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.UPDATA_DQS\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n325_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n325,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(6),
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n326_8,
  I2 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(7),
  I3 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.UPDATA_DQS\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n365_s25\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n365,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(15),
  I1 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n365_38,
  I2 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n365_39);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n153_s25\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n153,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(7),
  I1 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n153_38,
  I2 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n153_39);
\gw3_top/u_eye_calib/n4199_s2\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => gw3_top_u_eye_calib_n4199,
  I0 => \gw3_top/u_eye_calib/cnt_r\(0),
  I1 => \gw3_top/u_eye_calib/cnt_r\(1),
  I2 => \gw3_top_u_eye_calib_c_s.WR_BURST\,
  I3 => \gw3_top/u_eye_calib/cnt_r\(2));
\gw3_top/u_eye_calib/n4196_s2\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => gw3_top_u_eye_calib_n4196,
  I0 => \gw3_top/u_eye_calib/cnt_r\(4),
  I1 => gw3_top_u_eye_calib_n4197,
  I2 => \gw3_top_u_eye_calib_c_s.WR_BURST\,
  I3 => \gw3_top/u_eye_calib/cnt_r\(5));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2620_s2\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2620,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2619_s2\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2619,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt\(2));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2618_s2\: LUT4
generic map (
  INIT => X"35C0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2618,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n2618_7,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2618_8,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt\(0),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt\(3));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2465_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2465,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(10),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2464_s2\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2464,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(10),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(11));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2462_s2\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2462,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(12),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2463,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(13));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2461_s2\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2461,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(14),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2461_7);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2460_s2\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2460,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(14),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2461_7,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(15));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2459_s2\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2459,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(16),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2459_7);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2458_s2\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2458,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(17),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2458_9);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2456_s2\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2456,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(18),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2457,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(19));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2407_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2407,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(12),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2408,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(13),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2405_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2405,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(14),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2406,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(15),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2401_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2401,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(18),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2402,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(19),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2211_s2\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2211,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2210_s2\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2210,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt\(2));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2209_s2\: LUT4
generic map (
  INIT => X"35C0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2209,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n2209_7,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2209_8,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt\(0),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt\(3));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2056_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2056,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(0),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2055_s2\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2055,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2053_s2\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2053,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2054,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(3));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2052_s2\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2052,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(4),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2052_7);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2051_s2\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2051,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2052_7,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(5));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2050_s2\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2050,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(6),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2050_7);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2049_s2\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2049,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(7),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2049_9);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2047_s2\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2047,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(8),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2048,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(9));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1998_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1998,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1999,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(3),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1996_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1996,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1997,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(5),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1992_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1992,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(8),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1993,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(9),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1750_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1750,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(2),
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1745_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1745,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1746_13,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(7),
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1337_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1337,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(2),
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_RECHECK_DQ\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1100_s3\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1100,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(0),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1100_10);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1099_s3\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1099,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(1),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n1100_10);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1098_s3\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1098,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(2),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n1100_10);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1097_s3\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1097,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(3),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1097_8,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n1100_10);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1096_s3\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1096,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1096_8,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n1100_10);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1094_s3\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1094,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1094_10,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n1100_10);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n430_s2\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n430,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(0),
  I2 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n432,
  I3 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(2));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n425_s2\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n425,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(6),
  I1 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n426_11,
  I2 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n432,
  I3 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(7));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n218_s2\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n218,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(0),
  I2 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n220,
  I3 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(2));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n213_s2\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n213,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(6),
  I1 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n214_11,
  I2 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n220,
  I3 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(7));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1031_s2\: LUT4
generic map (
  INIT => X"FFB0"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1031,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SREI\,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_10,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1031_7);
\gw3_top/u_ddr_phy_top/u_ddr_init/n324_s1\: LUT4
generic map (
  INIT => X"F100"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n324,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.ZQCL\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n339_5,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n391_s1\: LUT4
generic map (
  INIT => X"FF10"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n391,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\(1),
  I1 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n181_11,
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_valid_rrr\(1),
  I3 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n391_6);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n179_s1\: LUT4
generic map (
  INIT => X"3500"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n179,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_rmove\(0),
  I2 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n181_11,
  I3 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n179_6);
\gw3_top/u_eye_calib/n4162_s2\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => gw3_top_u_eye_calib_n4162,
  I0 => \gw3_top/u_eye_calib/cnt\(1),
  I1 => \gw3_top/u_eye_calib/cnt\(0));
\gw3_top/n8_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n8,
  I0 => gw3_top_eye_calib_start_r,
  I1 => cmd(2));
\gw3_top/n9_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n9,
  I0 => gw3_top_eye_calib_start_r,
  I1 => cmd(1));
\gw3_top/n12_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n12,
  I0 => gw3_top_eye_calib_start_r,
  I1 => addr(26));
\gw3_top/n13_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n13,
  I0 => gw3_top_eye_calib_start_r,
  I1 => addr(25));
\gw3_top/n14_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n14,
  I0 => gw3_top_eye_calib_start_r,
  I1 => addr(24));
\gw3_top/n15_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n15,
  I0 => gw3_top_eye_calib_start_r,
  I1 => addr(23));
\gw3_top/n16_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n16,
  I0 => gw3_top_eye_calib_start_r,
  I1 => addr(22));
\gw3_top/n17_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n17,
  I0 => gw3_top_eye_calib_start_r,
  I1 => addr(21));
\gw3_top/n18_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n18,
  I0 => gw3_top_eye_calib_start_r,
  I1 => addr(20));
\gw3_top/n19_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n19,
  I0 => gw3_top_eye_calib_start_r,
  I1 => addr(19));
\gw3_top/n20_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n20,
  I0 => gw3_top_eye_calib_start_r,
  I1 => addr(18));
\gw3_top/n21_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n21,
  I0 => gw3_top_eye_calib_start_r,
  I1 => addr(17));
\gw3_top/n22_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n22,
  I0 => gw3_top_eye_calib_start_r,
  I1 => addr(16));
\gw3_top/n23_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n23,
  I0 => gw3_top_eye_calib_start_r,
  I1 => addr(15));
\gw3_top/n24_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n24,
  I0 => gw3_top_eye_calib_start_r,
  I1 => addr(14));
\gw3_top/n25_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n25,
  I0 => gw3_top_eye_calib_start_r,
  I1 => addr(13));
\gw3_top/n29_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n29,
  I0 => gw3_top_eye_calib_start_r,
  I1 => addr(9));
\gw3_top/n30_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n30,
  I0 => gw3_top_eye_calib_start_r,
  I1 => addr(8));
\gw3_top/n31_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n31,
  I0 => gw3_top_eye_calib_start_r,
  I1 => addr(7));
\gw3_top/n36_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n36,
  I0 => gw3_top_eye_calib_start_r,
  I1 => addr(2));
\gw3_top/n37_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n37,
  I0 => gw3_top_eye_calib_start_r,
  I1 => addr(1));
\gw3_top/n38_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n38,
  I0 => gw3_top_eye_calib_start_r,
  I1 => addr(0));
\gw3_top/u_ddr_phy_top/ddr_sync/n298_s3\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n298,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/count\(0),
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_n298_8);
\gw3_top/u_ddr_phy_top/ddr_sync/n297_s2\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n297,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/count\(0),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/count\(1),
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_n298_8);
\gw3_top/u_ddr_phy_top/ddr_sync/n296_s2\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n296,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/count\(0),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/count\(1),
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/count\(2),
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_n298_8);
\gw3_top/u_ddr_phy_top/ddr_sync/n55_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n55,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(2),
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15_15);
\gw3_top/u_ddr_phy_top/ddr_sync/n51_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n51,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(5),
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_n52,
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(6),
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15_15);
\gw3_top/u_ddr_phy_top/ddr_sync/n49_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n49,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(7),
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_n50,
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(8),
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15_15);
\gw3_top/u_ddr_phy_top/ddr_sync/n48_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n48,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_n50,
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_n48_6,
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(9),
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15_15);
\gw3_top/u_ddr_phy_top/ddr_sync/n47_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n47,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_n50,
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_n47_8,
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(10),
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15_15);
\gw3_top/u_ddr_phy_top/ddr_sync/n45_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n45,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(11),
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_n46,
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(12),
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15_15);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1042_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1042,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(0),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_timer_go);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1041_s1\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1041,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(1),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_timer_go);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1039_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1039,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1040,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(3),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_timer_go);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1038_s1\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1038,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1038_6,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_timer_go);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1037_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1037,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1038_6,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(5),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_timer_go);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1036_s1\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1036,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1036_9,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_timer_go);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1035_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1035,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1036_9,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(7),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_timer_go);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1034_s1\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1034,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(8),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1034_6,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_timer_go);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1033_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1033,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(8),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1034_6,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(9),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_timer_go);
\gw3_top/u_ddr_phy_top/u_ddr_init/n188_s1\: LUT4
generic map (
  INIT => X"0B00"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n188,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.ZQCL\,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n190);
\gw3_top/u_ddr_phy_top/mux_wrdata_127_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(127),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(127),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_125_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(125),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(125),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_123_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(123),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(123),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_121_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(121),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(121),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_119_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(119),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(119),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_117_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(117),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(117),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_115_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(115),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(115),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_113_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(113),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(113),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_110_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(110),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(110),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_108_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(108),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(108),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_106_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(106),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(106),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_104_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(104),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(104),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_102_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(102),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(102),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_100_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(100),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(100),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_98_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(98),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(98),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_96_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(96),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(96),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_95_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(95),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(95),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_94_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(94),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(94),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_91_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(91),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(91),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_90_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(90),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(90),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_87_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(87),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(87),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_86_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(86),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(86),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_83_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(83),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(83),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_82_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(82),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(82),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_77_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(77),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(77),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_76_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(76),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(76),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_73_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(73),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(73),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_72_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(72),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(72),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_69_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(69),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(69),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_68_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(68),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(68),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_65_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(65),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(65),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_64_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(64),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(64),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_62_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(62),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(62),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_60_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(60),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(60),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_57_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(57),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(57),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_56_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(56),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(56),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_54_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(54),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(54),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_52_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(52),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(52),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_49_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(49),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(49),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_48_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(48),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(48),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_45_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(45),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(45),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_43_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(43),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(43),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_40_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(40),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(40),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_37_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(37),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(37),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_35_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(35),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(35),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_32_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(32),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(32),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_28_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(28),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(28),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_27_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(27),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(27),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_26_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(26),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(26),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_20_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(20),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(20),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_19_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(19),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(19),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_18_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(18),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(18),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_13_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(13),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(13),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_10_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(10),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(10),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_9_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(9),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(9),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_5_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(5),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(5),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_2_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(2),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(2),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_1_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(1),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(1),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n302_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n302,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/taa_rmove\(1),
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n302_6);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n135_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n135,
  I0 => gw3_top_u_ddr_phy_top_dll_lock,
  I1 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.WAIT_DLL_LOCK\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n105_s2\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n105,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(2),
  I3 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.REQ_UPDATA_DLL\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n103_s2\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n103,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(3),
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n104,
  I2 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(4),
  I3 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.REQ_UPDATA_DLL\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n102_s2\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n102,
  I0 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n104,
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n102_7,
  I2 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(5),
  I3 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.REQ_UPDATA_DLL\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n100_s2\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n100,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(6),
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n101,
  I2 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(7),
  I3 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n107);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n98_s2\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n98,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(8),
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n99,
  I2 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(9),
  I3 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.REQ_UPDATA_DLL\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/n51_s1\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n51,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_complete_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/n46_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n46,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_complete_Z,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/n31_s2\: LUT4
generic map (
  INIT => X"EEF0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n31,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_start,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_complete_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/n21_s2\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n21,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_start,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_complete_Z);
\gw3_top/u_ddr_phy_top/mux_wrdata_mask_0_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(0),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata_mask_Z\(0),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_mask_1_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(1),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata_mask_Z\(1),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_mask_2_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(2),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata_mask_Z\(2),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_mask_3_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(3),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata_mask_Z\(3),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_mask_4_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(4),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata_mask_Z\(4),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_mask_5_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(5),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata_mask_Z\(5),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_mask_6_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(6),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata_mask_Z\(6),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_mask_7_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(7),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata_mask_Z\(7),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_mask_8_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(8),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata_mask_Z\(8),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_mask_9_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(9),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata_mask_Z\(9),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_mask_10_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(10),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata_mask_Z\(10),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_mask_11_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(11),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata_mask_Z\(11),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_mask_12_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(12),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata_mask_Z\(12),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_mask_13_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(13),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata_mask_Z\(13),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_mask_14_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(14),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata_mask_Z\(14),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_ddr_phy_top/mux_wrdata_mask_15_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata_mask\(15),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata_mask_Z\(15),
  I1 => gw3_top_u_ddr_phy_top_mux_wrdata_127);
\gw3_top/u_gwmc_top/gw_rd_data0/n132_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n132,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(0),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n131_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n131,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(1),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n130_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n130,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(2),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n129_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n129,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(3),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n128_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n128,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(4),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n127_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n127,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(5),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n126_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n126,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(6),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n125_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n125,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(7),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n124_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n124,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(8),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n123_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n123,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(9),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n122_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n122,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(10),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n121_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n121,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(11),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n120_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n120,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(12),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n119_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n119,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(13),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n118_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n118,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(14),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n117_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n117,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(15),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n116_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n116,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(16),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n115_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n115,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(17),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n114_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n114,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(18),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n113_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n113,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(19),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n112_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n112,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(20),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n111_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n111,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(21),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n110_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n110,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(22),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n109_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n109,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(23),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n108_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n108,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(24),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n107_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n107,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(25),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n106_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n106,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(26),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n105_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n105,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(27),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n104_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n104,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(28),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n103_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n103,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(29),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n102_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n102,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(30),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n101_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n101,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(31),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n100_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n100,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(32),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n99_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n99,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(33),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n98_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n98,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(34),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n97_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n97,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(35),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n96_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n96,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(36),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n95_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n95,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(37),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n94_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n94,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(38),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n93_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n93,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(39),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n92_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n92,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(40),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n91_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n91,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(41),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n90_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n90,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(42),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n89_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n89,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(43),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n88_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n88,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(44),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n87_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n87,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(45),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n86_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n86,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(46),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n85_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n85,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(47),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n84_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n84,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(48),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n83_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n83,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(49),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n82_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n82,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(50),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n81_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n81,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(51),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n80_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n80,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(52),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n79_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n79,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(53),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n78_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n78,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(54),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n77_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n77,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(55),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n76_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n76,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(56),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n75_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n75,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(57),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n74_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n74,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(58),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n73_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n73,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(59),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n72_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n72,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(60),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n71_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n71,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(61),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n70_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n70,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(62),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n69_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n69,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(63),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n68_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n68,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(64),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n67_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n67,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(65),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n66_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n66,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(66),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n65_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n65,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(67),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n64_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n64,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(68),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n63_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n63,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(69),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n62_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n62,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(70),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n61_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n61,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(71),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n60_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n60,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(72),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n59_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n59,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(73),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n58_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n58,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(74),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n57_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n57,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(75),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n56_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n56,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(76),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n55_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n55,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(77),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n54_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n54,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(78),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n53_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n53,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(79),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n52_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n52,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(80),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n51_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n51,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(81),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n50_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n50,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(82),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n49_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n49,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(83),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n48_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n48,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(84),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n47_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n47,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(85),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n46_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n46,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(86),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n45_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n45,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(87),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n44_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n44,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(88),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n43_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n43,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(89),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n42_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n42,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(90),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n41_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n41,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(91),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n40_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n40,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(92),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n39_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n39,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(93),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n38_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n38,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(94),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n37_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n37,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(95),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n36_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n36,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(96),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n35_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n35,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(97),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n34_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n34,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(98),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n33_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n33,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(99),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n32_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n32,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(100),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n31_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n31,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(101),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n30_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n30,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(102),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n29_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n29,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(103),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n28_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n28,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(104),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n27_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n27,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(105),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n26_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n26,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(106),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n25_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n25,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(107),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n24_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n24,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(108),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n23_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n23,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(109),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n22_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n22,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(110),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n21_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n21,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(111),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n20_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n20,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(112),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n19_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n19,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(113),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n18_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n18,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(114),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n17_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n17,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(115),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n16_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n16,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(116),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n15_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n15,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(117),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n14_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n14,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(118),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n13_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n13,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(119),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n12_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n12,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(120),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n11_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n11,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(121),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n10_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n10,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(122),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n9_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n9,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(123),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n8_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n8,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(124),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n7_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n7,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(125),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n6_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n6,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(126),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gw_rd_data0/n5_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_rd_data0_n5,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(127),
  I1 => gw3_top_u_gwmc_top_gw_rd_data0_phy_rddata_valid_d1);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/n38_s2\: LUT3
generic map (
  INIT => X"41"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n38,
  I0 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n65,
  I1 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(1),
  I2 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(0));
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/n36_s2\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n36,
  I0 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n65,
  I1 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(3),
  I2 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n36_7);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/n35_s2\: LUT3
generic map (
  INIT => X"2C"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n35,
  I0 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(5),
  I1 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(4),
  I2 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n35_7);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/n13_s2\: LUT4
generic map (
  INIT => X"FC02"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n13,
  I0 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt\(3),
  I1 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt\(0),
  I2 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt\(1),
  I3 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt\(2));
\gw3_top/u_gwmc_top/gw_cmd0/n34_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => gw3_top_u_gwmc_top_gw_cmd0_n34,
  I0 => gw3_top_u_gwmc_top_gw_cmd0_n28,
  I1 => gw3_top_u_gwmc_top_gw_cmd0_n34_6,
  I2 => gw3_top_u_gwmc_top_gw_cmd0_n21_3);
\gw3_top/n169_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n169,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data_mask(15));
\gw3_top/n170_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n170,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data_mask(14));
\gw3_top/n171_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n171,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data_mask(13));
\gw3_top/n172_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n172,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data_mask(12));
\gw3_top/n173_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n173,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data_mask(11));
\gw3_top/n174_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n174,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data_mask(10));
\gw3_top/n175_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n175,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data_mask(9));
\gw3_top/n176_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n176,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data_mask(8));
\gw3_top/n177_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n177,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data_mask(7));
\gw3_top/n178_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n178,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data_mask(6));
\gw3_top/n179_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n179,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data_mask(5));
\gw3_top/n180_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n180,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data_mask(4));
\gw3_top/n181_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n181,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data_mask(3));
\gw3_top/n182_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n182,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data_mask(2));
\gw3_top/n183_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n183,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data_mask(1));
\gw3_top/n184_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_n184,
  I0 => gw3_top_eye_calib_start_r,
  I1 => wr_data_mask(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/n335_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n335,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.ZQCL\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n333_s2\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n333,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.ZQCL\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD\,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n336_8);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n241_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n241,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_rd_Z);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n955_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n955,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_IDLE\,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_ref_Z);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2179_s2\: LUT4
generic map (
  INIT => X"EFFF"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2179,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(1),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_7,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_filter_first_burst,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2102_10);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2588_s2\: LUT4
generic map (
  INIT => X"EFFF"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2588,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(3),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_7,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_filter_first_burst,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2511_10);
\gw3_top/u_eye_calib/n4102_s3\: LUT3
generic map (
  INIT => X"1F"
)
port map (
  F => gw3_top_u_eye_calib_n4102,
  I0 => \gw3_top_u_eye_calib_n_s.RD_BURST_22\,
  I1 => \gw3_top/u_eye_calib/eye_app_addr\(3),
  I2 => gw3_top_u_eye_calib_n4102_8);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1192_s1\: LUT3
generic map (
  INIT => X"9F"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1192,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(1),
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1190_s1\: LUT4
generic map (
  INIT => X"B4FF"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1190,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(2),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1191,
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(3),
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1189_s1\: LUT3
generic map (
  INIT => X"6F"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1189,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(4),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1189_6,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1187_s1\: LUT4
generic map (
  INIT => X"B4FF"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1187,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(5),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1188,
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(6),
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1033_s1\: LUT2
generic map (
  INIT => X"9"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1033,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt\(1));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1032_s1\: LUT3
generic map (
  INIT => X"E1"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1032,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt\(1),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt\(2));
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n161_s2\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n161,
  I0 => \gw3_top/u_gwmc_top/row_d\(13),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_act_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n175);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n162_s2\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n162,
  I0 => \gw3_top/u_gwmc_top/row_d\(12),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_act_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n175);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n163_s2\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n163,
  I0 => \gw3_top/u_gwmc_top/row_d\(11),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_act_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n175);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n165_s2\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n165,
  I0 => \gw3_top/u_gwmc_top/row_d\(9),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_act_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n175);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n166_s2\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n166,
  I0 => \gw3_top/u_gwmc_top/row_d\(8),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_act_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n175);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n167_s2\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n167,
  I0 => \gw3_top/u_gwmc_top/row_d\(7),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_act_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n175);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n168_s2\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n168,
  I0 => \gw3_top/u_gwmc_top/row_d\(6),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_act_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n175);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n169_s2\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n169,
  I0 => \gw3_top/u_gwmc_top/row_d\(5),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_act_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n175);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n170_s2\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n170,
  I0 => \gw3_top/u_gwmc_top/row_d\(4),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_act_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n175);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n171_s2\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n171,
  I0 => \gw3_top/u_gwmc_top/row_d\(3),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_act_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n175);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n172_s2\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n172,
  I0 => \gw3_top/u_gwmc_top/row_d\(2),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_act_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n175);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n173_s2\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n173,
  I0 => \gw3_top/u_gwmc_top/row_d\(1),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_act_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n175);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n174_s2\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n174,
  I0 => \gw3_top/u_gwmc_top/row_d\(0),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_act_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n175);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n176_s3\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n176,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_ref_Z,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_sre_Z);
\gw3_top/u_eye_calib/n4226_s1\: LUT4
generic map (
  INIT => X"FF80"
)
port map (
  F => gw3_top_u_eye_calib_n4226,
  I0 => gw3_top_u_eye_calib_eye_rdata_valid_rr,
  I1 => gw3_top_u_eye_calib_n4226_6,
  I2 => gw3_top_u_eye_calib_n4226_7,
  I3 => gw3_top_u_eye_calib_n4226_8);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/n59_s2\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n59,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_phy_dqs,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_start);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/n37_s1\: LUT3
generic map (
  INIT => X"E1"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n37,
  I0 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(1),
  I2 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(2));
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/n12_s1\: LUT4
generic map (
  INIT => X"FE01"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n12,
  I0 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt\(1),
  I2 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt\(2),
  I3 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt\(3));
\gw3_top/u_eye_calib/n5324_s4\: LUT3
generic map (
  INIT => X"1F"
)
port map (
  F => gw3_top_u_eye_calib_n5324_9,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_done_r,
  I1 => gw3_top_u_eye_calib_eye_calib_rmove_r,
  I2 => \gw3_top_u_eye_calib_c_s.WAIT_RMOVE\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbinnext_1_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbinnext\(1),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1122_s3\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1122,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/repeat_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/repeat_cnt\(0));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/c_s.RIGHT_MOVE_s3\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.RIGHT_MOVE_8\,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\(0),
  I2 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n93);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/c_s.CENTER_POSITION_s3\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.CENTER_POSITION_8\,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_done_ch\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_done_ch\(0),
  I2 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n_s.CENTER_POSITION\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/c_s.REQ_UPDATA_DQS_s3\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.REQ_UPDATA_DQS_8\,
  I0 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_updata_dqs_ack_r,
  I1 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n_s.REQ_UPDATA_DQS\);
\gw3_top/u_eye_calib/c_s.WR_CONTI_s3\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_eye_calib_c_s.WR_CONTI_8\,
  I0 => NN_4,
  I1 => \gw3_top_u_eye_calib_c_s.RD_CONTI_9\);
\gw3_top/u_eye_calib/c_s.WAIT_RMOVE_s3\: LUT3
generic map (
  INIT => X"FE"
)
port map (
  F => \gw3_top_u_eye_calib_c_s.WAIT_RMOVE_8\,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_done_r,
  I1 => gw3_top_u_eye_calib_eye_calib_rmove_r,
  I2 => \gw3_top_u_eye_calib_n_s.WAIT_RMOVE\);
\gw3_top/u_gwmc_top/gw_cmd0/next_waddr_2_s0\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \gw3_top/u_gwmc_top/gw_cmd0/next_waddr\(2),
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(0),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(1),
  I2 => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(2));
\gw3_top/u_gwmc_top/gw_cmd0/next_waddr_3_s0\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => \gw3_top/u_gwmc_top/gw_cmd0/next_waddr\(3),
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(0),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(1),
  I2 => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(2),
  I3 => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(3));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbinnext_0_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbinnext\(0),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\(3));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbinnext_1_s0\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbinnext\(1),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\(3),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/rbin\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1900_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1900,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].cal_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].cal_cnt\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1899_s0\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1899,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].cal_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].cal_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].cal_cnt\(2));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1898_s0\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1898,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].cal_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].cal_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].cal_cnt\(2),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].cal_cnt\(3));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1926_s0\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1926,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(2));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1954_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1954,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2309_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2309,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].cal_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].cal_cnt\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2308_s0\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2308,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].cal_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].cal_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].cal_cnt\(2));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2307_s0\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2307,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].cal_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].cal_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].cal_cnt\(2),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].cal_cnt\(3));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2335_s0\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2335,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(4),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(5));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2363_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2363,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2362_s0\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2362,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(2));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2361_s0\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2361,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(0),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(3));
\gw3_top/n39_s1\: LUT4
generic map (
  INIT => X"0E00"
)
port map (
  F => gw3_top_n39_4,
  I0 => \gw3_top_u_eye_calib_c_s.WR_CONTI\,
  I1 => \gw3_top_u_eye_calib_c_s.WR_BURST\,
  I2 => gw3_top_u_gwmc_top_gw_cmd0_full,
  I3 => NN_4);
\gw3_top/n41_s1\: LUT4
generic map (
  INIT => X"B200"
)
port map (
  F => gw3_top_n41_4,
  I0 => \gw3_top/u_eye_calib/cnt\(1),
  I1 => \gw3_top/u_eye_calib/cnt\(0),
  I2 => \gw3_top/u_eye_calib/cnt\(2),
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n42_s1\: LUT4
generic map (
  INIT => X"7C00"
)
port map (
  F => gw3_top_n42_4,
  I0 => \gw3_top/u_eye_calib/cnt\(2),
  I1 => \gw3_top/u_eye_calib/cnt\(1),
  I2 => \gw3_top/u_eye_calib/cnt\(0),
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n43_s1\: LUT4
generic map (
  INIT => X"D000"
)
port map (
  F => gw3_top_n43_4,
  I0 => \gw3_top/u_eye_calib/cnt\(0),
  I1 => \gw3_top/u_eye_calib/cnt\(1),
  I2 => gw3_top_eye_calib_start_r,
  I3 => \gw3_top/u_eye_calib/cnt\(2));
\gw3_top/n44_s1\: LUT4
generic map (
  INIT => X"6800"
)
port map (
  F => gw3_top_n44_4,
  I0 => \gw3_top/u_eye_calib/cnt\(1),
  I1 => \gw3_top/u_eye_calib/cnt\(0),
  I2 => \gw3_top/u_eye_calib/cnt\(2),
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n45_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_n45_4,
  I0 => \gw3_top/u_eye_calib/cnt\(0),
  I1 => \gw3_top/u_eye_calib/cnt\(2));
\gw3_top/n48_s1\: LUT3
generic map (
  INIT => X"9E"
)
port map (
  F => gw3_top_n48_4,
  I0 => \gw3_top/u_eye_calib/cnt\(1),
  I1 => \gw3_top/u_eye_calib/cnt\(2),
  I2 => \gw3_top/u_eye_calib/cnt\(0));
\gw3_top/n49_s1\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => gw3_top_n49_4,
  I0 => \gw3_top/u_eye_calib/cnt\(1),
  I1 => \gw3_top/u_eye_calib/cnt\(2),
  I2 => \gw3_top/u_eye_calib/cnt\(0));
\gw3_top/n56_s1\: LUT4
generic map (
  INIT => X"3A00"
)
port map (
  F => gw3_top_n56_4,
  I0 => \gw3_top/u_eye_calib/cnt\(0),
  I1 => \gw3_top/u_eye_calib/cnt\(2),
  I2 => \gw3_top/u_eye_calib/cnt\(1),
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n57_s1\: LUT4
generic map (
  INIT => X"C500"
)
port map (
  F => gw3_top_n57_4,
  I0 => \gw3_top/u_eye_calib/cnt\(2),
  I1 => \gw3_top/u_eye_calib/cnt\(1),
  I2 => \gw3_top/u_eye_calib/cnt\(0),
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n59_s1\: LUT3
generic map (
  INIT => X"D0"
)
port map (
  F => gw3_top_n59_4,
  I0 => \gw3_top/u_eye_calib/cnt\(2),
  I1 => \gw3_top/u_eye_calib/cnt\(1),
  I2 => gw3_top_eye_calib_start_r);
\gw3_top/n60_s1\: LUT4
generic map (
  INIT => X"B200"
)
port map (
  F => gw3_top_n60_4,
  I0 => \gw3_top/u_eye_calib/cnt\(1),
  I1 => \gw3_top/u_eye_calib/cnt\(2),
  I2 => \gw3_top/u_eye_calib/cnt\(0),
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n73_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => gw3_top_n73_4,
  I0 => \gw3_top/u_eye_calib/cnt\(1),
  I1 => gw3_top_eye_calib_start_r,
  I2 => \gw3_top/u_eye_calib/cnt\(2));
\gw3_top/n83_s1\: LUT4
generic map (
  INIT => X"3E00"
)
port map (
  F => gw3_top_n83_4,
  I0 => \gw3_top/u_eye_calib/cnt\(2),
  I1 => \gw3_top/u_eye_calib/cnt\(1),
  I2 => \gw3_top/u_eye_calib/cnt\(0),
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n93_s1\: LUT4
generic map (
  INIT => X"D000"
)
port map (
  F => gw3_top_n93_4,
  I0 => \gw3_top/u_eye_calib/cnt\(2),
  I1 => \gw3_top/u_eye_calib/cnt\(0),
  I2 => gw3_top_eye_calib_start_r,
  I3 => \gw3_top/u_eye_calib/cnt\(1));
\gw3_top/n97_s1\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => gw3_top_n97_4,
  I0 => \gw3_top/u_eye_calib/cnt\(0),
  I1 => \gw3_top/u_eye_calib/cnt\(1),
  I2 => gw3_top_n59_4);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n893_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n893,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRTW_cnt\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRTW_cnt\(1));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n901_s1\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n901_4,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTR_cnt\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTR_cnt\(1),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTR_cnt\(2));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/cmd_accept_Z_s0\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_Z_3,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_filter_w,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_filter_r);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/cmd_accept_sre_Z_s0\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_sre_Z,
  I0 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_refresh_request_Z,
  I1 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_sre_request_Z);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/act_one_bank_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_act_one_bank,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt\(1),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt\(2),
  I3 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt\(3));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1330_s1\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_4,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WP2AR\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WP2AW\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WP2REF\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WP2SRE\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1330_s3\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_6,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_RP2AR\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_RP2AW\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_RP2REF\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_RP2SRE\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1330_s4\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_7,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRAS_cnt\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRAS_cnt\(1),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRTP_cnt\(0),
  I3 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRTP_cnt\(1));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1347_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1347_4,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_RP2SRE\,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_7);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/n26_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n26_4,
  I0 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt\(2),
  I1 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt\(3));
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f_0_s3\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_raddr_f_0,
  I0 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wr_buf_empt,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z,
  I2 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(0));
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/n24_s1\: LUT4
generic map (
  INIT => X"7000"
)
port map (
  F => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24_4,
  I0 => gw3_top_u_gwmc_top_gw_wr_data0_wr_buf_full_r,
  I1 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wr_buf_full,
  I2 => gw3_top_u_gwmc_top_gw_wr_data0_app_wdf_wren_r,
  I3 => gw3_top_u_gwmc_top_gw_wr_data0_app_wdf_end_r);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wfull_val_s1\: LUT3
generic map (
  INIT => X"90"
)
port map (
  F => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wfull_val_4,
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(2),
  I1 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(2),
  I2 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wfull_val_5);
\gw3_top/u_ddr_phy_top/mux_odt_1_s1\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => gw3_top_u_ddr_phy_top_mux_odt_1,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_odt_d2\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_odt_d1\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_odt_pre\(1));
\gw3_top/u_ddr_phy_top/n264_s1\: LUT4
generic map (
  INIT => X"0F77"
)
port map (
  F => gw3_top_u_ddr_phy_top_n264_4,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/taa_rmove\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_rmove\(1),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/n265_s1\: LUT4
generic map (
  INIT => X"0F77"
)
port map (
  F => gw3_top_u_ddr_phy_top_n265_4,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/taa_rmove\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_rmove\(0),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/n267_s1\: LUT4
generic map (
  INIT => X"0F77"
)
port map (
  F => gw3_top_u_ddr_phy_top_n267_4,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/taa_rdir\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_rdir\(0),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/n1036_s1\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => gw3_top_u_ddr_phy_top_n1036_4,
  I0 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_tus_pulse,
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_tus_pulse_r,
  I2 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_tus_pulse_rr,
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_uddcntln);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/n305_s1\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n305_4,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(5),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(6),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(7));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/n305_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n305_5,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(2),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(3));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/n315_s1\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n315_4,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(12),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(13),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(14),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(15));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/n315_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_n315_5,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(8),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(9),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(10),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq_p\(11));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wfull_val_s1\: LUT4
generic map (
  INIT => X"001F"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_4,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n295\,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(0),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_8,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_9);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wfull_val_s2\: LUT4
generic map (
  INIT => X"6100"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_5,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(0),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n295\,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq2_rptr\(0),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_10);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wfull_val_s3\: LUT4
generic map (
  INIT => X"B77E"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_6,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(3),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_11,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_12,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wbinnext_3);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wfull_val_s4\: LUT4
generic map (
  INIT => X"DEB7"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_7,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq2_rptr\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq2_rptr\(5),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbinnext\(4),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbinnext\(5));
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n171_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n171_4,
  I0 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_done_Z,
  I1 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_rr);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n125_s1\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n125_4,
  I0 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n128_6,
  I1 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n153_38,
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(7));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n126_s1\: LUT4
generic map (
  INIT => X"EF10"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n126_4,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(4),
  I2 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n128_6,
  I3 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(6));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n127_s1\: LUT3
generic map (
  INIT => X"B4"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n127_4,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(4),
  I1 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n128_6,
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(5));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n130_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n130_4,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(1));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n319_s1\: LUT4
generic map (
  INIT => X"4100"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n319_4,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(7),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(3),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(4),
  I3 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.CENTER_POSITION\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n319_s2\: LUT4
generic map (
  INIT => X"9009"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n319_5,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(3),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(5),
  I3 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(6));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n319_s3\: LUT4
generic map (
  INIT => X"9009"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n319_6,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(4),
  I3 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(5));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n319_s4\: LUT4
generic map (
  INIT => X"9009"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n319_7,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(2),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(6),
  I3 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(7));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n337_s1\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n337_4,
  I0 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n340_6,
  I1 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n365_38,
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(15));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n338_s1\: LUT4
generic map (
  INIT => X"EF10"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n338_4,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(13),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(12),
  I2 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n340_6,
  I3 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(14));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n339_s1\: LUT3
generic map (
  INIT => X"B4"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n339_4,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(12),
  I1 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n340_6,
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(13));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n342_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n342_4,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(8),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(9));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n531_s1\: LUT4
generic map (
  INIT => X"4100"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n531_4,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(7),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(5),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(6),
  I3 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.CENTER_POSITION\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n531_s2\: LUT4
generic map (
  INIT => X"9009"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n531_5,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(2),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(6),
  I3 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(7));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n531_s3\: LUT4
generic map (
  INIT => X"9009"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n531_6,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(3),
  I3 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(4));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n531_s4\: LUT4
generic map (
  INIT => X"9009"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n531_7,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(3),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(4),
  I3 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(5));
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n129_s1\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n129_4,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(9),
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n104,
  I2 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n129_5,
  I3 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n129_6);
\gw3_top/u_ddr_phy_top/u_ddr_init/n336_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n336_5,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.ZQCL\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n336_s3\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n336_6,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_read_cmd,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.BURST_MODE_RECOVER\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n339_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n339_4,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE1\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n339_s2\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n339_5,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/repeat_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/repeat_cnt\(1),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n446_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n446_5,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR2\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE2\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1017_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1017_4,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_WAIT\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_DIS_WAIT\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1017_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1017_5,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD_WAIT\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD_WAIT\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE_WAIT\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1017_s3\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1017_6,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS_WAIT\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WAIT\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_HOLD\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1364_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1364,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS_WAIT\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_DONE_24\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1808_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1808_4,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_reg_d\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[1].hold_reg_d\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1808_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1808_5,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_reg_d\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[1].hold_reg_d\(3),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_reg_d\(4),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[1].hold_reg_d\(5));
\gw3_top/u_ddr_phy_top/u_ddr_init/n3128_s1\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n3128,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(2));
\gw3_top/u_ddr_phy_top/u_ddr_init/n3128_s2\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n3128_5,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].cal_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].cal_cnt\(2),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].cal_cnt\(3),
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].read_cal_done\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2028_s1\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2028_4,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(7),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(8),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(9),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(6));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2028_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2028_5,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(4),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(5));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2083_s1\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2083_4,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(7),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(8),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(9),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(6));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2083_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2083_5,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(4),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(5));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2203_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2203,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n3132_s1\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n3132,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(4),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(5));
\gw3_top/u_ddr_phy_top/u_ddr_init/n3132_s2\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n3132_5,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].cal_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].cal_cnt\(2),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].cal_cnt\(3),
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].read_cal_done\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2437_s1\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2437_4,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(17),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(18),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(19),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(16));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2437_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2437_5,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(10),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(11),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(14),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(15));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2492_s1\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2492_4,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(17),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(18),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(19),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(16));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2492_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2492_5,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(10),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(11),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(14),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(15));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2693_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2693_5,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(2),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD_WAIT\);
\gw3_top/u_ddr_phy_top/ddr_sync/n92_s3\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n92_6,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(8),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(9),
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(10),
  I3 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(11));
\gw3_top/u_ddr_phy_top/ddr_sync/n92_s4\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n92_7,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(4),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(5),
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(6),
  I3 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(7));
\gw3_top/u_ddr_phy_top/ddr_sync/n92_s5\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n92_8,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(2),
  I3 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(3));
\gw3_top/u_eye_calib/n4139_s3\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => gw3_top_u_eye_calib_n4139_6,
  I0 => gw3_top_u_gwmc_top_gw_cmd0_full,
  I1 => \gw3_top_u_eye_calib_n_s.RD_BURST_22\,
  I2 => gw3_top_u_eye_calib_n4139_7);
\gw3_top/u_eye_calib/n4301_s29\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_eye_calib_n4301_32,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(96),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(17),
  I2 => gw3_top_u_eye_calib_n4301_36,
  I3 => gw3_top_u_eye_calib_n4301_57);
\gw3_top/u_eye_calib/n4301_s30\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4301_33,
  I0 => gw3_top_u_eye_calib_n4301_38,
  I1 => gw3_top_u_eye_calib_n4301_39,
  I2 => gw3_top_u_eye_calib_n4301_40,
  I3 => gw3_top_u_eye_calib_n4301_41);
\gw3_top/u_eye_calib/n4301_s31\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4301_34,
  I0 => gw3_top_u_eye_calib_n4301_42,
  I1 => gw3_top_u_eye_calib_n4301_43,
  I2 => gw3_top_u_eye_calib_n4301_44,
  I3 => gw3_top_u_eye_calib_n4301_45);
\gw3_top/u_eye_calib/n4301_s32\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_eye_calib_n4301_35,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(115),
  I1 => gw3_top_u_eye_calib_n4301_46,
  I2 => gw3_top_u_eye_calib_n4301_47,
  I3 => gw3_top_u_eye_calib_n4301_48);
\gw3_top/u_eye_calib/n4367_s21\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_eye_calib_n4367_24,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(48),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(112),
  I2 => gw3_top_u_eye_calib_n4367_27,
  I3 => gw3_top_u_eye_calib_n4367_41);
\gw3_top/u_eye_calib/n4367_s22\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => gw3_top_u_eye_calib_n4367_25,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(55),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(115),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(119),
  I3 => gw3_top_u_eye_calib_n4301_36);
\gw3_top/u_eye_calib/n4367_s23\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4367_26,
  I0 => gw3_top_u_eye_calib_n4367_43,
  I1 => gw3_top_u_eye_calib_n4367_30,
  I2 => gw3_top_u_eye_calib_n4367_31,
  I3 => gw3_top_u_eye_calib_n4367_32);
\gw3_top/u_eye_calib/n4433_s29\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4433_32,
  I0 => gw3_top_u_eye_calib_n4301_39,
  I1 => gw3_top_u_eye_calib_n4433_34,
  I2 => gw3_top_u_eye_calib_n4433_35,
  I3 => gw3_top_u_eye_calib_n4433_36);
\gw3_top/u_eye_calib/n4433_s30\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4433_33,
  I0 => gw3_top_u_eye_calib_n4433_37,
  I1 => gw3_top_u_eye_calib_n4433_38,
  I2 => gw3_top_u_eye_calib_n4433_39,
  I3 => gw3_top_u_eye_calib_n4433_43);
\gw3_top/u_eye_calib/n4499_s33\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4499,
  I0 => gw3_top_u_eye_calib_n4301_46,
  I1 => gw3_top_u_eye_calib_n4697_40,
  I2 => gw3_top_u_eye_calib_n4499_38,
  I3 => gw3_top_u_eye_calib_n4499_39);
\gw3_top/u_eye_calib/n4565_s33\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4565,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(48),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(112),
  I2 => gw3_top_u_eye_calib_n4565_38,
  I3 => gw3_top_u_eye_calib_n4565_39);
\gw3_top/u_eye_calib/n4565_s34\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_eye_calib_n4565_37,
  I0 => gw3_top_u_eye_calib_n4367_43,
  I1 => gw3_top_u_eye_calib_n4433_32,
  I2 => gw3_top_u_eye_calib_n4565_40);
\gw3_top/u_eye_calib/n4697_s37\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4697_40,
  I0 => gw3_top_u_eye_calib_n4301_42,
  I1 => gw3_top_u_eye_calib_n4697_44,
  I2 => gw3_top_u_eye_calib_n4697_45,
  I3 => gw3_top_u_eye_calib_n4697_46);
\gw3_top/u_eye_calib/n4697_s38\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4697_41,
  I0 => gw3_top_u_eye_calib_n4697_47,
  I1 => gw3_top_u_eye_calib_n4301_43,
  I2 => gw3_top_u_eye_calib_n4697_48,
  I3 => gw3_top_u_eye_calib_n4697_49);
\gw3_top/u_eye_calib/n4697_s39\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4697_42,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(85),
  I1 => gw3_top_u_eye_calib_n4433_35,
  I2 => gw3_top_u_eye_calib_n4499_45,
  I3 => gw3_top_u_eye_calib_n4697_50);
\gw3_top/u_eye_calib/n4697_s40\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4697_43,
  I0 => gw3_top_u_eye_calib_n4301_47,
  I1 => gw3_top_u_eye_calib_n4367_30,
  I2 => gw3_top_u_eye_calib_n4433_37,
  I3 => gw3_top_u_eye_calib_n4565_38);
\gw3_top/u_eye_calib/n4857_s33\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4857_36,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(95),
  I1 => gw3_top_u_eye_calib_n4857_40,
  I2 => gw3_top_u_eye_calib_n4857_41,
  I3 => gw3_top_u_eye_calib_n4857_42);
\gw3_top/u_eye_calib/n4857_s34\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_eye_calib_n4857_37,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(105),
  I1 => gw3_top_u_eye_calib_n4857_43);
\gw3_top/u_eye_calib/n4857_s35\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => gw3_top_u_eye_calib_n4857_38,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(58),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(60),
  I2 => gw3_top_u_eye_calib_n4857_44);
\gw3_top/u_eye_calib/n4857_s36\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4857_39,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(8),
  I1 => gw3_top_u_eye_calib_n4857_53,
  I2 => gw3_top_u_eye_calib_n4857_46,
  I3 => gw3_top_u_eye_calib_n4857_47);
\gw3_top/u_eye_calib/n4923_s33\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4923_36,
  I0 => gw3_top_u_eye_calib_n4857_38,
  I1 => gw3_top_u_eye_calib_n4923_39,
  I2 => gw3_top_u_eye_calib_n4923_40,
  I3 => gw3_top_u_eye_calib_n4923_41);
\gw3_top/u_eye_calib/n4923_s34\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4923_37,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(8),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(9),
  I2 => gw3_top_u_eye_calib_n4923_42,
  I3 => gw3_top_u_eye_calib_n4923_43);
\gw3_top/u_eye_calib/n4923_s35\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4923_38,
  I0 => gw3_top_u_eye_calib_n4923_44,
  I1 => gw3_top_u_eye_calib_n4923_63,
  I2 => gw3_top_u_eye_calib_n4923_46,
  I3 => gw3_top_u_eye_calib_n4923_47);
\gw3_top/u_eye_calib/n4989_s50\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4989_53,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(28),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(94),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(95),
  I3 => gw3_top_u_eye_calib_n4857_41);
\gw3_top/u_eye_calib/n4989_s51\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4989_54,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(63),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(127),
  I2 => gw3_top_u_eye_calib_n4989_57,
  I3 => gw3_top_u_eye_calib_n4989_58);
\gw3_top/u_eye_calib/n5055_s33\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_eye_calib_n5055,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(60),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(124),
  I2 => gw3_top_u_eye_calib_n5055_38,
  I3 => gw3_top_u_eye_calib_n5055_39);
\gw3_top/u_eye_calib/n5121_s33\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n5121_36,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(60),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(124),
  I2 => gw3_top_u_eye_calib_n5121_38,
  I3 => gw3_top_u_eye_calib_n5253_36);
\gw3_top/u_eye_calib/n5121_s34\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n5121_37,
  I0 => gw3_top_u_eye_calib_n4857_37,
  I1 => gw3_top_u_eye_calib_n5121_50,
  I2 => gw3_top_u_eye_calib_n5121_48,
  I3 => gw3_top_u_eye_calib_n5121_41);
\gw3_top/u_eye_calib/n5253_s33\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_eye_calib_n5253_36,
  I0 => gw3_top_u_eye_calib_n5253_38,
  I1 => gw3_top_u_eye_calib_n5253_39,
  I2 => gw3_top_u_eye_calib_n5253_40);
\gw3_top/u_eye_calib/n5253_s34\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n5253_37,
  I0 => gw3_top_u_eye_calib_n5055_40,
  I1 => gw3_top_u_eye_calib_n5121_50,
  I2 => gw3_top_u_eye_calib_n5253_41,
  I3 => gw3_top_u_eye_calib_n5253_42);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1967_s21\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1967_27,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(2));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1967_s22\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1967_28,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_read_line3,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(2));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1968_s20\: LUT4
generic map (
  INIT => X"0A0C"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1968_24,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(2),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(2),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n1953);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1968_s21\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1968_25,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n1968_26,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_read_line3,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n1953_7);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1969_s19\: LUT4
generic map (
  INIT => X"0A0C"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1969_23,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(2),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(2),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1969_s20\: LUT4
generic map (
  INIT => X"CAAC"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1969_24,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_read_line3,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1968_26,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(2),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1970_s20\: LUT4
generic map (
  INIT => X"ACCA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1970_24,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_read_line3,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1968_26,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(2),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n1967_29);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1970_s21\: LUT4
generic map (
  INIT => X"35F3"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1970_25,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(3),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(2),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n1967_29);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2376_s20\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2376_26,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(3));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2376_s21\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2376_27,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n2376_30,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_read_line3,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(3));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2377_s20\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2377_24,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n2377_26,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_read_line3,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2362);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2377_s21\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2377_25,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n2377_27,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2376_30,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(2));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2378_s19\: LUT4
generic map (
  INIT => X"CAAC"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2378_23,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_read_line3,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2377_26,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(2),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2378_s20\: LUT4
generic map (
  INIT => X"FDC1"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2378_24,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(2),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(1),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2379_25);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2379_s20\: LUT4
generic map (
  INIT => X"ACCA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2379_24,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_read_line3,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2377_26,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(2),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2379_26);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2379_s21\: LUT4
generic map (
  INIT => X"35F3"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2379_25,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(3),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(2),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2379_26);
\gw3_top/u_gwmc_top/gw_cmd0/cmd_empty_s4\: LUT4
generic map (
  INIT => X"BED7"
)
port map (
  F => gw3_top_u_gwmc_top_gw_cmd0_cmd_empty_6,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(0),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(1),
  I2 => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(1),
  I3 => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(0));
\gw3_top/u_gwmc_top/gw_cmd0/cmd_empty_s5\: LUT4
generic map (
  INIT => X"0041"
)
port map (
  F => gw3_top_u_gwmc_top_gw_cmd0_cmd_empty_7,
  I0 => gw3_top_u_gwmc_top_gw_cmd0_app_en_rr,
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(3),
  I2 => \gw3_top/u_gwmc_top/gw_cmd0/next_raddr\(3),
  I3 => gw3_top_u_gwmc_top_gw_cmd0_cmd_empty_10);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted_7_s4\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_7_9,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_act_Z,
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch\(2));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_acted_3_s4\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_bank_acted_3_9,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/bank_latch\(2),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_act_Z);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt_3_s4\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_11,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_act_one_bank,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_12,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_18);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt_3_s5\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_10,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_REF\,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_act_one_bank,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_SREI_39\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_REF_38\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTP_cnt_2_s4\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tWTP_cnt_2,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTP_cnt\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTP_cnt\(1),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTP_cnt\(2));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt_2_s4\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tCKESR_cnt_2,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt\(1),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt\(2));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt_7_s5\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tCKESR_cnt_2,
  I1 => NN_3,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SREE\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt_7_s3\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_gen[0].cor_cnt_7\,
  I0 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.RIGHT_MOVE\,
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_valid_rrr\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_timer_cnt0_7,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(8),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(9),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n1034_6);
\gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s6\: LUT4
generic map (
  INIT => X"E0C0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_11,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.IDLE\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN_23\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN_24\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_23\);
\gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt_9_s4\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_rburst_cnt_9_9,
  I0 => NN_1,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_filter_first_burst);
\gw3_top/u_ddr_phy_top/ddr_sync/flag_d_1_s12\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_1_18,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync\(3),
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_4_18);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n_s.REQ_UPDATA_DLL_s7\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n_s.REQ_UPDATA_DLL_11\,
  I0 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.WAIT_DLL_LOCK\,
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_dll_lock_rr,
  I2 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir\(0),
  I3 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir\(1));
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n_s.REQ_UPDATA_DLL_s8\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n_s.REQ_UPDATA_DLL_12\,
  I0 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.UPDATA_DQS\,
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_updata_dqs_finished_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_init_complete_r,
  I3 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.IDLE\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s20\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_24\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_23\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_34\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_36\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_28\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s21\: LUT4
generic map (
  INIT => X"B0BB"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_25\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_29\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.XPR_WAIT\,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_repeat_done,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR_WAIT\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_s19\: LUT4
generic map (
  INIT => X"BF00"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_23\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(2),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_24\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_25\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.ZQCL_WAIT\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.ZQCL_s21\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_25\,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_repeat_done,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR_WAIT\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.IDLE_s19\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_23\,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_ddr_init_st_Z,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN_24\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_25\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.IDLE_s20\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_24\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_23\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_34\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_28\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.CKE_EN_s19\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN_23\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.RESET_WAIT\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN_25\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.CKE_EN_s20\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN_24\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(6),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(7),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(3));
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.EYE_SCAN_s22\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.EYE_SCAN_26\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_36\,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_done_r);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s14\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_18\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_21\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_22\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_23\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_24\);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s15\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_19\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_WAIT\,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2693_9,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_25\);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s16\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_20\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE_22\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_RECHECK_DQ\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_WRITE_CMD_s18\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_22\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_26\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_27\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_WRITE_CMD_s19\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_23\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD_WAIT\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WAIT_23\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_WRITE_CMD_s20\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_24\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE_22\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_READ_CMD_s17\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_21\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_24\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_READ_CMD_s18\: LUT3
generic map (
  INIT => X"0D"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_22\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_25\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RBURST_CHECK_21\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RSEL_ADJ\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_READ_CMD_s19\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_23\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WAIT_23\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_26\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_27\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_ACTIVE_CMD_s17\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_21\,
  I0 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_done_r,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_IDLE\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_ACTIVE_CMD_s18\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_22\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_26\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_PRECHARGE_s19\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_PRECHARGE_23\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/data_calib_done\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/data_calib_done\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_RBURST_CHECK_s17\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RBURST_CHECK_21\,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_read_cmd_wait_ov,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RBURST_CHECK_22\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RBURST_CHECK_23\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_RSEL_ADJ_s17\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RSEL_ADJ_21\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2693_6,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_24\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RSEL_ADJ_22\);
\gw3_top/u_eye_calib/n_s.WR_BURST_s7\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \gw3_top_u_eye_calib_n_s.WR_BURST_11\,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_done_r,
  I1 => \gw3_top_u_eye_calib_c_s.WAIT_RMOVE\,
  I2 => gw3_top_u_eye_calib_eye_calib_rmove_r);
\gw3_top/u_eye_calib/n_s.WR_BURST_s8\: LUT4
generic map (
  INIT => X"BF00"
)
port map (
  F => \gw3_top_u_eye_calib_n_s.WR_BURST_12\,
  I0 => gw3_top_u_gwmc_top_gw_cmd0_full,
  I1 => NN_4,
  I2 => \gw3_top_u_eye_calib_n_s.RD_BURST_22\,
  I3 => \gw3_top_u_eye_calib_c_s.WR_BURST\);
\gw3_top/u_eye_calib/n_s.RD_BURST_s12\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \gw3_top_u_eye_calib_n_s.RD_BURST\,
  I0 => gw3_top_u_gwmc_top_gw_cmd0_full,
  I1 => NN_4,
  I2 => \gw3_top_u_eye_calib_c_s.WR_CONTI\);
\gw3_top/u_ddr_phy_top/ddr_sync/flag_d_0_s12\: LUT4
generic map (
  INIT => X"4CF0"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_0_17,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_3_17,
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_0_20,
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_pause,
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_uddcntln);
\gw3_top/u_ddr_phy_top/ddr_sync/flag_d_0_s13\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_0_18,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync\(5),
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_stop_d,
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync\(3));
\gw3_top/u_ddr_phy_top/ddr_sync/flag_d_0_s14\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_0_19,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_stop_d,
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_4_18);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s33\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_37\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_50\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_40\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_41\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_52\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s34\: LUT4
generic map (
  INIT => X"000B"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_38\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_43\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_W2R_40\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_R2W\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_44\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_READ_s33\: LUT4
generic map (
  INIT => X"0B00"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_READ_37\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_READ_39\,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_w_7,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_50\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_40\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_READ_s34\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_READ_38\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_44\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_41\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_READ_40\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_IDLE_s31\: LUT4
generic map (
  INIT => X"00F8"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_IDLE_35\,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7_13,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_42\,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1022,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_updata_dqs_req_r);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_IDLE_s32\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_IDLE_36\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_POWERON\,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_init_done_r,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_UPDATA_DQS_WAITE\,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_updata_dqs_finished_r);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_REF_s34\: LUT4
generic map (
  INIT => X"0007"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_REF_38\,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_9,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WP2REF\,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1347_6,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_REF_39\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s35\: LUT4
generic map (
  INIT => X"0007"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_SREI_39\,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_9,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WP2SRE\,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1347_4,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_SREI_40\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_ACT_WR_s36\: LUT4
generic map (
  INIT => X"00F4"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_WR_40\,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_y_5,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT_WR\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_R2W_36\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_WR_42\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_ACT_WR_s37\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_WR_41\,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_7,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_RP2AW\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WP2AW\,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_9);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_ACT_RD_s35\: LUT4
generic map (
  INIT => X"0700"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_RD_39\,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_9,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WP2AR\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_RD_40\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_RD_41\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WP2REF_s32\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2REF_36\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_READ_38\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_40\,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_9);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_W2R_s33\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_W2R_37\,
  I0 => gw3_top_u_gwmc_top_gw_cmd0_pchg,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_R2W_36\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WRITE\,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_y_5);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WP2AR_s32\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2AR_36\,
  I0 => gw3_top_u_gwmc_top_gw_cmd0_pchg,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_W2R_40\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2AR_39\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_RP2REF_s32\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_RP2REF_36\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_READ_38\,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_7,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_18);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_R2W_s32\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_R2W_36\,
  I0 => gw3_top_u_gwmc_top_gw_cmd0_cmd_empty_Z,
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/cmd_buf_dou\(28));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_R2W_s34\: LUT4
generic map (
  INIT => X"BF00"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_R2W_38\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_44\,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n893,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_37\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_R2W\);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ODT_WAIT_s14\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_WAIT_18\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_WAIT\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_21\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_22\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE_22\);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ADJ_DQS_s14\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ADJ_DQS_18\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/edge_pos\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/edge_pos\(1));
\gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_5_s13\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_5_17,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/count\(2),
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_5_19,
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_0_18,
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_5_20);
\gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_5_s14\: LUT4
generic map (
  INIT => X"F100"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_5_18,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync\(3),
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_3_17,
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_stop_d,
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_4_18);
\gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_4_s14\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_4_18,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_pause,
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_ready,
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_uddcntln,
  I3 => \gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync\(5));
\gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_3_s13\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_3_17,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/count\(2),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/count\(1),
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/count\(0));
\gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_2_s14\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_2_18,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_lock_d2,
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_2_23,
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_2_20);
\gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_0_s13\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_0_17,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_0_18,
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_0_18,
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_ready);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n193_s25\: LUT4
generic map (
  INIT => X"FE00"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n193_37,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(3),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(1),
  I3 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(4));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n405_s25\: LUT4
generic map (
  INIT => X"FE00"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n405_37,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(3),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(1),
  I3 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(4));
\gw3_top/u_ddr_phy_top/ddr_sync/flag_d_1_s14\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_1_20,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_5,
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_2_23);
\gw3_top/u_ddr_phy_top/ddr_sync/flag_d_1_s15\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_1_21,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_ready,
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_uddcntln,
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_1_23);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next_3_s4\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_rbin_next_3,
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(2),
  I1 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(1),
  I2 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_raddr_f_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next_2_s4\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_2,
  I0 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_Full,
  I1 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(0),
  I2 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n24_4);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next_3_s4\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_3,
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(1),
  I1 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(2));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbinnext_2_s4\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wbinnext_2,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(1));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbinnext_3_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wbinnext_3,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(2),
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n295\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbinnext_4_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wbinnext_4,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(2),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(3));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbinnext_0_s4\: LUT4
generic map (
  INIT => X"001F"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_rbinnext_0_8\,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I1 => gw3_top_eye_calib_start_r,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_empty\(1),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_empty\(0));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbinnext_0_s4\: LUT4
generic map (
  INIT => X"001F"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_rbinnext_0_8\,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I1 => gw3_top_eye_calib_start_r,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_empty\(0),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_empty\(1));
\gw3_top/u_eye_calib/col1_3_s4\: LUT4
generic map (
  INIT => X"0A0C"
)
port map (
  F => gw3_top_u_eye_calib_col1_3_7,
  I0 => \gw3_top_u_eye_calib_n_s.RD_BURST_22\,
  I1 => \gw3_top_u_eye_calib_c_s.RD_CONTI\,
  I2 => gw3_top_u_gwmc_top_gw_cmd0_full,
  I3 => \gw3_top_u_eye_calib_c_s.RD_BURST\);
\gw3_top/u_eye_calib/n4100_s5\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_eye_calib_n4100,
  I0 => \gw3_top/u_eye_calib/eye_app_addr\(4),
  I1 => \gw3_top/u_eye_calib/eye_app_addr\(3));
\gw3_top/u_eye_calib/n3947_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_eye_calib_n3947,
  I0 => \gw3_top/u_eye_calib/timeout\(0),
  I1 => \gw3_top/u_eye_calib/timeout\(1),
  I2 => \gw3_top/u_eye_calib/timeout\(2));
\gw3_top/u_eye_calib/n3945_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_eye_calib_n3945,
  I0 => \gw3_top/u_eye_calib/timeout\(4),
  I1 => gw3_top_u_eye_calib_n3946);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n329_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n329_6,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(2));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n365_s26\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n365_38,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(14),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(13),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(12));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n365_s27\: LUT4
generic map (
  INIT => X"0007"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n365_39,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(9),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(8),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(10),
  I3 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(11));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n153_s26\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n153_38,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(6),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(5),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(4));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n153_s27\: LUT4
generic map (
  INIT => X"0007"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n153_39,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(2),
  I3 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(3));
\gw3_top/u_eye_calib/n4198_s3\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_eye_calib_n4198,
  I0 => \gw3_top/u_eye_calib/cnt_r\(0),
  I1 => \gw3_top/u_eye_calib/cnt_r\(1),
  I2 => \gw3_top/u_eye_calib/cnt_r\(2));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2618_s3\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2618_7,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt\(2),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK_WAIT1\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2618_s4\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2618_8,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt\(2));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2463_s3\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2463,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(10),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(11));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2461_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2461_7,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(10),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(11),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(12),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(13));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2459_s3\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2459_7,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(14),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(15),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2461_7);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2457_s3\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2457,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(17),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2458_9);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2408_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2408,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(10),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(11));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2406_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2406,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(10),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(11),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(12),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(13));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2404_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2404,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(14),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(15),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2406);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2402_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2402,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(17),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2403);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2209_s3\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2209_7,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt\(2),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK_WAIT1\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2209_s4\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2209_8,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt\(2));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2054_s3\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2054,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2052_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2052_7,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(2),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(3));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2050_s3\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2050_7,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(5),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2052_7);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2048_s3\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2048,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(7),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2049_9);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1999_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1999,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1997_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1997,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(2),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(3));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1995_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1995,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(5),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n1997);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1993_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1993,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(7),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1994);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1749_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1749,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(2));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1747_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1747,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1748);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1336_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1336,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(2));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1097_s4\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1097_8,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(2));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1096_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1096_8,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(2),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(3));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n432_s3\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n432,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rrr\(1));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n429_s3\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n429,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(2),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(0));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n427_s3\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n427,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(4),
  I1 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n428);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n220_s3\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n220,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rrr\(0));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n217_s3\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n217,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(2),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(0));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n215_s3\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n215,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(4),
  I1 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n216);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1031_s3\: LUT4
generic map (
  INIT => X"FE00"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1031_7,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt\(1),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt\(2),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt\(0),
  I3 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt\(3));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n391_s2\: LUT4
generic map (
  INIT => X"030A"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n391_6,
  I0 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n391_7,
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rflag_r\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_rmove\(1),
  I3 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.LEFT_EDGE_MOVE\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n179_s2\: LUT4
generic map (
  INIT => X"0FEE"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n179_6,
  I0 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_gen[0].cor_cnt_7\,
  I1 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n179_7,
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rflag_r\(0),
  I3 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.LEFT_EDGE_MOVE\);
\gw3_top/u_ddr_phy_top/ddr_sync/n298_s4\: LUT4
generic map (
  INIT => X"0007"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n298_8,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_n298_9,
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_0_18,
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_2_20,
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_n298_10);
\gw3_top/u_ddr_phy_top/ddr_sync/n54_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n54,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(2));
\gw3_top/u_ddr_phy_top/ddr_sync/n53_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n53,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(2),
  I3 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(3));
\gw3_top/u_ddr_phy_top/ddr_sync/n52_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n52,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(4),
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_n53);
\gw3_top/u_ddr_phy_top/ddr_sync/n50_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n50,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(4),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(5),
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(6),
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_n53);
\gw3_top/u_ddr_phy_top/ddr_sync/n48_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n48_6,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(7),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(8));
\gw3_top/u_ddr_phy_top/ddr_sync/n46_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n46,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(10),
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_n50,
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_n47_8);
\gw3_top/u_ddr_phy_top/ddr_sync/n44_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n44,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(11),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(12),
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_n46);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1040_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1040,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1038_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1038_6,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(2),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(3));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1034_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1034_6,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(6),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(7),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n1036_7,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n1038_6);
\gw3_top/u_ddr_phy_top/u_ddr_init/n190_s3\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n190,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.BURST_MODE_RECOVER\,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n336_8);
\gw3_top/u_ddr_phy_top/u_ddr_init/n189_s3\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n189,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_read_cmd);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n302_s2\: LUT4
generic map (
  INIT => X"D400"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n302_6,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(7),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(7),
  I2 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n315_32,
  I3 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.UPDATA_DQS\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n107_s4\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n107,
  I0 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n129_4,
  I1 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.REQ_UPDATA_DLL\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n104_s3\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n104,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(2));
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n102_s3\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n102_7,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(4));
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/n36_s3\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n36_7,
  I0 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(1),
  I2 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(2));
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/n35_s3\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n35_7,
  I0 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(1),
  I2 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(2),
  I3 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(3));
\gw3_top/u_gwmc_top/gw_cmd0/n34_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_gwmc_top_gw_cmd0_n34_6,
  I0 => gw3_top_u_gwmc_top_gw_cmd0_n29,
  I1 => gw3_top_u_gwmc_top_gw_cmd0_n30,
  I2 => gw3_top_u_gwmc_top_gw_cmd0_n31);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2179_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_7,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_8,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_9,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_10,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_11);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2588_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_7,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_8,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_9,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_10,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_11);
\gw3_top/u_eye_calib/n4102_s4\: LUT3
generic map (
  INIT => X"0B"
)
port map (
  F => gw3_top_u_eye_calib_n4102_8,
  I0 => \gw3_top_u_eye_calib_n_s.RD_BURST\,
  I1 => \gw3_top_u_eye_calib_c_s.RD_BURST\,
  I2 => \gw3_top_u_eye_calib_c_s.WR_BURST\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1191_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1191,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(1));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1189_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1189_6,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(1),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(2),
  I3 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(3));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1188_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1188,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(4),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1189_6);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n164_s3\: LUT4
generic map (
  INIT => X"F0BB"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n164,
  I0 => \gw3_top/u_gwmc_top/row_d\(10),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_act_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_pre_all_Z,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_pre_Z);
\gw3_top/u_eye_calib/n4226_s2\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => gw3_top_u_eye_calib_n4226_6,
  I0 => \gw3_top/u_eye_calib/cnt_r\(2),
  I1 => \gw3_top/u_eye_calib/cnt_r\(3),
  I2 => \gw3_top/u_eye_calib/cnt_r\(5),
  I3 => \gw3_top/u_eye_calib/cnt_r\(4));
\gw3_top/u_eye_calib/n4226_s3\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_eye_calib_n4226_7,
  I0 => \gw3_top/u_eye_calib/cnt_r\(0),
  I1 => \gw3_top/u_eye_calib/cnt_r\(1),
  I2 => gw3_top_eye_calib_start_r,
  I3 => \gw3_top_u_eye_calib_c_s.WAIT_RMOVE\);
\gw3_top/u_eye_calib/n4226_s4\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_eye_calib_n4226_8,
  I0 => gw3_top_u_eye_calib_timeout_flg_r,
  I1 => gw3_top_u_eye_calib_timeout_flg);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1953_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1953,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(0));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/cmd_accept_w_s3\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_w_6,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n255_29,
  I1 => gw3_top_u_gwmc_top_gw_cmd0_bchg);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/cmd_accept_w_s4\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_w_7,
  I0 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_sre_request_Z,
  I1 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_refresh_request_Z);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/cmd_accept_y_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_y_5,
  I0 => gw3_top_u_gwmc_top_gw_cmd0_cmd_empty_Z,
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/cmd_buf_dou\(29));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1347_s3\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1347_6,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_RP2REF\,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_7);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wfull_val_s2\: LUT4
generic map (
  INIT => X"9009"
)
port map (
  F => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wfull_val_5,
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(1),
  I1 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(1),
  I2 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_rbin_next_0,
  I3 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_0);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wfull_val_s5\: LUT4
generic map (
  INIT => X"1400"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_8,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq2_rptr\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq2_rptr\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(2),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(1));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wfull_val_s6\: LUT4
generic map (
  INIT => X"1800"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_9,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(0),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n295\,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(1),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_13);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wfull_val_s7\: LUT3
generic map (
  INIT => X"41"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_10,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq2_rptr\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(2));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wfull_val_s8\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_11,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq2_rptr\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(4));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wfull_val_s9\: LUT4
generic map (
  INIT => X"8778"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_12,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n295\,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wbinnext_2,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq2_rptr\(2),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(2));
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n129_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n129_5,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(6),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(7));
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n129_s3\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n129_6,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(4),
  I2 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(5),
  I3 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(8));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1017_s5\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1017_8,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1_WAIT\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR2_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.ZQCL_WAIT\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.XPR_WAIT\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2693_s3\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2693_6,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(7),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(8),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(9));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2693_s4\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2693_7,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(4),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(5));
\gw3_top/u_eye_calib/n4139_s4\: LUT4
generic map (
  INIT => X"0BBB"
)
port map (
  F => gw3_top_u_eye_calib_n4139_7,
  I0 => \gw3_top_u_eye_calib_c_s.WR_CONTI\,
  I1 => \gw3_top_u_eye_calib_c_s.RD_BURST\,
  I2 => NN_4,
  I3 => \gw3_top_u_eye_calib_c_s.WR_BURST\);
\gw3_top/u_eye_calib/n4301_s33\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_eye_calib_n4301_36,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(118),
  I1 => gw3_top_u_eye_calib_n4301_49);
\gw3_top/u_eye_calib/n4301_s35\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_eye_calib_n4301_38,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(16),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(80),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(71),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(7));
\gw3_top/u_eye_calib/n4301_s36\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_eye_calib_n4301_39,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(97),
  I1 => gw3_top_u_eye_calib_n4301_51);
\gw3_top/u_eye_calib/n4301_s37\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_eye_calib_n4301_40,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(51),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(52),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(34),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(98));
\gw3_top/u_eye_calib/n4301_s38\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => gw3_top_u_eye_calib_n4301_41,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(5),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(69),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(99));
\gw3_top/u_eye_calib/n4301_s39\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_eye_calib_n4301_42,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(18),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(68));
\gw3_top/u_eye_calib/n4301_s40\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_eye_calib_n4301_43,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(38),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(102));
\gw3_top/u_eye_calib/n4301_s41\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_eye_calib_n4301_44,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(53),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(117));
\gw3_top/u_eye_calib/n4301_s42\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_eye_calib_n4301_45,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(35),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(49),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(81),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(83));
\gw3_top/u_eye_calib/n4301_s43\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4301_46,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(103),
  I1 => gw3_top_u_eye_calib_n4301_52,
  I2 => gw3_top_u_eye_calib_n4301_53,
  I3 => gw3_top_u_eye_calib_n4301_54);
\gw3_top/u_eye_calib/n4301_s44\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4301_47,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(23),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(48),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(112),
  I3 => gw3_top_u_eye_calib_n4301_55);
\gw3_top/u_eye_calib/n4301_s45\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => gw3_top_u_eye_calib_n4301_48,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(0),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(3),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(67));
\gw3_top/u_eye_calib/n4367_s24\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_eye_calib_n4367_27,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(86),
  I1 => gw3_top_u_eye_calib_n4367_33);
\gw3_top/u_eye_calib/n4367_s27\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => gw3_top_u_eye_calib_n4367_30,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(0),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(3),
  I2 => gw3_top_u_eye_calib_n4367_38);
\gw3_top/u_eye_calib/n4367_s28\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_eye_calib_n4367_31,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(113),
  I1 => gw3_top_u_eye_calib_n4367_39,
  I2 => gw3_top_u_eye_calib_n4433_34);
\gw3_top/u_eye_calib/n4367_s29\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => gw3_top_u_eye_calib_n4367_32,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(64),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(67),
  I2 => gw3_top_u_eye_calib_n4697_48);
\gw3_top/u_eye_calib/n4433_s31\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => gw3_top_u_eye_calib_n4433_34,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(4),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(68),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(22));
\gw3_top/u_eye_calib/n4433_s32\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => gw3_top_u_eye_calib_n4433_35,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(5),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(7),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(69));
\gw3_top/u_eye_calib/n4433_s33\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_eye_calib_n4433_36,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(23),
  I1 => gw3_top_u_eye_calib_n4301_48,
  I2 => gw3_top_u_eye_calib_n4367_38);
\gw3_top/u_eye_calib/n4433_s34\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_eye_calib_n4433_37,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(71),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(35),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(83),
  I3 => gw3_top_u_eye_calib_n4367_36);
\gw3_top/u_eye_calib/n4433_s35\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4433_38,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(34),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(98),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(99),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(103));
\gw3_top/u_eye_calib/n4433_s36\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_eye_calib_n4433_39,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(16),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(52),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(65),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(80));
\gw3_top/u_eye_calib/n4499_s35\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_eye_calib_n4499_38,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(69),
  I1 => gw3_top_u_eye_calib_n4499_42,
  I2 => gw3_top_u_eye_calib_n4499_43);
\gw3_top/u_eye_calib/n4499_s36\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_eye_calib_n4499_39,
  I0 => gw3_top_u_eye_calib_n4301_38,
  I1 => gw3_top_u_eye_calib_n4301_55,
  I2 => gw3_top_u_eye_calib_n4367_39);
\gw3_top/u_eye_calib/n4499_s38\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_eye_calib_n4499_41,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(48),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(51),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(52),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(112));
\gw3_top/u_eye_calib/n4565_s35\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4565_38,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(50),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(52),
  I2 => gw3_top_u_eye_calib_n4433_41,
  I3 => gw3_top_u_eye_calib_n4565_41);
\gw3_top/u_eye_calib/n4565_s36\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4565_39,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(55),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(113),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(119),
  I3 => gw3_top_u_eye_calib_n4367_34);
\gw3_top/u_eye_calib/n4565_s37\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_eye_calib_n4565_40,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(99),
  I1 => gw3_top_u_eye_calib_n4367_27,
  I2 => gw3_top_u_eye_calib_n4697_41,
  I3 => gw3_top_u_eye_calib_n4565_42);
\gw3_top/u_eye_calib/n4697_s41\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4697_44,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(34),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(97),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(98),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(99));
\gw3_top/u_eye_calib/n4697_s42\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_eye_calib_n4697_45,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(81),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(70),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(67),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(96));
\gw3_top/u_eye_calib/n4697_s43\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_eye_calib_n4697_46,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(17),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(6),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(32),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(33));
\gw3_top/u_eye_calib/n4697_s44\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => gw3_top_u_eye_calib_n4697_47,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(64),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(19),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(87));
\gw3_top/u_eye_calib/n4697_s45\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => gw3_top_u_eye_calib_n4697_48,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(39),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(65),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(103));
\gw3_top/u_eye_calib/n4697_s46\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4697_49,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(16),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(20),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(80),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(84));
\gw3_top/u_eye_calib/n4697_s47\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_eye_calib_n4697_50,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(55),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(119),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(101),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(37));
\gw3_top/u_eye_calib/n4857_s37\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_eye_calib_n4857_40,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(24),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(26),
  I2 => gw3_top_u_eye_calib_n4857_48,
  I3 => gw3_top_u_eye_calib_n4857_49);
\gw3_top/u_eye_calib/n4857_s38\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4857_41,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(27),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(30),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(31),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(91));
\gw3_top/u_eye_calib/n4857_s39\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4857_42,
  I0 => gw3_top_u_eye_calib_n4923_42,
  I1 => gw3_top_u_eye_calib_n4989_58,
  I2 => gw3_top_u_eye_calib_n4857_50,
  I3 => gw3_top_u_eye_calib_n4857_51);
\gw3_top/u_eye_calib/n4857_s40\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_eye_calib_n4857_43,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(9),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(41),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(46),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(73));
\gw3_top/u_eye_calib/n4857_s41\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_eye_calib_n4857_44,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(40),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(45),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(109));
\gw3_top/u_eye_calib/n4857_s43\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_eye_calib_n4857_46,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(44),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(61),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(77),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(125));
\gw3_top/u_eye_calib/n4857_s44\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4857_47,
  I0 => gw3_top_u_eye_calib_n4989_57,
  I1 => gw3_top_u_eye_calib_n4923_44,
  I2 => gw3_top_u_eye_calib_n5055_38,
  I3 => gw3_top_u_eye_calib_n4989_55);
\gw3_top/u_eye_calib/n4923_s36\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_eye_calib_n4923_39,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(61),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(62),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(125),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(126));
\gw3_top/u_eye_calib/n4923_s37\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_eye_calib_n4923_40,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(92),
  I1 => gw3_top_u_eye_calib_n4923_48);
\gw3_top/u_eye_calib/n4923_s38\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4923_41,
  I0 => gw3_top_u_eye_calib_n4923_49,
  I1 => gw3_top_u_eye_calib_n4923_50,
  I2 => gw3_top_u_eye_calib_n4923_59,
  I3 => gw3_top_u_eye_calib_n4923_52);
\gw3_top/u_eye_calib/n4923_s39\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_eye_calib_n4923_42,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(10),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(12),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(74));
\gw3_top/u_eye_calib/n4923_s40\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4923_43,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(13),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(44),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(77),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(108));
\gw3_top/u_eye_calib/n4923_s41\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => gw3_top_u_eye_calib_n4923_44,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(63),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(94),
  I2 => gw3_top_u_eye_calib_n4923_53);
\gw3_top/u_eye_calib/n4923_s43\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_eye_calib_n4923_46,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(107),
  I1 => gw3_top_u_eye_calib_n4923_55);
\gw3_top/u_eye_calib/n4923_s44\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_eye_calib_n4923_47,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(59),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(123),
  I2 => gw3_top_u_eye_calib_n4923_61,
  I3 => gw3_top_u_eye_calib_n4923_57);
\gw3_top/u_eye_calib/n4989_s52\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_eye_calib_n4989_55,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(107),
  I1 => gw3_top_u_eye_calib_n4989_59);
\gw3_top/u_eye_calib/n4989_s53\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_eye_calib_n4989_56,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(11),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(75),
  I2 => gw3_top_u_eye_calib_n4923_53);
\gw3_top/u_eye_calib/n4989_s54\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4989_57,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(59),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(123),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(124),
  I3 => gw3_top_u_eye_calib_n4989_60);
\gw3_top/u_eye_calib/n4989_s55\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_eye_calib_n4989_58,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(29),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(104));
\gw3_top/u_eye_calib/n5055_s35\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => gw3_top_u_eye_calib_n5055_38,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(56),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(120),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(127),
  I3 => gw3_top_u_eye_calib_n4923_49);
\gw3_top/u_eye_calib/n5055_s36\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_eye_calib_n5055_39,
  I0 => gw3_top_u_eye_calib_n4923_39,
  I1 => gw3_top_u_eye_calib_n5055_42);
\gw3_top/u_eye_calib/n5055_s37\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n5055_40,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(46),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(110),
  I2 => gw3_top_u_eye_calib_n4857_44,
  I3 => gw3_top_u_eye_calib_n4923_50);
\gw3_top/u_eye_calib/n5055_s38\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n5055_41,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(111),
  I1 => gw3_top_u_eye_calib_n4857_40,
  I2 => gw3_top_u_eye_calib_n4923_63,
  I3 => gw3_top_u_eye_calib_n5055_43);
\gw3_top/u_eye_calib/n5121_s35\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_eye_calib_n5121_38,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(62),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(126));
\gw3_top/u_eye_calib/n5121_s38\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n5121_41,
  I0 => gw3_top_u_eye_calib_n4857_50,
  I1 => gw3_top_u_eye_calib_n4989_53,
  I2 => gw3_top_u_eye_calib_n5121_45,
  I3 => gw3_top_u_eye_calib_n5121_46);
\gw3_top/u_eye_calib/n5253_s35\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n5253_38,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(61),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(121),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(122),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(125));
\gw3_top/u_eye_calib/n5253_s36\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n5253_39,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(57),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(58),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(59),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(123));
\gw3_top/u_eye_calib/n5253_s37\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n5253_40,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(56),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(63),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(120),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(127));
\gw3_top/u_eye_calib/n5253_s38\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_eye_calib_n5253_41,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(111),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(76),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(94),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(9));
\gw3_top/u_eye_calib/n5253_s39\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_eye_calib_n5253_42,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(60),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(62),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(124),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(126));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1967_s23\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1967_29,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1968_s22\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1968_26,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(2));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2377_s22\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2377_26,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(2));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2377_s23\: LUT4
generic map (
  INIT => X"ACCC"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2377_27,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(2),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(1),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2379_s22\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2379_26,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(0));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt_3_s6\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_11,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_init_done_r,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_POWERON\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt_3_s7\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_12,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_44\,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_14);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt_7_s6\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7_11,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(4),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(5),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(6));
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s24\: LUT4
generic map (
  INIT => X"0B00"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_28\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_28\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR1_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_29\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_30\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s25\: LUT4
generic map (
  INIT => X"7F00"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_29\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_24\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_26\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_31\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.XPR_WAIT\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_s20\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_24\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(4),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(5),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(6));
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_s21\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_25\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(7),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE_19\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRITE_LEVELING_s20\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_24\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(6),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(7),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(8),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(9));
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRITE_LEVELING_s21\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_25\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(2),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(0),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(3));
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRITE_LEVELING_s22\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_26\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(4));
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.ZQCL_s22\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_26\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(5));
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.ZQCL_s23\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_27\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(3),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(2),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.IDLE_s21\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_25\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(4),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(5),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.CKE_EN_s21\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN_25\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(5),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(4),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s17\: LUT4
generic map (
  INIT => X"7F00"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_21\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_24\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_26\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_25\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS_WAIT\);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s18\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_22\,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_start,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_IDLE\);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s19\: LUT4
generic map (
  INIT => X"7F00"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_23\,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n2693_6,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2693_7,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_25\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_WAIT\);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s20\: LUT4
generic map (
  INIT => X"007F"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_24\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_24\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE_19\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE_20\,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n1017_4);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s21\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_25\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(3),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(6));
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_DONE_s15\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE_19\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(8),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(9),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_DONE_s16\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE_20\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(7),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(2));
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_WRITE_CMD_s22\: LUT4
generic map (
  INIT => X"B0BB"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_26\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_24\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD_WAIT\,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_read_cmd_wait_ov,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD_WAIT\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_WRITE_CMD_s23\: LUT4
generic map (
  INIT => X"000B"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_27\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RSEL_ADJ_21\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_HOLD\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_28\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_29\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_READ_CMD_s20\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_24\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_24\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_26\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_26\,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n1040);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_READ_CMD_s21\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_25\,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_read_cmd_wait_ov,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD_WAIT\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_RBURST_CHECK_s18\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RBURST_CHECK_22\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(6),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(7),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(4));
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_RBURST_CHECK_s19\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RBURST_CHECK_23\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(3),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(2));
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_RSEL_ADJ_s18\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_RSEL_ADJ_22\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(1));
\gw3_top/u_ddr_phy_top/ddr_sync/flag_d_0_s15\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_0_20,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_ready,
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/flag\(0));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s36\: LUT4
generic map (
  INIT => X"000E"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_40\,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_6,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_7,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_45\,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_15);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s37\: LUT4
generic map (
  INIT => X"E0EE"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_41\,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_act_one_bank,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_46\,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1231,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_47\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s39\: LUT4
generic map (
  INIT => X"A300"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_43\,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_Z_3,
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/cmd_buf_dou\(28),
  I2 => gw3_top_u_gwmc_top_gw_cmd0_pchg,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1231);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s40\: LUT4
generic map (
  INIT => X"7F00"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_44\,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1189_6,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7_11,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_40\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SREE\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_READ_s35\: LUT4
generic map (
  INIT => X"FE00"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_READ_39\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_W2R_38\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2AW_37\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_READ_41\,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1231);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_READ_s36\: LUT4
generic map (
  INIT => X"000B"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_READ_40\,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n893,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_R2W\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_48\,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_11);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_REF_s35\: LUT4
generic map (
  INIT => X"F400"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_REF_39\,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1231,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_REF_40\,
  I2 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_refresh_request_Z,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_IDLE\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s36\: LUT4
generic map (
  INIT => X"F400"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_SREI_40\,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1231,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SREI\,
  I2 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_sre_request_Z,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_SREI_41\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_ACT_WR_s38\: LUT4
generic map (
  INIT => X"007F"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_WR_42\,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_Z_3,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_R2W_36\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_WR_43\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_47\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_ACT_RD_s36\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_RD_40\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_RP2AR\,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_7);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_ACT_RD_s37\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_RD_41\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_WR_43\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2AR_39\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_47\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_RD_44\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_W2R_s34\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_W2R_38\,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n255_29,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_filter_w,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_filter_r,
  I3 => gw3_top_u_gwmc_top_gw_cmd0_bchg);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WP2AW_s33\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2AW_37\,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_filter_w,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_filter_r,
  I2 => gw3_top_u_gwmc_top_gw_cmd0_pchg);
\gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_5_s15\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_5_19,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_pause,
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_ready,
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_uddcntln);
\gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_5_s16\: LUT4
generic map (
  INIT => X"E000"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_5_20,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/flag\(1),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/flag\(0),
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/count\(0),
  I3 => \gw3_top/u_ddr_phy_top/ddr_sync/count\(1));
\gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_2_s16\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_2_20,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/flag\(0),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/flag\(1),
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/count\(2),
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_2_21);
\gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_0_s14\: LUT4
generic map (
  INIT => X"00BF"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_0_18,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/recalib_s\(1),
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_lock_d2,
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_uddcntln,
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_pause);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n391_s3\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n391_7,
  I0 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.RIGHT_MOVE\,
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_done_ch\(1),
  I2 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_wait_rr,
  I3 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.CENTER_POSITION\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n179_s3\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n179_7,
  I0 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.RIGHT_MOVE\,
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_done_ch\(0),
  I2 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.CENTER_POSITION\,
  I3 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_wait_rr);
\gw3_top/u_ddr_phy_top/ddr_sync/n298_s5\: LUT4
generic map (
  INIT => X"0B00"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n298_9,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_ready,
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_lock_d2,
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_pause,
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_uddcntln);
\gw3_top/u_ddr_phy_top/ddr_sync/n298_s6\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n298_10,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_pause,
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync\(5),
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_3_17);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1036_s3\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1036_7,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(5));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2179_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_8,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_12,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_13,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_14,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_15);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2179_s5\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_9,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_16,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_17,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_18,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_19);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2179_s6\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_10,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_20,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_21,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_22,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_23);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2179_s7\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_11,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_24,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_25,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_26,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_27);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2588_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_8,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_12,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_13,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_14,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_15);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2588_s5\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_9,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_16,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_17,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_18,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_19);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2588_s6\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_10,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_20,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_21,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_22,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_23);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2588_s7\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_11,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_24,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_25,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_26,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_27);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wfull_val_s10\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_wfull_val_13,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq2_rptr\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(2),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wq2_rptr\(0));
\gw3_top/u_eye_calib/n4301_s46\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_eye_calib_n4301_49,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(50),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(54),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(114),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(116));
\gw3_top/u_eye_calib/n4301_s47\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4301_50,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(39),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(55),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(113),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(119));
\gw3_top/u_eye_calib/n4301_s48\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_eye_calib_n4301_51,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(6),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(32),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(33),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(70));
\gw3_top/u_eye_calib/n4301_s49\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_eye_calib_n4301_52,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(85),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(66),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(65),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(100));
\gw3_top/u_eye_calib/n4301_s50\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_eye_calib_n4301_53,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(21),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(2),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(1),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(36));
\gw3_top/u_eye_calib/n4301_s51\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_eye_calib_n4301_54,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(20),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(84),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(37),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(101));
\gw3_top/u_eye_calib/n4301_s52\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => gw3_top_u_eye_calib_n4301_55,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(22),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(82),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(86),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(4));
\gw3_top/u_eye_calib/n4367_s30\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_eye_calib_n4367_33,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(37),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(81),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(82),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(85));
\gw3_top/u_eye_calib/n4367_s31\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_eye_calib_n4367_34,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(49),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(53),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(117));
\gw3_top/u_eye_calib/n4367_s32\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_eye_calib_n4367_35,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(20),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(84),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(38),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(102));
\gw3_top/u_eye_calib/n4367_s33\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_eye_calib_n4367_36,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(36),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(100));
\gw3_top/u_eye_calib/n4367_s34\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_eye_calib_n4367_37,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(96),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(101),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(17),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(18));
\gw3_top/u_eye_calib/n4367_s35\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => gw3_top_u_eye_calib_n4367_38,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(1),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(2),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(66),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(21));
\gw3_top/u_eye_calib/n4367_s36\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_eye_calib_n4367_39,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(19),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(23),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(83),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(87));
\gw3_top/u_eye_calib/n4433_s38\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_eye_calib_n4433_41,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(51),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(115));
\gw3_top/u_eye_calib/n4499_s39\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4499_42,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(5),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(35),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(39),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(64));
\gw3_top/u_eye_calib/n4499_s40\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4499_43,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(0),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(3),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(38),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(102));
\gw3_top/u_eye_calib/n4565_s38\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4565_41,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(54),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(114),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(116),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(118));
\gw3_top/u_eye_calib/n4565_s39\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => gw3_top_u_eye_calib_n4565_42,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(34),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(71),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(98),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(83));
\gw3_top/u_eye_calib/n4857_s45\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => gw3_top_u_eye_calib_n4857_48,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(25),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(89),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(93));
\gw3_top/u_eye_calib/n4857_s46\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_eye_calib_n4857_49,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(28),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(88),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(90),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(92));
\gw3_top/u_eye_calib/n4857_s47\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_eye_calib_n4857_50,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(13),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(108));
\gw3_top/u_eye_calib/n4857_s48\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => gw3_top_u_eye_calib_n4857_51,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(11),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(75));
\gw3_top/u_eye_calib/n4923_s45\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4923_48,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(24),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(26),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(88),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(90));
\gw3_top/u_eye_calib/n4923_s46\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => gw3_top_u_eye_calib_n4923_49,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(57),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(121),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(122));
\gw3_top/u_eye_calib/n4923_s47\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_eye_calib_n4923_50,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(41),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(73),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(105));
\gw3_top/u_eye_calib/n4923_s49\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_eye_calib_n4923_52,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(42),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(106),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(56),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(120));
\gw3_top/u_eye_calib/n4923_s50\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4923_53,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(14),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(72),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(76),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(78));
\gw3_top/u_eye_calib/n4923_s51\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_eye_calib_n4923_54,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(27),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(31),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(91),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(95));
\gw3_top/u_eye_calib/n4923_s52\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_eye_calib_n4923_55,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(15),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(43),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(47),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(79));
\gw3_top/u_eye_calib/n4923_s54\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_eye_calib_n4923_57,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(127),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(30),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(124),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(28));
\gw3_top/u_eye_calib/n4989_s56\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4989_59,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(15),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(43),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(47),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(79));
\gw3_top/u_eye_calib/n4989_s57\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_eye_calib_n4989_60,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(110),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(111));
\gw3_top/u_eye_calib/n5055_s39\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_eye_calib_n5055_42,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(58),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(59),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(63),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(123));
\gw3_top/u_eye_calib/n5055_s40\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_eye_calib_n5055_43,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(30),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(94),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(42),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(106));
\gw3_top/u_eye_calib/n5121_s39\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_eye_calib_n5121_42,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(8),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(14),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(72),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(78));
\gw3_top/u_eye_calib/n5121_s40\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_eye_calib_n5121_43,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(42),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(44),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(77),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(106));
\gw3_top/u_eye_calib/n5121_s41\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_eye_calib_n5121_44,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(104),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(109),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(89),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(93));
\gw3_top/u_eye_calib/n5121_s42\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_eye_calib_n5121_45,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(40),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(45),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(74),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(76));
\gw3_top/u_eye_calib/n5121_s43\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_eye_calib_n5121_46,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(10),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(12),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(25),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(29));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt_3_s9\: LUT4
generic map (
  INIT => X"E0EE"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_14,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_7,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_6,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n893,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_R2W\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt_3_s10\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_15,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_updata_dqs_finished_r,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_UPDATA_DQS_WAITE\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s26\: LUT4
generic map (
  INIT => X"8F00"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_30\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN_24\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN_25\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.RESET_WAIT\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_32\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s27\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_31\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(3),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(0),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_WRITE_CMD_s24\: LUT4
generic map (
  INIT => X"7F00"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_28\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_24\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE_19\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE_20\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD_WAIT\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_WRITE_CMD_s25\: LUT4
generic map (
  INIT => X"7F00"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_29\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_24\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_26\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_25\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE_WAIT\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_READ_CMD_s22\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_READ_CMD_26\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(3));
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_ACTIVE_CMD_s20\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_24\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(6),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(8),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(9),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(7));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_s36\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_40\,
  I0 => NN_3,
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(7));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s41\: LUT4
generic map (
  INIT => X"FE00"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_45\,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt\(1),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt\(2),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt\(0),
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SRE\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s42\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_46\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SREI\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT_RD\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT_WR\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_REF\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s43\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_47\,
  I0 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_sre_request_Z,
  I1 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_refresh_request_Z,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_IDLE\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s44\: LUT4
generic map (
  INIT => X"FE00"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_48\,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTR_cnt\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTR_cnt\(1),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTR_cnt\(2),
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_W2R\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_READ_s37\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_READ_41\,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/cmd_buf_dou\(29),
  I1 => gw3_top_u_gwmc_top_gw_cmd0_pchg);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_REF_s36\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_REF_40\,
  I0 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_sre_request_Z,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_REF\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SREI_s37\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_SREI_41\,
  I0 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_refresh_request_Z,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_IDLE\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_ACT_WR_s39\: LUT4
generic map (
  INIT => X"E000"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_WR_43\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_READ\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WRITE\,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_w_7,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_w_6);
\gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_2_s17\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_2_21,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/count\(1),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/count\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2179_s8\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_12,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(61),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(63),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(62),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(60));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2179_s9\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_13,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(57),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(59),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(58),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(56));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2179_s10\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_14,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(52),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(54),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(53),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(55));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2179_s11\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_15,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(48),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(50),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(49),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(51));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2179_s12\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_16,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(46),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(47),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(44),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(45));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2179_s13\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_17,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(42),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(43),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(40),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(41));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2179_s14\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_18,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(36),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(37),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(38),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(39));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2179_s15\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_19,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(32),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(33),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(34),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(35));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2179_s16\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_20,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(28),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(30),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(29),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(31));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2179_s17\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_21,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(24),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(25),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(26),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(27));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2179_s18\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_22,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(21),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(20),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(22),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(23));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2179_s19\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_23,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(16),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(19),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(18),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(17));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2179_s20\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_24,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(12),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(13),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(14),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(15));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2179_s21\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_25,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(10),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(11),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(8),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(9));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2179_s22\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_26,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(4),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(6),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(7));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2179_s23\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2179_27,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(2),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(0),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(3));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2588_s8\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_12,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(125),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(127),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(126),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(124));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2588_s9\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_13,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(121),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(123),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(122),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(120));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2588_s10\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_14,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(116),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(118),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(117),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(119));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2588_s11\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_15,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(112),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(114),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(113),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(115));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2588_s12\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_16,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(110),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(111),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(108),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(109));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2588_s13\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_17,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(106),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(107),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(104),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(105));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2588_s14\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_18,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(100),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(101),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(102),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(103));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2588_s15\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_19,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(96),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(97),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(98),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(99));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2588_s16\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_20,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(92),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(94),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(93),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(95));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2588_s17\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_21,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(88),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(89),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(90),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(91));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2588_s18\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_22,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(85),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(84),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(86),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(87));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2588_s19\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_23,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(80),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(83),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(82),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(81));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2588_s20\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_24,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(76),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(77),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(78),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(79));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2588_s21\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_25,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(74),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(75),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(72),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(73));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2588_s22\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_26,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(69),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(68),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(70),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(71));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2588_s23\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2588_27,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(65),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(66),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(64),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/eye_rdata\(67));
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s28\: LUT4
generic map (
  INIT => X"B0BB"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_32\,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_complete,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.READ_CALIBRATION\,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_complete_Z,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRITE_LEVELING\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbinnext_1_s5\: LUT3
generic map (
  INIT => X"6A"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbinnext\(1),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(0),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_rbinnext_0_8\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbinnext_1_s5\: LUT3
generic map (
  INIT => X"6A"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbinnext\(1),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(6),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(5),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_rbinnext_0_8\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt_3_s12\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_18,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_15,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_50\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_48\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_45\);
\gw3_top/u_ddr_phy_top/ddr_sync/n47_s3\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n47_8,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(9),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(7),
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(8));
\gw3_top/u_ddr_phy_top/ddr_sync/n52_s3\: LUT4
generic map (
  INIT => X"6A00"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n52_8,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(5),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(4),
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_n53,
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15_15);
\gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_2_s18\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_2_23,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_pause,
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_ready,
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_uddcntln,
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_0_18);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n101_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n101,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(5),
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n104,
  I2 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(3),
  I3 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(4));
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n99_s4\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n99,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(6),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(7),
  I2 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n101);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n146_s2\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n146,
  I0 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_dll_lock_rr,
  I1 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.WAIT_DLL_LOCK\,
  I2 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_dll_lock_r);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n328_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n328_8,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(0),
  I3 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(2));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1017_s6\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1017_10,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_25\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.RESET_WAIT\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.IDLE\,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n1017_8);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1036_s4\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1036_9,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(5),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n1038_6);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1094_s5\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1094_10,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(4),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n1096_8);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1095_s5\: LUT4
generic map (
  INIT => X"6A00"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1095,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(4),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n1096_8,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_timer_cnt0_7);
\gw3_top/u_ddr_phy_top/u_ddr_init/n447_s1\: LUT4
generic map (
  INIT => X"3C55"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n447,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n339_4,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/repeat_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/repeat_cnt\(0),
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ODT_DIS_s16\: LUT4
generic map (
  INIT => X"1555"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS_21\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(0),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(2));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1748_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1748,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(1),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(2));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1994_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1994,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(6),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(4),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(5),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n1997);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1999_s3\: LUT4
generic map (
  INIT => X"6A00"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1999_8,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(1),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2049_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2049_9,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(6),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(4),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(5),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2052_7);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2054_s4\: LUT4
generic map (
  INIT => X"1444"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2054_9,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(2),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(0),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2403_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2403,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(16),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(14),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(15),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2406);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2408_s3\: LUT4
generic map (
  INIT => X"6A00"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2408_8,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(12),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(10),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(11),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2458_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2458_9,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(16),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(14),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(15),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2461_7);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2463_s4\: LUT4
generic map (
  INIT => X"1444"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2463_9,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(12),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(10),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(11));
\gw3_top/u_ddr_phy_top/u_ddr_init/n336_s4\: LUT4
generic map (
  INIT => X"0004"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n336_8,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n339_4,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_LOAD_MR2\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRLVL_MODE_CLOSE2\);
\gw3_top/u_ddr_phy_top/u_ddr_init/phy_odt_pre_1_s4\: LUT4
generic map (
  INIT => X"FEFF"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_phy_odt_pre_1,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_DIS\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WRITE_CMD\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ODT_EN\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.WRITE_LEVELING\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_WAIT_s18\: LUT4
generic map (
  INIT => X"B0BB"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WAIT_23\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_26\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_WAIT\,
  I2 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_done_r,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_IDLE\);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_WRITE_CMD_s26\: LUT3
generic map (
  INIT => X"70"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_31\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/data_calib_done\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/data_calib_done\(1),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_PRECHARGE_25\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n323_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n323,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR\,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/repeat_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/repeat_cnt\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ODT_DIS_s17\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_ODT_DIS_23\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_READ_DQ\,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/edge_pos\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/edge_pos\(1));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rgraynext_1_s1\: LUT3
generic map (
  INIT => X"96"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rgraynext\(1),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbinnext\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(0));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbinnext_4_s5\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_rbinnext_4,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(0),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(2));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbinnext_3_s5\: LUT4
generic map (
  INIT => X"6AAA"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbinnext\(3),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(0),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(2));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rgraynext_4_s1\: LUT4
generic map (
  INIT => X"956A"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rgraynext\(4),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbinnext\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(4),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_rbinnext_4,
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbin\(5));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbinnext_2_s5\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_wbinnext\(2),
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_out_fifo_n295\,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(1),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_waddr\(2));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rgraynext_0_s1\: LUT3
generic map (
  INIT => X"96"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rgraynext\(0),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbinnext\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(0),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_rbinnext_0_8\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rgraynext_3_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_rgraynext_3\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(1),
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_rbinnext_0_8\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbinnext_2_s5\: LUT4
generic map (
  INIT => X"6AAA"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbinnext\(2),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(1),
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_rbinnext_0_8\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rgraynext_2_s1\: LUT3
generic map (
  INIT => X"96"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rgraynext\(2),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbinnext\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(3),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_rgraynext_3\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wgraynext_0_s1\: LUT3
generic map (
  INIT => X"96"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wgraynext\(0),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbinnext\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(0));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbinnext_3_s5\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_wbinnext_3\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(0),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(1));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbinnext_2_s5\: LUT4
generic map (
  INIT => X"6AAA"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbinnext\(2),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(0),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(1));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbinnext_5_s3\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbinnext\(5),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(3),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_wbinnext_3\,
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin\(5));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbinnext_4_s5\: LUT3
generic map (
  INIT => X"6A"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbinnext\(4),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(3),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_wbinnext_3\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rgraynext_0_s1\: LUT3
generic map (
  INIT => X"96"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rgraynext\(0),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbinnext\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(5),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_rbinnext_0_8\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rgraynext_3_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_rgraynext_3\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(7),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(5),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(6),
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_rbinnext_0_8\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbinnext_2_s5\: LUT4
generic map (
  INIT => X"6AAA"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbinnext\(2),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(7),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(5),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(6),
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_rbinnext_0_8\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rgraynext_2_s1\: LUT3
generic map (
  INIT => X"96"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rgraynext\(2),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbinnext\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(8),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_rgraynext_3\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wgraynext_0_s1\: LUT3
generic map (
  INIT => X"96"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wgraynext\(0),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbinnext\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(5));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbinnext_3_s5\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_wbinnext_3\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(7),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(5),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(6));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbinnext_2_s5\: LUT4
generic map (
  INIT => X"6AAA"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbinnext\(2),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(7),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(5),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(6));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbinnext_5_s3\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbinnext\(5),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(9),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(8),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_wbinnext_3\,
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin\(5));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbinnext_4_s5\: LUT3
generic map (
  INIT => X"6A"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbinnext\(4),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(9),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(8),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_wbinnext_3\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_rd_3_s1\: LUT4
generic map (
  INIT => X"0200"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_rd\(3),
  I0 => \gw3_top/u_ddr_phy_top/mux_we_n\(3),
  I1 => \gw3_top/u_ddr_phy_top/mux_cs_n\(3),
  I2 => \gw3_top/u_ddr_phy_top/mux_cas_n\(3),
  I3 => \gw3_top/u_ddr_phy_top/mux_ras_n\(3));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_wr_3_s2\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_wr\(3),
  I0 => \gw3_top/u_ddr_phy_top/mux_we_n\(3),
  I1 => \gw3_top/u_ddr_phy_top/mux_cs_n\(3),
  I2 => \gw3_top/u_ddr_phy_top/mux_cas_n\(3),
  I3 => \gw3_top/u_ddr_phy_top/mux_ras_n\(3));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n216_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n216,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(2),
  I3 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(0));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n428_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n428,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(2),
  I3 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(0));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/c_s.LEFT_EDGE_MOVE_s4\: LUT4
generic map (
  INIT => X"F888"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.LEFT_EDGE_MOVE_10\,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rflag_r\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rflag_r\(0),
  I2 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.IDLE\,
  I3 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_rmove_left_flag_r);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n109_1_s1\: LUT2
generic map (
  INIT => X"7"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n109_1,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rdir\(1));
\gw3_top/u_eye_calib/n3946_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n3946,
  I0 => \gw3_top/u_eye_calib/timeout\(3),
  I1 => \gw3_top/u_eye_calib/timeout\(0),
  I2 => \gw3_top/u_eye_calib/timeout\(1),
  I3 => \gw3_top/u_eye_calib/timeout\(2));
\gw3_top/u_eye_calib/n4100_s6\: LUT4
generic map (
  INIT => X"6A00"
)
port map (
  F => gw3_top_u_eye_calib_n4100_11,
  I0 => \gw3_top/u_eye_calib/eye_app_addr\(5),
  I1 => \gw3_top/u_eye_calib/eye_app_addr\(4),
  I2 => \gw3_top/u_eye_calib/eye_app_addr\(3),
  I3 => gw3_top_u_eye_calib_n4101_11);
\gw3_top/u_eye_calib/n4101_s6\: LUT4
generic map (
  INIT => X"0045"
)
port map (
  F => gw3_top_u_eye_calib_n4101_11,
  I0 => \gw3_top_u_eye_calib_n_s.RD_BURST_22\,
  I1 => \gw3_top_u_eye_calib_n_s.RD_BURST\,
  I2 => \gw3_top_u_eye_calib_c_s.RD_BURST\,
  I3 => \gw3_top_u_eye_calib_c_s.WR_BURST\);
\gw3_top/u_eye_calib/n4197_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4197,
  I0 => \gw3_top/u_eye_calib/cnt_r\(3),
  I1 => \gw3_top/u_eye_calib/cnt_r\(0),
  I2 => \gw3_top/u_eye_calib/cnt_r\(1),
  I3 => \gw3_top/u_eye_calib/cnt_r\(2));
\gw3_top/u_eye_calib/n4768_s5\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => gw3_top_u_eye_calib_n4768_10,
  I0 => gw3_top_u_eye_calib_timeout_flg_r,
  I1 => gw3_top_u_eye_calib_timeout_flg,
  I2 => gw3_top_u_eye_calib_n5324_9);
\gw3_top/u_eye_calib/n4499_s41\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_eye_calib_n4499_45,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(49),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(113),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(53),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(117));
\gw3_top/u_eye_calib/n4367_s37\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4367_41,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(49),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(53),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(117),
  I3 => gw3_top_u_eye_calib_n4367_35);
\gw3_top/u_eye_calib/n4367_s38\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => gw3_top_u_eye_calib_n4367_43,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(35),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(36),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(100),
  I3 => gw3_top_u_eye_calib_n4367_37);
\gw3_top/u_eye_calib/n4433_s39\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_eye_calib_n4433_43,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(101),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(18),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(51),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(115));
\gw3_top/u_eye_calib/n4765_s33\: LUT4
generic map (
  INIT => X"7FFF"
)
port map (
  F => gw3_top_u_eye_calib_n4631,
  I0 => gw3_top_u_eye_calib_n4367_25,
  I1 => gw3_top_u_eye_calib_n4499_45,
  I2 => gw3_top_u_eye_calib_n4499_41,
  I3 => gw3_top_u_eye_calib_n4565_37);
\gw3_top/u_eye_calib/n4765_s31\: LUT4
generic map (
  INIT => X"7FFF"
)
port map (
  F => gw3_top_u_eye_calib_n4499_47,
  I0 => gw3_top_u_eye_calib_n4499,
  I1 => gw3_top_u_eye_calib_n4367_25,
  I2 => gw3_top_u_eye_calib_n4499_45,
  I3 => gw3_top_u_eye_calib_n4499_41);
\gw3_top/u_eye_calib/n4765_s32\: LUT4
generic map (
  INIT => X"7FFF"
)
port map (
  F => gw3_top_u_eye_calib_n4565_44,
  I0 => gw3_top_u_eye_calib_n4565,
  I1 => gw3_top_u_eye_calib_n4367_43,
  I2 => gw3_top_u_eye_calib_n4433_32,
  I3 => gw3_top_u_eye_calib_n4565_40);
\gw3_top/u_eye_calib/n4301_s53\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_eye_calib_n4301_57,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(64),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(19),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(87),
  I3 => gw3_top_u_eye_calib_n4301_50);
\gw3_top/u_eye_calib/n4923_s55\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_eye_calib_n4923_59,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(46),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(25),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(89),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(93));
\gw3_top/u_eye_calib/n4923_s56\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_eye_calib_n4923_61,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(110),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(111),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(11),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(75));
\gw3_top/u_eye_calib/n5121_s44\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n5121_48,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(92),
  I1 => gw3_top_u_eye_calib_n4923_48,
  I2 => gw3_top_u_eye_calib_n4923_61,
  I3 => gw3_top_u_eye_calib_n5121_44);
\gw3_top/u_eye_calib/n5121_s45\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_eye_calib_n5121_50,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(107),
  I1 => gw3_top_u_eye_calib_n4923_55,
  I2 => gw3_top_u_eye_calib_n5121_42,
  I3 => gw3_top_u_eye_calib_n5121_43);
\gw3_top/u_eye_calib/n4989_s58\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4989_62,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(107),
  I1 => gw3_top_u_eye_calib_n4989_59,
  I2 => gw3_top_u_eye_calib_n4923_37,
  I3 => gw3_top_u_eye_calib_n4989_56);
\gw3_top/u_eye_calib/n5321_s35\: LUT4
generic map (
  INIT => X"7FFF"
)
port map (
  F => gw3_top_u_eye_calib_n5319,
  I0 => gw3_top_u_eye_calib_n4989_62,
  I1 => gw3_top_u_eye_calib_n5055_40,
  I2 => gw3_top_u_eye_calib_n5055_41,
  I3 => gw3_top_u_eye_calib_n5121_36);
\gw3_top/u_eye_calib/n5321_s31\: LUT4
generic map (
  INIT => X"7FFF"
)
port map (
  F => gw3_top_u_eye_calib_n5055_45,
  I0 => gw3_top_u_eye_calib_n5055,
  I1 => gw3_top_u_eye_calib_n4989_62,
  I2 => gw3_top_u_eye_calib_n5055_40,
  I3 => gw3_top_u_eye_calib_n5055_41);
\gw3_top/u_eye_calib/n4857_s49\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_eye_calib_n4857_53,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(42),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(106),
  I2 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(62),
  I3 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(126));
\gw3_top/u_gwmc_top/gw_cmd0/cmd_empty_s7\: LUT4
generic map (
  INIT => X"956A"
)
port map (
  F => gw3_top_u_gwmc_top_gw_cmd0_cmd_empty_10,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(2),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(0),
  I2 => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(1),
  I3 => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(2));
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next_3_s5\: LUT4
generic map (
  INIT => X"6AAA"
)
port map (
  F => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(3),
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(3),
  I1 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(2),
  I2 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(1),
  I3 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_raddr_f_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next_3_s5\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(3),
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(1),
  I1 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(2),
  I2 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wbin_next_2,
  I3 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin\(3));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_s37\: LUT3
generic map (
  INIT => X"02"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_42\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SREE\,
  I1 => NN_3,
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(7));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1188_s3\: LUT4
generic map (
  INIT => X"9AFF"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1188_8,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(5),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(4),
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1189_6,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1191_s3\: LUT4
generic map (
  INIT => X"A9FF"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1191_8,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(2),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(0),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(1),
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1347_s4\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1347_8,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_9,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WP2REF\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_RP2REF\,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_7);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_SRE_s33\: LUT4
generic map (
  INIT => X"F444"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_SRE\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_44\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SRE\,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SREI\,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_act_one_bank);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_s38\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_44\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_44\,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_14,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_37\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt_7_s7\: LUT4
generic map (
  INIT => X"0002"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7_13,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1189_6,
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(4),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(5),
  I3 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(6));
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/n14_s3\: LUT4
generic map (
  INIT => X"F00E"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n14,
  I0 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt\(2),
  I1 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt\(3),
  I2 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt\(1),
  I3 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt\(0));
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/n65_s2\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n65,
  I0 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(5),
  I1 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(4),
  I2 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n35_7);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/n34_s3\: LUT3
generic map (
  INIT => X"9A"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n34,
  I0 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(5),
  I1 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(4),
  I2 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n35_7);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_request_s4\: LUT4
generic map (
  INIT => X"FF20"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_timing_ctrl_refresh_request,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_idle_Z,
  I1 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/rank_cnt\(0),
  I2 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_refresh_request_Z,
  I3 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n65_8);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_ACTIVE_CMD_s21\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_26\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(4),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_27\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_ACTIVE_CMD_24\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRITE_LEVELING_s23\: LUT4
generic map (
  INIT => X"0800"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_28\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_24\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_25\,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(5),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(4));
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s29\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_34\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_29\,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_repeat_done,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.LOAD_MR_WAIT\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1040_s3\: LUT4
generic map (
  INIT => X"6A00"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1040_8,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(1),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_timer_go);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1952_s1\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1952,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(0),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(3));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1953_s2\: LUT3
generic map (
  INIT => X"6A"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1953_7,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1967_s24\: LUT4
generic map (
  INIT => X"0008"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1967_31,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(3),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(1),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2250_s3\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2250,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/data_calib_done\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt\(3),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2209_7);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2376_s23\: LUT3
generic map (
  INIT => X"02"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2376_30,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_line_r\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2659_s3\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2659,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/data_calib_done\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt\(3),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2618_7);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2693_s5\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2693_9,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(7),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(8),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(9),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2693_7);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_DONE_s17\: LUT4
generic map (
  INIT => X"0800"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE_22\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRLVL_LOAD_MR2_24\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_DONE_19\,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(7),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(2));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rgraynext_2_s1\: LUT4
generic map (
  INIT => X"8778"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rgraynext\(2),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(2),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbinnext\(3));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rgraynext_3_s1\: LUT3
generic map (
  INIT => X"96"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rgraynext\(3),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbinnext\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(4),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_rbinnext_4);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbinnext_5_s3\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbinnext\(5),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(3),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_rgraynext_3\,
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin\(5));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbinnext_4_s4\: LUT3
generic map (
  INIT => X"6A"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbinnext\(4),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(3),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_rgraynext_3\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rgraynext_4_s2\: LUT4
generic map (
  INIT => X"15EA"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rgraynext\(4),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(3),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_rgraynext_3\,
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin\(5));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wgraynext_1_s1\: LUT4
generic map (
  INIT => X"8778"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wgraynext\(1),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(1),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbinnext\(2));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wgraynext_3_s1\: LUT3
generic map (
  INIT => X"96"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wgraynext\(3),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(3),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_wbinnext_3\,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbinnext\(4));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wgraynext_2_s1\: LUT3
generic map (
  INIT => X"96"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wgraynext\(2),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbinnext\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(3),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_wbinnext_3\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbinnext_5_s3\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbinnext\(5),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(9),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(8),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_rgraynext_3\,
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin\(5));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbinnext_4_s4\: LUT3
generic map (
  INIT => X"6A"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbinnext\(4),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(9),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(8),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_rgraynext_3\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rgraynext_4_s2\: LUT4
generic map (
  INIT => X"15EA"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rgraynext\(4),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(9),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(8),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_rgraynext_3\,
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin\(5));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wgraynext_1_s1\: LUT4
generic map (
  INIT => X"8778"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wgraynext\(1),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(5),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(6),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbinnext\(2));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wgraynext_3_s1\: LUT3
generic map (
  INIT => X"96"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wgraynext\(3),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(8),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_wbinnext_3\,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbinnext\(4));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wgraynext_2_s1\: LUT3
generic map (
  INIT => X"96"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wgraynext\(2),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbinnext\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(8),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_wbinnext_3\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt_7_s3\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_gen[1].cor_cnt_7\,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\(1),
  I1 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.RIGHT_MOVE\,
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_valid_rrr\(1));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt_7_s4\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_eye_calib_gen[0].cor_cnt_7_9\,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\(0),
  I1 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.RIGHT_MOVE\,
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_valid_rrr\(1));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n129_s2\: LUT4
generic map (
  INIT => X"FE01"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n129_6,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(1),
  I3 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(3));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n128_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n128_6,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(2),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(0),
  I3 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(1));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n341_s2\: LUT4
generic map (
  INIT => X"FE01"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n341_6,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(10),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(8),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(9),
  I3 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(11));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n340_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n340_6,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(11),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(10),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(8),
  I3 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/realtime_dllcode_rr\(9));
\gw3_top/u_eye_calib/n4923_s57\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => gw3_top_u_eye_calib_n4923_63,
  I0 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(29),
  I1 => \gw3_top/u_gwmc_top/phy_rd_data_dly\(104),
  I2 => gw3_top_u_eye_calib_n4923_54);
\gw3_top/u_eye_calib/n_s.RD_BURST_s13\: LUT4
generic map (
  INIT => X"2000"
)
port map (
  F => \gw3_top_u_eye_calib_n_s.RD_BURST_20\,
  I0 => \gw3_top_u_eye_calib_n_s.RD_BURST_22\,
  I1 => gw3_top_u_gwmc_top_gw_cmd0_full,
  I2 => NN_4,
  I3 => \gw3_top_u_eye_calib_c_s.WR_CONTI\);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/n641_s3\: LUT4
generic map (
  INIT => X"8778"
)
port map (
  F => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n641,
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(3),
  I1 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_rbin_next_3,
  I2 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(4),
  I3 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(4));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/cmd_accept_sre_Z_s1\: LUT3
generic map (
  INIT => X"20"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_sre_Z_5,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_idle_Z,
  I1 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_refresh_request_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_sre_request_Z);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_s39\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_46\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_UPDATA_DQS_WAITE_42\,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7_13,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_REF\,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_act_one_bank);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s45\: LUT4
generic map (
  INIT => X"00FD"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_50\,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tWTP_cnt_2,
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRAS_cnt\(0),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRAS_cnt\(1),
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_4);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1330_s5\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1330_9,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRAS_cnt\(0),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRAS_cnt\(1),
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tWTP_cnt_2);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WRITE_s46\: LUT3
generic map (
  INIT => X"45"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_52\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_48\,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_init_done_r,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_POWERON\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s30\: LUT4
generic map (
  INIT => X"7F00"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.LOAD_MR_36\,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_ddr_init_st_Z,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.CKE_EN_24\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.IDLE_25\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.IDLE\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n191_s3\: LUT4
generic map (
  INIT => X"2000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n191,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n336_5,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.BURST_MODE_RECOVER\,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n336_8,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n189);
\gw3_top/u_ddr_phy_top/u_ddr_init/n189_s4\: LUT4
generic map (
  INIT => X"0B00"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n189_9,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_n189,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n336_5,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.BURST_MODE_RECOVER\,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n336_8);
\gw3_top/u_ddr_phy_top/u_ddr_init/n190_s4\: LUT4
generic map (
  INIT => X"0B00"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n190_9,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.ZQCL\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.BURST_MODE_RECOVER\,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n336_8);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_PRECHARGE_s20\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_PRECHARGE_25\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK_WAIT1\,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2612_s2\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2612,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/data_calib_done\(1),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK_WAIT\,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\(0),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2203_s3\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2203_7,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/data_calib_done\(0),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK_WAIT\,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\(0),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n342_s3\: LUT4
generic map (
  INIT => X"0008"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n342,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_read_cmd,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n336_8,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_ACTIVE_CMD\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.ZQCL\);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_19_s5\: LUT3
generic map (
  INIT => X"20"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\(1),
  I1 => NN_1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_filter_first_burst);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_9_s5\: LUT3
generic map (
  INIT => X"20"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\(0),
  I1 => NN_1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_filter_first_burst);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1100_s5\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1100_10,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_11,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(8),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(9),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n1034_6);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next_1_s4\: LUT4
generic map (
  INIT => X"9AAA"
)
port map (
  F => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(1),
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(1),
  I1 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wr_buf_empt,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z,
  I3 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(0));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/act_one_bank_s3\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_act_one_bank_7,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT_RD\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT_WR\,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_act_one_bank);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WP2AR_s34\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2AR_39\,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/cmd_buf_dou\(28),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_filter_w,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_filter_r,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_y_5);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/cmd_accept_w_s6\: LUT4
generic map (
  INIT => X"000B"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_w_11,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n255_29,
  I1 => gw3_top_u_gwmc_top_gw_cmd0_bchg,
  I2 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_sre_request_Z,
  I3 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_refresh_request_Z);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_W2R_s35\: LUT4
generic map (
  INIT => X"0007"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_W2R_40\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_W2R_38\,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1231,
  I2 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_sre_request_Z,
  I3 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_refresh_request_Z);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_DONE_s19\: LUT4
generic map (
  INIT => X"0200"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_DONE_24\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_24\,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(4),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(5),
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_25\);
\gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.ZQCL_s24\: LUT4
generic map (
  INIT => X"0200"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_29\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.WRITE_LEVELING_24\,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(4),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt\(5),
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_init_next_state.ZQCL_27\);
\gw3_top/n100_s2\: LUT4
generic map (
  INIT => X"F900"
)
port map (
  F => gw3_top_n100_6,
  I0 => \gw3_top/u_eye_calib/cnt\(1),
  I1 => \gw3_top/u_eye_calib/cnt\(0),
  I2 => \gw3_top/u_eye_calib/cnt\(2),
  I3 => gw3_top_n59_4);
\gw3_top/n62_s2\: LUT3
generic map (
  INIT => X"90"
)
port map (
  F => gw3_top_n62_6,
  I0 => \gw3_top/u_eye_calib/cnt\(1),
  I1 => \gw3_top/u_eye_calib/cnt\(0),
  I2 => gw3_top_n59_4);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n893_s2\: LUT4
generic map (
  INIT => X"FF02"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n893_6,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_R2W\,
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRTW_cnt\(0),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRTW_cnt\(1),
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT2WR\);
\gw3_top/u_ddr_phy_top/ddr_sync/flag_d_1_s16\: LUT4
generic map (
  INIT => X"0002"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_flag_d_1_23,
  I0 => gw3_top_u_ddr_phy_top_ddr_sync_pause,
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync\(5),
  I2 => gw3_top_u_ddr_phy_top_ddr_sync_stop_d,
  I3 => \gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync\(3));
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n99_s5\: LUT4
generic map (
  INIT => X"0600"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n99_11,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(8),
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n99,
  I2 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n129_4,
  I3 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.REQ_UPDATA_DLL\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n101_s5\: LUT4
generic map (
  INIT => X"0600"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n101_11,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(6),
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n101,
  I2 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n129_4,
  I3 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.REQ_UPDATA_DLL\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n104_s4\: LUT4
generic map (
  INIT => X"0600"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n104_9,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(3),
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n104,
  I2 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n129_4,
  I3 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.REQ_UPDATA_DLL\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n106_s3\: LUT4
generic map (
  INIT => X"0600"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n106,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(1),
  I2 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n129_4,
  I3 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.REQ_UPDATA_DLL\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n107_s5\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n107_10,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/tus_cnt\(0),
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n129_4,
  I2 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.REQ_UPDATA_DLL\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_ACT_RD_s39\: LUT4
generic map (
  INIT => X"00F4"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_ACT_RD_44\,
  I0 => gw3_top_u_gwmc_top_gw_cmd0_cmd_empty_Z,
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/cmd_buf_dou\(29),
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT_RD\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_R2W_36\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_R2W_s35\: LUT4
generic map (
  INIT => X"4500"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_R2W_40\,
  I0 => gw3_top_u_gwmc_top_gw_cmd0_pchg,
  I1 => gw3_top_u_gwmc_top_gw_cmd0_cmd_empty_Z,
  I2 => \gw3_top/u_gwmc_top/gw_cmd0/cmd_buf_dou\(29),
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_READ\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/cmd_accept_y_s3\: LUT4
generic map (
  INIT => X"0400"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_y_7,
  I0 => gw3_top_u_gwmc_top_gw_cmd0_pchg,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_READ\,
  I2 => gw3_top_u_gwmc_top_gw_cmd0_cmd_empty_Z,
  I3 => \gw3_top/u_gwmc_top/gw_cmd0/cmd_buf_dou\(29));
\gw3_top/n67_s2\: LUT4
generic map (
  INIT => X"5600"
)
port map (
  F => gw3_top_n67_6,
  I0 => \gw3_top/u_eye_calib/cnt\(1),
  I1 => \gw3_top/u_eye_calib/cnt\(0),
  I2 => \gw3_top/u_eye_calib/cnt\(2),
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n63_s2\: LUT4
generic map (
  INIT => X"FE00"
)
port map (
  F => gw3_top_n63_6,
  I0 => \gw3_top/u_eye_calib/cnt\(0),
  I1 => \gw3_top/u_eye_calib/cnt\(2),
  I2 => \gw3_top/u_eye_calib/cnt\(1),
  I3 => gw3_top_n59_4);
\gw3_top/n58_s2\: LUT4
generic map (
  INIT => X"E000"
)
port map (
  F => gw3_top_n58_6,
  I0 => \gw3_top/u_eye_calib/cnt\(0),
  I1 => \gw3_top/u_eye_calib/cnt\(2),
  I2 => \gw3_top/u_eye_calib/cnt\(1),
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_2_s19\: LUT4
generic map (
  INIT => X"2000"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_2_25,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/flag\(0),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/count\(2),
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/count\(1),
  I3 => \gw3_top/u_ddr_phy_top/ddr_sync/count\(0));
\gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_4_s15\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_ns_memsync_4_20,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync\(3),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/count\(2),
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/count\(1),
  I3 => \gw3_top/u_ddr_phy_top/ddr_sync/count\(0));
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s75\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_88\,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(25),
  I1 => gw3_top_u_gwmc_top_gw_cmd0_wgate,
  I2 => gw3_top_u_gwmc_top_gw_cmd0_app_en_r);
\gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_CL_s76\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \gw3_top_u_gwmc_top_gw_cmd0_row_in_tmp[0]_ER_CL_90\,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_addr_r\(25),
  I1 => gw3_top_u_gwmc_top_gw_cmd0_wgate,
  I2 => gw3_top_u_gwmc_top_gw_cmd0_app_en_r);
\gw3_top/u_gwmc_top/gw_cmd0/n484_s2\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => gw3_top_u_gwmc_top_gw_cmd0_n484_6,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/app_cmd_r\(1),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/app_cmd_r\(2),
  I2 => gw3_top_u_gwmc_top_gw_cmd0_wgate,
  I3 => gw3_top_u_gwmc_top_gw_cmd0_app_en_r);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_WP2AW_s34\: LUT4
generic map (
  INIT => X"0800"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2AW_39\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WP2AW_37\,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_W2R_40\,
  I2 => gw3_top_u_gwmc_top_gw_cmd0_cmd_empty_Z,
  I3 => \gw3_top/u_gwmc_top/gw_cmd0/cmd_buf_dou\(28));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/cmd_accept_w_s7\: LUT4
generic map (
  INIT => X"0400"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cmd_accept_w_13,
  I0 => gw3_top_u_gwmc_top_gw_cmd0_pchg,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WRITE\,
  I2 => gw3_top_u_gwmc_top_gw_cmd0_cmd_empty_Z,
  I3 => \gw3_top/u_gwmc_top/gw_cmd0/cmd_buf_dou\(28));
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n175_s4\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n175,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_pre_Z,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_ref_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_sre_Z);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n177_s3\: LUT4
generic map (
  INIT => X"FFFB"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n177,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_act_Z,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_pre_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_ref_Z,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_sre_Z);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n164_s4\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n164_9,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_ref_Z,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_sre_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n164);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n160_s3\: LUT4
generic map (
  INIT => X"FF10"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n160,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_ref_Z,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_sre_Z,
  I2 => \gw3_top/u_gwmc_top/bank_d\(0),
  I3 => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n175_11);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n159_s3\: LUT4
generic map (
  INIT => X"FF10"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n159,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_ref_Z,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_sre_Z,
  I2 => \gw3_top/u_gwmc_top/bank_d\(1),
  I3 => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n175_11);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n158_s3\: LUT4
generic map (
  INIT => X"FF10"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n158,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_ref_Z,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_sre_Z,
  I2 => \gw3_top/u_gwmc_top/bank_d\(2),
  I3 => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n175_11);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n214_s4\: LUT4
generic map (
  INIT => X"0BB0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n214,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rrr\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(6),
  I3 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n214_11);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n215_s4\: LUT4
generic map (
  INIT => X"0BB0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n215_9,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rrr\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(5),
  I3 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n215);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n216_s5\: LUT4
generic map (
  INIT => X"0BB0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n216_11,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rrr\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(4),
  I3 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n216);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n217_s4\: LUT4
generic map (
  INIT => X"0BB0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n217_9,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rrr\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(3),
  I3 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n217);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n219_s3\: LUT4
generic map (
  INIT => X"0BB0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n219,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rrr\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(1),
  I3 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(0));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n220_s4\: LUT3
generic map (
  INIT => X"45"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n220_9,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rrr\(0));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n426_s4\: LUT4
generic map (
  INIT => X"0BB0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n426,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rrr\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(6),
  I3 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n426_11);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n427_s4\: LUT4
generic map (
  INIT => X"0BB0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n427_9,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rrr\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(5),
  I3 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n427);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n428_s5\: LUT4
generic map (
  INIT => X"0BB0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n428_11,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rrr\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(4),
  I3 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n428);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n429_s4\: LUT4
generic map (
  INIT => X"0BB0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n429_9,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rrr\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(3),
  I3 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n429);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n431_s3\: LUT4
generic map (
  INIT => X"0BB0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n431,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rrr\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(1),
  I3 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(0));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n432_s4\: LUT3
generic map (
  INIT => X"45"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n432_9,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/screen_valid\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_error_rrr\(1));
\gw3_top/u_eye_calib/n_s.RD_BURST_s14\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \gw3_top_u_eye_calib_n_s.RD_BURST_22\,
  I0 => \gw3_top/u_eye_calib/cnt\(2),
  I1 => \gw3_top/u_eye_calib/cnt\(1),
  I2 => \gw3_top/u_eye_calib/cnt\(0));
\gw3_top/n84_s2\: LUT4
generic map (
  INIT => X"7000"
)
port map (
  F => gw3_top_n84_6,
  I0 => \gw3_top/u_eye_calib/cnt\(1),
  I1 => \gw3_top/u_eye_calib/cnt\(0),
  I2 => \gw3_top/u_eye_calib/cnt\(2),
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/u_eye_calib/n4161_s3\: LUT3
generic map (
  INIT => X"6A"
)
port map (
  F => gw3_top_u_eye_calib_n4161,
  I0 => \gw3_top/u_eye_calib/cnt\(2),
  I1 => \gw3_top/u_eye_calib/cnt\(1),
  I2 => \gw3_top/u_eye_calib/cnt\(0));
\gw3_top/n168_s1\: LUT4
generic map (
  INIT => X"C0AA"
)
port map (
  F => gw3_top_n168,
  I0 => wr_data(0),
  I1 => \gw3_top/u_eye_calib/cnt\(1),
  I2 => \gw3_top/u_eye_calib/cnt\(0),
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n163_s1\: LUT4
generic map (
  INIT => X"C0AA"
)
port map (
  F => gw3_top_n163,
  I0 => wr_data(5),
  I1 => \gw3_top/u_eye_calib/cnt\(1),
  I2 => \gw3_top/u_eye_calib/cnt\(0),
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n138_s1\: LUT4
generic map (
  INIT => X"3FAA"
)
port map (
  F => gw3_top_n138,
  I0 => wr_data(30),
  I1 => \gw3_top/u_eye_calib/cnt\(1),
  I2 => \gw3_top/u_eye_calib/cnt\(0),
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n104_s1\: LUT4
generic map (
  INIT => X"C0AA"
)
port map (
  F => gw3_top_n104,
  I0 => wr_data(64),
  I1 => \gw3_top/u_eye_calib/cnt\(1),
  I2 => \gw3_top/u_eye_calib/cnt\(0),
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n99_s1\: LUT4
generic map (
  INIT => X"C0AA"
)
port map (
  F => gw3_top_n99,
  I0 => wr_data(69),
  I1 => \gw3_top/u_eye_calib/cnt\(1),
  I2 => \gw3_top/u_eye_calib/cnt\(0),
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/n74_s2\: LUT4
generic map (
  INIT => X"3FAA"
)
port map (
  F => gw3_top_n74,
  I0 => wr_data(94),
  I1 => \gw3_top/u_eye_calib/cnt\(1),
  I2 => \gw3_top/u_eye_calib/cnt\(0),
  I3 => gw3_top_eye_calib_start_r);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1193_s2\: LUT4
generic map (
  INIT => X"75FF"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1193,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(0),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tCKESR_cnt_2,
  I2 => NN_3,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SREE\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n247_s2\: LUT4
generic map (
  INIT => X"F775"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n247,
  I0 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n245_34,
  I1 => \gw3_top/u_ddr_phy_top/dll_step\(7),
  I2 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n178_32,
  I3 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep\(7));
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/realtime_dllcode_7_s4\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_init_rmove_mod_realtime_dllcode_7,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove\(0),
  I1 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_rr,
  I2 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_r);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n145_s2\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n145,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(0),
  I1 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n137,
  I2 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_rr,
  I3 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_r);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n144_s2\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n144,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(1),
  I1 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n136,
  I2 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_rr,
  I3 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_r);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n143_s2\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n143,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(2),
  I1 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n135,
  I2 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_rr,
  I3 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_r);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n142_s2\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n142,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(3),
  I1 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n134,
  I2 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_rr,
  I3 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_r);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n141_s2\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n141,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(4),
  I1 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n133,
  I2 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_rr,
  I3 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_r);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n140_s2\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n140,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(5),
  I1 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n132,
  I2 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_rr,
  I3 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_r);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n139_s2\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n139,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(6),
  I1 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n131,
  I2 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_rr,
  I3 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_r);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n138_s2\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n138,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(7),
  I1 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n130,
  I2 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_rr,
  I3 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_r);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cal_next_state.READ_CAL_IDLE_s17\: LUT4
generic map (
  INIT => X"7F00"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_IDLE\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WAIT_23\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_26\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_WRITE_CMD_27\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_IDLE\);
\gw3_top/u_gwmc_top/gw_cmd0/n71_s3\: LUT3
generic map (
  INIT => X"BF"
)
port map (
  F => gw3_top_u_gwmc_top_gw_cmd0_n71,
  I0 => gw3_top_u_gwmc_top_gw_cmd0_n21_3,
  I1 => gw3_top_u_gwmc_top_gw_cmd0_wgate_r,
  I2 => gw3_top_u_gwmc_top_gw_cmd0_app_en_rr);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n223_s3\: LUT3
generic map (
  INIT => X"AB"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n223,
  I0 => \gw3_top/u_gwmc_top/bank_d\(2),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_rd_Z);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n224_s3\: LUT3
generic map (
  INIT => X"AB"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n224,
  I0 => \gw3_top/u_gwmc_top/bank_d\(1),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_rd_Z);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n225_s3\: LUT3
generic map (
  INIT => X"AB"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n225,
  I0 => \gw3_top/u_gwmc_top/bank_d\(0),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_rd_Z);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n230_s3\: LUT3
generic map (
  INIT => X"AB"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n230,
  I0 => \gw3_top/u_gwmc_top/col_d\(9),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_rd_Z);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n231_s3\: LUT3
generic map (
  INIT => X"AB"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n231,
  I0 => \gw3_top/u_gwmc_top/col_d\(8),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_rd_Z);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n232_s3\: LUT3
generic map (
  INIT => X"AB"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n232,
  I0 => \gw3_top/u_gwmc_top/col_d\(7),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_rd_Z);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n233_s3\: LUT3
generic map (
  INIT => X"AB"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n233,
  I0 => \gw3_top/u_gwmc_top/col_d\(6),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_rd_Z);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n234_s3\: LUT3
generic map (
  INIT => X"AB"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n234,
  I0 => \gw3_top/u_gwmc_top/col_d\(5),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_rd_Z);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n235_s3\: LUT3
generic map (
  INIT => X"AB"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n235,
  I0 => \gw3_top/u_gwmc_top/col_d\(4),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_rd_Z);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n236_s3\: LUT3
generic map (
  INIT => X"AB"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n236,
  I0 => \gw3_top/u_gwmc_top/col_d\(3),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_rd_Z);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n237_s3\: LUT3
generic map (
  INIT => X"AB"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n237,
  I0 => \gw3_top/u_gwmc_top/col_d\(2),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_rd_Z);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n238_s3\: LUT3
generic map (
  INIT => X"AB"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n238,
  I0 => \gw3_top/u_gwmc_top/col_d\(1),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_rd_Z);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n239_s3\: LUT3
generic map (
  INIT => X"AB"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n239,
  I0 => \gw3_top/u_gwmc_top/col_d\(0),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_rd_Z);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/sent_col_s1\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_sent_col,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_rd_Z);
\gw3_top/u_ddr_phy_top/mux_wrdata_0_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(0),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(0),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_3_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(3),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(3),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_4_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(4),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(4),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_6_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(6),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(6),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_7_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(7),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(7),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_8_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(8),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(8),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_11_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(11),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(11),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_12_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(12),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(12),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_14_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(14),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(14),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_15_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(15),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(15),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_16_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(16),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(16),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_17_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(17),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(17),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_21_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(21),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(21),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_22_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(22),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(22),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_23_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(23),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(23),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_24_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(24),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(24),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_25_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(25),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(25),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_29_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(29),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(29),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_30_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(30),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(30),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_31_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(31),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(31),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_33_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(33),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(33),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_34_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(34),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(34),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_36_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(36),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(36),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_38_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(38),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(38),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_39_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(39),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(39),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_41_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(41),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(41),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_42_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(42),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(42),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_44_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(44),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(44),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_46_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(46),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(46),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_47_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(47),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(47),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_50_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(50),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(50),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_51_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(51),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(51),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_53_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(53),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(53),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_55_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(55),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(55),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_58_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(58),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(58),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_59_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(59),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(59),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_61_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(61),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(61),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_63_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(63),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(63),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_66_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(66),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(66),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_67_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(67),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(67),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_70_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(70),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(70),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_71_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(71),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(71),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_74_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(74),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(74),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_75_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(75),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(75),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_78_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(78),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(78),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_79_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(79),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(79),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_80_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(80),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(80),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_81_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(81),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(81),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_84_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(84),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(84),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_85_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(85),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(85),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_88_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(88),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(88),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_89_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(89),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(89),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_92_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(92),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(92),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_93_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(93),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(93),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_97_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(97),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(97),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_99_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(99),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(99),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_101_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(101),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(101),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_103_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(103),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(103),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_105_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(105),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(105),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_107_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(107),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(107),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_109_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(109),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(109),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_111_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(111),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(111),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_112_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(112),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(112),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_114_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(114),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(114),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_116_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(116),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(116),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_118_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(118),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(118),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_120_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(120),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(120),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_122_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(122),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(122),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_124_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(124),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(124),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/mux_wrdata_126_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_wrdata\(126),
  I0 => \gw3_top/u_gwmc_top/mc_wrdata\(126),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10,
  I3 => gw3_top_u_gwmc_top_n74);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z_0_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_0,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z\(0),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z_1_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_1,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z\(1),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z_2_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_2,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z\(2),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z_3_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_3,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z\(3),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z_4_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_4,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z\(4),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z_5_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_5,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z\(5),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z_6_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_6,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z\(6),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z_7_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_7,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z\(7),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z_8_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_8,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z\(8),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z_9_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_9,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z\(9),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z_10_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_10,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z\(10),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z_11_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_11,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z\(11),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z_12_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_12,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z\(12),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z_13_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_13,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z\(13),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z_14_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_14,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z\(14),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z_15_s3\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_wstep_Z_15,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_Z\(15),
  I1 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10);
\gw3_top/u_ddr_phy_top/mux_wrdata_127_s4\: LUT4
generic map (
  INIT => X"E000"
)
port map (
  F => gw3_top_u_ddr_phy_top_mux_wrdata_127,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z,
  I2 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_9,
  I3 => gw3_top_u_gwmc_top_mc_wrdata_dly_0_10);
\gw3_top/u_ddr_phy_top/mux_reset_n_s2\: LUT3
generic map (
  INIT => X"FE"
)
port map (
  F => gw3_top_u_ddr_phy_top_mux_reset_n,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_phy_reset_n,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_cs_n_2_s3\: LUT3
generic map (
  INIT => X"AB"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_cs_n\(2),
  I0 => \gw3_top/u_gwmc_top/mc_cs_n_Z\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_ras_n_2_s3\: LUT3
generic map (
  INIT => X"AB"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_ras_n\(2),
  I0 => \gw3_top/u_gwmc_top/mc_ras_n_Z\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_cas_n_2_s3\: LUT3
generic map (
  INIT => X"AB"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_cas_n\(2),
  I0 => \gw3_top/u_gwmc_top/mc_cas_n_Z\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_we_n_2_s3\: LUT3
generic map (
  INIT => X"AB"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_we_n\(2),
  I0 => \gw3_top/u_gwmc_top/mc_we_n_Z\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_cs_n_1_s3\: LUT3
generic map (
  INIT => X"AB"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_cs_n\(1),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\(1),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_53_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(53),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(55),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_47_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(47),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(47),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_43_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(43),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(43),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_42_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(42),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(42),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_bank_6_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_bank\(6),
  I0 => \gw3_top/u_gwmc_top/mc_bank_Z\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_bank_7_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_bank\(7),
  I0 => \gw3_top/u_gwmc_top/mc_bank_Z\(7),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_bank_8_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_bank\(8),
  I0 => \gw3_top/u_gwmc_top/mc_bank_Z\(8),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_bank_11_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_bank\(11),
  I0 => \gw3_top/u_gwmc_top/mc_bank_Z\(11),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_27_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(27),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\(1),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_28_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(28),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(28),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_29_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(29),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(29),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_30_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(30),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(30),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_31_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(31),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(31),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_32_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(32),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(32),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_33_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(33),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(33),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_34_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(34),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(34),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_35_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(35),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(35),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_36_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(36),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(36),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_37_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(37),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(37),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_38_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(38),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(38),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_39_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(39),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(39),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_40_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(40),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(40),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_41_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(41),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(41),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_odt_1_s2\: LUT4
generic map (
  INIT => X"CCC5"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_odt\(1),
  I0 => gw3_top_u_ddr_phy_top_mux_odt_1,
  I1 => \gw3_top/u_gwmc_top/mc_odt_Z\(0),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_bank_9_s1\: LUT4
generic map (
  INIT => X"AAAC"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_bank\(9),
  I0 => \gw3_top/u_gwmc_top/mc_bank_Z\(9),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_bank\(9),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_bank_10_s1\: LUT4
generic map (
  INIT => X"AAAC"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_bank\(10),
  I0 => \gw3_top/u_gwmc_top/mc_bank_Z\(10),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_bank\(10),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_44_s1\: LUT4
generic map (
  INIT => X"AAAC"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(44),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(44),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_addr\(48),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_45_s1\: LUT4
generic map (
  INIT => X"AAAC"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(45),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(45),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_addr\(45),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_46_s1\: LUT4
generic map (
  INIT => X"AAAC"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(46),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(46),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_addr\(51),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_48_s1\: LUT4
generic map (
  INIT => X"AAAC"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(48),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(48),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_addr\(48),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_49_s1\: LUT4
generic map (
  INIT => X"AAAC"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(49),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(49),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_addr\(49),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_50_s1\: LUT4
generic map (
  INIT => X"AAAC"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(50),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(50),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_addr\(50),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_51_s1\: LUT4
generic map (
  INIT => X"AAAC"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(51),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(51),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_addr\(51),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_52_s1\: LUT4
generic map (
  INIT => X"CCCA"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(52),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_addr\(52),
  I1 => \gw3_top/u_gwmc_top/mc_address_Z\(55),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_addr_54_s1\: LUT4
generic map (
  INIT => X"CCCA"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_addr\(54),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_addr\(54),
  I1 => \gw3_top/u_gwmc_top/mc_address_Z\(55),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_cke_3_s1\: LUT4
generic map (
  INIT => X"AAAC"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_cke\(3),
  I0 => \gw3_top/u_gwmc_top/mc_cke_Z\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_cke\(0),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_we_n_3_s1\: LUT4
generic map (
  INIT => X"AAAC"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_we_n\(3),
  I0 => \gw3_top/u_gwmc_top/mc_we_n_Z\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_we_n\(3),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_cas_n_3_s1\: LUT4
generic map (
  INIT => X"AAAC"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_cas_n\(3),
  I0 => \gw3_top/u_gwmc_top/mc_address_Z\(55),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_cas_n\(3),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_ras_n_3_s1\: LUT4
generic map (
  INIT => X"CCCA"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_ras_n\(3),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_ras_n\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\(1),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_cs_n_0_s1\: LUT4
generic map (
  INIT => X"AAAC"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_cs_n\(0),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/cmd_fifo_rden_reg\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_we_n\(0),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/mux_cs_n_3_s1\: LUT4
generic map (
  INIT => X"AAAC"
)
port map (
  F => \gw3_top/u_ddr_phy_top/mux_cs_n\(3),
  I0 => \gw3_top/u_gwmc_top/mc_cs_n_Z\(3),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/phy_cs_n\(3),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_ddr_init_internal,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_eye_calib_start_Z);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n368_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n368\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q8\(7),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n369_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n369\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q8\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n370_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n370\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q8\(5),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n371_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n371\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q8\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n372_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n372\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q8\(3),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n373_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n373\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q8\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n374_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n374\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q8\(1),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n375_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n375\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q8\(0),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n376_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n376\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q7\(7),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n377_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n377\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q7\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n378_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n378\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q7\(5),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n379_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n379\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q7\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n380_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n380\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q7\(3),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n381_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n381\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q7\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n382_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n382\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q7\(1),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n383_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n383\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q7\(0),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n384_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n384\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q6\(7),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n385_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n385\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q6\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n386_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n386\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q6\(5),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n387_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n387\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q6\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n388_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n388\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q6\(3),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n389_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n389\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q6\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n390_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n390\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q6\(1),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n391_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n391\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q6\(0),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n392_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n392\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q5\(7),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n393_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n393\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q5\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n394_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n394\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q5\(5),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n395_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n395\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q5\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n396_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n396\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q5\(3),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n397_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n397\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q5\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n398_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n398\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q5\(1),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n399_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n399\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q5\(0),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n400_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n400\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q4\(7),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n401_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n401\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q4\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n402_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n402\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q4\(5),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n403_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n403\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q4\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n404_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n404\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q4\(3),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n405_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n405\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q4\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n406_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n406\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q4\(1),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n407_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n407\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q4\(0),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n408_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n408\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q3\(7),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n409_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n409\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q3\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n410_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n410\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q3\(5),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n411_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n411\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q3\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n412_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n412\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q3\(3),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n413_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n413\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q3\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n414_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n414\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q3\(1),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n415_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n415\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q3\(0),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n416_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n416\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q2\(7),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n417_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n417\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q2\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n418_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n418\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q2\(5),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n419_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n419\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q2\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n420_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n420\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q2\(3),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n421_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n421\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q2\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n422_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n422\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q2\(1),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n423_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n423\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q2\(0),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n424_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n424\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q1\(7),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n425_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n425\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q1\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n426_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n426\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q1\(5),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n427_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n427\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q1\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n428_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n428\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q1\(3),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n429_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n429\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q1\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n430_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n430\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q1\(1),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n431_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n431\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q1\(0),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n432_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n432\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q0\(7),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n433_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n433\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q0\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n434_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n434\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q0\(5),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n435_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n435\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q0\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n436_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n436\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q0\(3),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n437_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n437\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q0\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n438_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n438\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q0\(1),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/n439_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_n439\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/of_q0\(0),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n368_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n368\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q8\(7),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n369_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n369\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q8\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n370_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n370\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q8\(5),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n371_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n371\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q8\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n372_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n372\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q8\(3),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n373_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n373\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q8\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n374_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n374\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q8\(1),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n375_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n375\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q8\(0),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n376_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n376\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q7\(7),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n377_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n377\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q7\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n378_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n378\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q7\(5),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n379_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n379\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q7\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n380_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n380\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q7\(3),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n381_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n381\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q7\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n382_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n382\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q7\(1),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n383_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n383\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q7\(0),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n384_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n384\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q6\(7),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n385_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n385\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q6\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n386_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n386\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q6\(5),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n387_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n387\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q6\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n388_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n388\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q6\(3),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n389_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n389\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q6\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n390_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n390\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q6\(1),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n391_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n391\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q6\(0),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n392_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n392\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q5\(7),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n393_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n393\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q5\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n394_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n394\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q5\(5),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n395_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n395\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q5\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n396_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n396\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q5\(3),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n397_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n397\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q5\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n398_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n398\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q5\(1),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n399_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n399\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q5\(0),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n400_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n400\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q4\(7),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n401_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n401\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q4\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n402_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n402\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q4\(5),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n403_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n403\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q4\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n404_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n404\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q4\(3),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n405_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n405\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q4\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n406_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n406\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q4\(1),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n407_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n407\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q4\(0),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n408_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n408\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q3\(7),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n409_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n409\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q3\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n410_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n410\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q3\(5),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n411_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n411\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q3\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n412_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n412\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q3\(3),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n413_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n413\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q3\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n414_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n414\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q3\(1),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n415_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n415\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q3\(0),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n416_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n416\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q2\(7),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n417_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n417\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q2\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n418_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n418\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q2\(5),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n419_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n419\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q2\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n420_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n420\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q2\(3),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n421_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n421\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q2\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n422_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n422\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q2\(1),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n423_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n423\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q2\(0),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n424_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n424\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q1\(7),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n425_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n425\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q1\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n426_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n426\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q1\(5),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n427_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n427\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q1\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n428_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n428\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q1\(3),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n429_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n429\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q1\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n430_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n430\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q1\(1),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n431_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n431\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q1\(0),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n432_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n432\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q0\(7),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n433_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n433\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q0\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n434_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n434\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q0\(5),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n435_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n435\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q0\(4),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n436_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n436\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q0\(3),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n437_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n437\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q0\(2),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n438_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n438\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q0\(1),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/n439_s2\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_n439\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_out_fifo/of_q0\(0),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqsts1,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_dqs_reg);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next_0_s4\: LUT3
generic map (
  INIT => X"9A"
)
port map (
  F => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_rbin_next_0,
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(0),
  I1 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wr_buf_empt,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f_0_s4\: LUT4
generic map (
  INIT => X"FFB0"
)
port map (
  F => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(0),
  I0 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wr_buf_empt,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z,
  I2 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly\(0),
  I3 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_raddr_f_0);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f_1_s3\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(1),
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(1),
  I1 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly\(1),
  I2 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wr_buf_empt,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f_2_s3\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(2),
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(2),
  I1 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly\(2),
  I2 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wr_buf_empt,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z);
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f_3_s3\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f\(3),
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin\(3),
  I1 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_dly\(3),
  I2 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wr_buf_empt,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z);
\gw3_top/u_gwmc_top/gw_cmd0/waddr_1_s2\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(1),
  D => gw3_top_u_gwmc_top_gw_cmd0_next_waddr_1,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/waddr_0_s2\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(0),
  D => gw3_top_u_gwmc_top_gw_cmd0_next_waddr_0,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt_0_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(0),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n253,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt_0_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(0),
  D => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n434,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt_0_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(0),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n290,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt_0_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(0),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n502,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg_0_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1381,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg_8_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(8),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1431,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].cal_cnt_0_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].cal_cnt\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1901,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel_reg_1_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1927,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel_reg_0_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1928,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].cal_cnt_0_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].cal_cnt\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2310,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel_reg_4_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(4),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2336,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel_reg_3_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(3),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2337,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt\(0),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1034,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRTW_cnt_1_s5\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRTW_cnt\(1),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1066,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRTW_cnt_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRTW_cnt\(0),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1067,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTR_cnt_2_s5\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTR_cnt\(2),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1079,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTR_cnt_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTR_cnt\(1),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1080,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTR_cnt_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTR_cnt\(0),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1081,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRAS_cnt_1_s7\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRAS_cnt\(1),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1096,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRAS_cnt_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRAS_cnt\(0),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1097,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRTP_cnt_1_s4\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRTP_cnt\(1),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1108,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRTP_cnt_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRTP_cnt\(0),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1109,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTP_cnt_2_s6\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTP_cnt\(2),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1121,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTP_cnt_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTP_cnt\(1),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1122,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTP_cnt_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTP_cnt\(0),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1123,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt_2_s6\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt\(2),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1161,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt\(1),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1162,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt\(0),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1163,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt_7_s8\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(7),
  D => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1186,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/sre_request_s4\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => gw3_top_u_gwmc_top_gwmc_timing_ctrl_sre_request_Z,
  D => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n86,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/cke_s4\: DFFP
generic map (
  INIT => '1'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_cke_out\(3),
  D => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n351,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/rdir_0_s4\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_rdir\(0),
  D => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n181,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/rdir_1_s4\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/taa_rdir\(1),
  D => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n260,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s7\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(7),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1093,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter_3_s4\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(3),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1336_9,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1338,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1339,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq_0_s4\: DFFP
generic map (
  INIT => '1'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1354,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq_1_s3\: DFFP
generic map (
  INIT => '1'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1404,
  CLK => NN,
  PRESET => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/filter_first_burst_s4\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => gw3_top_u_ddr_phy_top_u_ddr_init_filter_first_burst,
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1723,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_6_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(6),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1746,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_5_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(5),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1747_9,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_4_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(4),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1748_11,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_3_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(3),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1749_9,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1751,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1752,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_8_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(8),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1993_9,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_7_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(7),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1994_11,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_6_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(6),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1995_9,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_4_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(4),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n1997_9,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2000,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2001,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_1_s4\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(1),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2101,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2102,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2212,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_18_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(18),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2402_9,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_17_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(17),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2403_11,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_16_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(16),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2404_9,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_14_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(14),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2406_9,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_11_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(11),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2409,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_10_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(10),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2410,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_3_s4\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(3),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2510,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt_2_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(2),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2511,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt\(0),
  D => gw3_top_u_ddr_phy_top_u_ddr_init_n2621,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(0),
  D => gw3_top_u_ddr_phy_top_ddr_sync_n57,
  CLK => clk,
  CLEAR => gw3_top_u_ddr_phy_top_n1024);
\gw3_top/u_eye_calib/timeout_6_s4\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_eye_calib/timeout\(6),
  D => gw3_top_u_eye_calib_n3944,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/timeout_5_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_eye_calib/timeout\(5),
  D => gw3_top_u_eye_calib_n3945_9,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/timeout_4_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_eye_calib/timeout\(4),
  D => gw3_top_u_eye_calib_n3946_11,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/timeout_3_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_eye_calib/timeout\(3),
  D => gw3_top_u_eye_calib_n3947_9,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/timeout_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_eye_calib/timeout\(1),
  D => gw3_top_u_eye_calib_n3949,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/timeout_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_eye_calib/timeout\(0),
  D => gw3_top_u_eye_calib_n3950,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/cnt_r_4_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_eye_calib/cnt_r\(4),
  D => gw3_top_u_eye_calib_n4197_12,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/cnt_r_3_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_eye_calib/cnt_r\(3),
  D => gw3_top_u_eye_calib_n4198_10,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/cnt_r_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_eye_calib/cnt_r\(1),
  D => gw3_top_u_eye_calib_n4200,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/cnt_r_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_eye_calib/cnt_r\(0),
  D => gw3_top_u_eye_calib_n4201,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/rank_cnt_0_s2\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/rank_cnt\(0),
  D => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n61,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/c_s.WAIT_DLL_LOCK_s5\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.WAIT_DLL_LOCK\,
  D => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n_s.WAIT_DLL_LOCK\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/c_s.UPDATA_DQS_s5\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.UPDATA_DQS\,
  D => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n_s.UPDATA_DQS\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_eye_calib/c_s.RMOVE_LEFT_s5\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \gw3_top_u_eye_calib_c_s.RMOVE_LEFT\,
  D => \gw3_top_u_eye_calib_n_s.RMOVE_LEFT\,
  CLK => NN,
  CLEAR => NN_0);
\gw3_top/u_gwmc_top/gw_cmd0/next_waddr_1_s2\: LUT4
generic map (
  INIT => X"6AAA"
)
port map (
  F => gw3_top_u_gwmc_top_gw_cmd0_next_waddr_1,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(1),
  I1 => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(0),
  I2 => gw3_top_u_gwmc_top_gw_cmd0_wgate_r,
  I3 => gw3_top_u_gwmc_top_gw_cmd0_app_en_rr);
\gw3_top/u_gwmc_top/gw_cmd0/n494_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_gwmc_top_gw_cmd0_n494,
  I0 => gw3_top_u_gwmc_top_gw_cmd0_wgate_r,
  I1 => gw3_top_u_gwmc_top_gw_cmd0_app_en_rr);
\gw3_top/u_gwmc_top/gw_cmd0/next_waddr_0_s3\: LUT3
generic map (
  INIT => X"6A"
)
port map (
  F => gw3_top_u_gwmc_top_gw_cmd0_next_waddr_0,
  I0 => \gw3_top/u_gwmc_top/gw_cmd0/waddr\(0),
  I1 => gw3_top_u_gwmc_top_gw_cmd0_wgate_r,
  I2 => gw3_top_u_gwmc_top_gw_cmd0_app_en_rr);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n253_s3\: LUT4
generic map (
  INIT => X"9AAA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n253,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rdir\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove\(0),
  I3 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/read_calib_rmove_rr\(0));
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n244_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n244,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rdir\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/read_calib_rmove_rr\(0));
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n434_s3\: LUT4
generic map (
  INIT => X"9CCC"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n434,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rdir\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove\(1),
  I3 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/read_calib_rmove_rr\(1));
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n425_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n425,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rdir\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/read_calib_rmove_rr\(1));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n290_s3\: LUT3
generic map (
  INIT => X"6A"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n290,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].eye_calib_rmove_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_rmove\(0),
  I2 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.CENTER_POSITION\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n281_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n281,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_rmove\(0),
  I1 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.CENTER_POSITION\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n502_s3\: LUT3
generic map (
  INIT => X"6C"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n502,
  I0 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.CENTER_POSITION\,
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].eye_calib_rmove_cnt\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_rmove\(1));
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n493_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n493,
  I0 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.CENTER_POSITION\,
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_rmove\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1381_s3\: LUT3
generic map (
  INIT => X"9A"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1381,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/edge_pos\(0),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1372_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1372,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/edge_pos\(0),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1431_s3\: LUT3
generic map (
  INIT => X"C6"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1431,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/wstep_reg\(8),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/edge_pos\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1422_s2\: LUT2
generic map (
  INIT => X"2"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1422,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/edge_pos\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1901_s3\: LUT4
generic map (
  INIT => X"ABAA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1901,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].cal_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\(0),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n3128,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n3128_5);
\gw3_top/u_ddr_phy_top/u_ddr_init/n3128_s3\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n3128_7,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].cal_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\(0),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n3128,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n3128_5);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1927_s2\: LUT4
generic map (
  INIT => X"9CCC"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1927,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(0),
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RSEL_ADJ\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1924_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1924,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\(0),
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RSEL_ADJ\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1928_s3\: LUT3
generic map (
  INIT => X"9C"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1928,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(0),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RSEL_ADJ\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2310_s3\: LUT4
generic map (
  INIT => X"ABAA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2310,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].cal_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\(1),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n3132,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n3132_5);
\gw3_top/u_ddr_phy_top/u_ddr_init/n3132_s3\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n3132_7,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].cal_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\(1),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n3132,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n3132_5);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2336_s2\: LUT4
generic map (
  INIT => X"D2F0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2336,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RSEL_ADJ\,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(4),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(3));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2333_s2\: LUT2
generic map (
  INIT => X"2"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2333,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RSEL_ADJ\,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2337_s3\: LUT3
generic map (
  INIT => X"D2"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2337,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RSEL_ADJ\,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rclk_sel\(3));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1034_s3\: LUT4
generic map (
  INIT => X"9A55"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1034,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt\(0),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SREI\,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_10);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRFC_cnt_3_s13\: LUT3
generic map (
  INIT => X"4F"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_20,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3,
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SREI\,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_10);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1066_s4\: LUT3
generic map (
  INIT => X"20"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1066,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRTW_cnt\(1),
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_READ\,
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRTW_cnt\(0));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1067_s3\: LUT3
generic map (
  INIT => X"CE"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1067,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRTW_cnt\(1),
  I1 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_READ\,
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRTW_cnt\(0));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1079_s4\: LUT4
generic map (
  INIT => X"00A8"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1079,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTR_cnt\(2),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTR_cnt\(0),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTR_cnt\(1),
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WRITE\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1080_s3\: LUT4
generic map (
  INIT => X"FFC2"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1080,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTR_cnt\(2),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTR_cnt\(0),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTR_cnt\(1),
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WRITE\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1081_s3\: LUT4
generic map (
  INIT => X"FF32"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1081,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTR_cnt\(2),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTR_cnt\(0),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTR_cnt\(1),
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WRITE\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1096_s5\: LUT4
generic map (
  INIT => X"0008"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1096,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRAS_cnt\(1),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRAS_cnt\(0),
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT_RD\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT_WR\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1097_s4\: LUT4
generic map (
  INIT => X"FFF2"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1097,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRAS_cnt\(1),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRAS_cnt\(0),
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT_RD\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_ACT_WR\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1108_s4\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1108,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_READ\,
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRTP_cnt\(1),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRTP_cnt\(0));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1109_s3\: LUT3
generic map (
  INIT => X"AE"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1109,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_READ\,
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRTP_cnt\(1),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tRTP_cnt\(0));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1121_s3\: LUT4
generic map (
  INIT => X"EEEA"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1121,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WRITE\,
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTP_cnt\(2),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTP_cnt\(0),
  I3 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTP_cnt\(1));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1122_s4\: LUT4
generic map (
  INIT => X"5004"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1122,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WRITE\,
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTP_cnt\(2),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTP_cnt\(0),
  I3 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTP_cnt\(1));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1123_s4\: LUT4
generic map (
  INIT => X"0504"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1123,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_WRITE\,
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTP_cnt\(2),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTP_cnt\(0),
  I3 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tWTP_cnt\(1));
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1161_s3\: LUT4
generic map (
  INIT => X"A800"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1161,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt\(2),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt\(0),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt\(1),
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SRE\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt_2_s7\: LUT4
generic map (
  INIT => X"FEFF"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tCKESR_cnt_2_17,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt\(2),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt\(0),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt\(1),
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SRE\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1162_s4\: LUT4
generic map (
  INIT => X"C2FF"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1162,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt\(2),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt\(0),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt\(1),
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SRE\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1163_s4\: LUT4
generic map (
  INIT => X"32FF"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1163,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt\(2),
  I1 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt\(0),
  I2 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tCKESR_cnt\(1),
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_SRE\);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/n1186_s4\: LUT3
generic map (
  INIT => X"20"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_n1186,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(7),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7_13,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt_7_s9\: LUT3
generic map (
  INIT => X"BF"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7_17,
  I0 => \gw3_top/u_gwmc_top/gwmc_bank_ctrl/tXSDLL_cnt\(7),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7_13,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tXSDLL_cnt_7);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/n86_s2\: LUT4
generic map (
  INIT => X"E0EA"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n86,
  I0 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_sre_request_Z,
  I1 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_init_complete_r,
  I2 => sr_req,
  I3 => NN_3);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n351_s4\: LUT3
generic map (
  INIT => X"32"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n351,
  I0 => \gw3_top/u_gwmc_top/gwmc_rank_ctrl/mc_cke_out\(3),
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_sre_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_cke_set_Z);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n181_s5\: LUT4
generic map (
  INIT => X"F0FE"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n181,
  I0 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.CENTER_POSITION\,
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_rdir\(0),
  I2 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.LEFT_EDGE_MOVE\,
  I3 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.RIGHT_MOVE\);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n181_s6\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n181_11,
  I0 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.LEFT_EDGE_MOVE\,
  I1 => \gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_c_s.RIGHT_MOVE\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n260_s4\: LUT3
generic map (
  INIT => X"B2"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n260,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/taa_rdir\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1093_s5\: LUT4
generic map (
  INIT => X"6062"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1093,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(7),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_17,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_timer_cnt0_7,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_11);
\gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s8\: LUT4
generic map (
  INIT => X"FFF8"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_15,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(7),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_17,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_timer_cnt0_7,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_11);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1336_s4\: LUT4
generic map (
  INIT => X"3C44"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1336_9,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(3),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n1336,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_RECHECK_DQ\);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter_3_s5\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_sendDQS_Counter_3,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_RECHECK_DQ\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1338_s3\: LUT4
generic map (
  INIT => X"1CD0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1338,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_RECHECK_DQ\,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(1),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1339_s4\: LUT3
generic map (
  INIT => X"1C"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1339,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_ADJ_DQS\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_RECHECK_DQ\,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_sendDQS_Counter\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1354_s3\: LUT4
generic map (
  INIT => X"FCFA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1354,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq0_Z\(0),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_IDLE\,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n1364);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1404_s3\: LUT4
generic map (
  INIT => X"FEBA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1404,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_IDLE\,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1364,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq\(1),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq0_Z\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1723_s4\: LUT3
generic map (
  INIT => X"32"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1723,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_filter_first_burst,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_RBURST_CHECK\,
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_read_cmd_wait_ov);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1746_s4\: LUT4
generic map (
  INIT => X"606A"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1746,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(6),
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_n1746_13,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_7_s4\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_read_cmd_cnt_7,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1747_s4\: LUT4
generic map (
  INIT => X"1AB0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1747_9,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(5),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n1747);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1748_s5\: LUT4
generic map (
  INIT => X"1AB0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1748_11,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(4),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n1748);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1749_s4\: LUT4
generic map (
  INIT => X"1AB0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1749_9,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(3),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n1749);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1751_s3\: LUT4
generic map (
  INIT => X"1AB0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1751,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(1),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1752_s3\: LUT3
generic map (
  INIT => X"1A"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1752,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_READ_CMD\,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1993_s4\: LUT4
generic map (
  INIT => X"3C44"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1993_9,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(8),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n1993,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1994_s5\: LUT4
generic map (
  INIT => X"1CD0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1994_11,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(7),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n1994);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1995_s4\: LUT4
generic map (
  INIT => X"1CD0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1995_9,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(6),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n1995);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1997_s4\: LUT4
generic map (
  INIT => X"1CD0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1997_9,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(4),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n1997);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2000_s3\: LUT4
generic map (
  INIT => X"1CD0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2000,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(1),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2001_s3\: LUT3
generic map (
  INIT => X"1C"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2001,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2101_s3\: LUT4
generic map (
  INIT => X"3C44"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2101,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(0),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/phy_rdbk_data_valid\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2102_s3\: LUT3
generic map (
  INIT => X"34"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2102,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(0),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/phy_rdbk_data_valid\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2102_s4\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2102_10,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/phy_rdbk_data_valid\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2212_s5\: LUT4
generic map (
  INIT => X"15AA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2212,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt\(3),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2209_7,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2203_7);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt_3_s5\: LUT4
generic map (
  INIT => X"FF40"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[0].ides_calib_cnt_3\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].ides_calib_cnt\(3),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2209_7,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2203_7);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2402_s4\: LUT4
generic map (
  INIT => X"3C44"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2402_9,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(18),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2402,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2403_s5\: LUT4
generic map (
  INIT => X"1CD0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2403_11,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(17),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2403);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2404_s4\: LUT4
generic map (
  INIT => X"1CD0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2404_9,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(16),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2404);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2406_s4\: LUT4
generic map (
  INIT => X"1CD0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2406_9,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(14),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2406);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2409_s3\: LUT4
generic map (
  INIT => X"1CD0"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2409,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(11),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(10));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2410_s3\: LUT3
generic map (
  INIT => X"1C"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2410,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19,
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt\(10));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2510_s3\: LUT4
generic map (
  INIT => X"3C44"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2510,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(3),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(2),
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/phy_rdbk_data_valid\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2511_s3\: LUT3
generic map (
  INIT => X"34"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2511,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(2),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/phy_rdbk_data_valid\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2511_s4\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2511_10,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/rdback_check_cnt\(2),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/phy_rdbk_data_valid\(1));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2621_s5\: LUT4
generic map (
  INIT => X"15AA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2621,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt\(3),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2618_7,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2612);
\gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt_3_s5\: LUT4
generic map (
  INIT => X"FF40"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_read_calibration_logic_gen[1].ides_calib_cnt_3\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].ides_calib_cnt\(3),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n2618_7,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2612);
\gw3_top/u_ddr_phy_top/ddr_sync/n57_s4\: LUT3
generic map (
  INIT => X"90"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n57,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(14),
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_syn\(1));
\gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_15_s6\: LUT2
generic map (
  INIT => X"7"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(14),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_syn\(1));
\gw3_top/u_eye_calib/n3944_s3\: LUT4
generic map (
  INIT => X"AA60"
)
port map (
  F => gw3_top_u_eye_calib_n3944,
  I0 => \gw3_top/u_eye_calib/timeout\(6),
  I1 => gw3_top_u_eye_calib_n3971_6,
  I2 => \gw3_top_u_eye_calib_c_s.WAIT_RMOVE\,
  I3 => gw3_top_u_eye_calib_n3971);
\gw3_top/u_eye_calib/n3945_s4\: LUT4
generic map (
  INIT => X"C2E0"
)
port map (
  F => gw3_top_u_eye_calib_n3945_9,
  I0 => \gw3_top_u_eye_calib_c_s.WAIT_RMOVE\,
  I1 => gw3_top_u_eye_calib_n3971,
  I2 => \gw3_top/u_eye_calib/timeout\(5),
  I3 => gw3_top_u_eye_calib_n3945);
\gw3_top/u_eye_calib/n3946_s5\: LUT4
generic map (
  INIT => X"C2E0"
)
port map (
  F => gw3_top_u_eye_calib_n3946_11,
  I0 => \gw3_top_u_eye_calib_c_s.WAIT_RMOVE\,
  I1 => gw3_top_u_eye_calib_n3971,
  I2 => \gw3_top/u_eye_calib/timeout\(4),
  I3 => gw3_top_u_eye_calib_n3946);
\gw3_top/u_eye_calib/n3947_s4\: LUT4
generic map (
  INIT => X"C2E0"
)
port map (
  F => gw3_top_u_eye_calib_n3947_9,
  I0 => \gw3_top_u_eye_calib_c_s.WAIT_RMOVE\,
  I1 => gw3_top_u_eye_calib_n3971,
  I2 => \gw3_top/u_eye_calib/timeout\(3),
  I3 => gw3_top_u_eye_calib_n3947);
\gw3_top/u_eye_calib/n3949_s3\: LUT4
generic map (
  INIT => X"C2E0"
)
port map (
  F => gw3_top_u_eye_calib_n3949,
  I0 => \gw3_top_u_eye_calib_c_s.WAIT_RMOVE\,
  I1 => gw3_top_u_eye_calib_n3971,
  I2 => \gw3_top/u_eye_calib/timeout\(1),
  I3 => \gw3_top/u_eye_calib/timeout\(0));
\gw3_top/u_eye_calib/n3950_s3\: LUT3
generic map (
  INIT => X"C2"
)
port map (
  F => gw3_top_u_eye_calib_n3950,
  I0 => \gw3_top_u_eye_calib_c_s.WAIT_RMOVE\,
  I1 => gw3_top_u_eye_calib_n3971,
  I2 => \gw3_top/u_eye_calib/timeout\(0));
\gw3_top/u_eye_calib/n4197_s6\: LUT4
generic map (
  INIT => X"1222"
)
port map (
  F => gw3_top_u_eye_calib_n4197_12,
  I0 => \gw3_top/u_eye_calib/cnt_r\(4),
  I1 => \gw3_top_u_eye_calib_c_s.WR_BURST\,
  I2 => gw3_top_u_eye_calib_n4197,
  I3 => gw3_top_u_eye_calib_eye_rdata_valid_r);
\gw3_top/u_eye_calib/cnt_r_5_s4\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => gw3_top_u_eye_calib_cnt_r_5,
  I0 => \gw3_top_u_eye_calib_c_s.WR_BURST\,
  I1 => gw3_top_u_eye_calib_eye_rdata_valid_r);
\gw3_top/u_eye_calib/n4198_s5\: LUT4
generic map (
  INIT => X"1450"
)
port map (
  F => gw3_top_u_eye_calib_n4198_10,
  I0 => \gw3_top_u_eye_calib_c_s.WR_BURST\,
  I1 => gw3_top_u_eye_calib_eye_rdata_valid_r,
  I2 => \gw3_top/u_eye_calib/cnt_r\(3),
  I3 => gw3_top_u_eye_calib_n4198);
\gw3_top/u_eye_calib/n4200_s4\: LUT4
generic map (
  INIT => X"1450"
)
port map (
  F => gw3_top_u_eye_calib_n4200,
  I0 => \gw3_top_u_eye_calib_c_s.WR_BURST\,
  I1 => gw3_top_u_eye_calib_eye_rdata_valid_r,
  I2 => \gw3_top/u_eye_calib/cnt_r\(1),
  I3 => \gw3_top/u_eye_calib/cnt_r\(0));
\gw3_top/u_eye_calib/n4201_s4\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => gw3_top_u_eye_calib_n4201,
  I0 => \gw3_top_u_eye_calib_c_s.WR_BURST\,
  I1 => gw3_top_u_eye_calib_eye_rdata_valid_r,
  I2 => \gw3_top/u_eye_calib/cnt_r\(0));
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/n61_s7\: LUT3
generic map (
  INIT => X"48"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n61,
  I0 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/rank_cnt\(0),
  I1 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_refresh_request_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_idle_Z);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n_s.WAIT_DLL_LOCK_s12\: LUT4
generic map (
  INIT => X"C0EA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n_s.WAIT_DLL_LOCK\,
  I0 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.WAIT_DLL_LOCK\,
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_tus_pulse_rrr,
  I2 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.REQ_UPDATA_DLL\,
  I3 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_dll_lock_rr);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n_s.UPDATA_DQS_s11\: LUT4
generic map (
  INIT => X"C0EA"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n_s.UPDATA_DQS\,
  I0 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.UPDATA_DQS\,
  I1 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.REQ_UPDATA_DQS\,
  I2 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_updata_dqs_ack_r,
  I3 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_updata_dqs_finished_Z);
\gw3_top/u_eye_calib/n_s.RMOVE_LEFT_s11\: LUT4
generic map (
  INIT => X"C0EA"
)
port map (
  F => \gw3_top_u_eye_calib_n_s.RMOVE_LEFT\,
  I0 => \gw3_top_u_eye_calib_c_s.RMOVE_LEFT\,
  I1 => gw3_top_eye_calib_start_r,
  I2 => \gw3_top_u_eye_calib_c_s.IDLE\,
  I3 => gw3_top_u_eye_calib_rmove_left_done_r);
\gw3_top/u_ddr_phy_top/ddr_sync/n92_s6\: LUT3
generic map (
  INIT => X"02"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n92_10,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(14),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(12),
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(13));
\gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_15_s7\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_lock_cnt_15_15,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(14),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_syn\(1));
\gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rempty_val_s1\: LUT3
generic map (
  INIT => X"09"
)
port map (
  F => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_rempty_val,
  I0 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/wbin_next\(4),
  I1 => \gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next\(4),
  I2 => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_n655_3);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rempty_val_s1\: LUT3
generic map (
  INIT => X"09"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_rempty_val\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbinnext\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr\(5),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_n49_3\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rempty_val_s1\: LUT3
generic map (
  INIT => X"09"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_rempty_val\,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbinnext\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr\(5),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_n49_3\);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n101_s1\: LUT4
generic map (
  INIT => X"0900"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n101,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(7),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/STATIC_RMOVE_TIMES\(7),
  I2 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n58_5,
  I3 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_init_rmove_start_rr);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n283_s1\: LUT4
generic map (
  INIT => X"0900"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n283,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].add_rmove_cnt\(7),
  I1 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop\(7),
  I2 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n279_3,
  I3 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_rmove_start);
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n464_s1\: LUT4
generic map (
  INIT => X"0084"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n464,
  I0 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[0].rigth_stop\(7),
  I1 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_rmove_start,
  I2 => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/rdir_gen[1].add_rmove_cnt\(7),
  I3 => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n460_3);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n363_s1\: LUT4
generic map (
  INIT => X"0900"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n363,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(7),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep\(7),
  I2 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n359_3,
  I3 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.UPDATA_DQS\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n326_s3\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n326_8,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(4),
  I2 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n328_8);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n327_s3\: LUT4
generic map (
  INIT => X"6A00"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n327,
  I0 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dqs_rmove_cnt\(4),
  I2 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_n328_8,
  I3 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.UPDATA_DQS\);
\gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s9\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_timer_cnt0_7_17,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(6),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(5),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0\(4),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n1096_8);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1746_s6\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1746_13,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt\(4),
  I2 => gw3_top_u_ddr_phy_top_u_ddr_init_n1748);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2048_s4\: LUT4
generic map (
  INIT => X"1444"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2048_9,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(8),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(7),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2049_9);
\gw3_top/u_ddr_phy_top/u_ddr_init/n2457_s4\: LUT4
generic map (
  INIT => X"1444"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n2457_9,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(18),
  I2 => \gw3_top/u_ddr_phy_top/u_ddr_init/rburst_cnt\(17),
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_n2458_9);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n214_s5\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n214_11,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[0].cor_cnt\(4),
  I2 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n216);
\gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/n426_s5\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n426_11,
  I0 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(5),
  I1 => \gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/eye_calib_gen[1].cor_cnt\(4),
  I2 => gw3_top_u_ddr_phy_top_u_eye_calib_rmove_mod_n428);
\gw3_top/u_eye_calib/n3971_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => gw3_top_u_eye_calib_n3971_6,
  I0 => \gw3_top/u_eye_calib/timeout\(5),
  I1 => \gw3_top/u_eye_calib/timeout\(4),
  I2 => gw3_top_u_eye_calib_n3946);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rgraynext_1_s1\: LUT4
generic map (
  INIT => X"956A"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rgraynext\(1),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_raddr\(0),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_rbinnext_0_8\,
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbinnext\(2));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wgraynext_4_s1\: LUT4
generic map (
  INIT => X"956A"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wgraynext\(4),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(4),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_waddr\(3),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[0].fifo_ctrl_if_wbinnext_3\,
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbinnext\(5));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rgraynext_1_s1\: LUT4
generic map (
  INIT => X"956A"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rgraynext\(1),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(6),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_raddr\(5),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_rbinnext_0_8\,
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbinnext\(2));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wgraynext_4_s1\: LUT4
generic map (
  INIT => X"956A"
)
port map (
  F => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wgraynext\(4),
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(9),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_waddr\(8),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_gen[1].fifo_ctrl_if_wbinnext_3\,
  I3 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbinnext\(5));
\gw3_top/u_eye_calib/n4141_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_eye_calib_n4141,
  I0 => \gw3_top/u_eye_calib/eye_app_addr\(10),
  I1 => gw3_top_u_gwmc_top_gw_cmd0_full,
  I2 => \gw3_top_u_eye_calib_n_s.RD_BURST_22\,
  I3 => gw3_top_u_eye_calib_n4139_7);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/n65_s3\: LUT4
generic map (
  INIT => X"0200"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n65_8,
  I0 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n26,
  I1 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(5),
  I2 => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(4),
  I3 => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n35_7);
\gw3_top/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_READ_DQ_s13\: LUT4
generic map (
  INIT => X"F444"
)
port map (
  F => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_READ_DQ\,
  I0 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_next_state.WRLVL_SEND_DQS_18\,
  I1 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_READ_DQ\,
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS_WAIT\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_DONE_24\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1414_s1\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1414,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq\(1),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq0_Z\(1),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS_WAIT\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_DONE_24\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1364_s2\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_n1364_6,
  I0 => \gw3_top/u_ddr_phy_top/u_ddr_init/pre_dq\(0),
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/in_dq0_Z\(0),
  I2 => \gw3_top_u_ddr_phy_top_u_ddr_init_wrlvl_state.WRLVL_SEND_DQS_WAIT\,
  I3 => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_next_state.READ_CAL_DONE_24\);
\gw3_top/u_eye_calib/c_s.RD_CONTI_s3\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => \gw3_top_u_eye_calib_c_s.RD_CONTI_9\,
  I0 => gw3_top_u_gwmc_top_gw_cmd0_full,
  I1 => \gw3_top/u_eye_calib/cnt\(2),
  I2 => \gw3_top/u_eye_calib/cnt\(1),
  I3 => \gw3_top/u_eye_calib/cnt\(0));
\gw3_top/u_eye_calib/timeout_6_s6\: LUT3
generic map (
  INIT => X"7F"
)
port map (
  F => gw3_top_u_eye_calib_timeout_6,
  I0 => \gw3_top/u_eye_calib/timeout\(6),
  I1 => \gw3_top_u_eye_calib_c_s.WAIT_RMOVE\,
  I2 => gw3_top_u_eye_calib_n3971_6);
\gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_POWERON_s31\: LUT4
generic map (
  INIT => X"BF00"
)
port map (
  F => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_POWERON\,
  I0 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_44\,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_tRFC_cnt_3_14,
  I2 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_nstate.GWMCST_WRITE_37\,
  I3 => \gw3_top_u_gwmc_top_gwmc_bank_ctrl_gwmc_pstate.GWMCST_POWERON\);
\gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_7_s4\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_pre_dllstep_7,
  I0 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.IDLE\,
  I1 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_dll_lock_rr,
  I2 => \gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_c_s.WAIT_DLL_LOCK\,
  I3 => gw3_top_u_ddr_phy_top_u_T_Auto_ADJ_dll_lock_r);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_19_s7\: LUT4
generic map (
  INIT => X"AEAA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_19_20,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\(1),
  I2 => NN_1,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_filter_first_burst);
\gw3_top/u_ddr_phy_top/u_ddr_init/rvalid_cnt_9_s7\: LUT4
generic map (
  INIT => X"AEAA"
)
port map (
  F => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_9_20,
  I0 => gw3_top_u_ddr_phy_top_u_ddr_init_rvalid_cnt_clr,
  I1 => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/rvalid_Z\(0),
  I2 => NN_1,
  I3 => gw3_top_u_ddr_phy_top_u_ddr_init_filter_first_burst);
\gw3_top/u_ddr_phy_top/ddr_sync/n56_s2\: LUT4
generic map (
  INIT => X"0600"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n56,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(0),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(1),
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(14),
  I3 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_syn\(1));
\gw3_top/u_ddr_phy_top/ddr_sync/n54_s3\: LUT4
generic map (
  INIT => X"0600"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n54_8,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(3),
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_n54,
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(14),
  I3 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_syn\(1));
\gw3_top/u_ddr_phy_top/ddr_sync/n53_s3\: LUT4
generic map (
  INIT => X"0600"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n53_8,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(4),
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_n53,
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(14),
  I3 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_syn\(1));
\gw3_top/u_ddr_phy_top/ddr_sync/n50_s3\: LUT4
generic map (
  INIT => X"0600"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n50_8,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(7),
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_n50,
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(14),
  I3 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_syn\(1));
\gw3_top/u_ddr_phy_top/ddr_sync/n46_s3\: LUT4
generic map (
  INIT => X"0600"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n46_8,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(11),
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_n46,
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(14),
  I3 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_syn\(1));
\gw3_top/u_ddr_phy_top/ddr_sync/n44_s3\: LUT4
generic map (
  INIT => X"0600"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n44_8,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(13),
  I1 => gw3_top_u_ddr_phy_top_ddr_sync_n44,
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(14),
  I3 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_syn\(1));
\gw3_top/u_ddr_phy_top/ddr_sync/n43_s2\: LUT4
generic map (
  INIT => X"2000"
)
port map (
  F => gw3_top_u_ddr_phy_top_ddr_sync_n43,
  I0 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(13),
  I1 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt\(14),
  I2 => \gw3_top/u_ddr_phy_top/ddr_sync/lock_syn\(1),
  I3 => gw3_top_u_ddr_phy_top_ddr_sync_n44);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n175_s5\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n175_11,
  I0 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_act_Z,
  I1 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_pre_Z,
  I2 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_ref_Z,
  I3 => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_sre_Z);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/sent_row_s1\: INV
port map (
  O => gw3_top_u_gwmc_top_gwmc_rank_ctrl_sent_row,
  I => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n175_11);
\gw3_top/u_gwmc_top/gw_cmd0/cmd_ready_d_s0\: INV
port map (
  O => cmd_ready,
  I => gw3_top_u_gwmc_top_gw_cmd0_full);
\gw3_top/u_gwmc_top/gw_wr_data0/n734_s2\: INV
port map (
  O => gw3_top_u_gwmc_top_gw_wr_data0_n734,
  I => gw3_top_u_gwmc_top_gw_wr_data0_wr_fifo_wr_buf_full);
\gw3_top/u_ddr_phy_top/n272_s2\: INV
port map (
  O => gw3_top_u_ddr_phy_top_n272,
  I => NN_0);
\gw3_top/u_ddr_phy_top/n1024_s2\: INV
port map (
  O => gw3_top_u_ddr_phy_top_n1024,
  I => rst_n);
\gw3_top/u_ddr_phy_top/n1034_s2\: INV
port map (
  O => gw3_top_u_ddr_phy_top_n1034,
  I => pll_lock);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n250_s2\: INV
port map (
  O => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n250\,
  I => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsts1_rr\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n251_s2\: INV
port map (
  O => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n251\,
  I => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqsts0_rr\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n257_s2\: INV
port map (
  O => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n257\,
  I => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqts_rr\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n258_s2\: INV
port map (
  O => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n258\,
  I => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[1].u_ddr_phy_data_lane_u_ddr_phy_data_io_dqts0_rr\);
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/n395_s2\: INV
port map (
  O => \gw3_top_u_ddr_phy_top_u_ddr_phy_wds_data_lane_gen[0].u_ddr_phy_data_lane_u_ddr_phy_data_io_n395\,
  I => gw3_top_u_ddr_phy_top_ddr_sync_pause);
\gw3_top/u_ddr_phy_top/u_ddr_init/n200_s2\: INV
port map (
  O => gw3_top_u_ddr_phy_top_u_ddr_init_n200,
  I => \gw3_top_u_ddr_phy_top_u_ddr_init_read_cal_state.READ_CAL_PRECHARGE\);
\gw3_top/u_ddr_phy_top/u_ddr_init/phy_reset_n_c_s2\: INV
port map (
  O => gw3_top_u_ddr_phy_top_u_ddr_init_phy_reset_n_c,
  I => \gw3_top_u_ddr_phy_top_u_ddr_init_init_state.IDLE\);
\gw3_top/u_ddr_phy_top/u_ddr_init/n1848_s2\: INV
port map (
  O => gw3_top_u_ddr_phy_top_u_ddr_init_n1848,
  I => NN);
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/slot_0_read_s2\: INV
port map (
  O => gw3_top_u_gwmc_top_gwmc_rank_ctrl_slot_0_read,
  I => gw3_top_u_gwmc_top_gw_wr_data0_mc_wrdata_en_out);
\gw3_top/u_gwmc_top/mc_wrdata_dly_0_s76\: INV
port map (
  O => gw3_top_u_gwmc_top_mc_wrdata_dly_0_52,
  I => gw3_top_u_gwmc_top_mc_wrdata_dly_0);
\gw3_top/u_eye_calib/n4163_s4\: INV
port map (
  O => gw3_top_u_eye_calib_n4163,
  I => \gw3_top/u_eye_calib/cnt\(0));
\gw3_top/u_gwmc_top/gw_cmd0/next_raddr_0_s5\: INV
port map (
  O => gw3_top_u_gwmc_top_gw_cmd0_next_raddr_0,
  I => \gw3_top/u_gwmc_top/gw_cmd0/raddr\(0));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rbinnext_0_s5\: INV
port map (
  O => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_rbinnext_0,
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(0));
\gw3_top/u_gwmc_top/gwmc_rank_ctrl/n242_s3\: INV
port map (
  O => gw3_top_u_gwmc_top_gwmc_rank_ctrl_n242,
  I => gw3_top_u_gwmc_top_gwmc_bank_ctrl_send_wr_Z);
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/n39_s2\: INV
port map (
  O => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n39,
  I => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/refresh_timer\(0));
\gw3_top/u_gwmc_top/gwmc_timing_ctrl/n15_s2\: INV
port map (
  O => gw3_top_u_gwmc_top_gwmc_timing_ctrl_n15,
  I => \gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt\(0));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_rgraynext_0_s2\: INV
port map (
  O => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_fifo_ctrl_of_rgraynext_0,
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl/of_raddr\(1));
\gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbinnext_0_s2\: INV
port map (
  O => gw3_top_u_ddr_phy_top_u_ddr_phy_wds_u_ddr_phy_cmd_lane_u_cmd_fifo_wbinnext_0,
  I => \gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/wbin\(0));
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n72_s2\: INV
port map (
  O => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n72,
  I => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/init_rmove_cnt\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1123_s2\: INV
port map (
  O => gw3_top_u_ddr_phy_top_u_ddr_init_n1123,
  I => \gw3_top/u_ddr_phy_top/u_ddr_init/repeat_cnt\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/n1955_s2\: INV
port map (
  O => gw3_top_u_ddr_phy_top_u_ddr_init_n1955,
  I => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[0].read_i\(0));
\gw3_top/u_ddr_phy_top/u_ddr_init/n2364_s2\: INV
port map (
  O => gw3_top_u_ddr_phy_top_u_ddr_init_n2364,
  I => \gw3_top/u_ddr_phy_top/u_ddr_init/read_calibration_logic_gen[1].read_i\(0));
\gw3_top/u_ddr_phy_top/u_init_rmove_mod/n40_s2\: INV
port map (
  O => gw3_top_u_ddr_phy_top_u_init_rmove_mod_n40,
  I => \gw3_top/u_ddr_phy_top/u_init_rmove_mod/dllstep_r\(1));
GND_s30: GND
port map (
  G => GND_0);
VCC_s21: VCC
port map (
  V => VCC_0);
GSR_0: GSR
port map (
  GSRI => VCC_0);
  clk_out <= NN;
  ddr_rst <= NN_0;
  init_calib_complete <= NN_1;
  rd_data_end <= NN_2;
  rd_data_valid <= NN_2;
  sr_ack <= NN_3;
  wr_data_rdy <= NN_4;
end beh;
