<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ilang: ilang::VerilogAnalyzerBase Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ilang
   &#160;<span id="projectnumber">1.1.1</span>
   </div>
   <div id="projectbrief">ILAng: A Modeling and Verification Platform for SoCs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceilang.html">ilang</a></li><li class="navelem"><a class="el" href="classilang_1_1_verilog_analyzer_base.html">VerilogAnalyzerBase</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="classilang_1_1_verilog_analyzer_base-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">ilang::VerilogAnalyzerBase Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="classilang_1_1_verilog_analyzer_base.html" title="VerilogAnalyzerBase should never be instantiated, only used as a pointer type in class VerilogInfo.">VerilogAnalyzerBase</a> should never be instantiated, only used as a pointer type in class <a class="el" href="classilang_1_1_verilog_info.html" title="The class that invoke the analyzer.">VerilogInfo</a>.  
 <a href="classilang_1_1_verilog_analyzer_base.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="verilog__analysis__wrapper_8h_source.html">verilog_analysis_wrapper.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for ilang::VerilogAnalyzerBase:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classilang_1_1_verilog_analyzer_base.png" usemap="#ilang::VerilogAnalyzerBase_map" alt=""/>
  <map id="ilang::VerilogAnalyzerBase_map" name="ilang::VerilogAnalyzerBase_map">
<area href="classilang_1_1_verilog_analyzer.html" title="Class for Verilog analysis." alt="ilang::VerilogAnalyzer" shape="rect" coords="0,56,165,80"/>
  </map>
</div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a97a6885ff663a7914c77301b3e8972c3"><td class="memItemLeft" align="right" valign="top"><a id="a97a6885ff663a7914c77301b3e8972c3"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> { <br />
&#160;&#160;<b>NONE</b> = 0, 
<b>MODULE</b>, 
<b>I_WIRE_wo_INTERNAL_DEF</b>, 
<b>O_WIRE_wo_INTERNAL_DEF</b>, 
<br />
&#160;&#160;<b>IO_WIRE_wo_INTERNAL_DEF</b>, 
<b>I_WIRE_w_INTERNAL_DEF</b>, 
<b>O_WIRE_w_INTERNAL_DEF</b>, 
<b>IO_WIRE_w_INTERNAL_DEF</b>, 
<br />
&#160;&#160;<b>O_REG_wo_INTERNAL_DEF</b>, 
<b>O_REG_w_INTERNAL_DEF</b>, 
<b>REG</b>, 
<b>WIRE</b>, 
<br />
&#160;&#160;<b>OTHERS</b>
<br />
 }</td></tr>
<tr class="memdesc:a97a6885ff663a7914c77301b3e8972c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">The result of querying a name (please don't change the order of them) <br /></td></tr>
<tr class="separator:a97a6885ff663a7914c77301b3e8972c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8364ec5bb95ffc031eb82ff8e8cbb158"><td class="memItemLeft" align="right" valign="top"><a id="a8364ec5bb95ffc031eb82ff8e8cbb158"></a>
typedef std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a8364ec5bb95ffc031eb82ff8e8cbb158">path_vec_t</a></td></tr>
<tr class="memdesc:a8364ec5bb95ffc031eb82ff8e8cbb158"><td class="mdescLeft">&#160;</td><td class="mdescRight">type to store multiple paths <br /></td></tr>
<tr class="separator:a8364ec5bb95ffc031eb82ff8e8cbb158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a218c0476db4d9516652f3cfa104a9d34"><td class="memItemLeft" align="right" valign="top"><a id="a218c0476db4d9516652f3cfa104a9d34"></a>
typedef std::pair&lt; std::string, long &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">vlg_loc_t</a></td></tr>
<tr class="memdesc:a218c0476db4d9516652f3cfa104a9d34"><td class="mdescLeft">&#160;</td><td class="mdescRight">filename, line number pair : location type <br /></td></tr>
<tr class="separator:a218c0476db4d9516652f3cfa104a9d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1564a64d46699f65f3fcb15f44d0cb95"><td class="memItemLeft" align="right" valign="top"><a id="a1564a64d46699f65f3fcb15f44d0cb95"></a>
typedef std::map&lt; std::string, std::vector&lt; std::string &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a1564a64d46699f65f3fcb15f44d0cb95">name_names_map_t</a></td></tr>
<tr class="memdesc:a1564a64d46699f65f3fcb15f44d0cb95"><td class="mdescLeft">&#160;</td><td class="mdescRight">A map of name -&gt; names. <br /></td></tr>
<tr class="separator:a1564a64d46699f65f3fcb15f44d0cb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0f6e40f245e183f543eeaf743c7e7ee"><td class="memItemLeft" align="right" valign="top"><a id="ad0f6e40f245e183f543eeaf743c7e7ee"></a>
typedef std::map&lt; std::string, std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#ad0f6e40f245e183f543eeaf743c7e7ee">mod_inst_t</a></td></tr>
<tr class="memdesc:ad0f6e40f245e183f543eeaf743c7e7ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">type of modulename instance name : instance_name-&gt;module_name <br /></td></tr>
<tr class="separator:ad0f6e40f245e183f543eeaf743c7e7ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd80620685b6d42deaf7098a45418b2c"><td class="memItemLeft" align="right" valign="top"><a id="afd80620685b6d42deaf7098a45418b2c"></a>
typedef std::map&lt; std::string, <a class="el" href="classilang_1_1_verilog_analyzer_base.html#ad0f6e40f245e183f543eeaf743c7e7ee">mod_inst_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#afd80620685b6d42deaf7098a45418b2c">name_insts_map_t</a></td></tr>
<tr class="memdesc:afd80620685b6d42deaf7098a45418b2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">A map of module name -&gt; instantiation. <br /></td></tr>
<tr class="separator:afd80620685b6d42deaf7098a45418b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa77a6acd0c60fe4806f087666e877aef"><td class="memItemLeft" align="right" valign="top"><a id="aa77a6acd0c60fe4806f087666e877aef"></a>
typedef std::map&lt; std::string, <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#aa77a6acd0c60fe4806f087666e877aef">name_type_buffer_t</a></td></tr>
<tr class="memdesc:aa77a6acd0c60fe4806f087666e877aef"><td class="mdescLeft">&#160;</td><td class="mdescRight">hierarchical name -&gt; hierarchical_name_type map <br /></td></tr>
<tr class="separator:aa77a6acd0c60fe4806f087666e877aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3119702b4d1cb9df562fa69aebb8c9d0"><td class="memItemLeft" align="right" valign="top"><a id="a3119702b4d1cb9df562fa69aebb8c9d0"></a>
typedef std::map&lt; std::string, void * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a3119702b4d1cb9df562fa69aebb8c9d0">name_decl_buffer_t</a></td></tr>
<tr class="memdesc:a3119702b4d1cb9df562fa69aebb8c9d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">hierarchical name -&gt; declaration pointer <br /></td></tr>
<tr class="separator:a3119702b4d1cb9df562fa69aebb8c9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38a921fd310970b0cbda4a74707d7541"><td class="memItemLeft" align="right" valign="top"><a id="a38a921fd310970b0cbda4a74707d7541"></a>
typedef std::map&lt; std::string, <a class="el" href="classilang_1_1_signal_info_base.html">SignalInfoBase</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a38a921fd310970b0cbda4a74707d7541">module_io_vec_t</a></td></tr>
<tr class="memdesc:a38a921fd310970b0cbda4a74707d7541"><td class="mdescLeft">&#160;</td><td class="mdescRight">Top module signal list. <br /></td></tr>
<tr class="separator:a38a921fd310970b0cbda4a74707d7541"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a154a73d2fb240e6348460986d23856dd"><td class="memItemLeft" align="right" valign="top"><a id="a154a73d2fb240e6348460986d23856dd"></a>
&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a154a73d2fb240e6348460986d23856dd">VerilogAnalyzerBase</a> ()</td></tr>
<tr class="memdesc:a154a73d2fb240e6348460986d23856dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor: do nothing. <br /></td></tr>
<tr class="separator:a154a73d2fb240e6348460986d23856dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a851a68ee4184818d7f40d504c4dc0b6c"><td class="memItemLeft" align="right" valign="top"><a id="a851a68ee4184818d7f40d504c4dc0b6c"></a>
virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a851a68ee4184818d7f40d504c4dc0b6c">~VerilogAnalyzerBase</a> ()</td></tr>
<tr class="memdesc:a851a68ee4184818d7f40d504c4dc0b6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">do nothing! <br /></td></tr>
<tr class="separator:a851a68ee4184818d7f40d504c4dc0b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a5e532be5d9c69bbed81a2fc7be55e2df"><td class="memItemLeft" align="right" valign="top"><a id="a5e532be5d9c69bbed81a2fc7be55e2df"></a>
static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a5e532be5d9c69bbed81a2fc7be55e2df">is_reg</a> (<a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> tp_)</td></tr>
<tr class="memdesc:a5e532be5d9c69bbed81a2fc7be55e2df"><td class="mdescLeft">&#160;</td><td class="mdescRight">decide if a type is a register (port w or wo internal def / internal) <br /></td></tr>
<tr class="separator:a5e532be5d9c69bbed81a2fc7be55e2df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c887cf1b84aca2b0ba757e892ad2372"><td class="memItemLeft" align="right" valign="top"><a id="a6c887cf1b84aca2b0ba757e892ad2372"></a>
static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a6c887cf1b84aca2b0ba757e892ad2372">is_wire</a> (<a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> tp_)</td></tr>
<tr class="memdesc:a6c887cf1b84aca2b0ba757e892ad2372"><td class="mdescLeft">&#160;</td><td class="mdescRight">decide if the type is a wire (port w or wo internal def / internal) <br /></td></tr>
<tr class="separator:a6c887cf1b84aca2b0ba757e892ad2372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a19e60d7f3385936c9d96bcf5c0710"><td class="memItemLeft" align="right" valign="top"><a id="a93a19e60d7f3385936c9d96bcf5c0710"></a>
static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a93a19e60d7f3385936c9d96bcf5c0710">no_internal_def</a> (<a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> tp_)</td></tr>
<tr class="memdesc:a93a19e60d7f3385936c9d96bcf5c0710"><td class="mdescLeft">&#160;</td><td class="mdescRight">decide if a type has no internal def <br /></td></tr>
<tr class="separator:a93a19e60d7f3385936c9d96bcf5c0710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd60b1a38fb000e8400ff92e9262a5bc"><td class="memItemLeft" align="right" valign="top"><a id="abd60b1a38fb000e8400ff92e9262a5bc"></a>
static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#abd60b1a38fb000e8400ff92e9262a5bc">is_module</a> (<a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> tp_)</td></tr>
<tr class="memdesc:abd60b1a38fb000e8400ff92e9262a5bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">decide if a type is module <br /></td></tr>
<tr class="separator:abd60b1a38fb000e8400ff92e9262a5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe827f39d8bbe9c781c68f2ca3e454fe"><td class="memItemLeft" align="right" valign="top"><a id="abe827f39d8bbe9c781c68f2ca3e454fe"></a>
static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#abe827f39d8bbe9c781c68f2ca3e454fe">is_io_sig</a> (<a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> tp_)</td></tr>
<tr class="memdesc:abe827f39d8bbe9c781c68f2ca3e454fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">decide if it is port signal <br /></td></tr>
<tr class="separator:abe827f39d8bbe9c781c68f2ca3e454fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a842b5ca87fd11989d33e5a17ebd5f572"><td class="memItemLeft" align="right" valign="top"><a id="a842b5ca87fd11989d33e5a17ebd5f572"></a>
static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a842b5ca87fd11989d33e5a17ebd5f572">is_input</a> (<a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> tp_)</td></tr>
<tr class="memdesc:a842b5ca87fd11989d33e5a17ebd5f572"><td class="mdescLeft">&#160;</td><td class="mdescRight">decide if it is input signal <br /></td></tr>
<tr class="separator:a842b5ca87fd11989d33e5a17ebd5f572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37242872b7214edce32f75d81533b55e"><td class="memItemLeft" align="right" valign="top"><a id="a37242872b7214edce32f75d81533b55e"></a>
static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#a37242872b7214edce32f75d81533b55e">is_output</a> (<a class="el" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> tp_)</td></tr>
<tr class="memdesc:a37242872b7214edce32f75d81533b55e"><td class="mdescLeft">&#160;</td><td class="mdescRight">decide if it is output signal <br /></td></tr>
<tr class="separator:a37242872b7214edce32f75d81533b55e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0fa0e055dd797abb174133cc14c6664"><td class="memItemLeft" align="right" valign="top"><a id="ae0fa0e055dd797abb174133cc14c6664"></a>
static std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_verilog_analyzer_base.html#ae0fa0e055dd797abb174133cc14c6664">PrintLoc</a> (std::ostream &amp;os, const <a class="el" href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">vlg_loc_t</a> &amp;loc)</td></tr>
<tr class="memdesc:ae0fa0e055dd797abb174133cc14c6664"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print location info. <br /></td></tr>
<tr class="separator:ae0fa0e055dd797abb174133cc14c6664"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classilang_1_1_verilog_analyzer_base.html" title="VerilogAnalyzerBase should never be instantiated, only used as a pointer type in class VerilogInfo.">VerilogAnalyzerBase</a> should never be instantiated, only used as a pointer type in class <a class="el" href="classilang_1_1_verilog_info.html" title="The class that invoke the analyzer.">VerilogInfo</a>. </p>
</div><hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="verilog__analysis__wrapper_8h_source.html">verilog_analysis_wrapper.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
