// Seed: 2858526779
module module_0;
  assign id_1[1] = 1'b0;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1
);
  wire id_3;
  module_0();
endmodule
module module_2 (
    input  tri0 id_0,
    input  tri  id_1
    , id_10,
    output tri0 id_2,
    output tri1 id_3
    , id_11,
    input  wand id_4,
    input  wand id_5,
    output tri0 id_6,
    output wire id_7,
    input  tri  id_8
);
  wire id_12;
  wire id_13;
  xnor (id_2, id_4, id_5, id_8);
  tri0 id_14 = 1;
  module_0();
endmodule
