#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jan 14 14:30:21 2025
# Process ID: 1648808
# Current directory: /home/gme/guilherme.manske/logic-gates-hls
# Command line: vivado
# Log file: /home/gme/guilherme.manske/logic-gates-hls/vivado.log
# Journal file: /home/gme/guilherme.manske/logic-gates-hls/vivado.jou
# Running On: cadmicro-inf-el8-623207, OS: Linux, CPU Frequency: 2500.000 MHz, CPU Physical cores: 6, Host memory: 33457 MB
#-----------------------------------------------------------
start_gui
create_project logic_gates /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates -part xczu7ev-ffvf1517-3-e
set_property  ip_repo_paths  /home/gme/guilherme.manske/logic-gates-hls/vivado/ip [current_project]
update_ip_catalog
create_ip -name and_gate -vendor ci_inovador -library logic_gates -version 1.0 -module_name and_gate_0
generate_target {instantiation_template} [get_files /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.srcs/sources_1/ip/and_gate_0/and_gate_0.xci]
update_compile_order -fileset sources_1
create_bd_design "D_and_gate"
startgroup
create_bd_cell -type ip -vlnv ci_inovador:logic_gates:and_gate:1.0 and_gate_0
endgroup
undo
startgroup
create_bd_cell -type ip -vlnv ci_inovador:logic_gates:and_gate:1.0 and_gate_0
endgroup
startgroup
make_bd_pins_external  [get_bd_cells and_gate_0]
make_bd_intf_pins_external  [get_bd_cells and_gate_0]
endgroup
undo
undo
startgroup
create_bd_cell -type ip -vlnv ci_inovador:logic_gates:and_gate:1.0 and_gate_0
endgroup
startgroup
make_bd_pins_external  [get_bd_pins and_gate_0/a]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells and_gate_0]
make_bd_intf_pins_external  [get_bd_cells and_gate_0]
endgroup
set_property name i_a [get_bd_ports a_0]
set_property name i_b [get_bd_ports b_0]
set_property name o_res [get_bd_ports res_0]
make_wrapper -files [get_files /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.srcs/sources_1/bd/D_and_gate/D_and_gate.bd] -top
add_files -norecurse /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.gen/sources_1/bd/D_and_gate/hdl/D_and_gate_wrapper.v
update_compile_order -fileset sources_1
file mkdir /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.srcs/sim_1/new/and_gate_tb.v w ]
add_files -fileset sim_1 /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.srcs/sim_1/new/and_gate_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top and_gate_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
generate_target Simulation [get_files /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.srcs/sources_1/bd/D_and_gate/D_and_gate.bd]
export_ip_user_files -of_objects [get_files /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.srcs/sources_1/bd/D_and_gate/D_and_gate.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.srcs/sources_1/bd/D_and_gate/D_and_gate.bd] -directory /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.ip_user_files/sim_scripts -ip_user_files_dir /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.ip_user_files -ipstatic_source_dir /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.cache/compile_simlib/modelsim} {questa=/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.cache/compile_simlib/questa} {xcelium=/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.cache/compile_simlib/xcelium} {vcs=/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.cache/compile_simlib/vcs} {riviera=/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
source and_gate_tb.tcl
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.srcs/sources_1/bd/D_and_gate/D_and_gate.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_design
open_run impl_1
open_bd_design {/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.srcs/sources_1/bd/D_and_gate/D_and_gate.bd}
close_sim
close_project
create_project divisor /home/gme/guilherme.manske/ip/vivado/divisor -part xczu7ev-ffvf1517-3-e
close_project
create_project divisor /home/gme/guilherme.manske/ip/divisor/vivado/divisor -part xczu7ev-ffvf1517-3-e
set_property  ip_repo_paths  /home/gme/guilherme.manske/ip/divisor/ip [current_project]
update_ip_catalog
create_bd_design "D_divisor"
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv GbManske:Arith:div:1.0 div_0
endgroup
startgroup
make_bd_pins_external  [get_bd_cells div_0]
make_bd_intf_pins_external  [get_bd_cells div_0]
endgroup
set_property name i_a_ap_vld [get_bd_ports a_ap_vld_0]
set_property name i_b_ap_vld [get_bd_ports b_ap_vld_0]
set_property name c_a_ap_vld [get_bd_ports i_a_ap_vld]
set_property name c_b_ap_vld [get_bd_ports i_b_ap_vld]
set_property name i_a [get_bd_ports a_0]
set_property name i_b [get_bd_ports b_0]
set_property name c_res_ap_vld [get_bd_ports res_ap_vld_0]
set_property name o_res [get_bd_ports res_0]
file mkdir /home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.srcs/sim_1/new/divisor_tb.v w ]
add_files -fileset sim_1 /home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.srcs/sim_1/new/divisor_tb.v
open_bd_design {/home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.srcs/sources_1/bd/D_divisor/D_divisor.bd}
make_wrapper -files [get_files /home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.srcs/sources_1/bd/D_divisor/D_divisor.bd] -top
add_files -norecurse /home/gme/guilherme.manske/ip/divisor/vivado/divisor/divisor.gen/sources_1/bd/D_divisor/hdl/D_divisor_wrapper.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
launch_simulation
source divisor_tb.tcl
close_sim
launch_simulation
source divisor_tb.tcl
close_sim
launch_simulation
source divisor_tb.tcl
close_sim
launch_simulation
source divisor_tb.tcl
close_sim
close_project
