// Seed: 4042534527
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    output logic id_3,
    output id_4
);
  logic id_5 = id_0 ? id_5 : id_0;
  assign id_3 = 1;
endmodule
