#******************************************************************************
#                                                                             *
#                  Copyright (C) 2019 IFSC *
#                                                                             *
#                                                                             *
# All information provided herein is provided on an "as is" basis,            *
# without warranty of any kind.                                               *
#                                                                             *
# File Name: testbench.do                                                     *
#                                                                             *
# Function: riscv muticycle simulation script                                 *
#                                                                             *
# REVISION HISTORY:                                                           *
#  Revision 0.1.0    08/01/2018 - Initial Revision                            *
#  Revision 0.2.0    31/05/2021 - Change path and added some peripherals      *
#******************************************************************************

vlib work
vcom ../../memory/iram_quartus.vhd
vcom ../../memory/instructionbusmux.vhd
vcom ../../memory/databusmux.vhd
vcom ../../memory/dmemory.vhd
vcom ../../memory/iodatabusmux.vhd
vcom ../../alu/alu_types.vhd
vcom ../../alu/alu.vhd
vcom ../../alu/m/division_functions.vhd
vcom ../../alu/m/quick_naive.vhd
vcom ../../alu/m/M_types.vhd
vcom ../../alu/m/M.vhd
vcom ../../decoder/decoder_types.vhd
vcom ../../decoder/iregister.vhd
vcom ../../decoder/decoder.vhd
vcom ../../registers/register_file.vhd
vcom ../../peripherals/gpio/gpio.vhd
vcom ../../peripherals/gpio/led_displays.vhd
vcom ../../peripherals/timer/Timer.vhd
vcom ../../core/csr.vhd
vcom ../../core/core.vhd
vcom ../../core/txt_util.vhdl
vcom ../../core/trace_debug.vhd
vcom simple_serial_transmitter.vhd
vcom testbench.vhd

vsim -voptargs="+acc" -t ns work.core_main_testbench

view wave
add wave -radix binary 	/clk
add wave -radix binary 	/rst
add wave -height 15 -divider "Instruction Memory"
add wave -label iAddr -radix hex /address
add wave -label iWord -radix hex idata
add wave -label decoded -radix ASCII /debugString
# add wave /debugString
# add wave -radix hex /imem/RAM
# add wave -radix hex /q

add wave -height 15 -divider "PC and Ctrl Targers"
add wave -radix hex -label pc 			/myRiscv/pc
add wave -radix hex -label jal_target 	/myRiscv/jal_target
add wave -radix hex -label jalr_target 	/myRiscv/jalr_target
add wave -label branch_cmp 				/myRiscv/branch_cmp
add wave -radix hex -label jumps 	/myRiscv/jumps


add wave -height 15 -divider "Iregister debug"
add wave -label opcode  /myRiscv/opcodes
add wave -label rd /myRiscv/rd
add wave -label rs1 /myRiscv/rs1
add wave -label rs2 /myRiscv/rs2
add wave -label imm_i /myRiscv/imm_i
add wave -label imm_s /myRiscv/imm_s
add wave -label imm_b /myRiscv/imm_b
add wave -label imm_u /myRiscv/imm_u
add wave -label imm_j /myRiscv/imm_j


add wave -height 15 -divider "Register file debug"
 add wave -label registers -radix hex /myRiscv/registers/ram
 add wave -label w_ena 	/myRiscv/rf_w_ena
 add wave -label w_data -radix hex	/myRiscv/rw_data
 add wave -label r1_data -radix hex /myRiscv/rs1_data
 add wave -label r2_data -radix hex /myRiscv/rs2_data

# decoder debug
add wave -label states /myRiscv/decoder0/state

add wave -height 15 -divider "GPIO"
add wave -label enable_exti_mask -radix hex /generic_gpio/enable_exti_mask
add wave -label edge_exti_mask -radix hex /generic_gpio/edge_exti_mask
add wave -label output_reg -radix hex /generic_gpio/output_reg

add wave -height 15 -divider "CSR"
add wave -label interrupts -radix hex /myRiscv/interrupts
add wave -label pending_interrupts -radix hex /myRiscv/ins_csr/pending_interrupts
add wave -label mret -radix hex /myRiscv/ins_csr/mret
add wave -label pending /myRiscv/pending
add wave -label csr_write /myRiscv/csr_write
add wave -label csr_addr /myRiscv/imm_i
add wave -label csr_value -radix hex /myRiscv/csr_value
add wave -label load_mepc -radix hex /myRiscv/load_mepc
# add wave -label load_mepc_holder -radix hex /myRiscv/ins_csr/load_mepc_holder
add wave -label mepc -radix hex /myRiscv/mepc
add wave -label mretpc -radix hex /myRiscv/mretpc
add wave -label csr_new -radix hex /myRiscv/rs1_data
# add wave -label mreg -radix hex /myRiscv/ins_csr/mreg


add wave -height 15 -divider "Alu debug"
add wave -radix dec -label aluData /myRiscv/alu_data
add wave -radix dec -label aluOut 	/myRiscv/alu_out

add wave -height 15 -divider "M Extension debug"
add wave -label clock_32x /myRiscv/clk_32x
add wave -label code_operator /myRiscv/M_data.code
add wave -radix dec -label a_integer 	/myRiscv/M_data.a
add wave -radix dec -label b_integer 	/myRiscv/M_data.b
add wave -radix dec -label M_out   	  /myRiscv/M_out

add wave -height 15 -divider "Data memory debug"
add wave -label daddr -radix hex /myRiscv/memAddrTypeSBlock/addr
add wave -label fsm_data -radix hex /dmem/fsm_data
add wave -label ram_data -radix hex /dmem/ram_data
add wave -label mState /dmem/state
add wave -label fsm_we /dmem/fsm_we
add wave -label ddata_r_mem -radix hex /dmem/q
add wave -label datamemory -radix hex /dmem/ram_block


add wave -height 15 -divider "Data bus"
add wave -label daddress -radix hex /daddress
add wave -label ddata_r -radix hex 	/ddata_r
add wave -label ddata_w -radix hex 	/ddata_w
add wave -label dmask -radix bin /dmask
add wave -label dcsel 	/dcsel
add wave -label d_we 	/d_we
add wave -label d_rd 	/d_rd
add wave -label d_sig   /d_sig

add wave -height 15 -divider "Peripheral Data bus"
add wave -label daddress -radix hex /daddress
add wave -label ddata_r_periph -radix hex 	/ddata_r_periph
add wave -label ddata_r_gpio -radix hex 	/ddata_r_gpio

add wave -label gpio_interrupts -radix hex /gpio_interrupts
add wave -label gpio_input -radix hex /gpio_input

add wave -height 15 -divider "Timer"
add wave -label enable_timer_irq_mask -radix hex /timer/enable_timer_irq_mask
add wave -label timer_interrupt -radix hex /timer/timer_interrupt
add wave -label timer_reset -radix binary /timer/timer_reset
add wave -label timer_mode -radix unsigned /timer/timer_mode
add wave -label prescaler -radix unsigned /timer/prescaler
add wave -label top_counter -radix unsigned /timer/top_counter
add wave -label counter -radix unsigned /timer/counter
add wave -label compare_0A -radix unsigned /timer/compare_0A
add wave -label compare_0B -radix unsigned /timer/compare_0B
add wave -label compare_1A -radix unsigned /timer/compare_1A
add wave -label compare_1B -radix unsigned /timer/compare_1B
add wave -label compare_2A -radix unsigned /timer/compare_2A
add wave -label compare_2B -radix unsigned /timer/compare_2B
add wave -label output_0A -radix binary /timer/output_A(0)
add wave -label output_0B -radix binary /timer/output_B(0)
add wave -label output_1A -radix binary /timer/output_A(1)
add wave -label output_1B -radix binary /timer/output_B(1)
add wave -label output_2A -radix binary /timer/output_A(2)
add wave -label output_2B -radix binary /timer/output_B(2)
add wave -label internal_clock -radix binary /timer/internal_clock


add wave -height 15 -divider "Input/Output SIM"
add wave -label LEDR -radix hex /LEDR
add wave -label HEX0 -radix hex /HEX0
add wave -label ARDUINO_IO -radix hex /ARDUINO_IO


add wave -label RESET -radix binary /simple_serial_transmitter_inst/rst
add wave -label CLOCK -radix binary /simple_serial_transmitter_inst/clk
add wave -label DADDRESS -radix hex /simple_serial_transmitter_inst/daddress
add wave -label DDATA_W -radix hex /simple_serial_transmitter_inst/ddata_w
add wave -label DDATA_R -radix hex /simple_serial_transmitter_inst/ddata_r
add wave -label D_WE -radix binary /simple_serial_transmitter_inst/d_we
add wave -label D_RD -radix binary /simple_serial_transmitter_inst/d_rd
add wave -label DCSEL -radix binary /simple_serial_transmitter_inst/dcsel
add wave -label START -radix binary /simple_serial_transmitter_inst/start_w
add wave -label ADDR -radix binary /simple_serial_transmitter_inst/addr_w
add wave -label DATA -radix binary /simple_serial_transmitter_inst/data_w
add wave -label STATE -radix dec /simple_serial_transmitter_inst/state
add wave -label SDATA  -radix binary /simple_serial_transmitter_inst/sdata

run 8000 us
wave zoomfull
