
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _674_ (removal check against rising-edge clock wb_clk_i)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001921    0.000000    0.000000    1.000000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000015    0.000007    1.000007 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002056    0.101292    1.082889    2.082897 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.101292    0.000007    2.082904 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.009653    0.121185    0.233248    2.316152 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.121185    0.000321    2.316473 v _377_/A (sky130_fd_sc_hd__inv_2)
     1    0.015275    0.122468    0.153274    2.469747 ^ _377_/Y (sky130_fd_sc_hd__inv_2)
                                                         _000_ (net)
                      0.122513    0.000693    2.470441 ^ _674_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              2.470441   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.989887    0.085994    1.243298 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.250000    1.493298   clock uncertainty
                                  0.000000    1.493298   clock reconvergence pessimism
                                  0.950938    2.444237   library removal time
                                              2.444237   data required time
---------------------------------------------------------------------------------------------
                                              2.444237   data required time
                                             -2.470441   data arrival time
---------------------------------------------------------------------------------------------
                                              0.026204   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.006969    0.000000    0.000000    1.000000 v wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000059    0.000030    1.000030 v input5/A (sky130_fd_sc_hd__buf_8)
     7    0.149040    0.189381    0.308030    1.308060 v input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.189619    0.005559    1.313619 v _388_/B (sky130_fd_sc_hd__nand3_4)
     7    0.097992    0.434415    0.460833    1.774452 ^ _388_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _008_ (net)
                      0.434809    0.010784    1.785236 ^ _389_/A (sky130_fd_sc_hd__inv_16)
    33    0.314808    0.248598    0.322196    2.107432 v _389_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[3] (net)
                      0.255906    0.033210    2.140642 v i_sram.sram3/EN (CF_SRAM_1024x32)
                                              2.140642   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.484861    1.944129   library hold time
                                              1.944129   data required time
---------------------------------------------------------------------------------------------
                                              1.944129   data required time
                                             -2.140642   data arrival time
---------------------------------------------------------------------------------------------
                                              0.196513   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218178    0.004080    1.976732 v _674_/D (sky130_fd_sc_hd__dfrtp_1)
                                              1.976732   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.989887    0.085994    1.243298 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.250000    1.493298   clock uncertainty
                                  0.000000    1.493298   clock reconvergence pessimism
                                  0.071339    1.564637   library hold time
                                              1.564637   data required time
---------------------------------------------------------------------------------------------
                                              1.564637   data required time
                                             -1.976732   data arrival time
---------------------------------------------------------------------------------------------
                                              0.412095   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002132    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000021    0.000010    1.000010 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007801    0.154346    1.161693    2.161703 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.154346    0.000089    2.161792 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.465367    0.588024    2.749817 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.465804    0.013028    2.762845 v i_sram.sram0/DI[15] (CF_SRAM_1024x32)
                                              2.762845   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.541425    2.038114   library hold time
                                              2.038114   data required time
---------------------------------------------------------------------------------------------
                                              2.038114   data required time
                                             -2.762845   data arrival time
---------------------------------------------------------------------------------------------
                                              0.724730   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002132    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000021    0.000010    1.000010 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007801    0.154346    1.161693    2.161703 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.154346    0.000089    2.161792 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.465367    0.588024    2.749817 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.465686    0.011251    2.761068 v i_sram.sram1/DI[15] (CF_SRAM_1024x32)
                                              2.761068   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.541460    2.030805   library hold time
                                              2.030805   data required time
---------------------------------------------------------------------------------------------
                                              2.030805   data required time
                                             -2.761068   data arrival time
---------------------------------------------------------------------------------------------
                                              0.730263   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002690    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000034    0.000017    1.000017 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007289    0.149720    1.155878    2.155895 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.149720    0.000064    2.155959 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.474146    0.606761    2.762720 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.475665    0.022372    2.785092 v i_sram.sram4/DI[10] (CF_SRAM_1024x32)
                                              2.785092   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.539837    2.053473   library hold time
                                              2.053473   data required time
---------------------------------------------------------------------------------------------
                                              2.053473   data required time
                                             -2.785092   data arrival time
---------------------------------------------------------------------------------------------
                                              0.731619   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002649    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000035    0.000017    1.000017 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007328    0.150066    1.156319    2.156336 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.150066    0.000067    2.156403 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.472296    0.608210    2.764613 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.473724    0.021605    2.786217 v i_sram.sram4/DI[11] (CF_SRAM_1024x32)
                                              2.786217   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.540141    2.053777   library hold time
                                              2.053777   data required time
---------------------------------------------------------------------------------------------
                                              2.053777   data required time
                                             -2.786217   data arrival time
---------------------------------------------------------------------------------------------
                                              0.732441   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.473496    0.085203    2.768700 v i_sram.sram0/BEN[15] (CF_SRAM_1024x32)
                                              2.768700   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.539439    2.036129   library hold time
                                              2.036129   data required time
---------------------------------------------------------------------------------------------
                                              2.036129   data required time
                                             -2.768700   data arrival time
---------------------------------------------------------------------------------------------
                                              0.732572   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002672    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000031    0.000016    1.000015 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007562    0.152169    1.158977    2.158992 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.152169    0.000079    2.159071 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.484042    0.597002    2.756073 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.484567    0.012627    2.768700 v i_sram.sram0/DI[14] (CF_SRAM_1024x32)
                                              2.768700   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.538488    2.035178   library hold time
                                              2.035178   data required time
---------------------------------------------------------------------------------------------
                                              2.035178   data required time
                                             -2.768700   data arrival time
---------------------------------------------------------------------------------------------
                                              0.733522   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.485778    0.097503    2.770407 v i_sram.sram0/BEN[7] (CF_SRAM_1024x32)
                                              2.770407   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.537879    2.034569   library hold time
                                              2.034569   data required time
---------------------------------------------------------------------------------------------
                                              2.034569   data required time
                                             -2.770407   data arrival time
---------------------------------------------------------------------------------------------
                                              0.735839   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.476212    0.088987    2.772483 v i_sram.sram0/BEN[14] (CF_SRAM_1024x32)
                                              2.772483   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.539094    2.035784   library hold time
                                              2.035784   data required time
---------------------------------------------------------------------------------------------
                                              2.035784   data required time
                                             -2.772483   data arrival time
---------------------------------------------------------------------------------------------
                                              0.736700   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002690    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000034    0.000017    1.000017 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007289    0.149720    1.155878    2.155895 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.149720    0.000064    2.155959 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.474146    0.606761    2.762720 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.475600    0.021913    2.784633 v i_sram.sram5/DI[10] (CF_SRAM_1024x32)
                                              2.784633   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.539865    2.047297   library hold time
                                              2.047297   data required time
---------------------------------------------------------------------------------------------
                                              2.047297   data required time
                                             -2.784633   data arrival time
---------------------------------------------------------------------------------------------
                                              0.737336   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002649    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000035    0.000017    1.000017 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007328    0.150066    1.156319    2.156336 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.150066    0.000067    2.156403 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.472296    0.608210    2.764613 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.473642    0.021009    2.785621 v i_sram.sram5/DI[11] (CF_SRAM_1024x32)
                                              2.785621   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.540171    2.047603   library hold time
                                              2.047603   data required time
---------------------------------------------------------------------------------------------
                                              2.047603   data required time
                                             -2.785621   data arrival time
---------------------------------------------------------------------------------------------
                                              0.738018   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.489564    0.106168    2.789664 v i_sram.sram4/BEN[15] (CF_SRAM_1024x32)
                                              2.789664   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.537354    2.050990   library hold time
                                              2.050990   data required time
---------------------------------------------------------------------------------------------
                                              2.050990   data required time
                                             -2.789664   data arrival time
---------------------------------------------------------------------------------------------
                                              0.738675   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.489719    0.106357    2.789854 v i_sram.sram4/BEN[14] (CF_SRAM_1024x32)
                                              2.789854   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.537335    2.050970   library hold time
                                              2.050970   data required time
---------------------------------------------------------------------------------------------
                                              2.050970   data required time
                                             -2.789854   data arrival time
---------------------------------------------------------------------------------------------
                                              0.738884   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002672    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000031    0.000016    1.000015 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007562    0.152169    1.158977    2.158992 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.152169    0.000079    2.159071 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.484042    0.597002    2.756073 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.484309    0.010710    2.766782 v i_sram.sram1/DI[14] (CF_SRAM_1024x32)
                                              2.766782   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.538545    2.027890   library hold time
                                              2.027890   data required time
---------------------------------------------------------------------------------------------
                                              2.027890   data required time
                                             -2.766782   data arrival time
---------------------------------------------------------------------------------------------
                                              0.738892   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.477807    0.091140    2.774637 v i_sram.sram0/BEN[13] (CF_SRAM_1024x32)
                                              2.774637   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.538892    2.035581   library hold time
                                              2.035581   data required time
---------------------------------------------------------------------------------------------
                                              2.035581   data required time
                                             -2.774637   data arrival time
---------------------------------------------------------------------------------------------
                                              0.739056   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.489851    0.106519    2.790015 v i_sram.sram4/BEN[13] (CF_SRAM_1024x32)
                                              2.790015   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.537318    2.050953   library hold time
                                              2.050953   data required time
---------------------------------------------------------------------------------------------
                                              2.050953   data required time
                                             -2.790015   data arrival time
---------------------------------------------------------------------------------------------
                                              0.739062   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.490103    0.106828    2.790324 v i_sram.sram4/BEN[12] (CF_SRAM_1024x32)
                                              2.790324   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.537286    2.050921   library hold time
                                              2.050921   data required time
---------------------------------------------------------------------------------------------
                                              2.050921   data required time
                                             -2.790324   data arrival time
---------------------------------------------------------------------------------------------
                                              0.739403   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.488369    0.100755    2.773659 v i_sram.sram0/BEN[6] (CF_SRAM_1024x32)
                                              2.773659   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.537550    2.034240   library hold time
                                              2.034240   data required time
---------------------------------------------------------------------------------------------
                                              2.034240   data required time
                                             -2.773659   data arrival time
---------------------------------------------------------------------------------------------
                                              0.739420   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.490571    0.107399    2.790895 v i_sram.sram4/BEN[11] (CF_SRAM_1024x32)
                                              2.790895   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.537226    2.050862   library hold time
                                              2.050862   data required time
---------------------------------------------------------------------------------------------
                                              2.050862   data required time
                                             -2.790895   data arrival time
---------------------------------------------------------------------------------------------
                                              0.740034   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.490982    0.107899    2.791396 v i_sram.sram4/BEN[10] (CF_SRAM_1024x32)
                                              2.791396   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.537174    2.050810   library hold time
                                              2.050810   data required time
---------------------------------------------------------------------------------------------
                                              2.050810   data required time
                                             -2.791396   data arrival time
---------------------------------------------------------------------------------------------
                                              0.740586   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.491234    0.108205    2.791702 v i_sram.sram4/BEN[9] (CF_SRAM_1024x32)
                                              2.791702   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.537142    2.050778   library hold time
                                              2.050778   data required time
---------------------------------------------------------------------------------------------
                                              2.050778   data required time
                                             -2.791702   data arrival time
---------------------------------------------------------------------------------------------
                                              0.740924   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.491324    0.108314    2.791811 v i_sram.sram4/BEN[8] (CF_SRAM_1024x32)
                                              2.791811   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.537131    2.050766   library hold time
                                              2.050766   data required time
---------------------------------------------------------------------------------------------
                                              2.050766   data required time
                                             -2.791811   data arrival time
---------------------------------------------------------------------------------------------
                                              0.741045   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.479645    0.093580    2.777076 v i_sram.sram0/BEN[12] (CF_SRAM_1024x32)
                                              2.777076   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.538658    2.035347   library hold time
                                              2.035347   data required time
---------------------------------------------------------------------------------------------
                                              2.035347   data required time
                                             -2.777076   data arrival time
---------------------------------------------------------------------------------------------
                                              0.741729   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.490461    0.103339    2.776243 v i_sram.sram0/BEN[5] (CF_SRAM_1024x32)
                                              2.776243   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.537284    2.033974   library hold time
                                              2.033974   data required time
---------------------------------------------------------------------------------------------
                                              2.033974   data required time
                                             -2.776243   data arrival time
---------------------------------------------------------------------------------------------
                                              0.742269   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002690    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000034    0.000017    1.000017 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007289    0.149720    1.155878    2.155895 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.149720    0.000064    2.155959 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.474146    0.606761    2.762720 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.475000    0.016998    2.779717 v i_sram.sram0/DI[10] (CF_SRAM_1024x32)
                                              2.779717   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.539986    2.036675   library hold time
                                              2.036675   data required time
---------------------------------------------------------------------------------------------
                                              2.036675   data required time
                                             -2.779717   data arrival time
---------------------------------------------------------------------------------------------
                                              0.743043   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002649    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000035    0.000017    1.000017 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007328    0.150066    1.156319    2.156336 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.150066    0.000067    2.156403 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.472296    0.608210    2.764613 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.473057    0.015991    2.780604 v i_sram.sram0/DI[11] (CF_SRAM_1024x32)
                                              2.780604   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.540290    2.036979   library hold time
                                              2.036979   data required time
---------------------------------------------------------------------------------------------
                                              2.036979   data required time
                                             -2.780604   data arrival time
---------------------------------------------------------------------------------------------
                                              0.743625   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.492342    0.105632    2.778536 v i_sram.sram0/BEN[4] (CF_SRAM_1024x32)
                                              2.778536   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.537046    2.033735   library hold time
                                              2.033735   data required time
---------------------------------------------------------------------------------------------
                                              2.033735   data required time
                                             -2.778536   data arrival time
---------------------------------------------------------------------------------------------
                                              0.744801   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.481935    0.096567    2.780064 v i_sram.sram0/BEN[11] (CF_SRAM_1024x32)
                                              2.780064   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.538367    2.035057   library hold time
                                              2.035057   data required time
---------------------------------------------------------------------------------------------
                                              2.035057   data required time
                                             -2.780064   data arrival time
---------------------------------------------------------------------------------------------
                                              0.745007   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002660    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000036    0.000018    1.000018 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007220    0.149106    1.155092    2.155110 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.149106    0.000063    2.155173 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.496866    0.606208    2.761381 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.497615    0.017029    2.778410 v i_sram.sram0/DI[8] (CF_SRAM_1024x32)
                                              2.778410   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.536446    2.033136   library hold time
                                              2.033136   data required time
---------------------------------------------------------------------------------------------
                                              2.033136   data required time
                                             -2.778410   data arrival time
---------------------------------------------------------------------------------------------
                                              0.745275   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002301    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000024    0.000012    1.000012 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007211    0.149025    1.154984    2.154996 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.149025    0.000063    2.155059 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.490626    0.589371    2.744430 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.494050    0.034584    2.779014 v i_sram.sram0/DI[25] (CF_SRAM_1024x32)
                                              2.779014   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.537004    2.033694   library hold time
                                              2.033694   data required time
---------------------------------------------------------------------------------------------
                                              2.033694   data required time
                                             -2.779014   data arrival time
---------------------------------------------------------------------------------------------
                                              0.745321   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.482493    0.097287    2.780783 v i_sram.sram0/BEN[10] (CF_SRAM_1024x32)
                                              2.780783   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.538296    2.034986   library hold time
                                              2.034986   data required time
---------------------------------------------------------------------------------------------
                                              2.034986   data required time
                                             -2.780783   data arrival time
---------------------------------------------------------------------------------------------
                                              0.745798   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.482730    0.097591    2.781088 v i_sram.sram0/BEN[9] (CF_SRAM_1024x32)
                                              2.781088   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.538266    2.034956   library hold time
                                              2.034956   data required time
---------------------------------------------------------------------------------------------
                                              2.034956   data required time
                                             -2.781088   data arrival time
---------------------------------------------------------------------------------------------
                                              0.746132   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.482959    0.097886    2.781383 v i_sram.sram0/BEN[8] (CF_SRAM_1024x32)
                                              2.781383   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.538237    2.034926   library hold time
                                              2.034926   data required time
---------------------------------------------------------------------------------------------
                                              2.034926   data required time
                                             -2.781383   data arrival time
---------------------------------------------------------------------------------------------
                                              0.746456   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002199    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000022    0.000011    1.000011 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007225    0.149154    1.155149    2.155161 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.149154    0.000063    2.155223 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.488149    0.620104    2.775327 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.489654    0.022477    2.797804 v i_sram.sram4/DI[9] (CF_SRAM_1024x32)
                                              2.797804   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.537648    2.051283   library hold time
                                              2.051283   data required time
---------------------------------------------------------------------------------------------
                                              2.051283   data required time
                                             -2.797804   data arrival time
---------------------------------------------------------------------------------------------
                                              0.746521   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002690    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000034    0.000017    1.000017 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007289    0.149720    1.155878    2.155895 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.149720    0.000064    2.155959 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.474146    0.606761    2.762720 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.474668    0.013398    2.776117 v i_sram.sram1/DI[10] (CF_SRAM_1024x32)
                                              2.776117   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.540054    2.029399   library hold time
                                              2.029399   data required time
---------------------------------------------------------------------------------------------
                                              2.029399   data required time
                                             -2.776117   data arrival time
---------------------------------------------------------------------------------------------
                                              0.746718   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.494125    0.107782    2.780686 v i_sram.sram0/BEN[3] (CF_SRAM_1024x32)
                                              2.780686   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.536819    2.033509   library hold time
                                              2.033509   data required time
---------------------------------------------------------------------------------------------
                                              2.033509   data required time
                                             -2.780686   data arrival time
---------------------------------------------------------------------------------------------
                                              0.747177   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002649    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000035    0.000017    1.000017 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007328    0.150066    1.156319    2.156336 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.150066    0.000067    2.156403 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.472296    0.608210    2.764613 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.472760    0.012574    2.777187 v i_sram.sram1/DI[11] (CF_SRAM_1024x32)
                                              2.777187   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.540353    2.029698   library hold time
                                              2.029698   data required time
---------------------------------------------------------------------------------------------
                                              2.029698   data required time
                                             -2.777187   data arrival time
---------------------------------------------------------------------------------------------
                                              0.747489   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002291    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000024    0.000012    1.000012 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.149052    1.155018    2.155030 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.149052    0.000063    2.155092 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.498023    0.593113    2.748206 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.501029    0.032963    2.781169 v i_sram.sram0/DI[21] (CF_SRAM_1024x32)
                                              2.781169   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.535959    2.032649   library hold time
                                              2.032649   data required time
---------------------------------------------------------------------------------------------
                                              2.032649   data required time
                                             -2.781169   data arrival time
---------------------------------------------------------------------------------------------
                                              0.748520   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.509286    0.125241    2.798146 v i_sram.sram4/BEN[7] (CF_SRAM_1024x32)
                                              2.798146   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.535245    2.048881   library hold time
                                              2.048881   data required time
---------------------------------------------------------------------------------------------
                                              2.048881   data required time
                                             -2.798146   data arrival time
---------------------------------------------------------------------------------------------
                                              0.749265   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002466    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000029    0.000014    1.000014 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007569    0.152236    1.159063    2.159078 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.152236    0.000076    2.159154 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.485880    0.618656    2.777810 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.487583    0.023767    2.801577 v i_sram.sram4/DI[2] (CF_SRAM_1024x32)
                                              2.801577   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.537972    2.051607   library hold time
                                              2.051607   data required time
---------------------------------------------------------------------------------------------
                                              2.051607   data required time
                                             -2.801577   data arrival time
---------------------------------------------------------------------------------------------
                                              0.749969   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002301    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000024    0.000012    1.000012 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007211    0.149025    1.154984    2.154996 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.149025    0.000063    2.155059 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.490626    0.589371    2.744430 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.493580    0.032367    2.776798 v i_sram.sram1/DI[25] (CF_SRAM_1024x32)
                                              2.776798   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.537094    2.026439   library hold time
                                              2.026439   data required time
---------------------------------------------------------------------------------------------
                                              2.026439   data required time
                                             -2.776798   data arrival time
---------------------------------------------------------------------------------------------
                                              0.750358   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.510253    0.126313    2.799217 v i_sram.sram4/BEN[6] (CF_SRAM_1024x32)
                                              2.799217   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.535163    2.048799   library hold time
                                              2.048799   data required time
---------------------------------------------------------------------------------------------
                                              2.048799   data required time
                                             -2.799217   data arrival time
---------------------------------------------------------------------------------------------
                                              0.750418   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.496791    0.110954    2.783858 v i_sram.sram0/BEN[2] (CF_SRAM_1024x32)
                                              2.783858   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.536481    2.033170   library hold time
                                              2.033170   data required time
---------------------------------------------------------------------------------------------
                                              2.033170   data required time
                                             -2.783858   data arrival time
---------------------------------------------------------------------------------------------
                                              0.750688   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002660    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000036    0.000018    1.000018 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007220    0.149106    1.155092    2.155110 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.149106    0.000063    2.155173 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.496866    0.606208    2.761381 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.497472    0.015407    2.776788 v i_sram.sram1/DI[8] (CF_SRAM_1024x32)
                                              2.776788   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.536485    2.025831   library hold time
                                              2.025831   data required time
---------------------------------------------------------------------------------------------
                                              2.025831   data required time
                                             -2.776788   data arrival time
---------------------------------------------------------------------------------------------
                                              0.750958   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002199    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000022    0.000011    1.000011 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007225    0.149154    1.155149    2.155161 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.149154    0.000063    2.155223 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.488149    0.620104    2.775327 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.489424    0.020764    2.796091 v i_sram.sram5/DI[9] (CF_SRAM_1024x32)
                                              2.796091   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.537701    2.045133   library hold time
                                              2.045133   data required time
---------------------------------------------------------------------------------------------
                                              2.045133   data required time
                                             -2.796091   data arrival time
---------------------------------------------------------------------------------------------
                                              0.750957   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.511115    0.127262    2.800167 v i_sram.sram4/BEN[5] (CF_SRAM_1024x32)
                                              2.800167   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.535091    2.048726   library hold time
                                              2.048726   data required time
---------------------------------------------------------------------------------------------
                                              2.048726   data required time
                                             -2.800167   data arrival time
---------------------------------------------------------------------------------------------
                                              0.751440   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.511835    0.128053    2.800957 v i_sram.sram4/BEN[4] (CF_SRAM_1024x32)
                                              2.800957   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.535030    2.048665   library hold time
                                              2.048665   data required time
---------------------------------------------------------------------------------------------
                                              2.048665   data required time
                                             -2.800957   data arrival time
---------------------------------------------------------------------------------------------
                                              0.752292   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.512569    0.128857    2.801762 v i_sram.sram4/BEN[3] (CF_SRAM_1024x32)
                                              2.801762   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.534968    2.048604   library hold time
                                              2.048604   data required time
---------------------------------------------------------------------------------------------
                                              2.048604   data required time
                                             -2.801762   data arrival time
---------------------------------------------------------------------------------------------
                                              0.753158   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.512999    0.129327    2.802231 v i_sram.sram4/BEN[2] (CF_SRAM_1024x32)
                                              2.802231   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.534932    2.048567   library hold time
                                              2.048567   data required time
---------------------------------------------------------------------------------------------
                                              2.048567   data required time
                                             -2.802231   data arrival time
---------------------------------------------------------------------------------------------
                                              0.753664   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.499221    0.113805    2.786710 v i_sram.sram0/BEN[1] (CF_SRAM_1024x32)
                                              2.786710   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.536172    2.032861   library hold time
                                              2.032861   data required time
---------------------------------------------------------------------------------------------
                                              2.032861   data required time
                                             -2.786710   data arrival time
---------------------------------------------------------------------------------------------
                                              0.753848   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.513286    0.129641    2.802545 v i_sram.sram4/BEN[1] (CF_SRAM_1024x32)
                                              2.802545   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.534907    2.048543   library hold time
                                              2.048543   data required time
---------------------------------------------------------------------------------------------
                                              2.048543   data required time
                                             -2.802545   data arrival time
---------------------------------------------------------------------------------------------
                                              0.754002   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002291    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000024    0.000012    1.000012 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.149052    1.155018    2.155030 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.149052    0.000063    2.155092 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.498023    0.593113    2.748206 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.500680    0.031186    2.779392 v i_sram.sram1/DI[21] (CF_SRAM_1024x32)
                                              2.779392   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.536014    2.025359   library hold time
                                              2.025359   data required time
---------------------------------------------------------------------------------------------
                                              2.025359   data required time
                                             -2.779392   data arrival time
---------------------------------------------------------------------------------------------
                                              0.754033   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.513525    0.129900    2.802804 v i_sram.sram4/BEN[0] (CF_SRAM_1024x32)
                                              2.802804   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.534887    2.048523   library hold time
                                              2.048523   data required time
---------------------------------------------------------------------------------------------
                                              2.048523   data required time
                                             -2.802804   data arrival time
---------------------------------------------------------------------------------------------
                                              0.754281   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002199    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000022    0.000011    1.000011 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007225    0.149154    1.155149    2.155161 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.149154    0.000063    2.155223 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.488149    0.620104    2.775327 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.488788    0.014889    2.790216 v i_sram.sram0/DI[9] (CF_SRAM_1024x32)
                                              2.790216   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.537828    2.034517   library hold time
                                              2.034517   data required time
---------------------------------------------------------------------------------------------
                                              2.034517   data required time
                                             -2.790216   data arrival time
---------------------------------------------------------------------------------------------
                                              0.755699   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002039    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000019    0.000010    1.000010 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007069    0.153248    1.153400    2.153410 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.153248    0.000026    2.153436 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.506847    0.595217    2.748653 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.510985    0.038653    2.787306 v i_sram.sram0/DI[28] (CF_SRAM_1024x32)
                                              2.787306   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.534858    2.031548   library hold time
                                              2.031548   data required time
---------------------------------------------------------------------------------------------
                                              2.031548   data required time
                                             -2.787306   data arrival time
---------------------------------------------------------------------------------------------
                                              0.755758   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.500885    0.115736    2.788640 v i_sram.sram0/BEN[0] (CF_SRAM_1024x32)
                                              2.788640   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.535998    2.032688   library hold time
                                              2.032688   data required time
---------------------------------------------------------------------------------------------
                                              2.032688   data required time
                                             -2.788640   data arrival time
---------------------------------------------------------------------------------------------
                                              0.755952   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002298    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000024    0.000012    1.000012 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007241    0.149294    1.155329    2.155341 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.149294    0.000063    2.155405 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.487215    0.621349    2.776754 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.487828    0.014478    2.791232 v i_sram.sram0/DI[5] (CF_SRAM_1024x32)
                                              2.791232   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.537978    2.034667   library hold time
                                              2.034667   data required time
---------------------------------------------------------------------------------------------
                                              2.034667   data required time
                                             -2.791232   data arrival time
---------------------------------------------------------------------------------------------
                                              0.756565   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002068    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000019    0.000010    1.000010 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007103    0.153544    1.153781    2.153790 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.153544    0.000026    2.153816 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.525688    0.618144    2.771960 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.526273    0.015842    2.787802 v i_sram.sram0/DI[4] (CF_SRAM_1024x32)
                                              2.787802   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.533167    2.029857   library hold time
                                              2.029857   data required time
---------------------------------------------------------------------------------------------
                                              2.029857   data required time
                                             -2.787802   data arrival time
---------------------------------------------------------------------------------------------
                                              0.757945   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002312    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000024    0.000012    1.000012 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007232    0.149210    1.155222    2.155234 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.149210    0.000063    2.155297 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.502767    0.596411    2.751707 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.507094    0.038942    2.790650 v i_sram.sram0/DI[29] (CF_SRAM_1024x32)
                                              2.790650   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.535289    2.031978   library hold time
                                              2.031978   data required time
---------------------------------------------------------------------------------------------
                                              2.031978   data required time
                                             -2.790650   data arrival time
---------------------------------------------------------------------------------------------
                                              0.758672   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002298    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000024    0.000012    1.000012 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007241    0.149294    1.155329    2.155341 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.149294    0.000063    2.155405 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.487215    0.621349    2.776754 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.490674    0.033299    2.810052 v i_sram.sram4/DI[5] (CF_SRAM_1024x32)
                                              2.810052   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.537488    2.051124   library hold time
                                              2.051124   data required time
---------------------------------------------------------------------------------------------
                                              2.051124   data required time
                                             -2.810052   data arrival time
---------------------------------------------------------------------------------------------
                                              0.758929   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001809    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000013    0.000007    1.000007 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007369    0.150431    1.156776    2.156783 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.150431    0.000069    2.156852 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.505035    0.599452    2.756304 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.508378    0.034747    2.791051 v i_sram.sram0/DI[24] (CF_SRAM_1024x32)
                                              2.791051   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.535146    2.031836   library hold time
                                              2.031836   data required time
---------------------------------------------------------------------------------------------
                                              2.031836   data required time
                                             -2.791051   data arrival time
---------------------------------------------------------------------------------------------
                                              0.759215   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001788    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000013    0.000007    1.000007 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007134    0.153818    1.154132    2.154138 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.153818    0.000028    2.154166 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.491922    0.619603    2.773769 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.493058    0.019783    2.793552 v i_sram.sram0/DI[1] (CF_SRAM_1024x32)
                                              2.793552   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.537160    2.033849   library hold time
                                              2.033849   data required time
---------------------------------------------------------------------------------------------
                                              2.033849   data required time
                                             -2.793552   data arrival time
---------------------------------------------------------------------------------------------
                                              0.759703   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002298    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000024    0.000012    1.000012 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007211    0.149025    1.154984    2.154996 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.149025    0.000063    2.155059 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.511618    0.605888    2.760947 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.514042    0.030157    2.791104 v i_sram.sram0/DI[19] (CF_SRAM_1024x32)
                                              2.791104   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.534520    2.031209   library hold time
                                              2.031209   data required time
---------------------------------------------------------------------------------------------
                                              2.031209   data required time
                                             -2.791104   data arrival time
---------------------------------------------------------------------------------------------
                                              0.759894   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002199    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000022    0.000011    1.000011 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007225    0.149154    1.155149    2.155161 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.149154    0.000063    2.155223 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.488149    0.620104    2.775327 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.488635    0.013026    2.788353 v i_sram.sram1/DI[9] (CF_SRAM_1024x32)
                                              2.788353   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.537868    2.027214   library hold time
                                              2.027214   data required time
---------------------------------------------------------------------------------------------
                                              2.027214   data required time
                                             -2.788353   data arrival time
---------------------------------------------------------------------------------------------
                                              0.761140   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002039    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000019    0.000010    1.000010 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007069    0.153248    1.153400    2.153410 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.153248    0.000026    2.153436 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.506847    0.595217    2.748653 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.510586    0.036956    2.785609 v i_sram.sram1/DI[28] (CF_SRAM_1024x32)
                                              2.785609   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.534919    2.024264   library hold time
                                              2.024264   data required time
---------------------------------------------------------------------------------------------
                                              2.024264   data required time
                                             -2.785609   data arrival time
---------------------------------------------------------------------------------------------
                                              0.761345   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002122    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000020    0.000010    1.000010 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007594    0.152457    1.159335    2.159344 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.152457    0.000081    2.159426 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.487064    0.623662    2.783087 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.489801    0.029745    2.812833 v i_sram.sram4/DI[7] (CF_SRAM_1024x32)
                                              2.812833   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.537625    2.051260   library hold time
                                              2.051260   data required time
---------------------------------------------------------------------------------------------
                                              2.051260   data required time
                                             -2.812833   data arrival time
---------------------------------------------------------------------------------------------
                                              0.761572   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002448    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000026    0.000013    1.000013 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007239    0.149277    1.155309    2.155322 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.149277    0.000063    2.155385 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.503400    0.632660    2.788045 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.504898    0.022730    2.810776 v i_sram.sram4/DI[13] (CF_SRAM_1024x32)
                                              2.810776   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.535487    2.049123   library hold time
                                              2.049123   data required time
---------------------------------------------------------------------------------------------
                                              2.049123   data required time
                                             -2.810776   data arrival time
---------------------------------------------------------------------------------------------
                                              0.761653   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002298    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000024    0.000012    1.000012 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007241    0.149294    1.155329    2.155341 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.149294    0.000063    2.155405 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.487215    0.621349    2.776754 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.487669    0.012504    2.789258 v i_sram.sram1/DI[5] (CF_SRAM_1024x32)
                                              2.789258   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.538019    2.027364   library hold time
                                              2.027364   data required time
---------------------------------------------------------------------------------------------
                                              2.027364   data required time
                                             -2.789258   data arrival time
---------------------------------------------------------------------------------------------
                                              0.761893   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002132    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000021    0.000010    1.000010 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007801    0.154346    1.161693    2.161703 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.154346    0.000089    2.161792 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.465367    0.588024    2.749817 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.465815    0.013178    2.762994 v i_sram.sram3/DI[15] (CF_SRAM_1024x32)
                                              2.762994   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.541793    2.001062   library hold time
                                              2.001062   data required time
---------------------------------------------------------------------------------------------
                                              2.001062   data required time
                                             -2.762994   data arrival time
---------------------------------------------------------------------------------------------
                                              0.761932   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002132    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000021    0.000010    1.000010 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007801    0.154346    1.161693    2.161703 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.154346    0.000089    2.161792 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.465367    0.588024    2.749817 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.465630    0.010284    2.760101 v i_sram.sram2/DI[15] (CF_SRAM_1024x32)
                                              2.760101   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.541826    1.997424   library hold time
                                              1.997424   data required time
---------------------------------------------------------------------------------------------
                                              1.997424   data required time
                                             -2.760101   data arrival time
---------------------------------------------------------------------------------------------
                                              0.762677   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002298    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000024    0.000012    1.000012 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007241    0.149294    1.155329    2.155341 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.149294    0.000063    2.155405 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.487215    0.621349    2.776754 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.490299    0.031519    2.808273 v i_sram.sram5/DI[5] (CF_SRAM_1024x32)
                                              2.808273   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.537564    2.044996   library hold time
                                              2.044996   data required time
---------------------------------------------------------------------------------------------
                                              2.044996   data required time
                                             -2.808273   data arrival time
---------------------------------------------------------------------------------------------
                                              0.763277   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002466    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000029    0.000014    1.000014 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007569    0.152236    1.159063    2.159078 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.152236    0.000076    2.159154 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.485880    0.618656    2.777810 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.487111    0.020339    2.798149 v i_sram.sram0/DI[2] (CF_SRAM_1024x32)
                                              2.798149   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.538090    2.034780   library hold time
                                              2.034780   data required time
---------------------------------------------------------------------------------------------
                                              2.034780   data required time
                                             -2.798149   data arrival time
---------------------------------------------------------------------------------------------
                                              0.763370   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002478    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000030    0.000015    1.000015 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155784    2.155799 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.149648    0.000064    2.155863 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.494695    0.528550    2.684413 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.536537    0.108267    2.792680 v i_sram.sram0/DI[18] (CF_SRAM_1024x32)
                                              2.792680   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.532032    2.028722   library hold time
                                              2.028722   data required time
---------------------------------------------------------------------------------------------
                                              2.028722   data required time
                                             -2.792680   data arrival time
---------------------------------------------------------------------------------------------
                                              0.763958   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001806    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000013    0.000007    1.000007 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007375    0.150488    1.156849    2.156855 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.150488    0.000069    2.156924 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.517020    0.612550    2.769474 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.518652    0.025203    2.794677 v i_sram.sram0/DI[16] (CF_SRAM_1024x32)
                                              2.794677   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.534010    2.030700   library hold time
                                              2.030700   data required time
---------------------------------------------------------------------------------------------
                                              2.030700   data required time
                                             -2.794677   data arrival time
---------------------------------------------------------------------------------------------
                                              0.763978   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002312    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000024    0.000012    1.000012 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007232    0.149210    1.155222    2.155234 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.149210    0.000063    2.155297 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.502767    0.596411    2.751707 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.506684    0.037241    2.788948 v i_sram.sram1/DI[29] (CF_SRAM_1024x32)
                                              2.788948   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.535350    2.024696   library hold time
                                              2.024696   data required time
---------------------------------------------------------------------------------------------
                                              2.024696   data required time
                                             -2.788948   data arrival time
---------------------------------------------------------------------------------------------
                                              0.764252   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002122    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000020    0.000010    1.000010 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007594    0.152457    1.159335    2.159344 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.152457    0.000081    2.159426 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.487064    0.623662    2.783087 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.487825    0.016072    2.799160 v i_sram.sram0/DI[7] (CF_SRAM_1024x32)
                                              2.799160   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.537978    2.034668   library hold time
                                              2.034668   data required time
---------------------------------------------------------------------------------------------
                                              2.034668   data required time
                                             -2.799160   data arrival time
---------------------------------------------------------------------------------------------
                                              0.764492   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001788    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000013    0.000007    1.000007 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007134    0.153818    1.154132    2.154138 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.153818    0.000028    2.154166 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.491922    0.619603    2.773769 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.495710    0.035143    2.808912 v i_sram.sram5/DI[1] (CF_SRAM_1024x32)
                                              2.808912   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.536717    2.044150   library hold time
                                              2.044150   data required time
---------------------------------------------------------------------------------------------
                                              2.044150   data required time
                                             -2.808912   data arrival time
---------------------------------------------------------------------------------------------
                                              0.764762   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001809    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000013    0.000007    1.000007 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007369    0.150431    1.156776    2.156783 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.150431    0.000069    2.156852 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.505035    0.599452    2.756304 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.508024    0.033040    2.789344 v i_sram.sram1/DI[24] (CF_SRAM_1024x32)
                                              2.789344   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.535202    2.024547   library hold time
                                              2.024547   data required time
---------------------------------------------------------------------------------------------
                                              2.024547   data required time
                                             -2.789344   data arrival time
---------------------------------------------------------------------------------------------
                                              0.764796   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002068    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000019    0.000010    1.000010 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007103    0.153544    1.153781    2.153790 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.153544    0.000026    2.153816 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.525688    0.618144    2.771960 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.526242    0.015433    2.787393 v i_sram.sram1/DI[4] (CF_SRAM_1024x32)
                                              2.787393   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.533187    2.022533   library hold time
                                              2.022533   data required time
---------------------------------------------------------------------------------------------
                                              2.022533   data required time
                                             -2.787393   data arrival time
---------------------------------------------------------------------------------------------
                                              0.764860   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002671    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000034    0.000017    1.000017 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155786    2.155803 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.149648    0.000064    2.155867 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.492357    0.591112    2.746979 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.506854    0.067043    2.814022 v i_sram.sram4/DI[6] (CF_SRAM_1024x32)
                                              2.814022   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.535271    2.048906   library hold time
                                              2.048906   data required time
---------------------------------------------------------------------------------------------
                                              2.048906   data required time
                                             -2.814022   data arrival time
---------------------------------------------------------------------------------------------
                                              0.765116   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002298    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000024    0.000012    1.000012 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007211    0.149025    1.154984    2.154996 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.149025    0.000063    2.155059 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.511618    0.605888    2.760947 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.513749    0.028434    2.789381 v i_sram.sram1/DI[19] (CF_SRAM_1024x32)
                                              2.789381   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.534569    2.023914   library hold time
                                              2.023914   data required time
---------------------------------------------------------------------------------------------
                                              2.023914   data required time
                                             -2.789381   data arrival time
---------------------------------------------------------------------------------------------
                                              0.765467   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002122    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000020    0.000010    1.000010 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007594    0.152457    1.159335    2.159344 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.152457    0.000081    2.159426 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.487064    0.623662    2.783087 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.489484    0.028040    2.811127 v i_sram.sram5/DI[7] (CF_SRAM_1024x32)
                                              2.811127   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.537692    2.045124   library hold time
                                              2.045124   data required time
---------------------------------------------------------------------------------------------
                                              2.045124   data required time
                                             -2.811127   data arrival time
---------------------------------------------------------------------------------------------
                                              0.766003   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002466    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000029    0.000014    1.000014 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007569    0.152236    1.159063    2.159078 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.152236    0.000076    2.159154 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.485880    0.618656    2.777810 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.489441    0.033801    2.811611 v i_sram.sram5/DI[2] (CF_SRAM_1024x32)
                                              2.811611   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.537699    2.045130   library hold time
                                              2.045130   data required time
---------------------------------------------------------------------------------------------
                                              2.045130   data required time
                                             -2.811611   data arrival time
---------------------------------------------------------------------------------------------
                                              0.766480   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002448    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000026    0.000013    1.000013 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007239    0.149277    1.155309    2.155322 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.149277    0.000063    2.155385 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.503400    0.632660    2.788045 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.504770    0.021782    2.809827 v i_sram.sram5/DI[13] (CF_SRAM_1024x32)
                                              2.809827   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.535518    2.042951   library hold time
                                              2.042951   data required time
---------------------------------------------------------------------------------------------
                                              2.042951   data required time
                                             -2.809827   data arrival time
---------------------------------------------------------------------------------------------
                                              0.766877   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002382    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000027    0.000013    1.000013 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007606    0.152563    1.159475    2.159488 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.152563    0.000077    2.159565 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.508618    0.632457    2.792022 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.510293    0.024294    2.816316 v i_sram.sram4/DI[12] (CF_SRAM_1024x32)
                                              2.816316   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.534890    2.048526   library hold time
                                              2.048526   data required time
---------------------------------------------------------------------------------------------
                                              2.048526   data required time
                                             -2.816316   data arrival time
---------------------------------------------------------------------------------------------
                                              0.767790   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001788    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000013    0.000007    1.000007 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007134    0.153818    1.154132    2.154138 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.153818    0.000028    2.154166 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.491922    0.619603    2.773769 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.493331    0.021939    2.795708 v i_sram.sram1/DI[1] (CF_SRAM_1024x32)
                                              2.795708   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.537133    2.026479   library hold time
                                              2.026479   data required time
---------------------------------------------------------------------------------------------
                                              2.026479   data required time
                                             -2.795708   data arrival time
---------------------------------------------------------------------------------------------
                                              0.769230   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002671    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000034    0.000017    1.000017 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155786    2.155803 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.149648    0.000064    2.155867 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.492357    0.591112    2.746979 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.501807    0.054885    2.801864 v i_sram.sram0/DI[6] (CF_SRAM_1024x32)
                                              2.801864   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.535873    2.032563   library hold time
                                              2.032563   data required time
---------------------------------------------------------------------------------------------
                                              2.032563   data required time
                                             -2.801864   data arrival time
---------------------------------------------------------------------------------------------
                                              0.769301   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002478    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000030    0.000015    1.000015 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155784    2.155799 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.149648    0.000064    2.155863 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.494695    0.528550    2.684413 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.535194    0.106620    2.791032 v i_sram.sram1/DI[18] (CF_SRAM_1024x32)
                                              2.791032   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.532197    2.021543   library hold time
                                              2.021543   data required time
---------------------------------------------------------------------------------------------
                                              2.021543   data required time
                                             -2.791032   data arrival time
---------------------------------------------------------------------------------------------
                                              0.769490   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002671    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000034    0.000017    1.000017 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155786    2.155803 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.149648    0.000064    2.155867 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.492357    0.591112    2.746979 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.506085    0.065343    2.812322 v i_sram.sram5/DI[6] (CF_SRAM_1024x32)
                                              2.812322   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.535373    2.042805   library hold time
                                              2.042805   data required time
---------------------------------------------------------------------------------------------
                                              2.042805   data required time
                                             -2.812322   data arrival time
---------------------------------------------------------------------------------------------
                                              0.769517   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001806    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000013    0.000007    1.000007 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007375    0.150488    1.156849    2.156855 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.150488    0.000069    2.156924 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.517020    0.612550    2.769474 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.518415    0.023443    2.792917 v i_sram.sram1/DI[16] (CF_SRAM_1024x32)
                                              2.792917   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.534053    2.023398   library hold time
                                              2.023398   data required time
---------------------------------------------------------------------------------------------
                                              2.023398   data required time
                                             -2.792917   data arrival time
---------------------------------------------------------------------------------------------
                                              0.769519   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001788    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000013    0.000007    1.000007 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007134    0.153818    1.154132    2.154138 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.153818    0.000028    2.154166 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.491922    0.619603    2.773769 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.498532    0.045831    2.819600 v i_sram.sram4/DI[1] (CF_SRAM_1024x32)
                                              2.819600   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.536259    2.049894   library hold time
                                              2.049894   data required time
---------------------------------------------------------------------------------------------
                                              2.049894   data required time
                                             -2.819600   data arrival time
---------------------------------------------------------------------------------------------
                                              0.769706   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002122    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000020    0.000010    1.000010 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007594    0.152457    1.159335    2.159344 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.152457    0.000081    2.159426 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.487064    0.623662    2.783087 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.487659    0.014260    2.797347 v i_sram.sram1/DI[7] (CF_SRAM_1024x32)
                                              2.797347   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.538021    2.027366   library hold time
                                              2.027366   data required time
---------------------------------------------------------------------------------------------
                                              2.027366   data required time
                                             -2.797347   data arrival time
---------------------------------------------------------------------------------------------
                                              0.769981   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002466    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000029    0.000014    1.000014 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007569    0.152236    1.159063    2.159078 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.152236    0.000076    2.159154 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.485880    0.618656    2.777810 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.487211    0.021116    2.798927 v i_sram.sram1/DI[2] (CF_SRAM_1024x32)
                                              2.798927   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.538091    2.027436   library hold time
                                              2.027436   data required time
---------------------------------------------------------------------------------------------
                                              2.027436   data required time
                                             -2.798927   data arrival time
---------------------------------------------------------------------------------------------
                                              0.771490   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002672    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000031    0.000016    1.000015 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007562    0.152169    1.158977    2.158992 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.152169    0.000079    2.159071 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.484042    0.597002    2.756073 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.484686    0.014224    2.770296 v i_sram.sram3/DI[14] (CF_SRAM_1024x32)
                                              2.770296   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.538840    1.998109   library hold time
                                              1.998109   data required time
---------------------------------------------------------------------------------------------
                                              1.998109   data required time
                                             -2.770296   data arrival time
---------------------------------------------------------------------------------------------
                                              0.772187   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002306    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000026    0.000013    1.000013 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007495    0.151568    1.158219    2.158232 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.151568    0.000076    2.158308 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.518225    0.610373    2.768681 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.521345    0.034065    2.802746 v i_sram.sram0/DI[20] (CF_SRAM_1024x32)
                                              2.802746   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.533712    2.030402   library hold time
                                              2.030402   data required time
---------------------------------------------------------------------------------------------
                                              2.030402   data required time
                                             -2.802746   data arrival time
---------------------------------------------------------------------------------------------
                                              0.772344   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002382    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000027    0.000013    1.000013 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007606    0.152563    1.159475    2.159488 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.152563    0.000077    2.159565 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.508618    0.632457    2.792022 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.510122    0.023080    2.815102 v i_sram.sram5/DI[12] (CF_SRAM_1024x32)
                                              2.815102   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.534927    2.042359   library hold time
                                              2.042359   data required time
---------------------------------------------------------------------------------------------
                                              2.042359   data required time
                                             -2.815102   data arrival time
---------------------------------------------------------------------------------------------
                                              0.772744   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002672    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000031    0.000016    1.000015 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007562    0.152169    1.158977    2.158992 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.152169    0.000079    2.159071 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.484042    0.597002    2.756073 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.484484    0.011374    2.767447 v i_sram.sram2/DI[14] (CF_SRAM_1024x32)
                                              2.767447   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.538876    1.994473   library hold time
                                              1.994473   data required time
---------------------------------------------------------------------------------------------
                                              1.994473   data required time
                                             -2.767447   data arrival time
---------------------------------------------------------------------------------------------
                                              0.772974   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002448    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000026    0.000013    1.000013 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007239    0.149277    1.155309    2.155322 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.149277    0.000063    2.155385 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.503400    0.632660    2.788045 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.504242    0.017232    2.805277 v i_sram.sram0/DI[13] (CF_SRAM_1024x32)
                                              2.805277   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.535604    2.032293   library hold time
                                              2.032293   data required time
---------------------------------------------------------------------------------------------
                                              2.032293   data required time
                                             -2.805277   data arrival time
---------------------------------------------------------------------------------------------
                                              0.772984   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002449    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000029    0.000014    1.000014 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007431    0.150987    1.157483    2.157497 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.150987    0.000075    2.157572 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.504347    0.627603    2.785175 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.505501    0.020172    2.805347 v i_sram.sram0/DI[0] (CF_SRAM_1024x32)
                                              2.805347   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.535465    2.032154   library hold time
                                              2.032154   data required time
---------------------------------------------------------------------------------------------
                                              2.032154   data required time
                                             -2.805347   data arrival time
---------------------------------------------------------------------------------------------
                                              0.773193   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002592    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000033    0.000016    1.000016 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007220    0.149106    1.155091    2.155108 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.149106    0.000063    2.155170 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.511392    0.634621    2.789792 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.512108    0.016069    2.805861 v i_sram.sram0/DI[3] (CF_SRAM_1024x32)
                                              2.805861   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.534734    2.031423   library hold time
                                              2.031423   data required time
---------------------------------------------------------------------------------------------
                                              2.031423   data required time
                                             -2.805861   data arrival time
---------------------------------------------------------------------------------------------
                                              0.774438   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002291    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000024    0.000012    1.000012 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.149052    1.155018    2.155030 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.149052    0.000063    2.155092 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.498023    0.593113    2.748206 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.499288    0.022227    2.770433 v i_sram.sram3/DI[21] (CF_SRAM_1024x32)
                                              2.770433   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.536555    1.995823   library hold time
                                              1.995823   data required time
---------------------------------------------------------------------------------------------
                                              1.995823   data required time
                                             -2.770433   data arrival time
---------------------------------------------------------------------------------------------
                                              0.774610   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002671    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000034    0.000017    1.000017 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155786    2.155803 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.149648    0.000064    2.155867 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.492357    0.591112    2.746979 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.501133    0.053035    2.800014 v i_sram.sram1/DI[6] (CF_SRAM_1024x32)
                                              2.800014   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.535964    2.025309   library hold time
                                              2.025309   data required time
---------------------------------------------------------------------------------------------
                                              2.025309   data required time
                                             -2.800014   data arrival time
---------------------------------------------------------------------------------------------
                                              0.774705   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002301    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000024    0.000012    1.000012 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007211    0.149025    1.154984    2.154996 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.149025    0.000063    2.155059 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.490626    0.589371    2.744430 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.492709    0.027637    2.772067 v i_sram.sram3/DI[25] (CF_SRAM_1024x32)
                                              2.772067   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.537584    1.996853   library hold time
                                              1.996853   data required time
---------------------------------------------------------------------------------------------
                                              1.996853   data required time
                                             -2.772067   data arrival time
---------------------------------------------------------------------------------------------
                                              0.775214   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002449    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000029    0.000014    1.000014 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007431    0.150987    1.157483    2.157497 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.150987    0.000075    2.157572 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.504347    0.627603    2.785175 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.509002    0.039253    2.824429 v i_sram.sram4/DI[0] (CF_SRAM_1024x32)
                                              2.824429   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.535033    2.048669   library hold time
                                              2.048669   data required time
---------------------------------------------------------------------------------------------
                                              2.048669   data required time
                                             -2.824429   data arrival time
---------------------------------------------------------------------------------------------
                                              0.775760   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002448    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000026    0.000013    1.000013 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007239    0.149277    1.155309    2.155322 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.149277    0.000063    2.155385 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.503400    0.632660    2.788045 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.503948    0.013993    2.802039 v i_sram.sram1/DI[13] (CF_SRAM_1024x32)
                                              2.802039   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.535653    2.024998   library hold time
                                              2.024998   data required time
---------------------------------------------------------------------------------------------
                                              2.024998   data required time
                                             -2.802039   data arrival time
---------------------------------------------------------------------------------------------
                                              0.777041   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002306    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000026    0.000013    1.000013 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007495    0.151568    1.158219    2.158232 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.151568    0.000076    2.158308 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.518225    0.610373    2.768681 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.520981    0.032204    2.800885 v i_sram.sram1/DI[20] (CF_SRAM_1024x32)
                                              2.800885   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.533769    2.023114   library hold time
                                              2.023114   data required time
---------------------------------------------------------------------------------------------
                                              2.023114   data required time
                                             -2.800885   data arrival time
---------------------------------------------------------------------------------------------
                                              0.777771   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002592    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000033    0.000016    1.000016 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007220    0.149106    1.155091    2.155108 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.149106    0.000063    2.155170 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.511392    0.634621    2.789792 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.515370    0.036613    2.826404 v i_sram.sram4/DI[3] (CF_SRAM_1024x32)
                                              2.826404   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.534329    2.047964   library hold time
                                              2.047964   data required time
---------------------------------------------------------------------------------------------
                                              2.047964   data required time
                                             -2.826404   data arrival time
---------------------------------------------------------------------------------------------
                                              0.778440   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002382    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000027    0.000013    1.000013 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007606    0.152563    1.159475    2.159488 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.152563    0.000077    2.159565 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.508618    0.632457    2.792022 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.509533    0.018194    2.810216 v i_sram.sram0/DI[12] (CF_SRAM_1024x32)
                                              2.810216   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.535019    2.031708   library hold time
                                              2.031708   data required time
---------------------------------------------------------------------------------------------
                                              2.031708   data required time
                                             -2.810216   data arrival time
---------------------------------------------------------------------------------------------
                                              0.778508   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002449    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000029    0.000014    1.000014 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007431    0.150987    1.157483    2.157497 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.150987    0.000075    2.157572 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.504347    0.627603    2.785175 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.508227    0.035992    2.821167 v i_sram.sram5/DI[0] (CF_SRAM_1024x32)
                                              2.821167   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.535136    2.042568   library hold time
                                              2.042568   data required time
---------------------------------------------------------------------------------------------
                                              2.042568   data required time
                                             -2.821167   data arrival time
---------------------------------------------------------------------------------------------
                                              0.778599   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002301    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000024    0.000012    1.000012 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007211    0.149025    1.154984    2.154996 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.149025    0.000063    2.155059 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.490626    0.589371    2.744430 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.492754    0.027911    2.772341 v i_sram.sram2/DI[25] (CF_SRAM_1024x32)
                                              2.772341   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.537582    1.993179   library hold time
                                              1.993179   data required time
---------------------------------------------------------------------------------------------
                                              1.993179   data required time
                                             -2.772341   data arrival time
---------------------------------------------------------------------------------------------
                                              0.779162   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002789    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000037    0.000019    1.000019 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007680    0.153240    1.160327    2.160346 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.153240    0.000078    2.160424 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.522599    0.611811    2.772235 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.526455    0.037741    2.809976 v i_sram.sram0/DI[26] (CF_SRAM_1024x32)
                                              2.809976   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.533147    2.029837   library hold time
                                              2.029837   data required time
---------------------------------------------------------------------------------------------
                                              2.029837   data required time
                                             -2.809976   data arrival time
---------------------------------------------------------------------------------------------
                                              0.780139   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002649    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000035    0.000017    1.000017 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007328    0.150066    1.156319    2.156336 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.150066    0.000067    2.156403 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.472296    0.608210    2.764613 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.473025    0.015655    2.780268 v i_sram.sram3/DI[11] (CF_SRAM_1024x32)
                                              2.780268   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.540665    1.999934   library hold time
                                              1.999934   data required time
---------------------------------------------------------------------------------------------
                                              1.999934   data required time
                                             -2.780268   data arrival time
---------------------------------------------------------------------------------------------
                                              0.780334   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002476    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000028    0.000014    1.000014 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007600    0.152508    1.159407    2.159421 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.152508    0.000076    2.159497 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.514662    0.545372    2.704869 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.550362    0.103013    2.807882 v i_sram.sram0/DI[17] (CF_SRAM_1024x32)
                                              2.807882   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.530503    2.027193   library hold time
                                              2.027193   data required time
---------------------------------------------------------------------------------------------
                                              2.027193   data required time
                                             -2.807882   data arrival time
---------------------------------------------------------------------------------------------
                                              0.780690   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002690    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000034    0.000017    1.000017 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007289    0.149720    1.155878    2.155895 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.149720    0.000064    2.155959 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.474146    0.606761    2.762720 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.475119    0.018093    2.780813 v i_sram.sram3/DI[10] (CF_SRAM_1024x32)
                                              2.780813   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.540337    1.999606   library hold time
                                              1.999606   data required time
---------------------------------------------------------------------------------------------
                                              1.999606   data required time
                                             -2.780813   data arrival time
---------------------------------------------------------------------------------------------
                                              0.781207   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002649    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000035    0.000017    1.000017 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007328    0.150066    1.156319    2.156336 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.150066    0.000067    2.156403 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.472296    0.608210    2.764613 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.472828    0.013441    2.778054 v i_sram.sram2/DI[11] (CF_SRAM_1024x32)
                                              2.778054   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.540700    1.996297   library hold time
                                              1.996297   data required time
---------------------------------------------------------------------------------------------
                                              1.996297   data required time
                                             -2.778054   data arrival time
---------------------------------------------------------------------------------------------
                                              0.781756   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002039    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000019    0.000010    1.000010 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007069    0.153248    1.153400    2.153410 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.153248    0.000026    2.153436 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.506847    0.595217    2.748653 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.508920    0.028384    2.777036 v i_sram.sram3/DI[28] (CF_SRAM_1024x32)
                                              2.777036   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.535457    1.994726   library hold time
                                              1.994726   data required time
---------------------------------------------------------------------------------------------
                                              1.994726   data required time
                                             -2.777036   data arrival time
---------------------------------------------------------------------------------------------
                                              0.782311   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002690    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000034    0.000017    1.000017 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007289    0.149720    1.155878    2.155895 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.149720    0.000064    2.155959 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.474146    0.606761    2.762720 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.474883    0.015831    2.778551 v i_sram.sram2/DI[10] (CF_SRAM_1024x32)
                                              2.778551   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.540378    1.995976   library hold time
                                              1.995976   data required time
---------------------------------------------------------------------------------------------
                                              1.995976   data required time
                                             -2.778551   data arrival time
---------------------------------------------------------------------------------------------
                                              0.782575   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002592    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000033    0.000016    1.000016 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007220    0.149106    1.155091    2.155108 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.149106    0.000063    2.155170 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.511392    0.634621    2.789792 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.514934    0.034637    2.824428 v i_sram.sram5/DI[3] (CF_SRAM_1024x32)
                                              2.824428   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.534394    2.041826   library hold time
                                              2.041826   data required time
---------------------------------------------------------------------------------------------
                                              2.041826   data required time
                                             -2.824428   data arrival time
---------------------------------------------------------------------------------------------
                                              0.782602   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002382    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000027    0.000013    1.000013 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007606    0.152563    1.159475    2.159488 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.152563    0.000077    2.159565 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.508618    0.632457    2.792022 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.509238    0.015087    2.807109 v i_sram.sram1/DI[12] (CF_SRAM_1024x32)
                                              2.807109   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.535068    2.024413   library hold time
                                              2.024413   data required time
---------------------------------------------------------------------------------------------
                                              2.024413   data required time
                                             -2.807109   data arrival time
---------------------------------------------------------------------------------------------
                                              0.782696   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002291    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000024    0.000012    1.000012 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.149052    1.155018    2.155030 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.149052    0.000063    2.155092 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.498023    0.593113    2.748206 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.499952    0.026984    2.775189 v i_sram.sram2/DI[21] (CF_SRAM_1024x32)
                                              2.775189   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.536455    1.992052   library hold time
                                              1.992052   data required time
---------------------------------------------------------------------------------------------
                                              1.992052   data required time
                                             -2.775189   data arrival time
---------------------------------------------------------------------------------------------
                                              0.783137   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002592    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000033    0.000016    1.000016 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007220    0.149106    1.155091    2.155108 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.149106    0.000063    2.155170 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.511392    0.634621    2.789792 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.512275    0.017792    2.807584 v i_sram.sram1/DI[3] (CF_SRAM_1024x32)
                                              2.807584   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.534732    2.024077   library hold time
                                              2.024077   data required time
---------------------------------------------------------------------------------------------
                                              2.024077   data required time
                                             -2.807584   data arrival time
---------------------------------------------------------------------------------------------
                                              0.783506   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002312    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000024    0.000012    1.000012 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007232    0.149210    1.155222    2.155234 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.149210    0.000063    2.155297 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.502767    0.596411    2.751707 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.504710    0.027078    2.778785 v i_sram.sram3/DI[29] (CF_SRAM_1024x32)
                                              2.778785   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.535923    1.995191   library hold time
                                              1.995191   data required time
---------------------------------------------------------------------------------------------
                                              1.995191   data required time
                                             -2.778785   data arrival time
---------------------------------------------------------------------------------------------
                                              0.783594   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002660    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000036    0.000018    1.000018 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007220    0.149106    1.155092    2.155110 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.149106    0.000063    2.155173 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.496866    0.606208    2.761381 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.497826    0.019128    2.780509 v i_sram.sram3/DI[8] (CF_SRAM_1024x32)
                                              2.780509   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.536784    1.996052   library hold time
                                              1.996052   data required time
---------------------------------------------------------------------------------------------
                                              1.996052   data required time
                                             -2.780509   data arrival time
---------------------------------------------------------------------------------------------
                                              0.784457   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002660    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000036    0.000018    1.000018 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007220    0.149106    1.155092    2.155110 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.149106    0.000063    2.155173 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.496866    0.606208    2.761381 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.497506    0.015807    2.777189 v i_sram.sram2/DI[8] (CF_SRAM_1024x32)
                                              2.777189   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.536838    1.992435   library hold time
                                              1.992435   data required time
---------------------------------------------------------------------------------------------
                                              1.992435   data required time
                                             -2.777189   data arrival time
---------------------------------------------------------------------------------------------
                                              0.784753   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.006969    0.000000    0.000000    1.000000 v wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000059    0.000030    1.000030 v input5/A (sky130_fd_sc_hd__buf_8)
     7    0.149040    0.189381    0.308030    1.308060 v input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.190046    0.009145    1.317205 v _390_/B (sky130_fd_sc_hd__nand2b_4)
    36    0.221099    1.005789    0.807863    2.125068 ^ _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      1.011143    0.060058    2.185126 ^ _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.200673    0.379390    0.562604    2.747730 v _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      0.379442    0.004360    2.752090 v i_sram.sram6/EN (CF_SRAM_1024x32)
                                              2.752090   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.485374    1.966815   library hold time
                                              1.966815   data required time
---------------------------------------------------------------------------------------------
                                              1.966815   data required time
                                             -2.752090   data arrival time
---------------------------------------------------------------------------------------------
                                              0.785275   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002789    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000037    0.000019    1.000019 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007680    0.153240    1.160327    2.160346 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.153240    0.000078    2.160424 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.522599    0.611811    2.772235 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.526022    0.035771    2.808006 v i_sram.sram1/DI[26] (CF_SRAM_1024x32)
                                              2.808006   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.533212    2.022557   library hold time
                                              2.022557   data required time
---------------------------------------------------------------------------------------------
                                              2.022557   data required time
                                             -2.808006   data arrival time
---------------------------------------------------------------------------------------------
                                              0.785449   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002449    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000029    0.000014    1.000014 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007431    0.150987    1.157483    2.157497 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.150987    0.000075    2.157572 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.504347    0.627603    2.785175 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.506178    0.025173    2.810349 v i_sram.sram1/DI[0] (CF_SRAM_1024x32)
                                              2.810349   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.535406    2.024751   library hold time
                                              2.024751   data required time
---------------------------------------------------------------------------------------------
                                              2.024751   data required time
                                             -2.810349   data arrival time
---------------------------------------------------------------------------------------------
                                              0.785597   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002283    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000024    0.000012    1.000012 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007217    0.149078    1.155051    2.155063 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.149078    0.000063    2.155126 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.538820    0.617287    2.772413 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.543296    0.041164    2.813576 v i_sram.sram0/DI[27] (CF_SRAM_1024x32)
                                              2.813576   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.531285    2.027974   library hold time
                                              2.027974   data required time
---------------------------------------------------------------------------------------------
                                              2.027974   data required time
                                             -2.813576   data arrival time
---------------------------------------------------------------------------------------------
                                              0.785603   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002476    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000028    0.000014    1.000014 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007600    0.152508    1.159407    2.159421 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.152508    0.000076    2.159497 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.514662    0.545372    2.704869 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.549010    0.101239    2.806108 v i_sram.sram1/DI[17] (CF_SRAM_1024x32)
                                              2.806108   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.530669    2.020015   library hold time
                                              2.020015   data required time
---------------------------------------------------------------------------------------------
                                              2.020015   data required time
                                             -2.806108   data arrival time
---------------------------------------------------------------------------------------------
                                              0.786094   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002478    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000030    0.000015    1.000015 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155784    2.155799 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.149648    0.000064    2.155863 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.494695    0.528550    2.684413 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.526134    0.095049    2.779462 v i_sram.sram3/DI[18] (CF_SRAM_1024x32)
                                              2.779462   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.533554    1.992822   library hold time
                                              1.992822   data required time
---------------------------------------------------------------------------------------------
                                              1.992822   data required time
                                             -2.779462   data arrival time
---------------------------------------------------------------------------------------------
                                              0.786640   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002298    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000024    0.000012    1.000012 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007241    0.149294    1.155329    2.155341 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.149294    0.000063    2.155405 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.487215    0.621349    2.776754 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.490948    0.034539    2.811293 v i_sram.sram7/DI[5] (CF_SRAM_1024x32)
                                              2.811293   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.537819    2.023342   library hold time
                                              2.023342   data required time
---------------------------------------------------------------------------------------------
                                              2.023342   data required time
                                             -2.811293   data arrival time
---------------------------------------------------------------------------------------------
                                              0.787951   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002298    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000024    0.000012    1.000012 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007211    0.149025    1.154984    2.154996 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.149025    0.000063    2.155059 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.511618    0.605888    2.760947 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.512895    0.022452    2.783399 v i_sram.sram3/DI[19] (CF_SRAM_1024x32)
                                              2.783399   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.535018    1.994286   library hold time
                                              1.994286   data required time
---------------------------------------------------------------------------------------------
                                              1.994286   data required time
                                             -2.783399   data arrival time
---------------------------------------------------------------------------------------------
                                              0.789113   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002478    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000030    0.000015    1.000015 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155784    2.155799 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.149648    0.000064    2.155863 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.516218    0.628854    2.784717 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.524387    0.052109    2.836827 v i_sram.sram4/DI[22] (CF_SRAM_1024x32)
                                              2.836827   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.533332    2.046967   library hold time
                                              2.046967   data required time
---------------------------------------------------------------------------------------------
                                              2.046967   data required time
                                             -2.836827   data arrival time
---------------------------------------------------------------------------------------------
                                              0.789860   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002298    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000024    0.000012    1.000012 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007241    0.149294    1.155329    2.155341 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.149294    0.000063    2.155405 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.487215    0.621349    2.776754 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.490548    0.032714    2.809468 v i_sram.sram6/DI[5] (CF_SRAM_1024x32)
                                              2.809468   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.537889    2.019331   library hold time
                                              2.019331   data required time
---------------------------------------------------------------------------------------------
                                              2.019331   data required time
                                             -2.809468   data arrival time
---------------------------------------------------------------------------------------------
                                              0.790137   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002039    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000019    0.000010    1.000010 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007069    0.153248    1.153400    2.153410 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.153248    0.000026    2.153436 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.506847    0.595217    2.748653 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.509699    0.032765    2.781417 v i_sram.sram2/DI[28] (CF_SRAM_1024x32)
                                              2.781417   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.535375    1.990972   library hold time
                                              1.990972   data required time
---------------------------------------------------------------------------------------------
                                              1.990972   data required time
                                             -2.781417   data arrival time
---------------------------------------------------------------------------------------------
                                              0.790445   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001788    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000013    0.000007    1.000007 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007134    0.153818    1.154132    2.154138 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.153818    0.000028    2.154166 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.491922    0.619603    2.773769 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.496692    0.039215    2.812984 v i_sram.sram7/DI[1] (CF_SRAM_1024x32)
                                              2.812984   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.536920    2.022443   library hold time
                                              2.022443   data required time
---------------------------------------------------------------------------------------------
                                              2.022443   data required time
                                             -2.812984   data arrival time
---------------------------------------------------------------------------------------------
                                              0.790541   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002283    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000024    0.000012    1.000012 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007217    0.149078    1.155051    2.155063 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.149078    0.000063    2.155126 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.538820    0.617287    2.772413 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.542808    0.039087    2.811500 v i_sram.sram1/DI[27] (CF_SRAM_1024x32)
                                              2.811500   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.531355    2.020700   library hold time
                                              2.020700   data required time
---------------------------------------------------------------------------------------------
                                              2.020700   data required time
                                             -2.811500   data arrival time
---------------------------------------------------------------------------------------------
                                              0.790800   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001809    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000013    0.000007    1.000007 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007369    0.150431    1.156776    2.156783 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.150431    0.000069    2.156852 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.505035    0.599452    2.756304 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.507373    0.029560    2.785864 v i_sram.sram3/DI[24] (CF_SRAM_1024x32)
                                              2.785864   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.535628    1.994897   library hold time
                                              1.994897   data required time
---------------------------------------------------------------------------------------------
                                              1.994897   data required time
                                             -2.785864   data arrival time
---------------------------------------------------------------------------------------------
                                              0.790967   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002478    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000030    0.000015    1.000015 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155784    2.155799 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.149648    0.000064    2.155863 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.516218    0.628854    2.784717 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.520190    0.037018    2.821736 v i_sram.sram0/DI[22] (CF_SRAM_1024x32)
                                              2.821736   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.533840    2.030529   library hold time
                                              2.030529   data required time
---------------------------------------------------------------------------------------------
                                              2.030529   data required time
                                             -2.821736   data arrival time
---------------------------------------------------------------------------------------------
                                              0.791206   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002132    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000021    0.000010    1.000010 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007801    0.154346    1.161693    2.161703 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.154346    0.000089    2.161792 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.465367    0.588024    2.749817 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.495684    0.091746    2.841563 v i_sram.sram4/DI[15] (CF_SRAM_1024x32)
                                              2.841563   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.536704    2.050340   library hold time
                                              2.050340   data required time
---------------------------------------------------------------------------------------------
                                              2.050340   data required time
                                             -2.841563   data arrival time
---------------------------------------------------------------------------------------------
                                              0.791223   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002466    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000029    0.000014    1.000014 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007569    0.152236    1.159063    2.159078 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.152236    0.000076    2.159154 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.485880    0.618656    2.777810 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.490459    0.038121    2.815931 v i_sram.sram7/DI[2] (CF_SRAM_1024x32)
                                              2.815931   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.537896    2.023419   library hold time
                                              2.023419   data required time
---------------------------------------------------------------------------------------------
                                              2.023419   data required time
                                             -2.815931   data arrival time
---------------------------------------------------------------------------------------------
                                              0.792512   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001788    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000013    0.000007    1.000007 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007134    0.153818    1.154132    2.154138 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.153818    0.000028    2.154166 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.491922    0.619603    2.773769 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.496248    0.037435    2.811204 v i_sram.sram6/DI[1] (CF_SRAM_1024x32)
                                              2.811204   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.536997    2.018439   library hold time
                                              2.018439   data required time
---------------------------------------------------------------------------------------------
                                              2.018439   data required time
                                             -2.811204   data arrival time
---------------------------------------------------------------------------------------------
                                              0.792766   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001809    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000013    0.000007    1.000007 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007369    0.150431    1.156776    2.156783 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.150431    0.000069    2.156852 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.505035    0.599452    2.756304 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.507123    0.028078    2.784382 v i_sram.sram2/DI[24] (CF_SRAM_1024x32)
                                              2.784382   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.535660    1.991257   library hold time
                                              1.991257   data required time
---------------------------------------------------------------------------------------------
                                              1.991257   data required time
                                             -2.784382   data arrival time
---------------------------------------------------------------------------------------------
                                              0.793125   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002312    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000024    0.000012    1.000012 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007232    0.149210    1.155222    2.155234 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.149210    0.000063    2.155297 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.502767    0.596411    2.751707 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.505779    0.033076    2.784783 v i_sram.sram2/DI[29] (CF_SRAM_1024x32)
                                              2.784783   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.535809    1.991406   library hold time
                                              1.991406   data required time
---------------------------------------------------------------------------------------------
                                              1.991406   data required time
                                             -2.784783   data arrival time
---------------------------------------------------------------------------------------------
                                              0.793377   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002122    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000020    0.000010    1.000010 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007594    0.152457    1.159335    2.159344 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.152457    0.000081    2.159426 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.487064    0.623662    2.783087 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.490704    0.034101    2.817188 v i_sram.sram7/DI[7] (CF_SRAM_1024x32)
                                              2.817188   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.537857    2.023380   library hold time
                                              2.023380   data required time
---------------------------------------------------------------------------------------------
                                              2.023380   data required time
                                             -2.817188   data arrival time
---------------------------------------------------------------------------------------------
                                              0.793808   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002453    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000030    0.000015    1.000015 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155784    2.155799 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.149648    0.000064    2.155863 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.486143    0.512360    2.668223 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.581509    0.166333    2.834556 v i_sram.sram4/DI[30] (CF_SRAM_1024x32)
                                              2.834556   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.527014    2.040649   library hold time
                                              2.040649   data required time
---------------------------------------------------------------------------------------------
                                              2.040649   data required time
                                             -2.834556   data arrival time
---------------------------------------------------------------------------------------------
                                              0.793907   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002478    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000030    0.000015    1.000015 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155784    2.155799 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.149648    0.000064    2.155863 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.516218    0.628854    2.784717 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.523780    0.050223    2.834941 v i_sram.sram5/DI[22] (CF_SRAM_1024x32)
                                              2.834941   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.533416    2.040848   library hold time
                                              2.040848   data required time
---------------------------------------------------------------------------------------------
                                              2.040848   data required time
                                             -2.834941   data arrival time
---------------------------------------------------------------------------------------------
                                              0.794092   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002466    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000029    0.000014    1.000014 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007569    0.152236    1.159063    2.159078 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.152236    0.000076    2.159154 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.485880    0.618656    2.777810 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.490032    0.036374    2.814184 v i_sram.sram6/DI[2] (CF_SRAM_1024x32)
                                              2.814184   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.537970    2.019412   library hold time
                                              2.019412   data required time
---------------------------------------------------------------------------------------------
                                              2.019412   data required time
                                             -2.814184   data arrival time
---------------------------------------------------------------------------------------------
                                              0.794773   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002298    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000024    0.000012    1.000012 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007211    0.149025    1.154984    2.154996 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.149025    0.000063    2.155059 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.511618    0.605888    2.760947 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.513160    0.024511    2.785458 v i_sram.sram2/DI[19] (CF_SRAM_1024x32)
                                              2.785458   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.534992    1.990589   library hold time
                                              1.990589   data required time
---------------------------------------------------------------------------------------------
                                              1.990589   data required time
                                             -2.785458   data arrival time
---------------------------------------------------------------------------------------------
                                              0.794869   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002127    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000021    0.000011    1.000011 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007751    0.153889    1.161123    2.161134 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.153889    0.000088    2.161222 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.514367    0.629141    2.790363 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.522642    0.052341    2.842704 v i_sram.sram4/DI[23] (CF_SRAM_1024x32)
                                              2.842704   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.533525    2.047160   library hold time
                                              2.047160   data required time
---------------------------------------------------------------------------------------------
                                              2.047160   data required time
                                             -2.842704   data arrival time
---------------------------------------------------------------------------------------------
                                              0.795544   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002132    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000021    0.000010    1.000010 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007801    0.154346    1.161693    2.161703 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.154346    0.000089    2.161792 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.465367    0.588024    2.749817 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.494634    0.090127    2.839944 v i_sram.sram5/DI[15] (CF_SRAM_1024x32)
                                              2.839944   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.536886    2.044318   library hold time
                                              2.044318   data required time
---------------------------------------------------------------------------------------------
                                              2.044318   data required time
                                             -2.839944   data arrival time
---------------------------------------------------------------------------------------------
                                              0.795626   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002199    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000022    0.000011    1.000011 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007225    0.149154    1.155149    2.155161 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.149154    0.000063    2.155223 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.488149    0.620104    2.775327 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.489088    0.017926    2.793253 v i_sram.sram3/DI[9] (CF_SRAM_1024x32)
                                              2.793253   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.538151    1.997420   library hold time
                                              1.997420   data required time
---------------------------------------------------------------------------------------------
                                              1.997420   data required time
                                             -2.793253   data arrival time
---------------------------------------------------------------------------------------------
                                              0.795833   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002122    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000020    0.000010    1.000010 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007594    0.152457    1.159335    2.159344 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.152457    0.000081    2.159426 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.487064    0.623662    2.783087 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.490321    0.032326    2.815413 v i_sram.sram6/DI[7] (CF_SRAM_1024x32)
                                              2.815413   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.537925    2.019367   library hold time
                                              2.019367   data required time
---------------------------------------------------------------------------------------------
                                              2.019367   data required time
                                             -2.815413   data arrival time
---------------------------------------------------------------------------------------------
                                              0.796047   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002671    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000034    0.000017    1.000017 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155786    2.155803 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.149648    0.000064    2.155867 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.492357    0.591112    2.746979 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.508347    0.070221    2.817200 v i_sram.sram7/DI[6] (CF_SRAM_1024x32)
                                              2.817200   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.535479    2.021003   library hold time
                                              2.021003   data required time
---------------------------------------------------------------------------------------------
                                              2.021003   data required time
                                             -2.817200   data arrival time
---------------------------------------------------------------------------------------------
                                              0.796197   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002478    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000030    0.000015    1.000015 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155784    2.155799 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.149648    0.000064    2.155863 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.516218    0.628854    2.784717 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.519808    0.035292    2.820010 v i_sram.sram1/DI[22] (CF_SRAM_1024x32)
                                              2.820010   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.533899    2.023244   library hold time
                                              2.023244   data required time
---------------------------------------------------------------------------------------------
                                              2.023244   data required time
                                             -2.820010   data arrival time
---------------------------------------------------------------------------------------------
                                              0.796766   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002478    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000030    0.000015    1.000015 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155784    2.155799 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.149648    0.000064    2.155863 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.494695    0.528550    2.684413 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.531382    0.101857    2.786269 v i_sram.sram2/DI[18] (CF_SRAM_1024x32)
                                              2.786269   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.532977    1.988575   library hold time
                                              1.988575   data required time
---------------------------------------------------------------------------------------------
                                              1.988575   data required time
                                             -2.786269   data arrival time
---------------------------------------------------------------------------------------------
                                              0.797695   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002199    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000022    0.000011    1.000011 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007225    0.149154    1.155149    2.155161 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.149154    0.000063    2.155223 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.488149    0.620104    2.775327 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.488921    0.016314    2.791641 v i_sram.sram2/DI[9] (CF_SRAM_1024x32)
                                              2.791641   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.538181    1.993779   library hold time
                                              1.993779   data required time
---------------------------------------------------------------------------------------------
                                              1.993779   data required time
                                             -2.791641   data arrival time
---------------------------------------------------------------------------------------------
                                              0.797862   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001806    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000013    0.000007    1.000007 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007375    0.150488    1.156849    2.156855 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.150488    0.000069    2.156924 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.517020    0.612550    2.769474 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.518285    0.022396    2.791870 v i_sram.sram3/DI[16] (CF_SRAM_1024x32)
                                              2.791870   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.534421    1.993690   library hold time
                                              1.993690   data required time
---------------------------------------------------------------------------------------------
                                              1.993690   data required time
                                             -2.791870   data arrival time
---------------------------------------------------------------------------------------------
                                              0.798180   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002127    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000021    0.000011    1.000011 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007751    0.153889    1.161123    2.161134 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.153889    0.000088    2.161222 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.514367    0.629141    2.790363 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.518701    0.038517    2.828880 v i_sram.sram0/DI[23] (CF_SRAM_1024x32)
                                              2.828880   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.534005    2.030694   library hold time
                                              2.030694   data required time
---------------------------------------------------------------------------------------------
                                              2.030694   data required time
                                             -2.828880   data arrival time
---------------------------------------------------------------------------------------------
                                              0.798186   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002453    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000030    0.000015    1.000015 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155784    2.155799 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.149648    0.000064    2.155863 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.486143    0.512360    2.668223 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.579897    0.164730    2.832953 v i_sram.sram5/DI[30] (CF_SRAM_1024x32)
                                              2.832953   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.527210    2.034642   library hold time
                                              2.034642   data required time
---------------------------------------------------------------------------------------------
                                              2.034642   data required time
                                             -2.832953   data arrival time
---------------------------------------------------------------------------------------------
                                              0.798311   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002453    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000030    0.000015    1.000015 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155784    2.155799 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.149648    0.000064    2.155863 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.486143    0.512360    2.668223 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.570357    0.155084    2.823307 v i_sram.sram0/DI[30] (CF_SRAM_1024x32)
                                              2.823307   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.528292    2.024981   library hold time
                                              2.024981   data required time
---------------------------------------------------------------------------------------------
                                              2.024981   data required time
                                             -2.823307   data arrival time
---------------------------------------------------------------------------------------------
                                              0.798326   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002671    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000034    0.000017    1.000017 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155786    2.155803 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.149648    0.000064    2.155867 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.492357    0.591112    2.746979 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.507534    0.068509    2.815488 v i_sram.sram6/DI[6] (CF_SRAM_1024x32)
                                              2.815488   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.535577    2.017019   library hold time
                                              2.017019   data required time
---------------------------------------------------------------------------------------------
                                              2.017019   data required time
                                             -2.815488   data arrival time
---------------------------------------------------------------------------------------------
                                              0.798469   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002649    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000035    0.000017    1.000017 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007328    0.150066    1.156319    2.156336 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.150066    0.000067    2.156403 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.472296    0.608210    2.764613 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.484041    0.059126    2.823738 v i_sram.sram7/DI[11] (CF_SRAM_1024x32)
                                              2.823738   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.538900    2.024423   library hold time
                                              2.024423   data required time
---------------------------------------------------------------------------------------------
                                              2.024423   data required time
                                             -2.823738   data arrival time
---------------------------------------------------------------------------------------------
                                              0.799315   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002306    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000026    0.000013    1.000013 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007495    0.151568    1.158219    2.158232 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.151568    0.000076    2.158308 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.518225    0.610373    2.768681 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.519703    0.024192    2.792873 v i_sram.sram3/DI[20] (CF_SRAM_1024x32)
                                              2.792873   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.534265    1.993533   library hold time
                                              1.993533   data required time
---------------------------------------------------------------------------------------------
                                              1.993533   data required time
                                             -2.792873   data arrival time
---------------------------------------------------------------------------------------------
                                              0.799340   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001806    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000013    0.000007    1.000007 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007375    0.150488    1.156849    2.156855 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.150488    0.000069    2.156924 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.517020    0.612550    2.769474 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.518024    0.020094    2.789568 v i_sram.sram2/DI[16] (CF_SRAM_1024x32)
                                              2.789568   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.534455    1.990052   library hold time
                                              1.990052   data required time
---------------------------------------------------------------------------------------------
                                              1.990052   data required time
                                             -2.789568   data arrival time
---------------------------------------------------------------------------------------------
                                              0.799516   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002127    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000021    0.000011    1.000011 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007751    0.153889    1.161123    2.161134 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.153889    0.000088    2.161222 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.514367    0.629141    2.790363 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.522079    0.050611    2.840974 v i_sram.sram5/DI[23] (CF_SRAM_1024x32)
                                              2.840974   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.533604    2.041036   library hold time
                                              2.041036   data required time
---------------------------------------------------------------------------------------------
                                              2.041036   data required time
                                             -2.840974   data arrival time
---------------------------------------------------------------------------------------------
                                              0.799937   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002649    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000035    0.000017    1.000017 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007328    0.150066    1.156319    2.156336 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.150066    0.000067    2.156403 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.472296    0.608210    2.764613 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.483550    0.057897    2.822510 v i_sram.sram6/DI[11] (CF_SRAM_1024x32)
                                              2.822510   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.538985    2.020426   library hold time
                                              2.020426   data required time
---------------------------------------------------------------------------------------------
                                              2.020426   data required time
                                             -2.822510   data arrival time
---------------------------------------------------------------------------------------------
                                              0.802084   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002298    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000024    0.000012    1.000012 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007241    0.149294    1.155329    2.155341 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.149294    0.000063    2.155405 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.487215    0.621349    2.776754 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.488816    0.023029    2.799783 v i_sram.sram3/DI[5] (CF_SRAM_1024x32)
                                              2.799783   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.538194    1.997462   library hold time
                                              1.997462   data required time
---------------------------------------------------------------------------------------------
                                              1.997462   data required time
                                             -2.799783   data arrival time
---------------------------------------------------------------------------------------------
                                              0.802320   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002068    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000019    0.000010    1.000010 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007103    0.153544    1.153781    2.153790 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.153544    0.000026    2.153816 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.525688    0.618144    2.771960 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.527010    0.023239    2.795199 v i_sram.sram3/DI[4] (CF_SRAM_1024x32)
                                              2.795199   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.533457    1.992725   library hold time
                                              1.992725   data required time
---------------------------------------------------------------------------------------------
                                              1.992725   data required time
                                             -2.795199   data arrival time
---------------------------------------------------------------------------------------------
                                              0.802473   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002690    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000034    0.000017    1.000017 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007289    0.149720    1.155878    2.155895 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.149720    0.000064    2.155959 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.474146    0.606761    2.762720 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.487770    0.063669    2.826389 v i_sram.sram7/DI[10] (CF_SRAM_1024x32)
                                              2.826389   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.538316    2.023840   library hold time
                                              2.023840   data required time
---------------------------------------------------------------------------------------------
                                              2.023840   data required time
                                             -2.826389   data arrival time
---------------------------------------------------------------------------------------------
                                              0.802550   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002122    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000020    0.000010    1.000010 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007594    0.152457    1.159335    2.159344 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.152457    0.000081    2.159426 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.487064    0.623662    2.783087 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.488013    0.017881    2.800969 v i_sram.sram3/DI[7] (CF_SRAM_1024x32)
                                              2.800969   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.538319    1.997588   library hold time
                                              1.997588   data required time
---------------------------------------------------------------------------------------------
                                              1.997588   data required time
                                             -2.800969   data arrival time
---------------------------------------------------------------------------------------------
                                              0.803381   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002127    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000021    0.000011    1.000011 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007751    0.153889    1.161123    2.161134 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.153889    0.000088    2.161222 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.514367    0.629141    2.790363 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.518307    0.036823    2.827185 v i_sram.sram1/DI[23] (CF_SRAM_1024x32)
                                              2.827185   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.534065    2.023410   library hold time
                                              2.023410   data required time
---------------------------------------------------------------------------------------------
                                              2.023410   data required time
                                             -2.827185   data arrival time
---------------------------------------------------------------------------------------------
                                              0.803775   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002453    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000030    0.000015    1.000015 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155784    2.155799 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.149648    0.000064    2.155863 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.486143    0.512360    2.668223 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.568756    0.153435    2.821658 v i_sram.sram1/DI[30] (CF_SRAM_1024x32)
                                              2.821658   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.528486    2.017831   library hold time
                                              2.017831   data required time
---------------------------------------------------------------------------------------------
                                              2.017831   data required time
                                             -2.821658   data arrival time
---------------------------------------------------------------------------------------------
                                              0.803827   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002298    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000024    0.000012    1.000012 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007241    0.149294    1.155329    2.155341 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.149294    0.000063    2.155405 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.487215    0.621349    2.776754 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.488546    0.021067    2.797821 v i_sram.sram2/DI[5] (CF_SRAM_1024x32)
                                              2.797821   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.538240    1.993838   library hold time
                                              1.993838   data required time
---------------------------------------------------------------------------------------------
                                              1.993838   data required time
                                             -2.797821   data arrival time
---------------------------------------------------------------------------------------------
                                              0.803984   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002068    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000019    0.000010    1.000010 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007103    0.153544    1.153781    2.153790 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.153544    0.000026    2.153816 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.525688    0.618144    2.771960 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.526793    0.021375    2.793335 v i_sram.sram2/DI[4] (CF_SRAM_1024x32)
                                              2.793335   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.533485    1.989082   library hold time
                                              1.989082   data required time
---------------------------------------------------------------------------------------------
                                              1.989082   data required time
                                             -2.793335   data arrival time
---------------------------------------------------------------------------------------------
                                              0.804253   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002122    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000020    0.000010    1.000010 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007594    0.152457    1.159335    2.159344 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.152457    0.000081    2.159426 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.487064    0.623662    2.783087 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.487829    0.016109    2.799196 v i_sram.sram2/DI[7] (CF_SRAM_1024x32)
                                              2.799196   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.538352    1.993950   library hold time
                                              1.993950   data required time
---------------------------------------------------------------------------------------------
                                              1.993950   data required time
                                             -2.799196   data arrival time
---------------------------------------------------------------------------------------------
                                              0.805247   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002690    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000034    0.000017    1.000017 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007289    0.149720    1.155878    2.155895 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.149720    0.000064    2.155959 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.474146    0.606761    2.762720 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.487256    0.062474    2.825194 v i_sram.sram6/DI[10] (CF_SRAM_1024x32)
                                              2.825194   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.538405    2.019846   library hold time
                                              2.019846   data required time
---------------------------------------------------------------------------------------------
                                              2.019846   data required time
                                             -2.825194   data arrival time
---------------------------------------------------------------------------------------------
                                              0.805348   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002660    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000036    0.000018    1.000018 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007220    0.149106    1.155092    2.155110 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.149106    0.000063    2.155173 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.496866    0.606208    2.761381 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.524526    0.091157    2.852539 v i_sram.sram4/DI[8] (CF_SRAM_1024x32)
                                              2.852539   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.533316    2.046952   library hold time
                                              2.046952   data required time
---------------------------------------------------------------------------------------------
                                              2.046952   data required time
                                             -2.852539   data arrival time
---------------------------------------------------------------------------------------------
                                              0.805587   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002306    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000026    0.000013    1.000013 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007495    0.151568    1.158219    2.158232 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.151568    0.000076    2.158308 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.518225    0.610373    2.768681 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.520126    0.027178    2.795859 v i_sram.sram2/DI[20] (CF_SRAM_1024x32)
                                              2.795859   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.534222    1.989820   library hold time
                                              1.989820   data required time
---------------------------------------------------------------------------------------------
                                              1.989820   data required time
                                             -2.795859   data arrival time
---------------------------------------------------------------------------------------------
                                              0.806039   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002448    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000026    0.000013    1.000013 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007239    0.149277    1.155309    2.155322 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.149277    0.000063    2.155385 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.503400    0.632660    2.788045 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.503893    0.013290    2.801335 v i_sram.sram3/DI[13] (CF_SRAM_1024x32)
                                              2.801335   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.536013    1.995281   library hold time
                                              1.995281   data required time
---------------------------------------------------------------------------------------------
                                              1.995281   data required time
                                             -2.801335   data arrival time
---------------------------------------------------------------------------------------------
                                              0.806054   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002449    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000029    0.000014    1.000014 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007431    0.150987    1.157483    2.157497 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.150987    0.000075    2.157572 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.504347    0.627603    2.785175 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.509711    0.042004    2.827179 v i_sram.sram7/DI[0] (CF_SRAM_1024x32)
                                              2.827179   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.535329    2.020852   library hold time
                                              2.020852   data required time
---------------------------------------------------------------------------------------------
                                              2.020852   data required time
                                             -2.827179   data arrival time
---------------------------------------------------------------------------------------------
                                              0.806327   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002672    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000031    0.000016    1.000015 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007562    0.152169    1.158977    2.158992 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.152169    0.000079    2.159071 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.484042    0.597002    2.756073 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.517558    0.098177    2.854250 v i_sram.sram4/DI[14] (CF_SRAM_1024x32)
                                              2.854250   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.534087    2.047723   library hold time
                                              2.047723   data required time
---------------------------------------------------------------------------------------------
                                              2.047723   data required time
                                             -2.854250   data arrival time
---------------------------------------------------------------------------------------------
                                              0.806527   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002448    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000026    0.000013    1.000013 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007239    0.149277    1.155309    2.155322 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.149277    0.000063    2.155385 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.503400    0.632660    2.788045 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.503726    0.010852    2.798897 v i_sram.sram2/DI[13] (CF_SRAM_1024x32)
                                              2.798897   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.536036    1.991633   library hold time
                                              1.991633   data required time
---------------------------------------------------------------------------------------------
                                              1.991633   data required time
                                             -2.798897   data arrival time
---------------------------------------------------------------------------------------------
                                              0.807264   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002789    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000037    0.000019    1.000019 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007680    0.153240    1.160327    2.160346 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.153240    0.000078    2.160424 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.522599    0.611811    2.772235 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.524774    0.029103    2.801338 v i_sram.sram3/DI[26] (CF_SRAM_1024x32)
                                              2.801338   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.533704    1.992972   library hold time
                                              1.992972   data required time
---------------------------------------------------------------------------------------------
                                              1.992972   data required time
                                             -2.801338   data arrival time
---------------------------------------------------------------------------------------------
                                              0.808366   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002449    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000029    0.000014    1.000014 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007431    0.150987    1.157483    2.157497 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.150987    0.000075    2.157572 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.504347    0.627603    2.785175 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.509221    0.040125    2.825301 v i_sram.sram6/DI[0] (CF_SRAM_1024x32)
                                              2.825301   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.535390    2.016832   library hold time
                                              2.016832   data required time
---------------------------------------------------------------------------------------------
                                              2.016832   data required time
                                             -2.825301   data arrival time
---------------------------------------------------------------------------------------------
                                              0.808469   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001788    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000013    0.000007    1.000007 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007134    0.153818    1.154132    2.154138 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.153818    0.000028    2.154166 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.491922    0.619603    2.773769 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.494915    0.031424    2.805193 v i_sram.sram3/DI[1] (CF_SRAM_1024x32)
                                              2.805193   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.537239    1.996508   library hold time
                                              1.996508   data required time
---------------------------------------------------------------------------------------------
                                              1.996508   data required time
                                             -2.805193   data arrival time
---------------------------------------------------------------------------------------------
                                              0.808686   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002453    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000030    0.000015    1.000015 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155784    2.155799 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.149648    0.000064    2.155863 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.486143    0.512360    2.668223 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.570070    0.154789    2.823012 v i_sram.sram7/DI[30] (CF_SRAM_1024x32)
                                              2.823012   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.528654    2.014177   library hold time
                                              2.014177   data required time
---------------------------------------------------------------------------------------------
                                              2.014177   data required time
                                             -2.823012   data arrival time
---------------------------------------------------------------------------------------------
                                              0.808835   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002671    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000034    0.000017    1.000017 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155786    2.155803 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.149648    0.000064    2.155867 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.492357    0.591112    2.746979 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.503013    0.058039    2.805017 v i_sram.sram3/DI[6] (CF_SRAM_1024x32)
                                              2.805017   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.536110    1.995379   library hold time
                                              1.995379   data required time
---------------------------------------------------------------------------------------------
                                              1.995379   data required time
                                             -2.805017   data arrival time
---------------------------------------------------------------------------------------------
                                              0.809639   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002592    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000033    0.000016    1.000016 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007220    0.149106    1.155091    2.155108 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.149106    0.000063    2.155170 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.511392    0.634621    2.789792 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.516197    0.040074    2.829865 v i_sram.sram7/DI[3] (CF_SRAM_1024x32)
                                              2.829865   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.534611    2.020134   library hold time
                                              2.020134   data required time
---------------------------------------------------------------------------------------------
                                              2.020134   data required time
                                             -2.829865   data arrival time
---------------------------------------------------------------------------------------------
                                              0.809731   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002660    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000036    0.000018    1.000018 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007220    0.149106    1.155092    2.155110 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.149106    0.000063    2.155173 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.496866    0.606208    2.761381 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.523474    0.089422    2.850803 v i_sram.sram5/DI[8] (CF_SRAM_1024x32)
                                              2.850803   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.533450    2.040882   library hold time
                                              2.040882   data required time
---------------------------------------------------------------------------------------------
                                              2.040882   data required time
                                             -2.850803   data arrival time
---------------------------------------------------------------------------------------------
                                              0.809922   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001788    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000013    0.000007    1.000007 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007134    0.153818    1.154132    2.154138 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.153818    0.000028    2.154166 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.491922    0.619603    2.773769 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.494499    0.029264    2.803033 v i_sram.sram2/DI[1] (CF_SRAM_1024x32)
                                              2.803033   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.537309    1.992906   library hold time
                                              1.992906   data required time
---------------------------------------------------------------------------------------------
                                              1.992906   data required time
                                             -2.803033   data arrival time
---------------------------------------------------------------------------------------------
                                              0.810127   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002199    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000022    0.000011    1.000011 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007225    0.149154    1.155149    2.155161 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.149154    0.000063    2.155223 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.488149    0.620104    2.775327 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.498701    0.057136    2.832463 v i_sram.sram7/DI[9] (CF_SRAM_1024x32)
                                              2.832463   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.536606    2.022129   library hold time
                                              2.022129   data required time
---------------------------------------------------------------------------------------------
                                              2.022129   data required time
                                             -2.832463   data arrival time
---------------------------------------------------------------------------------------------
                                              0.810335   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002466    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000029    0.000014    1.000014 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007569    0.152236    1.159063    2.159078 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.152236    0.000076    2.159154 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.485880    0.618656    2.777810 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.488717    0.030329    2.808139 v i_sram.sram3/DI[2] (CF_SRAM_1024x32)
                                              2.808139   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.538209    1.997478   library hold time
                                              1.997478   data required time
---------------------------------------------------------------------------------------------
                                              1.997478   data required time
                                             -2.808139   data arrival time
---------------------------------------------------------------------------------------------
                                              0.810661   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002672    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000031    0.000016    1.000015 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007562    0.152169    1.158977    2.158992 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.152169    0.000079    2.159071 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.484042    0.597002    2.756073 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.516476    0.096562    2.852635 v i_sram.sram5/DI[14] (CF_SRAM_1024x32)
                                              2.852635   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.534224    2.041656   library hold time
                                              2.041656   data required time
---------------------------------------------------------------------------------------------
                                              2.041656   data required time
                                             -2.852635   data arrival time
---------------------------------------------------------------------------------------------
                                              0.810979   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002671    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000034    0.000017    1.000017 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155786    2.155803 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.149648    0.000064    2.155867 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.492357    0.591112    2.746979 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.502325    0.056263    2.803242 v i_sram.sram2/DI[6] (CF_SRAM_1024x32)
                                              2.803242   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.536190    1.991788   library hold time
                                              1.991788   data required time
---------------------------------------------------------------------------------------------
                                              1.991788   data required time
                                             -2.803242   data arrival time
---------------------------------------------------------------------------------------------
                                              0.811454   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002301    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000024    0.000012    1.000012 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007211    0.149025    1.154984    2.154996 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.149025    0.000063    2.155059 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.490626    0.589371    2.744430 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.534254    0.112907    2.857337 v i_sram.sram4/DI[25] (CF_SRAM_1024x32)
                                              2.857337   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.532240    2.045876   library hold time
                                              2.045876   data required time
---------------------------------------------------------------------------------------------
                                              2.045876   data required time
                                             -2.857337   data arrival time
---------------------------------------------------------------------------------------------
                                              0.811462   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002283    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000024    0.000012    1.000012 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007217    0.149078    1.155051    2.155063 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.149078    0.000063    2.155126 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.538820    0.617287    2.772413 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.541088    0.030266    2.802679 v i_sram.sram3/DI[27] (CF_SRAM_1024x32)
                                              2.802679   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.531900    1.991169   library hold time
                                              1.991169   data required time
---------------------------------------------------------------------------------------------
                                              1.991169   data required time
                                             -2.802679   data arrival time
---------------------------------------------------------------------------------------------
                                              0.811511   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002592    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000033    0.000016    1.000016 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007220    0.149106    1.155091    2.155108 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.149106    0.000063    2.155170 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.511392    0.634621    2.789792 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.515712    0.038085    2.827877 v i_sram.sram6/DI[3] (CF_SRAM_1024x32)
                                              2.827877   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.534673    2.016114   library hold time
                                              2.016114   data required time
---------------------------------------------------------------------------------------------
                                              2.016114   data required time
                                             -2.827877   data arrival time
---------------------------------------------------------------------------------------------
                                              0.811763   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002466    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000029    0.000014    1.000014 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007569    0.152236    1.159063    2.159078 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.152236    0.000076    2.159154 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.485880    0.618656    2.777810 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.488308    0.028157    2.805968 v i_sram.sram2/DI[2] (CF_SRAM_1024x32)
                                              2.805968   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.538277    1.993875   library hold time
                                              1.993875   data required time
---------------------------------------------------------------------------------------------
                                              1.993875   data required time
                                             -2.805968   data arrival time
---------------------------------------------------------------------------------------------
                                              0.812093   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002199    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000022    0.000011    1.000011 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007225    0.149154    1.155149    2.155161 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.149154    0.000063    2.155223 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.488149    0.620104    2.775327 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.498022    0.055305    2.830632 v i_sram.sram6/DI[9] (CF_SRAM_1024x32)
                                              2.830632   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.536720    2.018161   library hold time
                                              2.018161   data required time
---------------------------------------------------------------------------------------------
                                              2.018161   data required time
                                             -2.830632   data arrival time
---------------------------------------------------------------------------------------------
                                              0.812471   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002478    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000030    0.000015    1.000015 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155784    2.155799 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.149648    0.000064    2.155863 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.516218    0.628854    2.784717 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.522900    0.047353    2.832071 v i_sram.sram7/DI[22] (CF_SRAM_1024x32)
                                              2.832071   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.533870    2.019393   library hold time
                                              2.019393   data required time
---------------------------------------------------------------------------------------------
                                              2.019393   data required time
                                             -2.832071   data arrival time
---------------------------------------------------------------------------------------------
                                              0.812678   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002476    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000028    0.000014    1.000014 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007600    0.152508    1.159407    2.159421 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.152508    0.000076    2.159497 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.514662    0.545372    2.704869 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.544820    0.095579    2.800448 v i_sram.sram2/DI[17] (CF_SRAM_1024x32)
                                              2.800448   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.531491    1.987089   library hold time
                                              1.987089   data required time
---------------------------------------------------------------------------------------------
                                              1.987089   data required time
                                             -2.800448   data arrival time
---------------------------------------------------------------------------------------------
                                              0.813359   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002476    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000028    0.000014    1.000014 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007600    0.152508    1.159407    2.159421 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.152508    0.000076    2.159497 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.514662    0.545372    2.704869 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.547541    0.099285    2.804154 v i_sram.sram3/DI[17] (CF_SRAM_1024x32)
                                              2.804154   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.531186    1.990455   library hold time
                                              1.990455   data required time
---------------------------------------------------------------------------------------------
                                              1.990455   data required time
                                             -2.804154   data arrival time
---------------------------------------------------------------------------------------------
                                              0.813699   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002789    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000037    0.000019    1.000019 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007680    0.153240    1.160327    2.160346 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.153240    0.000078    2.160424 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.522599    0.611811    2.772235 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.525076    0.030887    2.803122 v i_sram.sram2/DI[26] (CF_SRAM_1024x32)
                                              2.803122   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.533675    1.989272   library hold time
                                              1.989272   data required time
---------------------------------------------------------------------------------------------
                                              1.989272   data required time
                                             -2.803122   data arrival time
---------------------------------------------------------------------------------------------
                                              0.813849   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002382    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000027    0.000013    1.000013 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007606    0.152563    1.159475    2.159488 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.152563    0.000077    2.159565 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.508618    0.632457    2.792022 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.509376    0.016624    2.808646 v i_sram.sram3/DI[12] (CF_SRAM_1024x32)
                                              2.808646   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.535407    1.994675   library hold time
                                              1.994675   data required time
---------------------------------------------------------------------------------------------
                                              1.994675   data required time
                                             -2.808646   data arrival time
---------------------------------------------------------------------------------------------
                                              0.813971   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002132    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000021    0.000010    1.000010 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007801    0.154346    1.161693    2.161703 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.154346    0.000089    2.161792 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.465367    0.588024    2.749817 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.492983    0.087529    2.837346 v i_sram.sram7/DI[15] (CF_SRAM_1024x32)
                                              2.837346   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.537501    2.023024   library hold time
                                              2.023024   data required time
---------------------------------------------------------------------------------------------
                                              2.023024   data required time
                                             -2.837346   data arrival time
---------------------------------------------------------------------------------------------
                                              0.814322   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002382    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000027    0.000013    1.000013 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007606    0.152563    1.159475    2.159488 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.152563    0.000077    2.159565 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.508618    0.632457    2.792022 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.509130    0.013739    2.805760 v i_sram.sram2/DI[12] (CF_SRAM_1024x32)
                                              2.805760   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.535438    1.991035   library hold time
                                              1.991035   data required time
---------------------------------------------------------------------------------------------
                                              1.991035   data required time
                                             -2.805760   data arrival time
---------------------------------------------------------------------------------------------
                                              0.814725   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002478    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000030    0.000015    1.000015 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155784    2.155799 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.149648    0.000064    2.155863 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.516218    0.628854    2.784717 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.522370    0.045530    2.830247 v i_sram.sram6/DI[22] (CF_SRAM_1024x32)
                                              2.830247   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.533937    2.015378   library hold time
                                              2.015378   data required time
---------------------------------------------------------------------------------------------
                                              2.015378   data required time
                                             -2.830247   data arrival time
---------------------------------------------------------------------------------------------
                                              0.814869   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002478    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000030    0.000015    1.000015 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155784    2.155799 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.149648    0.000064    2.155863 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.516218    0.628854    2.784717 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.517861    0.024354    2.809072 v i_sram.sram3/DI[22] (CF_SRAM_1024x32)
                                              2.809072   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.534468    1.993737   library hold time
                                              1.993737   data required time
---------------------------------------------------------------------------------------------
                                              1.993737   data required time
                                             -2.809072   data arrival time
---------------------------------------------------------------------------------------------
                                              0.815335   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002291    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000024    0.000012    1.000012 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.149052    1.155018    2.155030 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.149052    0.000063    2.155092 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.498023    0.593113    2.748206 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.540729    0.112354    2.860560 v i_sram.sram4/DI[21] (CF_SRAM_1024x32)
                                              2.860560   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.531524    2.045160   library hold time
                                              2.045160   data required time
---------------------------------------------------------------------------------------------
                                              2.045160   data required time
                                             -2.860560   data arrival time
---------------------------------------------------------------------------------------------
                                              0.815400   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002301    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000024    0.000012    1.000012 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007211    0.149025    1.154984    2.154996 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.149025    0.000063    2.155059 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.490626    0.589371    2.744430 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.533090    0.111385    2.855815 v i_sram.sram5/DI[25] (CF_SRAM_1024x32)
                                              2.855815   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.532386    2.039818   library hold time
                                              2.039818   data required time
---------------------------------------------------------------------------------------------
                                              2.039818   data required time
                                             -2.855815   data arrival time
---------------------------------------------------------------------------------------------
                                              0.815996   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002132    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000021    0.000010    1.000010 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007801    0.154346    1.161693    2.161703 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.154346    0.000089    2.161792 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.465367    0.588024    2.749817 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.492183    0.086248    2.836064 v i_sram.sram6/DI[15] (CF_SRAM_1024x32)
                                              2.836064   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.537633    2.019075   library hold time
                                              2.019075   data required time
---------------------------------------------------------------------------------------------
                                              2.019075   data required time
                                             -2.836064   data arrival time
---------------------------------------------------------------------------------------------
                                              0.816989   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002283    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000024    0.000012    1.000012 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007217    0.149078    1.155051    2.155063 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.149078    0.000063    2.155126 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.538820    0.617287    2.772413 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.541742    0.033969    2.806382 v i_sram.sram2/DI[27] (CF_SRAM_1024x32)
                                              2.806382   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.531832    1.987429   library hold time
                                              1.987429   data required time
---------------------------------------------------------------------------------------------
                                              1.987429   data required time
                                             -2.806382   data arrival time
---------------------------------------------------------------------------------------------
                                              0.818953   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002127    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000021    0.000011    1.000011 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007751    0.153889    1.161123    2.161134 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.153889    0.000088    2.161222 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.514367    0.629141    2.790363 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.521319    0.048173    2.838536 v i_sram.sram7/DI[23] (CF_SRAM_1024x32)
                                              2.838536   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.534045    2.019568   library hold time
                                              2.019568   data required time
---------------------------------------------------------------------------------------------
                                              2.019568   data required time
                                             -2.838536   data arrival time
---------------------------------------------------------------------------------------------
                                              0.818968   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002453    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000030    0.000015    1.000015 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155784    2.155799 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.149648    0.000064    2.155863 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.486143    0.512360    2.668223 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.576066    0.160892    2.829115 v i_sram.sram6/DI[30] (CF_SRAM_1024x32)
                                              2.829115   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.527999    2.009440   library hold time
                                              2.009440   data required time
---------------------------------------------------------------------------------------------
                                              2.009440   data required time
                                             -2.829115   data arrival time
---------------------------------------------------------------------------------------------
                                              0.819675   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002291    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000024    0.000012    1.000012 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.149052    1.155018    2.155030 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.149052    0.000063    2.155092 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.498023    0.593113    2.748206 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.539559    0.110805    2.859011 v i_sram.sram5/DI[21] (CF_SRAM_1024x32)
                                              2.859011   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.531671    2.039103   library hold time
                                              2.039103   data required time
---------------------------------------------------------------------------------------------
                                              2.039103   data required time
                                             -2.859011   data arrival time
---------------------------------------------------------------------------------------------
                                              0.819908   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002312    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000024    0.000012    1.000012 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007232    0.149210    1.155222    2.155234 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.149210    0.000063    2.155297 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.502767    0.596411    2.751707 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.545133    0.112883    2.864591 v i_sram.sram4/DI[29] (CF_SRAM_1024x32)
                                              2.864591   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.531037    2.044672   library hold time
                                              2.044672   data required time
---------------------------------------------------------------------------------------------
                                              2.044672   data required time
                                             -2.864591   data arrival time
---------------------------------------------------------------------------------------------
                                              0.819918   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002453    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000030    0.000015    1.000015 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155784    2.155799 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.149648    0.000064    2.155863 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.486143    0.512360    2.668223 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.557154    0.141193    2.809416 v i_sram.sram3/DI[30] (CF_SRAM_1024x32)
                                              2.809416   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.530123    1.989392   library hold time
                                              1.989392   data required time
---------------------------------------------------------------------------------------------
                                              1.989392   data required time
                                             -2.809416   data arrival time
---------------------------------------------------------------------------------------------
                                              0.820024   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002448    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000026    0.000013    1.000013 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007239    0.149277    1.155309    2.155322 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.149277    0.000063    2.155385 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.503400    0.632660    2.788045 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.512126    0.052913    2.840959 v i_sram.sram7/DI[13] (CF_SRAM_1024x32)
                                              2.840959   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.535062    2.020585   library hold time
                                              2.020585   data required time
---------------------------------------------------------------------------------------------
                                              2.020585   data required time
                                             -2.840959   data arrival time
---------------------------------------------------------------------------------------------
                                              0.820374   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002105    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000021    0.000011    1.000010 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007620    0.152700    1.159638    2.159648 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.152700    0.000085    2.159734 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.501059    0.507728    2.667461 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.603531    0.174738    2.842200 v i_sram.sram0/DI[31] (CF_SRAM_1024x32)
                                              2.842200   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.524623    2.021312   library hold time
                                              2.021312   data required time
---------------------------------------------------------------------------------------------
                                              2.021312   data required time
                                             -2.842200   data arrival time
---------------------------------------------------------------------------------------------
                                              0.820887   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002127    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000021    0.000011    1.000011 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007751    0.153889    1.161123    2.161134 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.153889    0.000088    2.161222 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.514367    0.629141    2.790363 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.520813    0.046476    2.836839 v i_sram.sram6/DI[23] (CF_SRAM_1024x32)
                                              2.836839   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.534109    2.015550   library hold time
                                              2.015550   data required time
---------------------------------------------------------------------------------------------
                                              2.015550   data required time
                                             -2.836839   data arrival time
---------------------------------------------------------------------------------------------
                                              0.821289   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002127    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000021    0.000011    1.000011 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007751    0.153889    1.161123    2.161134 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.153889    0.000088    2.161222 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.514367    0.629141    2.790363 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.516095    0.024915    2.815278 v i_sram.sram3/DI[23] (CF_SRAM_1024x32)
                                              2.815278   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.534664    1.993932   library hold time
                                              1.993932   data required time
---------------------------------------------------------------------------------------------
                                              1.993932   data required time
                                             -2.815278   data arrival time
---------------------------------------------------------------------------------------------
                                              0.821346   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002449    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000029    0.000014    1.000014 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007431    0.150987    1.157483    2.157497 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.150987    0.000075    2.157572 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.504347    0.627603    2.785175 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.507235    0.031275    2.816451 v i_sram.sram3/DI[0] (CF_SRAM_1024x32)
                                              2.816451   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.535643    1.994912   library hold time
                                              1.994912   data required time
---------------------------------------------------------------------------------------------
                                              1.994912   data required time
                                             -2.816451   data arrival time
---------------------------------------------------------------------------------------------
                                              0.821539   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002592    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000033    0.000016    1.000016 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007220    0.149106    1.155091    2.155108 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.149106    0.000063    2.155170 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.511392    0.634621    2.789792 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.513520    0.027161    2.816952 v i_sram.sram3/DI[3] (CF_SRAM_1024x32)
                                              2.816952   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.534948    1.994217   library hold time
                                              1.994217   data required time
---------------------------------------------------------------------------------------------
                                              1.994217   data required time
                                             -2.816952   data arrival time
---------------------------------------------------------------------------------------------
                                              0.822735   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002448    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000026    0.000013    1.000013 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007239    0.149277    1.155309    2.155322 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.149277    0.000063    2.155385 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.503400    0.632660    2.788045 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.511668    0.051540    2.839585 v i_sram.sram6/DI[13] (CF_SRAM_1024x32)
                                              2.839585   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.535120    2.016562   library hold time
                                              2.016562   data required time
---------------------------------------------------------------------------------------------
                                              2.016562   data required time
                                             -2.839585   data arrival time
---------------------------------------------------------------------------------------------
                                              0.823024   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002449    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000029    0.000014    1.000014 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007431    0.150987    1.157483    2.157497 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.150987    0.000075    2.157572 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.504347    0.627603    2.785175 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.506924    0.029628    2.814803 v i_sram.sram2/DI[0] (CF_SRAM_1024x32)
                                              2.814803   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.535682    1.991279   library hold time
                                              1.991279   data required time
---------------------------------------------------------------------------------------------
                                              1.991279   data required time
                                             -2.814803   data arrival time
---------------------------------------------------------------------------------------------
                                              0.823524   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002592    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000033    0.000016    1.000016 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007220    0.149106    1.155091    2.155108 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.149106    0.000063    2.155170 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.511392    0.634621    2.789792 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.513173    0.024943    2.814735 v i_sram.sram2/DI[3] (CF_SRAM_1024x32)
                                              2.814735   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.534991    1.990588   library hold time
                                              1.990588   data required time
---------------------------------------------------------------------------------------------
                                              1.990588   data required time
                                             -2.814735   data arrival time
---------------------------------------------------------------------------------------------
                                              0.824147   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002312    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000024    0.000012    1.000012 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007232    0.149210    1.155222    2.155234 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.149210    0.000063    2.155297 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.502767    0.596411    2.751707 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.543992    0.111354    2.863061 v i_sram.sram5/DI[29] (CF_SRAM_1024x32)
                                              2.863061   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.531181    2.038613   library hold time
                                              2.038613   data required time
---------------------------------------------------------------------------------------------
                                              2.038613   data required time
                                             -2.863061   data arrival time
---------------------------------------------------------------------------------------------
                                              0.824449   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002478    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000030    0.000015    1.000015 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155784    2.155799 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.149648    0.000064    2.155863 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.516218    0.628854    2.784717 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.518951    0.031023    2.815740 v i_sram.sram2/DI[22] (CF_SRAM_1024x32)
                                              2.815740   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.534352    1.989949   library hold time
                                              1.989949   data required time
---------------------------------------------------------------------------------------------
                                              1.989949   data required time
                                             -2.815740   data arrival time
---------------------------------------------------------------------------------------------
                                              0.825791   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002298    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000024    0.000012    1.000012 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007211    0.149025    1.154984    2.154996 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.149025    0.000063    2.155059 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.511618    0.605888    2.760947 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.550486    0.109051    2.869998 v i_sram.sram4/DI[19] (CF_SRAM_1024x32)
                                              2.869998   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.530445    2.044080   library hold time
                                              2.044080   data required time
---------------------------------------------------------------------------------------------
                                              2.044080   data required time
                                             -2.869998   data arrival time
---------------------------------------------------------------------------------------------
                                              0.825918   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002105    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000021    0.000011    1.000010 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007620    0.152700    1.159638    2.159648 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.152700    0.000085    2.159734 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.501059    0.507728    2.667461 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.601841    0.173085    2.840546 v i_sram.sram1/DI[31] (CF_SRAM_1024x32)
                                              2.840546   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.524826    2.014172   library hold time
                                              2.014172   data required time
---------------------------------------------------------------------------------------------
                                              2.014172   data required time
                                             -2.840546   data arrival time
---------------------------------------------------------------------------------------------
                                              0.826375   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002301    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000024    0.000012    1.000012 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007211    0.149025    1.154984    2.154996 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.149025    0.000063    2.155059 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.490626    0.589371    2.744430 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.525655    0.101202    2.845632 v i_sram.sram7/DI[25] (CF_SRAM_1024x32)
                                              2.845632   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.533566    2.019089   library hold time
                                              2.019089   data required time
---------------------------------------------------------------------------------------------
                                              2.019089   data required time
                                             -2.845632   data arrival time
---------------------------------------------------------------------------------------------
                                              0.826544   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001809    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000013    0.000007    1.000007 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007369    0.150431    1.156776    2.156783 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.150431    0.000069    2.156852 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.505035    0.599452    2.756304 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.549241    0.115399    2.871702 v i_sram.sram4/DI[24] (CF_SRAM_1024x32)
                                              2.871702   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.530583    2.044218   library hold time
                                              2.044218   data required time
---------------------------------------------------------------------------------------------
                                              2.044218   data required time
                                             -2.871702   data arrival time
---------------------------------------------------------------------------------------------
                                              0.827484   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002039    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000019    0.000010    1.000010 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007069    0.153248    1.153400    2.153410 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.153248    0.000026    2.153436 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.506847    0.595217    2.748653 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.558198    0.123870    2.872522 v i_sram.sram4/DI[28] (CF_SRAM_1024x32)
                                              2.872522   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.529592    2.043228   library hold time
                                              2.043228   data required time
---------------------------------------------------------------------------------------------
                                              2.043228   data required time
                                             -2.872522   data arrival time
---------------------------------------------------------------------------------------------
                                              0.829295   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002672    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000031    0.000016    1.000015 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007562    0.152169    1.158977    2.158992 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.152169    0.000079    2.159071 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.484042    0.597002    2.756073 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.514533    0.093602    2.849674 v i_sram.sram7/DI[14] (CF_SRAM_1024x32)
                                              2.849674   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.534795    2.020319   library hold time
                                              2.020319   data required time
---------------------------------------------------------------------------------------------
                                              2.020319   data required time
                                             -2.849674   data arrival time
---------------------------------------------------------------------------------------------
                                              0.829356   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002298    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000024    0.000012    1.000012 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007211    0.149025    1.154984    2.154996 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.149025    0.000063    2.155059 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.511618    0.605888    2.760947 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.549366    0.107473    2.868420 v i_sram.sram5/DI[19] (CF_SRAM_1024x32)
                                              2.868420   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.530586    2.038018   library hold time
                                              2.038018   data required time
---------------------------------------------------------------------------------------------
                                              2.038018   data required time
                                             -2.868420   data arrival time
---------------------------------------------------------------------------------------------
                                              0.830402   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001806    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000013    0.000007    1.000007 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007375    0.150488    1.156849    2.156855 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.150488    0.000069    2.156924 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.517020    0.612550    2.769474 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.553198    0.105967    2.875441 v i_sram.sram4/DI[16] (CF_SRAM_1024x32)
                                              2.875441   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.530145    2.043781   library hold time
                                              2.043781   data required time
---------------------------------------------------------------------------------------------
                                              2.043781   data required time
                                             -2.875441   data arrival time
---------------------------------------------------------------------------------------------
                                              0.831660   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002478    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000030    0.000015    1.000015 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155784    2.155799 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.149648    0.000064    2.155863 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.494695    0.528550    2.684413 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.609191    0.184908    2.869321 v i_sram.sram4/DI[18] (CF_SRAM_1024x32)
                                              2.869321   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.523952    2.037588   library hold time
                                              2.037588   data required time
---------------------------------------------------------------------------------------------
                                              2.037588   data required time
                                             -2.869321   data arrival time
---------------------------------------------------------------------------------------------
                                              0.831733   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001809    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000013    0.000007    1.000007 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007369    0.150431    1.156776    2.156783 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.150431    0.000069    2.156852 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.505035    0.599452    2.756304 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.548084    0.113874    2.870178 v i_sram.sram5/DI[24] (CF_SRAM_1024x32)
                                              2.870178   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.530728    2.038160   library hold time
                                              2.038160   data required time
---------------------------------------------------------------------------------------------
                                              2.038160   data required time
                                             -2.870178   data arrival time
---------------------------------------------------------------------------------------------
                                              0.832017   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002672    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000031    0.000016    1.000015 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007562    0.152169    1.158977    2.158992 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.152169    0.000079    2.159071 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.484042    0.597002    2.756073 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.513950    0.092698    2.848771 v i_sram.sram6/DI[14] (CF_SRAM_1024x32)
                                              2.848771   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.534868    2.016309   library hold time
                                              2.016309   data required time
---------------------------------------------------------------------------------------------
                                              2.016309   data required time
                                             -2.848771   data arrival time
---------------------------------------------------------------------------------------------
                                              0.832462   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002105    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000021    0.000011    1.000010 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007620    0.152700    1.159638    2.159648 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.152700    0.000085    2.159734 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.501059    0.507728    2.667461 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.604244    0.175433    2.842895 v i_sram.sram7/DI[31] (CF_SRAM_1024x32)
                                              2.842895   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.524875    2.010398   library hold time
                                              2.010398   data required time
---------------------------------------------------------------------------------------------
                                              2.010398   data required time
                                             -2.842895   data arrival time
---------------------------------------------------------------------------------------------
                                              0.832497   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002453    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000030    0.000015    1.000015 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155784    2.155799 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.149648    0.000064    2.155863 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.486143    0.512360    2.668223 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.564867    0.149391    2.817614 v i_sram.sram2/DI[30] (CF_SRAM_1024x32)
                                              2.817614   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.529275    1.984872   library hold time
                                              1.984872   data required time
---------------------------------------------------------------------------------------------
                                              1.984872   data required time
                                             -2.817614   data arrival time
---------------------------------------------------------------------------------------------
                                              0.832742   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002127    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000021    0.000011    1.000011 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007751    0.153889    1.161123    2.161134 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.153889    0.000088    2.161222 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.514367    0.629141    2.790363 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.517417    0.032626    2.822989 v i_sram.sram2/DI[23] (CF_SRAM_1024x32)
                                              2.822989   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.534522    1.990119   library hold time
                                              1.990119   data required time
---------------------------------------------------------------------------------------------
                                              1.990119   data required time
                                             -2.822989   data arrival time
---------------------------------------------------------------------------------------------
                                              0.832870   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002039    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000019    0.000010    1.000010 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007069    0.153248    1.153400    2.153410 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.153248    0.000026    2.153436 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.506847    0.595217    2.748653 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.556767    0.122114    2.870767 v i_sram.sram5/DI[28] (CF_SRAM_1024x32)
                                              2.870767   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.529768    2.037200   library hold time
                                              2.037200   data required time
---------------------------------------------------------------------------------------------
                                              2.037200   data required time
                                             -2.870767   data arrival time
---------------------------------------------------------------------------------------------
                                              0.833567   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002312    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000024    0.000012    1.000012 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007232    0.149210    1.155222    2.155234 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.149210    0.000063    2.155297 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.502767    0.596411    2.751707 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.536824    0.101298    2.853005 v i_sram.sram7/DI[29] (CF_SRAM_1024x32)
                                              2.853005   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.532330    2.017853   library hold time
                                              2.017853   data required time
---------------------------------------------------------------------------------------------
                                              2.017853   data required time
                                             -2.853005   data arrival time
---------------------------------------------------------------------------------------------
                                              0.835152   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002068    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000019    0.000010    1.000010 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007103    0.153544    1.153781    2.153790 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.153544    0.000026    2.153816 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.525688    0.618144    2.771960 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.561631    0.106192    2.878152 v i_sram.sram4/DI[4] (CF_SRAM_1024x32)
                                              2.878152   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.529212    2.042848   library hold time
                                              2.042848   data required time
---------------------------------------------------------------------------------------------
                                              2.042848   data required time
                                             -2.878152   data arrival time
---------------------------------------------------------------------------------------------
                                              0.835304   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002478    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000030    0.000015    1.000015 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155784    2.155799 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.149648    0.000064    2.155863 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.494695    0.528550    2.684413 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.607490    0.183297    2.867710 v i_sram.sram5/DI[18] (CF_SRAM_1024x32)
                                              2.867710   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.524158    2.031590   library hold time
                                              2.031590   data required time
---------------------------------------------------------------------------------------------
                                              2.031590   data required time
                                             -2.867710   data arrival time
---------------------------------------------------------------------------------------------
                                              0.836120   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001806    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000013    0.000007    1.000007 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007375    0.150488    1.156849    2.156855 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.150488    0.000069    2.156924 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.517020    0.612550    2.769474 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.552140    0.104415    2.873889 v i_sram.sram5/DI[16] (CF_SRAM_1024x32)
                                              2.873889   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.530279    2.037711   library hold time
                                              2.037711   data required time
---------------------------------------------------------------------------------------------
                                              2.037711   data required time
                                             -2.873889   data arrival time
---------------------------------------------------------------------------------------------
                                              0.836178   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002382    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000027    0.000013    1.000013 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007606    0.152563    1.159475    2.159488 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.152563    0.000077    2.159565 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.508618    0.632457    2.792022 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.521584    0.064465    2.856487 v i_sram.sram7/DI[12] (CF_SRAM_1024x32)
                                              2.856487   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.534016    2.019539   library hold time
                                              2.019539   data required time
---------------------------------------------------------------------------------------------
                                              2.019539   data required time
                                             -2.856487   data arrival time
---------------------------------------------------------------------------------------------
                                              0.836948   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002306    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000026    0.000013    1.000013 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007495    0.151568    1.158219    2.158232 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.151568    0.000076    2.158308 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.518225    0.610373    2.768681 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.558455    0.111712    2.880393 v i_sram.sram4/DI[20] (CF_SRAM_1024x32)
                                              2.880393   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.529564    2.043199   library hold time
                                              2.043199   data required time
---------------------------------------------------------------------------------------------
                                              2.043199   data required time
                                             -2.880393   data arrival time
---------------------------------------------------------------------------------------------
                                              0.837193   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002660    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000036    0.000018    1.000018 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007220    0.149106    1.155092    2.155110 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.149106    0.000063    2.155173 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.496866    0.606208    2.761381 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.527029    0.095172    2.856554 v i_sram.sram7/DI[8] (CF_SRAM_1024x32)
                                              2.856554   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.533414    2.018937   library hold time
                                              2.018937   data required time
---------------------------------------------------------------------------------------------
                                              2.018937   data required time
                                             -2.856554   data arrival time
---------------------------------------------------------------------------------------------
                                              0.837617   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002301    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000024    0.000012    1.000012 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007211    0.149025    1.154984    2.154996 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.149025    0.000063    2.155059 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.490626    0.589371    2.744430 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.530364    0.107747    2.852177 v i_sram.sram6/DI[25] (CF_SRAM_1024x32)
                                              2.852177   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.533052    2.014494   library hold time
                                              2.014494   data required time
---------------------------------------------------------------------------------------------
                                              2.014494   data required time
                                             -2.852177   data arrival time
---------------------------------------------------------------------------------------------
                                              0.837683   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002291    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000024    0.000012    1.000012 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.149052    1.155018    2.155030 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.149052    0.000063    2.155092 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.498023    0.593113    2.748206 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.537976    0.108678    2.856884 v i_sram.sram7/DI[21] (CF_SRAM_1024x32)
                                              2.856884   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.532203    2.017726   library hold time
                                              2.017726   data required time
---------------------------------------------------------------------------------------------
                                              2.017726   data required time
                                             -2.856884   data arrival time
---------------------------------------------------------------------------------------------
                                              0.839158   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002068    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000019    0.000010    1.000010 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007103    0.153544    1.153781    2.153790 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.153544    0.000026    2.153816 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.525688    0.618144    2.771960 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.560389    0.104359    2.876319 v i_sram.sram5/DI[4] (CF_SRAM_1024x32)
                                              2.876319   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.529367    2.036799   library hold time
                                              2.036799   data required time
---------------------------------------------------------------------------------------------
                                              2.036799   data required time
                                             -2.876319   data arrival time
---------------------------------------------------------------------------------------------
                                              0.839520   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002382    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000027    0.000013    1.000013 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007606    0.152563    1.159475    2.159488 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.152563    0.000077    2.159565 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.508618    0.632457    2.792022 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.521012    0.063055    2.855077 v i_sram.sram6/DI[12] (CF_SRAM_1024x32)
                                              2.855077   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.534087    2.015528   library hold time
                                              2.015528   data required time
---------------------------------------------------------------------------------------------
                                              2.015528   data required time
                                             -2.855077   data arrival time
---------------------------------------------------------------------------------------------
                                              0.839549   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002660    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000036    0.000018    1.000018 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007220    0.149106    1.155092    2.155110 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.149106    0.000063    2.155173 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.496866    0.606208    2.761381 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.525993    0.093529    2.854911 v i_sram.sram6/DI[8] (CF_SRAM_1024x32)
                                              2.854911   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.533536    2.014977   library hold time
                                              2.014977   data required time
---------------------------------------------------------------------------------------------
                                              2.014977   data required time
                                             -2.854911   data arrival time
---------------------------------------------------------------------------------------------
                                              0.839933   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002291    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000024    0.000012    1.000012 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007214    0.149052    1.155018    2.155030 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.149052    0.000063    2.155092 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.498023    0.593113    2.748206 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.536384    0.106502    2.854707 v i_sram.sram6/DI[21] (CF_SRAM_1024x32)
                                              2.854707   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.532387    2.013829   library hold time
                                              2.013829   data required time
---------------------------------------------------------------------------------------------
                                              2.013829   data required time
                                             -2.854707   data arrival time
---------------------------------------------------------------------------------------------
                                              0.840879   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002105    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000021    0.000011    1.000010 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007620    0.152700    1.159638    2.159648 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.152700    0.000085    2.159734 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.501059    0.507728    2.667461 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.588240    0.159511    2.826973 v i_sram.sram3/DI[31] (CF_SRAM_1024x32)
                                              2.826973   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.526686    1.985955   library hold time
                                              1.985955   data required time
---------------------------------------------------------------------------------------------
                                              1.985955   data required time
                                             -2.826973   data arrival time
---------------------------------------------------------------------------------------------
                                              0.841018   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002306    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000026    0.000013    1.000013 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007495    0.151568    1.158219    2.158232 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.151568    0.000076    2.158308 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.518225    0.610373    2.768681 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.557341    0.110159    2.878840 v i_sram.sram5/DI[20] (CF_SRAM_1024x32)
                                              2.878840   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.529704    2.037136   library hold time
                                              2.037136   data required time
---------------------------------------------------------------------------------------------
                                              2.037136   data required time
                                             -2.878840   data arrival time
---------------------------------------------------------------------------------------------
                                              0.841703   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002039    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000019    0.000010    1.000010 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007069    0.153248    1.153400    2.153410 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.153248    0.000026    2.153436 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.506847    0.595217    2.748653 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.547577    0.110334    2.858986 v i_sram.sram7/DI[28] (CF_SRAM_1024x32)
                                              2.858986   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.531141    2.016665   library hold time
                                              2.016665   data required time
---------------------------------------------------------------------------------------------
                                              2.016665   data required time
                                             -2.858986   data arrival time
---------------------------------------------------------------------------------------------
                                              0.842322   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001809    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000013    0.000007    1.000007 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007369    0.150431    1.156776    2.156783 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.150431    0.000069    2.156852 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.505035    0.599452    2.756304 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.541055    0.104201    2.860505 v i_sram.sram7/DI[24] (CF_SRAM_1024x32)
                                              2.860505   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.531863    2.017386   library hold time
                                              2.017386   data required time
---------------------------------------------------------------------------------------------
                                              2.017386   data required time
                                             -2.860505   data arrival time
---------------------------------------------------------------------------------------------
                                              0.843119   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002105    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000021    0.000011    1.000010 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007620    0.152700    1.159638    2.159648 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.152700    0.000085    2.159734 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.501059    0.507728    2.667461 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.610593    0.181561    2.849022 v i_sram.sram6/DI[31] (CF_SRAM_1024x32)
                                              2.849022   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.524181    2.005622   library hold time
                                              2.005622   data required time
---------------------------------------------------------------------------------------------
                                              2.005622   data required time
                                             -2.849022   data arrival time
---------------------------------------------------------------------------------------------
                                              0.843400   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002105    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000021    0.000011    1.000010 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007620    0.152700    1.159638    2.159648 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.152700    0.000085    2.159734 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.501059    0.507728    2.667461 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.635335    0.204669    2.872131 v i_sram.sram5/DI[31] (CF_SRAM_1024x32)
                                              2.872131   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.521078    2.028510   library hold time
                                              2.028510   data required time
---------------------------------------------------------------------------------------------
                                              2.028510   data required time
                                             -2.872131   data arrival time
---------------------------------------------------------------------------------------------
                                              0.843620   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002312    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000024    0.000012    1.000012 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007232    0.149210    1.155222    2.155234 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.149210    0.000063    2.155297 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.502767    0.596411    2.751707 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.541318    0.107699    2.859406 v i_sram.sram6/DI[29] (CF_SRAM_1024x32)
                                              2.859406   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.531841    2.013283   library hold time
                                              2.013283   data required time
---------------------------------------------------------------------------------------------
                                              2.013283   data required time
                                             -2.859406   data arrival time
---------------------------------------------------------------------------------------------
                                              0.846123   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002105    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000021    0.000011    1.000010 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007620    0.152700    1.159638    2.159648 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.152700    0.000085    2.159734 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.501059    0.507728    2.667461 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.645180    0.213555    2.881017 v i_sram.sram4/DI[31] (CF_SRAM_1024x32)
                                              2.881017   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.519972    2.033607   library hold time
                                              2.033607   data required time
---------------------------------------------------------------------------------------------
                                              2.033607   data required time
                                             -2.881017   data arrival time
---------------------------------------------------------------------------------------------
                                              0.847409   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002789    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000037    0.000019    1.000019 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007680    0.153240    1.160327    2.160346 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.153240    0.000078    2.160424 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.522599    0.611811    2.772235 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.567167    0.118023    2.890258 v i_sram.sram4/DI[26] (CF_SRAM_1024x32)
                                              2.890258   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.528600    2.042236   library hold time
                                              2.042236   data required time
---------------------------------------------------------------------------------------------
                                              2.042236   data required time
                                             -2.890258   data arrival time
---------------------------------------------------------------------------------------------
                                              0.848022   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002298    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000024    0.000012    1.000012 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007211    0.149025    1.154984    2.154996 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.149025    0.000063    2.155059 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.511618    0.605888    2.760947 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.547830    0.105276    2.866224 v i_sram.sram7/DI[19] (CF_SRAM_1024x32)
                                              2.866224   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.531113    2.016636   library hold time
                                              2.016636   data required time
---------------------------------------------------------------------------------------------
                                              2.016636   data required time
                                             -2.866224   data arrival time
---------------------------------------------------------------------------------------------
                                              0.849587   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002298    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000024    0.000012    1.000012 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007211    0.149025    1.154984    2.154996 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.149025    0.000063    2.155059 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.511618    0.605888    2.760947 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.546271    0.103005    2.863952 v i_sram.sram6/DI[19] (CF_SRAM_1024x32)
                                              2.863952   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.531294    2.012735   library hold time
                                              2.012735   data required time
---------------------------------------------------------------------------------------------
                                              2.012735   data required time
                                             -2.863952   data arrival time
---------------------------------------------------------------------------------------------
                                              0.851217   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002476    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000028    0.000014    1.000014 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007600    0.152508    1.159407    2.159421 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.152508    0.000076    2.159497 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.514662    0.545372    2.704869 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.623063    0.182776    2.887645 v i_sram.sram4/DI[17] (CF_SRAM_1024x32)
                                              2.887645   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.522418    2.036054   library hold time
                                              2.036054   data required time
---------------------------------------------------------------------------------------------
                                              2.036054   data required time
                                             -2.887645   data arrival time
---------------------------------------------------------------------------------------------
                                              0.851592   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002789    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000037    0.000019    1.000019 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007680    0.153240    1.160327    2.160346 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.153240    0.000078    2.160424 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.522599    0.611811    2.772235 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.566024    0.116498    2.888733 v i_sram.sram5/DI[26] (CF_SRAM_1024x32)
                                              2.888733   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.528744    2.036176   library hold time
                                              2.036176   data required time
---------------------------------------------------------------------------------------------
                                              2.036176   data required time
                                             -2.888733   data arrival time
---------------------------------------------------------------------------------------------
                                              0.852557   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001809    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000013    0.000007    1.000007 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007369    0.150431    1.156776    2.156783 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.150431    0.000069    2.156852 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.505035    0.599452    2.756304 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.545375    0.110232    2.866535 v i_sram.sram6/DI[24] (CF_SRAM_1024x32)
                                              2.866535   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.531393    2.012834   library hold time
                                              2.012834   data required time
---------------------------------------------------------------------------------------------
                                              2.012834   data required time
                                             -2.866535   data arrival time
---------------------------------------------------------------------------------------------
                                              0.853701   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002283    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000024    0.000012    1.000012 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007217    0.149078    1.155051    2.155063 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.149078    0.000063    2.155126 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.538820    0.617287    2.772413 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.585344    0.122245    2.894658 v i_sram.sram4/DI[27] (CF_SRAM_1024x32)
                                              2.894658   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.526590    2.040225   library hold time
                                              2.040225   data required time
---------------------------------------------------------------------------------------------
                                              2.040225   data required time
                                             -2.894658   data arrival time
---------------------------------------------------------------------------------------------
                                              0.854433   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002039    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000019    0.000010    1.000010 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007069    0.153248    1.153400    2.153410 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.153248    0.000026    2.153436 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.506847    0.595217    2.748653 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.553312    0.117796    2.866449 v i_sram.sram6/DI[28] (CF_SRAM_1024x32)
                                              2.866449   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.530515    2.011956   library hold time
                                              2.011956   data required time
---------------------------------------------------------------------------------------------
                                              2.011956   data required time
                                             -2.866449   data arrival time
---------------------------------------------------------------------------------------------
                                              0.854492   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002478    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000030    0.000015    1.000015 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155784    2.155799 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.149648    0.000064    2.155863 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.494695    0.528550    2.684413 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.605166    0.181086    2.865499 v i_sram.sram7/DI[18] (CF_SRAM_1024x32)
                                              2.865499   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.524773    2.010296   library hold time
                                              2.010296   data required time
---------------------------------------------------------------------------------------------
                                              2.010296   data required time
                                             -2.865499   data arrival time
---------------------------------------------------------------------------------------------
                                              0.855203   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002105    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000021    0.000011    1.000010 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007620    0.152700    1.159638    2.159648 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.152700    0.000085    2.159734 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.501059    0.507728    2.667461 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.597778    0.169074    2.836536 v i_sram.sram2/DI[31] (CF_SRAM_1024x32)
                                              2.836536   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.525635    1.981233   library hold time
                                              1.981233   data required time
---------------------------------------------------------------------------------------------
                                              1.981233   data required time
                                             -2.836536   data arrival time
---------------------------------------------------------------------------------------------
                                              0.855303   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001806    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000013    0.000007    1.000007 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007375    0.150488    1.156849    2.156855 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.150488    0.000069    2.156924 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.517020    0.612550    2.769474 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.550676    0.102233    2.871707 v i_sram.sram7/DI[16] (CF_SRAM_1024x32)
                                              2.871707   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.530799    2.016322   library hold time
                                              2.016322   data required time
---------------------------------------------------------------------------------------------
                                              2.016322   data required time
                                             -2.871707   data arrival time
---------------------------------------------------------------------------------------------
                                              0.855385   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.622884    0.030506    2.878215 v i_sram.sram0/BEN[16] (CF_SRAM_1024x32)
                                              2.878215   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.525702    2.022391   library hold time
                                              2.022391   data required time
---------------------------------------------------------------------------------------------
                                              2.022391   data required time
                                             -2.878215   data arrival time
---------------------------------------------------------------------------------------------
                                              0.855824   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002476    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000028    0.000014    1.000014 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007600    0.152508    1.159407    2.159421 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.152508    0.000076    2.159497 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.514662    0.545372    2.704869 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.621314    0.181072    2.885941 v i_sram.sram5/DI[17] (CF_SRAM_1024x32)
                                              2.885941   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.522629    2.030061   library hold time
                                              2.030061   data required time
---------------------------------------------------------------------------------------------
                                              2.030061   data required time
                                             -2.885941   data arrival time
---------------------------------------------------------------------------------------------
                                              0.855880   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.623052    0.031638    2.879346 v i_sram.sram0/BEN[17] (CF_SRAM_1024x32)
                                              2.879346   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.525688    2.022377   library hold time
                                              2.022377   data required time
---------------------------------------------------------------------------------------------
                                              2.022377   data required time
                                             -2.879346   data arrival time
---------------------------------------------------------------------------------------------
                                              0.856969   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002478    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000030    0.000015    1.000015 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007281    0.149648    1.155784    2.155799 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.149648    0.000064    2.155863 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.494695    0.528550    2.684413 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.603333    0.179334    2.863747 v i_sram.sram6/DI[18] (CF_SRAM_1024x32)
                                              2.863747   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.524984    2.006425   library hold time
                                              2.006425   data required time
---------------------------------------------------------------------------------------------
                                              2.006425   data required time
                                             -2.863747   data arrival time
---------------------------------------------------------------------------------------------
                                              0.857321   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001806    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000013    0.000007    1.000007 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007375    0.150488    1.156849    2.156855 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.150488    0.000069    2.156924 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.517020    0.612550    2.769474 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.549547    0.100523    2.869997 v i_sram.sram6/DI[16] (CF_SRAM_1024x32)
                                              2.869997   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.530931    2.012373   library hold time
                                              2.012373   data required time
---------------------------------------------------------------------------------------------
                                              2.012373   data required time
                                             -2.869997   data arrival time
---------------------------------------------------------------------------------------------
                                              0.857624   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.623202    0.032607    2.880316 v i_sram.sram0/BEN[18] (CF_SRAM_1024x32)
                                              2.880316   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.525675    2.022364   library hold time
                                              2.022364   data required time
---------------------------------------------------------------------------------------------
                                              2.022364   data required time
                                             -2.880316   data arrival time
---------------------------------------------------------------------------------------------
                                              0.857952   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.623349    0.033523    2.881232 v i_sram.sram0/BEN[19] (CF_SRAM_1024x32)
                                              2.881232   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.525662    2.022352   library hold time
                                              2.022352   data required time
---------------------------------------------------------------------------------------------
                                              2.022352   data required time
                                             -2.881232   data arrival time
---------------------------------------------------------------------------------------------
                                              0.858880   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002283    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000024    0.000012    1.000012 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007217    0.149078    1.155051    2.155063 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.149078    0.000063    2.155126 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.538820    0.617287    2.772413 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.584135    0.120649    2.893062 v i_sram.sram5/DI[27] (CF_SRAM_1024x32)
                                              2.893062   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.526741    2.034173   library hold time
                                              2.034173   data required time
---------------------------------------------------------------------------------------------
                                              2.034173   data required time
                                             -2.893062   data arrival time
---------------------------------------------------------------------------------------------
                                              0.858889   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.623453    0.034155    2.881864 v i_sram.sram0/BEN[20] (CF_SRAM_1024x32)
                                              2.881864   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.525654    2.022343   library hold time
                                              2.022343   data required time
---------------------------------------------------------------------------------------------
                                              2.022343   data required time
                                             -2.881864   data arrival time
---------------------------------------------------------------------------------------------
                                              0.859521   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.623538    0.034665    2.882374 v i_sram.sram0/BEN[21] (CF_SRAM_1024x32)
                                              2.882374   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.525646    2.022336   library hold time
                                              2.022336   data required time
---------------------------------------------------------------------------------------------
                                              2.022336   data required time
                                             -2.882374   data arrival time
---------------------------------------------------------------------------------------------
                                              0.860039   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.627529    0.038215    2.882237 v i_sram.sram0/BEN[24] (CF_SRAM_1024x32)
                                              2.882237   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.525310    2.021999   library hold time
                                              2.021999   data required time
---------------------------------------------------------------------------------------------
                                              2.021999   data required time
                                             -2.882237   data arrival time
---------------------------------------------------------------------------------------------
                                              0.860238   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.623596    0.035003    2.882712 v i_sram.sram0/BEN[22] (CF_SRAM_1024x32)
                                              2.882712   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.525642    2.022331   library hold time
                                              2.022331   data required time
---------------------------------------------------------------------------------------------
                                              2.022331   data required time
                                             -2.882712   data arrival time
---------------------------------------------------------------------------------------------
                                              0.860381   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.623625    0.035171    2.882880 v i_sram.sram0/BEN[23] (CF_SRAM_1024x32)
                                              2.882880   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.525639    2.022329   library hold time
                                              2.022329   data required time
---------------------------------------------------------------------------------------------
                                              2.022329   data required time
                                             -2.882880   data arrival time
---------------------------------------------------------------------------------------------
                                              0.860551   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002306    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000026    0.000013    1.000013 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007495    0.151568    1.158219    2.158232 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.151568    0.000076    2.158308 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.518225    0.610373    2.768681 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.555816    0.108001    2.876682 v i_sram.sram7/DI[20] (CF_SRAM_1024x32)
                                              2.876682   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.530230    2.015754   library hold time
                                              2.015754   data required time
---------------------------------------------------------------------------------------------
                                              2.015754   data required time
                                             -2.876682   data arrival time
---------------------------------------------------------------------------------------------
                                              0.860929   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.622620    0.028625    2.876334 v i_sram.sram1/BEN[16] (CF_SRAM_1024x32)
                                              2.876334   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.525741    2.015086   library hold time
                                              2.015086   data required time
---------------------------------------------------------------------------------------------
                                              2.015086   data required time
                                             -2.876334   data arrival time
---------------------------------------------------------------------------------------------
                                              0.861248   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.627744    0.039344    2.883366 v i_sram.sram0/BEN[25] (CF_SRAM_1024x32)
                                              2.883366   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.525292    2.021981   library hold time
                                              2.021981   data required time
---------------------------------------------------------------------------------------------
                                              2.021981   data required time
                                             -2.883366   data arrival time
---------------------------------------------------------------------------------------------
                                              0.861385   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.627958    0.040434    2.884456 v i_sram.sram0/BEN[26] (CF_SRAM_1024x32)
                                              2.884456   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.525273    2.021963   library hold time
                                              2.021963   data required time
---------------------------------------------------------------------------------------------
                                              2.021963   data required time
                                             -2.884456   data arrival time
---------------------------------------------------------------------------------------------
                                              0.862493   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002306    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000026    0.000013    1.000013 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007495    0.151568    1.158219    2.158232 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.151568    0.000076    2.158308 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.518225    0.610373    2.768681 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.554302    0.105822    2.874503 v i_sram.sram6/DI[20] (CF_SRAM_1024x32)
                                              2.874503   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.530406    2.011847   library hold time
                                              2.011847   data required time
---------------------------------------------------------------------------------------------
                                              2.011847   data required time
                                             -2.874503   data arrival time
---------------------------------------------------------------------------------------------
                                              0.862656   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002789    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000037    0.000019    1.000019 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007680    0.153240    1.160327    2.160346 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.153240    0.000078    2.160424 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.522599    0.611811    2.772235 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.558770    0.106387    2.878622 v i_sram.sram7/DI[26] (CF_SRAM_1024x32)
                                              2.878622   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.529904    2.015427   library hold time
                                              2.015427   data required time
---------------------------------------------------------------------------------------------
                                              2.015427   data required time
                                             -2.878622   data arrival time
---------------------------------------------------------------------------------------------
                                              0.863196   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.628163    0.041440    2.885462 v i_sram.sram0/BEN[27] (CF_SRAM_1024x32)
                                              2.885462   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.525256    2.021945   library hold time
                                              2.021945   data required time
---------------------------------------------------------------------------------------------
                                              2.021945   data required time
                                             -2.885462   data arrival time
---------------------------------------------------------------------------------------------
                                              0.863516   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.626891    0.034600    2.878622 v i_sram.sram1/BEN[24] (CF_SRAM_1024x32)
                                              2.878622   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.525380    2.014725   library hold time
                                              2.014725   data required time
---------------------------------------------------------------------------------------------
                                              2.014725   data required time
                                             -2.878622   data arrival time
---------------------------------------------------------------------------------------------
                                              0.863897   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.623033    0.031511    2.879220 v i_sram.sram1/BEN[17] (CF_SRAM_1024x32)
                                              2.879220   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.525706    2.015051   library hold time
                                              2.015051   data required time
---------------------------------------------------------------------------------------------
                                              2.015051   data required time
                                             -2.879220   data arrival time
---------------------------------------------------------------------------------------------
                                              0.864169   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.628307    0.042134    2.886156 v i_sram.sram0/BEN[28] (CF_SRAM_1024x32)
                                              2.886156   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.525244    2.021933   library hold time
                                              2.021933   data required time
---------------------------------------------------------------------------------------------
                                              2.021933   data required time
                                             -2.886156   data arrival time
---------------------------------------------------------------------------------------------
                                              0.864223   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.628400    0.042573    2.886595 v i_sram.sram0/BEN[29] (CF_SRAM_1024x32)
                                              2.886595   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.525236    2.021926   library hold time
                                              2.021926   data required time
---------------------------------------------------------------------------------------------
                                              2.021926   data required time
                                             -2.886595   data arrival time
---------------------------------------------------------------------------------------------
                                              0.864669   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.628480    0.042950    2.886972 v i_sram.sram0/BEN[30] (CF_SRAM_1024x32)
                                              2.886972   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.525229    2.021919   library hold time
                                              2.021919   data required time
---------------------------------------------------------------------------------------------
                                              2.021919   data required time
                                             -2.886972   data arrival time
---------------------------------------------------------------------------------------------
                                              0.865053   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.628505    0.043064    2.887086 v i_sram.sram0/BEN[31] (CF_SRAM_1024x32)
                                              2.887086   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.525227    2.021917   library hold time
                                              2.021917   data required time
---------------------------------------------------------------------------------------------
                                              2.021917   data required time
                                             -2.887086   data arrival time
---------------------------------------------------------------------------------------------
                                              0.865169   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.623460    0.034200    2.881909 v i_sram.sram1/BEN[18] (CF_SRAM_1024x32)
                                              2.881909   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.525670    2.015015   library hold time
                                              2.015015   data required time
---------------------------------------------------------------------------------------------
                                              2.015015   data required time
                                             -2.881909   data arrival time
---------------------------------------------------------------------------------------------
                                              0.866894   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002068    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000019    0.000010    1.000010 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007103    0.153544    1.153781    2.153790 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.153544    0.000026    2.153816 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.525688    0.618144    2.771960 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.564247    0.109963    2.881923 v i_sram.sram7/DI[4] (CF_SRAM_1024x32)
                                              2.881923   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.529298    2.014821   library hold time
                                              2.014821   data required time
---------------------------------------------------------------------------------------------
                                              2.014821   data required time
                                             -2.881923   data arrival time
---------------------------------------------------------------------------------------------
                                              0.867102   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.627562    0.038390    2.882412 v i_sram.sram1/BEN[25] (CF_SRAM_1024x32)
                                              2.882412   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.525323    2.014668   library hold time
                                              2.014668   data required time
---------------------------------------------------------------------------------------------
                                              2.014668   data required time
                                             -2.882412   data arrival time
---------------------------------------------------------------------------------------------
                                              0.867744   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002283    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000024    0.000012    1.000012 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007217    0.149078    1.155051    2.155063 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.149078    0.000063    2.155126 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.538820    0.617287    2.772413 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.576496    0.110107    2.882520 v i_sram.sram7/DI[27] (CF_SRAM_1024x32)
                                              2.882520   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.527943    2.013467   library hold time
                                              2.013467   data required time
---------------------------------------------------------------------------------------------
                                              2.013467   data required time
                                             -2.882520   data arrival time
---------------------------------------------------------------------------------------------
                                              0.869054   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002068    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000019    0.000010    1.000010 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007103    0.153544    1.153781    2.153790 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.153544    0.000026    2.153816 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.525688    0.618144    2.771960 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.562987    0.108161    2.880121 v i_sram.sram6/DI[4] (CF_SRAM_1024x32)
                                              2.880121   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.529445    2.010887   library hold time
                                              2.010887   data required time
---------------------------------------------------------------------------------------------
                                              2.010887   data required time
                                             -2.880121   data arrival time
---------------------------------------------------------------------------------------------
                                              0.869235   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.623898    0.036714    2.884423 v i_sram.sram1/BEN[19] (CF_SRAM_1024x32)
                                              2.884423   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.525633    2.014978   library hold time
                                              2.014978   data required time
---------------------------------------------------------------------------------------------
                                              2.014978   data required time
                                             -2.884423   data arrival time
---------------------------------------------------------------------------------------------
                                              0.869445   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.628088    0.041075    2.885097 v i_sram.sram1/BEN[26] (CF_SRAM_1024x32)
                                              2.885097   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.525279    2.014624   library hold time
                                              2.014624   data required time
---------------------------------------------------------------------------------------------
                                              2.014624   data required time
                                             -2.885097   data arrival time
---------------------------------------------------------------------------------------------
                                              0.870473   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.624338    0.039056    2.886765 v i_sram.sram1/BEN[20] (CF_SRAM_1024x32)
                                              2.886765   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.525596    2.014941   library hold time
                                              2.014941   data required time
---------------------------------------------------------------------------------------------
                                              2.014941   data required time
                                             -2.886765   data arrival time
---------------------------------------------------------------------------------------------
                                              0.871824   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.628722    0.044057    2.888078 v i_sram.sram1/BEN[27] (CF_SRAM_1024x32)
                                              2.888078   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.525226    2.014571   library hold time
                                              2.014571   data required time
---------------------------------------------------------------------------------------------
                                              2.014571   data required time
                                             -2.888078   data arrival time
---------------------------------------------------------------------------------------------
                                              0.873508   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.624774    0.041225    2.888933 v i_sram.sram1/BEN[21] (CF_SRAM_1024x32)
                                              2.888933   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.525559    2.014904   library hold time
                                              2.014904   data required time
---------------------------------------------------------------------------------------------
                                              2.014904   data required time
                                             -2.888933   data arrival time
---------------------------------------------------------------------------------------------
                                              0.874030   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002789    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000037    0.000019    1.000019 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007680    0.153240    1.160327    2.160346 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.153240    0.000078    2.160424 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.522599    0.611811    2.772235 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.563332    0.112837    2.885072 v i_sram.sram6/DI[26] (CF_SRAM_1024x32)
                                              2.885072   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.529407    2.010849   library hold time
                                              2.010849   data required time
---------------------------------------------------------------------------------------------
                                              2.010849   data required time
                                             -2.885072   data arrival time
---------------------------------------------------------------------------------------------
                                              0.874224   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.629253    0.046384    2.890406 v i_sram.sram1/BEN[28] (CF_SRAM_1024x32)
                                              2.890406   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.525181    2.014526   library hold time
                                              2.014526   data required time
---------------------------------------------------------------------------------------------
                                              2.014526   data required time
                                             -2.890406   data arrival time
---------------------------------------------------------------------------------------------
                                              0.875880   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002476    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000028    0.000014    1.000014 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007600    0.152508    1.159407    2.159421 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.152508    0.000076    2.159497 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.514662    0.545372    2.704869 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.620061    0.179847    2.884716 v i_sram.sram7/DI[17] (CF_SRAM_1024x32)
                                              2.884716   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.523126    2.008649   library hold time
                                              2.008649   data required time
---------------------------------------------------------------------------------------------
                                              2.008649   data required time
                                             -2.884716   data arrival time
---------------------------------------------------------------------------------------------
                                              0.876067   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.625228    0.043348    2.891056 v i_sram.sram1/BEN[22] (CF_SRAM_1024x32)
                                              2.891056   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.525520    2.014865   library hold time
                                              2.014865   data required time
---------------------------------------------------------------------------------------------
                                              2.014865   data required time
                                             -2.891056   data arrival time
---------------------------------------------------------------------------------------------
                                              0.876191   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002476    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000028    0.000014    1.000014 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007600    0.152508    1.159407    2.159421 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.152508    0.000076    2.159497 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.514662    0.545372    2.704869 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.617306    0.177139    2.882007 v i_sram.sram6/DI[17] (CF_SRAM_1024x32)
                                              2.882007   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.523438    2.004880   library hold time
                                              2.004880   data required time
---------------------------------------------------------------------------------------------
                                              2.004880   data required time
                                             -2.882007   data arrival time
---------------------------------------------------------------------------------------------
                                              0.877127   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.629703    0.048251    2.892272 v i_sram.sram1/BEN[29] (CF_SRAM_1024x32)
                                              2.892272   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.525143    2.014488   library hold time
                                              2.014488   data required time
---------------------------------------------------------------------------------------------
                                              2.014488   data required time
                                             -2.892272   data arrival time
---------------------------------------------------------------------------------------------
                                              0.877785   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.625670    0.045300    2.893009 v i_sram.sram1/BEN[23] (CF_SRAM_1024x32)
                                              2.893009   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.525483    2.014828   library hold time
                                              2.014828   data required time
---------------------------------------------------------------------------------------------
                                              2.014828   data required time
                                             -2.893009   data arrival time
---------------------------------------------------------------------------------------------
                                              0.878180   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.630270    0.050494    2.894516 v i_sram.sram1/BEN[30] (CF_SRAM_1024x32)
                                              2.894516   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.525095    2.014440   library hold time
                                              2.014440   data required time
---------------------------------------------------------------------------------------------
                                              2.014440   data required time
                                             -2.894516   data arrival time
---------------------------------------------------------------------------------------------
                                              0.880076   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002283    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000024    0.000012    1.000012 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007217    0.149078    1.155051    2.155063 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.149078    0.000063    2.155126 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.538820    0.617287    2.772413 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.581263    0.116782    2.889195 v i_sram.sram6/DI[27] (CF_SRAM_1024x32)
                                              2.889195   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.527424    2.008866   library hold time
                                              2.008866   data required time
---------------------------------------------------------------------------------------------
                                              2.008866   data required time
                                             -2.889195   data arrival time
---------------------------------------------------------------------------------------------
                                              0.880329   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.630843    0.052646    2.896668 v i_sram.sram1/BEN[31] (CF_SRAM_1024x32)
                                              2.896668   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.525047    2.014392   library hold time
                                              2.014392   data required time
---------------------------------------------------------------------------------------------
                                              2.014392   data required time
                                             -2.896668   data arrival time
---------------------------------------------------------------------------------------------
                                              0.882276   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644647    0.095961    2.943670 v i_sram.sram5/BEN[17] (CF_SRAM_1024x32)
                                              2.943670   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.523838    2.031270   library hold time
                                              2.031270   data required time
---------------------------------------------------------------------------------------------
                                              2.031270   data required time
                                             -2.943670   data arrival time
---------------------------------------------------------------------------------------------
                                              0.912400   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.645236    0.097112    2.944821 v i_sram.sram5/BEN[18] (CF_SRAM_1024x32)
                                              2.944821   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.523788    2.031220   library hold time
                                              2.031220   data required time
---------------------------------------------------------------------------------------------
                                              2.031220   data required time
                                             -2.944821   data arrival time
---------------------------------------------------------------------------------------------
                                              0.913601   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.645650    0.097914    2.945622 v i_sram.sram5/BEN[19] (CF_SRAM_1024x32)
                                              2.945622   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.523753    2.031185   library hold time
                                              2.031185   data required time
---------------------------------------------------------------------------------------------
                                              2.031185   data required time
                                             -2.945622   data arrival time
---------------------------------------------------------------------------------------------
                                              0.914437   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.645962    0.098513    2.946221 v i_sram.sram5/BEN[20] (CF_SRAM_1024x32)
                                              2.946221   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.523727    2.031159   library hold time
                                              2.031159   data required time
---------------------------------------------------------------------------------------------
                                              2.031159   data required time
                                             -2.946221   data arrival time
---------------------------------------------------------------------------------------------
                                              0.915062   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.651312    0.102360    2.946382 v i_sram.sram5/BEN[25] (CF_SRAM_1024x32)
                                              2.946382   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.523275    2.030707   library hold time
                                              2.030707   data required time
---------------------------------------------------------------------------------------------
                                              2.030707   data required time
                                             -2.946382   data arrival time
---------------------------------------------------------------------------------------------
                                              0.915674   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.646303    0.099165    2.946874 v i_sram.sram5/BEN[21] (CF_SRAM_1024x32)
                                              2.946874   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.523698    2.031130   library hold time
                                              2.031130   data required time
---------------------------------------------------------------------------------------------
                                              2.031130   data required time
                                             -2.946874   data arrival time
---------------------------------------------------------------------------------------------
                                              0.915744   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.646531    0.099597    2.947306 v i_sram.sram5/BEN[22] (CF_SRAM_1024x32)
                                              2.947306   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.523679    2.031111   library hold time
                                              2.031111   data required time
---------------------------------------------------------------------------------------------
                                              2.031111   data required time
                                             -2.947306   data arrival time
---------------------------------------------------------------------------------------------
                                              0.916195   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.646615    0.099758    2.947467 v i_sram.sram5/BEN[23] (CF_SRAM_1024x32)
                                              2.947467   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.523672    2.031104   library hold time
                                              2.031104   data required time
---------------------------------------------------------------------------------------------
                                              2.031104   data required time
                                             -2.947467   data arrival time
---------------------------------------------------------------------------------------------
                                              0.916363   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.651997    0.103614    2.947636 v i_sram.sram5/BEN[26] (CF_SRAM_1024x32)
                                              2.947636   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.523217    2.030649   library hold time
                                              2.030649   data required time
---------------------------------------------------------------------------------------------
                                              2.030649   data required time
                                             -2.947636   data arrival time
---------------------------------------------------------------------------------------------
                                              0.916987   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.652604    0.104715    2.948737 v i_sram.sram5/BEN[27] (CF_SRAM_1024x32)
                                              2.948737   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.523166    2.030598   library hold time
                                              2.030598   data required time
---------------------------------------------------------------------------------------------
                                              2.030598   data required time
                                             -2.948737   data arrival time
---------------------------------------------------------------------------------------------
                                              0.918139   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.652956    0.105350    2.949372 v i_sram.sram5/BEN[28] (CF_SRAM_1024x32)
                                              2.949372   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.523136    2.030569   library hold time
                                              2.030569   data required time
---------------------------------------------------------------------------------------------
                                              2.030569   data required time
                                             -2.949372   data arrival time
---------------------------------------------------------------------------------------------
                                              0.918803   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.653221    0.105824    2.949846 v i_sram.sram5/BEN[29] (CF_SRAM_1024x32)
                                              2.949846   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.523114    2.030546   library hold time
                                              2.030546   data required time
---------------------------------------------------------------------------------------------
                                              2.030546   data required time
                                             -2.949846   data arrival time
---------------------------------------------------------------------------------------------
                                              0.919300   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.653398    0.106139    2.950161 v i_sram.sram5/BEN[30] (CF_SRAM_1024x32)
                                              2.950161   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.523099    2.030531   library hold time
                                              2.030531   data required time
---------------------------------------------------------------------------------------------
                                              2.030531   data required time
                                             -2.950161   data arrival time
---------------------------------------------------------------------------------------------
                                              0.919630   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.653497    0.106316    2.950338 v i_sram.sram5/BEN[31] (CF_SRAM_1024x32)
                                              2.950338   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.523091    2.030523   library hold time
                                              2.030523   data required time
---------------------------------------------------------------------------------------------
                                              2.030523   data required time
                                             -2.950338   data arrival time
---------------------------------------------------------------------------------------------
                                              0.919815   slack (MET)


Startpoint: wbs_adr_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002670    0.000000    0.000000    1.000000 ^ wbs_adr_i[14] (in)
                                                         wbs_adr_i[14] (net)
                      0.000022    0.000011    1.000011 ^ input6/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.060189    0.293484    0.376468    1.376479 ^ input6/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net6 (net)
                      0.294105    0.011045    1.387525 ^ _386_/A_N (sky130_fd_sc_hd__and3b_2)
     2    0.031488    0.182538    0.638974    2.026499 v _386_/X (sky130_fd_sc_hd__and3b_2)
                                                         _006_ (net)
                      0.182541    0.001080    2.027579 v _393_/B (sky130_fd_sc_hd__nand2_8)
    33    0.227620    0.581211    0.514665    2.542244 ^ _393_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _011_ (net)
                      0.583575    0.030560    2.572803 ^ _394_/A (sky130_fd_sc_hd__inv_12)
    31    0.209847    0.233080    0.367604    2.940407 v _394_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[1] (net)
                      0.235800    0.019760    2.960167 v i_sram.sram1/EN (CF_SRAM_1024x32)
                                              2.960167   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.490318    1.979663   library hold time
                                              1.979663   data required time
---------------------------------------------------------------------------------------------
                                              1.979663   data required time
                                             -2.960167   data arrival time
---------------------------------------------------------------------------------------------
                                              0.980505   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241234    0.011698    1.378076 v _379_/A (sky130_fd_sc_hd__and3_4)
    11    0.158601    0.359293    0.596434    1.974510 v _379_/X (sky130_fd_sc_hd__and3_4)
                                                         _001_ (net)
                      0.364797    0.035837    2.010347 v _382_/A (sky130_fd_sc_hd__nand2_8)
    33    0.219025    0.564287    0.570778    2.581125 ^ _382_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _004_ (net)
                      0.565700    0.023612    2.604737 ^ _383_/A (sky130_fd_sc_hd__inv_12)
    24    0.207218    0.228341    0.357905    2.962641 v _383_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[5] (net)
                      0.232207    0.023375    2.986016 v i_sram.sram5/EN (CF_SRAM_1024x32)
                                              2.986016   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.490991    1.998423   library hold time
                                              1.998423   data required time
---------------------------------------------------------------------------------------------
                                              1.998423   data required time
                                             -2.986016   data arrival time
---------------------------------------------------------------------------------------------
                                              0.987592   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002679    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000034    0.000017    1.000017 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.149707    0.000064    2.155942 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.544021    0.654645    2.810588 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.545204    0.021221    2.831809 v i_sram.sram0/AD[3] (CF_SRAM_1024x32)
                                              2.831809   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.325162    1.821852   library hold time
                                              1.821852   data required time
---------------------------------------------------------------------------------------------
                                              1.821852   data required time
                                             -2.831809   data arrival time
---------------------------------------------------------------------------------------------
                                              1.009957   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002679    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000034    0.000017    1.000017 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.149707    0.000064    2.155942 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.544021    0.654645    2.810588 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.548592    0.040483    2.851071 v i_sram.sram4/AD[3] (CF_SRAM_1024x32)
                                              2.851071   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.325106    1.838742   library hold time
                                              1.838742   data required time
---------------------------------------------------------------------------------------------
                                              1.838742   data required time
                                             -2.851071   data arrival time
---------------------------------------------------------------------------------------------
                                              1.012329   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002679    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000034    0.000017    1.000017 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.149707    0.000064    2.155942 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.544021    0.654645    2.810588 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.545034    0.019682    2.830270 v i_sram.sram1/AD[3] (CF_SRAM_1024x32)
                                              2.830270   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.325183    1.814528   library hold time
                                              1.814528   data required time
---------------------------------------------------------------------------------------------
                                              1.814528   data required time
                                             -2.830270   data arrival time
---------------------------------------------------------------------------------------------
                                              1.015742   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002679    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000034    0.000017    1.000017 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.149707    0.000064    2.155942 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.544021    0.654645    2.810588 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.548116    0.038417    2.849005 v i_sram.sram5/AD[3] (CF_SRAM_1024x32)
                                              2.849005   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.325127    1.832559   library hold time
                                              1.832559   data required time
---------------------------------------------------------------------------------------------
                                              1.832559   data required time
                                             -2.849005   data arrival time
---------------------------------------------------------------------------------------------
                                              1.016446   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002248    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000023    0.000011    1.000011 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007241    0.149294    1.155329    2.155340 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149294    0.000063    2.155403 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.575814    0.579168    2.734572 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.609747    0.107374    2.841946 v i_sram.sram0/AD[4] (CF_SRAM_1024x32)
                                              2.841946   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.325124    1.821813   library hold time
                                              1.821813   data required time
---------------------------------------------------------------------------------------------
                                              1.821813   data required time
                                             -2.841946   data arrival time
---------------------------------------------------------------------------------------------
                                              1.020133   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002717    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000036    0.000018    1.000018 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007360    0.150351    1.156684    2.156702 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.150351    0.000065    2.156767 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.563310    0.664887    2.821653 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.564366    0.020510    2.842164 v i_sram.sram0/AD[0] (CF_SRAM_1024x32)
                                              2.842164   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.325151    1.821840   library hold time
                                              1.821840   data required time
---------------------------------------------------------------------------------------------
                                              1.821840   data required time
                                             -2.842164   data arrival time
---------------------------------------------------------------------------------------------
                                              1.020323   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002248    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000023    0.000011    1.000011 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007241    0.149294    1.155329    2.155340 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149294    0.000063    2.155403 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.575814    0.579168    2.734572 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.607323    0.103930    2.838502 v i_sram.sram1/AD[4] (CF_SRAM_1024x32)
                                              2.838502   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.325145    1.814491   library hold time
                                              1.814491   data required time
---------------------------------------------------------------------------------------------
                                              1.814491   data required time
                                             -2.838502   data arrival time
---------------------------------------------------------------------------------------------
                                              1.024011   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002717    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000036    0.000018    1.000018 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007360    0.150351    1.156684    2.156702 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.150351    0.000065    2.156767 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.563310    0.664887    2.821653 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.568455    0.043703    2.865356 v i_sram.sram4/AD[0] (CF_SRAM_1024x32)
                                              2.865356   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.325094    1.838730   library hold time
                                              1.838730   data required time
---------------------------------------------------------------------------------------------
                                              1.838730   data required time
                                             -2.865356   data arrival time
---------------------------------------------------------------------------------------------
                                              1.026627   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002717    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000036    0.000018    1.000018 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007360    0.150351    1.156684    2.156702 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.150351    0.000065    2.156767 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.563310    0.664887    2.821653 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.567994    0.041796    2.863449 v i_sram.sram5/AD[0] (CF_SRAM_1024x32)
                                              2.863449   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.325116    1.832548   library hold time
                                              1.832548   data required time
---------------------------------------------------------------------------------------------
                                              1.832548   data required time
                                             -2.863449   data arrival time
---------------------------------------------------------------------------------------------
                                              1.030902   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002717    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000036    0.000018    1.000018 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007360    0.150351    1.156684    2.156702 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.150351    0.000065    2.156767 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.563310    0.664887    2.821653 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.565046    0.026055    2.847708 v i_sram.sram1/AD[0] (CF_SRAM_1024x32)
                                              2.847708   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.325171    1.814516   library hold time
                                              1.814516   data required time
---------------------------------------------------------------------------------------------
                                              1.814516   data required time
                                             -2.847708   data arrival time
---------------------------------------------------------------------------------------------
                                              1.033192   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002669    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000034    0.000017    1.000017 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.149707    0.000064    2.155942 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.617964    0.671288    2.827230 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.619750    0.029159    2.856390 v i_sram.sram0/AD[6] (CF_SRAM_1024x32)
                                              2.856390   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.325118    1.821807   library hold time
                                              1.821807   data required time
---------------------------------------------------------------------------------------------
                                              1.821807   data required time
                                             -2.856390   data arrival time
---------------------------------------------------------------------------------------------
                                              1.034583   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002669    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000034    0.000017    1.000017 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.149707    0.000064    2.155942 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.617964    0.671288    2.827230 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.619328    0.025716    2.852947 v i_sram.sram1/AD[6] (CF_SRAM_1024x32)
                                              2.852947   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.325138    1.814483   library hold time
                                              1.814483   data required time
---------------------------------------------------------------------------------------------
                                              1.814483   data required time
                                             -2.852947   data arrival time
---------------------------------------------------------------------------------------------
                                              1.038463   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002679    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000034    0.000017    1.000017 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.149707    0.000064    2.155942 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.544021    0.654645    2.810588 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.549662    0.044756    2.855344 v i_sram.sram7/AD[3] (CF_SRAM_1024x32)
                                              2.855344   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.325563    1.811086   library hold time
                                              1.811086   data required time
---------------------------------------------------------------------------------------------
                                              1.811086   data required time
                                             -2.855344   data arrival time
---------------------------------------------------------------------------------------------
                                              1.044258   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002679    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000034    0.000017    1.000017 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.149707    0.000064    2.155942 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.544021    0.654645    2.810588 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.549082    0.042496    2.853084 v i_sram.sram6/AD[3] (CF_SRAM_1024x32)
                                              2.853084   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.325573    1.807015   library hold time
                                              1.807015   data required time
---------------------------------------------------------------------------------------------
                                              1.807015   data required time
                                             -2.853084   data arrival time
---------------------------------------------------------------------------------------------
                                              1.046070   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002167    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000022    0.000011    1.000011 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007663    0.153089    1.160124    2.160135 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.153089    0.000087    2.160222 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.603049    0.689847    2.850069 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.605963    0.034749    2.884817 v i_sram.sram4/AD[8] (CF_SRAM_1024x32)
                                              2.884817   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.325072    1.838707   library hold time
                                              1.838707   data required time
---------------------------------------------------------------------------------------------
                                              1.838707   data required time
                                             -2.884817   data arrival time
---------------------------------------------------------------------------------------------
                                              1.046110   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002167    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000022    0.000011    1.000011 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007663    0.153089    1.160124    2.160135 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.153089    0.000087    2.160222 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.603049    0.689847    2.850069 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.605601    0.032634    2.882702 v i_sram.sram5/AD[8] (CF_SRAM_1024x32)
                                              2.882702   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.325093    1.832525   library hold time
                                              1.832525   data required time
---------------------------------------------------------------------------------------------
                                              1.832525   data required time
                                             -2.882702   data arrival time
---------------------------------------------------------------------------------------------
                                              1.050177   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002453    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000027    0.000014    1.000014 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007621    0.152701    1.159644    2.159658 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.152701    0.000080    2.159738 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.592308    0.689401    2.849138 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.596730    0.041667    2.890805 v i_sram.sram4/AD[5] (CF_SRAM_1024x32)
                                              2.890805   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.325077    1.838713   library hold time
                                              1.838713   data required time
---------------------------------------------------------------------------------------------
                                              1.838713   data required time
                                             -2.890805   data arrival time
---------------------------------------------------------------------------------------------
                                              1.052092   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000034    0.000017    1.000017 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.149707    0.000064    2.155942 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.608999    0.694721    2.850663 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.610414    0.024613    2.875276 v i_sram.sram0/AD[1] (CF_SRAM_1024x32)
                                              2.875276   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.325123    1.821813   library hold time
                                              1.821813   data required time
---------------------------------------------------------------------------------------------
                                              1.821813   data required time
                                             -2.875276   data arrival time
---------------------------------------------------------------------------------------------
                                              1.053464   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002679    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000034    0.000017    1.000017 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.149707    0.000064    2.155942 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.544021    0.654645    2.810588 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.546102    0.027822    2.838410 v i_sram.sram3/AD[3] (CF_SRAM_1024x32)
                                              2.838410   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.325615    1.784884   library hold time
                                              1.784884   data required time
---------------------------------------------------------------------------------------------
                                              1.784884   data required time
                                             -2.838410   data arrival time
---------------------------------------------------------------------------------------------
                                              1.053526   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002453    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000027    0.000014    1.000014 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007621    0.152701    1.159644    2.159658 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.152701    0.000080    2.159738 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.592308    0.689401    2.849138 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.594033    0.026581    2.875720 v i_sram.sram0/AD[5] (CF_SRAM_1024x32)
                                              2.875720   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.325133    1.821823   library hold time
                                              1.821823   data required time
---------------------------------------------------------------------------------------------
                                              1.821823   data required time
                                             -2.875720   data arrival time
---------------------------------------------------------------------------------------------
                                              1.053897   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002679    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000034    0.000017    1.000017 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.149707    0.000064    2.155942 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.544021    0.654645    2.810588 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.545821    0.025958    2.836546 v i_sram.sram2/AD[3] (CF_SRAM_1024x32)
                                              2.836546   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.325621    1.781218   library hold time
                                              1.781218   data required time
---------------------------------------------------------------------------------------------
                                              1.781218   data required time
                                             -2.836546   data arrival time
---------------------------------------------------------------------------------------------
                                              1.055328   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002453    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000027    0.000014    1.000014 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007621    0.152701    1.159644    2.159658 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.152701    0.000080    2.159738 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.592308    0.689401    2.849138 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.596134    0.038889    2.888028 v i_sram.sram5/AD[5] (CF_SRAM_1024x32)
                                              2.888028   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.325099    1.832531   library hold time
                                              1.832531   data required time
---------------------------------------------------------------------------------------------
                                              1.832531   data required time
                                             -2.888028   data arrival time
---------------------------------------------------------------------------------------------
                                              1.055497   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002167    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000022    0.000011    1.000011 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007663    0.153089    1.160124    2.160135 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.153089    0.000087    2.160222 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.603049    0.689847    2.850069 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.605036    0.028978    2.879047 v i_sram.sram0/AD[8] (CF_SRAM_1024x32)
                                              2.879047   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.325126    1.821816   library hold time
                                              1.821816   data required time
---------------------------------------------------------------------------------------------
                                              1.821816   data required time
                                             -2.879047   data arrival time
---------------------------------------------------------------------------------------------
                                              1.057231   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002248    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000023    0.000011    1.000011 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007241    0.149294    1.155329    2.155340 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149294    0.000063    2.155403 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.575814    0.579168    2.734572 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.609928    0.107627    2.842198 v i_sram.sram3/AD[4] (CF_SRAM_1024x32)
                                              2.842198   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.325577    1.784846   library hold time
                                              1.784846   data required time
---------------------------------------------------------------------------------------------
                                              1.784846   data required time
                                             -2.842198   data arrival time
---------------------------------------------------------------------------------------------
                                              1.057353   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002730    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000035    0.000017    1.000017 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007291    0.149739    1.155903    2.155920 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.149739    0.000064    2.155984 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.611600    0.698154    2.854137 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.613072    0.025109    2.879246 v i_sram.sram0/AD[2] (CF_SRAM_1024x32)
                                              2.879246   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.325122    1.821811   library hold time
                                              1.821811   data required time
---------------------------------------------------------------------------------------------
                                              1.821811   data required time
                                             -2.879246   data arrival time
---------------------------------------------------------------------------------------------
                                              1.057435   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002453    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000027    0.000014    1.000014 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007621    0.152701    1.159644    2.159658 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.152701    0.000080    2.159738 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.592308    0.689401    2.849138 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.593602    0.023148    2.872286 v i_sram.sram1/AD[5] (CF_SRAM_1024x32)
                                              2.872286   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.325154    1.814499   library hold time
                                              1.814499   data required time
---------------------------------------------------------------------------------------------
                                              1.814499   data required time
                                             -2.872286   data arrival time
---------------------------------------------------------------------------------------------
                                              1.057787   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002248    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000023    0.000011    1.000011 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007241    0.149294    1.155329    2.155340 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149294    0.000063    2.155403 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.575814    0.579168    2.734572 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.608073    0.105007    2.839579 v i_sram.sram2/AD[4] (CF_SRAM_1024x32)
                                              2.839579   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.325583    1.781181   library hold time
                                              1.781181   data required time
---------------------------------------------------------------------------------------------
                                              1.781181   data required time
                                             -2.839579   data arrival time
---------------------------------------------------------------------------------------------
                                              1.058398   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000034    0.000017    1.000017 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.149707    0.000064    2.155942 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.608999    0.694721    2.850663 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.614644    0.047606    2.898269 v i_sram.sram4/AD[1] (CF_SRAM_1024x32)
                                              2.898269   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.325066    1.838702   library hold time
                                              1.838702   data required time
---------------------------------------------------------------------------------------------
                                              1.838702   data required time
                                             -2.898269   data arrival time
---------------------------------------------------------------------------------------------
                                              1.059567   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002717    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000036    0.000018    1.000018 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007360    0.150351    1.156684    2.156702 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.150351    0.000065    2.156767 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.563310    0.664887    2.821653 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.570089    0.049837    2.871490 v i_sram.sram7/AD[0] (CF_SRAM_1024x32)
                                              2.871490   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.325551    1.811074   library hold time
                                              1.811074   data required time
---------------------------------------------------------------------------------------------
                                              1.811074   data required time
                                             -2.871490   data arrival time
---------------------------------------------------------------------------------------------
                                              1.060416   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002730    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000035    0.000017    1.000017 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007291    0.149739    1.155903    2.155920 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.149739    0.000064    2.155984 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.611600    0.698154    2.854137 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.616688    0.045376    2.899513 v i_sram.sram4/AD[2] (CF_SRAM_1024x32)
                                              2.899513   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.325065    1.838701   library hold time
                                              1.838701   data required time
---------------------------------------------------------------------------------------------
                                              1.838701   data required time
                                             -2.899513   data arrival time
---------------------------------------------------------------------------------------------
                                              1.060812   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002167    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000022    0.000011    1.000011 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007663    0.153089    1.160124    2.160135 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.153089    0.000087    2.160222 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.603049    0.689847    2.850069 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.604545    0.025305    2.875374 v i_sram.sram1/AD[8] (CF_SRAM_1024x32)
                                              2.875374   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.325147    1.814492   library hold time
                                              1.814492   data required time
---------------------------------------------------------------------------------------------
                                              1.814492   data required time
                                             -2.875374   data arrival time
---------------------------------------------------------------------------------------------
                                              1.060882   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002717    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000036    0.000018    1.000018 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007360    0.150351    1.156684    2.156702 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.150351    0.000065    2.156767 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.563310    0.664887    2.821653 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.569380    0.047278    2.868931 v i_sram.sram6/AD[0] (CF_SRAM_1024x32)
                                              2.868931   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.325561    1.807002   library hold time
                                              1.807002   data required time
---------------------------------------------------------------------------------------------
                                              1.807002   data required time
                                             -2.868931   data arrival time
---------------------------------------------------------------------------------------------
                                              1.061929   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000034    0.000017    1.000017 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.149707    0.000064    2.155942 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.608999    0.694721    2.850663 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.613950    0.044731    2.895394 v i_sram.sram5/AD[1] (CF_SRAM_1024x32)
                                              2.895394   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.325088    1.832520   library hold time
                                              1.832520   data required time
---------------------------------------------------------------------------------------------
                                              1.832520   data required time
                                             -2.895394   data arrival time
---------------------------------------------------------------------------------------------
                                              1.062874   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000034    0.000017    1.000017 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.149707    0.000064    2.155942 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.608999    0.694721    2.850663 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.610734    0.027145    2.877808 v i_sram.sram1/AD[1] (CF_SRAM_1024x32)
                                              2.877808   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.325143    1.814489   library hold time
                                              1.814489   data required time
---------------------------------------------------------------------------------------------
                                              1.814489   data required time
                                             -2.877808   data arrival time
---------------------------------------------------------------------------------------------
                                              1.063320   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002730    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000035    0.000017    1.000017 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007291    0.149739    1.155903    2.155920 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.149739    0.000064    2.155984 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.611600    0.698154    2.854137 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.616036    0.042512    2.896649 v i_sram.sram5/AD[2] (CF_SRAM_1024x32)
                                              2.896649   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.325087    1.832519   library hold time
                                              1.832519   data required time
---------------------------------------------------------------------------------------------
                                              1.832519   data required time
                                             -2.896649   data arrival time
---------------------------------------------------------------------------------------------
                                              1.064130   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002730    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000035    0.000017    1.000017 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007291    0.149739    1.155903    2.155920 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.149739    0.000064    2.155984 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.611600    0.698154    2.854137 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.613056    0.024979    2.879117 v i_sram.sram1/AD[2] (CF_SRAM_1024x32)
                                              2.879117   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.325142    1.814487   library hold time
                                              1.814487   data required time
---------------------------------------------------------------------------------------------
                                              1.814487   data required time
                                             -2.879117   data arrival time
---------------------------------------------------------------------------------------------
                                              1.064630   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002669    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000034    0.000017    1.000017 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.149707    0.000064    2.155942 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.617964    0.671288    2.827230 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.619659    0.028466    2.855696 v i_sram.sram3/AD[6] (CF_SRAM_1024x32)
                                              2.855696   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.325571    1.784840   library hold time
                                              1.784840   data required time
---------------------------------------------------------------------------------------------
                                              1.784840   data required time
                                             -2.855696   data arrival time
---------------------------------------------------------------------------------------------
                                              1.070856   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002699    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000034    0.000017    1.000017 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007295    0.149776    1.155949    2.155967 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.149776    0.000064    2.156030 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.623751    0.709354    2.865384 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.628483    0.044219    2.909604 v i_sram.sram4/AD[7] (CF_SRAM_1024x32)
                                              2.909604   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.325058    1.838694   library hold time
                                              1.838694   data required time
---------------------------------------------------------------------------------------------
                                              1.838694   data required time
                                             -2.909604   data arrival time
---------------------------------------------------------------------------------------------
                                              1.070910   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002669    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000034    0.000017    1.000017 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.149707    0.000064    2.155942 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.617964    0.671288    2.827230 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.619282    0.025305    2.852536 v i_sram.sram2/AD[6] (CF_SRAM_1024x32)
                                              2.852536   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.325577    1.781174   library hold time
                                              1.781174   data required time
---------------------------------------------------------------------------------------------
                                              1.781174   data required time
                                             -2.852536   data arrival time
---------------------------------------------------------------------------------------------
                                              1.071362   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002717    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000036    0.000018    1.000018 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007360    0.150351    1.156684    2.156702 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.150351    0.000065    2.156767 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.563310    0.664887    2.821653 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.566681    0.035754    2.857407 v i_sram.sram3/AD[0] (CF_SRAM_1024x32)
                                              2.857407   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.325603    1.784872   library hold time
                                              1.784872   data required time
---------------------------------------------------------------------------------------------
                                              1.784872   data required time
                                             -2.857407   data arrival time
---------------------------------------------------------------------------------------------
                                              1.072535   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002717    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000036    0.000018    1.000018 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007360    0.150351    1.156684    2.156702 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.150351    0.000065    2.156767 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.563310    0.664887    2.821653 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.566091    0.032629    2.854282 v i_sram.sram2/AD[0] (CF_SRAM_1024x32)
                                              2.854282   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.325609    1.781206   library hold time
                                              1.781206   data required time
---------------------------------------------------------------------------------------------
                                              1.781206   data required time
                                             -2.854282   data arrival time
---------------------------------------------------------------------------------------------
                                              1.073076   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002699    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000034    0.000017    1.000017 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007295    0.149776    1.155949    2.155967 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.149776    0.000064    2.156030 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.623751    0.709354    2.865384 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.627796    0.041034    2.906419 v i_sram.sram5/AD[7] (CF_SRAM_1024x32)
                                              2.906419   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.325080    1.832512   library hold time
                                              1.832512   data required time
---------------------------------------------------------------------------------------------
                                              1.832512   data required time
                                             -2.906419   data arrival time
---------------------------------------------------------------------------------------------
                                              1.073907   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002699    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000034    0.000017    1.000017 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007295    0.149776    1.155949    2.155967 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.149776    0.000064    2.156030 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.623751    0.709354    2.865384 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.626054    0.031366    2.896750 v i_sram.sram0/AD[7] (CF_SRAM_1024x32)
                                              2.896750   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.325114    1.821803   library hold time
                                              1.821803   data required time
---------------------------------------------------------------------------------------------
                                              1.821803   data required time
                                             -2.896750   data arrival time
---------------------------------------------------------------------------------------------
                                              1.074947   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001800    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000013    0.000007    1.000007 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007137    0.153850    1.154173    2.154180 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.153850    0.000028    2.154208 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.635674    0.722081    2.876290 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.639207    0.038782    2.915071 v i_sram.sram4/AD[9] (CF_SRAM_1024x32)
                                              2.915071   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.325052    1.838687   library hold time
                                              1.838687   data required time
---------------------------------------------------------------------------------------------
                                              1.838687   data required time
                                             -2.915071   data arrival time
---------------------------------------------------------------------------------------------
                                              1.076384   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002699    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000034    0.000017    1.000017 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007295    0.149776    1.155949    2.155967 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.149776    0.000064    2.156030 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.623751    0.709354    2.865384 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.625505    0.027532    2.892917 v i_sram.sram1/AD[7] (CF_SRAM_1024x32)
                                              2.892917   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.325134    1.814480   library hold time
                                              1.814480   data required time
---------------------------------------------------------------------------------------------
                                              1.814480   data required time
                                             -2.892917   data arrival time
---------------------------------------------------------------------------------------------
                                              1.078437   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001800    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000013    0.000007    1.000007 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007137    0.153850    1.154173    2.154180 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.153850    0.000028    2.154208 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.635674    0.722081    2.876290 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.639109    0.038265    2.914554 v i_sram.sram5/AD[9] (CF_SRAM_1024x32)
                                              2.914554   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.325073    1.832505   library hold time
                                              1.832505   data required time
---------------------------------------------------------------------------------------------
                                              1.832505   data required time
                                             -2.914554   data arrival time
---------------------------------------------------------------------------------------------
                                              1.082049   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002453    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000027    0.000014    1.000014 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007621    0.152701    1.159644    2.159658 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.152701    0.000080    2.159738 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.592308    0.689401    2.849138 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.597987    0.046947    2.896085 v i_sram.sram7/AD[5] (CF_SRAM_1024x32)
                                              2.896085   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.325534    1.811057   library hold time
                                              1.811057   data required time
---------------------------------------------------------------------------------------------
                                              1.811057   data required time
                                             -2.896085   data arrival time
---------------------------------------------------------------------------------------------
                                              1.085028   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002453    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000027    0.000014    1.000014 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007621    0.152701    1.159644    2.159658 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.152701    0.000080    2.159738 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.592308    0.689401    2.849138 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.597325    0.044250    2.893389 v i_sram.sram6/AD[5] (CF_SRAM_1024x32)
                                              2.893389   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.325544    1.806986   library hold time
                                              1.806986   data required time
---------------------------------------------------------------------------------------------
                                              1.806986   data required time
                                             -2.893389   data arrival time
---------------------------------------------------------------------------------------------
                                              1.086403   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002248    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000023    0.000011    1.000011 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007241    0.149294    1.155329    2.155340 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149294    0.000063    2.155403 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.575814    0.579168    2.734572 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.682242    0.190752    2.925324 v i_sram.sram4/AD[4] (CF_SRAM_1024x32)
                                              2.925324   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.325026    1.838661   library hold time
                                              1.838661   data required time
---------------------------------------------------------------------------------------------
                                              1.838661   data required time
                                             -2.925324   data arrival time
---------------------------------------------------------------------------------------------
                                              1.086662   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001800    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000013    0.000007    1.000007 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007137    0.153850    1.154173    2.154180 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.153850    0.000028    2.154208 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.635674    0.722081    2.876290 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.638080    0.032276    2.908566 v i_sram.sram0/AD[9] (CF_SRAM_1024x32)
                                              2.908566   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.325107    1.821796   library hold time
                                              1.821796   data required time
---------------------------------------------------------------------------------------------
                                              1.821796   data required time
                                             -2.908566   data arrival time
---------------------------------------------------------------------------------------------
                                              1.086770   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001800    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000013    0.000007    1.000007 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007137    0.153850    1.154173    2.154180 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.153850    0.000028    2.154208 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.635674    0.722081    2.876290 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.637289    0.026652    2.902941 v i_sram.sram1/AD[9] (CF_SRAM_1024x32)
                                              2.902941   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.325127    1.814473   library hold time
                                              1.814473   data required time
---------------------------------------------------------------------------------------------
                                              1.814473   data required time
                                             -2.902941   data arrival time
---------------------------------------------------------------------------------------------
                                              1.088469   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002248    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000023    0.000011    1.000011 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007241    0.149294    1.155329    2.155340 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149294    0.000063    2.155403 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.575814    0.579168    2.734572 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.680022    0.188499    2.923070 v i_sram.sram5/AD[4] (CF_SRAM_1024x32)
                                              2.923070   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.325048    1.832480   library hold time
                                              1.832480   data required time
---------------------------------------------------------------------------------------------
                                              1.832480   data required time
                                             -2.923070   data arrival time
---------------------------------------------------------------------------------------------
                                              1.090590   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002453    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000027    0.000014    1.000014 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007621    0.152701    1.159644    2.159658 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.152701    0.000080    2.159738 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.592308    0.689401    2.849138 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.594420    0.029294    2.878432 v i_sram.sram3/AD[5] (CF_SRAM_1024x32)
                                              2.878432   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.325586    1.784855   library hold time
                                              1.784855   data required time
---------------------------------------------------------------------------------------------
                                              1.784855   data required time
                                             -2.878432   data arrival time
---------------------------------------------------------------------------------------------
                                              1.093577   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000034    0.000017    1.000017 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.149707    0.000064    2.155942 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.608999    0.694721    2.850663 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.616444    0.054311    2.904974 v i_sram.sram7/AD[1] (CF_SRAM_1024x32)
                                              2.904974   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.325523    1.811046   library hold time
                                              1.811046   data required time
---------------------------------------------------------------------------------------------
                                              1.811046   data required time
                                             -2.904974   data arrival time
---------------------------------------------------------------------------------------------
                                              1.093928   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002453    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000027    0.000014    1.000014 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007621    0.152701    1.159644    2.159658 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.152701    0.000080    2.159738 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.592308    0.689401    2.849138 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.593966    0.026086    2.875224 v i_sram.sram2/AD[5] (CF_SRAM_1024x32)
                                              2.875224   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.325592    1.781189   library hold time
                                              1.781189   data required time
---------------------------------------------------------------------------------------------
                                              1.781189   data required time
                                             -2.875224   data arrival time
---------------------------------------------------------------------------------------------
                                              1.094035   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002730    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000035    0.000017    1.000017 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007291    0.149739    1.155903    2.155920 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.149739    0.000064    2.155984 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.611600    0.698154    2.854137 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.618276    0.051642    2.905780 v i_sram.sram7/AD[2] (CF_SRAM_1024x32)
                                              2.905780   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.325522    1.811045   library hold time
                                              1.811045   data required time
---------------------------------------------------------------------------------------------
                                              1.811045   data required time
                                             -2.905780   data arrival time
---------------------------------------------------------------------------------------------
                                              1.094735   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000034    0.000017    1.000017 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.149707    0.000064    2.155942 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.608999    0.694721    2.850663 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.615579    0.051206    2.901870 v i_sram.sram6/AD[1] (CF_SRAM_1024x32)
                                              2.901870   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.325533    1.806975   library hold time
                                              1.806975   data required time
---------------------------------------------------------------------------------------------
                                              1.806975   data required time
                                             -2.901870   data arrival time
---------------------------------------------------------------------------------------------
                                              1.094895   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002730    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000035    0.000017    1.000017 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007291    0.149739    1.155903    2.155920 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.149739    0.000064    2.155984 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.611600    0.698154    2.854137 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.617522    0.048776    2.902913 v i_sram.sram6/AD[2] (CF_SRAM_1024x32)
                                              2.902913   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.325532    1.806973   library hold time
                                              1.806973   data required time
---------------------------------------------------------------------------------------------
                                              1.806973   data required time
                                             -2.902913   data arrival time
---------------------------------------------------------------------------------------------
                                              1.095940   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002116    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000019    0.000009    1.000009 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002131    0.102208    1.084186    2.084195 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.102208    0.000008    2.084203 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039745    0.156367    0.353955    2.438158 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.156373    0.001162    2.439320 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.605935    0.589684    0.452783    2.892103 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.591358    0.027031    2.919134 ^ i_sram.sram0/R_WB (CF_SRAM_1024x32)
                                              2.919134   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.325372    1.822062   library hold time
                                              1.822062   data required time
---------------------------------------------------------------------------------------------
                                              1.822062   data required time
                                             -2.919134   data arrival time
---------------------------------------------------------------------------------------------
                                              1.097073   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002167    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000022    0.000011    1.000011 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007663    0.153089    1.160124    2.160135 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.153089    0.000087    2.160222 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.603049    0.689847    2.850069 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.605285    0.030656    2.880724 v i_sram.sram2/AD[8] (CF_SRAM_1024x32)
                                              2.880724   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.325585    1.781182   library hold time
                                              1.781182   data required time
---------------------------------------------------------------------------------------------
                                              1.781182   data required time
                                             -2.880724   data arrival time
---------------------------------------------------------------------------------------------
                                              1.099542   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002167    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000022    0.000011    1.000011 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007663    0.153089    1.160124    2.160135 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.153089    0.000087    2.160222 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.603049    0.689847    2.850069 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.606024    0.035091    2.885159 v i_sram.sram3/AD[8] (CF_SRAM_1024x32)
                                              2.885159   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.325580    1.784848   library hold time
                                              1.784848   data required time
---------------------------------------------------------------------------------------------
                                              1.784848   data required time
                                             -2.885159   data arrival time
---------------------------------------------------------------------------------------------
                                              1.100311   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000034    0.000017    1.000017 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.149707    0.000064    2.155942 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.608999    0.694721    2.850663 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.612193    0.036327    2.886991 v i_sram.sram3/AD[1] (CF_SRAM_1024x32)
                                              2.886991   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.325576    1.784844   library hold time
                                              1.784844   data required time
---------------------------------------------------------------------------------------------
                                              1.784844   data required time
                                             -2.886991   data arrival time
---------------------------------------------------------------------------------------------
                                              1.102146   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000034    0.000017    1.000017 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.149707    0.000064    2.155942 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.608999    0.694721    2.850663 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.611670    0.033364    2.884027 v i_sram.sram2/AD[1] (CF_SRAM_1024x32)
                                              2.884027   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.325581    1.781179   library hold time
                                              1.781179   data required time
---------------------------------------------------------------------------------------------
                                              1.781179   data required time
                                             -2.884027   data arrival time
---------------------------------------------------------------------------------------------
                                              1.102849   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002699    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000034    0.000017    1.000017 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007295    0.149776    1.155949    2.155967 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.149776    0.000064    2.156030 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.623751    0.709354    2.865384 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.629609    0.048957    2.914342 v i_sram.sram7/AD[7] (CF_SRAM_1024x32)
                                              2.914342   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.325515    1.811038   library hold time
                                              1.811038   data required time
---------------------------------------------------------------------------------------------
                                              1.811038   data required time
                                             -2.914342   data arrival time
---------------------------------------------------------------------------------------------
                                              1.103303   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002699    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000034    0.000017    1.000017 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007295    0.149776    1.155949    2.155967 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.149776    0.000064    2.156030 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.623751    0.709354    2.865384 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.628858    0.045857    2.911242 v i_sram.sram6/AD[7] (CF_SRAM_1024x32)
                                              2.911242   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.325525    1.806967   library hold time
                                              1.806967   data required time
---------------------------------------------------------------------------------------------
                                              1.806967   data required time
                                             -2.911242   data arrival time
---------------------------------------------------------------------------------------------
                                              1.104275   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002730    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000035    0.000017    1.000017 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007291    0.149739    1.155903    2.155920 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.149739    0.000064    2.155984 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.611600    0.698154    2.854137 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.614561    0.035081    2.889218 v i_sram.sram3/AD[2] (CF_SRAM_1024x32)
                                              2.889218   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.325574    1.784843   library hold time
                                              1.784843   data required time
---------------------------------------------------------------------------------------------
                                              1.784843   data required time
                                             -2.889218   data arrival time
---------------------------------------------------------------------------------------------
                                              1.104375   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002730    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000035    0.000017    1.000017 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007291    0.149739    1.155903    2.155920 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.149739    0.000064    2.155984 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.611600    0.698154    2.854137 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.614029    0.031918    2.886056 v i_sram.sram2/AD[2] (CF_SRAM_1024x32)
                                              2.886056   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.325580    1.781177   library hold time
                                              1.781177   data required time
---------------------------------------------------------------------------------------------
                                              1.781177   data required time
                                             -2.886056   data arrival time
---------------------------------------------------------------------------------------------
                                              1.104879   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001800    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000013    0.000007    1.000007 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007137    0.153850    1.154173    2.154180 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.153850    0.000028    2.154208 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.635674    0.722081    2.876290 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.639491    0.040243    2.916532 v i_sram.sram7/AD[9] (CF_SRAM_1024x32)
                                              2.916532   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.325509    1.811032   library hold time
                                              1.811032   data required time
---------------------------------------------------------------------------------------------
                                              1.811032   data required time
                                             -2.916532   data arrival time
---------------------------------------------------------------------------------------------
                                              1.105500   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002116    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000019    0.000009    1.000009 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002131    0.102208    1.084186    2.084195 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.102208    0.000008    2.084203 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039745    0.156367    0.353955    2.438158 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.156373    0.001162    2.439320 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.605935    0.589684    0.452783    2.892103 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.596822    0.053192    2.945295 ^ i_sram.sram4/R_WB (CF_SRAM_1024x32)
                                              2.945295   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.325329    1.838964   library hold time
                                              1.838964   data required time
---------------------------------------------------------------------------------------------
                                              1.838964   data required time
                                             -2.945295   data arrival time
---------------------------------------------------------------------------------------------
                                              1.106331   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001800    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000013    0.000007    1.000007 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007137    0.153850    1.154173    2.154180 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.153850    0.000028    2.154208 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.635674    0.722081    2.876290 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.638960    0.037463    2.913752 v i_sram.sram6/AD[9] (CF_SRAM_1024x32)
                                              2.913752   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.325519    1.806961   library hold time
                                              1.806961   data required time
---------------------------------------------------------------------------------------------
                                              1.806961   data required time
                                             -2.913752   data arrival time
---------------------------------------------------------------------------------------------
                                              1.106792   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002699    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000034    0.000017    1.000017 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007295    0.149776    1.155949    2.155967 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.149776    0.000064    2.156030 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.623751    0.709354    2.865384 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.625217    0.025252    2.890637 v i_sram.sram2/AD[7] (CF_SRAM_1024x32)
                                              2.890637   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.325573    1.781170   library hold time
                                              1.781170   data required time
---------------------------------------------------------------------------------------------
                                              1.781170   data required time
                                             -2.890637   data arrival time
---------------------------------------------------------------------------------------------
                                              1.109467   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002699    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000034    0.000017    1.000017 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007295    0.149776    1.155949    2.155967 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.149776    0.000064    2.156030 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.623751    0.709354    2.865384 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.625733    0.029196    2.894580 v i_sram.sram3/AD[7] (CF_SRAM_1024x32)
                                              2.894580   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.325568    1.784836   library hold time
                                              1.784836   data required time
---------------------------------------------------------------------------------------------
                                              1.784836   data required time
                                             -2.894580   data arrival time
---------------------------------------------------------------------------------------------
                                              1.109744   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002669    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000034    0.000017    1.000017 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.149707    0.000064    2.155942 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.617964    0.671288    2.827230 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.661127    0.126195    2.953426 v i_sram.sram4/AD[6] (CF_SRAM_1024x32)
                                              2.953426   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.325039    1.838674   library hold time
                                              1.838674   data required time
---------------------------------------------------------------------------------------------
                                              1.838674   data required time
                                             -2.953426   data arrival time
---------------------------------------------------------------------------------------------
                                              1.114752   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002669    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000034    0.000017    1.000017 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.149707    0.000064    2.155942 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.617964    0.671288    2.827230 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.659005    0.123105    2.950335 v i_sram.sram5/AD[6] (CF_SRAM_1024x32)
                                              2.950335   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.325061    1.832493   library hold time
                                              1.832493   data required time
---------------------------------------------------------------------------------------------
                                              1.832493   data required time
                                             -2.950335   data arrival time
---------------------------------------------------------------------------------------------
                                              1.117842   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002248    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000023    0.000011    1.000011 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007241    0.149294    1.155329    2.155340 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149294    0.000063    2.155403 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.575814    0.579168    2.734572 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.686969    0.195507    2.930079 v i_sram.sram7/AD[4] (CF_SRAM_1024x32)
                                              2.930079   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.325481    1.811004   library hold time
                                              1.811004   data required time
---------------------------------------------------------------------------------------------
                                              1.811004   data required time
                                             -2.930079   data arrival time
---------------------------------------------------------------------------------------------
                                              1.119075   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002167    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000022    0.000011    1.000011 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007663    0.153089    1.160124    2.160135 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.153089    0.000087    2.160222 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.603049    0.689847    2.850069 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.620609    0.081642    2.931711 v i_sram.sram7/AD[8] (CF_SRAM_1024x32)
                                              2.931711   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.325521    1.811044   library hold time
                                              1.811044   data required time
---------------------------------------------------------------------------------------------
                                              1.811044   data required time
                                             -2.931711   data arrival time
---------------------------------------------------------------------------------------------
                                              1.120667   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002248    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000023    0.000011    1.000011 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007241    0.149294    1.155329    2.155340 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.149294    0.000063    2.155403 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.575814    0.579168    2.734572 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.684780    0.193312    2.927883 v i_sram.sram6/AD[4] (CF_SRAM_1024x32)
                                              2.927883   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.325492    1.806933   library hold time
                                              1.806933   data required time
---------------------------------------------------------------------------------------------
                                              1.806933   data required time
                                             -2.927883   data arrival time
---------------------------------------------------------------------------------------------
                                              1.120950   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002167    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000022    0.000011    1.000011 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007663    0.153089    1.160124    2.160135 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.153089    0.000087    2.160222 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.603049    0.689847    2.850069 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.619518    0.079130    2.929198 v i_sram.sram6/AD[8] (CF_SRAM_1024x32)
                                              2.929198   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.325531    1.806972   library hold time
                                              1.806972   data required time
---------------------------------------------------------------------------------------------
                                              1.806972   data required time
                                             -2.929198   data arrival time
---------------------------------------------------------------------------------------------
                                              1.122226   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001800    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000013    0.000007    1.000007 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007137    0.153850    1.154173    2.154180 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.153850    0.000028    2.154208 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.635674    0.722081    2.876290 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.637904    0.031125    2.907415 v i_sram.sram3/AD[9] (CF_SRAM_1024x32)
                                              2.907415   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.325560    1.784829   library hold time
                                              1.784829   data required time
---------------------------------------------------------------------------------------------
                                              1.784829   data required time
                                             -2.907415   data arrival time
---------------------------------------------------------------------------------------------
                                              1.122586   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001800    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000013    0.000007    1.000007 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007137    0.153850    1.154173    2.154180 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.153850    0.000028    2.154208 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.635674    0.722081    2.876290 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.637452    0.027919    2.904209 v i_sram.sram2/AD[9] (CF_SRAM_1024x32)
                                              2.904209   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.325566    1.781163   library hold time
                                              1.781163   data required time
---------------------------------------------------------------------------------------------
                                              1.781163   data required time
                                             -2.904209   data arrival time
---------------------------------------------------------------------------------------------
                                              1.123046   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002116    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000019    0.000009    1.000009 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002131    0.102208    1.084186    2.084195 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.102208    0.000008    2.084203 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039745    0.156367    0.353955    2.438158 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.156373    0.001162    2.439320 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.605935    0.589684    0.452783    2.892103 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.609537    0.085532    2.977635 ^ i_sram.sram5/R_WB (CF_SRAM_1024x32)
                                              2.977635   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.325375    1.832808   library hold time
                                              1.832808   data required time
---------------------------------------------------------------------------------------------
                                              1.832808   data required time
                                             -2.977635   data arrival time
---------------------------------------------------------------------------------------------
                                              1.144828   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002669    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000034    0.000017    1.000017 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.149707    0.000064    2.155942 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.617964    0.671288    2.827230 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.664620    0.131142    2.958372 v i_sram.sram7/AD[6] (CF_SRAM_1024x32)
                                              2.958372   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.325494    1.811017   library hold time
                                              1.811017   data required time
---------------------------------------------------------------------------------------------
                                              1.811017   data required time
                                             -2.958372   data arrival time
---------------------------------------------------------------------------------------------
                                              1.147355   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002669    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000034    0.000017    1.000017 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.149707    0.000064    2.155942 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.617964    0.671288    2.827230 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.662486    0.128139    2.955369 v i_sram.sram6/AD[6] (CF_SRAM_1024x32)
                                              2.955369   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.325505    1.806946   library hold time
                                              1.806946   data required time
---------------------------------------------------------------------------------------------
                                              1.806946   data required time
                                             -2.955369   data arrival time
---------------------------------------------------------------------------------------------
                                              1.148423   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002116    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000019    0.000009    1.000009 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002131    0.102208    1.084186    2.084195 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.102208    0.000008    2.084203 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039745    0.156367    0.353955    2.438158 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.156373    0.001162    2.439320 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.605935    0.589684    0.452783    2.892103 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.604432    0.074388    2.966491 ^ i_sram.sram1/R_WB (CF_SRAM_1024x32)
                                              2.966491   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.325419    1.814764   library hold time
                                              1.814764   data required time
---------------------------------------------------------------------------------------------
                                              1.814764   data required time
                                             -2.966491   data arrival time
---------------------------------------------------------------------------------------------
                                              1.151728   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.007570    0.000000    0.000000    1.000000 ^ wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000064    0.000032    1.000032 ^ input5/A (sky130_fd_sc_hd__buf_8)
     7    0.151253    0.378220    0.370495    1.370528 ^ input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.378556    0.009316    1.379843 ^ _384_/B (sky130_fd_sc_hd__or3_4)
    33    0.269278    1.217684    1.146964    2.526807 ^ _384_/X (sky130_fd_sc_hd__or3_4)
                                                         _005_ (net)
                      1.219005    0.033783    2.560591 ^ _385_/A (sky130_fd_sc_hd__inv_16)
    33    0.312873    0.379525    0.551018    3.111609 v _385_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[4] (net)
                      0.389078    0.047472    3.159081 v i_sram.sram4/EN (CF_SRAM_1024x32)
                                              3.159081   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.491256    2.004892   library hold time
                                              2.004892   data required time
---------------------------------------------------------------------------------------------
                                              2.004892   data required time
                                             -3.159081   data arrival time
---------------------------------------------------------------------------------------------
                                              1.154189   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002116    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000019    0.000009    1.000009 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002131    0.102208    1.084186    2.084195 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.102208    0.000008    2.084203 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039745    0.156367    0.353955    2.438158 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.156373    0.001162    2.439320 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.605935    0.589684    0.452783    2.892103 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.612925    0.092165    2.984268 ^ i_sram.sram7/R_WB (CF_SRAM_1024x32)
                                              2.984268   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.325819    1.811342   library hold time
                                              1.811342   data required time
---------------------------------------------------------------------------------------------
                                              1.811342   data required time
                                             -2.984268   data arrival time
---------------------------------------------------------------------------------------------
                                              1.172926   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002116    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000019    0.000009    1.000009 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002131    0.102208    1.084186    2.084195 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.102208    0.000008    2.084203 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039745    0.156367    0.353955    2.438158 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.156373    0.001162    2.439320 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.605935    0.589684    0.452783    2.892103 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.611783    0.089980    2.982084 ^ i_sram.sram6/R_WB (CF_SRAM_1024x32)
                                              2.982084   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.325826    1.807268   library hold time
                                              1.807268   data required time
---------------------------------------------------------------------------------------------
                                              1.807268   data required time
                                             -2.982084   data arrival time
---------------------------------------------------------------------------------------------
                                              1.174816   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002116    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000019    0.000009    1.000009 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002131    0.102208    1.084186    2.084195 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.102208    0.000008    2.084203 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039745    0.156367    0.353955    2.438158 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.156373    0.001162    2.439320 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.605935    0.589684    0.452783    2.892103 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.608319    0.083013    2.975116 ^ i_sram.sram3/R_WB (CF_SRAM_1024x32)
                                              2.975116   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.325860    1.785128   library hold time
                                              1.785128   data required time
---------------------------------------------------------------------------------------------
                                              1.785128   data required time
                                             -2.975116   data arrival time
---------------------------------------------------------------------------------------------
                                              1.189988   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002116    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000019    0.000009    1.000009 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002131    0.102208    1.084186    2.084195 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.102208    0.000008    2.084203 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039745    0.156367    0.353955    2.438158 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.156373    0.001162    2.439320 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.605935    0.589684    0.452783    2.892103 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.606948    0.080080    2.972184 ^ i_sram.sram2/R_WB (CF_SRAM_1024x32)
                                              2.972184   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.325862    1.781459   library hold time
                                              1.781459   data required time
---------------------------------------------------------------------------------------------
                                              1.781459   data required time
                                             -2.972184   data arrival time
---------------------------------------------------------------------------------------------
                                              1.190724   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.007570    0.000000    0.000000    1.000000 ^ wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000064    0.000032    1.000032 ^ input5/A (sky130_fd_sc_hd__buf_8)
     7    0.151253    0.378220    0.370495    1.370528 ^ input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.378319    0.005124    1.375652 ^ _395_/B (sky130_fd_sc_hd__or3_4)
    33    0.284874    1.284410    1.208436    2.584088 ^ _395_/X (sky130_fd_sc_hd__or3_4)
                                                         _012_ (net)
                      1.285795    0.035284    2.619372 ^ _396_/A (sky130_fd_sc_hd__inv_16)
    33    0.252895    0.356932    0.532028    3.151400 v _396_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[0] (net)
                      0.361603    0.033338    3.184738 v i_sram.sram0/EN (CF_SRAM_1024x32)
                                              3.184738   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.990868    0.089385    1.246689 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.496689   clock uncertainty
                                  0.000000    1.496689   clock reconvergence pessimism
                                  0.490573    1.987262   library hold time
                                              1.987262   data required time
---------------------------------------------------------------------------------------------
                                              1.987262   data required time
                                             -3.184738   data arrival time
---------------------------------------------------------------------------------------------
                                              1.197476   slack (MET)


Startpoint: wbs_adr_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002670    0.000000    0.000000    1.000000 ^ wbs_adr_i[14] (in)
                                                         wbs_adr_i[14] (net)
                      0.000022    0.000011    1.000011 ^ input6/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.060189    0.293484    0.376468    1.376479 ^ input6/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net6 (net)
                      0.294063    0.010685    1.387164 ^ _387_/A_N (sky130_fd_sc_hd__nand2b_1)
     2    0.014240    0.242514    0.383679    1.770843 ^ _387_/Y (sky130_fd_sc_hd__nand2b_1)
                                                         _007_ (net)
                      0.242514    0.000579    1.771421 ^ _391_/A (sky130_fd_sc_hd__or2_4)
    33    0.210054    0.970256    0.926638    2.698059 ^ _391_/X (sky130_fd_sc_hd__or2_4)
                                                         _010_ (net)
                      0.970523    0.013647    2.711706 ^ _392_/A (sky130_fd_sc_hd__inv_16)
    31    0.239277    0.296712    0.442716    3.154422 v _392_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[2] (net)
                      0.313014    0.056724    3.211147 v i_sram.sram2/EN (CF_SRAM_1024x32)
                                              3.211147   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.484797    1.940395   library hold time
                                              1.940395   data required time
---------------------------------------------------------------------------------------------
                                              1.940395   data required time
                                             -3.211147   data arrival time
---------------------------------------------------------------------------------------------
                                              1.270752   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.006969    0.000000    0.000000    1.000000 v wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000059    0.000030    1.000030 v input5/A (sky130_fd_sc_hd__buf_8)
     7    0.149040    0.189381    0.308030    1.308060 v input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.189951    0.008487    1.316547 v _423_/B (sky130_fd_sc_hd__and3_4)
     2    0.034399    0.110041    0.434180    1.750727 v _423_/X (sky130_fd_sc_hd__and3_4)
                                                         i_sram.sram_cs[7] (net)
                      0.110272    0.004393    1.755119 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.062493    0.596779    1.623997    3.379116 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.596786    0.003006    3.382123 v i_sram.sram7/EN (CF_SRAM_1024x32)
                                              3.382123   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.485492    1.971016   library hold time
                                              1.971016   data required time
---------------------------------------------------------------------------------------------
                                              1.971016   data required time
                                             -3.382123   data arrival time
---------------------------------------------------------------------------------------------
                                              1.411107   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.549163    0.023643    3.487995 v i_sram.sram1/BEN[7] (CF_SRAM_1024x32)
                                              3.487995   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.531940    2.021286   library hold time
                                              2.021286   data required time
---------------------------------------------------------------------------------------------
                                              2.021286   data required time
                                             -3.487995   data arrival time
---------------------------------------------------------------------------------------------
                                              1.466710   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.549659    0.027315    3.491667 v i_sram.sram1/BEN[6] (CF_SRAM_1024x32)
                                              3.491667   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.531898    2.021244   library hold time
                                              2.021244   data required time
---------------------------------------------------------------------------------------------
                                              2.021244   data required time
                                             -3.491667   data arrival time
---------------------------------------------------------------------------------------------
                                              1.470424   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.550289    0.031277    3.495629 v i_sram.sram1/BEN[5] (CF_SRAM_1024x32)
                                              3.495629   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.531845    2.021190   library hold time
                                              2.021190   data required time
---------------------------------------------------------------------------------------------
                                              2.021190   data required time
                                             -3.495629   data arrival time
---------------------------------------------------------------------------------------------
                                              1.474439   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.546849    0.053878    3.503771 v i_sram.sram1/BEN[15] (CF_SRAM_1024x32)
                                              3.503771   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.532136    2.021481   library hold time
                                              2.021481   data required time
---------------------------------------------------------------------------------------------
                                              2.021481   data required time
                                             -3.503771   data arrival time
---------------------------------------------------------------------------------------------
                                              1.482290   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547072    0.054552    3.504444 v i_sram.sram1/BEN[14] (CF_SRAM_1024x32)
                                              3.504444   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.532117    2.021462   library hold time
                                              2.021462   data required time
---------------------------------------------------------------------------------------------
                                              2.021462   data required time
                                             -3.504444   data arrival time
---------------------------------------------------------------------------------------------
                                              1.482982   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547233    0.055032    3.504924 v i_sram.sram1/BEN[13] (CF_SRAM_1024x32)
                                              3.504924   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.532103    2.021448   library hold time
                                              2.021448   data required time
---------------------------------------------------------------------------------------------
                                              2.021448   data required time
                                             -3.504924   data arrival time
---------------------------------------------------------------------------------------------
                                              1.483476   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.554052    0.072220    3.522112 v i_sram.sram2/BEN[15] (CF_SRAM_1024x32)
                                              3.522112   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.531886    1.987483   library hold time
                                              1.987483   data required time
---------------------------------------------------------------------------------------------
                                              1.987483   data required time
                                             -3.522112   data arrival time
---------------------------------------------------------------------------------------------
                                              1.534629   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.557375    0.058344    3.522696 v i_sram.sram2/BEN[5] (CF_SRAM_1024x32)
                                              3.522696   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.531605    1.987202   library hold time
                                              1.987202   data required time
---------------------------------------------------------------------------------------------
                                              1.987202   data required time
                                             -3.522696   data arrival time
---------------------------------------------------------------------------------------------
                                              1.535494   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.557424    0.058485    3.522837 v i_sram.sram2/BEN[4] (CF_SRAM_1024x32)
                                              3.522837   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.531601    1.987198   library hold time
                                              1.987198   data required time
---------------------------------------------------------------------------------------------
                                              1.987198   data required time
                                             -3.522837   data arrival time
---------------------------------------------------------------------------------------------
                                              1.535638   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.557534    0.058796    3.523148 v i_sram.sram2/BEN[6] (CF_SRAM_1024x32)
                                              3.523148   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.531592    1.987189   library hold time
                                              1.987189   data required time
---------------------------------------------------------------------------------------------
                                              1.987189   data required time
                                             -3.523148   data arrival time
---------------------------------------------------------------------------------------------
                                              1.535959   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.554654    0.073531    3.523422 v i_sram.sram2/BEN[14] (CF_SRAM_1024x32)
                                              3.523422   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.531835    1.987432   library hold time
                                              1.987432   data required time
---------------------------------------------------------------------------------------------
                                              1.987432   data required time
                                             -3.523422   data arrival time
---------------------------------------------------------------------------------------------
                                              1.535990   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.557594    0.058963    3.523315 v i_sram.sram2/BEN[7] (CF_SRAM_1024x32)
                                              3.523315   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.531587    1.987184   library hold time
                                              1.987184   data required time
---------------------------------------------------------------------------------------------
                                              1.987184   data required time
                                             -3.523315   data arrival time
---------------------------------------------------------------------------------------------
                                              1.536131   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.557649    0.059119    3.523471 v i_sram.sram2/BEN[3] (CF_SRAM_1024x32)
                                              3.523471   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.531582    1.987179   library hold time
                                              1.987179   data required time
---------------------------------------------------------------------------------------------
                                              1.987179   data required time
                                             -3.523471   data arrival time
---------------------------------------------------------------------------------------------
                                              1.536292   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.557852    0.059686    3.524038 v i_sram.sram2/BEN[2] (CF_SRAM_1024x32)
                                              3.524038   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.531565    1.987162   library hold time
                                              1.987162   data required time
---------------------------------------------------------------------------------------------
                                              1.987162   data required time
                                             -3.524038   data arrival time
---------------------------------------------------------------------------------------------
                                              1.536876   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.557964    0.059996    3.524348 v i_sram.sram2/BEN[1] (CF_SRAM_1024x32)
                                              3.524348   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.531555    1.987153   library hold time
                                              1.987153   data required time
---------------------------------------------------------------------------------------------
                                              1.987153   data required time
                                             -3.524348   data arrival time
---------------------------------------------------------------------------------------------
                                              1.537196   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.558025    0.060164    3.524516 v i_sram.sram2/BEN[0] (CF_SRAM_1024x32)
                                              3.524516   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.531550    1.987148   library hold time
                                              1.987148   data required time
---------------------------------------------------------------------------------------------
                                              1.987148   data required time
                                             -3.524516   data arrival time
---------------------------------------------------------------------------------------------
                                              1.537369   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.555378    0.075074    3.524966 v i_sram.sram2/BEN[13] (CF_SRAM_1024x32)
                                              3.524966   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.531774    1.987371   library hold time
                                              1.987371   data required time
---------------------------------------------------------------------------------------------
                                              1.987371   data required time
                                             -3.524966   data arrival time
---------------------------------------------------------------------------------------------
                                              1.537595   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.555732    0.075816    3.525708 v i_sram.sram2/BEN[12] (CF_SRAM_1024x32)
                                              3.525708   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.531744    1.987341   library hold time
                                              1.987341   data required time
---------------------------------------------------------------------------------------------
                                              1.987341   data required time
                                             -3.525708   data arrival time
---------------------------------------------------------------------------------------------
                                              1.538368   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.557750    0.079915    3.529807 v i_sram.sram3/BEN[15] (CF_SRAM_1024x32)
                                              3.529807   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.531569    1.990838   library hold time
                                              1.990838   data required time
---------------------------------------------------------------------------------------------
                                              1.990838   data required time
                                             -3.529807   data arrival time
---------------------------------------------------------------------------------------------
                                              1.538969   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.556077    0.076532    3.526424 v i_sram.sram2/BEN[11] (CF_SRAM_1024x32)
                                              3.526424   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.531715    1.987312   library hold time
                                              1.987312   data required time
---------------------------------------------------------------------------------------------
                                              1.987312   data required time
                                             -3.526424   data arrival time
---------------------------------------------------------------------------------------------
                                              1.539112   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.556315    0.077023    3.526915 v i_sram.sram2/BEN[10] (CF_SRAM_1024x32)
                                              3.526915   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.531695    1.987292   library hold time
                                              1.987292   data required time
---------------------------------------------------------------------------------------------
                                              1.987292   data required time
                                             -3.526915   data arrival time
---------------------------------------------------------------------------------------------
                                              1.539623   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.558273    0.080941    3.530833 v i_sram.sram3/BEN[14] (CF_SRAM_1024x32)
                                              3.530833   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.531525    1.990794   library hold time
                                              1.990794   data required time
---------------------------------------------------------------------------------------------
                                              1.990794   data required time
                                             -3.530833   data arrival time
---------------------------------------------------------------------------------------------
                                              1.540039   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.556546    0.077496    3.527388 v i_sram.sram2/BEN[9] (CF_SRAM_1024x32)
                                              3.527388   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.531675    1.987272   library hold time
                                              1.987272   data required time
---------------------------------------------------------------------------------------------
                                              1.987272   data required time
                                             -3.527388   data arrival time
---------------------------------------------------------------------------------------------
                                              1.540116   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.556641    0.077689    3.527581 v i_sram.sram2/BEN[8] (CF_SRAM_1024x32)
                                              3.527581   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.531667    1.987264   library hold time
                                              1.987264   data required time
---------------------------------------------------------------------------------------------
                                              1.987264   data required time
                                             -3.527581   data arrival time
---------------------------------------------------------------------------------------------
                                              1.540317   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.558797    0.081959    3.531851 v i_sram.sram3/BEN[13] (CF_SRAM_1024x32)
                                              3.531851   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.531481    1.990749   library hold time
                                              1.990749   data required time
---------------------------------------------------------------------------------------------
                                              1.990749   data required time
                                             -3.531851   data arrival time
---------------------------------------------------------------------------------------------
                                              1.541102   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.560801    0.067362    3.531714 v i_sram.sram3/BEN[5] (CF_SRAM_1024x32)
                                              3.531714   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.531312    1.990580   library hold time
                                              1.990580   data required time
---------------------------------------------------------------------------------------------
                                              1.990580   data required time
                                             -3.531714   data arrival time
---------------------------------------------------------------------------------------------
                                              1.541134   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.560935    0.067688    3.532040 v i_sram.sram3/BEN[6] (CF_SRAM_1024x32)
                                              3.532040   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.531301    1.990569   library hold time
                                              1.990569   data required time
---------------------------------------------------------------------------------------------
                                              1.990569   data required time
                                             -3.532040   data arrival time
---------------------------------------------------------------------------------------------
                                              1.541471   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.560984    0.067807    3.532159 v i_sram.sram3/BEN[7] (CF_SRAM_1024x32)
                                              3.532159   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.531296    1.990565   library hold time
                                              1.990565   data required time
---------------------------------------------------------------------------------------------
                                              1.990565   data required time
                                             -3.532159   data arrival time
---------------------------------------------------------------------------------------------
                                              1.541595   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.561096    0.068080    3.532432 v i_sram.sram3/BEN[4] (CF_SRAM_1024x32)
                                              3.532432   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.531287    1.990555   library hold time
                                              1.990555   data required time
---------------------------------------------------------------------------------------------
                                              1.990555   data required time
                                             -3.532432   data arrival time
---------------------------------------------------------------------------------------------
                                              1.541877   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.559230    0.082788    3.532681 v i_sram.sram3/BEN[12] (CF_SRAM_1024x32)
                                              3.532681   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.531444    1.990713   library hold time
                                              1.990713   data required time
---------------------------------------------------------------------------------------------
                                              1.990713   data required time
                                             -3.532681   data arrival time
---------------------------------------------------------------------------------------------
                                              1.541968   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.561356    0.068707    3.533059 v i_sram.sram3/BEN[3] (CF_SRAM_1024x32)
                                              3.533059   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.531265    1.990534   library hold time
                                              1.990534   data required time
---------------------------------------------------------------------------------------------
                                              1.990534   data required time
                                             -3.533059   data arrival time
---------------------------------------------------------------------------------------------
                                              1.542525   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.559574    0.083443    3.533335 v i_sram.sram3/BEN[11] (CF_SRAM_1024x32)
                                              3.533335   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.531415    1.990684   library hold time
                                              1.990684   data required time
---------------------------------------------------------------------------------------------
                                              1.990684   data required time
                                             -3.533335   data arrival time
---------------------------------------------------------------------------------------------
                                              1.542652   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.561583    0.069251    3.533603 v i_sram.sram3/BEN[2] (CF_SRAM_1024x32)
                                              3.533603   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.531246    1.990514   library hold time
                                              1.990514   data required time
---------------------------------------------------------------------------------------------
                                              1.990514   data required time
                                             -3.533603   data arrival time
---------------------------------------------------------------------------------------------
                                              1.543089   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.559829    0.083924    3.533816 v i_sram.sram3/BEN[10] (CF_SRAM_1024x32)
                                              3.533816   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.531394    1.990662   library hold time
                                              1.990662   data required time
---------------------------------------------------------------------------------------------
                                              1.990662   data required time
                                             -3.533816   data arrival time
---------------------------------------------------------------------------------------------
                                              1.543154   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.561739    0.069621    3.533973 v i_sram.sram3/BEN[1] (CF_SRAM_1024x32)
                                              3.533973   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.531233    1.990501   library hold time
                                              1.990501   data required time
---------------------------------------------------------------------------------------------
                                              1.990501   data required time
                                             -3.533973   data arrival time
---------------------------------------------------------------------------------------------
                                              1.543471   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.560000    0.084246    3.534138 v i_sram.sram3/BEN[9] (CF_SRAM_1024x32)
                                              3.534138   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.531379    1.990648   library hold time
                                              1.990648   data required time
---------------------------------------------------------------------------------------------
                                              1.990648   data required time
                                             -3.534138   data arrival time
---------------------------------------------------------------------------------------------
                                              1.543491   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.561815    0.069800    3.534152 v i_sram.sram3/BEN[0] (CF_SRAM_1024x32)
                                              3.534152   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.531226    1.990495   library hold time
                                              1.990495   data required time
---------------------------------------------------------------------------------------------
                                              1.990495   data required time
                                             -3.534152   data arrival time
---------------------------------------------------------------------------------------------
                                              1.543657   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.560087    0.084408    3.534301 v i_sram.sram3/BEN[8] (CF_SRAM_1024x32)
                                              3.534301   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.531372    1.990641   library hold time
                                              1.990641   data required time
---------------------------------------------------------------------------------------------
                                              1.990641   data required time
                                             -3.534301   data arrival time
---------------------------------------------------------------------------------------------
                                              1.543660   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.622631    0.028711    2.876419 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.436991    0.815493    3.691912 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.438484    0.019450    3.711362 v i_sram.sram2/BEN[16] (CF_SRAM_1024x32)
                                              3.711362   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.544260    1.999857   library hold time
                                              1.999857   data required time
---------------------------------------------------------------------------------------------
                                              1.999857   data required time
                                             -3.711362   data arrival time
---------------------------------------------------------------------------------------------
                                              1.711505   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.622631    0.028711    2.876419 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.436991    0.815493    3.691912 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.438770    0.021455    3.713367 v i_sram.sram2/BEN[17] (CF_SRAM_1024x32)
                                              3.713367   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.544224    1.999821   library hold time
                                              1.999821   data required time
---------------------------------------------------------------------------------------------
                                              1.999821   data required time
                                             -3.713367   data arrival time
---------------------------------------------------------------------------------------------
                                              1.713546   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.622631    0.028711    2.876419 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.436991    0.815493    3.691912 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.438980    0.022811    3.714723 v i_sram.sram2/BEN[18] (CF_SRAM_1024x32)
                                              3.714723   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.544197    1.999794   library hold time
                                              1.999794   data required time
---------------------------------------------------------------------------------------------
                                              1.999794   data required time
                                             -3.714723   data arrival time
---------------------------------------------------------------------------------------------
                                              1.714929   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.622631    0.028711    2.876419 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.436991    0.815493    3.691912 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.439241    0.024373    3.716286 v i_sram.sram2/BEN[19] (CF_SRAM_1024x32)
                                              3.716286   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.544164    1.999761   library hold time
                                              1.999761   data required time
---------------------------------------------------------------------------------------------
                                              1.999761   data required time
                                             -3.716286   data arrival time
---------------------------------------------------------------------------------------------
                                              1.716524   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.622631    0.028711    2.876419 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.436991    0.815493    3.691912 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.439345    0.024969    3.716881 v i_sram.sram2/BEN[20] (CF_SRAM_1024x32)
                                              3.716881   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.544151    1.999748   library hold time
                                              1.999748   data required time
---------------------------------------------------------------------------------------------
                                              1.999748   data required time
                                             -3.716881   data arrival time
---------------------------------------------------------------------------------------------
                                              1.717133   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.622631    0.028711    2.876419 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.436991    0.815493    3.691912 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.439440    0.025496    3.717408 v i_sram.sram2/BEN[21] (CF_SRAM_1024x32)
                                              3.717408   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.544139    1.999736   library hold time
                                              1.999736   data required time
---------------------------------------------------------------------------------------------
                                              1.999736   data required time
                                             -3.717408   data arrival time
---------------------------------------------------------------------------------------------
                                              1.717672   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.627179    0.036285    2.880307 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.438881    0.817384    3.697691 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.440158    0.019697    3.717387 v i_sram.sram2/BEN[24] (CF_SRAM_1024x32)
                                              3.717387   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.544047    1.999645   library hold time
                                              1.999645   data required time
---------------------------------------------------------------------------------------------
                                              1.999645   data required time
                                             -3.717387   data arrival time
---------------------------------------------------------------------------------------------
                                              1.717742   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.622631    0.028711    2.876419 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.436991    0.815493    3.691912 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.439504    0.025844    3.717756 v i_sram.sram2/BEN[22] (CF_SRAM_1024x32)
                                              3.717756   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.544131    1.999728   library hold time
                                              1.999728   data required time
---------------------------------------------------------------------------------------------
                                              1.999728   data required time
                                             -3.717756   data arrival time
---------------------------------------------------------------------------------------------
                                              1.718028   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.622631    0.028711    2.876419 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.436991    0.815493    3.691912 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.439537    0.026021    3.717933 v i_sram.sram2/BEN[23] (CF_SRAM_1024x32)
                                              3.717933   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.544126    1.999724   library hold time
                                              1.999724   data required time
---------------------------------------------------------------------------------------------
                                              1.999724   data required time
                                             -3.717933   data arrival time
---------------------------------------------------------------------------------------------
                                              1.718210   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.622631    0.028711    2.876419 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.436991    0.815493    3.691912 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.440271    0.029685    3.721598 v i_sram.sram3/BEN[16] (CF_SRAM_1024x32)
                                              3.721598   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.544029    2.003298   library hold time
                                              2.003298   data required time
---------------------------------------------------------------------------------------------
                                              2.003298   data required time
                                             -3.721598   data arrival time
---------------------------------------------------------------------------------------------
                                              1.718300   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.622631    0.028711    2.876419 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.436991    0.815493    3.691912 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.440284    0.029745    3.721658 v i_sram.sram3/BEN[17] (CF_SRAM_1024x32)
                                              3.721658   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.544027    2.003296   library hold time
                                              2.003296   data required time
---------------------------------------------------------------------------------------------
                                              2.003296   data required time
                                             -3.721658   data arrival time
---------------------------------------------------------------------------------------------
                                              1.718362   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.622631    0.028711    2.876419 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.436991    0.815493    3.691912 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.440328    0.029947    3.721859 v i_sram.sram3/BEN[18] (CF_SRAM_1024x32)
                                              3.721859   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.544022    2.003290   library hold time
                                              2.003290   data required time
---------------------------------------------------------------------------------------------
                                              2.003290   data required time
                                             -3.721859   data arrival time
---------------------------------------------------------------------------------------------
                                              1.718569   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.622631    0.028711    2.876419 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.436991    0.815493    3.691912 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.440360    0.030096    3.722008 v i_sram.sram3/BEN[19] (CF_SRAM_1024x32)
                                              3.722008   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.544018    2.003286   library hold time
                                              2.003286   data required time
---------------------------------------------------------------------------------------------
                                              2.003286   data required time
                                             -3.722008   data arrival time
---------------------------------------------------------------------------------------------
                                              1.718722   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.622631    0.028711    2.876419 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.436991    0.815493    3.691912 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.440412    0.030331    3.722243 v i_sram.sram3/BEN[20] (CF_SRAM_1024x32)
                                              3.722243   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.544011    2.003280   library hold time
                                              2.003280   data required time
---------------------------------------------------------------------------------------------
                                              2.003280   data required time
                                             -3.722243   data arrival time
---------------------------------------------------------------------------------------------
                                              1.718964   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.622631    0.028711    2.876419 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.436991    0.815493    3.691912 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.440534    0.030884    3.722796 v i_sram.sram3/BEN[21] (CF_SRAM_1024x32)
                                              3.722796   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.543996    2.003264   library hold time
                                              2.003264   data required time
---------------------------------------------------------------------------------------------
                                              2.003264   data required time
                                             -3.722796   data arrival time
---------------------------------------------------------------------------------------------
                                              1.719532   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.622631    0.028711    2.876419 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.436991    0.815493    3.691912 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.440621    0.031265    3.723178 v i_sram.sram3/BEN[22] (CF_SRAM_1024x32)
                                              3.723178   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.543985    2.003253   library hold time
                                              2.003253   data required time
---------------------------------------------------------------------------------------------
                                              2.003253   data required time
                                             -3.723178   data arrival time
---------------------------------------------------------------------------------------------
                                              1.719924   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.622631    0.028711    2.876419 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.436991    0.815493    3.691912 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.440659    0.031433    3.723345 v i_sram.sram3/BEN[23] (CF_SRAM_1024x32)
                                              3.723345   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.543980    2.003248   library hold time
                                              2.003248   data required time
---------------------------------------------------------------------------------------------
                                              2.003248   data required time
                                             -3.723345   data arrival time
---------------------------------------------------------------------------------------------
                                              1.720097   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.627179    0.036285    2.880307 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.438881    0.817384    3.697691 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.440536    0.022299    3.719989 v i_sram.sram2/BEN[25] (CF_SRAM_1024x32)
                                              3.719989   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.543999    1.999597   library hold time
                                              1.999597   data required time
---------------------------------------------------------------------------------------------
                                              1.999597   data required time
                                             -3.719989   data arrival time
---------------------------------------------------------------------------------------------
                                              1.720393   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.627179    0.036285    2.880307 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.438881    0.817384    3.697691 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.440803    0.023949    3.721640 v i_sram.sram2/BEN[26] (CF_SRAM_1024x32)
                                              3.721640   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.543966    1.999563   library hold time
                                              1.999563   data required time
---------------------------------------------------------------------------------------------
                                              1.999563   data required time
                                             -3.721640   data arrival time
---------------------------------------------------------------------------------------------
                                              1.722077   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.627179    0.036285    2.880307 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.438881    0.817384    3.697691 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.441003    0.025104    3.722795 v i_sram.sram2/BEN[27] (CF_SRAM_1024x32)
                                              3.722795   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.543940    1.999537   library hold time
                                              1.999537   data required time
---------------------------------------------------------------------------------------------
                                              1.999537   data required time
                                             -3.722795   data arrival time
---------------------------------------------------------------------------------------------
                                              1.723257   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.627179    0.036285    2.880307 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.438881    0.817384    3.697691 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.441144    0.025886    3.723577 v i_sram.sram2/BEN[28] (CF_SRAM_1024x32)
                                              3.723577   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.543922    1.999519   library hold time
                                              1.999519   data required time
---------------------------------------------------------------------------------------------
                                              1.999519   data required time
                                             -3.723577   data arrival time
---------------------------------------------------------------------------------------------
                                              1.724057   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.627179    0.036285    2.880307 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.438881    0.817384    3.697691 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.441241    0.026408    3.724099 v i_sram.sram2/BEN[29] (CF_SRAM_1024x32)
                                              3.724099   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.543910    1.999507   library hold time
                                              1.999507   data required time
---------------------------------------------------------------------------------------------
                                              1.999507   data required time
                                             -3.724099   data arrival time
---------------------------------------------------------------------------------------------
                                              1.724592   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.627179    0.036285    2.880307 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.438881    0.817384    3.697691 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.441315    0.026797    3.724488 v i_sram.sram2/BEN[30] (CF_SRAM_1024x32)
                                              3.724488   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.543901    1.999498   library hold time
                                              1.999498   data required time
---------------------------------------------------------------------------------------------
                                              1.999498   data required time
                                             -3.724488   data arrival time
---------------------------------------------------------------------------------------------
                                              1.724990   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.627179    0.036285    2.880307 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.438881    0.817384    3.697691 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.441347    0.026964    3.724655 v i_sram.sram2/BEN[31] (CF_SRAM_1024x32)
                                              3.724655   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944063    0.041976    1.205597 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.455597   clock uncertainty
                                  0.000000    1.455597   clock reconvergence pessimism
                                  0.543896    1.999494   library hold time
                                              1.999494   data required time
---------------------------------------------------------------------------------------------
                                              1.999494   data required time
                                             -3.724655   data arrival time
---------------------------------------------------------------------------------------------
                                              1.725161   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.627179    0.036285    2.880307 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.438881    0.817384    3.697691 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.442408    0.031970    3.729660 v i_sram.sram3/BEN[25] (CF_SRAM_1024x32)
                                              3.729660   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.543758    2.003026   library hold time
                                              2.003026   data required time
---------------------------------------------------------------------------------------------
                                              2.003026   data required time
                                             -3.729660   data arrival time
---------------------------------------------------------------------------------------------
                                              1.726634   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.627179    0.036285    2.880307 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.438881    0.817384    3.697691 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.442448    0.032143    3.729834 v i_sram.sram3/BEN[24] (CF_SRAM_1024x32)
                                              3.729834   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.543752    2.003021   library hold time
                                              2.003021   data required time
---------------------------------------------------------------------------------------------
                                              2.003021   data required time
                                             -3.729834   data arrival time
---------------------------------------------------------------------------------------------
                                              1.726813   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.627179    0.036285    2.880307 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.438881    0.817384    3.697691 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.442452    0.032161    3.729852 v i_sram.sram3/BEN[26] (CF_SRAM_1024x32)
                                              3.729852   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.543752    2.003021   library hold time
                                              2.003021   data required time
---------------------------------------------------------------------------------------------
                                              2.003021   data required time
                                             -3.729852   data arrival time
---------------------------------------------------------------------------------------------
                                              1.726831   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.627179    0.036285    2.880307 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.438881    0.817384    3.697691 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.442564    0.032636    3.730327 v i_sram.sram3/BEN[27] (CF_SRAM_1024x32)
                                              3.730327   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.543738    2.003006   library hold time
                                              2.003006   data required time
---------------------------------------------------------------------------------------------
                                              2.003006   data required time
                                             -3.730327   data arrival time
---------------------------------------------------------------------------------------------
                                              1.727321   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.627179    0.036285    2.880307 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.438881    0.817384    3.697691 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.442835    0.033758    3.731449 v i_sram.sram3/BEN[28] (CF_SRAM_1024x32)
                                              3.731449   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.543703    2.002972   library hold time
                                              2.002972   data required time
---------------------------------------------------------------------------------------------
                                              2.002972   data required time
                                             -3.731449   data arrival time
---------------------------------------------------------------------------------------------
                                              1.728477   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.627179    0.036285    2.880307 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.438881    0.817384    3.697691 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.442954    0.034242    3.731933 v i_sram.sram3/BEN[29] (CF_SRAM_1024x32)
                                              3.731933   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.543688    2.002957   library hold time
                                              2.002957   data required time
---------------------------------------------------------------------------------------------
                                              2.002957   data required time
                                             -3.731933   data arrival time
---------------------------------------------------------------------------------------------
                                              1.728976   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.627179    0.036285    2.880307 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.438881    0.817384    3.697691 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.443045    0.034602    3.732292 v i_sram.sram3/BEN[30] (CF_SRAM_1024x32)
                                              3.732292   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.543677    2.002945   library hold time
                                              2.002945   data required time
---------------------------------------------------------------------------------------------
                                              2.002945   data required time
                                             -3.732292   data arrival time
---------------------------------------------------------------------------------------------
                                              1.729347   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.627179    0.036285    2.880307 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.438881    0.817384    3.697691 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.443078    0.034733    3.732424 v i_sram.sram3/BEN[31] (CF_SRAM_1024x32)
                                              3.732424   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.944578    0.045648    1.209268 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.459269   clock uncertainty
                                  0.000000    1.459269   clock reconvergence pessimism
                                  0.543673    2.002941   library hold time
                                              2.002941   data required time
---------------------------------------------------------------------------------------------
                                              2.002941   data required time
                                             -3.732424   data arrival time
---------------------------------------------------------------------------------------------
                                              1.729483   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.636621    0.003801    3.921238 v i_sram.sram5/BEN[24] (CF_SRAM_1024x32)
                                              3.921238   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.524515    2.031947   library hold time
                                              2.031947   data required time
---------------------------------------------------------------------------------------------
                                              2.031947   data required time
                                             -3.921238   data arrival time
---------------------------------------------------------------------------------------------
                                              1.889290   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.636915    0.012117    3.929554 v i_sram.sram4/BEN[24] (CF_SRAM_1024x32)
                                              3.929554   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.524473    2.038109   library hold time
                                              2.038109   data required time
---------------------------------------------------------------------------------------------
                                              2.038109   data required time
                                             -3.929554   data arrival time
---------------------------------------------------------------------------------------------
                                              1.891446   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.636977    0.013206    3.930643 v i_sram.sram4/BEN[25] (CF_SRAM_1024x32)
                                              3.930643   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.524468    2.038104   library hold time
                                              2.038104   data required time
---------------------------------------------------------------------------------------------
                                              2.038104   data required time
                                             -3.930643   data arrival time
---------------------------------------------------------------------------------------------
                                              1.892540   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.637043    0.014260    3.931697 v i_sram.sram4/BEN[26] (CF_SRAM_1024x32)
                                              3.931697   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.524462    2.038098   library hold time
                                              2.038098   data required time
---------------------------------------------------------------------------------------------
                                              2.038098   data required time
                                             -3.931697   data arrival time
---------------------------------------------------------------------------------------------
                                              1.893599   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.651356    0.003748    3.924779 v i_sram.sram5/BEN[16] (CF_SRAM_1024x32)
                                              3.924779   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.523272    2.030704   library hold time
                                              2.030704   data required time
---------------------------------------------------------------------------------------------
                                              2.030704   data required time
                                             -3.924779   data arrival time
---------------------------------------------------------------------------------------------
                                              1.894075   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.637100    0.015115    3.932552 v i_sram.sram4/BEN[27] (CF_SRAM_1024x32)
                                              3.932552   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.524458    2.038093   library hold time
                                              2.038093   data required time
---------------------------------------------------------------------------------------------
                                              2.038093   data required time
                                             -3.932552   data arrival time
---------------------------------------------------------------------------------------------
                                              1.894459   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.637152    0.015846    3.933282 v i_sram.sram4/BEN[28] (CF_SRAM_1024x32)
                                              3.933282   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.524453    2.038089   library hold time
                                              2.038089   data required time
---------------------------------------------------------------------------------------------
                                              2.038089   data required time
                                             -3.933282   data arrival time
---------------------------------------------------------------------------------------------
                                              1.895194   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.637187    0.016325    3.933761 v i_sram.sram4/BEN[29] (CF_SRAM_1024x32)
                                              3.933761   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.524450    2.038086   library hold time
                                              2.038086   data required time
---------------------------------------------------------------------------------------------
                                              2.038086   data required time
                                             -3.933761   data arrival time
---------------------------------------------------------------------------------------------
                                              1.895676   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.637213    0.016665    3.934102 v i_sram.sram4/BEN[30] (CF_SRAM_1024x32)
                                              3.934102   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.524448    2.038084   library hold time
                                              2.038084   data required time
---------------------------------------------------------------------------------------------
                                              2.038084   data required time
                                             -3.934102   data arrival time
---------------------------------------------------------------------------------------------
                                              1.896019   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.637226    0.016836    3.934273 v i_sram.sram4/BEN[31] (CF_SRAM_1024x32)
                                              3.934273   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.524447    2.038082   library hold time
                                              2.038082   data required time
---------------------------------------------------------------------------------------------
                                              2.038082   data required time
                                             -3.934273   data arrival time
---------------------------------------------------------------------------------------------
                                              1.896190   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.651640    0.012064    3.933095 v i_sram.sram4/BEN[16] (CF_SRAM_1024x32)
                                              3.933095   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.523230    2.036866   library hold time
                                              2.036866   data required time
---------------------------------------------------------------------------------------------
                                              2.036866   data required time
                                             -3.933095   data arrival time
---------------------------------------------------------------------------------------------
                                              1.896229   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.651703    0.013201    3.934231 v i_sram.sram4/BEN[17] (CF_SRAM_1024x32)
                                              3.934231   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.523225    2.036860   library hold time
                                              2.036860   data required time
---------------------------------------------------------------------------------------------
                                              2.036860   data required time
                                             -3.934231   data arrival time
---------------------------------------------------------------------------------------------
                                              1.897371   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.651762    0.014174    3.935205 v i_sram.sram4/BEN[18] (CF_SRAM_1024x32)
                                              3.935205   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.523220    2.036856   library hold time
                                              2.036856   data required time
---------------------------------------------------------------------------------------------
                                              2.036856   data required time
                                             -3.935205   data arrival time
---------------------------------------------------------------------------------------------
                                              1.898350   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.651818    0.015030    3.936060 v i_sram.sram4/BEN[19] (CF_SRAM_1024x32)
                                              3.936060   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.523215    2.036851   library hold time
                                              2.036851   data required time
---------------------------------------------------------------------------------------------
                                              2.036851   data required time
                                             -3.936060   data arrival time
---------------------------------------------------------------------------------------------
                                              1.899210   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.651864    0.015712    3.936743 v i_sram.sram4/BEN[20] (CF_SRAM_1024x32)
                                              3.936743   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.523211    2.036847   library hold time
                                              2.036847   data required time
---------------------------------------------------------------------------------------------
                                              2.036847   data required time
                                             -3.936743   data arrival time
---------------------------------------------------------------------------------------------
                                              1.899896   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.651905    0.016276    3.937307 v i_sram.sram4/BEN[21] (CF_SRAM_1024x32)
                                              3.937307   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.523208    2.036844   library hold time
                                              2.036844   data required time
---------------------------------------------------------------------------------------------
                                              2.036844   data required time
                                             -3.937307   data arrival time
---------------------------------------------------------------------------------------------
                                              1.900463   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.651934    0.016678    3.937708 v i_sram.sram4/BEN[22] (CF_SRAM_1024x32)
                                              3.937708   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.523206    2.036841   library hold time
                                              2.036841   data required time
---------------------------------------------------------------------------------------------
                                              2.036841   data required time
                                             -3.937708   data arrival time
---------------------------------------------------------------------------------------------
                                              1.900867   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.651943    0.016802    3.937833 v i_sram.sram4/BEN[23] (CF_SRAM_1024x32)
                                              3.937833   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.996403    0.106331    1.263635 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.513636   clock uncertainty
                                  0.000000    1.513636   clock reconvergence pessimism
                                  0.523205    2.036840   library hold time
                                              2.036840   data required time
---------------------------------------------------------------------------------------------
                                              2.036840   data required time
                                             -3.937833   data arrival time
---------------------------------------------------------------------------------------------
                                              1.900993   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.637451    0.019516    3.936953 v i_sram.sram6/BEN[24] (CF_SRAM_1024x32)
                                              3.936953   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.524809    2.006251   library hold time
                                              2.006251   data required time
---------------------------------------------------------------------------------------------
                                              2.006251   data required time
                                             -3.936953   data arrival time
---------------------------------------------------------------------------------------------
                                              1.930702   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.637674    0.021823    3.939260 v i_sram.sram6/BEN[25] (CF_SRAM_1024x32)
                                              3.939260   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.524790    2.006232   library hold time
                                              2.006232   data required time
---------------------------------------------------------------------------------------------
                                              2.006232   data required time
                                             -3.939260   data arrival time
---------------------------------------------------------------------------------------------
                                              1.933028   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.637788    0.022906    3.940342 v i_sram.sram6/BEN[26] (CF_SRAM_1024x32)
                                              3.940342   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.524781    2.006222   library hold time
                                              2.006222   data required time
---------------------------------------------------------------------------------------------
                                              2.006222   data required time
                                             -3.940342   data arrival time
---------------------------------------------------------------------------------------------
                                              1.934120   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.637881    0.023753    3.941190 v i_sram.sram6/BEN[27] (CF_SRAM_1024x32)
                                              3.941190   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.524773    2.006215   library hold time
                                              2.006215   data required time
---------------------------------------------------------------------------------------------
                                              2.006215   data required time
                                             -3.941190   data arrival time
---------------------------------------------------------------------------------------------
                                              1.934975   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.637959    0.024430    3.941867 v i_sram.sram6/BEN[28] (CF_SRAM_1024x32)
                                              3.941867   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.524766    2.006208   library hold time
                                              2.006208   data required time
---------------------------------------------------------------------------------------------
                                              2.006208   data required time
                                             -3.941867   data arrival time
---------------------------------------------------------------------------------------------
                                              1.935659   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.638021    0.024964    3.942401 v i_sram.sram6/BEN[29] (CF_SRAM_1024x32)
                                              3.942401   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.524761    2.006203   library hold time
                                              2.006203   data required time
---------------------------------------------------------------------------------------------
                                              2.006203   data required time
                                             -3.942401   data arrival time
---------------------------------------------------------------------------------------------
                                              1.936198   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.638062    0.025301    3.942738 v i_sram.sram6/BEN[30] (CF_SRAM_1024x32)
                                              3.942738   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.524758    2.006199   library hold time
                                              2.006199   data required time
---------------------------------------------------------------------------------------------
                                              2.006199   data required time
                                             -3.942738   data arrival time
---------------------------------------------------------------------------------------------
                                              1.936539   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.638082    0.025470    3.942907 v i_sram.sram6/BEN[31] (CF_SRAM_1024x32)
                                              3.942907   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.524756    2.006197   library hold time
                                              2.006197   data required time
---------------------------------------------------------------------------------------------
                                              2.006197   data required time
                                             -3.942907   data arrival time
---------------------------------------------------------------------------------------------
                                              1.936710   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.652316    0.021144    3.942174 v i_sram.sram6/BEN[16] (CF_SRAM_1024x32)
                                              3.942174   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.523555    2.004996   library hold time
                                              2.004996   data required time
---------------------------------------------------------------------------------------------
                                              2.004996   data required time
                                             -3.942174   data arrival time
---------------------------------------------------------------------------------------------
                                              1.937178   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.638814    0.030874    3.948310 v i_sram.sram7/BEN[25] (CF_SRAM_1024x32)
                                              3.948310   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.524687    2.010210   library hold time
                                              2.010210   data required time
---------------------------------------------------------------------------------------------
                                              2.010210   data required time
                                             -3.948310   data arrival time
---------------------------------------------------------------------------------------------
                                              1.938101   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.638844    0.031070    3.948507 v i_sram.sram7/BEN[24] (CF_SRAM_1024x32)
                                              3.948507   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.524684    2.010207   library hold time
                                              2.010207   data required time
---------------------------------------------------------------------------------------------
                                              2.010207   data required time
                                             -3.948507   data arrival time
---------------------------------------------------------------------------------------------
                                              1.938299   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.638987    0.032009    3.949446 v i_sram.sram7/BEN[26] (CF_SRAM_1024x32)
                                              3.949446   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.524672    2.010195   library hold time
                                              2.010195   data required time
---------------------------------------------------------------------------------------------
                                              2.010195   data required time
                                             -3.949446   data arrival time
---------------------------------------------------------------------------------------------
                                              1.939251   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.652598    0.023878    3.944909 v i_sram.sram6/BEN[17] (CF_SRAM_1024x32)
                                              3.944909   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.523531    2.004972   library hold time
                                              2.004972   data required time
---------------------------------------------------------------------------------------------
                                              2.004972   data required time
                                             -3.944909   data arrival time
---------------------------------------------------------------------------------------------
                                              1.939936   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.639138    0.032961    3.950397 v i_sram.sram7/BEN[27] (CF_SRAM_1024x32)
                                              3.950397   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.524659    2.010182   library hold time
                                              2.010182   data required time
---------------------------------------------------------------------------------------------
                                              2.010182   data required time
                                             -3.950397   data arrival time
---------------------------------------------------------------------------------------------
                                              1.940215   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.639244    0.033613    3.951050 v i_sram.sram7/BEN[28] (CF_SRAM_1024x32)
                                              3.951050   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.524650    2.010173   library hold time
                                              2.010173   data required time
---------------------------------------------------------------------------------------------
                                              2.010173   data required time
                                             -3.951050   data arrival time
---------------------------------------------------------------------------------------------
                                              1.940876   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.652745    0.025176    3.946207 v i_sram.sram6/BEN[18] (CF_SRAM_1024x32)
                                              3.946207   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.523519    2.004960   library hold time
                                              2.004960   data required time
---------------------------------------------------------------------------------------------
                                              2.004960   data required time
                                             -3.946207   data arrival time
---------------------------------------------------------------------------------------------
                                              1.941247   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.639328    0.034120    3.951556 v i_sram.sram7/BEN[29] (CF_SRAM_1024x32)
                                              3.951556   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.524643    2.010166   library hold time
                                              2.010166   data required time
---------------------------------------------------------------------------------------------
                                              2.010166   data required time
                                             -3.951556   data arrival time
---------------------------------------------------------------------------------------------
                                              1.941390   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.639384    0.034455    3.951891 v i_sram.sram7/BEN[30] (CF_SRAM_1024x32)
                                              3.951891   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.524638    2.010161   library hold time
                                              2.010161   data required time
---------------------------------------------------------------------------------------------
                                              2.010161   data required time
                                             -3.951891   data arrival time
---------------------------------------------------------------------------------------------
                                              1.941730   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000034    0.000017    1.000017 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.149707    0.000064    2.155943 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618360    0.624190    0.688079    2.844022 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.650963    0.101716    2.945738 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.636591    0.971699    3.917437 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.639406    0.034583    3.952020 v i_sram.sram7/BEN[31] (CF_SRAM_1024x32)
                                              3.952020   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.524637    2.010160   library hold time
                                              2.010160   data required time
---------------------------------------------------------------------------------------------
                                              2.010160   data required time
                                             -3.952020   data arrival time
---------------------------------------------------------------------------------------------
                                              1.941860   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.652911    0.026565    3.947595 v i_sram.sram6/BEN[19] (CF_SRAM_1024x32)
                                              3.947595   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.523504    2.004946   library hold time
                                              2.004946   data required time
---------------------------------------------------------------------------------------------
                                              2.004946   data required time
                                             -3.947595   data arrival time
---------------------------------------------------------------------------------------------
                                              1.942649   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.652991    0.027202    3.948233 v i_sram.sram6/BEN[20] (CF_SRAM_1024x32)
                                              3.948233   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.523498    2.004939   library hold time
                                              2.004939   data required time
---------------------------------------------------------------------------------------------
                                              2.004939   data required time
                                             -3.948233   data arrival time
---------------------------------------------------------------------------------------------
                                              1.943294   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.653058    0.027722    3.948753 v i_sram.sram6/BEN[21] (CF_SRAM_1024x32)
                                              3.948753   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.523492    2.004934   library hold time
                                              2.004934   data required time
---------------------------------------------------------------------------------------------
                                              2.004934   data required time
                                             -3.948753   data arrival time
---------------------------------------------------------------------------------------------
                                              1.943819   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.653656    0.031979    3.953010 v i_sram.sram7/BEN[16] (CF_SRAM_1024x32)
                                              3.953010   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.523434    2.008957   library hold time
                                              2.008957   data required time
---------------------------------------------------------------------------------------------
                                              2.008957   data required time
                                             -3.953010   data arrival time
---------------------------------------------------------------------------------------------
                                              1.944053   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.653102    0.028060    3.949090 v i_sram.sram6/BEN[22] (CF_SRAM_1024x32)
                                              3.949090   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.523488    2.004930   library hold time
                                              2.004930   data required time
---------------------------------------------------------------------------------------------
                                              2.004930   data required time
                                             -3.949090   data arrival time
---------------------------------------------------------------------------------------------
                                              1.944160   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.653125    0.028233    3.949264 v i_sram.sram6/BEN[23] (CF_SRAM_1024x32)
                                              3.949264   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.523486    2.004928   library hold time
                                              2.004928   data required time
---------------------------------------------------------------------------------------------
                                              2.004928   data required time
                                             -3.949264   data arrival time
---------------------------------------------------------------------------------------------
                                              1.944336   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.653738    0.032516    3.953547 v i_sram.sram7/BEN[17] (CF_SRAM_1024x32)
                                              3.953547   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.523427    2.008950   library hold time
                                              2.008950   data required time
---------------------------------------------------------------------------------------------
                                              2.008950   data required time
                                             -3.953547   data arrival time
---------------------------------------------------------------------------------------------
                                              1.944597   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.653977    0.034026    3.955056 v i_sram.sram7/BEN[18] (CF_SRAM_1024x32)
                                              3.955056   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.523407    2.008930   library hold time
                                              2.008930   data required time
---------------------------------------------------------------------------------------------
                                              2.008930   data required time
                                             -3.955056   data arrival time
---------------------------------------------------------------------------------------------
                                              1.946126   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.654121    0.034902    3.955933 v i_sram.sram7/BEN[19] (CF_SRAM_1024x32)
                                              3.955933   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.523395    2.008918   library hold time
                                              2.008918   data required time
---------------------------------------------------------------------------------------------
                                              2.008918   data required time
                                             -3.955933   data arrival time
---------------------------------------------------------------------------------------------
                                              1.947015   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.654239    0.035602    3.956633 v i_sram.sram7/BEN[20] (CF_SRAM_1024x32)
                                              3.956633   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.523385    2.008908   library hold time
                                              2.008908   data required time
---------------------------------------------------------------------------------------------
                                              2.008908   data required time
                                             -3.956633   data arrival time
---------------------------------------------------------------------------------------------
                                              1.947725   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.654330    0.036128    3.957158 v i_sram.sram7/BEN[21] (CF_SRAM_1024x32)
                                              3.957158   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.523377    2.008900   library hold time
                                              2.008900   data required time
---------------------------------------------------------------------------------------------
                                              2.008900   data required time
                                             -3.957158   data arrival time
---------------------------------------------------------------------------------------------
                                              1.948258   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.654393    0.036493    3.957524 v i_sram.sram7/BEN[22] (CF_SRAM_1024x32)
                                              3.957524   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.523372    2.008895   library hold time
                                              2.008895   data required time
---------------------------------------------------------------------------------------------
                                              2.008895   data required time
                                             -3.957524   data arrival time
---------------------------------------------------------------------------------------------
                                              1.948629   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002675    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000034    0.000017    1.000017 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155861    2.155879 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.149707    0.000064    2.155942 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.616164    0.620782    0.691766    2.847709 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.644050    0.094782    2.942491 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.651327    0.978540    3.921031 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.654425    0.036675    3.957705 v i_sram.sram7/BEN[23] (CF_SRAM_1024x32)
                                              3.957705   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.523369    2.008892   library hold time
                                              2.008892   data required time
---------------------------------------------------------------------------------------------
                                              2.008892   data required time
                                             -3.957705   data arrival time
---------------------------------------------------------------------------------------------
                                              1.948813   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.746662    0.012722    4.463323 v i_sram.sram1/BEN[12] (CF_SRAM_1024x32)
                                              4.463323   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.515271    2.004616   library hold time
                                              2.004616   data required time
---------------------------------------------------------------------------------------------
                                              2.004616   data required time
                                             -4.463323   data arrival time
---------------------------------------------------------------------------------------------
                                              2.458707   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.747349    0.023351    4.473952 v i_sram.sram1/BEN[11] (CF_SRAM_1024x32)
                                              4.473952   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.515213    2.004559   library hold time
                                              2.004559   data required time
---------------------------------------------------------------------------------------------
                                              2.004559   data required time
                                             -4.473952   data arrival time
---------------------------------------------------------------------------------------------
                                              2.469393   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.748056    0.030457    4.481058 v i_sram.sram1/BEN[10] (CF_SRAM_1024x32)
                                              4.481058   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.515154    2.004499   library hold time
                                              2.004499   data required time
---------------------------------------------------------------------------------------------
                                              2.004499   data required time
                                             -4.481058   data arrival time
---------------------------------------------------------------------------------------------
                                              2.476559   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.748901    0.037034    4.487635 v i_sram.sram1/BEN[9] (CF_SRAM_1024x32)
                                              4.487635   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.515082    2.004428   library hold time
                                              2.004428   data required time
---------------------------------------------------------------------------------------------
                                              2.004428   data required time
                                             -4.487635   data arrival time
---------------------------------------------------------------------------------------------
                                              2.483208   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.765718    0.015121    4.488241 v i_sram.sram1/BEN[4] (CF_SRAM_1024x32)
                                              4.488241   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.513663    2.003008   library hold time
                                              2.003008   data required time
---------------------------------------------------------------------------------------------
                                              2.003008   data required time
                                             -4.488241   data arrival time
---------------------------------------------------------------------------------------------
                                              2.485233   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.749728    0.042367    4.492969 v i_sram.sram1/BEN[8] (CF_SRAM_1024x32)
                                              4.492969   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.515013    2.004358   library hold time
                                              2.004358   data required time
---------------------------------------------------------------------------------------------
                                              2.004358   data required time
                                             -4.492969   data arrival time
---------------------------------------------------------------------------------------------
                                              2.488611   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.766106    0.021187    4.494307 v i_sram.sram1/BEN[3] (CF_SRAM_1024x32)
                                              4.494307   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.513630    2.002975   library hold time
                                              2.002975   data required time
---------------------------------------------------------------------------------------------
                                              2.002975   data required time
                                             -4.494307   data arrival time
---------------------------------------------------------------------------------------------
                                              2.491331   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.766545    0.026325    4.499445 v i_sram.sram1/BEN[2] (CF_SRAM_1024x32)
                                              4.499445   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.513593    2.002938   library hold time
                                              2.002938   data required time
---------------------------------------------------------------------------------------------
                                              2.002938   data required time
                                             -4.499445   data arrival time
---------------------------------------------------------------------------------------------
                                              2.496507   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.767154    0.032003    4.505123 v i_sram.sram1/BEN[1] (CF_SRAM_1024x32)
                                              4.505123   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.513542    2.002887   library hold time
                                              2.002887   data required time
---------------------------------------------------------------------------------------------
                                              2.002887   data required time
                                             -4.505123   data arrival time
---------------------------------------------------------------------------------------------
                                              2.502236   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.758368    0.076632    4.527234 v i_sram.sram5/BEN[15] (CF_SRAM_1024x32)
                                              4.527234   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.514240    2.021672   library hold time
                                              2.021672   data required time
---------------------------------------------------------------------------------------------
                                              2.021672   data required time
                                             -4.527234   data arrival time
---------------------------------------------------------------------------------------------
                                              2.505562   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.758806    0.077915    4.528516 v i_sram.sram5/BEN[14] (CF_SRAM_1024x32)
                                              4.528516   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.514203    2.021635   library hold time
                                              2.021635   data required time
---------------------------------------------------------------------------------------------
                                              2.021635   data required time
                                             -4.528516   data arrival time
---------------------------------------------------------------------------------------------
                                              2.506881   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.759158    0.078931    4.529531 v i_sram.sram5/BEN[13] (CF_SRAM_1024x32)
                                              4.529531   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.514173    2.021605   library hold time
                                              2.021605   data required time
---------------------------------------------------------------------------------------------
                                              2.021605   data required time
                                             -4.529531   data arrival time
---------------------------------------------------------------------------------------------
                                              2.507926   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.767952    0.038053    4.511173 v i_sram.sram1/BEN[0] (CF_SRAM_1024x32)
                                              4.511173   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.988797    0.082041    1.239345 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.489345   clock uncertainty
                                  0.000000    1.489345   clock reconvergence pessimism
                                  0.513475    2.002820   library hold time
                                              2.002820   data required time
---------------------------------------------------------------------------------------------
                                              2.002820   data required time
                                             -4.511173   data arrival time
---------------------------------------------------------------------------------------------
                                              2.508354   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.759541    0.080020    4.530621 v i_sram.sram5/BEN[12] (CF_SRAM_1024x32)
                                              4.530621   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.514141    2.021573   library hold time
                                              2.021573   data required time
---------------------------------------------------------------------------------------------
                                              2.021573   data required time
                                             -4.530621   data arrival time
---------------------------------------------------------------------------------------------
                                              2.509048   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.759764    0.080643    4.531244 v i_sram.sram5/BEN[11] (CF_SRAM_1024x32)
                                              4.531244   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.514122    2.021554   library hold time
                                              2.021554   data required time
---------------------------------------------------------------------------------------------
                                              2.021554   data required time
                                             -4.531244   data arrival time
---------------------------------------------------------------------------------------------
                                              2.509690   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.759940    0.081135    4.531736 v i_sram.sram5/BEN[10] (CF_SRAM_1024x32)
                                              4.531736   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.514107    2.021539   library hold time
                                              2.021539   data required time
---------------------------------------------------------------------------------------------
                                              2.021539   data required time
                                             -4.531736   data arrival time
---------------------------------------------------------------------------------------------
                                              2.510197   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.760062    0.081472    4.532073 v i_sram.sram5/BEN[9] (CF_SRAM_1024x32)
                                              4.532073   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.514097    2.021529   library hold time
                                              2.021529   data required time
---------------------------------------------------------------------------------------------
                                              2.021529   data required time
                                             -4.532073   data arrival time
---------------------------------------------------------------------------------------------
                                              2.510544   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.760115    0.081619    4.532219 v i_sram.sram5/BEN[8] (CF_SRAM_1024x32)
                                              4.532219   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.514092    2.021524   library hold time
                                              2.021524   data required time
---------------------------------------------------------------------------------------------
                                              2.021524   data required time
                                             -4.532219   data arrival time
---------------------------------------------------------------------------------------------
                                              2.510695   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.774970    0.069994    4.543114 v i_sram.sram5/BEN[7] (CF_SRAM_1024x32)
                                              4.543114   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.512838    2.020271   library hold time
                                              2.020271   data required time
---------------------------------------------------------------------------------------------
                                              2.020271   data required time
                                             -4.543114   data arrival time
---------------------------------------------------------------------------------------------
                                              2.522843   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.775316    0.071151    4.544271 v i_sram.sram5/BEN[6] (CF_SRAM_1024x32)
                                              4.544271   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.512809    2.020241   library hold time
                                              2.020241   data required time
---------------------------------------------------------------------------------------------
                                              2.020241   data required time
                                             -4.544271   data arrival time
---------------------------------------------------------------------------------------------
                                              2.524030   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.775628    0.072178    4.545298 v i_sram.sram5/BEN[5] (CF_SRAM_1024x32)
                                              4.545298   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.512783    2.020215   library hold time
                                              2.020215   data required time
---------------------------------------------------------------------------------------------
                                              2.020215   data required time
                                             -4.545298   data arrival time
---------------------------------------------------------------------------------------------
                                              2.525083   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.775892    0.073032    4.546153 v i_sram.sram5/BEN[4] (CF_SRAM_1024x32)
                                              4.546153   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.512761    2.020193   library hold time
                                              2.020193   data required time
---------------------------------------------------------------------------------------------
                                              2.020193   data required time
                                             -4.546153   data arrival time
---------------------------------------------------------------------------------------------
                                              2.525960   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.776177    0.073940    4.547060 v i_sram.sram5/BEN[3] (CF_SRAM_1024x32)
                                              4.547060   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.512737    2.020169   library hold time
                                              2.020169   data required time
---------------------------------------------------------------------------------------------
                                              2.020169   data required time
                                             -4.547060   data arrival time
---------------------------------------------------------------------------------------------
                                              2.526892   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.776337    0.074447    4.547567 v i_sram.sram5/BEN[2] (CF_SRAM_1024x32)
                                              4.547567   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.512723    2.020155   library hold time
                                              2.020155   data required time
---------------------------------------------------------------------------------------------
                                              2.020155   data required time
                                             -4.547567   data arrival time
---------------------------------------------------------------------------------------------
                                              2.527412   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.776424    0.074719    4.547840 v i_sram.sram5/BEN[1] (CF_SRAM_1024x32)
                                              4.547840   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.512716    2.020148   library hold time
                                              2.020148   data required time
---------------------------------------------------------------------------------------------
                                              2.020148   data required time
                                             -4.547840   data arrival time
---------------------------------------------------------------------------------------------
                                              2.527692   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.776478    0.074890    4.548010 v i_sram.sram5/BEN[0] (CF_SRAM_1024x32)
                                              4.548010   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.994255    0.100128    1.257432 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.507432   clock uncertainty
                                  0.000000    1.507432   clock reconvergence pessimism
                                  0.512711    2.020143   library hold time
                                              2.020143   data required time
---------------------------------------------------------------------------------------------
                                              2.020143   data required time
                                             -4.548010   data arrival time
---------------------------------------------------------------------------------------------
                                              2.527867   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.765111    0.094311    4.544912 v i_sram.sram6/BEN[15] (CF_SRAM_1024x32)
                                              4.544912   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.514035    1.995476   library hold time
                                              1.995476   data required time
---------------------------------------------------------------------------------------------
                                              1.995476   data required time
                                             -4.544912   data arrival time
---------------------------------------------------------------------------------------------
                                              2.549436   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.765656    0.095589    4.546190 v i_sram.sram6/BEN[14] (CF_SRAM_1024x32)
                                              4.546190   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.513989    1.995430   library hold time
                                              1.995430   data required time
---------------------------------------------------------------------------------------------
                                              1.995430   data required time
                                             -4.546190   data arrival time
---------------------------------------------------------------------------------------------
                                              2.550760   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.766100    0.096614    4.547215 v i_sram.sram6/BEN[13] (CF_SRAM_1024x32)
                                              4.547215   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.513951    1.995393   library hold time
                                              1.995393   data required time
---------------------------------------------------------------------------------------------
                                              1.995393   data required time
                                             -4.547215   data arrival time
---------------------------------------------------------------------------------------------
                                              2.551822   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.766675    0.097928    4.548529 v i_sram.sram6/BEN[12] (CF_SRAM_1024x32)
                                              4.548529   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.513903    1.995344   library hold time
                                              1.995344   data required time
---------------------------------------------------------------------------------------------
                                              1.995344   data required time
                                             -4.548529   data arrival time
---------------------------------------------------------------------------------------------
                                              2.553185   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.767053    0.098781    4.549382 v i_sram.sram6/BEN[11] (CF_SRAM_1024x32)
                                              4.549382   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.513871    1.995312   library hold time
                                              1.995312   data required time
---------------------------------------------------------------------------------------------
                                              1.995312   data required time
                                             -4.549382   data arrival time
---------------------------------------------------------------------------------------------
                                              2.554070   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.768925    0.102896    4.553497 v i_sram.sram7/BEN[15] (CF_SRAM_1024x32)
                                              4.553497   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.513705    1.999228   library hold time
                                              1.999228   data required time
---------------------------------------------------------------------------------------------
                                              1.999228   data required time
                                             -4.553497   data arrival time
---------------------------------------------------------------------------------------------
                                              2.554268   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.767273    0.099273    4.549874 v i_sram.sram6/BEN[10] (CF_SRAM_1024x32)
                                              4.549874   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.513852    1.995294   library hold time
                                              1.995294   data required time
---------------------------------------------------------------------------------------------
                                              1.995294   data required time
                                             -4.549874   data arrival time
---------------------------------------------------------------------------------------------
                                              2.554580   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.767420    0.099600    4.550201 v i_sram.sram6/BEN[9] (CF_SRAM_1024x32)
                                              4.550201   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.513840    1.995282   library hold time
                                              1.995282   data required time
---------------------------------------------------------------------------------------------
                                              1.995282   data required time
                                             -4.550201   data arrival time
---------------------------------------------------------------------------------------------
                                              2.554919   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.767493    0.099764    4.550365 v i_sram.sram6/BEN[8] (CF_SRAM_1024x32)
                                              4.550365   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.513834    1.995275   library hold time
                                              1.995275   data required time
---------------------------------------------------------------------------------------------
                                              1.995275   data required time
                                             -4.550365   data arrival time
---------------------------------------------------------------------------------------------
                                              2.555090   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.769349    0.103805    4.554405 v i_sram.sram7/BEN[14] (CF_SRAM_1024x32)
                                              4.554405   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.513669    1.999192   library hold time
                                              1.999192   data required time
---------------------------------------------------------------------------------------------
                                              1.999192   data required time
                                             -4.554405   data arrival time
---------------------------------------------------------------------------------------------
                                              2.555213   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.769796    0.104755    4.555356 v i_sram.sram7/BEN[13] (CF_SRAM_1024x32)
                                              4.555356   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.513632    1.999155   library hold time
                                              1.999155   data required time
---------------------------------------------------------------------------------------------
                                              1.999155   data required time
                                             -4.555356   data arrival time
---------------------------------------------------------------------------------------------
                                              2.556201   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.770304    0.105824    4.556425 v i_sram.sram7/BEN[12] (CF_SRAM_1024x32)
                                              4.556425   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.513589    1.999112   library hold time
                                              1.999112   data required time
---------------------------------------------------------------------------------------------
                                              1.999112   data required time
                                             -4.556425   data arrival time
---------------------------------------------------------------------------------------------
                                              2.557313   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.770597    0.106435    4.557036 v i_sram.sram7/BEN[11] (CF_SRAM_1024x32)
                                              4.557036   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.513564    1.999087   library hold time
                                              1.999087   data required time
---------------------------------------------------------------------------------------------
                                              1.999087   data required time
                                             -4.557036   data arrival time
---------------------------------------------------------------------------------------------
                                              2.557949   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.770804    0.106864    4.557465 v i_sram.sram7/BEN[10] (CF_SRAM_1024x32)
                                              4.557465   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.513547    1.999070   library hold time
                                              1.999070   data required time
---------------------------------------------------------------------------------------------
                                              1.999070   data required time
                                             -4.557465   data arrival time
---------------------------------------------------------------------------------------------
                                              2.558395   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.770954    0.107176    4.557777 v i_sram.sram7/BEN[9] (CF_SRAM_1024x32)
                                              4.557777   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.513534    1.999057   library hold time
                                              1.999057   data required time
---------------------------------------------------------------------------------------------
                                              1.999057   data required time
                                             -4.557777   data arrival time
---------------------------------------------------------------------------------------------
                                              2.558720   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002681    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000034    0.000017    1.000017 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007292    0.149741    1.155906    2.155923 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.149741    0.000064    2.155987 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432774    0.446111    0.527510    2.683497 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.446331    0.009275    2.692772 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525544    0.538744    0.757120    3.449892 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.547289    0.055199    3.505091 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.746382    0.945510    4.450601 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.771036    0.107346    4.557947 v i_sram.sram7/BEN[8] (CF_SRAM_1024x32)
                                              4.557947   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.513527    1.999050   library hold time
                                              1.999050   data required time
---------------------------------------------------------------------------------------------
                                              1.999050   data required time
                                             -4.557947   data arrival time
---------------------------------------------------------------------------------------------
                                              2.558897   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.781105    0.088072    4.561192 v i_sram.sram6/BEN[7] (CF_SRAM_1024x32)
                                              4.561192   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.512685    1.994126   library hold time
                                              1.994126   data required time
---------------------------------------------------------------------------------------------
                                              1.994126   data required time
                                             -4.561192   data arrival time
---------------------------------------------------------------------------------------------
                                              2.567065   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.781666    0.089530    4.562650 v i_sram.sram6/BEN[6] (CF_SRAM_1024x32)
                                              4.562650   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.512637    1.994079   library hold time
                                              1.994079   data required time
---------------------------------------------------------------------------------------------
                                              1.994079   data required time
                                             -4.562650   data arrival time
---------------------------------------------------------------------------------------------
                                              2.568571   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.782055    0.090525    4.563645 v i_sram.sram6/BEN[5] (CF_SRAM_1024x32)
                                              4.563645   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.512605    1.994046   library hold time
                                              1.994046   data required time
---------------------------------------------------------------------------------------------
                                              1.994046   data required time
                                             -4.563645   data arrival time
---------------------------------------------------------------------------------------------
                                              2.569599   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.782383    0.091354    4.564475 v i_sram.sram6/BEN[4] (CF_SRAM_1024x32)
                                              4.564475   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.512577    1.994019   library hold time
                                              1.994019   data required time
---------------------------------------------------------------------------------------------
                                              1.994019   data required time
                                             -4.564475   data arrival time
---------------------------------------------------------------------------------------------
                                              2.570456   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.784148    0.095692    4.568812 v i_sram.sram7/BEN[7] (CF_SRAM_1024x32)
                                              4.568812   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.512420    1.997943   library hold time
                                              1.997943   data required time
---------------------------------------------------------------------------------------------
                                              1.997943   data required time
                                             -4.568812   data arrival time
---------------------------------------------------------------------------------------------
                                              2.570869   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.782647    0.092016    4.565136 v i_sram.sram6/BEN[3] (CF_SRAM_1024x32)
                                              4.565136   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.512555    1.993996   library hold time
                                              1.993996   data required time
---------------------------------------------------------------------------------------------
                                              1.993996   data required time
                                             -4.565136   data arrival time
---------------------------------------------------------------------------------------------
                                              2.571140   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.782845    0.092512    4.565632 v i_sram.sram6/BEN[2] (CF_SRAM_1024x32)
                                              4.565632   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.512538    1.993980   library hold time
                                              1.993980   data required time
---------------------------------------------------------------------------------------------
                                              1.993980   data required time
                                             -4.565632   data arrival time
---------------------------------------------------------------------------------------------
                                              2.571652   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.784543    0.096637    4.569757 v i_sram.sram7/BEN[6] (CF_SRAM_1024x32)
                                              4.569757   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.512387    1.997910   library hold time
                                              1.997910   data required time
---------------------------------------------------------------------------------------------
                                              1.997910   data required time
                                             -4.569757   data arrival time
---------------------------------------------------------------------------------------------
                                              2.571847   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.782978    0.092841    4.565961 v i_sram.sram6/BEN[1] (CF_SRAM_1024x32)
                                              4.565961   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.512527    1.993968   library hold time
                                              1.993968   data required time
---------------------------------------------------------------------------------------------
                                              1.993968   data required time
                                             -4.565961   data arrival time
---------------------------------------------------------------------------------------------
                                              2.571993   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.783045    0.093006    4.566126 v i_sram.sram6/BEN[0] (CF_SRAM_1024x32)
                                              4.566126   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.948734    0.067821    1.231441 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.481442   clock uncertainty
                                  0.000000    1.481442   clock reconvergence pessimism
                                  0.512521    1.993963   library hold time
                                              1.993963   data required time
---------------------------------------------------------------------------------------------
                                              1.993963   data required time
                                             -4.566126   data arrival time
---------------------------------------------------------------------------------------------
                                              2.572163   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.784973    0.097653    4.570773 v i_sram.sram7/BEN[5] (CF_SRAM_1024x32)
                                              4.570773   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.512351    1.997874   library hold time
                                              1.997874   data required time
---------------------------------------------------------------------------------------------
                                              1.997874   data required time
                                             -4.570773   data arrival time
---------------------------------------------------------------------------------------------
                                              2.572899   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.785335    0.098498    4.571618 v i_sram.sram7/BEN[4] (CF_SRAM_1024x32)
                                              4.571618   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.512320    1.997843   library hold time
                                              1.997843   data required time
---------------------------------------------------------------------------------------------
                                              1.997843   data required time
                                             -4.571618   data arrival time
---------------------------------------------------------------------------------------------
                                              2.573775   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.785625    0.099173    4.572293 v i_sram.sram7/BEN[3] (CF_SRAM_1024x32)
                                              4.572293   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.512296    1.997819   library hold time
                                              1.997819   data required time
---------------------------------------------------------------------------------------------
                                              1.997819   data required time
                                             -4.572293   data arrival time
---------------------------------------------------------------------------------------------
                                              2.574475   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.785842    0.099672    4.572792 v i_sram.sram7/BEN[2] (CF_SRAM_1024x32)
                                              4.572792   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.512277    1.997800   library hold time
                                              1.997800   data required time
---------------------------------------------------------------------------------------------
                                              1.997800   data required time
                                             -4.572792   data arrival time
---------------------------------------------------------------------------------------------
                                              2.574992   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.785991    0.100015    4.573135 v i_sram.sram7/BEN[1] (CF_SRAM_1024x32)
                                              4.573135   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.512265    1.997788   library hold time
                                              1.997788   data required time
---------------------------------------------------------------------------------------------
                                              1.997788   data required time
                                             -4.573135   data arrival time
---------------------------------------------------------------------------------------------
                                              2.575348   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002657    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000034    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007288    0.149707    1.155862    2.155879 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.149707    0.000064    2.155943 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437588    0.449000    0.516961    2.672904 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.449199    0.009019    2.681924 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537303    0.547757    0.782428    3.464352 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.552309    0.041166    3.505517 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.765326    0.967603    4.473120 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.786068    0.100191    4.573311 v i_sram.sram7/BEN[0] (CF_SRAM_1024x32)
                                              4.573311   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169643    0.005043    0.294480 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.629191    0.941369    0.869141    1.163621 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.949696    0.071902    1.235523 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.485523   clock uncertainty
                                  0.000000    1.485523   clock reconvergence pessimism
                                  0.512258    1.997782   library hold time
                                              1.997782   data required time
---------------------------------------------------------------------------------------------
                                              1.997782   data required time
                                             -4.573311   data arrival time
---------------------------------------------------------------------------------------------
                                              2.575529   slack (MET)


Startpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_ack_o (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.169412    0.282660    0.289437 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.169983    0.007841    0.297278 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.649993    0.978498    0.860026    1.157304 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.989887    0.085994    1.243298 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.018624    0.272430    1.146357    2.389655 ^ _674_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net54 (net)
                      0.272430    0.001034    2.390689 ^ output54/A (sky130_fd_sc_hd__buf_1)
     1    0.000339    0.035430    0.192125    2.582815 ^ output54/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_ack_o (net)
                      0.035430    0.000001    2.582816 ^ wbs_ack_o (out)
                                              2.582816   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.582816   data arrival time
---------------------------------------------------------------------------------------------
                                              3.332816   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.492322    0.030137    2.712291 v _433_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.003385    0.066139    0.382998    3.095289 v _433_/X (sky130_fd_sc_hd__o211a_1)
                                                         net55 (net)
                      0.066139    0.000047    3.095336 v output55/A (sky130_fd_sc_hd__buf_1)
     1    0.000922    0.032004    0.139186    3.234523 v output55/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[0] (net)
                      0.032004    0.000006    3.234529 v wbs_dat_o[0] (out)
                                              3.234529   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.234529   data arrival time
---------------------------------------------------------------------------------------------
                                              3.984529   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[14] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.492278    0.029905    2.712059 v _553_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.051208    0.154866    0.556760    3.268819 v _553_/X (sky130_fd_sc_hd__o211a_4)
                                                         net60 (net)
                      0.156787    0.012853    3.281672 v output60/A (sky130_fd_sc_hd__buf_1)
     1    0.000357    0.026928    0.175209    3.456880 v output60/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[14] (net)
                      0.026928    0.000001    3.456882 v wbs_dat_o[14] (out)
                                              3.456882   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.456882   data arrival time
---------------------------------------------------------------------------------------------
                                              4.206882   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[23] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.490483    0.017868    2.700022 v _631_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.065093    0.187021    0.580230    3.280252 v _631_/X (sky130_fd_sc_hd__o211a_4)
                                                         net70 (net)
                      0.189277    0.016606    3.296858 v output70/A (sky130_fd_sc_hd__buf_1)
     1    0.000364    0.027264    0.190717    3.487575 v output70/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[23] (net)
                      0.027264    0.000001    3.487576 v wbs_dat_o[23] (out)
                                              3.487576   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.487576   data arrival time
---------------------------------------------------------------------------------------------
                                              4.237576   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[2] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.492353    0.030294    2.712448 v _449_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.022758    0.224870    0.577887    3.290335 v _449_/X (sky130_fd_sc_hd__o211a_1)
                                                         net77 (net)
                      0.224875    0.001381    3.291716 v output77/A (sky130_fd_sc_hd__buf_1)
     1    0.000723    0.031113    0.211693    3.503409 v output77/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[2] (net)
                      0.031113    0.000003    3.503412 v wbs_dat_o[2] (out)
                                              3.503412   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.503412   data arrival time
---------------------------------------------------------------------------------------------
                                              4.253412   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[18] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.490295    0.016027    2.698180 v _587_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.072191    0.204973    0.589116    3.287296 v _587_/X (sky130_fd_sc_hd__o211a_4)
                                                         net64 (net)
                      0.207932    0.019574    3.306870 v output64/A (sky130_fd_sc_hd__buf_1)
     1    0.000357    0.027331    0.199482    3.506352 v output64/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[18] (net)
                      0.027331    0.000001    3.506353 v wbs_dat_o[18] (out)
                                              3.506353   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.506353   data arrival time
---------------------------------------------------------------------------------------------
                                              4.256353   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.490462    0.017676    2.699830 v _579_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.071757    0.203676    0.589049    3.288879 v _579_/X (sky130_fd_sc_hd__o211a_4)
                                                         net63 (net)
                      0.206422    0.018794    3.307673 v output63/A (sky130_fd_sc_hd__buf_1)
     1    0.000437    0.028186    0.199720    3.507393 v output63/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[17] (net)
                      0.028186    0.000002    3.507395 v wbs_dat_o[17] (out)
                                              3.507395   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.507395   data arrival time
---------------------------------------------------------------------------------------------
                                              4.257395   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[30] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.491177    0.023354    2.705508 v _414_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.070067    0.197454    0.591276    3.296784 v _414_/X (sky130_fd_sc_hd__o211a_4)
                                                         net78 (net)
                      0.199614    0.016188    3.312972 v output78/A (sky130_fd_sc_hd__buf_1)
     1    0.000329    0.026969    0.195209    3.508181 v output78/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[30] (net)
                      0.026969    0.000001    3.508183 v wbs_dat_o[30] (out)
                                              3.508183   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.508183   data arrival time
---------------------------------------------------------------------------------------------
                                              4.258183   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.492409    0.030585    2.712739 v _441_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.023328    0.228964    0.581608    3.294347 v _441_/X (sky130_fd_sc_hd__o211a_1)
                                                         net66 (net)
                      0.228971    0.001575    3.295922 v output66/A (sky130_fd_sc_hd__buf_1)
     1    0.000697    0.031259    0.212769    3.508691 v output66/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[1] (net)
                      0.031259    0.000003    3.508694 v wbs_dat_o[1] (out)
                                              3.508694   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.508694   data arrival time
---------------------------------------------------------------------------------------------
                                              4.258694   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.492285    0.029940    2.712094 v _485_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.042557    0.202951    0.597287    3.309381 v _485_/X (sky130_fd_sc_hd__o211a_2)
                                                         net83 (net)
                      0.203232    0.006721    3.316102 v output83/A (sky130_fd_sc_hd__buf_1)
     1    0.000346    0.027182    0.197129    3.513231 v output83/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[6] (net)
                      0.027182    0.000000    3.513232 v wbs_dat_o[6] (out)
                                              3.513232   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.513232   data arrival time
---------------------------------------------------------------------------------------------
                                              4.263232   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[13] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.491698    0.026679    2.708833 v _543_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.071655    0.200859    0.594674    3.303507 v _543_/X (sky130_fd_sc_hd__o211a_4)
                                                         net59 (net)
                      0.202673    0.014808    3.318315 v output59/A (sky130_fd_sc_hd__buf_1)
     1    0.000403    0.027792    0.197539    3.515854 v output59/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[13] (net)
                      0.027792    0.000002    3.515856 v wbs_dat_o[13] (out)
                                              3.515856   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.515856   data arrival time
---------------------------------------------------------------------------------------------
                                              4.265855   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[29] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.491229    0.023706    2.705860 v _406_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.073808    0.207499    0.587756    3.293616 v _406_/X (sky130_fd_sc_hd__o211a_4)
                                                         net76 (net)
                      0.211373    0.022804    3.316420 v output76/A (sky130_fd_sc_hd__buf_1)
     1    0.000415    0.027990    0.201811    3.518231 v output76/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[29] (net)
                      0.027990    0.000002    3.518233 v wbs_dat_o[29] (out)
                                              3.518233   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.518233   data arrival time
---------------------------------------------------------------------------------------------
                                              4.268232   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[22] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.490616    0.019054    2.701208 v _621_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.075181    0.208588    0.601333    3.302541 v _621_/X (sky130_fd_sc_hd__o211a_4)
                                                         net69 (net)
                      0.210291    0.015409    3.317950 v output69/A (sky130_fd_sc_hd__buf_1)
     1    0.000359    0.027380    0.200636    3.518585 v output69/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[22] (net)
                      0.027380    0.000001    3.518586 v wbs_dat_o[22] (out)
                                              3.518586   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.518586   data arrival time
---------------------------------------------------------------------------------------------
                                              4.268587   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[20] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.489757    0.008589    2.690743 v _605_/B1 (sky130_fd_sc_hd__o211a_4)
     1    0.079735    0.215372    0.616641    3.307384 v _605_/X (sky130_fd_sc_hd__o211a_4)
                                                         net67 (net)
                      0.215437    0.003488    3.310872 v output67/A (sky130_fd_sc_hd__buf_1)
     1    0.000888    0.032668    0.209357    3.520229 v output67/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[20] (net)
                      0.032668    0.000004    3.520233 v wbs_dat_o[20] (out)
                                              3.520233   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.520233   data arrival time
---------------------------------------------------------------------------------------------
                                              4.270233   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[5] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.492391    0.030490    2.712644 v _475_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.043084    0.205239    0.598822    3.311466 v _475_/X (sky130_fd_sc_hd__o211a_2)
                                                         net82 (net)
                      0.205556    0.007169    3.318635 v output82/A (sky130_fd_sc_hd__buf_1)
     1    0.000699    0.030706    0.202418    3.521053 v output82/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[5] (net)
                      0.030706    0.000003    3.521056 v wbs_dat_o[5] (out)
                                              3.521056   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.521056   data arrival time
---------------------------------------------------------------------------------------------
                                              4.271056   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[19] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.490246    0.015508    2.697662 v _597_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.078064    0.219335    0.597734    3.295396 v _597_/X (sky130_fd_sc_hd__o211a_4)
                                                         net65 (net)
                      0.222991    0.022558    3.317953 v output65/A (sky130_fd_sc_hd__buf_1)
     1    0.000436    0.028305    0.207572    3.525525 v output65/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[19] (net)
                      0.028305    0.000002    3.525527 v wbs_dat_o[19] (out)
                                              3.525527   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.525527   data arrival time
---------------------------------------------------------------------------------------------
                                              4.275527   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.492269    0.029856    2.712010 v _457_/B1 (sky130_fd_sc_hd__o211a_1)
     2    0.025539    0.248643    0.595617    3.307627 v _457_/X (sky130_fd_sc_hd__o211a_1)
                                                         net80 (net)
                      0.248664    0.002431    3.310058 v output80/A (sky130_fd_sc_hd__buf_1)
     1    0.000796    0.032431    0.220566    3.530624 v output80/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[3] (net)
                      0.032431    0.000004    3.530628 v wbs_dat_o[3] (out)
                                              3.530628   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.530628   data arrival time
---------------------------------------------------------------------------------------------
                                              4.280628   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[21] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.489999    0.012532    2.694686 v _613_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.084733    0.219257    0.609078    3.303764 v _613_/X (sky130_fd_sc_hd__o211a_4)
                                                         net68 (net)
                      0.224655    0.026942    3.330705 v output68/A (sky130_fd_sc_hd__buf_1)
     1    0.000440    0.028377    0.208260    3.538965 v output68/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[21] (net)
                      0.028377    0.000002    3.538967 v wbs_dat_o[21] (out)
                                              3.538967   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.538967   data arrival time
---------------------------------------------------------------------------------------------
                                              4.288967   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[27] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.491124    0.022985    2.705139 v _665_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.078940    0.219767    0.602697    3.307836 v _665_/X (sky130_fd_sc_hd__o211a_4)
                                                         net74 (net)
                      0.223184    0.022175    3.330011 v output74/A (sky130_fd_sc_hd__buf_1)
     1    0.000743    0.031281    0.211308    3.541319 v output74/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[27] (net)
                      0.031281    0.000004    3.541323 v wbs_dat_o[27] (out)
                                              3.541323   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.541323   data arrival time
---------------------------------------------------------------------------------------------
                                              4.291323   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.492141    0.029178    2.711332 v _503_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.046529    0.219051    0.609335    3.320667 v _503_/X (sky130_fd_sc_hd__o211a_2)
                                                         net85 (net)
                      0.219485    0.008589    3.329256 v output85/A (sky130_fd_sc_hd__buf_1)
     1    0.001021    0.034024    0.212856    3.542112 v output85/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[8] (net)
                      0.034024    0.000006    3.542118 v wbs_dat_o[8] (out)
                                              3.542118   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.542118   data arrival time
---------------------------------------------------------------------------------------------
                                              4.292119   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[31] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.491250    0.023849    2.706003 v _422_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.080515    0.225477    0.601171    3.307174 v _422_/X (sky130_fd_sc_hd__o211a_4)
                                                         net79 (net)
                      0.230588    0.027214    3.334388 v output79/A (sky130_fd_sc_hd__buf_1)
     1    0.000388    0.027960    0.209621    3.544010 v output79/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[31] (net)
                      0.027960    0.000002    3.544011 v wbs_dat_o[31] (out)
                                              3.544011   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.544011   data arrival time
---------------------------------------------------------------------------------------------
                                              4.294011   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.492329    0.030172    2.712326 v _495_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.049703    0.231868    0.619284    3.331610 v _495_/X (sky130_fd_sc_hd__o211a_2)
                                                         net84 (net)
                      0.232366    0.009433    3.341043 v output84/A (sky130_fd_sc_hd__buf_1)
     1    0.000411    0.028252    0.210490    3.551533 v output84/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[7] (net)
                      0.028252    0.000002    3.551535 v wbs_dat_o[7] (out)
                                              3.551535   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.551535   data arrival time
---------------------------------------------------------------------------------------------
                                              4.301535   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[24] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.490687    0.019655    2.701809 v _641_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.085652    0.221315    0.610516    3.312325 v _641_/X (sky130_fd_sc_hd__o211a_4)
                                                         net71 (net)
                      0.226812    0.027337    3.339663 v output71/A (sky130_fd_sc_hd__buf_1)
     1    0.000806    0.031986    0.213332    3.552994 v output71/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[24] (net)
                      0.031986    0.000004    3.552998 v wbs_dat_o[24] (out)
                                              3.552998   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.552998   data arrival time
---------------------------------------------------------------------------------------------
                                              4.302998   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.492282    0.029924    2.712078 v _465_/B1 (sky130_fd_sc_hd__o211a_1)
     2    0.027974    0.269252    0.611651    3.323729 v _465_/X (sky130_fd_sc_hd__o211a_1)
                                                         net81 (net)
                      0.269287    0.003120    3.326849 v output81/A (sky130_fd_sc_hd__buf_1)
     1    0.000768    0.032666    0.227166    3.554015 v output81/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[4] (net)
                      0.032666    0.000004    3.554019 v wbs_dat_o[4] (out)
                                              3.554019   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.554019   data arrival time
---------------------------------------------------------------------------------------------
                                              4.304019   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[25] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.490855    0.021010    2.703164 v _649_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.088486    0.227509    0.614322    3.317486 v _649_/X (sky130_fd_sc_hd__o211a_4)
                                                         net72 (net)
                      0.233500    0.028968    3.346454 v output72/A (sky130_fd_sc_hd__buf_1)
     1    0.000426    0.028450    0.211057    3.557511 v output72/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[25] (net)
                      0.028450    0.000002    3.557513 v wbs_dat_o[25] (out)
                                              3.557513   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.557513   data arrival time
---------------------------------------------------------------------------------------------
                                              4.307513   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[15] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.490794    0.020527    2.702681 v _563_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.064045    0.281813    0.616041    3.318722 v _563_/X (sky130_fd_sc_hd__o211a_2)
                                                         net61 (net)
                      0.283205    0.015248    3.333970 v output61/A (sky130_fd_sc_hd__buf_1)
     1    0.000367    0.029041    0.226952    3.560923 v output61/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[15] (net)
                      0.029041    0.000001    3.560924 v wbs_dat_o[15] (out)
                                              3.560924   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.560924   data arrival time
---------------------------------------------------------------------------------------------
                                              4.310924   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[26] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.491003    0.022119    2.704273 v _657_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.090103    0.230936    0.616776    3.321049 v _657_/X (sky130_fd_sc_hd__o211a_4)
                                                         net73 (net)
                      0.237259    0.029983    3.351032 v output73/A (sky130_fd_sc_hd__buf_1)
     1    0.000346    0.027673    0.211349    3.562381 v output73/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[26] (net)
                      0.027673    0.000001    3.562382 v wbs_dat_o[26] (out)
                                              3.562382   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.562382   data arrival time
---------------------------------------------------------------------------------------------
                                              4.312382   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[16] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.490573    0.018686    2.700840 v _571_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.055404    0.246007    0.639104    3.339944 v _571_/X (sky130_fd_sc_hd__o211a_2)
                                                         net62 (net)
                      0.246626    0.009209    3.349154 v output62/A (sky130_fd_sc_hd__buf_1)
     1    0.000870    0.033114    0.220767    3.569920 v output62/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[16] (net)
                      0.033114    0.000004    3.569924 v wbs_dat_o[16] (out)
                                              3.569924   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.569924   data arrival time
---------------------------------------------------------------------------------------------
                                              4.319924   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[9] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.492120    0.029065    2.711219 v _511_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.055262    0.247244    0.636817    3.348036 v _511_/X (sky130_fd_sc_hd__o211a_2)
                                                         net86 (net)
                      0.248164    0.011503    3.359539 v output86/A (sky130_fd_sc_hd__buf_1)
     1    0.000386    0.028381    0.215479    3.575017 v output86/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[9] (net)
                      0.028381    0.000002    3.575019 v wbs_dat_o[9] (out)
                                              3.575019   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.575019   data arrival time
---------------------------------------------------------------------------------------------
                                              4.325019   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.491828    0.027436    2.709589 v _519_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.056565    0.250599    0.640679    3.350269 v _519_/X (sky130_fd_sc_hd__o211a_2)
                                                         net56 (net)
                      0.251563    0.011821    3.362089 v output56/A (sky130_fd_sc_hd__buf_1)
     1    0.000393    0.028535    0.216692    3.578781 v output56/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[10] (net)
                      0.028535    0.000002    3.578783 v wbs_dat_o[10] (out)
                                              3.578783   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.578783   data arrival time
---------------------------------------------------------------------------------------------
                                              4.328783   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[11] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.492063    0.028757    2.710910 v _527_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.057730    0.253313    0.648431    3.359341 v _527_/X (sky130_fd_sc_hd__o211a_2)
                                                         net57 (net)
                      0.253827    0.009332    3.368673 v output57/A (sky130_fd_sc_hd__buf_1)
     1    0.000402    0.028690    0.217559    3.586232 v output57/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[11] (net)
                      0.028690    0.000001    3.586233 v wbs_dat_o[11] (out)
                                              3.586233   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.586233   data arrival time
---------------------------------------------------------------------------------------------
                                              4.336233   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.491802    0.027289    2.709443 v _535_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.057001    0.252309    0.640983    3.350425 v _535_/X (sky130_fd_sc_hd__o211a_2)
                                                         net58 (net)
                      0.253440    0.013776    3.364202 v output58/A (sky130_fd_sc_hd__buf_1)
     1    0.000901    0.033597    0.223441    3.587642 v output58/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[12] (net)
                      0.033597    0.000005    3.587647 v wbs_dat_o[12] (out)
                                              3.587647   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.587647   data arrival time
---------------------------------------------------------------------------------------------
                                              4.337647   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[28] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002438    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065629    0.240390    0.366367    1.366377 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.241170    0.011260    1.377638 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041685    0.218093    0.595015    1.972652 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.218093    0.000699    1.973351 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.224715    0.489347    0.708802    2.682154 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.491056    0.022502    2.704655 v _673_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.098370    0.248892    0.627522    3.332177 v _673_/X (sky130_fd_sc_hd__o211a_4)
                                                         net75 (net)
                      0.257313    0.035884    3.368062 v output75/A (sky130_fd_sc_hd__buf_1)
     1    0.000828    0.032963    0.223861    3.591922 v output75/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[28] (net)
                      0.032963    0.000005    3.591927 v wbs_dat_o[28] (out)
                                              3.591927   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -3.591927   data arrival time
---------------------------------------------------------------------------------------------
                                              4.341927   slack (MET)



