// Seed: 3294277039
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input wor id_2
);
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output supply0 id_2
);
  id_4 :
  assert property (@(negedge id_0) 1)
  else $signed(33);
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0
  );
  assign modCall_1.id_2 = 0;
  assign id_4 = 1'b0 - 1;
  wire id_5 = id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_4 = id_1;
  logic [1 : -1] id_5;
  ;
  always @(1 or posedge 1) $unsigned(27);
  ;
  wire id_6;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout tri0 id_3;
  output wire id_2;
  input wire id_1;
  logic id_4;
  assign id_3 = 1;
  wire id_5;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  logic id_6;
  ;
  assign id_4 = $realtime;
  logic [-1 : 1] id_7 = id_1;
  wire id_8;
endmodule
