// Seed: 4066136
module module_0 (
    input tri0 id_0
);
  assign id_2 = id_2.id_0 ^ 0;
  assign id_2 = 1;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input tri id_2,
    input wand id_3,
    input supply1 id_4,
    input supply1 id_5,
    input tri id_6,
    input uwire id_7,
    input uwire id_8,
    output uwire id_9,
    input uwire id_10,
    input tri1 id_11,
    input wor id_12,
    input tri0 id_13,
    output uwire id_14,
    input uwire id_15,
    output wire id_16,
    input wand id_17,
    input uwire id_18,
    output tri0 id_19,
    input wire id_20,
    output tri1 id_21
    , id_23
);
  wire id_24;
  wire id_25;
  module_0(
      id_20
  );
endmodule
