<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICD_ISACTIVER&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">GICD_ISACTIVER&lt;n&gt;, Interrupt Set-Active Registers, n =
      0 - 31</h1><p>The GICD_ISACTIVER&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
          <p>Activates the corresponding interrupt. These registers are used when saving and restoring GIC state.</p>
        <p>This 
        register
       is part of the GIC Distributor registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Security disabled</th><th>Secure</th><th>Non-secure</th></tr><tr><td>RW</td><td>RW</td><td>RW</td></tr></table>
          <p>When affinity routing is enabled for the Security state of an interrupt, bits corresponding to SGIs and PPIs are RAZ/WI, and equivalent functionality for SGIs and PPIs is provided by <a href="ext-gicr_isactiver0.html">GICR_ISACTIVER0</a>.</p>
        
          <p>Bits corresponding to unimplemented interrupts are RAZ/WI.</p>
        
          <p>If <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0, unless the <a href="ext-gicd_nsacrn.html">GICD_NSACR&lt;n&gt;</a> registers permit Non-secure software to control Group 0 and Secure Group 1 interrupts, any bits that correspond to Group 0 or Secure Group 1 interrupts are accessible only by Secure accesses and are RAZ/WI to Non-secure accesses.</p>
        
          <p>The bit reads as one if the status of the interrupt is active or active and pending. <a href="ext-gicd_ispendrn.html">GICD_ISPENDR&lt;n&gt;</a> and <a href="ext-gicd_icpendrn.html">GICD_ICPENDR&lt;n&gt;</a> provide the pending status of the interrupt.</p>
        <h2>Configuration</h2><p>Some or all RW fields of this register have defined reset values.</p>
          <p>These registers are available in all GIC configurations. If <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0, these registers are Common.</p>
        
          <p>The number of implemented <a href="ext-gicd_isactivern.html">GICD_ISACTIVER&lt;n&gt;</a> registers is (<a href="ext-gicd_typer.html">GICD_TYPER</a>.ITLinesNumber+1). Registers are numbered from 0.</p>
        
          <p>GICD_ISACTIVER0 is Banked for each connected PE with <a href="ext-gicr_typer.html">GICR_TYPER</a>.Processor_Number &lt; 8.</p>
        
          <p>Accessing GICD_ISACTIVER0 from a PE with <a href="ext-gicr_typer.html">GICR_TYPER</a>.Processor_Number &gt; 7 is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>:</p>
        
          <ul>
            <li>
              Register is RAZ/WI.
            </li>
            <li>
              An <span class="arm-defined-word">UNKNOWN</span> banked copy of the register is accessed.
            </li>
          </ul>
        <h2>Attributes</h2>
          <p>GICD_ISACTIVER&lt;n&gt; is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The GICD_ISACTIVER&lt;n&gt; bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#Set_active_bit">Set_active_bit&lt;x&gt;, bit [x], for x = 0 to 31</a></td></tr></tbody></table><h4 id="Set_active_bit">Set_active_bit&lt;x&gt;, bit [x], for x = 0 to 31</h4>
              <p>Adds the active state to interrupt number 32n + x. Reads and writes have the following behavior:</p>
            <table class="valuetable"><tr><th>Set_active_bit&lt;x&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>If read, indicates that the corresponding interrupt is not active, and is not active and pending.</p>
                
                  <p>If written, has no effect.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>If read, indicates that the corresponding interrupt is active, or is active and pending.</p>
                
                  <p>If written, activates the corresponding interrupt, if the interrupt is not already active. If the interrupt is already active, the write has no effect.</p>
                
                  <p>After a write of 1 to this bit, a subsequent read of this bit returns 1.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><div class="text_after_fields">
            <p>For INTID m, when DIV and MOD are the integer division and modulo operations:</p>
            <ul>
              <li>
                The corresponding GICD_ISACTIVER&lt;n&gt; number, n, is given by n = m DIV 32.
              </li>
              <li>
                The offset of the required GICD_ISACTIVER is (<span class="hexnumber">0x300</span> + (4*n)).
              </li>
              <li>
                The bit number of the required group modifier bit in this register is m MOD 32.
              </li>
            </ul>
          </div><h2>Accessing the GICD_ISACTIVER&lt;n&gt;</h2><p>GICD_ISACTIVER&lt;n&gt; can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>GIC Distributor</td><td><span class="hexnumber">0x0300</span> + 4n</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
