<module name="GPIO1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="GPIO_REVISION" acronym="GPIO_REVISION" offset="0x0" width="32" description="This register contains the IP revision code.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="GPIOREVISION" width="8" begin="7" end="0" resetval="See" description="IP revision[7:4] Major revision . [3:0] Minor revision . Examples: 0x10 for 1.0, 0x21 for 2.1 ." range="" rwaccess="R"/>
  </register>
  <register id="GPIO_SYSCONFIG" acronym="GPIO_SYSCONFIG" offset="0x10" width="32" description="This register controls the various parameters of the L4 interconnect.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="IDLEMODE" width="2" begin="4" end="3" resetval="0x0" description="Power Management, Req/Ack control" range="" rwaccess="RW">
      <bitenum value="0" token="IDLEMODE_0" description="Force-idle. An idle request is acknowledged unconditionally"/>
      <bitenum value="1" token="IDLEMODE_1" description="No-idle. An idle request is never acknowledged"/>
      <bitenum value="2" token="IDLEMODE_2" description="Smart-idle. Acknowledgment to an idle request is given based on the internal activity of the module"/>
      <bitenum value="3" token="IDLEMODE_3" description="Reserved do not use"/>
    </bitfield>
    <bitfield id="ENAWAKEUP" width="1" begin="2" end="2" resetval="0x0" description="Wake-up capability enabled/disabled" range="" rwaccess="RW">
      <bitenum value="0" token="ENAWAKEUP_0" description="Wakeup disable"/>
      <bitenum value="1" token="ENAWAKEUP_1" description="Wakeup enable"/>
    </bitfield>
    <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0x0" description="Software reset. This bit is automatically reset by the hardware. During reads, it always returns 0." range="" rwaccess="RW">
      <bitenum value="0" token="SOFTRESET_0" description="Normal mode"/>
      <bitenum value="1" token="SOFTRESET_1" description="The module is reset"/>
    </bitfield>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0x0" description="Internal interface clock gating strategy" range="" rwaccess="RW">
      <bitenum value="0" token="AUTOIDLE_0" description="Interface clock is free-running"/>
      <bitenum value="1" token="AUTOIDLE_1" description="Automatic interface clock gating strategy is applied, based on the L4 interconnect activity"/>
    </bitfield>
  </register>
  <register id="GPIO_SYSSTATUS" acronym="GPIO_SYSSTATUS" offset="0x14" width="32" description="This register provides status information about the module, excluding the interrupt-status information.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="-" description="Internal reset monitoring" range="" rwaccess="R">
      <bitenum value="0" token="RESETDONE_0" description="Internal module reset in on-going"/>
      <bitenum value="1" token="RESETDONE_1" description="Reset completed"/>
    </bitfield>
  </register>
  <register id="GPIO_IRQSTATUS1" acronym="GPIO_IRQSTATUS1" offset="0x18" width="32" description="This register provides IRQ 1 status information.">
    <bitfield id="IRQSTATUS1" width="32" begin="31" end="0" resetval="0x00000000" description="Interrupt 1 Status Register. Write a 1 in the corresponding bit to clear it to 0. Write 0 in the corresponding bit does not affect its value." range="" rwaccess="RW">
      <bitenum value="0" token="IRQSTATUS1_0" description="IRQ channel N not triggered"/>
      <bitenum value="1" token="IRQSTATUS1_1" description="IRQ channel N triggered"/>
    </bitfield>
  </register>
  <register id="GPIO_IRQENABLE1" acronym="GPIO_IRQENABLE1" offset="0x1C" width="32" description="This register provides IRQ 1 enable information.">
    <bitfield id="IRQENABLE1" width="32" begin="31" end="0" resetval="0x00000000" description="Interrupt 1 Enable Register" range="" rwaccess="RW">
      <bitenum value="0" token="IRQENABLE1_0" description="Disable IRQ generation for channel N"/>
      <bitenum value="1" token="IRQENABLE1_1" description="Enable IRQ generation for channel N"/>
    </bitfield>
  </register>
  <register id="GPIO_WAKEUPENABLE" acronym="GPIO_WAKEUPENABLE" offset="0x20" width="32" description="This register provides wakeup-enable information.">
    <bitfield id="WAKEUPEN" width="32" begin="31" end="0" resetval="0x00000000" description="Wake Up Enable Register" range="" rwaccess="RW">
      <bitenum value="0" token="WAKEUPEN_0" description="Disable wake-up generation for channel N"/>
      <bitenum value="1" token="WAKEUPEN_1" description="Enable wake-up generation for channel N"/>
    </bitfield>
  </register>
  <register id="GPIO_IRQSTATUS2" acronym="GPIO_IRQSTATUS2" offset="0x28" width="32" description="This register provides IRQ 2 status information.">
    <bitfield id="IRQSTATUS2" width="32" begin="31" end="0" resetval="0x00000000" description="Interrupt 2 Status Register. Write a 1 in the corresponding bit to clear it to 0. Write 0 in the corresponding bit does not affect its value." range="" rwaccess="RW">
      <bitenum value="0" token="IRQSTATUS2_0" description="IRQ channel N not triggered"/>
      <bitenum value="1" token="IRQSTATUS2_1" description="IRQ channel N triggered"/>
    </bitfield>
  </register>
  <register id="GPIO_IRQENABLE2" acronym="GPIO_IRQENABLE2" offset="0x2C" width="32" description="This register provides IRQ 2 enable information.">
    <bitfield id="IRQENABLE2" width="32" begin="31" end="0" resetval="0x00000000" description="Interrupt 2 Enable Register" range="" rwaccess="RW">
      <bitenum value="0" token="IRQENABLE2_0" description="Disable IRQ generation for channel N"/>
      <bitenum value="1" token="IRQENABLE2_1" description="Enable IRQ generation for channel N"/>
    </bitfield>
  </register>
  <register id="GPIO_CTRL" acronym="GPIO_CTRL" offset="0x30" width="32" description="This register controls the clock gating functionality.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="GATINGRATIO" width="2" begin="2" end="1" resetval="0x1" description="Gating Ratio" range="" rwaccess="RW">
      <bitenum value="0" token="GATINGRATIO_0" description="Functional clock is interface clock."/>
      <bitenum value="1" token="GATINGRATIO_1" description="Functional clock is interface clock divided by 2."/>
      <bitenum value="2" token="GATINGRATIO_2" description="Functional clock is interface clock divided by 4."/>
      <bitenum value="3" token="GATINGRATIO_3" description="Functional clock is interface clock divided by 8."/>
    </bitfield>
    <bitfield id="DISABLEMODULE" width="1" begin="0" end="0" resetval="0x0" description="Module Disable" range="" rwaccess="RW">
      <bitenum value="0" token="DISABLEMODULE_0" description="Module is enabled, clocks are not gated"/>
      <bitenum value="1" token="DISABLEMODULE_1" description="Module is disabled, clocks are gated"/>
    </bitfield>
  </register>
  <register id="GPIO_OE" acronym="GPIO_OE" offset="0x34" width="32" description="This register is used to enable the pins output capabilities. Its only function is to carry the pads configuration.">
    <bitfield id="OUTPUTEN" width="32" begin="31" end="0" resetval="0xFFFFFFFF" description="Output Data Enable" range="" rwaccess="RW">
      <bitenum value="0" token="OUTPUTEN_0" description="The corresponding GPIO port is configured as output"/>
      <bitenum value="1" token="OUTPUTEN_1" description="The corresponding GPIO port is configured as input"/>
    </bitfield>
  </register>
  <register id="GPIO_DATAIN" acronym="GPIO_DATAIN" offset="0x38" width="32" description="This register is used to register the data that is read from the GPIO pins.">
    <bitfield id="DATAINPUT" width="32" begin="31" end="0" resetval="0x00000000" description="Sampled Input Data" range="" rwaccess="R"/>
  </register>
  <register id="GPIO_DATAOUT" acronym="GPIO_DATAOUT" offset="0x3C" width="32" description="This register is used for setting the value of the GPIO output pins">
    <bitfield id="DATAOUTPUT" width="32" begin="31" end="0" resetval="0x00000000" description="Output Data" range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_LEVELDETECT0" acronym="GPIO_LEVELDETECT0" offset="0x40" width="32" description="This register is used to enable/disable for each input lines the low-level (0) detection to be used for the interrupt request generation.">
    <bitfield id="LOWLEVEL" width="32" begin="31" end="0" resetval="0x00000000" description="Low Level Interrupt Enable" range="" rwaccess="RW">
      <bitenum value="0" token="LOWLEVEL_0" description="Disable the IRQ assertion on low-level detect"/>
      <bitenum value="1" token="LOWLEVEL_1" description="Enable the IRQ assertion on low-level detect"/>
    </bitfield>
  </register>
  <register id="GPIO_LEVELDETECT1" acronym="GPIO_LEVELDETECT1" offset="0x44" width="32" description="This register is used to enable/disable for each input lines the high-level (1) detection to be used for the interrupt request generation.">
    <bitfield id="HIGHLEVEL" width="32" begin="31" end="0" resetval="0x00000000" description="High Level Interrupt Enable" range="" rwaccess="RW">
      <bitenum value="0" token="HIGHLEVEL_0" description="Disable the IRQ assertion on high-level detect"/>
      <bitenum value="1" token="HIGHLEVEL_1" description="Enable the IRQ assertion on high-level detect"/>
    </bitfield>
  </register>
  <register id="GPIO_RISINGDETECT" acronym="GPIO_RISINGDETECT" offset="0x48" width="32" description="This register is used to enable/disable for each input lines the rising-edge (transition 0=&amp;gt;1) detection to be used for the interrupt request and the wake-up generation.">
    <bitfield id="RISINGEDGE" width="32" begin="31" end="0" resetval="0x00000000" description="Rising Edge Interrupt/wake-up enable" range="" rwaccess="RW">
      <bitenum value="0" token="RISINGEDGE_0" description="Disable IRQ /wake up on rising edge detect"/>
      <bitenum value="1" token="RISINGEDGE_1" description="Enable IRQ /wake up on rising edge detect"/>
    </bitfield>
  </register>
  <register id="GPIO_FALLINGDETECT" acronym="GPIO_FALLINGDETECT" offset="0x4C" width="32" description="This register is used to enable/disable for each input lines the falling-edge (transition 1=&amp;gt;0) detection to be used for the interrupt request and the wake-up generation.">
    <bitfield id="FALLINGEDGE" width="32" begin="31" end="0" resetval="0x00000000" description="Falling Edge Interrupt/wake-up enable" range="" rwaccess="RW">
      <bitenum value="0" token="FALLINGEDGE_0" description="Disable IRQ/wakeup on falling edge detect"/>
      <bitenum value="1" token="FALLINGEDGE_1" description="Enable IRQ /wake up on falling edge detect"/>
    </bitfield>
  </register>
  <register id="GPIO_DEBOUNCENABLE" acronym="GPIO_DEBOUNCENABLE" offset="0x50" width="32" description="This register is used to enable/disable the debouncing feature for each input line.">
    <bitfield id="DEBOUNCEEN" width="32" begin="31" end="0" resetval="0x00000000" description="Input Debounce Enable" range="" rwaccess="RW">
      <bitenum value="0" token="DEBOUNCEEN_0" description="Disable debouncing feature on the corresponding input port"/>
      <bitenum value="1" token="DEBOUNCEEN_1" description="Enable debouncing feature on the corresponding input port"/>
    </bitfield>
  </register>
  <register id="GPIO_DEBOUNCINGTIME" acronym="GPIO_DEBOUNCINGTIME" offset="0x54" width="32" description="This register controls debouncing time (the value is global for all ports).">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCEVAL" width="8" begin="7" end="0" resetval="0x00" description="Input Debouncing Value in 31 microsecond steps. debouncing time = (DEBOUNCEVAL+1) x 31 &#956;s" range="" rwaccess="RW"/>
  </register>
  <register id="GPIO_CLEARIRQENABLE1" acronym="GPIO_CLEARIRQENABLE1" offset="0x60" width="32" description="Clear to 0 the corresponding bits in the register">
    <bitfield id="CLEARIRQEN1" width="32" begin="31" end="0" resetval="0x00000000" description="Clear Interrupt Enable 1" range="" rwaccess="RW">
      <bitenum value="0" token="CLEARIRQEN1_0" description="No effect"/>
      <bitenum value="1" token="CLEARIRQEN1_1" description="Clear the corresponding bit in the register"/>
    </bitfield>
  </register>
  <register id="GPIO_SETIRQENABLE1" acronym="GPIO_SETIRQENABLE1" offset="0x64" width="32" description="Set to 1 the corresponding bits in the register">
    <bitfield id="SETIRQEN1" width="32" begin="31" end="0" resetval="0x00000000" description="Set Interrupt Enable 1" range="" rwaccess="RW">
      <bitenum value="0" token="SETIRQEN1_0" description="No effect"/>
      <bitenum value="1" token="SETIRQEN1_1" description="Set the corresponding bit in the register"/>
    </bitfield>
  </register>
  <register id="GPIO_CLEARIRQENABLE2" acronym="GPIO_CLEARIRQENABLE2" offset="0x70" width="32" description="Clear to 0 the corresponding bits in the register">
    <bitfield id="CLEARIRQEN2" width="32" begin="31" end="0" resetval="0x00000000" description="Clear Interrupt Enable 2" range="" rwaccess="RW">
      <bitenum value="0" token="CLEARIRQEN2_0" description="No effect"/>
      <bitenum value="1" token="CLEARIRQEN2_1" description="Clear the corresponding bit in the register"/>
    </bitfield>
  </register>
  <register id="GPIO_SETIRQENABLE2" acronym="GPIO_SETIRQENABLE2" offset="0x74" width="32" description="Set to 1 the corresponding bits in the register">
    <bitfield id="SETIRQEN2" width="32" begin="31" end="0" resetval="0x00000000" description="Set Interrupt Enable 2" range="" rwaccess="RW">
      <bitenum value="0" token="SETIRQEN2_0" description="No effect"/>
      <bitenum value="1" token="SETIRQEN2_1" description="Set the corresponding bit in the register"/>
    </bitfield>
  </register>
  <register id="GPIO_CLEARWKUENA" acronym="GPIO_CLEARWKUENA" offset="0x80" width="32" description="Clear to 0 the corresponding bits in the register">
    <bitfield id="CLEARWAKEUPEN" width="32" begin="31" end="0" resetval="0x00000000" description="Clear wake-up enable" range="" rwaccess="RW">
      <bitenum value="0" token="CLEARWAKEUPEN_0" description="No effect"/>
      <bitenum value="1" token="CLEARWAKEUPEN_1" description="Clear the corresponding bit in the register"/>
    </bitfield>
  </register>
  <register id="GPIO_SETWKUENA" acronym="GPIO_SETWKUENA" offset="0x84" width="32" description="Set to 1 the corresponding bits in the register">
    <bitfield id="SETWAKEUPEN" width="32" begin="31" end="0" resetval="0x00000000" description="Set wake-up enable" range="" rwaccess="RW">
      <bitenum value="0" token="SETWAKEUPEN_0" description="No effect"/>
      <bitenum value="1" token="SETWAKEUPEN_1" description="Set the corresponding bit in the register"/>
    </bitfield>
  </register>
  <register id="GPIO_CLEARDATAOUT" acronym="GPIO_CLEARDATAOUT" offset="0x90" width="32" description="Clear to 0 the corresponding bits in the register">
    <bitfield id="CLEARDATAOUT" width="32" begin="31" end="0" resetval="0x00000000" description="Clear Data Output Register" range="" rwaccess="RW">
      <bitenum value="0" token="CLEARDATAOUT_0" description="No effect"/>
      <bitenum value="1" token="CLEARDATAOUT_1" description="Clear the corresponding bit in the register"/>
    </bitfield>
  </register>
  <register id="GPIO_SETDATAOUT" acronym="GPIO_SETDATAOUT" offset="0x94" width="32" description="Set to 1 the corresponding bits in the register">
    <bitfield id="SETDATAOUT" width="32" begin="31" end="0" resetval="0x00000000" description="Set Data Output Register" range="" rwaccess="RW">
      <bitenum value="0" token="SETDATAOUT_0" description="No effect"/>
      <bitenum value="1" token="SETDATAOUT_1" description="Set the corresponding bit in the register"/>
    </bitfield>
  </register>
</module>
