

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2'
================================================================
* Date:           Fri Jan  3 15:13:31 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.503 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        3|     4099|  30.000 ns|  40.990 us|    3|  4099|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_981_2  |        0|     4096|         2|          1|          1|  0 ~ 4096|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    123|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     27|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    167|    -|
|Register         |        -|    -|      24|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      24|    317|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_7_2_8_1_1_x_U224  |sparsemux_7_2_8_1_1_x  |        0|   0|  0|   9|    0|
    |sparsemux_7_2_8_1_1_x_U225  |sparsemux_7_2_8_1_1_x  |        0|   0|  0|   9|    0|
    |sparsemux_7_2_9_1_1_x_U223  |sparsemux_7_2_9_1_1_x  |        0|   0|  0|   9|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   0|  0|  27|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1005_fu_311_p2              |         +|   0|  0|  23|          16|           1|
    |j_2_fu_296_p2                     |         +|   0|  0|  14|          13|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_137                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_161                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_356                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_359                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_362                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_365                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_368                  |       and|   0|  0|   2|           1|           1|
    |axi_last_fu_302_p2                |      icmp|   0|  0|  14|          13|          13|
    |icmp_ln1020_1_fu_389_p2           |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln1020_fu_384_p2             |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln981_fu_291_p2              |      icmp|   0|  0|  14|          13|          13|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    |fid_toggle_1_fu_487_p2            |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 123|          86|          46|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                 |  14|          3|    1|          3|
    |ap_phi_mux_empty_167_phi_fu_268_p10     |  14|          3|    1|          3|
    |ap_phi_mux_sof_2_phi_fu_243_p4          |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_empty_167_reg_262  |  20|          4|    1|          4|
    |counter_loc_1_i_out_o                   |   9|          2|   16|         32|
    |fid                                     |  31|          6|    1|          6|
    |j_fu_142                                |   9|          2|   13|         26|
    |m_axis_video_TDATA_blk_n                |   9|          2|    1|          2|
    |ovrlayYUV_blk_n                         |   9|          2|    1|          2|
    |p_phi_i_reg_251                         |   9|          2|    1|          2|
    |sof_2_reg_239                           |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 167|         35|   39|         89|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_167_reg_262  |   1|   0|    1|          0|
    |axi_last_reg_542                        |   1|   0|    1|          0|
    |icmp_ln981_reg_538                      |   1|   0|    1|          0|
    |j_fu_142                                |  13|   0|   13|          0|
    |p_phi_i_reg_251                         |   1|   0|    1|          0|
    |sof_2_reg_239                           |   1|   0|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |  24|   0|   24|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2|  return value|
|sof                           |   in|    1|     ap_none|                                                sof|        scalar|
|empty                         |   in|    1|     ap_none|                                              empty|        scalar|
|cols                          |   in|   13|     ap_none|                                               cols|        scalar|
|fid_in_val9_load              |   in|    1|     ap_none|                                   fid_in_val9_load|        scalar|
|fid                           |  out|    1|      ap_vld|                                                fid|       pointer|
|fid_ap_vld                    |  out|    1|      ap_vld|                                                fid|       pointer|
|ovrlayYUV_dout                |   in|   24|     ap_fifo|                                          ovrlayYUV|       pointer|
|ovrlayYUV_num_data_valid      |   in|    5|     ap_fifo|                                          ovrlayYUV|       pointer|
|ovrlayYUV_fifo_cap            |   in|    5|     ap_fifo|                                          ovrlayYUV|       pointer|
|ovrlayYUV_empty_n             |   in|    1|     ap_fifo|                                          ovrlayYUV|       pointer|
|ovrlayYUV_read                |  out|    1|     ap_fifo|                                          ovrlayYUV|       pointer|
|colorFormat_val17_load        |   in|    8|     ap_none|                             colorFormat_val17_load|        scalar|
|m_axis_video_TDATA            |  out|   24|        axis|                              m_axis_video_V_data_V|       pointer|
|m_axis_video_TREADY           |   in|    1|        axis|                              m_axis_video_V_data_V|       pointer|
|m_axis_video_TVALID           |  out|    1|        axis|                              m_axis_video_V_dest_V|       pointer|
|m_axis_video_TDEST            |  out|    1|        axis|                              m_axis_video_V_dest_V|       pointer|
|m_axis_video_TKEEP            |  out|    3|        axis|                              m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB            |  out|    3|        axis|                              m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER            |  out|    1|        axis|                              m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST            |  out|    1|        axis|                              m_axis_video_V_last_V|       pointer|
|m_axis_video_TID              |  out|    1|        axis|                                m_axis_video_V_id_V|       pointer|
|field_id_val8_load            |   in|   16|     ap_none|                                 field_id_val8_load|        scalar|
|sext_ln979                    |   in|   13|     ap_none|                                         sext_ln979|        scalar|
|counter_loc_1_i_out_i         |   in|   16|     ap_ovld|                                counter_loc_1_i_out|       pointer|
|counter_loc_1_i_out_o         |  out|   16|     ap_ovld|                                counter_loc_1_i_out|       pointer|
|counter_loc_1_i_out_o_ap_vld  |  out|    1|     ap_ovld|                                counter_loc_1_i_out|       pointer|
|p_phi_i_out                   |  out|    1|      ap_vld|                                        p_phi_i_out|       pointer|
|p_phi_i_out_ap_vld            |  out|    1|      ap_vld|                                        p_phi_i_out|       pointer|
|counter                       |  out|   16|      ap_vld|                                            counter|       pointer|
|counter_ap_vld                |  out|    1|      ap_vld|                                            counter|       pointer|
+------------------------------+-----+-----+------------+---------------------------------------------------+--------------+

