============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sat Oct 29 16:40:11 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'finger_img', assumed default net type 'wire' in ../../RTL/image_process.v(226)
HDL-7007 CRITICAL-WARNING: 'finger_img' is already implicitly declared on line 226 in ../../RTL/image_process.v(243)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6394 instances
RUN-0007 : 2624 luts, 2187 seqs, 954 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7540 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 5095 nets have 2 pins
RUN-1001 : 1489 nets have [3 - 5] pins
RUN-1001 : 765 nets have [6 - 10] pins
RUN-1001 : 114 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1395     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     583     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  36   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 195
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6392 instances, 2624 luts, 2187 seqs, 1411 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1803 pins
PHY-0007 : Cell area utilization is 27%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 30219, tnet num: 7538, tinst num: 6392, tnode num: 37398, tedge num: 49833.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.163965s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (100.7%)

RUN-1004 : used memory is 272 MB, reserved memory is 252 MB, peak memory is 272 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7538 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.319252s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (100.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.6882e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6392.
PHY-3001 : End clustering;  0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.19127e+06, overlap = 46.5
PHY-3002 : Step(2): len = 1.02937e+06, overlap = 47.25
PHY-3002 : Step(3): len = 612732, overlap = 56.4688
PHY-3002 : Step(4): len = 544768, overlap = 62.9375
PHY-3002 : Step(5): len = 453594, overlap = 55.25
PHY-3002 : Step(6): len = 406474, overlap = 71.7188
PHY-3002 : Step(7): len = 359702, overlap = 109.406
PHY-3002 : Step(8): len = 328230, overlap = 134.375
PHY-3002 : Step(9): len = 291305, overlap = 157.719
PHY-3002 : Step(10): len = 259982, overlap = 198.031
PHY-3002 : Step(11): len = 242906, overlap = 213
PHY-3002 : Step(12): len = 228273, overlap = 225.75
PHY-3002 : Step(13): len = 210490, overlap = 242.719
PHY-3002 : Step(14): len = 195558, overlap = 249.375
PHY-3002 : Step(15): len = 188132, overlap = 259.406
PHY-3002 : Step(16): len = 177845, overlap = 270.844
PHY-3002 : Step(17): len = 174792, overlap = 276.281
PHY-3002 : Step(18): len = 164792, overlap = 300.438
PHY-3002 : Step(19): len = 157874, overlap = 314.875
PHY-3002 : Step(20): len = 154294, overlap = 317.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.55015e-06
PHY-3002 : Step(21): len = 166078, overlap = 233.719
PHY-3002 : Step(22): len = 171082, overlap = 224.906
PHY-3002 : Step(23): len = 166500, overlap = 186.344
PHY-3002 : Step(24): len = 173680, overlap = 168.062
PHY-3002 : Step(25): len = 180352, overlap = 130.531
PHY-3002 : Step(26): len = 188759, overlap = 136.188
PHY-3002 : Step(27): len = 189302, overlap = 127.281
PHY-3002 : Step(28): len = 186183, overlap = 125.625
PHY-3002 : Step(29): len = 186746, overlap = 118.094
PHY-3002 : Step(30): len = 181450, overlap = 108.375
PHY-3002 : Step(31): len = 179305, overlap = 101.781
PHY-3002 : Step(32): len = 172963, overlap = 90.4062
PHY-3002 : Step(33): len = 168867, overlap = 82.9062
PHY-3002 : Step(34): len = 166614, overlap = 76.5312
PHY-3002 : Step(35): len = 162390, overlap = 76.2812
PHY-3002 : Step(36): len = 160118, overlap = 75.375
PHY-3002 : Step(37): len = 157348, overlap = 82.6875
PHY-3002 : Step(38): len = 157200, overlap = 82.2188
PHY-3002 : Step(39): len = 155993, overlap = 81.375
PHY-3002 : Step(40): len = 155400, overlap = 79.5
PHY-3002 : Step(41): len = 154549, overlap = 77.5312
PHY-3002 : Step(42): len = 152858, overlap = 77.8438
PHY-3002 : Step(43): len = 152944, overlap = 70.5938
PHY-3002 : Step(44): len = 153212, overlap = 66.2188
PHY-3002 : Step(45): len = 151864, overlap = 63.0312
PHY-3002 : Step(46): len = 152602, overlap = 59.75
PHY-3002 : Step(47): len = 152718, overlap = 55.0625
PHY-3002 : Step(48): len = 151274, overlap = 55.1562
PHY-3002 : Step(49): len = 152110, overlap = 58.8438
PHY-3002 : Step(50): len = 150071, overlap = 59.875
PHY-3002 : Step(51): len = 149888, overlap = 61
PHY-3002 : Step(52): len = 149725, overlap = 60.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.91003e-05
PHY-3002 : Step(53): len = 149846, overlap = 59.6875
PHY-3002 : Step(54): len = 149970, overlap = 59.7812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.82006e-05
PHY-3002 : Step(55): len = 151822, overlap = 58.9688
PHY-3002 : Step(56): len = 152522, overlap = 56.9688
PHY-3002 : Step(57): len = 154326, overlap = 55.8125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017524s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (178.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7540.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 198160, over cnt = 781(2%), over = 3927, worst = 31
PHY-1001 : End global iterations;  0.366768s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (140.6%)

PHY-1001 : Congestion index: top1 = 55.06, top5 = 40.27, top10 = 32.59, top15 = 27.62.
PHY-3001 : End congestion estimation;  0.484839s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (135.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7538 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.171309s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.23328e-06
PHY-3002 : Step(58): len = 170241, overlap = 102.781
PHY-3002 : Step(59): len = 170307, overlap = 104.594
PHY-3002 : Step(60): len = 162163, overlap = 110.219
PHY-3002 : Step(61): len = 162094, overlap = 110.125
PHY-3002 : Step(62): len = 158788, overlap = 113.094
PHY-3002 : Step(63): len = 158576, overlap = 113.75
PHY-3002 : Step(64): len = 157597, overlap = 118.969
PHY-3002 : Step(65): len = 154485, overlap = 121.562
PHY-3002 : Step(66): len = 154354, overlap = 121.344
PHY-3002 : Step(67): len = 154143, overlap = 122.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.46656e-06
PHY-3002 : Step(68): len = 153333, overlap = 121.625
PHY-3002 : Step(69): len = 153266, overlap = 121.25
PHY-3002 : Step(70): len = 153225, overlap = 121.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.93312e-06
PHY-3002 : Step(71): len = 154919, overlap = 113.5
PHY-3002 : Step(72): len = 155136, overlap = 112.375
PHY-3002 : Step(73): len = 164124, overlap = 98.3438
PHY-3002 : Step(74): len = 159864, overlap = 100.75
PHY-3002 : Step(75): len = 159366, overlap = 102.719
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.78662e-05
PHY-3002 : Step(76): len = 164662, overlap = 82.4688
PHY-3002 : Step(77): len = 165663, overlap = 76.3125
PHY-3002 : Step(78): len = 171115, overlap = 71.9062
PHY-3002 : Step(79): len = 172180, overlap = 69.2812
PHY-3002 : Step(80): len = 173491, overlap = 63.25
PHY-3002 : Step(81): len = 174806, overlap = 60.5625
PHY-3002 : Step(82): len = 178262, overlap = 55.125
PHY-3002 : Step(83): len = 178861, overlap = 52.7812
PHY-3002 : Step(84): len = 177854, overlap = 50.5
PHY-3002 : Step(85): len = 177772, overlap = 50.3125
PHY-3002 : Step(86): len = 176518, overlap = 55.4688
PHY-3002 : Step(87): len = 176404, overlap = 56.6562
PHY-3002 : Step(88): len = 174170, overlap = 56.875
PHY-3002 : Step(89): len = 173184, overlap = 59.3125
PHY-3002 : Step(90): len = 171363, overlap = 60.375
PHY-3002 : Step(91): len = 171167, overlap = 59.75
PHY-3002 : Step(92): len = 170752, overlap = 59.4062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.57325e-05
PHY-3002 : Step(93): len = 172082, overlap = 56.5938
PHY-3002 : Step(94): len = 172082, overlap = 56.5938
PHY-3002 : Step(95): len = 172381, overlap = 56.1875
PHY-3002 : Step(96): len = 172620, overlap = 55.625
PHY-3002 : Step(97): len = 172620, overlap = 55.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.59617e-05
PHY-3002 : Step(98): len = 180380, overlap = 48.4688
PHY-3002 : Step(99): len = 181647, overlap = 47.875
PHY-3002 : Step(100): len = 186254, overlap = 47.4062
PHY-3002 : Step(101): len = 187635, overlap = 45.1875
PHY-3002 : Step(102): len = 194078, overlap = 39.75
PHY-3002 : Step(103): len = 198167, overlap = 37.3125
PHY-3002 : Step(104): len = 197884, overlap = 35.4688
PHY-3002 : Step(105): len = 197832, overlap = 34.3438
PHY-3002 : Step(106): len = 195822, overlap = 34.9375
PHY-3002 : Step(107): len = 195335, overlap = 30.7188
PHY-3002 : Step(108): len = 195179, overlap = 30.2188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000131923
PHY-3002 : Step(109): len = 195638, overlap = 31.125
PHY-3002 : Step(110): len = 195881, overlap = 31.7188
PHY-3002 : Step(111): len = 196776, overlap = 30.375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000263847
PHY-3002 : Step(112): len = 203616, overlap = 26.2812
PHY-3002 : Step(113): len = 206273, overlap = 24.0625
PHY-3002 : Step(114): len = 213064, overlap = 18.2188
PHY-3002 : Step(115): len = 217116, overlap = 19.0312
PHY-3002 : Step(116): len = 218612, overlap = 17.8125
PHY-3002 : Step(117): len = 220999, overlap = 18.2188
PHY-3002 : Step(118): len = 219685, overlap = 15.9062
PHY-3002 : Step(119): len = 218860, overlap = 15.6562
PHY-3002 : Step(120): len = 217066, overlap = 14.875
PHY-3002 : Step(121): len = 215404, overlap = 16.1875
PHY-3002 : Step(122): len = 214313, overlap = 15.5312
PHY-3002 : Step(123): len = 213863, overlap = 15.9375
PHY-3002 : Step(124): len = 211711, overlap = 15.7812
PHY-3002 : Step(125): len = 211274, overlap = 16.25
PHY-3002 : Step(126): len = 210980, overlap = 16.0938
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000527694
PHY-3002 : Step(127): len = 212393, overlap = 14.7812
PHY-3002 : Step(128): len = 214314, overlap = 15.3125
PHY-3002 : Step(129): len = 216536, overlap = 13.5312
PHY-3002 : Step(130): len = 218223, overlap = 13.7188
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00103824
PHY-3002 : Step(131): len = 219281, overlap = 11.9375
PHY-3002 : Step(132): len = 221731, overlap = 11.25
PHY-3002 : Step(133): len = 226090, overlap = 8.25
PHY-3002 : Step(134): len = 230848, overlap = 4.625
PHY-3002 : Step(135): len = 233992, overlap = 4.15625
PHY-3002 : Step(136): len = 236169, overlap = 2.25
PHY-3002 : Step(137): len = 236607, overlap = 3.1875
PHY-3002 : Step(138): len = 236767, overlap = 3.4375
PHY-3002 : Step(139): len = 236525, overlap = 4.4375
PHY-3002 : Step(140): len = 235083, overlap = 6.875
PHY-3002 : Step(141): len = 234250, overlap = 8.3125
PHY-3002 : Step(142): len = 233588, overlap = 8.6875
PHY-3002 : Step(143): len = 232393, overlap = 6.9375
PHY-3002 : Step(144): len = 231162, overlap = 5.875
PHY-3002 : Step(145): len = 229970, overlap = 5.8125
PHY-3002 : Step(146): len = 229260, overlap = 6.8125
PHY-3002 : Step(147): len = 228572, overlap = 6.8125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00207648
PHY-3002 : Step(148): len = 229095, overlap = 6.0625
PHY-3002 : Step(149): len = 229598, overlap = 6.125
PHY-3002 : Step(150): len = 231063, overlap = 6.375
PHY-3002 : Step(151): len = 232497, overlap = 6.625
PHY-3002 : Step(152): len = 233140, overlap = 7
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00391708
PHY-3002 : Step(153): len = 233415, overlap = 7.0625
PHY-3002 : Step(154): len = 234074, overlap = 7.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 24/7540.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 271568, over cnt = 992(2%), over = 3997, worst = 29
PHY-1001 : End global iterations;  0.426212s wall, 0.750000s user + 0.046875s system = 0.796875s CPU (187.0%)

PHY-1001 : Congestion index: top1 = 50.15, top5 = 37.72, top10 = 31.75, top15 = 27.85.
PHY-3001 : End congestion estimation;  0.550388s wall, 0.890625s user + 0.046875s system = 0.937500s CPU (170.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7538 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.176714s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.84516e-05
PHY-3002 : Step(155): len = 235393, overlap = 85.6562
PHY-3002 : Step(156): len = 237535, overlap = 76.75
PHY-3002 : Step(157): len = 233297, overlap = 59.4375
PHY-3002 : Step(158): len = 232495, overlap = 58.9688
PHY-3002 : Step(159): len = 226331, overlap = 39.25
PHY-3002 : Step(160): len = 225949, overlap = 39.5625
PHY-3002 : Step(161): len = 223193, overlap = 43.3438
PHY-3002 : Step(162): len = 222529, overlap = 42.5
PHY-3002 : Step(163): len = 221176, overlap = 43.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000196903
PHY-3002 : Step(164): len = 223437, overlap = 40.8125
PHY-3002 : Step(165): len = 225069, overlap = 41.2812
PHY-3002 : Step(166): len = 226998, overlap = 39.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000393806
PHY-3002 : Step(167): len = 229359, overlap = 34.9688
PHY-3002 : Step(168): len = 231912, overlap = 30.9688
PHY-3002 : Step(169): len = 235398, overlap = 29.9062
PHY-3002 : Step(170): len = 237645, overlap = 24.6875
PHY-3002 : Step(171): len = 237893, overlap = 24.2812
PHY-3002 : Step(172): len = 238026, overlap = 23.5
PHY-3002 : Step(173): len = 238114, overlap = 22.9062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000787613
PHY-3002 : Step(174): len = 240057, overlap = 22.7188
PHY-3002 : Step(175): len = 241194, overlap = 21.8125
PHY-3002 : Step(176): len = 242061, overlap = 20.5938
PHY-3002 : Step(177): len = 242905, overlap = 21.2812
PHY-3002 : Step(178): len = 244145, overlap = 20.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00140537
PHY-3002 : Step(179): len = 245363, overlap = 19.4062
PHY-3002 : Step(180): len = 246768, overlap = 19.4062
PHY-3002 : Step(181): len = 249632, overlap = 19.4375
PHY-3002 : Step(182): len = 252013, overlap = 16.0938
PHY-3002 : Step(183): len = 253281, overlap = 17.5938
PHY-3002 : Step(184): len = 254117, overlap = 16.9375
PHY-3002 : Step(185): len = 254608, overlap = 16.7812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 30219, tnet num: 7538, tinst num: 6392, tnode num: 37398, tedge num: 49833.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.267464s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (99.9%)

RUN-1004 : used memory is 312 MB, reserved memory is 294 MB, peak memory is 326 MB
OPT-1001 : Total overflow 194.62 peak overflow 1.84
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 311/7540.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 316848, over cnt = 1042(2%), over = 3134, worst = 17
PHY-1001 : End global iterations;  0.508382s wall, 0.765625s user + 0.046875s system = 0.812500s CPU (159.8%)

PHY-1001 : Congestion index: top1 = 39.35, top5 = 32.32, top10 = 28.47, top15 = 25.94.
PHY-1001 : End incremental global routing;  0.631016s wall, 0.890625s user + 0.046875s system = 0.937500s CPU (148.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7538 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.247899s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.029732s wall, 1.296875s user + 0.046875s system = 1.343750s CPU (130.5%)

OPT-1001 : Current memory(MB): used = 321, reserve = 303, peak = 326.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6233/7540.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 316848, over cnt = 1042(2%), over = 3134, worst = 17
PHY-1002 : len = 326016, over cnt = 645(1%), over = 1683, worst = 16
PHY-1002 : len = 333112, over cnt = 318(0%), over = 766, worst = 16
PHY-1002 : len = 337656, over cnt = 89(0%), over = 158, worst = 5
PHY-1002 : len = 338304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.460019s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (135.9%)

PHY-1001 : Congestion index: top1 = 34.25, top5 = 28.87, top10 = 25.83, top15 = 23.96.
OPT-1001 : End congestion update;  0.575732s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (130.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7538 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.140103s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.4%)

OPT-0007 : Start: WNS 4420 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.716003s wall, 0.859375s user + 0.031250s system = 0.890625s CPU (124.4%)

OPT-1001 : Current memory(MB): used = 324, reserve = 306, peak = 326.
OPT-1001 : End physical optimization;  3.069653s wall, 3.437500s user + 0.109375s system = 3.546875s CPU (115.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2624 LUT to BLE ...
SYN-4008 : Packed 2624 LUT and 1134 SEQ to BLE.
SYN-4003 : Packing 1053 remaining SEQ's ...
SYN-4005 : Packed 569 SEQ with LUT/SLICE
SYN-4006 : 1071 single LUT's are left
SYN-4006 : 484 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3108/5709 primitive instances ...
PHY-3001 : End packing;  0.299789s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (99.0%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3344 instances
RUN-1001 : 1586 mslices, 1586 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6478 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3983 nets have 2 pins
RUN-1001 : 1520 nets have [3 - 5] pins
RUN-1001 : 789 nets have [6 - 10] pins
RUN-1001 : 107 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 3342 instances, 3172 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1050 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 255094, Over = 42.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3277/6478.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 328120, over cnt = 381(1%), over = 551, worst = 7
PHY-1002 : len = 329072, over cnt = 218(0%), over = 287, worst = 5
PHY-1002 : len = 330728, over cnt = 78(0%), over = 101, worst = 4
PHY-1002 : len = 331048, over cnt = 51(0%), over = 66, worst = 4
PHY-1002 : len = 331792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.603645s wall, 0.906250s user + 0.078125s system = 0.984375s CPU (163.1%)

PHY-1001 : Congestion index: top1 = 33.75, top5 = 27.87, top10 = 25.03, top15 = 23.14.
PHY-3001 : End congestion estimation;  0.752229s wall, 1.046875s user + 0.078125s system = 1.125000s CPU (149.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26474, tnet num: 6476, tinst num: 3342, tnode num: 31684, tedge num: 45485.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.301026s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (100.9%)

RUN-1004 : used memory is 331 MB, reserved memory is 314 MB, peak memory is 331 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6476 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.476556s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.85932e-05
PHY-3002 : Step(186): len = 241405, overlap = 51.75
PHY-3002 : Step(187): len = 235650, overlap = 52.75
PHY-3002 : Step(188): len = 227422, overlap = 56.75
PHY-3002 : Step(189): len = 223265, overlap = 60.75
PHY-3002 : Step(190): len = 220368, overlap = 63.75
PHY-3002 : Step(191): len = 218375, overlap = 67.75
PHY-3002 : Step(192): len = 217822, overlap = 68.5
PHY-3002 : Step(193): len = 217281, overlap = 71
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.71863e-05
PHY-3002 : Step(194): len = 221454, overlap = 59
PHY-3002 : Step(195): len = 223623, overlap = 59.5
PHY-3002 : Step(196): len = 229291, overlap = 52
PHY-3002 : Step(197): len = 228250, overlap = 52
PHY-3002 : Step(198): len = 228119, overlap = 51.75
PHY-3002 : Step(199): len = 227796, overlap = 51.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000154373
PHY-3002 : Step(200): len = 236463, overlap = 40.25
PHY-3002 : Step(201): len = 238979, overlap = 38.75
PHY-3002 : Step(202): len = 241981, overlap = 34.5
PHY-3002 : Step(203): len = 242821, overlap = 34.25
PHY-3002 : Step(204): len = 242989, overlap = 30.25
PHY-3002 : Step(205): len = 242966, overlap = 32.25
PHY-3002 : Step(206): len = 243067, overlap = 36.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000308745
PHY-3002 : Step(207): len = 247948, overlap = 33.75
PHY-3002 : Step(208): len = 251338, overlap = 29.75
PHY-3002 : Step(209): len = 252222, overlap = 30.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00061749
PHY-3002 : Step(210): len = 255855, overlap = 28.5
PHY-3002 : Step(211): len = 259691, overlap = 26.75
PHY-3002 : Step(212): len = 261920, overlap = 24
PHY-3002 : Step(213): len = 263114, overlap = 22.25
PHY-3002 : Step(214): len = 264068, overlap = 22.25
PHY-3002 : Step(215): len = 264725, overlap = 24.5
PHY-3002 : Step(216): len = 265105, overlap = 22.5
PHY-3002 : Step(217): len = 265704, overlap = 21.25
PHY-3002 : Step(218): len = 266320, overlap = 20.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00122488
PHY-3002 : Step(219): len = 268477, overlap = 20.75
PHY-3002 : Step(220): len = 270700, overlap = 20.75
PHY-3002 : Step(221): len = 272737, overlap = 19.25
PHY-3002 : Step(222): len = 273029, overlap = 18.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.002282
PHY-3002 : Step(223): len = 273997, overlap = 18.75
PHY-3002 : Step(224): len = 277057, overlap = 17.75
PHY-3002 : Step(225): len = 280628, overlap = 17.25
PHY-3002 : Step(226): len = 280958, overlap = 17.5
PHY-3002 : Step(227): len = 281034, overlap = 17.25
PHY-3002 : Step(228): len = 281221, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.911960s wall, 0.687500s user + 1.625000s system = 2.312500s CPU (253.6%)

PHY-3001 : Trial Legalized: Len = 291563
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 184/6478.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 361848, over cnt = 536(1%), over = 839, worst = 7
PHY-1002 : len = 364408, over cnt = 282(0%), over = 412, worst = 7
PHY-1002 : len = 366680, over cnt = 112(0%), over = 155, worst = 4
PHY-1002 : len = 368112, over cnt = 22(0%), over = 29, worst = 3
PHY-1002 : len = 368464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.933200s wall, 1.437500s user + 0.093750s system = 1.531250s CPU (164.1%)

PHY-1001 : Congestion index: top1 = 35.43, top5 = 30.06, top10 = 27.07, top15 = 25.07.
PHY-3001 : End congestion estimation;  1.091581s wall, 1.593750s user + 0.093750s system = 1.687500s CPU (154.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6476 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.169464s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000128777
PHY-3002 : Step(229): len = 274611, overlap = 3
PHY-3002 : Step(230): len = 265470, overlap = 8
PHY-3002 : Step(231): len = 263301, overlap = 8.25
PHY-3002 : Step(232): len = 262921, overlap = 8.25
PHY-3002 : Step(233): len = 261951, overlap = 8
PHY-3002 : Step(234): len = 261099, overlap = 10
PHY-3002 : Step(235): len = 260710, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009371s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 266307, Over = 0
PHY-3001 : Spreading special nets. 20 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.022157s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.5%)

PHY-3001 : 21 instances has been re-located, deltaX = 3, deltaY = 13, maxDist = 1.
PHY-3001 : Final: Len = 266613, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26474, tnet num: 6476, tinst num: 3342, tnode num: 31684, tedge num: 45485.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.334692s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (99.5%)

RUN-1004 : used memory is 335 MB, reserved memory is 320 MB, peak memory is 344 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1742/6478.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 337352, over cnt = 474(1%), over = 718, worst = 6
PHY-1002 : len = 339352, over cnt = 269(0%), over = 389, worst = 6
PHY-1002 : len = 342024, over cnt = 114(0%), over = 155, worst = 5
PHY-1002 : len = 343768, over cnt = 7(0%), over = 9, worst = 3
PHY-1002 : len = 343872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.774616s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (145.2%)

PHY-1001 : Congestion index: top1 = 33.02, top5 = 28.12, top10 = 25.47, top15 = 23.74.
PHY-1001 : End incremental global routing;  0.923040s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (137.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6476 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.175253s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.228001s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (127.2%)

OPT-1001 : Current memory(MB): used = 339, reserve = 323, peak = 344.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5541/6478.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 343872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043527s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (71.8%)

PHY-1001 : Congestion index: top1 = 33.02, top5 = 28.12, top10 = 25.47, top15 = 23.74.
OPT-1001 : End congestion update;  0.170333s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6476 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.126186s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.1%)

OPT-0007 : Start: WNS 4245 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.296657s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.1%)

OPT-1001 : Current memory(MB): used = 341, reserve = 324, peak = 344.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6476 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122757s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5541/6478.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 343872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043348s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (72.1%)

PHY-1001 : Congestion index: top1 = 33.02, top5 = 28.12, top10 = 25.47, top15 = 23.74.
PHY-1001 : End incremental global routing;  0.169803s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6476 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.165683s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (94.3%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5541/6478.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 343872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042749s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (109.7%)

PHY-1001 : Congestion index: top1 = 33.02, top5 = 28.12, top10 = 25.47, top15 = 23.74.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6476 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.124896s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4245 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.655172
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.663025s wall, 3.968750s user + 0.031250s system = 4.000000s CPU (109.2%)

RUN-1003 : finish command "place" in  22.950676s wall, 41.234375s user + 11.328125s system = 52.562500s CPU (229.0%)

RUN-1004 : used memory is 311 MB, reserved memory is 293 MB, peak memory is 344 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3344 instances
RUN-1001 : 1586 mslices, 1586 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6478 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3983 nets have 2 pins
RUN-1001 : 1520 nets have [3 - 5] pins
RUN-1001 : 789 nets have [6 - 10] pins
RUN-1001 : 107 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26474, tnet num: 6476, tinst num: 3342, tnode num: 31684, tedge num: 45485.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.307266s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (99.2%)

RUN-1004 : used memory is 325 MB, reserved memory is 307 MB, peak memory is 363 MB
PHY-1001 : 1586 mslices, 1586 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6476 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 328888, over cnt = 572(1%), over = 917, worst = 8
PHY-1002 : len = 331568, over cnt = 397(1%), over = 584, worst = 8
PHY-1002 : len = 335680, over cnt = 175(0%), over = 229, worst = 4
PHY-1002 : len = 338032, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 338184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.843292s wall, 1.203125s user + 0.046875s system = 1.250000s CPU (148.2%)

PHY-1001 : Congestion index: top1 = 33.45, top5 = 28.11, top10 = 25.42, top15 = 23.62.
PHY-1001 : End global routing;  0.981531s wall, 1.343750s user + 0.046875s system = 1.390625s CPU (141.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 360, reserve = 344, peak = 363.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 614, reserve = 600, peak = 614.
PHY-1001 : End build detailed router design. 3.997313s wall, 3.906250s user + 0.078125s system = 3.984375s CPU (99.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 89808, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.350408s wall, 4.343750s user + 0.015625s system = 4.359375s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 646, reserve = 634, peak = 646.
PHY-1001 : End phase 1; 4.356839s wall, 4.343750s user + 0.015625s system = 4.359375s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Patch 2370 net; 3.346922s wall, 3.343750s user + 0.000000s system = 3.343750s CPU (99.9%)

PHY-1022 : len = 885744, over cnt = 168(0%), over = 168, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 651, reserve = 638, peak = 651.
PHY-1001 : End initial routed; 11.079877s wall, 20.390625s user + 0.156250s system = 20.546875s CPU (185.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5262(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.643     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.752388s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (99.0%)

PHY-1001 : Current memory(MB): used = 657, reserve = 644, peak = 657.
PHY-1001 : End phase 2; 12.832334s wall, 22.125000s user + 0.156250s system = 22.281250s CPU (173.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 885744, over cnt = 168(0%), over = 168, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.022803s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 882480, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.224203s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (146.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 882120, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.081614s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (95.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 882000, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.052770s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (88.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5262(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.643     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.634706s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (100.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 33 feed throughs used by 25 nets
PHY-1001 : End commit to database; 0.784790s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 691, reserve = 679, peak = 691.
PHY-1001 : End phase 3; 2.963897s wall, 3.046875s user + 0.015625s system = 3.062500s CPU (103.3%)

PHY-1003 : Routed, final wirelength = 882000
PHY-1001 : Current memory(MB): used = 693, reserve = 681, peak = 693.
PHY-1001 : End export database. 0.022264s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (70.2%)

PHY-1001 : End detail routing;  24.459117s wall, 33.718750s user + 0.281250s system = 34.000000s CPU (139.0%)

RUN-1003 : finish command "route" in  27.013825s wall, 36.640625s user + 0.328125s system = 36.968750s CPU (136.9%)

RUN-1004 : used memory is 626 MB, reserved memory is 614 MB, peak memory is 693 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5551   out of  19600   28.32%
#reg                     2190   out of  19600   11.17%
#le                      6035
  #lut only              3845   out of   6035   63.71%
  #reg only               484   out of   6035    8.02%
  #lut&reg               1706   out of   6035   28.27%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                        Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                             982
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                          183
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                          46
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                          35
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_cam_vga_out/add0_syn_74.q1                  22
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_cam_vga_out/add0_syn_74.q0                  18
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/post_img_Sobel[8]_syn_9.f0    11
#8        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_23.f0     9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                              7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                          0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                          0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |6035   |4140    |1411    |2190    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |751    |497     |161     |390     |2       |0       |
|    command1                          |command                                    |53     |51      |0       |44      |0       |0       |
|    control1                          |control_interface                          |91     |65      |24      |45      |0       |0       |
|    data_path1                        |sdr_data_path                              |6      |6       |0       |3       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |130    |75      |18      |104     |1       |0       |
|      dcfifo_component                |softfifo                                   |130    |75      |18      |104     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |25      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |27      |0       |36      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |125    |64      |18      |99      |1       |0       |
|      dcfifo_component                |softfifo                                   |125    |64      |18      |99      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |18      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |24      |0       |34      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |13     |13      |0       |8       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |111    |66      |44      |28      |0       |0       |
|  u_camera_init                       |camera_init                                |601    |583     |9       |83      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |193    |189     |0       |43      |0       |0       |
|  u_camera_reader                     |camera_reader                              |97     |48      |17      |60      |0       |0       |
|  u_image_process                     |image_process                              |4207   |2700    |1170    |1567    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |178    |118     |45      |80      |2       |0       |
|      u_three_martix_4                |three_martix                               |164    |110     |45      |66      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |163    |113     |45      |74      |2       |0       |
|      u_three_martix_3                |three_martix                               |158    |109     |45      |69      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |927    |639     |249     |251     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |784    |491     |235     |273     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |540    |345     |190     |125     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |93     |63      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |94     |64      |30      |26      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |97     |67      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |57     |37      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |11      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |7       |0       |0       |
|      u_three_martix                  |three_martix                               |244    |146     |45      |148     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |756    |468     |235     |283     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |523    |333     |190     |145     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |92     |62      |30      |32      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |85     |55      |30      |35      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |98     |68      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |55     |35      |20      |15      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |66     |36      |30      |13      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |56     |36      |20      |14      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |71     |41      |30      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |233    |135     |45      |138     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |754    |476     |235     |269     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |516    |326     |190     |127     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |88     |58      |30      |32      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |88     |58      |30      |31      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |29      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |56     |36      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |56     |36      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |72     |42      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |238    |150     |45      |142     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |82     |26      |14      |57      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |368    |213     |92      |156     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |154    |105     |47      |41      |0       |0       |
|      u_three_martix_2                |three_martix                               |214    |108     |45      |115     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |60     |60      |0       |32      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |171    |149     |10      |19      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3902  
    #2          2       657   
    #3          3       565   
    #4          4       250   
    #5        5-10      799   
    #6        11-50     149   
    #7       51-100      11   
    #8       101-500     2    
    #9        >500       1    
  Average     2.92            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.008825s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (154.9%)

RUN-1004 : used memory is 627 MB, reserved memory is 615 MB, peak memory is 693 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3342
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6478, pip num: 62323
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 33
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3092 valid insts, and 191217 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.422653s wall, 68.328125s user + 0.687500s system = 69.015625s CPU (1272.7%)

RUN-1004 : used memory is 650 MB, reserved memory is 642 MB, peak memory is 814 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221029_164011.log"
