{
    "@graph": [
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A749144343",
            "@type": "bibo:Book",
            "P1053": "Online-Ressource (384p)",
            "creator": "Annaratone, Marco",
            "description": [
                "Campusweiter Zugriff (Universit\u00e4t Hannover). - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots.",
                "digital"
            ],
            "identifier": [
                "(doi)10.1007/978-1-4613-2285-6",
                "(firstid)GBV:749144343",
                "(ppn)749144343",
                "(isbn13)9781461322856"
            ],
            "publisher": "Springer",
            "subject": [
                "Electrical engineering.",
                "Computer engineering",
                "(classificationName=linseach:mapping)elt",
                "(classificationName=ddc)621.3",
                "(classificationName=loc)TK1-9971",
                "Engineering"
            ],
            "title": "Digital CMOS Circuit Design",
            "abstract": "1. Introduction -- 1.1. From nMOS to CMOS -- 1.2. CMOS Basic Gates -- 2. MOS Transistor Characteristics -- 2.1. The MOS Transistor -- 2.2. Parasitic Parameters -- 2.3. Small Geometry MOS Transistor -- 2.4. CMOS Transmission Gate -- 2.5. CMOS Inverter -- 2.6. A More Accurate Model for the CMOS Inverter -- 2.7. CMOS Power Dissipation -- 3. Fabrication Processes -- 3.1. The p-well Fabrication Process -- 3.2. The n-well Fabrication Process -- 3.3. LOCMOS Technology -- 3.4. Latchup -- 3.5. The Twin-tub Fabrication Process -- 3.6. The SOS Fabrication Process -- 3.7. Bulk vs. SOI -- 3.8. Design Rules -- 4. Logic Design -- 4.1. Static Logic -- 4.2. Dynamic Logic -- 4.3. Charge Sharing -- 4.4. Bootstrap Logic -- 4.5. Logic Design at the System Level -- 5. Circuit Design -- 5.1. Resistance, Capacitance, and Inductance -- 5.2. Modeling Long Interconnects -- 5.3. The Concept of Equivalent Gate Load -- 5.4. Delay Minimization -- 5.5. Transistor Sizing in Static Logic -- 5.6. Transistor Sizing in Dynamic Logic -- 6. Design of Basic Circuits -- 6.1. Storage Elements -- 6.2. Full-adder -- 6.3. Programmable Logic Array -- 6.4. Random-access Memory -- 6.5. Parallel Adder -- 6.6. Parallel Multiplier -- 7. Driver and I/O Buffer Design -- 7.1. CMOS Inverter Delay Estimation -- 7.2. Input Buffer -- 7.3. Output Buffer -- 7.4. Tri-state Output Buffer and I/O Buffer -- 7.5. Output Buffer and Bus Driver Design Optimization -- 7.6. Input Protection -- 7.7. Output Protection -- 7.8. Driving Large On-chip Loads -- Appendix A. Layout -- A. 1. General Considerations on Layout -- A.2. Layout Methodologies for Latchup Avoidance -- A.3. Layout with Structured Methodologies -- A. 4. Power and Ground Routing -- Appendix B. Interconnect Capacitance Computation -- B. 1. Case 1: Coupled Microstrip Structure -- B.2. Case 2: Coupled Stripline Structure -- Appendix C. Figures from Section 5.4.2 -- Appendix D. Delay Minimization Based on Eq. (7-3) -- Appendix E. Equations Related to Fig. 7-10 -- Appendix F. Symbols and Physical Constants.",
            "contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": [
                "(collectioncode)ZDB-2-SXE",
                "(collectioncode)ZDB-2-BAE",
                "(collectioncode)ZDB-2-ENG",
                "(collectioncode)ZDB-2-SEB"
            ],
            "issued": "1986",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "volume": "16",
            "isLike": "doi:10.1007/978-1-4613-2285-6",
            "P30128": "The Kluwer International Series in Engineering and Computer Science, VLSI, Computer Architecture and Digital Signal Processing",
            "P60163": "Boston, MA"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "abstract": "http://purl.org/dc/terms/abstract",
        "description": "http://purl.org/dc/elements/1.1/description",
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "contributor": "http://purl.org/dc/terms/contributor",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "volume": "http://purl.org/ontology/bibo/volume",
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "license": "http://purl.org/dc/terms/license",
        "title": "http://purl.org/dc/elements/1.1/title",
        "issued": "http://purl.org/dc/terms/issued",
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "P30128": "http://www.rdaregistry.info/Elements/m/#P30128",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}