Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Fri Jun 25 15:32:32 2021
| Host             : DESKTOP-8KUEMAV running 64-bit major release  (build 9200)
| Command          : report_power -file PRBS7_top_power_routed.rpt -pb PRBS7_top_power_summary_routed.pb -rpx PRBS7_top_power_routed.rpx
| Design           : PRBS7_top
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.687        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.517        |
| Device Static (W)        | 0.170        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 83.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.040 |        7 |       --- |             --- |
| Slice Logic              |     0.013 |     7226 |       --- |             --- |
|   LUT as Logic           |     0.011 |     1948 |    203800 |            0.96 |
|   Register               |     0.001 |     3890 |    407600 |            0.95 |
|   LUT as Shift Register  |    <0.001 |      247 |     64000 |            0.39 |
|   CARRY4                 |    <0.001 |       98 |     50950 |            0.19 |
|   BUFG                   |    <0.001 |        3 |        32 |            9.38 |
|   LUT as Distributed RAM |    <0.001 |       24 |     64000 |            0.04 |
|   F7/F8 Muxes            |    <0.001 |       29 |    203800 |            0.01 |
|   Others                 |     0.000 |      421 |       --- |             --- |
| Signals                  |     0.017 |     5421 |       --- |             --- |
| Block RAM                |     0.003 |        3 |       445 |            0.67 |
| MMCM                     |     0.056 |        1 |        10 |           10.00 |
| I/O                      |     0.004 |        2 |       500 |            0.40 |
| GTX                      |     0.384 |        1 |        16 |            6.25 |
| Static Power             |     0.170 |          |           |                 |
| Total                    |     0.687 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.190 |       0.119 |      0.071 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.061 |       0.033 |      0.028 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.231 |       0.227 |      0.004 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.082 |       0.077 |      0.005 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.010 |       0.010 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                         | Domain                                                                                                        | Constraint (ns) |
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------+
| SMA_MGT_REFCLK_P                                                                                              | SMA_MGT_REFCLK_P                                                                                              |             6.3 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                          |            33.0 |
| gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txoutclk_out |             3.1 |
+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| PRBS7_top                |     0.517 |
|   PRBS_debug_inst0       |     0.003 |
|   dataAligner            |     0.011 |
|     prbsCKInst           |     0.010 |
|   dbg_hub                |     0.007 |
|     inst                 |     0.007 |
|       BSCANID.u_xsdbm_id |     0.007 |
|   gtwizard_0_exdes_i     |     0.452 |
|     gtwizard_0_support_i |     0.448 |
|       gt_usrclk_source   |     0.057 |
|       gtwizard_0_init_i  |     0.391 |
|   u_ila_0                |     0.020 |
|     inst                 |     0.020 |
|       ila_core_inst      |     0.020 |
|   u_ila_1                |     0.024 |
|     inst                 |     0.024 |
|       ila_core_inst      |     0.024 |
+--------------------------+-----------+


