#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Jan 13 02:53:07 2025
# Process ID: 4016
# Current directory: C:/WorkSpace/FPGA/FIR_compiler/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13252 C:\WorkSpace\FPGA\FIR_compiler\vivado\vivado.xpr
# Log file: C:/WorkSpace/FPGA/FIR_compiler/vivado/vivado.log
# Journal file: C:/WorkSpace/FPGA/FIR_compiler/vivado\vivado.jou
# Running On: SHUN_PC, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 12, Host memory: 16803 MB
#-----------------------------------------------------------
start_gui
open_project C:/WorkSpace/FPGA/FIR_compiler/vivado/vivado.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/WorkSpace/FPGA/FIR_compiler/vivado/fir_reload_tb_behav.wcfg
source fir_reload_tb.tcl
run all
run all
close_sim
launch_simulation
open_wave_config C:/WorkSpace/FPGA/FIR_compiler/vivado/fir_reload_tb_behav.wcfg
source fir_reload_tb.tcl
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
save_wave_config {C:/WorkSpace/FPGA/FIR_compiler/vivado/fir_reload_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/WorkSpace/FPGA/FIR_compiler/vivado/fir_reload_tb_behav.wcfg
source fir_reload_tb.tcl
run all
close_sim
launch_simulation
open_wave_config C:/WorkSpace/FPGA/FIR_compiler/vivado/fir_reload_tb_behav.wcfg
source fir_reload_tb.tcl
run all
run all
run all
close_sim
launch_simulation
open_wave_config C:/WorkSpace/FPGA/FIR_compiler/vivado/fir_reload_tb_behav.wcfg
source fir_reload_tb.tcl
close_sim
