$date
	Mon Apr 28 22:08:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! a_lt_b $end
$var wire 1 " a_gt_b $end
$var wire 1 # a_eq_b $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module uut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var reg 1 # a_eq_b $end
$var reg 1 " a_gt_b $end
$var reg 1 ! a_lt_b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
1#
0"
0!
$end
#10
1!
0#
1%
#20
0!
1#
1$
#30
1"
0#
0%
#40
0"
1#
0$
#50
