#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Mar  9 20:46:06 2024
# Process ID: 52082
# Current directory: /home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.runs/synth_1
# Command line: vivado -log TestBlockDesign_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TestBlockDesign_wrapper.tcl
# Log file: /home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.runs/synth_1/TestBlockDesign_wrapper.vds
# Journal file: /home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.runs/synth_1/vivado.jou
# Running On: mariolima-CREF-XX, OS: Linux, CPU Frequency: 2403.177 MHz, CPU Physical cores: 14, Host memory: 16471 MB
#-----------------------------------------------------------
source TestBlockDesign_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mariolima/ip_repo/CustomAXI'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/mariolima/Desktop/ip_repo/AXI/AXI4_Lite_Master_Test_0_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/mariolima/Desktop/ip_repo/AXI4_Lite_Master_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/mariolima/Desktop/ip_repo/AXI4_Master_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.srcs/utils_1/imports/synth_1/AXI4_Lite_Master.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.srcs/utils_1/imports/synth_1/AXI4_Lite_Master.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TestBlockDesign_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 52123
WARNING: [Synth 8-11065] parameter 'ST_IDLE' becomes localparam in 'AXI4_Lite_Master' with formal parameter declaration list [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/AXI4_Lite_Master.v:73]
WARNING: [Synth 8-11065] parameter 'ST_WRITE' becomes localparam in 'AXI4_Lite_Master' with formal parameter declaration list [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/AXI4_Lite_Master.v:74]
WARNING: [Synth 8-11065] parameter 'ST_READ' becomes localparam in 'AXI4_Lite_Master' with formal parameter declaration list [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/AXI4_Lite_Master.v:75]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2035.801 ; gain = 377.801 ; free physical = 4260 ; free virtual = 7636
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TestBlockDesign_wrapper' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/hdl/TestBlockDesign_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'TestBlockDesign' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/synth/TestBlockDesign.v:13]
INFO: [Synth 8-6157] synthesizing module 'TestBlockDesign_AXI4_Lite_Master_0_0' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_AXI4_Lite_Master_0_0/synth/TestBlockDesign_AXI4_Lite_Master_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'AXI4_Lite_Master' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/AXI4_Lite_Master.v:3]
WARNING: [Synth 8-567] referenced signal 'M_AXI_ARESETN' should be on the sensitivity list [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/AXI4_Lite_Master.v:120]
WARNING: [Synth 8-567] referenced signal 'data_to_mem' should be on the sensitivity list [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/AXI4_Lite_Master.v:120]
WARNING: [Synth 8-567] referenced signal 'addr' should be on the sensitivity list [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/AXI4_Lite_Master.v:120]
INFO: [Synth 8-6157] synthesizing module 'vespa_cpu' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/vespa_cpu.v:24]
INFO: [Synth 8-6157] synthesizing module 'controlUnit' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/controlUnit.v:24]
INFO: [Synth 8-6157] synthesizing module 'check_cond' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/controlUnit.v:222]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/controlUnit.v:249]
INFO: [Synth 8-6155] done synthesizing module 'check_cond' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/controlUnit.v:222]
INFO: [Synth 8-6155] done synthesizing module 'controlUnit' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/controlUnit.v:24]
INFO: [Synth 8-6157] synthesizing module 'datapath' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/datapath.v:27]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/alu.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/alu.v:74]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/alu.v:27]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/registerFile.v:29]
INFO: [Synth 8-638] synthesizing module 'RAM32X32B' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_AXI4_Lite_Master_0_0/src/RAM32X32B/synth/RAM32X32B.vhd:78]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: RAM32X32B.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.26545 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_6' declared at '/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/bb55/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_6' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_AXI4_Lite_Master_0_0/src/RAM32X32B/synth/RAM32X32B.vhd:251]
INFO: [Synth 8-256] done synthesizing module 'RAM32X32B' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_AXI4_Lite_Master_0_0/src/RAM32X32B/synth/RAM32X32B.vhd:78]
WARNING: [Synth 8-7071] port 'doutb' of module 'RAM32X32B' is unconnected for instance 'rf1' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/registerFile.v:51]
WARNING: [Synth 8-7023] instance 'rf1' of module 'RAM32X32B' has 14 connections declared, but only 13 given [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/registerFile.v:51]
WARNING: [Synth 8-7071] port 'doutb' of module 'RAM32X32B' is unconnected for instance 'rf2' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/registerFile.v:66]
WARNING: [Synth 8-7023] instance 'rf2' of module 'RAM32X32B' has 14 connections declared, but only 13 given [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/registerFile.v:66]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/registerFile.v:29]
INFO: [Synth 8-638] synthesizing module 'code_memory' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_AXI4_Lite_Master_0_0/src/code_memory/synth/code_memory.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: code_memory.mif - type: string 
	Parameter C_INIT_FILE bound to: code_memory.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.877501 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_6' declared at '/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/bb55/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_6' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_AXI4_Lite_Master_0_0/src/code_memory/synth/code_memory.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'code_memory' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_AXI4_Lite_Master_0_0/src/code_memory/synth/code_memory.vhd:71]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/datapath.v:27]
INFO: [Synth 8-6155] done synthesizing module 'vespa_cpu' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/vespa_cpu.v:24]
WARNING: [Synth 8-6104] Input port 'int_ack_complete' has an internal driver [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/AXI4_Lite_Master.v:188]
WARNING: [Synth 8-6104] Input port 'int_ack_attended' has an internal driver [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/AXI4_Lite_Master.v:189]
INFO: [Synth 8-6155] done synthesizing module 'AXI4_Lite_Master' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/AXI4_Lite_Master.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TestBlockDesign_AXI4_Lite_Master_0_0' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_AXI4_Lite_Master_0_0/synth/TestBlockDesign_AXI4_Lite_Master_0_0.v:53]
WARNING: [Synth 8-7071] port 'int_req' of module 'TestBlockDesign_AXI4_Lite_Master_0_0' is unconnected for instance 'AXI4_Lite_Master_0' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/synth/TestBlockDesign.v:98]
WARNING: [Synth 8-7071] port 'int_number' of module 'TestBlockDesign_AXI4_Lite_Master_0_0' is unconnected for instance 'AXI4_Lite_Master_0' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/synth/TestBlockDesign.v:98]
WARNING: [Synth 8-7023] instance 'AXI4_Lite_Master_0' of module 'TestBlockDesign_AXI4_Lite_Master_0_0' has 27 connections declared, but only 25 given [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/synth/TestBlockDesign.v:98]
INFO: [Synth 8-638] synthesizing module 'TestBlockDesign_axi_bram_ctrl_0_1' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_axi_bram_ctrl_0_1/synth/TestBlockDesign_axi_bram_ctrl_0_1.vhd:111]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 1024 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31351' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_axi_bram_ctrl_0_1/synth/TestBlockDesign_axi_bram_ctrl_0_1.vhd:270]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31522]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30521]
INFO: [Synth 8-638] synthesizing module 'full_axi' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29274]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29344]
INFO: [Synth 8-3919] null assignment ignored [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29344]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24153]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24120]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12449]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12449]
INFO: [Synth 8-226] default block is never used [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25826]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at '/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39135' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39135]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39135]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:83289' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:83289]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:83289]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:137175' bound to instance 'XORCY_I' of component 'XORCY' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:137175]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:137175]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39148' bound to instance 'FDRE_I' of component 'FDRE' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39148]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39148]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:83289' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:137175' bound to instance 'XORCY_I' of component 'XORCY' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39148' bound to instance 'FDRE_I' of component 'FDRE' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:83289' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:137175' bound to instance 'XORCY_I' of component 'XORCY' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39148' bound to instance 'FDRE_I' of component 'FDRE' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:83289' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:137175' bound to instance 'XORCY_I' of component 'XORCY' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39148' bound to instance 'FDRE_I' of component 'FDRE' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132173' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132173]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132173]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24153]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30014]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14740]
WARNING: [Synth 8-11358] null range expression ignored [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:22160]
INFO: [Synth 8-3919] null assignment ignored [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:22160]
INFO: [Synth 8-638] synthesizing module 'wrap_brst_rd' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:13459]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst_rd' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:13459]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14740]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29274]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30521]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31522]
INFO: [Synth 8-256] done synthesizing module 'TestBlockDesign_axi_bram_ctrl_0_1' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_axi_bram_ctrl_0_1/synth/TestBlockDesign_axi_bram_ctrl_0_1.vhd:111]
INFO: [Synth 8-6157] synthesizing module 'TestBlockDesign_axi_mem_intercon_0' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/synth/TestBlockDesign.v:261]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_14MDDF7' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/synth/TestBlockDesign.v:541]
INFO: [Synth 8-6157] synthesizing module 'TestBlockDesign_auto_pc_0' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_auto_pc_0/synth/TestBlockDesign_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_axi_protocol_converter' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_axi_protocol_converter' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6155] done synthesizing module 'TestBlockDesign_auto_pc_0' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_auto_pc_0/synth/TestBlockDesign_auto_pc_0.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'TestBlockDesign_auto_pc_0' is unconnected for instance 'auto_pc' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/synth/TestBlockDesign.v:756]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'TestBlockDesign_auto_pc_0' is unconnected for instance 'auto_pc' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/synth/TestBlockDesign.v:756]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'TestBlockDesign_auto_pc_0' is unconnected for instance 'auto_pc' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/synth/TestBlockDesign.v:756]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'TestBlockDesign_auto_pc_0' is unconnected for instance 'auto_pc' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/synth/TestBlockDesign.v:756]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'TestBlockDesign_auto_pc_0' has 56 connections declared, but only 52 given [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/synth/TestBlockDesign.v:756]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_14MDDF7' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/synth/TestBlockDesign.v:541]
INFO: [Synth 8-6155] done synthesizing module 'TestBlockDesign_axi_mem_intercon_0' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/synth/TestBlockDesign.v:261]
INFO: [Synth 8-638] synthesizing module 'TestBlockDesign_blk_mem_gen_0_1' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_blk_mem_gen_0_1/synth/TestBlockDesign_blk_mem_gen_0_1.vhd:80]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.9299 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_6' declared at '/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/bb55/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_6' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_blk_mem_gen_0_1/synth/TestBlockDesign_blk_mem_gen_0_1.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'TestBlockDesign_blk_mem_gen_0_1' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_blk_mem_gen_0_1/synth/TestBlockDesign_blk_mem_gen_0_1.vhd:80]
INFO: [Synth 8-6157] synthesizing module 'TestBlockDesign_clk_wiz_0' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_clk_wiz_0/TestBlockDesign_clk_wiz_0.v:68]
INFO: [Synth 8-6157] synthesizing module 'TestBlockDesign_clk_wiz_0_clk_wiz' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_clk_wiz_0/TestBlockDesign_clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'TestBlockDesign_clk_wiz_0_clk_wiz' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_clk_wiz_0/TestBlockDesign_clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'TestBlockDesign_clk_wiz_0' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_clk_wiz_0/TestBlockDesign_clk_wiz_0.v:68]
INFO: [Synth 8-638] synthesizing module 'TestBlockDesign_rst_clk_wiz_100M_0' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_rst_clk_wiz_100M_0/synth/TestBlockDesign_rst_clk_wiz_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_rst_clk_wiz_100M_0/synth/TestBlockDesign_rst_clk_wiz_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132157' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132157]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132157]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'TestBlockDesign_rst_clk_wiz_100M_0' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_rst_clk_wiz_100M_0/synth/TestBlockDesign_rst_clk_wiz_100M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'TestBlockDesign_rst_clk_wiz_100M_0' is unconnected for instance 'rst_clk_wiz_100M' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/synth/TestBlockDesign.v:251]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'TestBlockDesign_rst_clk_wiz_100M_0' is unconnected for instance 'rst_clk_wiz_100M' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/synth/TestBlockDesign.v:251]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'TestBlockDesign_rst_clk_wiz_100M_0' is unconnected for instance 'rst_clk_wiz_100M' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/synth/TestBlockDesign.v:251]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_100M' of module 'TestBlockDesign_rst_clk_wiz_100M_0' has 10 connections declared, but only 7 given [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/synth/TestBlockDesign.v:251]
INFO: [Synth 8-6155] done synthesizing module 'TestBlockDesign' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/synth/TestBlockDesign.v:13]
INFO: [Synth 8-6155] done synthesizing module 'TestBlockDesign_wrapper' (0#1) [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/hdl/TestBlockDesign_wrapper.v:13]
WARNING: [Synth 8-3848] Net int_req in module/entity AXI4_Lite_Master does not have driver. [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/AXI4_Lite_Master.v:67]
WARNING: [Synth 8-3848] Net int_number in module/entity AXI4_Lite_Master does not have driver. [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/AXI4_Lite_Master.v:68]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25312]
WARNING: [Synth 8-6014] Unused sequential element aw_active_d1_reg was removed.  [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25737]
WARNING: [Synth 8-6014] Unused sequential element GEN_RD_CMD_OPT.axi_aresetn_re_reg_reg was removed.  [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:22054]
WARNING: [Synth 8-6014] Unused sequential element GEN_RD_CMD_OPT.bram_en_int_reg_reg was removed.  [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:22307]
WARNING: [Synth 8-6014] Unused sequential element GEN_RD_CMD_OPT.araddr_inc_temp_reg_reg was removed.  [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:22308]
WARNING: [Synth 8-6014] Unused sequential element GEN_RD_CMD_OPT.curr_wrap_burst_reg_reg was removed.  [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:22581]
WARNING: [Synth 8-6014] Unused sequential element GEN_RD_CMD_OPT.addr_vld_rdy_reg_reg was removed.  [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:22979]
WARNING: [Synth 8-6014] Unused sequential element GEN_RD_CMD_OPT.data_vld_rdy_reg_reg was removed.  [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/85f5/hdl/axi_bram_ctrl_v4_1_rfs.vhd:22980]
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEA[0] in module blk_mem_gen_generic_cstr__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB[0] in module blk_mem_gen_generic_cstr__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_generic_cstr__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_generic_cstr__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEA in module blk_mem_input_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_input_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_input_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_input_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRA[31] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRA[30] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRA[29] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRA[28] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRA[27] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRA[26] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRA[25] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRA[24] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRA[23] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRA[22] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRA[21] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRA[20] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRA[19] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRA[18] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRA[17] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRA[16] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRA[15] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRA[14] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRA[13] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRA[12] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRA[1] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRA[0] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[31] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[30] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[29] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[28] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[27] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[26] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[25] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[24] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[23] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[22] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[21] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[20] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[19] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[18] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[17] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[16] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[15] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[14] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[13] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[12] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[1] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[0] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AClk in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[3] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[2] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[1] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[31] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[30] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[29] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[28] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[27] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[26] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[25] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[24] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[23] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[22] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[21] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[20] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[19] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[18] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[17] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[16] in module blk_mem_gen_v8_4_6_synth__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 2501.426 ; gain = 843.426 ; free physical = 233 ; free virtual = 2865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 2501.426 ; gain = 843.426 ; free physical = 225 ; free virtual = 2864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 2501.426 ; gain = 843.426 ; free physical = 225 ; free virtual = 2864
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2501.426 ; gain = 0.000 ; free physical = 207 ; free virtual = 2854
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_clk_wiz_0/TestBlockDesign_clk_wiz_0_board.xdc] for cell 'TestBlockDesign_i/clk_wiz/inst'
Finished Parsing XDC File [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_clk_wiz_0/TestBlockDesign_clk_wiz_0_board.xdc] for cell 'TestBlockDesign_i/clk_wiz/inst'
Parsing XDC File [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_clk_wiz_0/TestBlockDesign_clk_wiz_0.xdc] for cell 'TestBlockDesign_i/clk_wiz/inst'
Finished Parsing XDC File [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_clk_wiz_0/TestBlockDesign_clk_wiz_0.xdc] for cell 'TestBlockDesign_i/clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_clk_wiz_0/TestBlockDesign_clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TestBlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TestBlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_rst_clk_wiz_100M_0/TestBlockDesign_rst_clk_wiz_100M_0_board.xdc] for cell 'TestBlockDesign_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_rst_clk_wiz_100M_0/TestBlockDesign_rst_clk_wiz_100M_0_board.xdc] for cell 'TestBlockDesign_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_rst_clk_wiz_100M_0/TestBlockDesign_rst_clk_wiz_100M_0.xdc] for cell 'TestBlockDesign_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ip/TestBlockDesign_rst_clk_wiz_100M_0/TestBlockDesign_rst_clk_wiz_100M_0.xdc] for cell 'TestBlockDesign_i/rst_clk_wiz_100M/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TestBlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TestBlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.457 ; gain = 0.000 ; free physical = 209 ; free virtual = 2874
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  FDR => FDRE: 13 instances
  MUXCY_L => MUXCY: 4 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2565.457 ; gain = 0.000 ; free physical = 205 ; free virtual = 2873
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 2565.457 ; gain = 907.457 ; free physical = 177 ; free virtual = 2844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 2565.457 ; gain = 907.457 ; free physical = 177 ; free virtual = 2844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for TestBlockDesign_i/clk_wiz/inst. (constraint file  /home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.runs/synth_1/dont_touch.xdc, line 35).
Applied set_property KEEP_HIERARCHY = SOFT for TestBlockDesign_i/rst_clk_wiz_100M/U0. (constraint file  /home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property KEEP_HIERARCHY = SOFT for TestBlockDesign_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TestBlockDesign_i/clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TestBlockDesign_i/rst_clk_wiz_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TestBlockDesign_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TestBlockDesign_i/axi_mem_intercon. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TestBlockDesign_i/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TestBlockDesign_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TestBlockDesign_i/AXI4_Lite_Master_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TestBlockDesign_i/AXI4_Lite_Master_0/inst/CPU/DATAPATH/CODE_MEM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TestBlockDesign_i/AXI4_Lite_Master_0/inst/CPU/DATAPATH/REG_FILE/rf1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for TestBlockDesign_i/AXI4_Lite_Master_0/inst/CPU/DATAPATH/REG_FILE/rf2. (constraint file  auto generated constraint).
Applied set_property KEEP = true for sys_clock. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 2565.457 ; gain = 907.457 ; free physical = 167 ; free virtual = 2842
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_currentState_reg' in module 'AXI4_Lite_Master'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_RD_CMD_OPT.rd_addr_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl'
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/controlUnit.v:251]
WARNING: [Synth 8-327] inferring latch for variable 'C_reg' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/alu.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'Z_reg' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/alu.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'N_reg' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/alu.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'V_reg' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/alu.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'res_reg' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/alu.v:71]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              001 |                               00
                ST_WRITE |                              010 |                               01
                 ST_READ |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_currentState_reg' using encoding 'one-hot' in module 'AXI4_Lite_Master'
WARNING: [Synth 8-327] inferring latch for variable 'M_AXI_AWADDR_reg' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/AXI4_Lite_Master.v:124]
WARNING: [Synth 8-327] inferring latch for variable 'M_AXI_ARPROT_reg' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/AXI4_Lite_Master.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'M_AXI_WSTRB_reg' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/AXI4_Lite_Master.v:132]
WARNING: [Synth 8-327] inferring latch for variable 'M_AXI_ARADDR_reg' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/AXI4_Lite_Master.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'M_AXI_ARVALID_reg' [/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/da41/src/AXI4_Lite_Master.v:130]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               w8_awaddr |                              001 |                              001
            brst_wr_data |                              010 |                              011
          b2b_w8_wr_data |                              011 |                              100
             sng_wr_data |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg' using encoding 'sequential' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                             0000
           read_data_one |                               01 |                             0001
               last_data |                               10 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                                0 |                               00
               next_addr |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_RD_CMD_OPT.rd_addr_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 2565.457 ; gain = 907.457 ; free physical = 263 ; free virtual = 2847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 135   
+---Muxes : 
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 5     
	   3 Input   32 Bit        Muxes := 3     
	   5 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 7     
	   2 Input    9 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 16    
	   5 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 11    
	  15 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 61    
	   7 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (inst/CPU/CONTROLUNIT/branch_condition/out_reg) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/C_reg) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/Z_reg) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/N_reg) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/V_reg) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[31]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[30]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[29]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[28]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[27]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[26]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[25]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[24]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[23]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[22]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[21]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[20]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[19]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[18]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[17]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[16]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[15]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[14]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[13]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[12]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[11]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[10]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[9]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[8]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[7]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[6]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[5]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[4]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[3]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[2]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[1]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CPU/DATAPATH/ALU/res_reg[0]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FSM_onehot_r_currentState_reg[2]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FSM_onehot_r_currentState_reg[1]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FSM_onehot_r_currentState_reg[0]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[31]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[30]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[29]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[28]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[27]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[26]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[25]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[24]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[23]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[22]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[21]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[20]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[19]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[18]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[17]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[16]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[15]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[14]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[13]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[12]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[11]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[10]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[9]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[8]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[7]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[6]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[5]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[4]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[3]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[2]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[1]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_AWADDR_reg[0]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_ARPROT_reg[2]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_ARPROT_reg[1]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_ARPROT_reg[0]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_WSTRB_reg[3]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_WSTRB_reg[2]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_WSTRB_reg[1]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_WSTRB_reg[0]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_ARADDR_reg[31]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_ARADDR_reg[30]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_ARADDR_reg[29]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_ARADDR_reg[28]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_ARADDR_reg[27]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_ARADDR_reg[26]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_ARADDR_reg[25]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_ARADDR_reg[24]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_ARADDR_reg[23]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_ARADDR_reg[22]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_ARADDR_reg[21]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_ARADDR_reg[20]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_ARADDR_reg[19]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_ARADDR_reg[18]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_ARADDR_reg[17]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_ARADDR_reg[16]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_ARADDR_reg[15]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_ARADDR_reg[14]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_ARADDR_reg[13]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_ARADDR_reg[12]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/M_AXI_ARADDR_reg[11]) is unused and will be removed from module TestBlockDesign_AXI4_Lite_Master_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 2565.457 ; gain = 907.457 ; free physical = 229 ; free virtual = 2830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 2565.457 ; gain = 907.457 ; free physical = 223 ; free virtual = 2835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 2565.457 ; gain = 907.457 ; free physical = 223 ; free virtual = 2835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 2565.457 ; gain = 907.457 ; free physical = 222 ; free virtual = 2834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 2565.457 ; gain = 907.457 ; free physical = 230 ; free virtual = 2841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 2565.457 ; gain = 907.457 ; free physical = 230 ; free virtual = 2841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 2565.457 ; gain = 907.457 ; free physical = 230 ; free virtual = 2841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 2565.457 ; gain = 907.457 ; free physical = 230 ; free virtual = 2841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 2565.457 ; gain = 907.457 ; free physical = 230 ; free virtual = 2841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 2565.457 ; gain = 907.457 ; free physical = 230 ; free virtual = 2841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |LUT1       |     3|
|3     |LUT2       |     6|
|4     |LUT3       |     2|
|5     |LUT4       |     4|
|6     |LUT5       |     2|
|7     |LUT6       |     1|
|8     |MMCME2_ADV |     1|
|9     |SRL16      |     1|
|10    |FDR        |     4|
|11    |FDRE       |    18|
|12    |FDSE       |     3|
|13    |IBUF       |     2|
|14    |OBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 2565.457 ; gain = 907.457 ; free physical = 230 ; free virtual = 2841
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 641 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 2565.457 ; gain = 843.426 ; free physical = 4818 ; free virtual = 7490
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 2565.457 ; gain = 907.457 ; free physical = 4817 ; free virtual = 7490
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.457 ; gain = 0.000 ; free physical = 4817 ; free virtual = 7489
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.457 ; gain = 0.000 ; free physical = 4820 ; free virtual = 7497
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: 686dd089
INFO: [Common 17-83] Releasing license: Synthesis
261 Infos, 152 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 2565.457 ; gain = 1226.730 ; free physical = 4820 ; free virtual = 7498
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 6572.179; main = 1828.094; forked = 4914.426
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 11668.105; main = 2557.457; forked = 9134.660
INFO: [Common 17-1381] The checkpoint '/home/mariolima/Desktop/AXI_Master_Demo/AXI_Master_Demo.runs/synth_1/TestBlockDesign_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TestBlockDesign_wrapper_utilization_synth.rpt -pb TestBlockDesign_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar  9 20:47:05 2024...
