// Seed: 3334184901
module module_0 (
    output logic id_0,
    input wor id_1,
    input supply1 id_2,
    input wire id_3,
    output tri1 id_4,
    input uwire id_5,
    output wor id_6,
    output supply1 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input wor id_10,
    output logic id_11,
    input tri id_12,
    input supply1 id_13,
    output uwire id_14
);
  always @(posedge -1'b0) begin : LABEL_0
    id_0 <= id_13;
    id_11 = -1;
  end
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd82,
    parameter id_9 = 32'd21
) (
    output wand id_0,
    output wand id_1,
    output tri0 id_2,
    output wand id_3,
    output logic id_4,
    output tri1 id_5,
    input wire id_6,
    input wor id_7,
    input supply0 _id_8,
    input wand _id_9
    , id_12,
    output tri1 id_10
);
  wire [id_8 : id_9] id_13;
  initial begin : LABEL_0
    $signed(59);
    ;
    id_4 <= -1;
  end
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6,
      id_7,
      id_5,
      id_7,
      id_10,
      id_0,
      id_7,
      id_6,
      id_7,
      id_4,
      id_7,
      id_7,
      id_2
  );
endmodule
