Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: Lab7A_top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab7A_top_level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab7A_top_level"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : Lab7A_top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/fred/git/EECE359/Lab7/Data_Buffer.vhd" into library work
Parsing entity <Data_Buffer>.
Parsing architecture <Behavior> of entity <data_buffer>.
Parsing VHDL file "/home/fred/git/EECE359/Lab7/real_debounce(2).vhd" into library work
Parsing entity <debounce>.
Parsing architecture <Behavioral> of entity <debounce>.
Parsing VHDL file "/home/fred/git/EECE359/Lab7/LLC_PDU_Gen.vhd" into library work
Parsing entity <LLC_PDU_Gen>.
Parsing architecture <Behavioral> of entity <llc_pdu_gen>.
Parsing VHDL file "/home/fred/git/EECE359/Lab7/Lab7A_top_level.vhd" into library work
Parsing entity <Lab7A_top_level>.
Parsing architecture <Behavioral> of entity <lab7a_top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Lab7A_top_level> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <debounce> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <LLC_PDU_Gen> (architecture <Behavioral>) from library <work>.

Elaborating entity <Data_Buffer> (architecture <Behavior>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Lab7A_top_level>.
    Related source file is "/home/fred/git/EECE359/Lab7/Lab7A_top_level.vhd".
        debounceDELAY = 640000
    Summary:
	no macro.
Unit <Lab7A_top_level> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "/home/fred/git/EECE359/Lab7/real_debounce(2).vhd".
        DELAY = 640000
    Found 3-bit register for signal <state>.
    Found 22-bit register for signal <timer>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | s1                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 22-bit subtractor for signal <GND_5_o_GND_5_o_sub_1_OUT<21:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <debounce> synthesized.

Synthesizing Unit <LLC_PDU_Gen>.
    Related source file is "/home/fred/git/EECE359/Lab7/LLC_PDU_Gen.vhd".
    Found 8-bit register for signal <buffer_data_in>.
    Found 5-bit register for signal <buffer_addr>.
    Found 8-bit register for signal <PDU_length_reg>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <shift_reg>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | st1_idle                                       |
    | Power Up State     | st1_idle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <buffer_addr[4]_GND_6_o_add_4_OUT> created at line 137.
    Found 8-bit adder for signal <PDU_length_reg[7]_GND_6_o_add_15_OUT> created at line 225.
    Found 8-bit comparator greater for signal <GND_6_o_PDU_length_reg[7]_LessThan_17_o> created at line 225
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <LLC_PDU_Gen> synthesized.

Synthesizing Unit <Data_Buffer>.
    Related source file is "/home/fred/git/EECE359/Lab7/Data_Buffer.vhd".
        word_size = 8
        addr_size = 5
    Set property "buffer_type = bufg" for signal <write_clk>.
    Found 32x8-bit single-port RAM <Mram_regfile> for signal <regfile>.
    Summary:
	inferred   1 RAM(s).
Unit <Data_Buffer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x8-bit single-port RAM                              : 1
# Adders/Subtractors                                   : 4
 22-bit subtractor                                     : 2
 5-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 6
 22-bit register                                       : 2
 5-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 4
 22-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 3
# Xors                                                 : 1
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Data_Buffer>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_regfile> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to signal <write_enable>  | high     |
    |     addrA          | connected to signal <addr_in>       |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Data_Buffer> synthesized (advanced).

Synthesizing (advanced) Unit <LLC_PDU_Gen>.
The following registers are absorbed into counter <buffer_addr>: 1 register on signal <buffer_addr>.
Unit <LLC_PDU_Gen> synthesized (advanced).

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <timer>: 1 register on signal <timer>.
Unit <debounce> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x8-bit single-port distributed RAM                  : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 3
 22-bit down counter                                   : 2
 5-bit up counter                                      : 1
# Registers                                            : 24
 Flip-Flops                                            : 24
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 2
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 3
# Xors                                                 : 1
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with gray encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s1    | 000
 s2    | 001
 s3    | 011
 s4    | 010
 s5    | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <LLC_PDU_GenA/FSM_1> on signal <state[1:6]> with one-hot encoding.
----------------------------
 State          | Encoding
----------------------------
 st1_idle       | 000001
 st2_det_length | 000010
 st3_load       | 000100
 st4_write      | 001000
 st5_wait       | 010000
 st6_inc        | 100000
----------------------------
WARNING:Xst:1293 - FF/Latch <PDU_length_reg_6> has a constant value of 0 in block <LLC_PDU_Gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PDU_length_reg_7> has a constant value of 0 in block <LLC_PDU_Gen>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Lab7A_top_level> ...

Optimizing unit <LLC_PDU_Gen> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Lab7A_top_level, actual ratio is 2.
FlipFlop Gen_PDU_debounce/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop Gen_PDU_debounce/state_FSM_FFd3 has been replicated 1 time(s)
FlipFlop RST_debounce/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop RST_debounce/state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop RST_debounce/state_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 88
 Flip-Flops                                            : 88

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Lab7A_top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 193
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 8
#      LUT3                        : 20
#      LUT4                        : 54
#      LUT5                        : 2
#      LUT6                        : 20
#      MUXCY                       : 42
#      VCC                         : 1
#      XORCY                       : 44
# FlipFlops/Latches                : 88
#      FD                          : 27
#      FDE                         : 52
#      FDR                         : 3
#      FDRE                        : 5
#      FDS                         : 1
# RAMS                             : 8
#      RAM32X1S                    : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 3
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              88  out of  11440     0%  
 Number of Slice LUTs:                  113  out of   5720     1%  
    Number used as Logic:               105  out of   5720     1%  
    Number used as Memory:                8  out of   1440     0%  
       Number used as RAM:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    119
   Number with an unused Flip Flop:      31  out of    119    26%  
   Number with an unused LUT:             6  out of    119     5%  
   Number of fully used LUT-FF pairs:    82  out of    119    68%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    102    20%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | BUFGP                  | 88    |
LLC_PDU_GenA/state_FSM_FFd3        | BUFG                   | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.191ns (Maximum Frequency: 238.607MHz)
   Minimum input arrival time before clock: 3.776ns
   Maximum output required time after clock: 5.507ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 4.191ns (frequency: 238.607MHz)
  Total number of paths / destination ports: 2655 / 154
-------------------------------------------------------------------------
Delay:               4.191ns (Levels of Logic = 3)
  Source:            LLC_PDU_GenA/buffer_addr_2 (FF)
  Destination:       LLC_PDU_GenA/state_FSM_FFd6 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: LLC_PDU_GenA/buffer_addr_2 to LLC_PDU_GenA/state_FSM_FFd6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            12   0.525   1.297  LLC_PDU_GenA/buffer_addr_2 (LLC_PDU_GenA/buffer_addr_2)
     LUT6:I3->O            3   0.235   0.766  LLC_PDU_GenA/GND_6_o_PDU_length_reg[7]_LessThan_17_o2 (LLC_PDU_GenA/GND_6_o_PDU_length_reg[7]_LessThan_17_o1)
     LUT6:I5->O            1   0.254   0.790  LLC_PDU_GenA/GND_6_o_PDU_length_reg[7]_LessThan_17_o11 (LLC_PDU_GenA/GND_6_o_PDU_length_reg[7]_LessThan_17_o11)
     LUT6:I4->O            1   0.250   0.000  LLC_PDU_GenA/state_FSM_FFd6-In1 (LLC_PDU_GenA/state_FSM_FFd6-In)
     FDS:D                     0.074          LLC_PDU_GenA/state_FSM_FFd6
    ----------------------------------------
    Total                      4.191ns (1.338ns logic, 2.853ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 17 / 13
-------------------------------------------------------------------------
Offset:              3.776ns (Levels of Logic = 3)
  Source:            btn<1> (PAD)
  Destination:       Gen_PDU_debounce/state_FSM_FFd1 (FF)
  Destination Clock: mclk rising

  Data Path: btn<1> to Gen_PDU_debounce/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   1.080  btn_1_IBUF (btn_1_IBUF)
     LUT4:I0->O            1   0.254   0.790  Gen_PDU_debounce/timer_eq_0<21>5_SW0 (N4)
     LUT6:I4->O            2   0.250   0.000  Gen_PDU_debounce/state_FSM_FFd1-In1 (Gen_PDU_debounce/state_FSM_FFd1-In)
     FD:D                      0.074          Gen_PDU_debounce/state_FSM_FFd1
    ----------------------------------------
    Total                      3.776ns (1.906ns logic, 1.870ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LLC_PDU_GenA/state_FSM_FFd3'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.605ns (Levels of Logic = 1)
  Source:            LLC_PDU_GenA/LLC_Data_Buffer/Mram_regfile8 (RAM)
  Destination:       LLC_PDU_data<7> (PAD)
  Source Clock:      LLC_PDU_GenA/state_FSM_FFd3 rising

  Data Path: LLC_PDU_GenA/LLC_Data_Buffer/Mram_regfile8 to LLC_PDU_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32X1S:WCLK->O      1   1.012   0.681  LLC_PDU_GenA/LLC_Data_Buffer/Mram_regfile8 (LLC_PDU_data_7_OBUF)
     OBUF:I->O                 2.912          LLC_PDU_data_7_OBUF (LLC_PDU_data<7>)
    ----------------------------------------
    Total                      4.605ns (3.924ns logic, 0.681ns route)
                                       (85.2% logic, 14.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 46 / 14
-------------------------------------------------------------------------
Offset:              5.507ns (Levels of Logic = 2)
  Source:            LLC_PDU_GenA/buffer_addr_3 (FF)
  Destination:       LLC_PDU_data<7> (PAD)
  Source Clock:      mclk rising

  Data Path: LLC_PDU_GenA/buffer_addr_3 to LLC_PDU_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            15   0.525   1.154  LLC_PDU_GenA/buffer_addr_3 (LLC_PDU_GenA/buffer_addr_3)
     RAM32X1S:A3->O        1   0.235   0.681  LLC_PDU_GenA/LLC_Data_Buffer/Mram_regfile1 (LLC_PDU_data_0_OBUF)
     OBUF:I->O                 2.912          LLC_PDU_data_0_OBUF (LLC_PDU_data<0>)
    ----------------------------------------
    Total                      5.507ns (3.672ns logic, 1.835ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock LLC_PDU_GenA/state_FSM_FFd3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    3.203|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    4.191|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.62 secs
 
--> 


Total memory usage is 398180 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

