ARM GAS  C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NMI_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	NMI_Handler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	NMI_Handler:
  27              	.LFB216:
  28              		.file 1 "Core/Src/stm32f4xx_it.c"
   1:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_it.c **** /**
   3:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_it.c ****   * @file    stm32f4xx_it.c
   5:Core/Src/stm32f4xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f4xx_it.c ****   * @attention
   8:Core/Src/stm32f4xx_it.c ****   *
   9:Core/Src/stm32f4xx_it.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/stm32f4xx_it.c ****   * All rights reserved.
  11:Core/Src/stm32f4xx_it.c ****   *
  12:Core/Src/stm32f4xx_it.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32f4xx_it.c ****   * in the root directory of this software component.
  14:Core/Src/stm32f4xx_it.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32f4xx_it.c ****   *
  16:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
  17:Core/Src/stm32f4xx_it.c ****   */
  18:Core/Src/stm32f4xx_it.c **** /* USER CODE END Header */
  19:Core/Src/stm32f4xx_it.c **** 
  20:Core/Src/stm32f4xx_it.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32f4xx_it.c **** #include "main.h"
  22:Core/Src/stm32f4xx_it.c **** #include "stm32f4xx_it.h"
  23:Core/Src/stm32f4xx_it.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_it.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_it.c **** 
  27:Core/Src/stm32f4xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_it.c **** 
  30:Core/Src/stm32f4xx_it.c **** /* USER CODE END TD */
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s 			page 2


  31:Core/Src/stm32f4xx_it.c **** 
  32:Core/Src/stm32f4xx_it.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PD */
  34:Core/Src/stm32f4xx_it.c **** 
  35:Core/Src/stm32f4xx_it.c **** /* USER CODE END PD */
  36:Core/Src/stm32f4xx_it.c **** 
  37:Core/Src/stm32f4xx_it.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PM */
  39:Core/Src/stm32f4xx_it.c **** 
  40:Core/Src/stm32f4xx_it.c **** /* USER CODE END PM */
  41:Core/Src/stm32f4xx_it.c **** 
  42:Core/Src/stm32f4xx_it.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_it.c **** 
  45:Core/Src/stm32f4xx_it.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_it.c **** 
  47:Core/Src/stm32f4xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_it.c **** 
  50:Core/Src/stm32f4xx_it.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_it.c **** 
  52:Core/Src/stm32f4xx_it.c **** /* Private user code ---------------------------------------------------------*/
  53:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN 0 */
  54:Core/Src/stm32f4xx_it.c **** /* USER CODE END 0 */
  55:Core/Src/stm32f4xx_it.c **** 
  56:Core/Src/stm32f4xx_it.c **** /* External variables --------------------------------------------------------*/
  57:Core/Src/stm32f4xx_it.c **** extern PCD_HandleTypeDef hpcd_USB_OTG_FS;
  58:Core/Src/stm32f4xx_it.c **** extern TIM_HandleTypeDef htim1;
  59:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  60:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_usart1_tx;
  61:Core/Src/stm32f4xx_it.c **** extern UART_HandleTypeDef huart1;
  62:Core/Src/stm32f4xx_it.c **** extern TIM_HandleTypeDef htim11;
  63:Core/Src/stm32f4xx_it.c **** 
  64:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN EV */
  65:Core/Src/stm32f4xx_it.c **** 
  66:Core/Src/stm32f4xx_it.c **** /* USER CODE END EV */
  67:Core/Src/stm32f4xx_it.c **** 
  68:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  69:Core/Src/stm32f4xx_it.c **** /*           Cortex-M4 Processor Interruption and Exception Handlers          */
  70:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  71:Core/Src/stm32f4xx_it.c **** /**
  72:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Non maskable interrupt.
  73:Core/Src/stm32f4xx_it.c ****   */
  74:Core/Src/stm32f4xx_it.c **** void NMI_Handler(void)
  75:Core/Src/stm32f4xx_it.c **** {
  29              		.loc 1 75 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 7, -4
  38 0002 00AF     		add	r7, sp, #0
  39              	.LCFI1:
  40              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s 			page 3


  41              	.L2:
  76:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  77:Core/Src/stm32f4xx_it.c **** 
  78:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  79:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  80:Core/Src/stm32f4xx_it.c ****   while (1)
  42              		.loc 1 80 9 discriminator 1
  43 0004 FEE7     		b	.L2
  44              		.cfi_endproc
  45              	.LFE216:
  47              		.section	.text.HardFault_Handler,"ax",%progbits
  48              		.align	1
  49              		.global	HardFault_Handler
  50              		.syntax unified
  51              		.thumb
  52              		.thumb_func
  53              		.fpu fpv4-sp-d16
  55              	HardFault_Handler:
  56              	.LFB217:
  81:Core/Src/stm32f4xx_it.c ****   {
  82:Core/Src/stm32f4xx_it.c ****   }
  83:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  84:Core/Src/stm32f4xx_it.c **** }
  85:Core/Src/stm32f4xx_it.c **** 
  86:Core/Src/stm32f4xx_it.c **** /**
  87:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Hard fault interrupt.
  88:Core/Src/stm32f4xx_it.c ****   */
  89:Core/Src/stm32f4xx_it.c **** void HardFault_Handler(void)
  90:Core/Src/stm32f4xx_it.c **** {
  57              		.loc 1 90 1
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 0
  60              		@ frame_needed = 1, uses_anonymous_args = 0
  61              		@ link register save eliminated.
  62 0000 80B4     		push	{r7}
  63              	.LCFI2:
  64              		.cfi_def_cfa_offset 4
  65              		.cfi_offset 7, -4
  66 0002 00AF     		add	r7, sp, #0
  67              	.LCFI3:
  68              		.cfi_def_cfa_register 7
  69              	.L4:
  91:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  92:Core/Src/stm32f4xx_it.c **** 
  93:Core/Src/stm32f4xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  94:Core/Src/stm32f4xx_it.c ****   while (1)
  70              		.loc 1 94 9 discriminator 1
  71 0004 FEE7     		b	.L4
  72              		.cfi_endproc
  73              	.LFE217:
  75              		.section	.text.MemManage_Handler,"ax",%progbits
  76              		.align	1
  77              		.global	MemManage_Handler
  78              		.syntax unified
  79              		.thumb
  80              		.thumb_func
  81              		.fpu fpv4-sp-d16
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s 			page 4


  83              	MemManage_Handler:
  84              	.LFB218:
  95:Core/Src/stm32f4xx_it.c ****   {
  96:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  97:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  98:Core/Src/stm32f4xx_it.c ****   }
  99:Core/Src/stm32f4xx_it.c **** }
 100:Core/Src/stm32f4xx_it.c **** 
 101:Core/Src/stm32f4xx_it.c **** /**
 102:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Memory management fault.
 103:Core/Src/stm32f4xx_it.c ****   */
 104:Core/Src/stm32f4xx_it.c **** void MemManage_Handler(void)
 105:Core/Src/stm32f4xx_it.c **** {
  85              		.loc 1 105 1
  86              		.cfi_startproc
  87              		@ args = 0, pretend = 0, frame = 0
  88              		@ frame_needed = 1, uses_anonymous_args = 0
  89              		@ link register save eliminated.
  90 0000 80B4     		push	{r7}
  91              	.LCFI4:
  92              		.cfi_def_cfa_offset 4
  93              		.cfi_offset 7, -4
  94 0002 00AF     		add	r7, sp, #0
  95              	.LCFI5:
  96              		.cfi_def_cfa_register 7
  97              	.L6:
 106:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 107:Core/Src/stm32f4xx_it.c **** 
 108:Core/Src/stm32f4xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 109:Core/Src/stm32f4xx_it.c ****   while (1)
  98              		.loc 1 109 9 discriminator 1
  99 0004 FEE7     		b	.L6
 100              		.cfi_endproc
 101              	.LFE218:
 103              		.section	.text.BusFault_Handler,"ax",%progbits
 104              		.align	1
 105              		.global	BusFault_Handler
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 109              		.fpu fpv4-sp-d16
 111              	BusFault_Handler:
 112              	.LFB219:
 110:Core/Src/stm32f4xx_it.c ****   {
 111:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 112:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 113:Core/Src/stm32f4xx_it.c ****   }
 114:Core/Src/stm32f4xx_it.c **** }
 115:Core/Src/stm32f4xx_it.c **** 
 116:Core/Src/stm32f4xx_it.c **** /**
 117:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 118:Core/Src/stm32f4xx_it.c ****   */
 119:Core/Src/stm32f4xx_it.c **** void BusFault_Handler(void)
 120:Core/Src/stm32f4xx_it.c **** {
 113              		.loc 1 120 1
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s 			page 5


 116              		@ frame_needed = 1, uses_anonymous_args = 0
 117              		@ link register save eliminated.
 118 0000 80B4     		push	{r7}
 119              	.LCFI6:
 120              		.cfi_def_cfa_offset 4
 121              		.cfi_offset 7, -4
 122 0002 00AF     		add	r7, sp, #0
 123              	.LCFI7:
 124              		.cfi_def_cfa_register 7
 125              	.L8:
 121:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 122:Core/Src/stm32f4xx_it.c **** 
 123:Core/Src/stm32f4xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 124:Core/Src/stm32f4xx_it.c ****   while (1)
 126              		.loc 1 124 9 discriminator 1
 127 0004 FEE7     		b	.L8
 128              		.cfi_endproc
 129              	.LFE219:
 131              		.section	.text.UsageFault_Handler,"ax",%progbits
 132              		.align	1
 133              		.global	UsageFault_Handler
 134              		.syntax unified
 135              		.thumb
 136              		.thumb_func
 137              		.fpu fpv4-sp-d16
 139              	UsageFault_Handler:
 140              	.LFB220:
 125:Core/Src/stm32f4xx_it.c ****   {
 126:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 127:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 128:Core/Src/stm32f4xx_it.c ****   }
 129:Core/Src/stm32f4xx_it.c **** }
 130:Core/Src/stm32f4xx_it.c **** 
 131:Core/Src/stm32f4xx_it.c **** /**
 132:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 133:Core/Src/stm32f4xx_it.c ****   */
 134:Core/Src/stm32f4xx_it.c **** void UsageFault_Handler(void)
 135:Core/Src/stm32f4xx_it.c **** {
 141              		.loc 1 135 1
 142              		.cfi_startproc
 143              		@ args = 0, pretend = 0, frame = 0
 144              		@ frame_needed = 1, uses_anonymous_args = 0
 145              		@ link register save eliminated.
 146 0000 80B4     		push	{r7}
 147              	.LCFI8:
 148              		.cfi_def_cfa_offset 4
 149              		.cfi_offset 7, -4
 150 0002 00AF     		add	r7, sp, #0
 151              	.LCFI9:
 152              		.cfi_def_cfa_register 7
 153              	.L10:
 136:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 137:Core/Src/stm32f4xx_it.c **** 
 138:Core/Src/stm32f4xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 139:Core/Src/stm32f4xx_it.c ****   while (1)
 154              		.loc 1 139 9 discriminator 1
 155 0004 FEE7     		b	.L10
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s 			page 6


 156              		.cfi_endproc
 157              	.LFE220:
 159              		.section	.text.DebugMon_Handler,"ax",%progbits
 160              		.align	1
 161              		.global	DebugMon_Handler
 162              		.syntax unified
 163              		.thumb
 164              		.thumb_func
 165              		.fpu fpv4-sp-d16
 167              	DebugMon_Handler:
 168              	.LFB221:
 140:Core/Src/stm32f4xx_it.c ****   {
 141:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 142:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 143:Core/Src/stm32f4xx_it.c ****   }
 144:Core/Src/stm32f4xx_it.c **** }
 145:Core/Src/stm32f4xx_it.c **** 
 146:Core/Src/stm32f4xx_it.c **** /**
 147:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Debug monitor.
 148:Core/Src/stm32f4xx_it.c ****   */
 149:Core/Src/stm32f4xx_it.c **** void DebugMon_Handler(void)
 150:Core/Src/stm32f4xx_it.c **** {
 169              		.loc 1 150 1
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 1, uses_anonymous_args = 0
 173              		@ link register save eliminated.
 174 0000 80B4     		push	{r7}
 175              	.LCFI10:
 176              		.cfi_def_cfa_offset 4
 177              		.cfi_offset 7, -4
 178 0002 00AF     		add	r7, sp, #0
 179              	.LCFI11:
 180              		.cfi_def_cfa_register 7
 151:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 152:Core/Src/stm32f4xx_it.c **** 
 153:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 154:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 155:Core/Src/stm32f4xx_it.c **** 
 156:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 157:Core/Src/stm32f4xx_it.c **** }
 181              		.loc 1 157 1
 182 0004 00BF     		nop
 183 0006 BD46     		mov	sp, r7
 184              	.LCFI12:
 185              		.cfi_def_cfa_register 13
 186              		@ sp needed
 187 0008 5DF8047B 		ldr	r7, [sp], #4
 188              	.LCFI13:
 189              		.cfi_restore 7
 190              		.cfi_def_cfa_offset 0
 191 000c 7047     		bx	lr
 192              		.cfi_endproc
 193              	.LFE221:
 195              		.section	.text.TIM1_TRG_COM_TIM11_IRQHandler,"ax",%progbits
 196              		.align	1
 197              		.global	TIM1_TRG_COM_TIM11_IRQHandler
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s 			page 7


 198              		.syntax unified
 199              		.thumb
 200              		.thumb_func
 201              		.fpu fpv4-sp-d16
 203              	TIM1_TRG_COM_TIM11_IRQHandler:
 204              	.LFB222:
 158:Core/Src/stm32f4xx_it.c **** 
 159:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
 160:Core/Src/stm32f4xx_it.c **** /* STM32F4xx Peripheral Interrupt Handlers                                    */
 161:Core/Src/stm32f4xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 162:Core/Src/stm32f4xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 163:Core/Src/stm32f4xx_it.c **** /* please refer to the startup file (startup_stm32f4xx.s).                    */
 164:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
 165:Core/Src/stm32f4xx_it.c **** 
 166:Core/Src/stm32f4xx_it.c **** /**
 167:Core/Src/stm32f4xx_it.c ****   * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt
 168:Core/Src/stm32f4xx_it.c ****   */
 169:Core/Src/stm32f4xx_it.c **** void TIM1_TRG_COM_TIM11_IRQHandler(void)
 170:Core/Src/stm32f4xx_it.c **** {
 205              		.loc 1 170 1
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 0
 208              		@ frame_needed = 1, uses_anonymous_args = 0
 209 0000 80B5     		push	{r7, lr}
 210              	.LCFI14:
 211              		.cfi_def_cfa_offset 8
 212              		.cfi_offset 7, -8
 213              		.cfi_offset 14, -4
 214 0002 00AF     		add	r7, sp, #0
 215              	.LCFI15:
 216              		.cfi_def_cfa_register 7
 171:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */
 172:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
 173:Core/Src/stm32f4xx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 217              		.loc 1 173 3
 218 0004 0348     		ldr	r0, .L13
 219 0006 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 174:Core/Src/stm32f4xx_it.c ****   HAL_TIM_IRQHandler(&htim11);
 220              		.loc 1 174 3
 221 000a 0348     		ldr	r0, .L13+4
 222 000c FFF7FEFF 		bl	HAL_TIM_IRQHandler
 175:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */
 176:Core/Src/stm32f4xx_it.c **** 
 177:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
 178:Core/Src/stm32f4xx_it.c **** }
 223              		.loc 1 178 1
 224 0010 00BF     		nop
 225 0012 80BD     		pop	{r7, pc}
 226              	.L14:
 227              		.align	2
 228              	.L13:
 229 0014 00000000 		.word	htim1
 230 0018 00000000 		.word	htim11
 231              		.cfi_endproc
 232              	.LFE222:
 234              		.section	.text.USART1_IRQHandler,"ax",%progbits
 235              		.align	1
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s 			page 8


 236              		.global	USART1_IRQHandler
 237              		.syntax unified
 238              		.thumb
 239              		.thumb_func
 240              		.fpu fpv4-sp-d16
 242              	USART1_IRQHandler:
 243              	.LFB223:
 179:Core/Src/stm32f4xx_it.c **** 
 180:Core/Src/stm32f4xx_it.c **** /**
 181:Core/Src/stm32f4xx_it.c ****   * @brief This function handles USART1 global interrupt.
 182:Core/Src/stm32f4xx_it.c ****   */
 183:Core/Src/stm32f4xx_it.c **** void USART1_IRQHandler(void)
 184:Core/Src/stm32f4xx_it.c **** {
 244              		.loc 1 184 1
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 0
 247              		@ frame_needed = 1, uses_anonymous_args = 0
 248 0000 80B5     		push	{r7, lr}
 249              	.LCFI16:
 250              		.cfi_def_cfa_offset 8
 251              		.cfi_offset 7, -8
 252              		.cfi_offset 14, -4
 253 0002 00AF     		add	r7, sp, #0
 254              	.LCFI17:
 255              		.cfi_def_cfa_register 7
 185:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 0 */
 186:Core/Src/stm32f4xx_it.c **** 
 187:Core/Src/stm32f4xx_it.c ****   /* USER CODE END USART1_IRQn 0 */
 188:Core/Src/stm32f4xx_it.c ****   HAL_UART_IRQHandler(&huart1);
 256              		.loc 1 188 3
 257 0004 0248     		ldr	r0, .L16
 258 0006 FFF7FEFF 		bl	HAL_UART_IRQHandler
 189:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 1 */
 190:Core/Src/stm32f4xx_it.c **** 
 191:Core/Src/stm32f4xx_it.c ****   /* USER CODE END USART1_IRQn 1 */
 192:Core/Src/stm32f4xx_it.c **** }
 259              		.loc 1 192 1
 260 000a 00BF     		nop
 261 000c 80BD     		pop	{r7, pc}
 262              	.L17:
 263 000e 00BF     		.align	2
 264              	.L16:
 265 0010 00000000 		.word	huart1
 266              		.cfi_endproc
 267              	.LFE223:
 269              		.section	.text.DMA2_Stream2_IRQHandler,"ax",%progbits
 270              		.align	1
 271              		.global	DMA2_Stream2_IRQHandler
 272              		.syntax unified
 273              		.thumb
 274              		.thumb_func
 275              		.fpu fpv4-sp-d16
 277              	DMA2_Stream2_IRQHandler:
 278              	.LFB224:
 193:Core/Src/stm32f4xx_it.c **** 
 194:Core/Src/stm32f4xx_it.c **** /**
 195:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA2 stream2 global interrupt.
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s 			page 9


 196:Core/Src/stm32f4xx_it.c ****   */
 197:Core/Src/stm32f4xx_it.c **** void DMA2_Stream2_IRQHandler(void)
 198:Core/Src/stm32f4xx_it.c **** {
 279              		.loc 1 198 1
 280              		.cfi_startproc
 281              		@ args = 0, pretend = 0, frame = 0
 282              		@ frame_needed = 1, uses_anonymous_args = 0
 283 0000 80B5     		push	{r7, lr}
 284              	.LCFI18:
 285              		.cfi_def_cfa_offset 8
 286              		.cfi_offset 7, -8
 287              		.cfi_offset 14, -4
 288 0002 00AF     		add	r7, sp, #0
 289              	.LCFI19:
 290              		.cfi_def_cfa_register 7
 199:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */
 200:Core/Src/stm32f4xx_it.c **** 
 201:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream2_IRQn 0 */
 202:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart1_rx);
 291              		.loc 1 202 3
 292 0004 0248     		ldr	r0, .L19
 293 0006 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 203:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */
 204:Core/Src/stm32f4xx_it.c **** 
 205:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream2_IRQn 1 */
 206:Core/Src/stm32f4xx_it.c **** }
 294              		.loc 1 206 1
 295 000a 00BF     		nop
 296 000c 80BD     		pop	{r7, pc}
 297              	.L20:
 298 000e 00BF     		.align	2
 299              	.L19:
 300 0010 00000000 		.word	hdma_usart1_rx
 301              		.cfi_endproc
 302              	.LFE224:
 304              		.section	.text.OTG_FS_IRQHandler,"ax",%progbits
 305              		.align	1
 306              		.global	OTG_FS_IRQHandler
 307              		.syntax unified
 308              		.thumb
 309              		.thumb_func
 310              		.fpu fpv4-sp-d16
 312              	OTG_FS_IRQHandler:
 313              	.LFB225:
 207:Core/Src/stm32f4xx_it.c **** 
 208:Core/Src/stm32f4xx_it.c **** /**
 209:Core/Src/stm32f4xx_it.c ****   * @brief This function handles USB On The Go FS global interrupt.
 210:Core/Src/stm32f4xx_it.c ****   */
 211:Core/Src/stm32f4xx_it.c **** void OTG_FS_IRQHandler(void)
 212:Core/Src/stm32f4xx_it.c **** {
 314              		.loc 1 212 1
 315              		.cfi_startproc
 316              		@ args = 0, pretend = 0, frame = 0
 317              		@ frame_needed = 1, uses_anonymous_args = 0
 318 0000 80B5     		push	{r7, lr}
 319              	.LCFI20:
 320              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s 			page 10


 321              		.cfi_offset 7, -8
 322              		.cfi_offset 14, -4
 323 0002 00AF     		add	r7, sp, #0
 324              	.LCFI21:
 325              		.cfi_def_cfa_register 7
 213:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN OTG_FS_IRQn 0 */
 214:Core/Src/stm32f4xx_it.c **** 
 215:Core/Src/stm32f4xx_it.c ****   /* USER CODE END OTG_FS_IRQn 0 */
 216:Core/Src/stm32f4xx_it.c ****   HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 326              		.loc 1 216 3
 327 0004 0248     		ldr	r0, .L22
 328 0006 FFF7FEFF 		bl	HAL_PCD_IRQHandler
 217:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN OTG_FS_IRQn 1 */
 218:Core/Src/stm32f4xx_it.c **** 
 219:Core/Src/stm32f4xx_it.c ****   /* USER CODE END OTG_FS_IRQn 1 */
 220:Core/Src/stm32f4xx_it.c **** }
 329              		.loc 1 220 1
 330 000a 00BF     		nop
 331 000c 80BD     		pop	{r7, pc}
 332              	.L23:
 333 000e 00BF     		.align	2
 334              	.L22:
 335 0010 00000000 		.word	hpcd_USB_OTG_FS
 336              		.cfi_endproc
 337              	.LFE225:
 339              		.section	.text.DMA2_Stream7_IRQHandler,"ax",%progbits
 340              		.align	1
 341              		.global	DMA2_Stream7_IRQHandler
 342              		.syntax unified
 343              		.thumb
 344              		.thumb_func
 345              		.fpu fpv4-sp-d16
 347              	DMA2_Stream7_IRQHandler:
 348              	.LFB226:
 221:Core/Src/stm32f4xx_it.c **** 
 222:Core/Src/stm32f4xx_it.c **** /**
 223:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA2 stream7 global interrupt.
 224:Core/Src/stm32f4xx_it.c ****   */
 225:Core/Src/stm32f4xx_it.c **** void DMA2_Stream7_IRQHandler(void)
 226:Core/Src/stm32f4xx_it.c **** {
 349              		.loc 1 226 1
 350              		.cfi_startproc
 351              		@ args = 0, pretend = 0, frame = 0
 352              		@ frame_needed = 1, uses_anonymous_args = 0
 353 0000 80B5     		push	{r7, lr}
 354              	.LCFI22:
 355              		.cfi_def_cfa_offset 8
 356              		.cfi_offset 7, -8
 357              		.cfi_offset 14, -4
 358 0002 00AF     		add	r7, sp, #0
 359              	.LCFI23:
 360              		.cfi_def_cfa_register 7
 227:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */
 228:Core/Src/stm32f4xx_it.c **** 
 229:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream7_IRQn 0 */
 230:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart1_tx);
 361              		.loc 1 230 3
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s 			page 11


 362 0004 0248     		ldr	r0, .L25
 363 0006 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 231:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */
 232:Core/Src/stm32f4xx_it.c **** 
 233:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream7_IRQn 1 */
 234:Core/Src/stm32f4xx_it.c **** }
 364              		.loc 1 234 1
 365 000a 00BF     		nop
 366 000c 80BD     		pop	{r7, pc}
 367              	.L26:
 368 000e 00BF     		.align	2
 369              	.L25:
 370 0010 00000000 		.word	hdma_usart1_tx
 371              		.cfi_endproc
 372              	.LFE226:
 374              		.text
 375              	.Letext0:
 376              		.file 2 "c:\\arm-gcc\\tools\\gcc-arm-none-eabi-10-2020-q4-major\\arm-none-eabi\\include\\machine\\
 377              		.file 3 "c:\\arm-gcc\\tools\\gcc-arm-none-eabi-10-2020-q4-major\\arm-none-eabi\\include\\sys\\_std
 378              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 379              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 380              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 381              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 382              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 383              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usb.h"
 384              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd.h"
ARM GAS  C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_it.c
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:18     .text.NMI_Handler:00000000 $t
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:26     .text.NMI_Handler:00000000 NMI_Handler
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:48     .text.HardFault_Handler:00000000 $t
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:55     .text.HardFault_Handler:00000000 HardFault_Handler
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:76     .text.MemManage_Handler:00000000 $t
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:83     .text.MemManage_Handler:00000000 MemManage_Handler
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:104    .text.BusFault_Handler:00000000 $t
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:111    .text.BusFault_Handler:00000000 BusFault_Handler
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:132    .text.UsageFault_Handler:00000000 $t
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:139    .text.UsageFault_Handler:00000000 UsageFault_Handler
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:160    .text.DebugMon_Handler:00000000 $t
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:167    .text.DebugMon_Handler:00000000 DebugMon_Handler
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:196    .text.TIM1_TRG_COM_TIM11_IRQHandler:00000000 $t
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:203    .text.TIM1_TRG_COM_TIM11_IRQHandler:00000000 TIM1_TRG_COM_TIM11_IRQHandler
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:229    .text.TIM1_TRG_COM_TIM11_IRQHandler:00000014 $d
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:235    .text.USART1_IRQHandler:00000000 $t
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:242    .text.USART1_IRQHandler:00000000 USART1_IRQHandler
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:265    .text.USART1_IRQHandler:00000010 $d
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:270    .text.DMA2_Stream2_IRQHandler:00000000 $t
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:277    .text.DMA2_Stream2_IRQHandler:00000000 DMA2_Stream2_IRQHandler
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:300    .text.DMA2_Stream2_IRQHandler:00000010 $d
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:305    .text.OTG_FS_IRQHandler:00000000 $t
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:312    .text.OTG_FS_IRQHandler:00000000 OTG_FS_IRQHandler
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:335    .text.OTG_FS_IRQHandler:00000010 $d
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:340    .text.DMA2_Stream7_IRQHandler:00000000 $t
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:347    .text.DMA2_Stream7_IRQHandler:00000000 DMA2_Stream7_IRQHandler
C:\Users\EI\AppData\Local\Temp\ccQJtNUo.s:370    .text.DMA2_Stream7_IRQHandler:00000010 $d

UNDEFINED SYMBOLS
HAL_TIM_IRQHandler
htim1
htim11
HAL_UART_IRQHandler
huart1
HAL_DMA_IRQHandler
hdma_usart1_rx
HAL_PCD_IRQHandler
hpcd_USB_OTG_FS
hdma_usart1_tx
