Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2023.1.0.43.3

Fri Dec  1 15:09:00 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt final_project_impl_1.twr final_project_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 20.8333 [get_pins {osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 29.3666%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
display/led_c_0_I_0/Q                   |          No required time
display/counter_8__I_0/PADDO            |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
nes_data                                |                     input
led[0]                                  |                    output
led[1]                                  |                    output
top_two[0]                              |                    output
top_two[1]                              |                    output
disp[0]                                 |                    output
disp[1]                                 |                    output
disp[2]                                 |                    output
disp[3]                                 |                    output
disp[4]                                 |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        22
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 2 Net(s)            |        Source pin        
-------------------------------------------------------------------
nes_clk_c                               |      nes/counter_8__I_0/Z
nes.counter[20]                         |     nes/counter_20__I_0/Q
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         2
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
logic/alien_direction_I_0/C	->	logic/alien_direction_I_0/Z

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 20.8333 [get_pins {osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
osc/CLKHF (MPW)                         |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{nes/counter_20__I_9/SR   nes/counter_20__I_0/SR}              
                                         |    8.250 ns 
{nes/counter_152__i2/SR   nes/counter_20__I_17/SR}              
                                         |    8.250 ns 
{nes/counter_20__I_24/SR   nes/counter_20__I_23/SR}              
                                         |    8.250 ns 
{nes/counter_20__I_16/SR   nes/counter_20__I_15/SR}              
                                         |    8.250 ns 
{nes/counter_20__I_14/SR   nes/counter_20__I_13/SR}              
                                         |    8.250 ns 
{nes/counter_20__I_12/SR   nes/counter_20__I_11/SR}              
                                         |    8.250 ns 
{nes/counter_20__I_26/SR   nes/counter_20__I_25/SR}              
                                         |    8.250 ns 
{nes/counter_20__I_22/SR   nes/counter_20__I_21/SR}              
                                         |    8.250 ns 
{nes/counter_20__I_20/SR   nes/counter_20__I_19/SR}              
                                         |    8.250 ns 
nes/counter_152__i1/SR                   |    8.250 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : nes/counter_20__I_17/Q  (SLICE_R14C29B)
Path End         : {nes/counter_20__I_9/SR   nes/counter_20__I_0/SR}  (SLICE_R14C31C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 69.2% (route), 30.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.250 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
nes/clk                                                      NET DELAY           5.499                  5.499  19      
{nes/counter_152__i2/CK   nes/counter_20__I_17/CK}
                                                                                 0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
nes/counter_20__I_17/CK->nes/counter_20__I_17/Q
                                          SLICE_R14C29B      CLK_TO_Q1_DELAY     1.388                  6.887  2       
nes/counter[2]                                               NET DELAY           2.736                  9.623  2       
nes/i4_4_lut_adj_37/C->nes/i4_4_lut_adj_37/Z
                                          SLICE_R13C29A      A0_TO_F0_DELAY      0.449                 10.072  1       
nes/n10_adj_83                                               NET DELAY           2.551                 12.623  1       
nes/i2_4_lut_adj_38/D->nes/i2_4_lut_adj_38/Z
                                          SLICE_R13C30A      A1_TO_F1_DELAY      0.476                 13.099  1       
nes/n1567                                                    NET DELAY           0.304                 13.403  1       
nes/i201_4_lut/A->nes/i201_4_lut/Z        SLICE_R13C30B      C0_TO_F0_DELAY      0.476                 13.879  1       
nes/n28                                                      NET DELAY           0.304                 14.183  1       
nes/i218_4_lut/A->nes/i218_4_lut/Z        SLICE_R13C30B      C1_TO_F1_DELAY      0.476                 14.659  1       
nes/n36                                                      NET DELAY           0.304                 14.963  1       
nes/i220_4_lut/D->nes/i220_4_lut/Z        SLICE_R13C30C      C0_TO_F0_DELAY      0.449                 15.412  11      
nes/NEScount_0__N_55                                         NET DELAY           2.141                 17.553  11      
{nes/counter_20__I_9/SR   nes/counter_20__I_0/SR}
                                                                                 0.000                 17.553  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  19      
nes/clk                                                      NET DELAY           5.499                 26.332  19      
{nes/counter_20__I_9/CK   nes/counter_20__I_0/CK}
                                                                                 0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.552)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.250  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes/counter_20__I_17/Q  (SLICE_R14C29B)
Path End         : {nes/counter_152__i2/SR   nes/counter_20__I_17/SR}  (SLICE_R14C29B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 69.2% (route), 30.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.250 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
nes/clk                                                      NET DELAY           5.499                  5.499  19      
{nes/counter_152__i2/CK   nes/counter_20__I_17/CK}
                                                                                 0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
nes/counter_20__I_17/CK->nes/counter_20__I_17/Q
                                          SLICE_R14C29B      CLK_TO_Q1_DELAY     1.388                  6.887  2       
nes/counter[2]                                               NET DELAY           2.736                  9.623  2       
nes/i4_4_lut_adj_37/C->nes/i4_4_lut_adj_37/Z
                                          SLICE_R13C29A      A0_TO_F0_DELAY      0.449                 10.072  1       
nes/n10_adj_83                                               NET DELAY           2.551                 12.623  1       
nes/i2_4_lut_adj_38/D->nes/i2_4_lut_adj_38/Z
                                          SLICE_R13C30A      A1_TO_F1_DELAY      0.476                 13.099  1       
nes/n1567                                                    NET DELAY           0.304                 13.403  1       
nes/i201_4_lut/A->nes/i201_4_lut/Z        SLICE_R13C30B      C0_TO_F0_DELAY      0.476                 13.879  1       
nes/n28                                                      NET DELAY           0.304                 14.183  1       
nes/i218_4_lut/A->nes/i218_4_lut/Z        SLICE_R13C30B      C1_TO_F1_DELAY      0.476                 14.659  1       
nes/n36                                                      NET DELAY           0.304                 14.963  1       
nes/i220_4_lut/D->nes/i220_4_lut/Z        SLICE_R13C30C      C0_TO_F0_DELAY      0.449                 15.412  11      
nes/NEScount_0__N_55                                         NET DELAY           2.141                 17.553  11      
{nes/counter_152__i2/SR   nes/counter_20__I_17/SR}
                                                                                 0.000                 17.553  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  19      
nes/clk                                                      NET DELAY           5.499                 26.332  19      
{nes/counter_152__i2/CK   nes/counter_20__I_17/CK}
                                                                                 0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.552)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.250  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes/counter_20__I_17/Q  (SLICE_R14C29B)
Path End         : {nes/counter_20__I_24/SR   nes/counter_20__I_23/SR}  (SLICE_R14C30C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 69.2% (route), 30.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.250 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
nes/clk                                                      NET DELAY           5.499                  5.499  19      
{nes/counter_152__i2/CK   nes/counter_20__I_17/CK}
                                                                                 0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
nes/counter_20__I_17/CK->nes/counter_20__I_17/Q
                                          SLICE_R14C29B      CLK_TO_Q1_DELAY     1.388                  6.887  2       
nes/counter[2]                                               NET DELAY           2.736                  9.623  2       
nes/i4_4_lut_adj_37/C->nes/i4_4_lut_adj_37/Z
                                          SLICE_R13C29A      A0_TO_F0_DELAY      0.449                 10.072  1       
nes/n10_adj_83                                               NET DELAY           2.551                 12.623  1       
nes/i2_4_lut_adj_38/D->nes/i2_4_lut_adj_38/Z
                                          SLICE_R13C30A      A1_TO_F1_DELAY      0.476                 13.099  1       
nes/n1567                                                    NET DELAY           0.304                 13.403  1       
nes/i201_4_lut/A->nes/i201_4_lut/Z        SLICE_R13C30B      C0_TO_F0_DELAY      0.476                 13.879  1       
nes/n28                                                      NET DELAY           0.304                 14.183  1       
nes/i218_4_lut/A->nes/i218_4_lut/Z        SLICE_R13C30B      C1_TO_F1_DELAY      0.476                 14.659  1       
nes/n36                                                      NET DELAY           0.304                 14.963  1       
nes/i220_4_lut/D->nes/i220_4_lut/Z        SLICE_R13C30C      C0_TO_F0_DELAY      0.449                 15.412  11      
nes/NEScount_0__N_55                                         NET DELAY           2.141                 17.553  11      
{nes/counter_20__I_24/SR   nes/counter_20__I_23/SR}
                                                                                 0.000                 17.553  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  19      
nes/clk                                                      NET DELAY           5.499                 26.332  19      
{nes/counter_20__I_24/CK   nes/counter_20__I_23/CK}
                                                                                 0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.552)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.250  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes/counter_20__I_17/Q  (SLICE_R14C29B)
Path End         : {nes/counter_20__I_16/SR   nes/counter_20__I_15/SR}  (SLICE_R14C29C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 69.2% (route), 30.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.250 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
nes/clk                                                      NET DELAY           5.499                  5.499  19      
{nes/counter_152__i2/CK   nes/counter_20__I_17/CK}
                                                                                 0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
nes/counter_20__I_17/CK->nes/counter_20__I_17/Q
                                          SLICE_R14C29B      CLK_TO_Q1_DELAY     1.388                  6.887  2       
nes/counter[2]                                               NET DELAY           2.736                  9.623  2       
nes/i4_4_lut_adj_37/C->nes/i4_4_lut_adj_37/Z
                                          SLICE_R13C29A      A0_TO_F0_DELAY      0.449                 10.072  1       
nes/n10_adj_83                                               NET DELAY           2.551                 12.623  1       
nes/i2_4_lut_adj_38/D->nes/i2_4_lut_adj_38/Z
                                          SLICE_R13C30A      A1_TO_F1_DELAY      0.476                 13.099  1       
nes/n1567                                                    NET DELAY           0.304                 13.403  1       
nes/i201_4_lut/A->nes/i201_4_lut/Z        SLICE_R13C30B      C0_TO_F0_DELAY      0.476                 13.879  1       
nes/n28                                                      NET DELAY           0.304                 14.183  1       
nes/i218_4_lut/A->nes/i218_4_lut/Z        SLICE_R13C30B      C1_TO_F1_DELAY      0.476                 14.659  1       
nes/n36                                                      NET DELAY           0.304                 14.963  1       
nes/i220_4_lut/D->nes/i220_4_lut/Z        SLICE_R13C30C      C0_TO_F0_DELAY      0.449                 15.412  11      
nes/NEScount_0__N_55                                         NET DELAY           2.141                 17.553  11      
{nes/counter_20__I_16/SR   nes/counter_20__I_15/SR}
                                                                                 0.000                 17.553  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  19      
nes/clk                                                      NET DELAY           5.499                 26.332  19      
{nes/counter_20__I_16/CK   nes/counter_20__I_15/CK}
                                                                                 0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.552)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.250  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes/counter_20__I_17/Q  (SLICE_R14C29B)
Path End         : {nes/counter_20__I_14/SR   nes/counter_20__I_13/SR}  (SLICE_R14C29D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 69.2% (route), 30.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.250 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
nes/clk                                                      NET DELAY           5.499                  5.499  19      
{nes/counter_152__i2/CK   nes/counter_20__I_17/CK}
                                                                                 0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
nes/counter_20__I_17/CK->nes/counter_20__I_17/Q
                                          SLICE_R14C29B      CLK_TO_Q1_DELAY     1.388                  6.887  2       
nes/counter[2]                                               NET DELAY           2.736                  9.623  2       
nes/i4_4_lut_adj_37/C->nes/i4_4_lut_adj_37/Z
                                          SLICE_R13C29A      A0_TO_F0_DELAY      0.449                 10.072  1       
nes/n10_adj_83                                               NET DELAY           2.551                 12.623  1       
nes/i2_4_lut_adj_38/D->nes/i2_4_lut_adj_38/Z
                                          SLICE_R13C30A      A1_TO_F1_DELAY      0.476                 13.099  1       
nes/n1567                                                    NET DELAY           0.304                 13.403  1       
nes/i201_4_lut/A->nes/i201_4_lut/Z        SLICE_R13C30B      C0_TO_F0_DELAY      0.476                 13.879  1       
nes/n28                                                      NET DELAY           0.304                 14.183  1       
nes/i218_4_lut/A->nes/i218_4_lut/Z        SLICE_R13C30B      C1_TO_F1_DELAY      0.476                 14.659  1       
nes/n36                                                      NET DELAY           0.304                 14.963  1       
nes/i220_4_lut/D->nes/i220_4_lut/Z        SLICE_R13C30C      C0_TO_F0_DELAY      0.449                 15.412  11      
nes/NEScount_0__N_55                                         NET DELAY           2.141                 17.553  11      
{nes/counter_20__I_14/SR   nes/counter_20__I_13/SR}
                                                                                 0.000                 17.553  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  19      
nes/clk                                                      NET DELAY           5.499                 26.332  19      
{nes/counter_20__I_14/CK   nes/counter_20__I_13/CK}
                                                                                 0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.552)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.250  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes/counter_20__I_17/Q  (SLICE_R14C29B)
Path End         : {nes/counter_20__I_12/SR   nes/counter_20__I_11/SR}  (SLICE_R14C30A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 69.2% (route), 30.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.250 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
nes/clk                                                      NET DELAY           5.499                  5.499  19      
{nes/counter_152__i2/CK   nes/counter_20__I_17/CK}
                                                                                 0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
nes/counter_20__I_17/CK->nes/counter_20__I_17/Q
                                          SLICE_R14C29B      CLK_TO_Q1_DELAY     1.388                  6.887  2       
nes/counter[2]                                               NET DELAY           2.736                  9.623  2       
nes/i4_4_lut_adj_37/C->nes/i4_4_lut_adj_37/Z
                                          SLICE_R13C29A      A0_TO_F0_DELAY      0.449                 10.072  1       
nes/n10_adj_83                                               NET DELAY           2.551                 12.623  1       
nes/i2_4_lut_adj_38/D->nes/i2_4_lut_adj_38/Z
                                          SLICE_R13C30A      A1_TO_F1_DELAY      0.476                 13.099  1       
nes/n1567                                                    NET DELAY           0.304                 13.403  1       
nes/i201_4_lut/A->nes/i201_4_lut/Z        SLICE_R13C30B      C0_TO_F0_DELAY      0.476                 13.879  1       
nes/n28                                                      NET DELAY           0.304                 14.183  1       
nes/i218_4_lut/A->nes/i218_4_lut/Z        SLICE_R13C30B      C1_TO_F1_DELAY      0.476                 14.659  1       
nes/n36                                                      NET DELAY           0.304                 14.963  1       
nes/i220_4_lut/D->nes/i220_4_lut/Z        SLICE_R13C30C      C0_TO_F0_DELAY      0.449                 15.412  11      
nes/NEScount_0__N_55                                         NET DELAY           2.141                 17.553  11      
{nes/counter_20__I_12/SR   nes/counter_20__I_11/SR}
                                                                                 0.000                 17.553  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  19      
nes/clk                                                      NET DELAY           5.499                 26.332  19      
{nes/counter_20__I_12/CK   nes/counter_20__I_11/CK}
                                                                                 0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.552)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.250  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes/counter_20__I_17/Q  (SLICE_R14C29B)
Path End         : {nes/counter_20__I_26/SR   nes/counter_20__I_25/SR}  (SLICE_R14C30B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 69.2% (route), 30.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.250 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
nes/clk                                                      NET DELAY           5.499                  5.499  19      
{nes/counter_152__i2/CK   nes/counter_20__I_17/CK}
                                                                                 0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
nes/counter_20__I_17/CK->nes/counter_20__I_17/Q
                                          SLICE_R14C29B      CLK_TO_Q1_DELAY     1.388                  6.887  2       
nes/counter[2]                                               NET DELAY           2.736                  9.623  2       
nes/i4_4_lut_adj_37/C->nes/i4_4_lut_adj_37/Z
                                          SLICE_R13C29A      A0_TO_F0_DELAY      0.449                 10.072  1       
nes/n10_adj_83                                               NET DELAY           2.551                 12.623  1       
nes/i2_4_lut_adj_38/D->nes/i2_4_lut_adj_38/Z
                                          SLICE_R13C30A      A1_TO_F1_DELAY      0.476                 13.099  1       
nes/n1567                                                    NET DELAY           0.304                 13.403  1       
nes/i201_4_lut/A->nes/i201_4_lut/Z        SLICE_R13C30B      C0_TO_F0_DELAY      0.476                 13.879  1       
nes/n28                                                      NET DELAY           0.304                 14.183  1       
nes/i218_4_lut/A->nes/i218_4_lut/Z        SLICE_R13C30B      C1_TO_F1_DELAY      0.476                 14.659  1       
nes/n36                                                      NET DELAY           0.304                 14.963  1       
nes/i220_4_lut/D->nes/i220_4_lut/Z        SLICE_R13C30C      C0_TO_F0_DELAY      0.449                 15.412  11      
nes/NEScount_0__N_55                                         NET DELAY           2.141                 17.553  11      
{nes/counter_20__I_26/SR   nes/counter_20__I_25/SR}
                                                                                 0.000                 17.553  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  19      
nes/clk                                                      NET DELAY           5.499                 26.332  19      
{nes/counter_20__I_26/CK   nes/counter_20__I_25/CK}
                                                                                 0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.552)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.250  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes/counter_20__I_17/Q  (SLICE_R14C29B)
Path End         : {nes/counter_20__I_22/SR   nes/counter_20__I_21/SR}  (SLICE_R14C30D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 69.2% (route), 30.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.250 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
nes/clk                                                      NET DELAY           5.499                  5.499  19      
{nes/counter_152__i2/CK   nes/counter_20__I_17/CK}
                                                                                 0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
nes/counter_20__I_17/CK->nes/counter_20__I_17/Q
                                          SLICE_R14C29B      CLK_TO_Q1_DELAY     1.388                  6.887  2       
nes/counter[2]                                               NET DELAY           2.736                  9.623  2       
nes/i4_4_lut_adj_37/C->nes/i4_4_lut_adj_37/Z
                                          SLICE_R13C29A      A0_TO_F0_DELAY      0.449                 10.072  1       
nes/n10_adj_83                                               NET DELAY           2.551                 12.623  1       
nes/i2_4_lut_adj_38/D->nes/i2_4_lut_adj_38/Z
                                          SLICE_R13C30A      A1_TO_F1_DELAY      0.476                 13.099  1       
nes/n1567                                                    NET DELAY           0.304                 13.403  1       
nes/i201_4_lut/A->nes/i201_4_lut/Z        SLICE_R13C30B      C0_TO_F0_DELAY      0.476                 13.879  1       
nes/n28                                                      NET DELAY           0.304                 14.183  1       
nes/i218_4_lut/A->nes/i218_4_lut/Z        SLICE_R13C30B      C1_TO_F1_DELAY      0.476                 14.659  1       
nes/n36                                                      NET DELAY           0.304                 14.963  1       
nes/i220_4_lut/D->nes/i220_4_lut/Z        SLICE_R13C30C      C0_TO_F0_DELAY      0.449                 15.412  11      
nes/NEScount_0__N_55                                         NET DELAY           2.141                 17.553  11      
{nes/counter_20__I_22/SR   nes/counter_20__I_21/SR}
                                                                                 0.000                 17.553  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  19      
nes/clk                                                      NET DELAY           5.499                 26.332  19      
{nes/counter_20__I_22/CK   nes/counter_20__I_21/CK}
                                                                                 0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.552)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.250  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes/counter_20__I_17/Q  (SLICE_R14C29B)
Path End         : {nes/counter_20__I_20/SR   nes/counter_20__I_19/SR}  (SLICE_R14C31A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 69.2% (route), 30.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.250 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
nes/clk                                                      NET DELAY           5.499                  5.499  19      
{nes/counter_152__i2/CK   nes/counter_20__I_17/CK}
                                                                                 0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
nes/counter_20__I_17/CK->nes/counter_20__I_17/Q
                                          SLICE_R14C29B      CLK_TO_Q1_DELAY     1.388                  6.887  2       
nes/counter[2]                                               NET DELAY           2.736                  9.623  2       
nes/i4_4_lut_adj_37/C->nes/i4_4_lut_adj_37/Z
                                          SLICE_R13C29A      A0_TO_F0_DELAY      0.449                 10.072  1       
nes/n10_adj_83                                               NET DELAY           2.551                 12.623  1       
nes/i2_4_lut_adj_38/D->nes/i2_4_lut_adj_38/Z
                                          SLICE_R13C30A      A1_TO_F1_DELAY      0.476                 13.099  1       
nes/n1567                                                    NET DELAY           0.304                 13.403  1       
nes/i201_4_lut/A->nes/i201_4_lut/Z        SLICE_R13C30B      C0_TO_F0_DELAY      0.476                 13.879  1       
nes/n28                                                      NET DELAY           0.304                 14.183  1       
nes/i218_4_lut/A->nes/i218_4_lut/Z        SLICE_R13C30B      C1_TO_F1_DELAY      0.476                 14.659  1       
nes/n36                                                      NET DELAY           0.304                 14.963  1       
nes/i220_4_lut/D->nes/i220_4_lut/Z        SLICE_R13C30C      C0_TO_F0_DELAY      0.449                 15.412  11      
nes/NEScount_0__N_55                                         NET DELAY           2.141                 17.553  11      
{nes/counter_20__I_20/SR   nes/counter_20__I_19/SR}
                                                                                 0.000                 17.553  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  19      
nes/clk                                                      NET DELAY           5.499                 26.332  19      
{nes/counter_20__I_20/CK   nes/counter_20__I_19/CK}
                                                                                 0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.552)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.250  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nes/counter_20__I_17/Q  (SLICE_R14C29B)
Path End         : nes/counter_152__i1/SR  (SLICE_R14C29A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 6
Delay Ratio      : 69.2% (route), 30.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.250 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  19      
nes/clk                                                      NET DELAY           5.499                  5.499  19      
{nes/counter_152__i2/CK   nes/counter_20__I_17/CK}
                                                                                 0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
nes/counter_20__I_17/CK->nes/counter_20__I_17/Q
                                          SLICE_R14C29B      CLK_TO_Q1_DELAY     1.388                  6.887  2       
nes/counter[2]                                               NET DELAY           2.736                  9.623  2       
nes/i4_4_lut_adj_37/C->nes/i4_4_lut_adj_37/Z
                                          SLICE_R13C29A      A0_TO_F0_DELAY      0.449                 10.072  1       
nes/n10_adj_83                                               NET DELAY           2.551                 12.623  1       
nes/i2_4_lut_adj_38/D->nes/i2_4_lut_adj_38/Z
                                          SLICE_R13C30A      A1_TO_F1_DELAY      0.476                 13.099  1       
nes/n1567                                                    NET DELAY           0.304                 13.403  1       
nes/i201_4_lut/A->nes/i201_4_lut/Z        SLICE_R13C30B      C0_TO_F0_DELAY      0.476                 13.879  1       
nes/n28                                                      NET DELAY           0.304                 14.183  1       
nes/i218_4_lut/A->nes/i218_4_lut/Z        SLICE_R13C30B      C1_TO_F1_DELAY      0.476                 14.659  1       
nes/n36                                                      NET DELAY           0.304                 14.963  1       
nes/i220_4_lut/D->nes/i220_4_lut/Z        SLICE_R13C30C      C0_TO_F0_DELAY      0.449                 15.412  11      
nes/NEScount_0__N_55                                         NET DELAY           2.141                 17.553  11      
nes/counter_152__i1/SR                                                           0.000                 17.553  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  19      
nes/clk                                                      NET DELAY           5.499                 26.332  19      
nes/counter_152__i1/CK                                                           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.552)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.250  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
nes/counter_152__i1/D                    |    1.913 ns 
display/counter_155_182__i8/D            |    1.913 ns 
display/counter_8__I_0_2/D               |    1.913 ns 
display/counter_155_182__i1/D            |    1.913 ns 
display/counter_155_182__i2/D            |    1.913 ns 
display/counter_155_182__i3/D            |    1.913 ns 
display/counter_155_182__i4/D            |    1.913 ns 
display/counter_155_182__i5/D            |    1.913 ns 
display/counter_155_182__i6/D            |    1.913 ns 
display/counter_155_182__i7/D            |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : nes/counter_152__i1/Q  (SLICE_R14C29A)
Path End         : nes/counter_152__i1/D  (SLICE_R14C29A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
nes/clk                                                      NET DELAY        3.084                  3.084  20      
nes/counter_152__i1/CK                                                        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
nes/counter_152__i1/CK->nes/counter_152__i1/Q
                                          SLICE_R14C29A      CLK_TO_Q1_DELAY  0.779                  3.863  1       
nes/n21                                                      NET DELAY        0.882                  4.745  1       
nes/counter_152_add_4_1/C1->nes/counter_152_add_4_1/S1
                                          SLICE_R14C29A      C1_TO_F1_DELAY   0.252                  4.997  1       
nes/counter_20__N_18[0]                                      NET DELAY        0.000                  4.997  1       
nes/counter_152__i1/D                                                         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
nes/clk                                                      NET DELAY        3.084                  3.084  20      
nes/counter_152__i1/CK                                                        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : display/counter_155_182__i8/Q  (SLICE_R9C8A)
Path End         : display/counter_155_182__i8/D  (SLICE_R9C8A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
nes/clk                                                      NET DELAY        3.084                  3.084  20      
{display/counter_155_182__i8/CK   display/counter_8__I_0_2/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
display/counter_155_182__i8/CK->display/counter_155_182__i8/Q
                                          SLICE_R9C8A        CLK_TO_Q0_DELAY  0.779                  3.863  1       
display/n2                                                   NET DELAY        0.882                  4.745  1       
display/counter_155_182_add_4_9/C0->display/counter_155_182_add_4_9/S0
                                          SLICE_R9C8A        C0_TO_F0_DELAY   0.252                  4.997  1       
display/counter_8__N_57[7]                                   NET DELAY        0.000                  4.997  1       
display/counter_155_182__i8/D                                                 0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
nes/clk                                                      NET DELAY        3.084                  3.084  20      
{display/counter_155_182__i8/CK   display/counter_8__I_0_2/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : display/counter_8__I_0_2/Q  (SLICE_R9C8A)
Path End         : display/counter_8__I_0_2/D  (SLICE_R9C8A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
nes/clk                                                      NET DELAY        3.084                  3.084  20      
{display/counter_155_182__i8/CK   display/counter_8__I_0_2/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
display/counter_8__I_0_2/CK->display/counter_8__I_0_2/Q
                                          SLICE_R9C8A        CLK_TO_Q1_DELAY  0.779                  3.863  3       
display/counter[8]                                           NET DELAY        0.882                  4.745  3       
display/counter_155_182_add_4_9/C1->display/counter_155_182_add_4_9/S1
                                          SLICE_R9C8A        C1_TO_F1_DELAY   0.252                  4.997  1       
display/counter_8__N_57[8]                                   NET DELAY        0.000                  4.997  1       
display/counter_8__I_0_2/D                                                    0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
nes/clk                                                      NET DELAY        3.084                  3.084  20      
{display/counter_155_182__i8/CK   display/counter_8__I_0_2/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : display/counter_155_182__i1/Q  (SLICE_R9C7A)
Path End         : display/counter_155_182__i1/D  (SLICE_R9C7A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
nes/clk                                                      NET DELAY        3.084                  3.084  20      
display/counter_155_182__i1/CK                                                0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
display/counter_155_182__i1/CK->display/counter_155_182__i1/Q
                                          SLICE_R9C7A        CLK_TO_Q1_DELAY  0.779                  3.863  1       
display/n9                                                   NET DELAY        0.882                  4.745  1       
display/counter_155_182_add_4_1/C1->display/counter_155_182_add_4_1/S1
                                          SLICE_R9C7A        C1_TO_F1_DELAY   0.252                  4.997  1       
display/counter_8__N_57[0]                                   NET DELAY        0.000                  4.997  1       
display/counter_155_182__i1/D                                                 0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
nes/clk                                                      NET DELAY        3.084                  3.084  20      
display/counter_155_182__i1/CK                                                0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : display/counter_155_182__i2/Q  (SLICE_R9C7B)
Path End         : display/counter_155_182__i2/D  (SLICE_R9C7B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
nes/clk                                                      NET DELAY        3.084                  3.084  20      
{display/counter_155_182__i2/CK   display/counter_155_182__i3/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
display/counter_155_182__i2/CK->display/counter_155_182__i2/Q
                                          SLICE_R9C7B        CLK_TO_Q0_DELAY  0.779                  3.863  1       
display/n8                                                   NET DELAY        0.882                  4.745  1       
display/counter_155_182_add_4_3/C0->display/counter_155_182_add_4_3/S0
                                          SLICE_R9C7B        C0_TO_F0_DELAY   0.252                  4.997  1       
display/counter_8__N_57[1]                                   NET DELAY        0.000                  4.997  1       
display/counter_155_182__i2/D                                                 0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
nes/clk                                                      NET DELAY        3.084                  3.084  20      
{display/counter_155_182__i2/CK   display/counter_155_182__i3/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : display/counter_155_182__i3/Q  (SLICE_R9C7B)
Path End         : display/counter_155_182__i3/D  (SLICE_R9C7B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
nes/clk                                                      NET DELAY        3.084                  3.084  20      
{display/counter_155_182__i2/CK   display/counter_155_182__i3/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
display/counter_155_182__i3/CK->display/counter_155_182__i3/Q
                                          SLICE_R9C7B        CLK_TO_Q1_DELAY  0.779                  3.863  1       
display/n7                                                   NET DELAY        0.882                  4.745  1       
display/counter_155_182_add_4_3/C1->display/counter_155_182_add_4_3/S1
                                          SLICE_R9C7B        C1_TO_F1_DELAY   0.252                  4.997  1       
display/counter_8__N_57[2]                                   NET DELAY        0.000                  4.997  1       
display/counter_155_182__i3/D                                                 0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
nes/clk                                                      NET DELAY        3.084                  3.084  20      
{display/counter_155_182__i2/CK   display/counter_155_182__i3/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : display/counter_155_182__i4/Q  (SLICE_R9C7C)
Path End         : display/counter_155_182__i4/D  (SLICE_R9C7C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
nes/clk                                                      NET DELAY        3.084                  3.084  20      
{display/counter_155_182__i4/CK   display/counter_155_182__i5/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
display/counter_155_182__i4/CK->display/counter_155_182__i4/Q
                                          SLICE_R9C7C        CLK_TO_Q0_DELAY  0.779                  3.863  1       
display/n6                                                   NET DELAY        0.882                  4.745  1       
display/counter_155_182_add_4_5/C0->display/counter_155_182_add_4_5/S0
                                          SLICE_R9C7C        C0_TO_F0_DELAY   0.252                  4.997  1       
display/counter_8__N_57[3]                                   NET DELAY        0.000                  4.997  1       
display/counter_155_182__i4/D                                                 0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
nes/clk                                                      NET DELAY        3.084                  3.084  20      
{display/counter_155_182__i4/CK   display/counter_155_182__i5/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : display/counter_155_182__i5/Q  (SLICE_R9C7C)
Path End         : display/counter_155_182__i5/D  (SLICE_R9C7C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
nes/clk                                                      NET DELAY        3.084                  3.084  20      
{display/counter_155_182__i4/CK   display/counter_155_182__i5/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
display/counter_155_182__i5/CK->display/counter_155_182__i5/Q
                                          SLICE_R9C7C        CLK_TO_Q1_DELAY  0.779                  3.863  1       
display/n5                                                   NET DELAY        0.882                  4.745  1       
display/counter_155_182_add_4_5/C1->display/counter_155_182_add_4_5/S1
                                          SLICE_R9C7C        C1_TO_F1_DELAY   0.252                  4.997  1       
display/counter_8__N_57[4]                                   NET DELAY        0.000                  4.997  1       
display/counter_155_182__i5/D                                                 0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
nes/clk                                                      NET DELAY        3.084                  3.084  20      
{display/counter_155_182__i4/CK   display/counter_155_182__i5/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : display/counter_155_182__i6/Q  (SLICE_R9C7D)
Path End         : display/counter_155_182__i6/D  (SLICE_R9C7D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
nes/clk                                                      NET DELAY        3.084                  3.084  20      
{display/counter_155_182__i6/CK   display/counter_155_182__i7/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
display/counter_155_182__i6/CK->display/counter_155_182__i6/Q
                                          SLICE_R9C7D        CLK_TO_Q0_DELAY  0.779                  3.863  1       
display/n4                                                   NET DELAY        0.882                  4.745  1       
display/counter_155_182_add_4_7/C0->display/counter_155_182_add_4_7/S0
                                          SLICE_R9C7D        C0_TO_F0_DELAY   0.252                  4.997  1       
display/counter_8__N_57[5]                                   NET DELAY        0.000                  4.997  1       
display/counter_155_182__i6/D                                                 0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
nes/clk                                                      NET DELAY        3.084                  3.084  20      
{display/counter_155_182__i6/CK   display/counter_155_182__i7/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : display/counter_155_182__i7/Q  (SLICE_R9C7D)
Path End         : display/counter_155_182__i7/D  (SLICE_R9C7D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
nes/clk                                                      NET DELAY        3.084                  3.084  20      
{display/counter_155_182__i6/CK   display/counter_155_182__i7/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
display/counter_155_182__i7/CK->display/counter_155_182__i7/Q
                                          SLICE_R9C7D        CLK_TO_Q1_DELAY  0.779                  3.863  1       
display/n3                                                   NET DELAY        0.882                  4.745  1       
display/counter_155_182_add_4_7/C1->display/counter_155_182_add_4_7/S1
                                          SLICE_R9C7D        C1_TO_F1_DELAY   0.252                  4.997  1       
display/counter_8__N_57[6]                                   NET DELAY        0.000                  4.997  1       
display/counter_155_182__i7/D                                                 0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
osc/CLKHF                                 HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
nes/clk                                                      NET DELAY        3.084                  3.084  20      
{display/counter_155_182__i6/CK   display/counter_155_182__i7/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



