read -sv run_verilog_mid/adder_32b_8_92_a99a1ad6d4df9af99a93faea1d67f8f6.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_92_a99a1ad6d4df9af99a93faea1d67f8f6_yosys.v
