
RECEIVE_FINAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a18  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000334  08008ba8  08008ba8  00009ba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008edc  08008edc  0000a060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008edc  08008edc  00009edc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ee4  08008ee4  0000a060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ee4  08008ee4  00009ee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008ee8  08008ee8  00009ee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08008eec  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005738  20000060  08008f4c  0000a060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005798  08008f4c  0000a798  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017678  00000000  00000000  0000a090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000348b  00000000  00000000  00021708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001590  00000000  00000000  00024b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010c6  00000000  00000000  00026128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029042  00000000  00000000  000271ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000186f8  00000000  00000000  00050230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd724  00000000  00000000  00068928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016604c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005fd0  00000000  00000000  00166090  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0016c060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008b90 	.word	0x08008b90

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08008b90 	.word	0x08008b90

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <read_u32_le>:
  float    ry;
  float    lt;
  float    rt;
} GamepadFrame_t;

static inline uint32_t read_u32_le(const uint8_t *p) { uint32_t v; memcpy(&v,p,4); return v; }
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	60fb      	str	r3, [r7, #12]
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	4618      	mov	r0, r3
 80005ae:	3714      	adds	r7, #20
 80005b0:	46bd      	mov	sp, r7
 80005b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b6:	4770      	bx	lr

080005b8 <read_f32_le>:
static inline float    read_f32_le(const uint8_t *p) { float    f; memcpy(&f,p,4); return f; }
 80005b8:	b480      	push	{r7}
 80005ba:	b085      	sub	sp, #20
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	60fb      	str	r3, [r7, #12]
 80005c6:	68fb      	ldr	r3, [r7, #12]
 80005c8:	ee07 3a90 	vmov	s15, r3
 80005cc:	eeb0 0a67 	vmov.f32	s0, s15
 80005d0:	3714      	adds	r7, #20
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr

080005da <decode_gamepad_frame>:

static void decode_gamepad_frame(const uint8_t *data, GamepadFrame_t *out)
{
 80005da:	b580      	push	{r7, lr}
 80005dc:	b084      	sub	sp, #16
 80005de:	af00      	add	r7, sp, #0
 80005e0:	6078      	str	r0, [r7, #4]
 80005e2:	6039      	str	r1, [r7, #0]
  size_t off = 3;  /* on saute 3 octets */
 80005e4:	2303      	movs	r3, #3
 80005e6:	60fb      	str	r3, [r7, #12]
  out->buttons = read_u32_le(&data[off]); off += 4;
 80005e8:	687a      	ldr	r2, [r7, #4]
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	4413      	add	r3, r2
 80005ee:	4618      	mov	r0, r3
 80005f0:	f7ff ffd4 	bl	800059c <read_u32_le>
 80005f4:	4602      	mov	r2, r0
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	601a      	str	r2, [r3, #0]
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	3304      	adds	r3, #4
 80005fe:	60fb      	str	r3, [r7, #12]
  out->lx      = read_f32_le(&data[off]); off += 4;
 8000600:	687a      	ldr	r2, [r7, #4]
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	4413      	add	r3, r2
 8000606:	4618      	mov	r0, r3
 8000608:	f7ff ffd6 	bl	80005b8 <read_f32_le>
 800060c:	eef0 7a40 	vmov.f32	s15, s0
 8000610:	683b      	ldr	r3, [r7, #0]
 8000612:	edc3 7a01 	vstr	s15, [r3, #4]
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	3304      	adds	r3, #4
 800061a:	60fb      	str	r3, [r7, #12]
  out->ly      = read_f32_le(&data[off]); off += 4;
 800061c:	687a      	ldr	r2, [r7, #4]
 800061e:	68fb      	ldr	r3, [r7, #12]
 8000620:	4413      	add	r3, r2
 8000622:	4618      	mov	r0, r3
 8000624:	f7ff ffc8 	bl	80005b8 <read_f32_le>
 8000628:	eef0 7a40 	vmov.f32	s15, s0
 800062c:	683b      	ldr	r3, [r7, #0]
 800062e:	edc3 7a02 	vstr	s15, [r3, #8]
 8000632:	68fb      	ldr	r3, [r7, #12]
 8000634:	3304      	adds	r3, #4
 8000636:	60fb      	str	r3, [r7, #12]
  out->rx      = read_f32_le(&data[off]); off += 4;
 8000638:	687a      	ldr	r2, [r7, #4]
 800063a:	68fb      	ldr	r3, [r7, #12]
 800063c:	4413      	add	r3, r2
 800063e:	4618      	mov	r0, r3
 8000640:	f7ff ffba 	bl	80005b8 <read_f32_le>
 8000644:	eef0 7a40 	vmov.f32	s15, s0
 8000648:	683b      	ldr	r3, [r7, #0]
 800064a:	edc3 7a03 	vstr	s15, [r3, #12]
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	3304      	adds	r3, #4
 8000652:	60fb      	str	r3, [r7, #12]
  out->ry      = read_f32_le(&data[off]); off += 4;
 8000654:	687a      	ldr	r2, [r7, #4]
 8000656:	68fb      	ldr	r3, [r7, #12]
 8000658:	4413      	add	r3, r2
 800065a:	4618      	mov	r0, r3
 800065c:	f7ff ffac 	bl	80005b8 <read_f32_le>
 8000660:	eef0 7a40 	vmov.f32	s15, s0
 8000664:	683b      	ldr	r3, [r7, #0]
 8000666:	edc3 7a04 	vstr	s15, [r3, #16]
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	3304      	adds	r3, #4
 800066e:	60fb      	str	r3, [r7, #12]
  out->lt      = read_f32_le(&data[off]); off += 4;
 8000670:	687a      	ldr	r2, [r7, #4]
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	4413      	add	r3, r2
 8000676:	4618      	mov	r0, r3
 8000678:	f7ff ff9e 	bl	80005b8 <read_f32_le>
 800067c:	eef0 7a40 	vmov.f32	s15, s0
 8000680:	683b      	ldr	r3, [r7, #0]
 8000682:	edc3 7a05 	vstr	s15, [r3, #20]
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	3304      	adds	r3, #4
 800068a:	60fb      	str	r3, [r7, #12]
  out->rt      = read_f32_le(&data[off]); off += 4;
 800068c:	687a      	ldr	r2, [r7, #4]
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	4413      	add	r3, r2
 8000692:	4618      	mov	r0, r3
 8000694:	f7ff ff90 	bl	80005b8 <read_f32_le>
 8000698:	eef0 7a40 	vmov.f32	s15, s0
 800069c:	683b      	ldr	r3, [r7, #0]
 800069e:	edc3 7a06 	vstr	s15, [r3, #24]
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	3304      	adds	r3, #4
 80006a6:	60fb      	str	r3, [r7, #12]
}
 80006a8:	bf00      	nop
 80006aa:	3710      	adds	r7, #16
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}

080006b0 <clamp_i>:
static const uint16_t SPD_CENTER = 1400;  /* test_v1 neutre */
static const uint16_t SPD_MIN    = 1300;
static const uint16_t SPD_MAX    = 1500;
static const int16_t  SPD_SCALE  = 50;    /* duty_spd = 1400 + 50*(rt - lt) */

static inline int clamp_i(int v, int lo, int hi) {
 80006b0:	b480      	push	{r7}
 80006b2:	b085      	sub	sp, #20
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	60f8      	str	r0, [r7, #12]
 80006b8:	60b9      	str	r1, [r7, #8]
 80006ba:	607a      	str	r2, [r7, #4]
  if (v < lo) return lo; if (v > hi) return hi; return v;
 80006bc:	68fa      	ldr	r2, [r7, #12]
 80006be:	68bb      	ldr	r3, [r7, #8]
 80006c0:	429a      	cmp	r2, r3
 80006c2:	da01      	bge.n	80006c8 <clamp_i+0x18>
 80006c4:	68bb      	ldr	r3, [r7, #8]
 80006c6:	e006      	b.n	80006d6 <clamp_i+0x26>
 80006c8:	68fa      	ldr	r2, [r7, #12]
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	429a      	cmp	r2, r3
 80006ce:	dd01      	ble.n	80006d4 <clamp_i+0x24>
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	e000      	b.n	80006d6 <clamp_i+0x26>
 80006d4:	68fb      	ldr	r3, [r7, #12]
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	3714      	adds	r7, #20
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr
	...

080006e4 <fmt_f2>:

static void fmt_f2(char *dst, size_t sz, float v)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b08a      	sub	sp, #40	@ 0x28
 80006e8:	af02      	add	r7, sp, #8
 80006ea:	60f8      	str	r0, [r7, #12]
 80006ec:	60b9      	str	r1, [r7, #8]
 80006ee:	ed87 0a01 	vstr	s0, [r7, #4]
  int neg = (v < 0.0f);
 80006f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80006f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80006fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006fe:	bf4c      	ite	mi
 8000700:	2301      	movmi	r3, #1
 8000702:	2300      	movpl	r3, #0
 8000704:	b2db      	uxtb	r3, r3
 8000706:	617b      	str	r3, [r7, #20]
  float a = neg ? -v : v;
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d004      	beq.n	8000718 <fmt_f2+0x34>
 800070e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000712:	eef1 7a67 	vneg.f32	s15, s15
 8000716:	e001      	b.n	800071c <fmt_f2+0x38>
 8000718:	edd7 7a01 	vldr	s15, [r7, #4]
 800071c:	edc7 7a04 	vstr	s15, [r7, #16]
  int32_t ip = (int32_t)a;
 8000720:	edd7 7a04 	vldr	s15, [r7, #16]
 8000724:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000728:	ee17 3a90 	vmov	r3, s15
 800072c:	61fb      	str	r3, [r7, #28]
  int32_t frac = (int32_t)((a - (float)ip)*100.0f + 0.5f);
 800072e:	69fb      	ldr	r3, [r7, #28]
 8000730:	ee07 3a90 	vmov	s15, r3
 8000734:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000738:	ed97 7a04 	vldr	s14, [r7, #16]
 800073c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000740:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8000790 <fmt_f2+0xac>
 8000744:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000748:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800074c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000750:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000754:	ee17 3a90 	vmov	r3, s15
 8000758:	61bb      	str	r3, [r7, #24]
  if (frac >= 100) { frac -= 100; ip += 1; }
 800075a:	69bb      	ldr	r3, [r7, #24]
 800075c:	2b63      	cmp	r3, #99	@ 0x63
 800075e:	dd05      	ble.n	800076c <fmt_f2+0x88>
 8000760:	69bb      	ldr	r3, [r7, #24]
 8000762:	3b64      	subs	r3, #100	@ 0x64
 8000764:	61bb      	str	r3, [r7, #24]
 8000766:	69fb      	ldr	r3, [r7, #28]
 8000768:	3301      	adds	r3, #1
 800076a:	61fb      	str	r3, [r7, #28]
  snprintf(dst, sz, neg ? "-%ld.%02ld" : "%ld.%02ld", (long)ip, (long)frac);
 800076c:	697b      	ldr	r3, [r7, #20]
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <fmt_f2+0x92>
 8000772:	4a08      	ldr	r2, [pc, #32]	@ (8000794 <fmt_f2+0xb0>)
 8000774:	e000      	b.n	8000778 <fmt_f2+0x94>
 8000776:	4a08      	ldr	r2, [pc, #32]	@ (8000798 <fmt_f2+0xb4>)
 8000778:	69bb      	ldr	r3, [r7, #24]
 800077a:	9300      	str	r3, [sp, #0]
 800077c:	69fb      	ldr	r3, [r7, #28]
 800077e:	68b9      	ldr	r1, [r7, #8]
 8000780:	68f8      	ldr	r0, [r7, #12]
 8000782:	f007 fd51 	bl	8008228 <sniprintf>
}
 8000786:	bf00      	nop
 8000788:	3720      	adds	r7, #32
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	42c80000 	.word	0x42c80000
 8000794:	08008ba8 	.word	0x08008ba8
 8000798:	08008bb4 	.word	0x08008bb4

0800079c <LogPwmSetupOnce>:

/* Log de config PWM et AF des pins */
static void LogPwmSetupOnce(void)
{
 800079c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800079e:	b0c5      	sub	sp, #276	@ 0x114
 80007a0:	af0c      	add	r7, sp, #48	@ 0x30
  uint32_t t2_psc = htim2.Init.Prescaler, t2_arr = htim2.Init.Period;
 80007a2:	4b2b      	ldr	r3, [pc, #172]	@ (8000850 <LogPwmSetupOnce+0xb4>)
 80007a4:	685b      	ldr	r3, [r3, #4]
 80007a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80007aa:	4b29      	ldr	r3, [pc, #164]	@ (8000850 <LogPwmSetupOnce+0xb4>)
 80007ac:	68db      	ldr	r3, [r3, #12]
 80007ae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t t3_psc = htim3.Init.Prescaler, t3_arr = htim3.Init.Period;
 80007b2:	4b28      	ldr	r3, [pc, #160]	@ (8000854 <LogPwmSetupOnce+0xb8>)
 80007b4:	685b      	ldr	r3, [r3, #4]
 80007b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80007ba:	4b26      	ldr	r3, [pc, #152]	@ (8000854 <LogPwmSetupOnce+0xb8>)
 80007bc:	68db      	ldr	r3, [r3, #12]
 80007be:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  uint32_t af_pb10 = (GPIOB->AFR[1] >> ((10U-8U)*4U)) & 0xF;  /* PB10 -> AFRH idx 2 */
 80007c2:	4b25      	ldr	r3, [pc, #148]	@ (8000858 <LogPwmSetupOnce+0xbc>)
 80007c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80007c6:	0a1b      	lsrs	r3, r3, #8
 80007c8:	f003 030f 	and.w	r3, r3, #15
 80007cc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  uint32_t af_pb4  = (GPIOB->AFR[0] >> (4U*4U)) & 0xF;        /* PB4  -> AFRL idx 4  */
 80007d0:	4b21      	ldr	r3, [pc, #132]	@ (8000858 <LogPwmSetupOnce+0xbc>)
 80007d2:	6a1b      	ldr	r3, [r3, #32]
 80007d4:	0c1b      	lsrs	r3, r3, #16
 80007d6:	f003 030f 	and.w	r3, r3, #15
 80007da:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

  char buf[196];
  int n = snprintf(buf, sizeof buf,
 80007de:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 80007e2:	f44f 62af 	mov.w	r2, #1400	@ 0x578
 80007e6:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 80007ea:	f240 5014 	movw	r0, #1300	@ 0x514
 80007ee:	4604      	mov	r4, r0
 80007f0:	f44f 60af 	mov.w	r0, #1400	@ 0x578
 80007f4:	4605      	mov	r5, r0
 80007f6:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80007fa:	4606      	mov	r6, r0
 80007fc:	4638      	mov	r0, r7
 80007fe:	960a      	str	r6, [sp, #40]	@ 0x28
 8000800:	9509      	str	r5, [sp, #36]	@ 0x24
 8000802:	9408      	str	r4, [sp, #32]
 8000804:	9107      	str	r1, [sp, #28]
 8000806:	9206      	str	r2, [sp, #24]
 8000808:	9305      	str	r3, [sp, #20]
 800080a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800080e:	9304      	str	r3, [sp, #16]
 8000810:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000814:	9303      	str	r3, [sp, #12]
 8000816:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800081a:	9302      	str	r3, [sp, #8]
 800081c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000820:	9301      	str	r3, [sp, #4]
 8000822:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8000826:	9300      	str	r3, [sp, #0]
 8000828:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800082c:	4a0b      	ldr	r2, [pc, #44]	@ (800085c <LogPwmSetupOnce+0xc0>)
 800082e:	21c4      	movs	r1, #196	@ 0xc4
 8000830:	f007 fcfa 	bl	8008228 <sniprintf>
 8000834:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
      "[CFG] DIR[%u,%u,%u]  SPD[%u,%u,%u]\r\n",
      (unsigned long)t2_psc, (unsigned long)t2_arr,
      (unsigned long)t3_psc, (unsigned long)t3_arr,
      (unsigned long)af_pb10, (unsigned long)af_pb4,
      DIR_MIN, DIR_CENTER, DIR_MAX, SPD_MIN, SPD_CENTER, SPD_MAX);
  HAL_UART_Transmit(&huart2, (uint8_t*)buf, (uint16_t)n, 100);
 8000838:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800083c:	b29a      	uxth	r2, r3
 800083e:	4639      	mov	r1, r7
 8000840:	2364      	movs	r3, #100	@ 0x64
 8000842:	4807      	ldr	r0, [pc, #28]	@ (8000860 <LogPwmSetupOnce+0xc4>)
 8000844:	f004 fe83 	bl	800554e <HAL_UART_Transmit>
}
 8000848:	bf00      	nop
 800084a:	37e4      	adds	r7, #228	@ 0xe4
 800084c:	46bd      	mov	sp, r7
 800084e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000850:	20000394 	.word	0x20000394
 8000854:	200003e0 	.word	0x200003e0
 8000858:	48000400 	.word	0x48000400
 800085c:	08008bc0 	.word	0x08008bc0
 8000860:	2000042c 	.word	0x2000042c

08000864 <MX_FREERTOS_Init>:

/* Init FreeRTOS */
void MX_FREERTOS_Init(void)
{
 8000864:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000866:	b0b9      	sub	sp, #228	@ 0xe4
 8000868:	af04      	add	r7, sp, #16
  /* Banniere pour être sûr de l’image flashée */
  {
    char b[96];
    int n = snprintf(b, sizeof b, "[BOOT] FW=%s %s\r\n", __DATE__, __TIME__);
 800086a:	4638      	mov	r0, r7
 800086c:	4b54      	ldr	r3, [pc, #336]	@ (80009c0 <MX_FREERTOS_Init+0x15c>)
 800086e:	9300      	str	r3, [sp, #0]
 8000870:	4b54      	ldr	r3, [pc, #336]	@ (80009c4 <MX_FREERTOS_Init+0x160>)
 8000872:	4a55      	ldr	r2, [pc, #340]	@ (80009c8 <MX_FREERTOS_Init+0x164>)
 8000874:	2160      	movs	r1, #96	@ 0x60
 8000876:	f007 fcd7 	bl	8008228 <sniprintf>
 800087a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    HAL_UART_Transmit(&huart2, (uint8_t*)b, (uint16_t)n, 50);
 800087e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000882:	b29a      	uxth	r2, r3
 8000884:	4639      	mov	r1, r7
 8000886:	2332      	movs	r3, #50	@ 0x32
 8000888:	4850      	ldr	r0, [pc, #320]	@ (80009cc <MX_FREERTOS_Init+0x168>)
 800088a:	f004 fe60 	bl	800554e <HAL_UART_Transmit>
  }

  spiRxQueue = xQueueCreate(8, sizeof(SpiFrame_t));
 800088e:	2200      	movs	r2, #0
 8000890:	2140      	movs	r1, #64	@ 0x40
 8000892:	2008      	movs	r0, #8
 8000894:	f005 fd40 	bl	8006318 <xQueueGenericCreate>
 8000898:	4603      	mov	r3, r0
 800089a:	4a4d      	ldr	r2, [pc, #308]	@ (80009d0 <MX_FREERTOS_Init+0x16c>)
 800089c:	6013      	str	r3, [r2, #0]
  if (!spiRxQueue) { taskDISABLE_INTERRUPTS(); for(;;){} }
 800089e:	4b4c      	ldr	r3, [pc, #304]	@ (80009d0 <MX_FREERTOS_Init+0x16c>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d10c      	bne.n	80008c0 <MX_FREERTOS_Init+0x5c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80008a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80008aa:	f383 8811 	msr	BASEPRI, r3
 80008ae:	f3bf 8f6f 	isb	sy
 80008b2:	f3bf 8f4f 	dsb	sy
 80008b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80008ba:	bf00      	nop
 80008bc:	bf00      	nop
 80008be:	e7fd      	b.n	80008bc <MX_FREERTOS_Init+0x58>

  qDirection = xQueueCreate(1, sizeof(DirectionMsg));
 80008c0:	2200      	movs	r2, #0
 80008c2:	2104      	movs	r1, #4
 80008c4:	2001      	movs	r0, #1
 80008c6:	f005 fd27 	bl	8006318 <xQueueGenericCreate>
 80008ca:	4603      	mov	r3, r0
 80008cc:	4a41      	ldr	r2, [pc, #260]	@ (80009d4 <MX_FREERTOS_Init+0x170>)
 80008ce:	6013      	str	r3, [r2, #0]
  qVitesse   = xQueueCreate(1, sizeof(VitesseMsg));
 80008d0:	2200      	movs	r2, #0
 80008d2:	2108      	movs	r1, #8
 80008d4:	2001      	movs	r0, #1
 80008d6:	f005 fd1f 	bl	8006318 <xQueueGenericCreate>
 80008da:	4603      	mov	r3, r0
 80008dc:	4a3e      	ldr	r2, [pc, #248]	@ (80009d8 <MX_FREERTOS_Init+0x174>)
 80008de:	6013      	str	r3, [r2, #0]

  {
    char buf[96];
    int n = snprintf(buf, sizeof buf, "[BOOT] qDir=%p qSpd=%p free=%lu min=%lu\r\n",
 80008e0:	4b3c      	ldr	r3, [pc, #240]	@ (80009d4 <MX_FREERTOS_Init+0x170>)
 80008e2:	681d      	ldr	r5, [r3, #0]
 80008e4:	4b3c      	ldr	r3, [pc, #240]	@ (80009d8 <MX_FREERTOS_Init+0x174>)
 80008e6:	681c      	ldr	r4, [r3, #0]
                     (void*)qDirection, (void*)qVitesse,
                     (unsigned long)xPortGetFreeHeapSize(),
 80008e8:	f007 fbca 	bl	8008080 <xPortGetFreeHeapSize>
 80008ec:	4606      	mov	r6, r0
                     (unsigned long)xPortGetMinimumEverFreeHeapSize());
 80008ee:	f007 fbd3 	bl	8008098 <xPortGetMinimumEverFreeHeapSize>
 80008f2:	4603      	mov	r3, r0
    int n = snprintf(buf, sizeof buf, "[BOOT] qDir=%p qSpd=%p free=%lu min=%lu\r\n",
 80008f4:	4638      	mov	r0, r7
 80008f6:	9302      	str	r3, [sp, #8]
 80008f8:	9601      	str	r6, [sp, #4]
 80008fa:	9400      	str	r4, [sp, #0]
 80008fc:	462b      	mov	r3, r5
 80008fe:	4a37      	ldr	r2, [pc, #220]	@ (80009dc <MX_FREERTOS_Init+0x178>)
 8000900:	2160      	movs	r1, #96	@ 0x60
 8000902:	f007 fc91 	bl	8008228 <sniprintf>
 8000906:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    HAL_UART_Transmit(&huart2, (uint8_t*)buf, (uint16_t)n, 50);
 800090a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800090e:	b29a      	uxth	r2, r3
 8000910:	4639      	mov	r1, r7
 8000912:	2332      	movs	r3, #50	@ 0x32
 8000914:	482d      	ldr	r0, [pc, #180]	@ (80009cc <MX_FREERTOS_Init+0x168>)
 8000916:	f004 fe1a 	bl	800554e <HAL_UART_Transmit>
  }

  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 800091a:	4b31      	ldr	r3, [pc, #196]	@ (80009e0 <MX_FREERTOS_Init+0x17c>)
 800091c:	f107 0498 	add.w	r4, r7, #152	@ 0x98
 8000920:	461d      	mov	r5, r3
 8000922:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000924:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000926:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800092a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadId defH = osThreadCreate(osThread(defaultTask), NULL);
 800092e:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8000932:	2100      	movs	r1, #0
 8000934:	4618      	mov	r0, r3
 8000936:	f005 fb85 	bl	8006044 <osThreadCreate>
 800093a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

  osThreadDef(dirTask, StartDirTask, osPriorityAboveNormal, 0, 256);
 800093e:	4b29      	ldr	r3, [pc, #164]	@ (80009e4 <MX_FREERTOS_Init+0x180>)
 8000940:	f107 047c 	add.w	r4, r7, #124	@ 0x7c
 8000944:	461d      	mov	r5, r3
 8000946:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000948:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800094a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800094e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadId dirH = osThreadCreate(osThread(dirTask), NULL);
 8000952:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000956:	2100      	movs	r1, #0
 8000958:	4618      	mov	r0, r3
 800095a:	f005 fb73 	bl	8006044 <osThreadCreate>
 800095e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

  osThreadDef(spdTask, StartSpdTask, osPriorityAboveNormal, 0, 256);
 8000962:	4b21      	ldr	r3, [pc, #132]	@ (80009e8 <MX_FREERTOS_Init+0x184>)
 8000964:	f107 0460 	add.w	r4, r7, #96	@ 0x60
 8000968:	461d      	mov	r5, r3
 800096a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800096c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800096e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000972:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadId spdH = osThreadCreate(osThread(spdTask), NULL);
 8000976:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800097a:	2100      	movs	r1, #0
 800097c:	4618      	mov	r0, r3
 800097e:	f005 fb61 	bl	8006044 <osThreadCreate>
 8000982:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc

  {
    char buf[96];
    int n = snprintf(buf, sizeof buf, "[BOOT] default=%p dir=%p spd=%p\r\n",
 8000986:	4638      	mov	r0, r7
 8000988:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800098c:	9301      	str	r3, [sp, #4]
 800098e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8000992:	9300      	str	r3, [sp, #0]
 8000994:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8000998:	4a14      	ldr	r2, [pc, #80]	@ (80009ec <MX_FREERTOS_Init+0x188>)
 800099a:	2160      	movs	r1, #96	@ 0x60
 800099c:	f007 fc44 	bl	8008228 <sniprintf>
 80009a0:	f8c7 00b8 	str.w	r0, [r7, #184]	@ 0xb8
                     defH, dirH, spdH);
    HAL_UART_Transmit(&huart2, (uint8_t*)buf, (uint16_t)n, 50);
 80009a4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80009a8:	b29a      	uxth	r2, r3
 80009aa:	4639      	mov	r1, r7
 80009ac:	2332      	movs	r3, #50	@ 0x32
 80009ae:	4807      	ldr	r0, [pc, #28]	@ (80009cc <MX_FREERTOS_Init+0x168>)
 80009b0:	f004 fdcd 	bl	800554e <HAL_UART_Transmit>
  }

  LogPwmSetupOnce();
 80009b4:	f7ff fef2 	bl	800079c <LogPwmSetupOnce>
}
 80009b8:	bf00      	nop
 80009ba:	37d4      	adds	r7, #212	@ 0xd4
 80009bc:	46bd      	mov	sp, r7
 80009be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009c0:	08008c68 	.word	0x08008c68
 80009c4:	08008c48 	.word	0x08008c48
 80009c8:	08008c54 	.word	0x08008c54
 80009cc:	2000042c 	.word	0x2000042c
 80009d0:	2000007c 	.word	0x2000007c
 80009d4:	2000008c 	.word	0x2000008c
 80009d8:	20000090 	.word	0x20000090
 80009dc:	08008c74 	.word	0x08008c74
 80009e0:	08008cd0 	.word	0x08008cd0
 80009e4:	08008cf4 	.word	0x08008cf4
 80009e8:	08008d18 	.word	0x08008d18
 80009ec:	08008ca0 	.word	0x08008ca0

080009f0 <StartDefaultTask>:

/* ==== TASKS ================================================================ */
static void StartDefaultTask(void const * argument)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b0b8      	sub	sp, #224	@ 0xe0
 80009f4:	af02      	add	r7, sp, #8
 80009f6:	6078      	str	r0, [r7, #4]
  SpiFrame_t frame;
  GamepadFrame_t g;

  for(;;) {
    if (xQueueReceive(spiRxQueue, &frame, portMAX_DELAY) == pdTRUE) {
 80009f8:	4b39      	ldr	r3, [pc, #228]	@ (8000ae0 <StartDefaultTask+0xf0>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	f107 0194 	add.w	r1, r7, #148	@ 0x94
 8000a00:	f04f 32ff 	mov.w	r2, #4294967295
 8000a04:	4618      	mov	r0, r3
 8000a06:	f005 fe81 	bl	800670c <xQueueReceive>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b01      	cmp	r3, #1
 8000a0e:	d1f3      	bne.n	80009f8 <StartDefaultTask+0x8>
      decode_gamepad_frame(frame.bytes, &g);
 8000a10:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 8000a14:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000a18:	4611      	mov	r1, r2
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f7ff fddd 	bl	80005da <decode_gamepad_frame>

      LT_value = g.lt;
 8000a20:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000a24:	4a2f      	ldr	r2, [pc, #188]	@ (8000ae4 <StartDefaultTask+0xf4>)
 8000a26:	6013      	str	r3, [r2, #0]
      RT_value = g.rt;
 8000a28:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000a2c:	4a2e      	ldr	r2, [pc, #184]	@ (8000ae8 <StartDefaultTask+0xf8>)
 8000a2e:	6013      	str	r3, [r2, #0]
      LX_value = g.lx;
 8000a30:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000a32:	4a2e      	ldr	r2, [pc, #184]	@ (8000aec <StartDefaultTask+0xfc>)
 8000a34:	6013      	str	r3, [r2, #0]

      DirectionMsg dmsg = { .lx = LX_value };
 8000a36:	4b2d      	ldr	r3, [pc, #180]	@ (8000aec <StartDefaultTask+0xfc>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	677b      	str	r3, [r7, #116]	@ 0x74
      VitesseMsg   vmsg = { .lt = LT_value, .rt = RT_value };
 8000a3c:	4b29      	ldr	r3, [pc, #164]	@ (8000ae4 <StartDefaultTask+0xf4>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000a42:	4b29      	ldr	r3, [pc, #164]	@ (8000ae8 <StartDefaultTask+0xf8>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	673b      	str	r3, [r7, #112]	@ 0x70
      (void)xQueueOverwrite(qDirection, &dmsg);
 8000a48:	4b29      	ldr	r3, [pc, #164]	@ (8000af0 <StartDefaultTask+0x100>)
 8000a4a:	6818      	ldr	r0, [r3, #0]
 8000a4c:	f107 0174 	add.w	r1, r7, #116	@ 0x74
 8000a50:	2302      	movs	r3, #2
 8000a52:	2200      	movs	r2, #0
 8000a54:	f005 fcba 	bl	80063cc <xQueueGenericSend>
      (void)xQueueOverwrite(qVitesse,   &vmsg);
 8000a58:	4b26      	ldr	r3, [pc, #152]	@ (8000af4 <StartDefaultTask+0x104>)
 8000a5a:	6818      	ldr	r0, [r3, #0]
 8000a5c:	f107 016c 	add.w	r1, r7, #108	@ 0x6c
 8000a60:	2302      	movs	r3, #2
 8000a62:	2200      	movs	r2, #0
 8000a64:	f005 fcb2 	bl	80063cc <xQueueGenericSend>

      char lx[12], lt[12], rt[12], line[64];
      fmt_f2(lx, sizeof lx, LX_value);
 8000a68:	4b20      	ldr	r3, [pc, #128]	@ (8000aec <StartDefaultTask+0xfc>)
 8000a6a:	edd3 7a00 	vldr	s15, [r3]
 8000a6e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000a72:	eeb0 0a67 	vmov.f32	s0, s15
 8000a76:	210c      	movs	r1, #12
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f7ff fe33 	bl	80006e4 <fmt_f2>
      fmt_f2(lt, sizeof lt, LT_value);
 8000a7e:	4b19      	ldr	r3, [pc, #100]	@ (8000ae4 <StartDefaultTask+0xf4>)
 8000a80:	edd3 7a00 	vldr	s15, [r3]
 8000a84:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000a88:	eeb0 0a67 	vmov.f32	s0, s15
 8000a8c:	210c      	movs	r1, #12
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f7ff fe28 	bl	80006e4 <fmt_f2>
      fmt_f2(rt, sizeof rt, RT_value);
 8000a94:	4b14      	ldr	r3, [pc, #80]	@ (8000ae8 <StartDefaultTask+0xf8>)
 8000a96:	edd3 7a00 	vldr	s15, [r3]
 8000a9a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000a9e:	eeb0 0a67 	vmov.f32	s0, s15
 8000aa2:	210c      	movs	r1, #12
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff fe1d 	bl	80006e4 <fmt_f2>
      int n = snprintf(line, sizeof line, "LX=%s  LT=%s  RT=%s\r\n", lx, lt, rt);
 8000aaa:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 8000aae:	f107 0008 	add.w	r0, r7, #8
 8000ab2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000ab6:	9301      	str	r3, [sp, #4]
 8000ab8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000abc:	9300      	str	r3, [sp, #0]
 8000abe:	4613      	mov	r3, r2
 8000ac0:	4a0d      	ldr	r2, [pc, #52]	@ (8000af8 <StartDefaultTask+0x108>)
 8000ac2:	2140      	movs	r1, #64	@ 0x40
 8000ac4:	f007 fbb0 	bl	8008228 <sniprintf>
 8000ac8:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
      HAL_UART_Transmit(&huart2, (uint8_t*)line, (uint16_t)n, 50);
 8000acc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000ad0:	b29a      	uxth	r2, r3
 8000ad2:	f107 0108 	add.w	r1, r7, #8
 8000ad6:	2332      	movs	r3, #50	@ 0x32
 8000ad8:	4808      	ldr	r0, [pc, #32]	@ (8000afc <StartDefaultTask+0x10c>)
 8000ada:	f004 fd38 	bl	800554e <HAL_UART_Transmit>
    if (xQueueReceive(spiRxQueue, &frame, portMAX_DELAY) == pdTRUE) {
 8000ade:	e78b      	b.n	80009f8 <StartDefaultTask+0x8>
 8000ae0:	2000007c 	.word	0x2000007c
 8000ae4:	20000088 	.word	0x20000088
 8000ae8:	20000084 	.word	0x20000084
 8000aec:	20000080 	.word	0x20000080
 8000af0:	2000008c 	.word	0x2000008c
 8000af4:	20000090 	.word	0x20000090
 8000af8:	08008d34 	.word	0x08008d34
 8000afc:	2000042c 	.word	0x2000042c

08000b00 <StartDirTask>:
  }
}

/* Direction : TIM2_CH3 / PB10 */
void StartDirTask(void const * argument)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b094      	sub	sp, #80	@ 0x50
 8000b04:	af02      	add	r7, sp, #8
 8000b06:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)"[DIR] entering\r\n", 16, 10);
 8000b08:	230a      	movs	r3, #10
 8000b0a:	2210      	movs	r2, #16
 8000b0c:	493d      	ldr	r1, [pc, #244]	@ (8000c04 <StartDirTask+0x104>)
 8000b0e:	483e      	ldr	r0, [pc, #248]	@ (8000c08 <StartDirTask+0x108>)
 8000b10:	f004 fd1d 	bl	800554e <HAL_UART_Transmit>

  if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3) != HAL_OK) {
 8000b14:	2108      	movs	r1, #8
 8000b16:	483d      	ldr	r0, [pc, #244]	@ (8000c0c <StartDirTask+0x10c>)
 8000b18:	f003 ff10 	bl	800493c <HAL_TIM_PWM_Start>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d008      	beq.n	8000b34 <StartDirTask+0x34>
    HAL_UART_Transmit(&huart2, (uint8_t*)"[DIR] ERR start PWM\r\n", 22, 10);
 8000b22:	230a      	movs	r3, #10
 8000b24:	2216      	movs	r2, #22
 8000b26:	493a      	ldr	r1, [pc, #232]	@ (8000c10 <StartDirTask+0x110>)
 8000b28:	4837      	ldr	r0, [pc, #220]	@ (8000c08 <StartDirTask+0x108>)
 8000b2a:	f004 fd10 	bl	800554e <HAL_UART_Transmit>
    vTaskSuspend(NULL);
 8000b2e:	2000      	movs	r0, #0
 8000b30:	f006 f976 	bl	8006e20 <vTaskSuspend>
  }
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, DIR_CENTER);
 8000b34:	f44f 62af 	mov.w	r2, #1400	@ 0x578
 8000b38:	4b34      	ldr	r3, [pc, #208]	@ (8000c0c <StartDirTask+0x10c>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	63da      	str	r2, [r3, #60]	@ 0x3c
  HAL_UART_Transmit(&huart2, (uint8_t*)"[DIR] up, CCR=1400\r\n", 19, 10);
 8000b3e:	230a      	movs	r3, #10
 8000b40:	2213      	movs	r2, #19
 8000b42:	4934      	ldr	r1, [pc, #208]	@ (8000c14 <StartDirTask+0x114>)
 8000b44:	4830      	ldr	r0, [pc, #192]	@ (8000c08 <StartDirTask+0x108>)
 8000b46:	f004 fd02 	bl	800554e <HAL_UART_Transmit>

  DirectionMsg msg;
  int lastDuty = -1;
 8000b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b4e:	647b      	str	r3, [r7, #68]	@ 0x44

  for (;;) {
    if (xQueueReceive(qDirection, &msg, portMAX_DELAY) == pdTRUE) {
 8000b50:	4b31      	ldr	r3, [pc, #196]	@ (8000c18 <StartDirTask+0x118>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8000b58:	f04f 32ff 	mov.w	r2, #4294967295
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f005 fdd5 	bl	800670c <xQueueReceive>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b01      	cmp	r3, #1
 8000b66:	d1f3      	bne.n	8000b50 <StartDirTask+0x50>
      /* sens inversé validé en test: gauche/droite corrigés */
      int duty = (int)(DIR_CENTER - (int)(DIR_SCALE * msg.lx));
 8000b68:	f44f 63af 	mov.w	r3, #1400	@ 0x578
 8000b6c:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 8000c1c <StartDirTask+0x11c>
 8000b70:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b74:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000b78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b7c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000b80:	ee17 2a90 	vmov	r2, s15
 8000b84:	1a9b      	subs	r3, r3, r2
 8000b86:	643b      	str	r3, [r7, #64]	@ 0x40
      int clamped = clamp_i(duty, DIR_MIN, DIR_MAX);
 8000b88:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 8000b8c:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8000b90:	4619      	mov	r1, r3
 8000b92:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8000b94:	f7ff fd8c 	bl	80006b0 <clamp_i>
 8000b98:	63f8      	str	r0, [r7, #60]	@ 0x3c
      if (clamped != duty) {
 8000b9a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000b9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000b9e:	429a      	cmp	r2, r3
 8000ba0:	d013      	beq.n	8000bca <StartDirTask+0xca>
        char w[40]; int n = snprintf(w, sizeof w, "[DIR] clamp %d->%d\r\n", duty, clamped);
 8000ba2:	f107 0008 	add.w	r0, r7, #8
 8000ba6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000ba8:	9300      	str	r3, [sp, #0]
 8000baa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000bac:	4a1c      	ldr	r2, [pc, #112]	@ (8000c20 <StartDirTask+0x120>)
 8000bae:	2128      	movs	r1, #40	@ 0x28
 8000bb0:	f007 fb3a 	bl	8008228 <sniprintf>
 8000bb4:	63b8      	str	r0, [r7, #56]	@ 0x38
        HAL_UART_Transmit(&huart2, (uint8_t*)w, (uint16_t)n, 10);
 8000bb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000bb8:	b29a      	uxth	r2, r3
 8000bba:	f107 0108 	add.w	r1, r7, #8
 8000bbe:	230a      	movs	r3, #10
 8000bc0:	4811      	ldr	r0, [pc, #68]	@ (8000c08 <StartDirTask+0x108>)
 8000bc2:	f004 fcc4 	bl	800554e <HAL_UART_Transmit>
        duty = clamped;
 8000bc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000bc8:	643b      	str	r3, [r7, #64]	@ 0x40
      }
      if (duty != lastDuty) {
 8000bca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000bcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000bce:	429a      	cmp	r2, r3
 8000bd0:	d0be      	beq.n	8000b50 <StartDirTask+0x50>
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, (uint16_t)duty);
 8000bd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000bd4:	b29a      	uxth	r2, r3
 8000bd6:	4b0d      	ldr	r3, [pc, #52]	@ (8000c0c <StartDirTask+0x10c>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	63da      	str	r2, [r3, #60]	@ 0x3c
        char l[32]; int n = snprintf(l, sizeof l, "[DIR] CCR=%d\r\n", duty);
 8000bdc:	f107 0008 	add.w	r0, r7, #8
 8000be0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000be2:	4a10      	ldr	r2, [pc, #64]	@ (8000c24 <StartDirTask+0x124>)
 8000be4:	2120      	movs	r1, #32
 8000be6:	f007 fb1f 	bl	8008228 <sniprintf>
 8000bea:	6378      	str	r0, [r7, #52]	@ 0x34
        HAL_UART_Transmit(&huart2, (uint8_t*)l, (uint16_t)n, 10);
 8000bec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000bee:	b29a      	uxth	r2, r3
 8000bf0:	f107 0108 	add.w	r1, r7, #8
 8000bf4:	230a      	movs	r3, #10
 8000bf6:	4804      	ldr	r0, [pc, #16]	@ (8000c08 <StartDirTask+0x108>)
 8000bf8:	f004 fca9 	bl	800554e <HAL_UART_Transmit>
        lastDuty = duty;
 8000bfc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000bfe:	647b      	str	r3, [r7, #68]	@ 0x44
    if (xQueueReceive(qDirection, &msg, portMAX_DELAY) == pdTRUE) {
 8000c00:	e7a6      	b.n	8000b50 <StartDirTask+0x50>
 8000c02:	bf00      	nop
 8000c04:	08008d4c 	.word	0x08008d4c
 8000c08:	2000042c 	.word	0x2000042c
 8000c0c:	20000394 	.word	0x20000394
 8000c10:	08008d60 	.word	0x08008d60
 8000c14:	08008d78 	.word	0x08008d78
 8000c18:	2000008c 	.word	0x2000008c
 8000c1c:	000000c8 	.word	0x000000c8
 8000c20:	08008d90 	.word	0x08008d90
 8000c24:	08008da8 	.word	0x08008da8

08000c28 <StartSpdTask>:
  }
}

/* Vitesse : TIM3_CH1 / PB4 */
void StartSpdTask(void const * argument)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b096      	sub	sp, #88	@ 0x58
 8000c2c:	af02      	add	r7, sp, #8
 8000c2e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)"[SPD] entering\r\n", 16, 10);
 8000c30:	230a      	movs	r3, #10
 8000c32:	2210      	movs	r2, #16
 8000c34:	4941      	ldr	r1, [pc, #260]	@ (8000d3c <StartSpdTask+0x114>)
 8000c36:	4842      	ldr	r0, [pc, #264]	@ (8000d40 <StartSpdTask+0x118>)
 8000c38:	f004 fc89 	bl	800554e <HAL_UART_Transmit>

  if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1) != HAL_OK) {
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	4841      	ldr	r0, [pc, #260]	@ (8000d44 <StartSpdTask+0x11c>)
 8000c40:	f003 fe7c 	bl	800493c <HAL_TIM_PWM_Start>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d008      	beq.n	8000c5c <StartSpdTask+0x34>
    HAL_UART_Transmit(&huart2, (uint8_t*)"[SPD] ERR start PWM\r\n", 22, 10);
 8000c4a:	230a      	movs	r3, #10
 8000c4c:	2216      	movs	r2, #22
 8000c4e:	493e      	ldr	r1, [pc, #248]	@ (8000d48 <StartSpdTask+0x120>)
 8000c50:	483b      	ldr	r0, [pc, #236]	@ (8000d40 <StartSpdTask+0x118>)
 8000c52:	f004 fc7c 	bl	800554e <HAL_UART_Transmit>
    vTaskSuspend(NULL);
 8000c56:	2000      	movs	r0, #0
 8000c58:	f006 f8e2 	bl	8006e20 <vTaskSuspend>
  }
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, SPD_CENTER);
 8000c5c:	f44f 62af 	mov.w	r2, #1400	@ 0x578
 8000c60:	4b38      	ldr	r3, [pc, #224]	@ (8000d44 <StartSpdTask+0x11c>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	635a      	str	r2, [r3, #52]	@ 0x34
  HAL_UART_Transmit(&huart2, (uint8_t*)"[SPD] up, CCR=1400\r\n", 19, 10);
 8000c66:	230a      	movs	r3, #10
 8000c68:	2213      	movs	r2, #19
 8000c6a:	4938      	ldr	r1, [pc, #224]	@ (8000d4c <StartSpdTask+0x124>)
 8000c6c:	4834      	ldr	r0, [pc, #208]	@ (8000d40 <StartSpdTask+0x118>)
 8000c6e:	f004 fc6e 	bl	800554e <HAL_UART_Transmit>

  VitesseMsg msg;
  int lastDuty = -1;
 8000c72:	f04f 33ff 	mov.w	r3, #4294967295
 8000c76:	64fb      	str	r3, [r7, #76]	@ 0x4c

  for (;;) {
    if (xQueueReceive(qVitesse, &msg, portMAX_DELAY) == pdTRUE) {
 8000c78:	4b35      	ldr	r3, [pc, #212]	@ (8000d50 <StartSpdTask+0x128>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8000c80:	f04f 32ff 	mov.w	r2, #4294967295
 8000c84:	4618      	mov	r0, r3
 8000c86:	f005 fd41 	bl	800670c <xQueueReceive>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b01      	cmp	r3, #1
 8000c8e:	d1f3      	bne.n	8000c78 <StartSpdTask+0x50>
      float net = (msg.rt - msg.lt);                /* test_v1 */
 8000c90:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8000c94:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000c98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c9c:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
      int duty  = (int)(SPD_CENTER + (int)(SPD_SCALE * net));
 8000ca0:	f44f 63af 	mov.w	r3, #1400	@ 0x578
 8000ca4:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 8000d54 <StartSpdTask+0x12c>
 8000ca8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000cac:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000cb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cb4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000cb8:	ee17 2a90 	vmov	r2, s15
 8000cbc:	4413      	add	r3, r2
 8000cbe:	64bb      	str	r3, [r7, #72]	@ 0x48
      int clamped = clamp_i(duty, SPD_MIN, SPD_MAX);
 8000cc0:	f240 5314 	movw	r3, #1300	@ 0x514
 8000cc4:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000cc8:	4619      	mov	r1, r3
 8000cca:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8000ccc:	f7ff fcf0 	bl	80006b0 <clamp_i>
 8000cd0:	6438      	str	r0, [r7, #64]	@ 0x40
      if (clamped != duty) {
 8000cd2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000cd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000cd6:	429a      	cmp	r2, r3
 8000cd8:	d013      	beq.n	8000d02 <StartSpdTask+0xda>
        char w[40]; int n = snprintf(w, sizeof w, "[SPD] clamp %d->%d\r\n", duty, clamped);
 8000cda:	f107 0008 	add.w	r0, r7, #8
 8000cde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000ce0:	9300      	str	r3, [sp, #0]
 8000ce2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ce4:	4a1c      	ldr	r2, [pc, #112]	@ (8000d58 <StartSpdTask+0x130>)
 8000ce6:	2128      	movs	r1, #40	@ 0x28
 8000ce8:	f007 fa9e 	bl	8008228 <sniprintf>
 8000cec:	63f8      	str	r0, [r7, #60]	@ 0x3c
        HAL_UART_Transmit(&huart2, (uint8_t*)w, (uint16_t)n, 10);
 8000cee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000cf0:	b29a      	uxth	r2, r3
 8000cf2:	f107 0108 	add.w	r1, r7, #8
 8000cf6:	230a      	movs	r3, #10
 8000cf8:	4811      	ldr	r0, [pc, #68]	@ (8000d40 <StartSpdTask+0x118>)
 8000cfa:	f004 fc28 	bl	800554e <HAL_UART_Transmit>
        duty = clamped;
 8000cfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d00:	64bb      	str	r3, [r7, #72]	@ 0x48
      }
      if (duty != lastDuty) {
 8000d02:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000d04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000d06:	429a      	cmp	r2, r3
 8000d08:	d0b6      	beq.n	8000c78 <StartSpdTask+0x50>
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, (uint16_t)duty);
 8000d0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d0c:	b29a      	uxth	r2, r3
 8000d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8000d44 <StartSpdTask+0x11c>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	635a      	str	r2, [r3, #52]	@ 0x34
        char l[32]; int n = snprintf(l, sizeof l, "[SPD] CCR=%d\r\n", duty);
 8000d14:	f107 0008 	add.w	r0, r7, #8
 8000d18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d1a:	4a10      	ldr	r2, [pc, #64]	@ (8000d5c <StartSpdTask+0x134>)
 8000d1c:	2120      	movs	r1, #32
 8000d1e:	f007 fa83 	bl	8008228 <sniprintf>
 8000d22:	63b8      	str	r0, [r7, #56]	@ 0x38
        HAL_UART_Transmit(&huart2, (uint8_t*)l, (uint16_t)n, 10);
 8000d24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d26:	b29a      	uxth	r2, r3
 8000d28:	f107 0108 	add.w	r1, r7, #8
 8000d2c:	230a      	movs	r3, #10
 8000d2e:	4804      	ldr	r0, [pc, #16]	@ (8000d40 <StartSpdTask+0x118>)
 8000d30:	f004 fc0d 	bl	800554e <HAL_UART_Transmit>
        lastDuty = duty;
 8000d34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000d36:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (xQueueReceive(qVitesse, &msg, portMAX_DELAY) == pdTRUE) {
 8000d38:	e79e      	b.n	8000c78 <StartSpdTask+0x50>
 8000d3a:	bf00      	nop
 8000d3c:	08008db8 	.word	0x08008db8
 8000d40:	2000042c 	.word	0x2000042c
 8000d44:	200003e0 	.word	0x200003e0
 8000d48:	08008dcc 	.word	0x08008dcc
 8000d4c:	08008de4 	.word	0x08008de4
 8000d50:	20000090 	.word	0x20000090
 8000d54:	00000032 	.word	0x00000032
 8000d58:	08008dfc 	.word	0x08008dfc
 8000d5c:	08008e14 	.word	0x08008e14

08000d60 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t  xIdleStack[configMINIMAL_STACK_SIZE];
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer,
                                    StackType_t  **ppxIdleTaskStackBuffer,
                                    uint32_t     *pulIdleTaskStackSize )
{
 8000d60:	b480      	push	{r7}
 8000d62:	b085      	sub	sp, #20
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	60f8      	str	r0, [r7, #12]
 8000d68:	60b9      	str	r1, [r7, #8]
 8000d6a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	4a07      	ldr	r2, [pc, #28]	@ (8000d8c <vApplicationGetIdleTaskMemory+0x2c>)
 8000d70:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = xIdleStack;
 8000d72:	68bb      	ldr	r3, [r7, #8]
 8000d74:	4a06      	ldr	r2, [pc, #24]	@ (8000d90 <vApplicationGetIdleTaskMemory+0x30>)
 8000d76:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	2280      	movs	r2, #128	@ 0x80
 8000d7c:	601a      	str	r2, [r3, #0]
}
 8000d7e:	bf00      	nop
 8000d80:	3714      	adds	r7, #20
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	20000094 	.word	0x20000094
 8000d90:	200000e8 	.word	0x200000e8

08000d94 <main>:

/* USER CODE BEGIN 0 */
/* USER CODE END 0 */

int main(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  HAL_Init();
 8000d98:	f000 fca6 	bl	80016e8 <HAL_Init>
  SystemClock_Config();
 8000d9c:	f000 f812 	bl	8000dc4 <SystemClock_Config>

  MX_GPIO_Init();
 8000da0:	f000 f8e8 	bl	8000f74 <MX_GPIO_Init>
  MX_DMA_Init();
 8000da4:	f000 f8c8 	bl	8000f38 <MX_DMA_Init>
  MX_SPI1_Init();
 8000da8:	f000 f85e 	bl	8000e68 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000dac:	f000 f894 	bl	8000ed8 <MX_USART2_UART_Init>
  MX_TIM2_Init();     /* Direction */
 8000db0:	f000 f954 	bl	800105c <MX_TIM2_Init>
  MX_TIM3_Init();     /* Vitesse  */
 8000db4:	f000 f9a6 	bl	8001104 <MX_TIM3_Init>

  MX_FREERTOS_Init();
 8000db8:	f7ff fd54 	bl	8000864 <MX_FREERTOS_Init>
  osKernelStart();
 8000dbc:	f005 f93b 	bl	8006036 <osKernelStart>

  while (1) { }
 8000dc0:	bf00      	nop
 8000dc2:	e7fd      	b.n	8000dc0 <main+0x2c>

08000dc4 <SystemClock_Config>:
}

/* === Clocks ================================================================ */
void SystemClock_Config(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b096      	sub	sp, #88	@ 0x58
 8000dc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dca:	f107 0314 	add.w	r3, r7, #20
 8000dce:	2244      	movs	r2, #68	@ 0x44
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f007 fa5e 	bl	8008294 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dd8:	463b      	mov	r3, r7
 8000dda:	2200      	movs	r2, #0
 8000ddc:	601a      	str	r2, [r3, #0]
 8000dde:	605a      	str	r2, [r3, #4]
 8000de0:	609a      	str	r2, [r3, #8]
 8000de2:	60da      	str	r2, [r3, #12]
 8000de4:	611a      	str	r2, [r3, #16]

  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK) {
 8000de6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000dea:	f001 fa11 	bl	8002210 <HAL_PWREx_ControlVoltageScaling>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d001      	beq.n	8000df8 <SystemClock_Config+0x34>
    Error_Handler();
 8000df4:	f000 fa46 	bl	8001284 <Error_Handler>
  }

  RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_HSI;
 8000df8:	2302      	movs	r3, #2
 8000dfa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState            = RCC_HSI_ON;
 8000dfc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e00:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e02:	2310      	movs	r3, #16
 8000e04:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_ON;
 8000e06:	2302      	movs	r3, #2
 8000e08:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource       = RCC_PLLSOURCE_HSI;
 8000e0a:	2302      	movs	r3, #2
 8000e0c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM            = 1;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN            = 10;
 8000e12:	230a      	movs	r3, #10
 8000e14:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP            = RCC_PLLP_DIV7;
 8000e16:	2307      	movs	r3, #7
 8000e18:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ            = RCC_PLLQ_DIV2;
 8000e1a:	2302      	movs	r3, #2
 8000e1c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR            = RCC_PLLR_DIV2;
 8000e1e:	2302      	movs	r3, #2
 8000e20:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) Error_Handler();
 8000e22:	f107 0314 	add.w	r3, r7, #20
 8000e26:	4618      	mov	r0, r3
 8000e28:	f001 fa48 	bl	80022bc <HAL_RCC_OscConfig>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <SystemClock_Config+0x72>
 8000e32:	f000 fa27 	bl	8001284 <Error_Handler>

  RCC_ClkInitStruct.ClockType      = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e36:	230f      	movs	r3, #15
 8000e38:	603b      	str	r3, [r7, #0]
                                   | RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK;
 8000e3a:	2303      	movs	r3, #3
 8000e3c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e42:	2300      	movs	r3, #0
 8000e44:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e46:	2300      	movs	r3, #0
 8000e48:	613b      	str	r3, [r7, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) Error_Handler();
 8000e4a:	463b      	mov	r3, r7
 8000e4c:	2104      	movs	r1, #4
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f001 fe10 	bl	8002a74 <HAL_RCC_ClockConfig>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <SystemClock_Config+0x9a>
 8000e5a:	f000 fa13 	bl	8001284 <Error_Handler>
}
 8000e5e:	bf00      	nop
 8000e60:	3758      	adds	r7, #88	@ 0x58
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
	...

08000e68 <MX_SPI1_Init>:

/* === SPI1 (slave) ========================================================== */
static void MX_SPI1_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  hspi1.Instance               = SPI1;
 8000e6c:	4b18      	ldr	r3, [pc, #96]	@ (8000ed0 <MX_SPI1_Init+0x68>)
 8000e6e:	4a19      	ldr	r2, [pc, #100]	@ (8000ed4 <MX_SPI1_Init+0x6c>)
 8000e70:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode              = SPI_MODE_SLAVE;
 8000e72:	4b17      	ldr	r3, [pc, #92]	@ (8000ed0 <MX_SPI1_Init+0x68>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction         = SPI_DIRECTION_2LINES;
 8000e78:	4b15      	ldr	r3, [pc, #84]	@ (8000ed0 <MX_SPI1_Init+0x68>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize          = SPI_DATASIZE_8BIT;
 8000e7e:	4b14      	ldr	r3, [pc, #80]	@ (8000ed0 <MX_SPI1_Init+0x68>)
 8000e80:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000e84:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity       = SPI_POLARITY_LOW;
 8000e86:	4b12      	ldr	r3, [pc, #72]	@ (8000ed0 <MX_SPI1_Init+0x68>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase          = SPI_PHASE_1EDGE;
 8000e8c:	4b10      	ldr	r3, [pc, #64]	@ (8000ed0 <MX_SPI1_Init+0x68>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS               = SPI_NSS_HARD_INPUT;
 8000e92:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed0 <MX_SPI1_Init+0x68>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8000e98:	4b0d      	ldr	r3, [pc, #52]	@ (8000ed0 <MX_SPI1_Init+0x68>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode            = SPI_TIMODE_DISABLE;
 8000e9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed0 <MX_SPI1_Init+0x68>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8000ea4:	4b0a      	ldr	r3, [pc, #40]	@ (8000ed0 <MX_SPI1_Init+0x68>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial     = 7;
 8000eaa:	4b09      	ldr	r3, [pc, #36]	@ (8000ed0 <MX_SPI1_Init+0x68>)
 8000eac:	2207      	movs	r2, #7
 8000eae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength         = SPI_CRC_LENGTH_DATASIZE;
 8000eb0:	4b07      	ldr	r3, [pc, #28]	@ (8000ed0 <MX_SPI1_Init+0x68>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode          = SPI_NSS_PULSE_DISABLE;
 8000eb6:	4b06      	ldr	r3, [pc, #24]	@ (8000ed0 <MX_SPI1_Init+0x68>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK) Error_Handler();
 8000ebc:	4804      	ldr	r0, [pc, #16]	@ (8000ed0 <MX_SPI1_Init+0x68>)
 8000ebe:	f002 fcb9 	bl	8003834 <HAL_SPI_Init>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d001      	beq.n	8000ecc <MX_SPI1_Init+0x64>
 8000ec8:	f000 f9dc 	bl	8001284 <Error_Handler>
}
 8000ecc:	bf00      	nop
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	200002e8 	.word	0x200002e8
 8000ed4:	40013000 	.word	0x40013000

08000ed8 <MX_USART2_UART_Init>:

/* === UART2 ================================================================ */
static void MX_USART2_UART_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
  huart2.Instance                    = USART2;
 8000edc:	4b14      	ldr	r3, [pc, #80]	@ (8000f30 <MX_USART2_UART_Init+0x58>)
 8000ede:	4a15      	ldr	r2, [pc, #84]	@ (8000f34 <MX_USART2_UART_Init+0x5c>)
 8000ee0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate               = 115200;
 8000ee2:	4b13      	ldr	r3, [pc, #76]	@ (8000f30 <MX_USART2_UART_Init+0x58>)
 8000ee4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ee8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength             = UART_WORDLENGTH_8B;
 8000eea:	4b11      	ldr	r3, [pc, #68]	@ (8000f30 <MX_USART2_UART_Init+0x58>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits               = UART_STOPBITS_1;
 8000ef0:	4b0f      	ldr	r3, [pc, #60]	@ (8000f30 <MX_USART2_UART_Init+0x58>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity                 = UART_PARITY_NONE;
 8000ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f30 <MX_USART2_UART_Init+0x58>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode                   = UART_MODE_TX_RX;
 8000efc:	4b0c      	ldr	r3, [pc, #48]	@ (8000f30 <MX_USART2_UART_Init+0x58>)
 8000efe:	220c      	movs	r2, #12
 8000f00:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl              = UART_HWCONTROL_NONE;
 8000f02:	4b0b      	ldr	r3, [pc, #44]	@ (8000f30 <MX_USART2_UART_Init+0x58>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling           = UART_OVERSAMPLING_16;
 8000f08:	4b09      	ldr	r3, [pc, #36]	@ (8000f30 <MX_USART2_UART_Init+0x58>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling         = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f0e:	4b08      	ldr	r3, [pc, #32]	@ (8000f30 <MX_USART2_UART_Init+0x58>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f14:	4b06      	ldr	r3, [pc, #24]	@ (8000f30 <MX_USART2_UART_Init+0x58>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK) Error_Handler();
 8000f1a:	4805      	ldr	r0, [pc, #20]	@ (8000f30 <MX_USART2_UART_Init+0x58>)
 8000f1c:	f004 fac9 	bl	80054b2 <HAL_UART_Init>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <MX_USART2_UART_Init+0x52>
 8000f26:	f000 f9ad 	bl	8001284 <Error_Handler>
}
 8000f2a:	bf00      	nop
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	2000042c 	.word	0x2000042c
 8000f34:	40004400 	.word	0x40004400

08000f38 <MX_DMA_Init>:

/* === DMA (SPI1 RX sur DMA1_Ch2) =========================================== */
static void MX_DMA_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f3e:	4b0c      	ldr	r3, [pc, #48]	@ (8000f70 <MX_DMA_Init+0x38>)
 8000f40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f42:	4a0b      	ldr	r2, [pc, #44]	@ (8000f70 <MX_DMA_Init+0x38>)
 8000f44:	f043 0301 	orr.w	r3, r3, #1
 8000f48:	6493      	str	r3, [r2, #72]	@ 0x48
 8000f4a:	4b09      	ldr	r3, [pc, #36]	@ (8000f70 <MX_DMA_Init+0x38>)
 8000f4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f4e:	f003 0301 	and.w	r3, r3, #1
 8000f52:	607b      	str	r3, [r7, #4]
 8000f54:	687b      	ldr	r3, [r7, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8000f56:	2200      	movs	r2, #0
 8000f58:	2105      	movs	r1, #5
 8000f5a:	200c      	movs	r0, #12
 8000f5c:	f000 fd1b 	bl	8001996 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000f60:	200c      	movs	r0, #12
 8000f62:	f000 fd34 	bl	80019ce <HAL_NVIC_EnableIRQ>
}
 8000f66:	bf00      	nop
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	40021000 	.word	0x40021000

08000f74 <MX_GPIO_Init>:

/* === GPIO (PB0 EXTI pour NSS monitor) ===================================== */
static void MX_GPIO_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b08a      	sub	sp, #40	@ 0x28
 8000f78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7a:	f107 0314 	add.w	r3, r7, #20
 8000f7e:	2200      	movs	r2, #0
 8000f80:	601a      	str	r2, [r3, #0]
 8000f82:	605a      	str	r2, [r3, #4]
 8000f84:	609a      	str	r2, [r3, #8]
 8000f86:	60da      	str	r2, [r3, #12]
 8000f88:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f8a:	4b31      	ldr	r3, [pc, #196]	@ (8001050 <MX_GPIO_Init+0xdc>)
 8000f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f8e:	4a30      	ldr	r2, [pc, #192]	@ (8001050 <MX_GPIO_Init+0xdc>)
 8000f90:	f043 0304 	orr.w	r3, r3, #4
 8000f94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f96:	4b2e      	ldr	r3, [pc, #184]	@ (8001050 <MX_GPIO_Init+0xdc>)
 8000f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f9a:	f003 0304 	and.w	r3, r3, #4
 8000f9e:	613b      	str	r3, [r7, #16]
 8000fa0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fa2:	4b2b      	ldr	r3, [pc, #172]	@ (8001050 <MX_GPIO_Init+0xdc>)
 8000fa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fa6:	4a2a      	ldr	r2, [pc, #168]	@ (8001050 <MX_GPIO_Init+0xdc>)
 8000fa8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000fac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fae:	4b28      	ldr	r3, [pc, #160]	@ (8001050 <MX_GPIO_Init+0xdc>)
 8000fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fb6:	60fb      	str	r3, [r7, #12]
 8000fb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fba:	4b25      	ldr	r3, [pc, #148]	@ (8001050 <MX_GPIO_Init+0xdc>)
 8000fbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fbe:	4a24      	ldr	r2, [pc, #144]	@ (8001050 <MX_GPIO_Init+0xdc>)
 8000fc0:	f043 0301 	orr.w	r3, r3, #1
 8000fc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fc6:	4b22      	ldr	r3, [pc, #136]	@ (8001050 <MX_GPIO_Init+0xdc>)
 8000fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fca:	f003 0301 	and.w	r3, r3, #1
 8000fce:	60bb      	str	r3, [r7, #8]
 8000fd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fd2:	4b1f      	ldr	r3, [pc, #124]	@ (8001050 <MX_GPIO_Init+0xdc>)
 8000fd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fd6:	4a1e      	ldr	r2, [pc, #120]	@ (8001050 <MX_GPIO_Init+0xdc>)
 8000fd8:	f043 0302 	orr.w	r3, r3, #2
 8000fdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fde:	4b1c      	ldr	r3, [pc, #112]	@ (8001050 <MX_GPIO_Init+0xdc>)
 8000fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fe2:	f003 0302 	and.w	r3, r3, #2
 8000fe6:	607b      	str	r3, [r7, #4]
 8000fe8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fea:	4b19      	ldr	r3, [pc, #100]	@ (8001050 <MX_GPIO_Init+0xdc>)
 8000fec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fee:	4a18      	ldr	r2, [pc, #96]	@ (8001050 <MX_GPIO_Init+0xdc>)
 8000ff0:	f043 0301 	orr.w	r3, r3, #1
 8000ff4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ff6:	4b16      	ldr	r3, [pc, #88]	@ (8001050 <MX_GPIO_Init+0xdc>)
 8000ff8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ffa:	f003 0301 	and.w	r3, r3, #1
 8000ffe:	603b      	str	r3, [r7, #0]
 8001000:	683b      	ldr	r3, [r7, #0]

  /* Bouton B1 (généré par Cube) */
  GPIO_InitStruct.Pin  = B1_Pin;
 8001002:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001006:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001008:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800100c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100e:	2300      	movs	r3, #0
 8001010:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001012:	f107 0314 	add.w	r3, r7, #20
 8001016:	4619      	mov	r1, r3
 8001018:	480e      	ldr	r0, [pc, #56]	@ (8001054 <MX_GPIO_Init+0xe0>)
 800101a:	f000 ff29 	bl	8001e70 <HAL_GPIO_Init>

  /* PB0 EXTI falling (copie NSS/CS de l’ESP32) */
  GPIO_InitStruct.Pin  = GPIO_PIN_0;
 800101e:	2301      	movs	r3, #1
 8001020:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001022:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001026:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001028:	2301      	movs	r3, #1
 800102a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800102c:	f107 0314 	add.w	r3, r7, #20
 8001030:	4619      	mov	r1, r3
 8001032:	4809      	ldr	r0, [pc, #36]	@ (8001058 <MX_GPIO_Init+0xe4>)
 8001034:	f000 ff1c 	bl	8001e70 <HAL_GPIO_Init>

  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001038:	2200      	movs	r2, #0
 800103a:	2105      	movs	r1, #5
 800103c:	2006      	movs	r0, #6
 800103e:	f000 fcaa 	bl	8001996 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001042:	2006      	movs	r0, #6
 8001044:	f000 fcc3 	bl	80019ce <HAL_NVIC_EnableIRQ>
}
 8001048:	bf00      	nop
 800104a:	3728      	adds	r7, #40	@ 0x28
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	40021000 	.word	0x40021000
 8001054:	48000800 	.word	0x48000800
 8001058:	48000400 	.word	0x48000400

0800105c <MX_TIM2_Init>:

/* === TIM2_CH3 (PB10) & TIM3_CH1 (PB4) en 50 Hz ============================ */
static void MX_TIM2_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b088      	sub	sp, #32
 8001060:	af00      	add	r7, sp, #0
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001062:	4b26      	ldr	r3, [pc, #152]	@ (80010fc <MX_TIM2_Init+0xa0>)
 8001064:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001066:	4a25      	ldr	r2, [pc, #148]	@ (80010fc <MX_TIM2_Init+0xa0>)
 8001068:	f043 0301 	orr.w	r3, r3, #1
 800106c:	6593      	str	r3, [r2, #88]	@ 0x58
 800106e:	4b23      	ldr	r3, [pc, #140]	@ (80010fc <MX_TIM2_Init+0xa0>)
 8001070:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001072:	f003 0301 	and.w	r3, r3, #1
 8001076:	603b      	str	r3, [r7, #0]
 8001078:	683b      	ldr	r3, [r7, #0]

  htim2.Instance = TIM2;
 800107a:	4b21      	ldr	r3, [pc, #132]	@ (8001100 <MX_TIM2_Init+0xa4>)
 800107c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001080:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler         = 80 - 1;     /* 1 MHz */
 8001082:	4b1f      	ldr	r3, [pc, #124]	@ (8001100 <MX_TIM2_Init+0xa4>)
 8001084:	224f      	movs	r2, #79	@ 0x4f
 8001086:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode       = TIM_COUNTERMODE_UP;
 8001088:	4b1d      	ldr	r3, [pc, #116]	@ (8001100 <MX_TIM2_Init+0xa4>)
 800108a:	2200      	movs	r2, #0
 800108c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period            = 20000 - 1;  /* 20 ms (50 Hz) */
 800108e:	4b1c      	ldr	r3, [pc, #112]	@ (8001100 <MX_TIM2_Init+0xa4>)
 8001090:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001094:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision     = TIM_CLOCKDIVISION_DIV1;
 8001096:	4b1a      	ldr	r3, [pc, #104]	@ (8001100 <MX_TIM2_Init+0xa4>)
 8001098:	2200      	movs	r2, #0
 800109a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800109c:	4b18      	ldr	r3, [pc, #96]	@ (8001100 <MX_TIM2_Init+0xa4>)
 800109e:	2200      	movs	r2, #0
 80010a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) Error_Handler();
 80010a2:	4817      	ldr	r0, [pc, #92]	@ (8001100 <MX_TIM2_Init+0xa4>)
 80010a4:	f003 fbf2 	bl	800488c <HAL_TIM_PWM_Init>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <MX_TIM2_Init+0x56>
 80010ae:	f000 f8e9 	bl	8001284 <Error_Handler>

  TIM_OC_InitTypeDef s = {0};
 80010b2:	1d3b      	adds	r3, r7, #4
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	605a      	str	r2, [r3, #4]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	60da      	str	r2, [r3, #12]
 80010be:	611a      	str	r2, [r3, #16]
 80010c0:	615a      	str	r2, [r3, #20]
 80010c2:	619a      	str	r2, [r3, #24]
  s.OCMode     = TIM_OCMODE_PWM1;
 80010c4:	2360      	movs	r3, #96	@ 0x60
 80010c6:	607b      	str	r3, [r7, #4]
  s.Pulse      = 1400;                       /* neutre */
 80010c8:	f44f 63af 	mov.w	r3, #1400	@ 0x578
 80010cc:	60bb      	str	r3, [r7, #8]
  s.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010ce:	2300      	movs	r3, #0
 80010d0:	60fb      	str	r3, [r7, #12]
  s.OCFastMode = TIM_OCFAST_DISABLE;
 80010d2:	2300      	movs	r3, #0
 80010d4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &s, TIM_CHANNEL_3) != HAL_OK) Error_Handler();
 80010d6:	1d3b      	adds	r3, r7, #4
 80010d8:	2208      	movs	r2, #8
 80010da:	4619      	mov	r1, r3
 80010dc:	4808      	ldr	r0, [pc, #32]	@ (8001100 <MX_TIM2_Init+0xa4>)
 80010de:	f003 fd33 	bl	8004b48 <HAL_TIM_PWM_ConfigChannel>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <MX_TIM2_Init+0x90>
 80010e8:	f000 f8cc 	bl	8001284 <Error_Handler>

  HAL_TIM_MspPostInit(&htim2);               /* configure PB10 AF1 */
 80010ec:	4804      	ldr	r0, [pc, #16]	@ (8001100 <MX_TIM2_Init+0xa4>)
 80010ee:	f000 f999 	bl	8001424 <HAL_TIM_MspPostInit>
}
 80010f2:	bf00      	nop
 80010f4:	3720      	adds	r7, #32
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	40021000 	.word	0x40021000
 8001100:	20000394 	.word	0x20000394

08001104 <MX_TIM3_Init>:

static void MX_TIM3_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b088      	sub	sp, #32
 8001108:	af00      	add	r7, sp, #0
  __HAL_RCC_TIM3_CLK_ENABLE();
 800110a:	4b25      	ldr	r3, [pc, #148]	@ (80011a0 <MX_TIM3_Init+0x9c>)
 800110c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800110e:	4a24      	ldr	r2, [pc, #144]	@ (80011a0 <MX_TIM3_Init+0x9c>)
 8001110:	f043 0302 	orr.w	r3, r3, #2
 8001114:	6593      	str	r3, [r2, #88]	@ 0x58
 8001116:	4b22      	ldr	r3, [pc, #136]	@ (80011a0 <MX_TIM3_Init+0x9c>)
 8001118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800111a:	f003 0302 	and.w	r3, r3, #2
 800111e:	603b      	str	r3, [r7, #0]
 8001120:	683b      	ldr	r3, [r7, #0]

  htim3.Instance = TIM3;
 8001122:	4b20      	ldr	r3, [pc, #128]	@ (80011a4 <MX_TIM3_Init+0xa0>)
 8001124:	4a20      	ldr	r2, [pc, #128]	@ (80011a8 <MX_TIM3_Init+0xa4>)
 8001126:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler         = 80 - 1;     /* 1 MHz */
 8001128:	4b1e      	ldr	r3, [pc, #120]	@ (80011a4 <MX_TIM3_Init+0xa0>)
 800112a:	224f      	movs	r2, #79	@ 0x4f
 800112c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode       = TIM_COUNTERMODE_UP;
 800112e:	4b1d      	ldr	r3, [pc, #116]	@ (80011a4 <MX_TIM3_Init+0xa0>)
 8001130:	2200      	movs	r2, #0
 8001132:	609a      	str	r2, [r3, #8]
  htim3.Init.Period            = 20000 - 1;  /* 20 ms (50 Hz) */
 8001134:	4b1b      	ldr	r3, [pc, #108]	@ (80011a4 <MX_TIM3_Init+0xa0>)
 8001136:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800113a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision     = TIM_CLOCKDIVISION_DIV1;
 800113c:	4b19      	ldr	r3, [pc, #100]	@ (80011a4 <MX_TIM3_Init+0xa0>)
 800113e:	2200      	movs	r2, #0
 8001140:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001142:	4b18      	ldr	r3, [pc, #96]	@ (80011a4 <MX_TIM3_Init+0xa0>)
 8001144:	2200      	movs	r2, #0
 8001146:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) Error_Handler();
 8001148:	4816      	ldr	r0, [pc, #88]	@ (80011a4 <MX_TIM3_Init+0xa0>)
 800114a:	f003 fb9f 	bl	800488c <HAL_TIM_PWM_Init>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_TIM3_Init+0x54>
 8001154:	f000 f896 	bl	8001284 <Error_Handler>

  TIM_OC_InitTypeDef s = {0};
 8001158:	1d3b      	adds	r3, r7, #4
 800115a:	2200      	movs	r2, #0
 800115c:	601a      	str	r2, [r3, #0]
 800115e:	605a      	str	r2, [r3, #4]
 8001160:	609a      	str	r2, [r3, #8]
 8001162:	60da      	str	r2, [r3, #12]
 8001164:	611a      	str	r2, [r3, #16]
 8001166:	615a      	str	r2, [r3, #20]
 8001168:	619a      	str	r2, [r3, #24]
  s.OCMode     = TIM_OCMODE_PWM1;
 800116a:	2360      	movs	r3, #96	@ 0x60
 800116c:	607b      	str	r3, [r7, #4]
  s.Pulse      = 1400;                       /* neutre */
 800116e:	f44f 63af 	mov.w	r3, #1400	@ 0x578
 8001172:	60bb      	str	r3, [r7, #8]
  s.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001174:	2300      	movs	r3, #0
 8001176:	60fb      	str	r3, [r7, #12]
  s.OCFastMode = TIM_OCFAST_DISABLE;
 8001178:	2300      	movs	r3, #0
 800117a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &s, TIM_CHANNEL_1) != HAL_OK) Error_Handler();
 800117c:	1d3b      	adds	r3, r7, #4
 800117e:	2200      	movs	r2, #0
 8001180:	4619      	mov	r1, r3
 8001182:	4808      	ldr	r0, [pc, #32]	@ (80011a4 <MX_TIM3_Init+0xa0>)
 8001184:	f003 fce0 	bl	8004b48 <HAL_TIM_PWM_ConfigChannel>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <MX_TIM3_Init+0x8e>
 800118e:	f000 f879 	bl	8001284 <Error_Handler>

  HAL_TIM_MspPostInit(&htim3);               /* configure PB4 AF2 */
 8001192:	4804      	ldr	r0, [pc, #16]	@ (80011a4 <MX_TIM3_Init+0xa0>)
 8001194:	f000 f946 	bl	8001424 <HAL_TIM_MspPostInit>
}
 8001198:	bf00      	nop
 800119a:	3720      	adds	r7, #32
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	40021000 	.word	0x40021000
 80011a4:	200003e0 	.word	0x200003e0
 80011a8:	40000400 	.word	0x40000400

080011ac <HAL_GPIO_EXTI_Callback>:

/* === ISRs / Callbacks ====================================================== */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	4603      	mov	r3, r0
 80011b4:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == NSS_MON_PIN) {
 80011b6:	88fb      	ldrh	r3, [r7, #6]
 80011b8:	2b01      	cmp	r3, #1
 80011ba:	d10a      	bne.n	80011d2 <HAL_GPIO_EXTI_Callback+0x26>
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_READY) {
 80011bc:	4807      	ldr	r0, [pc, #28]	@ (80011dc <HAL_GPIO_EXTI_Callback+0x30>)
 80011be:	f002 ffc1 	bl	8004144 <HAL_SPI_GetState>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b01      	cmp	r3, #1
 80011c6:	d104      	bne.n	80011d2 <HAL_GPIO_EXTI_Callback+0x26>
      (void)HAL_SPI_Receive_DMA(&hspi1, spi_rx_buf, FRAME_LEN);
 80011c8:	2240      	movs	r2, #64	@ 0x40
 80011ca:	4905      	ldr	r1, [pc, #20]	@ (80011e0 <HAL_GPIO_EXTI_Callback+0x34>)
 80011cc:	4803      	ldr	r0, [pc, #12]	@ (80011dc <HAL_GPIO_EXTI_Callback+0x30>)
 80011ce:	f002 fbd5 	bl	800397c <HAL_SPI_Receive_DMA>
    }
  }
}
 80011d2:	bf00      	nop
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	200002e8 	.word	0x200002e8
 80011e0:	200004b4 	.word	0x200004b4

080011e4 <HAL_SPI_RxCpltCallback>:

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80011e4:	b5b0      	push	{r4, r5, r7, lr}
 80011e6:	b094      	sub	sp, #80	@ 0x50
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  if (hspi->Instance == SPI1) {
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a17      	ldr	r2, [pc, #92]	@ (8001250 <HAL_SPI_RxCpltCallback+0x6c>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d127      	bne.n	8001246 <HAL_SPI_RxCpltCallback+0x62>
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80011f6:	2300      	movs	r3, #0
 80011f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    SpiFrame_t frame;
    memcpy(frame.bytes, spi_rx_buf, FRAME_LEN);
 80011fa:	4b16      	ldr	r3, [pc, #88]	@ (8001254 <HAL_SPI_RxCpltCallback+0x70>)
 80011fc:	f107 040c 	add.w	r4, r7, #12
 8001200:	461d      	mov	r5, r3
 8001202:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001204:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001206:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001208:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800120a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800120c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800120e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001212:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    if (spiRxQueue) {
 8001216:	4b10      	ldr	r3, [pc, #64]	@ (8001258 <HAL_SPI_RxCpltCallback+0x74>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d008      	beq.n	8001230 <HAL_SPI_RxCpltCallback+0x4c>
      xQueueSendFromISR(spiRxQueue, &frame, &xHigherPriorityTaskWoken);
 800121e:	4b0e      	ldr	r3, [pc, #56]	@ (8001258 <HAL_SPI_RxCpltCallback+0x74>)
 8001220:	6818      	ldr	r0, [r3, #0]
 8001222:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8001226:	f107 010c 	add.w	r1, r7, #12
 800122a:	2300      	movs	r3, #0
 800122c:	f005 f9d0 	bl	80065d0 <xQueueGenericSendFromISR>
    }
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001230:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001232:	2b00      	cmp	r3, #0
 8001234:	d007      	beq.n	8001246 <HAL_SPI_RxCpltCallback+0x62>
 8001236:	4b09      	ldr	r3, [pc, #36]	@ (800125c <HAL_SPI_RxCpltCallback+0x78>)
 8001238:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800123c:	601a      	str	r2, [r3, #0]
 800123e:	f3bf 8f4f 	dsb	sy
 8001242:	f3bf 8f6f 	isb	sy
  }
}
 8001246:	bf00      	nop
 8001248:	3750      	adds	r7, #80	@ 0x50
 800124a:	46bd      	mov	sp, r7
 800124c:	bdb0      	pop	{r4, r5, r7, pc}
 800124e:	bf00      	nop
 8001250:	40013000 	.word	0x40013000
 8001254:	200004b4 	.word	0x200004b4
 8001258:	2000007c 	.word	0x2000007c
 800125c:	e000ed04 	.word	0xe000ed04

08001260 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  if (hspi->Instance == SPI1) {
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a04      	ldr	r2, [pc, #16]	@ (8001280 <HAL_SPI_ErrorCallback+0x20>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d102      	bne.n	8001278 <HAL_SPI_ErrorCallback+0x18>
    (void)HAL_SPI_Abort(hspi);
 8001272:	6878      	ldr	r0, [r7, #4]
 8001274:	f002 fe28 	bl	8003ec8 <HAL_SPI_Abort>
  }
}
 8001278:	bf00      	nop
 800127a:	3708      	adds	r7, #8
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40013000 	.word	0x40013000

08001284 <Error_Handler>:

void Error_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001288:	b672      	cpsid	i
}
 800128a:	bf00      	nop
  __disable_irq();
  while (1) { }
 800128c:	bf00      	nop
 800128e:	e7fd      	b.n	800128c <Error_Handler+0x8>

08001290 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001296:	4b11      	ldr	r3, [pc, #68]	@ (80012dc <HAL_MspInit+0x4c>)
 8001298:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800129a:	4a10      	ldr	r2, [pc, #64]	@ (80012dc <HAL_MspInit+0x4c>)
 800129c:	f043 0301 	orr.w	r3, r3, #1
 80012a0:	6613      	str	r3, [r2, #96]	@ 0x60
 80012a2:	4b0e      	ldr	r3, [pc, #56]	@ (80012dc <HAL_MspInit+0x4c>)
 80012a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012a6:	f003 0301 	and.w	r3, r3, #1
 80012aa:	607b      	str	r3, [r7, #4]
 80012ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ae:	4b0b      	ldr	r3, [pc, #44]	@ (80012dc <HAL_MspInit+0x4c>)
 80012b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012b2:	4a0a      	ldr	r2, [pc, #40]	@ (80012dc <HAL_MspInit+0x4c>)
 80012b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80012ba:	4b08      	ldr	r3, [pc, #32]	@ (80012dc <HAL_MspInit+0x4c>)
 80012bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012c2:	603b      	str	r3, [r7, #0]
 80012c4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80012c6:	2200      	movs	r2, #0
 80012c8:	210f      	movs	r1, #15
 80012ca:	f06f 0001 	mvn.w	r0, #1
 80012ce:	f000 fb62 	bl	8001996 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012d2:	bf00      	nop
 80012d4:	3708      	adds	r7, #8
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	40021000 	.word	0x40021000

080012e0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b08a      	sub	sp, #40	@ 0x28
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e8:	f107 0314 	add.w	r3, r7, #20
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	605a      	str	r2, [r3, #4]
 80012f2:	609a      	str	r2, [r3, #8]
 80012f4:	60da      	str	r2, [r3, #12]
 80012f6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a2c      	ldr	r2, [pc, #176]	@ (80013b0 <HAL_SPI_MspInit+0xd0>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d151      	bne.n	80013a6 <HAL_SPI_MspInit+0xc6>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001302:	4b2c      	ldr	r3, [pc, #176]	@ (80013b4 <HAL_SPI_MspInit+0xd4>)
 8001304:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001306:	4a2b      	ldr	r2, [pc, #172]	@ (80013b4 <HAL_SPI_MspInit+0xd4>)
 8001308:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800130c:	6613      	str	r3, [r2, #96]	@ 0x60
 800130e:	4b29      	ldr	r3, [pc, #164]	@ (80013b4 <HAL_SPI_MspInit+0xd4>)
 8001310:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001312:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001316:	613b      	str	r3, [r7, #16]
 8001318:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800131a:	4b26      	ldr	r3, [pc, #152]	@ (80013b4 <HAL_SPI_MspInit+0xd4>)
 800131c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800131e:	4a25      	ldr	r2, [pc, #148]	@ (80013b4 <HAL_SPI_MspInit+0xd4>)
 8001320:	f043 0301 	orr.w	r3, r3, #1
 8001324:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001326:	4b23      	ldr	r3, [pc, #140]	@ (80013b4 <HAL_SPI_MspInit+0xd4>)
 8001328:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800132a:	f003 0301 	and.w	r3, r3, #1
 800132e:	60fb      	str	r3, [r7, #12]
 8001330:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001332:	23f0      	movs	r3, #240	@ 0xf0
 8001334:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001336:	2302      	movs	r3, #2
 8001338:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133a:	2300      	movs	r3, #0
 800133c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800133e:	2303      	movs	r3, #3
 8001340:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001342:	2305      	movs	r3, #5
 8001344:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001346:	f107 0314 	add.w	r3, r7, #20
 800134a:	4619      	mov	r1, r3
 800134c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001350:	f000 fd8e 	bl	8001e70 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8001354:	4b18      	ldr	r3, [pc, #96]	@ (80013b8 <HAL_SPI_MspInit+0xd8>)
 8001356:	4a19      	ldr	r2, [pc, #100]	@ (80013bc <HAL_SPI_MspInit+0xdc>)
 8001358:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 800135a:	4b17      	ldr	r3, [pc, #92]	@ (80013b8 <HAL_SPI_MspInit+0xd8>)
 800135c:	2201      	movs	r2, #1
 800135e:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001360:	4b15      	ldr	r3, [pc, #84]	@ (80013b8 <HAL_SPI_MspInit+0xd8>)
 8001362:	2200      	movs	r2, #0
 8001364:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001366:	4b14      	ldr	r3, [pc, #80]	@ (80013b8 <HAL_SPI_MspInit+0xd8>)
 8001368:	2200      	movs	r2, #0
 800136a:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800136c:	4b12      	ldr	r3, [pc, #72]	@ (80013b8 <HAL_SPI_MspInit+0xd8>)
 800136e:	2280      	movs	r2, #128	@ 0x80
 8001370:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001372:	4b11      	ldr	r3, [pc, #68]	@ (80013b8 <HAL_SPI_MspInit+0xd8>)
 8001374:	2200      	movs	r2, #0
 8001376:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001378:	4b0f      	ldr	r3, [pc, #60]	@ (80013b8 <HAL_SPI_MspInit+0xd8>)
 800137a:	2200      	movs	r2, #0
 800137c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800137e:	4b0e      	ldr	r3, [pc, #56]	@ (80013b8 <HAL_SPI_MspInit+0xd8>)
 8001380:	2200      	movs	r2, #0
 8001382:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001384:	4b0c      	ldr	r3, [pc, #48]	@ (80013b8 <HAL_SPI_MspInit+0xd8>)
 8001386:	2200      	movs	r2, #0
 8001388:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800138a:	480b      	ldr	r0, [pc, #44]	@ (80013b8 <HAL_SPI_MspInit+0xd8>)
 800138c:	f000 fb3a 	bl	8001a04 <HAL_DMA_Init>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 8001396:	f7ff ff75 	bl	8001284 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4a06      	ldr	r2, [pc, #24]	@ (80013b8 <HAL_SPI_MspInit+0xd8>)
 800139e:	659a      	str	r2, [r3, #88]	@ 0x58
 80013a0:	4a05      	ldr	r2, [pc, #20]	@ (80013b8 <HAL_SPI_MspInit+0xd8>)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80013a6:	bf00      	nop
 80013a8:	3728      	adds	r7, #40	@ 0x28
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40013000 	.word	0x40013000
 80013b4:	40021000 	.word	0x40021000
 80013b8:	2000034c 	.word	0x2000034c
 80013bc:	4002001c 	.word	0x4002001c

080013c0 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b085      	sub	sp, #20
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80013d0:	d10c      	bne.n	80013ec <HAL_TIM_PWM_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013d2:	4b12      	ldr	r3, [pc, #72]	@ (800141c <HAL_TIM_PWM_MspInit+0x5c>)
 80013d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013d6:	4a11      	ldr	r2, [pc, #68]	@ (800141c <HAL_TIM_PWM_MspInit+0x5c>)
 80013d8:	f043 0301 	orr.w	r3, r3, #1
 80013dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80013de:	4b0f      	ldr	r3, [pc, #60]	@ (800141c <HAL_TIM_PWM_MspInit+0x5c>)
 80013e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013e2:	f003 0301 	and.w	r3, r3, #1
 80013e6:	60fb      	str	r3, [r7, #12]
 80013e8:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 80013ea:	e010      	b.n	800140e <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a0b      	ldr	r2, [pc, #44]	@ (8001420 <HAL_TIM_PWM_MspInit+0x60>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d10b      	bne.n	800140e <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80013f6:	4b09      	ldr	r3, [pc, #36]	@ (800141c <HAL_TIM_PWM_MspInit+0x5c>)
 80013f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013fa:	4a08      	ldr	r2, [pc, #32]	@ (800141c <HAL_TIM_PWM_MspInit+0x5c>)
 80013fc:	f043 0302 	orr.w	r3, r3, #2
 8001400:	6593      	str	r3, [r2, #88]	@ 0x58
 8001402:	4b06      	ldr	r3, [pc, #24]	@ (800141c <HAL_TIM_PWM_MspInit+0x5c>)
 8001404:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001406:	f003 0302 	and.w	r3, r3, #2
 800140a:	60bb      	str	r3, [r7, #8]
 800140c:	68bb      	ldr	r3, [r7, #8]
}
 800140e:	bf00      	nop
 8001410:	3714      	adds	r7, #20
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	40021000 	.word	0x40021000
 8001420:	40000400 	.word	0x40000400

08001424 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b08a      	sub	sp, #40	@ 0x28
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800142c:	f107 0314 	add.w	r3, r7, #20
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]
 8001434:	605a      	str	r2, [r3, #4]
 8001436:	609a      	str	r2, [r3, #8]
 8001438:	60da      	str	r2, [r3, #12]
 800143a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001444:	d11d      	bne.n	8001482 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001446:	4b21      	ldr	r3, [pc, #132]	@ (80014cc <HAL_TIM_MspPostInit+0xa8>)
 8001448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800144a:	4a20      	ldr	r2, [pc, #128]	@ (80014cc <HAL_TIM_MspPostInit+0xa8>)
 800144c:	f043 0302 	orr.w	r3, r3, #2
 8001450:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001452:	4b1e      	ldr	r3, [pc, #120]	@ (80014cc <HAL_TIM_MspPostInit+0xa8>)
 8001454:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001456:	f003 0302 	and.w	r3, r3, #2
 800145a:	613b      	str	r3, [r7, #16]
 800145c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800145e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001462:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001464:	2302      	movs	r3, #2
 8001466:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001468:	2300      	movs	r3, #0
 800146a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800146c:	2300      	movs	r3, #0
 800146e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001470:	2301      	movs	r3, #1
 8001472:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001474:	f107 0314 	add.w	r3, r7, #20
 8001478:	4619      	mov	r1, r3
 800147a:	4815      	ldr	r0, [pc, #84]	@ (80014d0 <HAL_TIM_MspPostInit+0xac>)
 800147c:	f000 fcf8 	bl	8001e70 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001480:	e020      	b.n	80014c4 <HAL_TIM_MspPostInit+0xa0>
  else if(htim->Instance==TIM3)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4a13      	ldr	r2, [pc, #76]	@ (80014d4 <HAL_TIM_MspPostInit+0xb0>)
 8001488:	4293      	cmp	r3, r2
 800148a:	d11b      	bne.n	80014c4 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800148c:	4b0f      	ldr	r3, [pc, #60]	@ (80014cc <HAL_TIM_MspPostInit+0xa8>)
 800148e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001490:	4a0e      	ldr	r2, [pc, #56]	@ (80014cc <HAL_TIM_MspPostInit+0xa8>)
 8001492:	f043 0302 	orr.w	r3, r3, #2
 8001496:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001498:	4b0c      	ldr	r3, [pc, #48]	@ (80014cc <HAL_TIM_MspPostInit+0xa8>)
 800149a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800149c:	f003 0302 	and.w	r3, r3, #2
 80014a0:	60fb      	str	r3, [r7, #12]
 80014a2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80014a4:	2310      	movs	r3, #16
 80014a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a8:	2302      	movs	r3, #2
 80014aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ac:	2300      	movs	r3, #0
 80014ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b0:	2300      	movs	r3, #0
 80014b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80014b4:	2302      	movs	r3, #2
 80014b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014b8:	f107 0314 	add.w	r3, r7, #20
 80014bc:	4619      	mov	r1, r3
 80014be:	4804      	ldr	r0, [pc, #16]	@ (80014d0 <HAL_TIM_MspPostInit+0xac>)
 80014c0:	f000 fcd6 	bl	8001e70 <HAL_GPIO_Init>
}
 80014c4:	bf00      	nop
 80014c6:	3728      	adds	r7, #40	@ 0x28
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	40021000 	.word	0x40021000
 80014d0:	48000400 	.word	0x48000400
 80014d4:	40000400 	.word	0x40000400

080014d8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b0ac      	sub	sp, #176	@ 0xb0
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	605a      	str	r2, [r3, #4]
 80014ea:	609a      	str	r2, [r3, #8]
 80014ec:	60da      	str	r2, [r3, #12]
 80014ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014f0:	f107 0314 	add.w	r3, r7, #20
 80014f4:	2288      	movs	r2, #136	@ 0x88
 80014f6:	2100      	movs	r1, #0
 80014f8:	4618      	mov	r0, r3
 80014fa:	f006 fecb 	bl	8008294 <memset>
  if(huart->Instance==USART2)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a21      	ldr	r2, [pc, #132]	@ (8001588 <HAL_UART_MspInit+0xb0>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d13b      	bne.n	8001580 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001508:	2302      	movs	r3, #2
 800150a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800150c:	2300      	movs	r3, #0
 800150e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001510:	f107 0314 	add.w	r3, r7, #20
 8001514:	4618      	mov	r0, r3
 8001516:	f001 fcd1 	bl	8002ebc <HAL_RCCEx_PeriphCLKConfig>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001520:	f7ff feb0 	bl	8001284 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001524:	4b19      	ldr	r3, [pc, #100]	@ (800158c <HAL_UART_MspInit+0xb4>)
 8001526:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001528:	4a18      	ldr	r2, [pc, #96]	@ (800158c <HAL_UART_MspInit+0xb4>)
 800152a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800152e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001530:	4b16      	ldr	r3, [pc, #88]	@ (800158c <HAL_UART_MspInit+0xb4>)
 8001532:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001534:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001538:	613b      	str	r3, [r7, #16]
 800153a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800153c:	4b13      	ldr	r3, [pc, #76]	@ (800158c <HAL_UART_MspInit+0xb4>)
 800153e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001540:	4a12      	ldr	r2, [pc, #72]	@ (800158c <HAL_UART_MspInit+0xb4>)
 8001542:	f043 0301 	orr.w	r3, r3, #1
 8001546:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001548:	4b10      	ldr	r3, [pc, #64]	@ (800158c <HAL_UART_MspInit+0xb4>)
 800154a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800154c:	f003 0301 	and.w	r3, r3, #1
 8001550:	60fb      	str	r3, [r7, #12]
 8001552:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001554:	230c      	movs	r3, #12
 8001556:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800155a:	2302      	movs	r3, #2
 800155c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001560:	2300      	movs	r3, #0
 8001562:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001566:	2303      	movs	r3, #3
 8001568:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800156c:	2307      	movs	r3, #7
 800156e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001572:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001576:	4619      	mov	r1, r3
 8001578:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800157c:	f000 fc78 	bl	8001e70 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001580:	bf00      	nop
 8001582:	37b0      	adds	r7, #176	@ 0xb0
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	40004400 	.word	0x40004400
 800158c:	40021000 	.word	0x40021000

08001590 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001594:	bf00      	nop
 8001596:	e7fd      	b.n	8001594 <NMI_Handler+0x4>

08001598 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800159c:	bf00      	nop
 800159e:	e7fd      	b.n	800159c <HardFault_Handler+0x4>

080015a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015a4:	bf00      	nop
 80015a6:	e7fd      	b.n	80015a4 <MemManage_Handler+0x4>

080015a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015ac:	bf00      	nop
 80015ae:	e7fd      	b.n	80015ac <BusFault_Handler+0x4>

080015b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015b4:	bf00      	nop
 80015b6:	e7fd      	b.n	80015b4 <UsageFault_Handler+0x4>

080015b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015bc:	bf00      	nop
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr

080015c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015c6:	b580      	push	{r7, lr}
 80015c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015ca:	f000 f8e9 	bl	80017a0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80015ce:	f006 f8c5 	bl	800775c <xTaskGetSchedulerState>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b01      	cmp	r3, #1
 80015d6:	d001      	beq.n	80015dc <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80015d8:	f006 fb8e 	bl	8007cf8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015dc:	bf00      	nop
 80015de:	bd80      	pop	{r7, pc}

080015e0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80015e4:	4802      	ldr	r0, [pc, #8]	@ (80015f0 <DMA1_Channel2_IRQHandler+0x10>)
 80015e6:	f000 fb63 	bl	8001cb0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80015ea:	bf00      	nop
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	2000034c 	.word	0x2000034c

080015f4 <EXTI0_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI0_IRQHandler(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);   // PB0
 80015f8:	2001      	movs	r0, #1
 80015fa:	f000 fde3 	bl	80021c4 <HAL_GPIO_EXTI_IRQHandler>
}
 80015fe:	bf00      	nop
 8001600:	bd80      	pop	{r7, pc}
	...

08001604 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b086      	sub	sp, #24
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800160c:	4a14      	ldr	r2, [pc, #80]	@ (8001660 <_sbrk+0x5c>)
 800160e:	4b15      	ldr	r3, [pc, #84]	@ (8001664 <_sbrk+0x60>)
 8001610:	1ad3      	subs	r3, r2, r3
 8001612:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001618:	4b13      	ldr	r3, [pc, #76]	@ (8001668 <_sbrk+0x64>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d102      	bne.n	8001626 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001620:	4b11      	ldr	r3, [pc, #68]	@ (8001668 <_sbrk+0x64>)
 8001622:	4a12      	ldr	r2, [pc, #72]	@ (800166c <_sbrk+0x68>)
 8001624:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001626:	4b10      	ldr	r3, [pc, #64]	@ (8001668 <_sbrk+0x64>)
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	4413      	add	r3, r2
 800162e:	693a      	ldr	r2, [r7, #16]
 8001630:	429a      	cmp	r2, r3
 8001632:	d207      	bcs.n	8001644 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001634:	f006 fe36 	bl	80082a4 <__errno>
 8001638:	4603      	mov	r3, r0
 800163a:	220c      	movs	r2, #12
 800163c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800163e:	f04f 33ff 	mov.w	r3, #4294967295
 8001642:	e009      	b.n	8001658 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001644:	4b08      	ldr	r3, [pc, #32]	@ (8001668 <_sbrk+0x64>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800164a:	4b07      	ldr	r3, [pc, #28]	@ (8001668 <_sbrk+0x64>)
 800164c:	681a      	ldr	r2, [r3, #0]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	4413      	add	r3, r2
 8001652:	4a05      	ldr	r2, [pc, #20]	@ (8001668 <_sbrk+0x64>)
 8001654:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001656:	68fb      	ldr	r3, [r7, #12]
}
 8001658:	4618      	mov	r0, r3
 800165a:	3718      	adds	r7, #24
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	20018000 	.word	0x20018000
 8001664:	00000400 	.word	0x00000400
 8001668:	200004f4 	.word	0x200004f4
 800166c:	20005798 	.word	0x20005798

08001670 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001674:	4b06      	ldr	r3, [pc, #24]	@ (8001690 <SystemInit+0x20>)
 8001676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800167a:	4a05      	ldr	r2, [pc, #20]	@ (8001690 <SystemInit+0x20>)
 800167c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001680:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001684:	bf00      	nop
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	e000ed00 	.word	0xe000ed00

08001694 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001694:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016cc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001698:	f7ff ffea 	bl	8001670 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800169c:	480c      	ldr	r0, [pc, #48]	@ (80016d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800169e:	490d      	ldr	r1, [pc, #52]	@ (80016d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80016a0:	4a0d      	ldr	r2, [pc, #52]	@ (80016d8 <LoopForever+0xe>)
  movs r3, #0
 80016a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016a4:	e002      	b.n	80016ac <LoopCopyDataInit>

080016a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016aa:	3304      	adds	r3, #4

080016ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016b0:	d3f9      	bcc.n	80016a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016b2:	4a0a      	ldr	r2, [pc, #40]	@ (80016dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80016b4:	4c0a      	ldr	r4, [pc, #40]	@ (80016e0 <LoopForever+0x16>)
  movs r3, #0
 80016b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016b8:	e001      	b.n	80016be <LoopFillZerobss>

080016ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016bc:	3204      	adds	r2, #4

080016be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016c0:	d3fb      	bcc.n	80016ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016c2:	f006 fdf5 	bl	80082b0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80016c6:	f7ff fb65 	bl	8000d94 <main>

080016ca <LoopForever>:

LoopForever:
    b LoopForever
 80016ca:	e7fe      	b.n	80016ca <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80016cc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80016d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016d4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80016d8:	08008eec 	.word	0x08008eec
  ldr r2, =_sbss
 80016dc:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80016e0:	20005798 	.word	0x20005798

080016e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80016e4:	e7fe      	b.n	80016e4 <ADC1_2_IRQHandler>
	...

080016e8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80016ee:	2300      	movs	r3, #0
 80016f0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001724 <HAL_Init+0x3c>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a0b      	ldr	r2, [pc, #44]	@ (8001724 <HAL_Init+0x3c>)
 80016f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016fc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016fe:	2003      	movs	r0, #3
 8001700:	f000 f93e 	bl	8001980 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001704:	200f      	movs	r0, #15
 8001706:	f000 f80f 	bl	8001728 <HAL_InitTick>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d002      	beq.n	8001716 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001710:	2301      	movs	r3, #1
 8001712:	71fb      	strb	r3, [r7, #7]
 8001714:	e001      	b.n	800171a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001716:	f7ff fdbb 	bl	8001290 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800171a:	79fb      	ldrb	r3, [r7, #7]
}
 800171c:	4618      	mov	r0, r3
 800171e:	3708      	adds	r7, #8
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	40022000 	.word	0x40022000

08001728 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001730:	2300      	movs	r3, #0
 8001732:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001734:	4b17      	ldr	r3, [pc, #92]	@ (8001794 <HAL_InitTick+0x6c>)
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d023      	beq.n	8001784 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800173c:	4b16      	ldr	r3, [pc, #88]	@ (8001798 <HAL_InitTick+0x70>)
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	4b14      	ldr	r3, [pc, #80]	@ (8001794 <HAL_InitTick+0x6c>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	4619      	mov	r1, r3
 8001746:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800174a:	fbb3 f3f1 	udiv	r3, r3, r1
 800174e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001752:	4618      	mov	r0, r3
 8001754:	f000 f949 	bl	80019ea <HAL_SYSTICK_Config>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d10f      	bne.n	800177e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2b0f      	cmp	r3, #15
 8001762:	d809      	bhi.n	8001778 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001764:	2200      	movs	r2, #0
 8001766:	6879      	ldr	r1, [r7, #4]
 8001768:	f04f 30ff 	mov.w	r0, #4294967295
 800176c:	f000 f913 	bl	8001996 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001770:	4a0a      	ldr	r2, [pc, #40]	@ (800179c <HAL_InitTick+0x74>)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6013      	str	r3, [r2, #0]
 8001776:	e007      	b.n	8001788 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	73fb      	strb	r3, [r7, #15]
 800177c:	e004      	b.n	8001788 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800177e:	2301      	movs	r3, #1
 8001780:	73fb      	strb	r3, [r7, #15]
 8001782:	e001      	b.n	8001788 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001788:	7bfb      	ldrb	r3, [r7, #15]
}
 800178a:	4618      	mov	r0, r3
 800178c:	3710      	adds	r7, #16
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	20000008 	.word	0x20000008
 8001798:	20000000 	.word	0x20000000
 800179c:	20000004 	.word	0x20000004

080017a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80017a4:	4b06      	ldr	r3, [pc, #24]	@ (80017c0 <HAL_IncTick+0x20>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	461a      	mov	r2, r3
 80017aa:	4b06      	ldr	r3, [pc, #24]	@ (80017c4 <HAL_IncTick+0x24>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4413      	add	r3, r2
 80017b0:	4a04      	ldr	r2, [pc, #16]	@ (80017c4 <HAL_IncTick+0x24>)
 80017b2:	6013      	str	r3, [r2, #0]
}
 80017b4:	bf00      	nop
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	20000008 	.word	0x20000008
 80017c4:	200004f8 	.word	0x200004f8

080017c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  return uwTick;
 80017cc:	4b03      	ldr	r3, [pc, #12]	@ (80017dc <HAL_GetTick+0x14>)
 80017ce:	681b      	ldr	r3, [r3, #0]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	200004f8 	.word	0x200004f8

080017e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b085      	sub	sp, #20
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	f003 0307 	and.w	r3, r3, #7
 80017ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001824 <__NVIC_SetPriorityGrouping+0x44>)
 80017f2:	68db      	ldr	r3, [r3, #12]
 80017f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017f6:	68ba      	ldr	r2, [r7, #8]
 80017f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017fc:	4013      	ands	r3, r2
 80017fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001808:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800180c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001810:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001812:	4a04      	ldr	r2, [pc, #16]	@ (8001824 <__NVIC_SetPriorityGrouping+0x44>)
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	60d3      	str	r3, [r2, #12]
}
 8001818:	bf00      	nop
 800181a:	3714      	adds	r7, #20
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr
 8001824:	e000ed00 	.word	0xe000ed00

08001828 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800182c:	4b04      	ldr	r3, [pc, #16]	@ (8001840 <__NVIC_GetPriorityGrouping+0x18>)
 800182e:	68db      	ldr	r3, [r3, #12]
 8001830:	0a1b      	lsrs	r3, r3, #8
 8001832:	f003 0307 	and.w	r3, r3, #7
}
 8001836:	4618      	mov	r0, r3
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr
 8001840:	e000ed00 	.word	0xe000ed00

08001844 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001844:	b480      	push	{r7}
 8001846:	b083      	sub	sp, #12
 8001848:	af00      	add	r7, sp, #0
 800184a:	4603      	mov	r3, r0
 800184c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800184e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001852:	2b00      	cmp	r3, #0
 8001854:	db0b      	blt.n	800186e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001856:	79fb      	ldrb	r3, [r7, #7]
 8001858:	f003 021f 	and.w	r2, r3, #31
 800185c:	4907      	ldr	r1, [pc, #28]	@ (800187c <__NVIC_EnableIRQ+0x38>)
 800185e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001862:	095b      	lsrs	r3, r3, #5
 8001864:	2001      	movs	r0, #1
 8001866:	fa00 f202 	lsl.w	r2, r0, r2
 800186a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800186e:	bf00      	nop
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	e000e100 	.word	0xe000e100

08001880 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	4603      	mov	r3, r0
 8001888:	6039      	str	r1, [r7, #0]
 800188a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800188c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001890:	2b00      	cmp	r3, #0
 8001892:	db0a      	blt.n	80018aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	b2da      	uxtb	r2, r3
 8001898:	490c      	ldr	r1, [pc, #48]	@ (80018cc <__NVIC_SetPriority+0x4c>)
 800189a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800189e:	0112      	lsls	r2, r2, #4
 80018a0:	b2d2      	uxtb	r2, r2
 80018a2:	440b      	add	r3, r1
 80018a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018a8:	e00a      	b.n	80018c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	b2da      	uxtb	r2, r3
 80018ae:	4908      	ldr	r1, [pc, #32]	@ (80018d0 <__NVIC_SetPriority+0x50>)
 80018b0:	79fb      	ldrb	r3, [r7, #7]
 80018b2:	f003 030f 	and.w	r3, r3, #15
 80018b6:	3b04      	subs	r3, #4
 80018b8:	0112      	lsls	r2, r2, #4
 80018ba:	b2d2      	uxtb	r2, r2
 80018bc:	440b      	add	r3, r1
 80018be:	761a      	strb	r2, [r3, #24]
}
 80018c0:	bf00      	nop
 80018c2:	370c      	adds	r7, #12
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr
 80018cc:	e000e100 	.word	0xe000e100
 80018d0:	e000ed00 	.word	0xe000ed00

080018d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b089      	sub	sp, #36	@ 0x24
 80018d8:	af00      	add	r7, sp, #0
 80018da:	60f8      	str	r0, [r7, #12]
 80018dc:	60b9      	str	r1, [r7, #8]
 80018de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	f003 0307 	and.w	r3, r3, #7
 80018e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	f1c3 0307 	rsb	r3, r3, #7
 80018ee:	2b04      	cmp	r3, #4
 80018f0:	bf28      	it	cs
 80018f2:	2304      	movcs	r3, #4
 80018f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	3304      	adds	r3, #4
 80018fa:	2b06      	cmp	r3, #6
 80018fc:	d902      	bls.n	8001904 <NVIC_EncodePriority+0x30>
 80018fe:	69fb      	ldr	r3, [r7, #28]
 8001900:	3b03      	subs	r3, #3
 8001902:	e000      	b.n	8001906 <NVIC_EncodePriority+0x32>
 8001904:	2300      	movs	r3, #0
 8001906:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001908:	f04f 32ff 	mov.w	r2, #4294967295
 800190c:	69bb      	ldr	r3, [r7, #24]
 800190e:	fa02 f303 	lsl.w	r3, r2, r3
 8001912:	43da      	mvns	r2, r3
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	401a      	ands	r2, r3
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800191c:	f04f 31ff 	mov.w	r1, #4294967295
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	fa01 f303 	lsl.w	r3, r1, r3
 8001926:	43d9      	mvns	r1, r3
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800192c:	4313      	orrs	r3, r2
         );
}
 800192e:	4618      	mov	r0, r3
 8001930:	3724      	adds	r7, #36	@ 0x24
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
	...

0800193c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	3b01      	subs	r3, #1
 8001948:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800194c:	d301      	bcc.n	8001952 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800194e:	2301      	movs	r3, #1
 8001950:	e00f      	b.n	8001972 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001952:	4a0a      	ldr	r2, [pc, #40]	@ (800197c <SysTick_Config+0x40>)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	3b01      	subs	r3, #1
 8001958:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800195a:	210f      	movs	r1, #15
 800195c:	f04f 30ff 	mov.w	r0, #4294967295
 8001960:	f7ff ff8e 	bl	8001880 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001964:	4b05      	ldr	r3, [pc, #20]	@ (800197c <SysTick_Config+0x40>)
 8001966:	2200      	movs	r2, #0
 8001968:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800196a:	4b04      	ldr	r3, [pc, #16]	@ (800197c <SysTick_Config+0x40>)
 800196c:	2207      	movs	r2, #7
 800196e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001970:	2300      	movs	r3, #0
}
 8001972:	4618      	mov	r0, r3
 8001974:	3708      	adds	r7, #8
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	e000e010 	.word	0xe000e010

08001980 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f7ff ff29 	bl	80017e0 <__NVIC_SetPriorityGrouping>
}
 800198e:	bf00      	nop
 8001990:	3708      	adds	r7, #8
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}

08001996 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001996:	b580      	push	{r7, lr}
 8001998:	b086      	sub	sp, #24
 800199a:	af00      	add	r7, sp, #0
 800199c:	4603      	mov	r3, r0
 800199e:	60b9      	str	r1, [r7, #8]
 80019a0:	607a      	str	r2, [r7, #4]
 80019a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80019a4:	2300      	movs	r3, #0
 80019a6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80019a8:	f7ff ff3e 	bl	8001828 <__NVIC_GetPriorityGrouping>
 80019ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019ae:	687a      	ldr	r2, [r7, #4]
 80019b0:	68b9      	ldr	r1, [r7, #8]
 80019b2:	6978      	ldr	r0, [r7, #20]
 80019b4:	f7ff ff8e 	bl	80018d4 <NVIC_EncodePriority>
 80019b8:	4602      	mov	r2, r0
 80019ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019be:	4611      	mov	r1, r2
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7ff ff5d 	bl	8001880 <__NVIC_SetPriority>
}
 80019c6:	bf00      	nop
 80019c8:	3718      	adds	r7, #24
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}

080019ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019ce:	b580      	push	{r7, lr}
 80019d0:	b082      	sub	sp, #8
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	4603      	mov	r3, r0
 80019d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019dc:	4618      	mov	r0, r3
 80019de:	f7ff ff31 	bl	8001844 <__NVIC_EnableIRQ>
}
 80019e2:	bf00      	nop
 80019e4:	3708      	adds	r7, #8
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}

080019ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019ea:	b580      	push	{r7, lr}
 80019ec:	b082      	sub	sp, #8
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f7ff ffa2 	bl	800193c <SysTick_Config>
 80019f8:	4603      	mov	r3, r0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
	...

08001a04 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b085      	sub	sp, #20
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d101      	bne.n	8001a16 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
 8001a14:	e098      	b.n	8001b48 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	461a      	mov	r2, r3
 8001a1c:	4b4d      	ldr	r3, [pc, #308]	@ (8001b54 <HAL_DMA_Init+0x150>)
 8001a1e:	429a      	cmp	r2, r3
 8001a20:	d80f      	bhi.n	8001a42 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	461a      	mov	r2, r3
 8001a28:	4b4b      	ldr	r3, [pc, #300]	@ (8001b58 <HAL_DMA_Init+0x154>)
 8001a2a:	4413      	add	r3, r2
 8001a2c:	4a4b      	ldr	r2, [pc, #300]	@ (8001b5c <HAL_DMA_Init+0x158>)
 8001a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a32:	091b      	lsrs	r3, r3, #4
 8001a34:	009a      	lsls	r2, r3, #2
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4a48      	ldr	r2, [pc, #288]	@ (8001b60 <HAL_DMA_Init+0x15c>)
 8001a3e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001a40:	e00e      	b.n	8001a60 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	461a      	mov	r2, r3
 8001a48:	4b46      	ldr	r3, [pc, #280]	@ (8001b64 <HAL_DMA_Init+0x160>)
 8001a4a:	4413      	add	r3, r2
 8001a4c:	4a43      	ldr	r2, [pc, #268]	@ (8001b5c <HAL_DMA_Init+0x158>)
 8001a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a52:	091b      	lsrs	r3, r3, #4
 8001a54:	009a      	lsls	r2, r3, #2
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	4a42      	ldr	r2, [pc, #264]	@ (8001b68 <HAL_DMA_Init+0x164>)
 8001a5e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2202      	movs	r2, #2
 8001a64:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001a76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001a7a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001a84:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	691b      	ldr	r3, [r3, #16]
 8001a8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a90:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	699b      	ldr	r3, [r3, #24]
 8001a96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a9c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6a1b      	ldr	r3, [r3, #32]
 8001aa2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001aa4:	68fa      	ldr	r2, [r7, #12]
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	68fa      	ldr	r2, [r7, #12]
 8001ab0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	689b      	ldr	r3, [r3, #8]
 8001ab6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001aba:	d039      	beq.n	8001b30 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac0:	4a27      	ldr	r2, [pc, #156]	@ (8001b60 <HAL_DMA_Init+0x15c>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d11a      	bne.n	8001afc <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001ac6:	4b29      	ldr	r3, [pc, #164]	@ (8001b6c <HAL_DMA_Init+0x168>)
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ace:	f003 031c 	and.w	r3, r3, #28
 8001ad2:	210f      	movs	r1, #15
 8001ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ad8:	43db      	mvns	r3, r3
 8001ada:	4924      	ldr	r1, [pc, #144]	@ (8001b6c <HAL_DMA_Init+0x168>)
 8001adc:	4013      	ands	r3, r2
 8001ade:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001ae0:	4b22      	ldr	r3, [pc, #136]	@ (8001b6c <HAL_DMA_Init+0x168>)
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6859      	ldr	r1, [r3, #4]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aec:	f003 031c 	and.w	r3, r3, #28
 8001af0:	fa01 f303 	lsl.w	r3, r1, r3
 8001af4:	491d      	ldr	r1, [pc, #116]	@ (8001b6c <HAL_DMA_Init+0x168>)
 8001af6:	4313      	orrs	r3, r2
 8001af8:	600b      	str	r3, [r1, #0]
 8001afa:	e019      	b.n	8001b30 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001afc:	4b1c      	ldr	r3, [pc, #112]	@ (8001b70 <HAL_DMA_Init+0x16c>)
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b04:	f003 031c 	and.w	r3, r3, #28
 8001b08:	210f      	movs	r1, #15
 8001b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b0e:	43db      	mvns	r3, r3
 8001b10:	4917      	ldr	r1, [pc, #92]	@ (8001b70 <HAL_DMA_Init+0x16c>)
 8001b12:	4013      	ands	r3, r2
 8001b14:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001b16:	4b16      	ldr	r3, [pc, #88]	@ (8001b70 <HAL_DMA_Init+0x16c>)
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6859      	ldr	r1, [r3, #4]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b22:	f003 031c 	and.w	r3, r3, #28
 8001b26:	fa01 f303 	lsl.w	r3, r1, r3
 8001b2a:	4911      	ldr	r1, [pc, #68]	@ (8001b70 <HAL_DMA_Init+0x16c>)
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2200      	movs	r2, #0
 8001b34:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2201      	movs	r2, #1
 8001b3a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2200      	movs	r2, #0
 8001b42:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001b46:	2300      	movs	r3, #0
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3714      	adds	r7, #20
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr
 8001b54:	40020407 	.word	0x40020407
 8001b58:	bffdfff8 	.word	0xbffdfff8
 8001b5c:	cccccccd 	.word	0xcccccccd
 8001b60:	40020000 	.word	0x40020000
 8001b64:	bffdfbf8 	.word	0xbffdfbf8
 8001b68:	40020400 	.word	0x40020400
 8001b6c:	400200a8 	.word	0x400200a8
 8001b70:	400204a8 	.word	0x400204a8

08001b74 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	60f8      	str	r0, [r7, #12]
 8001b7c:	60b9      	str	r1, [r7, #8]
 8001b7e:	607a      	str	r2, [r7, #4]
 8001b80:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b82:	2300      	movs	r3, #0
 8001b84:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b8c:	2b01      	cmp	r3, #1
 8001b8e:	d101      	bne.n	8001b94 <HAL_DMA_Start_IT+0x20>
 8001b90:	2302      	movs	r3, #2
 8001b92:	e04b      	b.n	8001c2c <HAL_DMA_Start_IT+0xb8>
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	2201      	movs	r2, #1
 8001b98:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d13a      	bne.n	8001c1e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	2202      	movs	r2, #2
 8001bac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f022 0201 	bic.w	r2, r2, #1
 8001bc4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	687a      	ldr	r2, [r7, #4]
 8001bca:	68b9      	ldr	r1, [r7, #8]
 8001bcc:	68f8      	ldr	r0, [r7, #12]
 8001bce:	f000 f91e 	bl	8001e0e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d008      	beq.n	8001bec <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f042 020e 	orr.w	r2, r2, #14
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	e00f      	b.n	8001c0c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f022 0204 	bic.w	r2, r2, #4
 8001bfa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f042 020a 	orr.w	r2, r2, #10
 8001c0a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f042 0201 	orr.w	r2, r2, #1
 8001c1a:	601a      	str	r2, [r3, #0]
 8001c1c:	e005      	b.n	8001c2a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2200      	movs	r2, #0
 8001c22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001c26:	2302      	movs	r3, #2
 8001c28:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001c2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3718      	adds	r7, #24
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}

08001c34 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b085      	sub	sp, #20
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	2b02      	cmp	r3, #2
 8001c4a:	d008      	beq.n	8001c5e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2204      	movs	r2, #4
 8001c50:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2200      	movs	r2, #0
 8001c56:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e022      	b.n	8001ca4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f022 020e 	bic.w	r2, r2, #14
 8001c6c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f022 0201 	bic.w	r2, r2, #1
 8001c7c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c82:	f003 021c 	and.w	r2, r3, #28
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c8a:	2101      	movs	r1, #1
 8001c8c:	fa01 f202 	lsl.w	r2, r1, r2
 8001c90:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2201      	movs	r2, #1
 8001c96:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001ca2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3714      	adds	r7, #20
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr

08001cb0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ccc:	f003 031c 	and.w	r3, r3, #28
 8001cd0:	2204      	movs	r2, #4
 8001cd2:	409a      	lsls	r2, r3
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d026      	beq.n	8001d2a <HAL_DMA_IRQHandler+0x7a>
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	f003 0304 	and.w	r3, r3, #4
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d021      	beq.n	8001d2a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 0320 	and.w	r3, r3, #32
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d107      	bne.n	8001d04 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f022 0204 	bic.w	r2, r2, #4
 8001d02:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d08:	f003 021c 	and.w	r2, r3, #28
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d10:	2104      	movs	r1, #4
 8001d12:	fa01 f202 	lsl.w	r2, r1, r2
 8001d16:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d071      	beq.n	8001e04 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d24:	6878      	ldr	r0, [r7, #4]
 8001d26:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001d28:	e06c      	b.n	8001e04 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d2e:	f003 031c 	and.w	r3, r3, #28
 8001d32:	2202      	movs	r2, #2
 8001d34:	409a      	lsls	r2, r3
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	4013      	ands	r3, r2
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d02e      	beq.n	8001d9c <HAL_DMA_IRQHandler+0xec>
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	f003 0302 	and.w	r3, r3, #2
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d029      	beq.n	8001d9c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 0320 	and.w	r3, r3, #32
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d10b      	bne.n	8001d6e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f022 020a 	bic.w	r2, r2, #10
 8001d64:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2201      	movs	r2, #1
 8001d6a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d72:	f003 021c 	and.w	r2, r3, #28
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7a:	2102      	movs	r1, #2
 8001d7c:	fa01 f202 	lsl.w	r2, r1, r2
 8001d80:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2200      	movs	r2, #0
 8001d86:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d038      	beq.n	8001e04 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001d9a:	e033      	b.n	8001e04 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001da0:	f003 031c 	and.w	r3, r3, #28
 8001da4:	2208      	movs	r2, #8
 8001da6:	409a      	lsls	r2, r3
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	4013      	ands	r3, r2
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d02a      	beq.n	8001e06 <HAL_DMA_IRQHandler+0x156>
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	f003 0308 	and.w	r3, r3, #8
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d025      	beq.n	8001e06 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f022 020e 	bic.w	r2, r2, #14
 8001dc8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dce:	f003 021c 	and.w	r2, r3, #28
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd6:	2101      	movs	r1, #1
 8001dd8:	fa01 f202 	lsl.w	r2, r1, r2
 8001ddc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2201      	movs	r2, #1
 8001de2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2201      	movs	r2, #1
 8001de8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2200      	movs	r2, #0
 8001df0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d004      	beq.n	8001e06 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001e04:	bf00      	nop
 8001e06:	bf00      	nop
}
 8001e08:	3710      	adds	r7, #16
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e0e:	b480      	push	{r7}
 8001e10:	b085      	sub	sp, #20
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	60f8      	str	r0, [r7, #12]
 8001e16:	60b9      	str	r1, [r7, #8]
 8001e18:	607a      	str	r2, [r7, #4]
 8001e1a:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e20:	f003 021c 	and.w	r2, r3, #28
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e28:	2101      	movs	r1, #1
 8001e2a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e2e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	683a      	ldr	r2, [r7, #0]
 8001e36:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	2b10      	cmp	r3, #16
 8001e3e:	d108      	bne.n	8001e52 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	687a      	ldr	r2, [r7, #4]
 8001e46:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	68ba      	ldr	r2, [r7, #8]
 8001e4e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001e50:	e007      	b.n	8001e62 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	68ba      	ldr	r2, [r7, #8]
 8001e58:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	687a      	ldr	r2, [r7, #4]
 8001e60:	60da      	str	r2, [r3, #12]
}
 8001e62:	bf00      	nop
 8001e64:	3714      	adds	r7, #20
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
	...

08001e70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b087      	sub	sp, #28
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e7e:	e17f      	b.n	8002180 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	2101      	movs	r1, #1
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	fa01 f303 	lsl.w	r3, r1, r3
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	f000 8171 	beq.w	800217a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	f003 0303 	and.w	r3, r3, #3
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d005      	beq.n	8001eb0 <HAL_GPIO_Init+0x40>
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f003 0303 	and.w	r3, r3, #3
 8001eac:	2b02      	cmp	r3, #2
 8001eae:	d130      	bne.n	8001f12 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	005b      	lsls	r3, r3, #1
 8001eba:	2203      	movs	r2, #3
 8001ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec0:	43db      	mvns	r3, r3
 8001ec2:	693a      	ldr	r2, [r7, #16]
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	68da      	ldr	r2, [r3, #12]
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	005b      	lsls	r3, r3, #1
 8001ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed4:	693a      	ldr	r2, [r7, #16]
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	693a      	ldr	r2, [r7, #16]
 8001ede:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	fa02 f303 	lsl.w	r3, r2, r3
 8001eee:	43db      	mvns	r3, r3
 8001ef0:	693a      	ldr	r2, [r7, #16]
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	091b      	lsrs	r3, r3, #4
 8001efc:	f003 0201 	and.w	r2, r3, #1
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	fa02 f303 	lsl.w	r3, r2, r3
 8001f06:	693a      	ldr	r2, [r7, #16]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	693a      	ldr	r2, [r7, #16]
 8001f10:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f003 0303 	and.w	r3, r3, #3
 8001f1a:	2b03      	cmp	r3, #3
 8001f1c:	d118      	bne.n	8001f50 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f22:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001f24:	2201      	movs	r2, #1
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2c:	43db      	mvns	r3, r3
 8001f2e:	693a      	ldr	r2, [r7, #16]
 8001f30:	4013      	ands	r3, r2
 8001f32:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	08db      	lsrs	r3, r3, #3
 8001f3a:	f003 0201 	and.w	r2, r3, #1
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	693a      	ldr	r2, [r7, #16]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	693a      	ldr	r2, [r7, #16]
 8001f4e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f003 0303 	and.w	r3, r3, #3
 8001f58:	2b03      	cmp	r3, #3
 8001f5a:	d017      	beq.n	8001f8c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	2203      	movs	r2, #3
 8001f68:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6c:	43db      	mvns	r3, r3
 8001f6e:	693a      	ldr	r2, [r7, #16]
 8001f70:	4013      	ands	r3, r2
 8001f72:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	689a      	ldr	r2, [r3, #8]
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	005b      	lsls	r3, r3, #1
 8001f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f80:	693a      	ldr	r2, [r7, #16]
 8001f82:	4313      	orrs	r3, r2
 8001f84:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	693a      	ldr	r2, [r7, #16]
 8001f8a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f003 0303 	and.w	r3, r3, #3
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	d123      	bne.n	8001fe0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	08da      	lsrs	r2, r3, #3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	3208      	adds	r2, #8
 8001fa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fa4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	f003 0307 	and.w	r3, r3, #7
 8001fac:	009b      	lsls	r3, r3, #2
 8001fae:	220f      	movs	r2, #15
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	43db      	mvns	r3, r3
 8001fb6:	693a      	ldr	r2, [r7, #16]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	691a      	ldr	r2, [r3, #16]
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	f003 0307 	and.w	r3, r3, #7
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fcc:	693a      	ldr	r2, [r7, #16]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	08da      	lsrs	r2, r3, #3
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	3208      	adds	r2, #8
 8001fda:	6939      	ldr	r1, [r7, #16]
 8001fdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	2203      	movs	r2, #3
 8001fec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff0:	43db      	mvns	r3, r3
 8001ff2:	693a      	ldr	r2, [r7, #16]
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f003 0203 	and.w	r2, r3, #3
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	005b      	lsls	r3, r3, #1
 8002004:	fa02 f303 	lsl.w	r3, r2, r3
 8002008:	693a      	ldr	r2, [r7, #16]
 800200a:	4313      	orrs	r3, r2
 800200c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	693a      	ldr	r2, [r7, #16]
 8002012:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800201c:	2b00      	cmp	r3, #0
 800201e:	f000 80ac 	beq.w	800217a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002022:	4b5f      	ldr	r3, [pc, #380]	@ (80021a0 <HAL_GPIO_Init+0x330>)
 8002024:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002026:	4a5e      	ldr	r2, [pc, #376]	@ (80021a0 <HAL_GPIO_Init+0x330>)
 8002028:	f043 0301 	orr.w	r3, r3, #1
 800202c:	6613      	str	r3, [r2, #96]	@ 0x60
 800202e:	4b5c      	ldr	r3, [pc, #368]	@ (80021a0 <HAL_GPIO_Init+0x330>)
 8002030:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002032:	f003 0301 	and.w	r3, r3, #1
 8002036:	60bb      	str	r3, [r7, #8]
 8002038:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800203a:	4a5a      	ldr	r2, [pc, #360]	@ (80021a4 <HAL_GPIO_Init+0x334>)
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	089b      	lsrs	r3, r3, #2
 8002040:	3302      	adds	r3, #2
 8002042:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002046:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	f003 0303 	and.w	r3, r3, #3
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	220f      	movs	r2, #15
 8002052:	fa02 f303 	lsl.w	r3, r2, r3
 8002056:	43db      	mvns	r3, r3
 8002058:	693a      	ldr	r2, [r7, #16]
 800205a:	4013      	ands	r3, r2
 800205c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002064:	d025      	beq.n	80020b2 <HAL_GPIO_Init+0x242>
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	4a4f      	ldr	r2, [pc, #316]	@ (80021a8 <HAL_GPIO_Init+0x338>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d01f      	beq.n	80020ae <HAL_GPIO_Init+0x23e>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	4a4e      	ldr	r2, [pc, #312]	@ (80021ac <HAL_GPIO_Init+0x33c>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d019      	beq.n	80020aa <HAL_GPIO_Init+0x23a>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4a4d      	ldr	r2, [pc, #308]	@ (80021b0 <HAL_GPIO_Init+0x340>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d013      	beq.n	80020a6 <HAL_GPIO_Init+0x236>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	4a4c      	ldr	r2, [pc, #304]	@ (80021b4 <HAL_GPIO_Init+0x344>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d00d      	beq.n	80020a2 <HAL_GPIO_Init+0x232>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4a4b      	ldr	r2, [pc, #300]	@ (80021b8 <HAL_GPIO_Init+0x348>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d007      	beq.n	800209e <HAL_GPIO_Init+0x22e>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4a4a      	ldr	r2, [pc, #296]	@ (80021bc <HAL_GPIO_Init+0x34c>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d101      	bne.n	800209a <HAL_GPIO_Init+0x22a>
 8002096:	2306      	movs	r3, #6
 8002098:	e00c      	b.n	80020b4 <HAL_GPIO_Init+0x244>
 800209a:	2307      	movs	r3, #7
 800209c:	e00a      	b.n	80020b4 <HAL_GPIO_Init+0x244>
 800209e:	2305      	movs	r3, #5
 80020a0:	e008      	b.n	80020b4 <HAL_GPIO_Init+0x244>
 80020a2:	2304      	movs	r3, #4
 80020a4:	e006      	b.n	80020b4 <HAL_GPIO_Init+0x244>
 80020a6:	2303      	movs	r3, #3
 80020a8:	e004      	b.n	80020b4 <HAL_GPIO_Init+0x244>
 80020aa:	2302      	movs	r3, #2
 80020ac:	e002      	b.n	80020b4 <HAL_GPIO_Init+0x244>
 80020ae:	2301      	movs	r3, #1
 80020b0:	e000      	b.n	80020b4 <HAL_GPIO_Init+0x244>
 80020b2:	2300      	movs	r3, #0
 80020b4:	697a      	ldr	r2, [r7, #20]
 80020b6:	f002 0203 	and.w	r2, r2, #3
 80020ba:	0092      	lsls	r2, r2, #2
 80020bc:	4093      	lsls	r3, r2
 80020be:	693a      	ldr	r2, [r7, #16]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80020c4:	4937      	ldr	r1, [pc, #220]	@ (80021a4 <HAL_GPIO_Init+0x334>)
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	089b      	lsrs	r3, r3, #2
 80020ca:	3302      	adds	r3, #2
 80020cc:	693a      	ldr	r2, [r7, #16]
 80020ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80020d2:	4b3b      	ldr	r3, [pc, #236]	@ (80021c0 <HAL_GPIO_Init+0x350>)
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	43db      	mvns	r3, r3
 80020dc:	693a      	ldr	r2, [r7, #16]
 80020de:	4013      	ands	r3, r2
 80020e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d003      	beq.n	80020f6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80020ee:	693a      	ldr	r2, [r7, #16]
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	4313      	orrs	r3, r2
 80020f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80020f6:	4a32      	ldr	r2, [pc, #200]	@ (80021c0 <HAL_GPIO_Init+0x350>)
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80020fc:	4b30      	ldr	r3, [pc, #192]	@ (80021c0 <HAL_GPIO_Init+0x350>)
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	43db      	mvns	r3, r3
 8002106:	693a      	ldr	r2, [r7, #16]
 8002108:	4013      	ands	r3, r2
 800210a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002114:	2b00      	cmp	r3, #0
 8002116:	d003      	beq.n	8002120 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002118:	693a      	ldr	r2, [r7, #16]
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	4313      	orrs	r3, r2
 800211e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002120:	4a27      	ldr	r2, [pc, #156]	@ (80021c0 <HAL_GPIO_Init+0x350>)
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002126:	4b26      	ldr	r3, [pc, #152]	@ (80021c0 <HAL_GPIO_Init+0x350>)
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	43db      	mvns	r3, r3
 8002130:	693a      	ldr	r2, [r7, #16]
 8002132:	4013      	ands	r3, r2
 8002134:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d003      	beq.n	800214a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002142:	693a      	ldr	r2, [r7, #16]
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	4313      	orrs	r3, r2
 8002148:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800214a:	4a1d      	ldr	r2, [pc, #116]	@ (80021c0 <HAL_GPIO_Init+0x350>)
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002150:	4b1b      	ldr	r3, [pc, #108]	@ (80021c0 <HAL_GPIO_Init+0x350>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	43db      	mvns	r3, r3
 800215a:	693a      	ldr	r2, [r7, #16]
 800215c:	4013      	ands	r3, r2
 800215e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002168:	2b00      	cmp	r3, #0
 800216a:	d003      	beq.n	8002174 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800216c:	693a      	ldr	r2, [r7, #16]
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	4313      	orrs	r3, r2
 8002172:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002174:	4a12      	ldr	r2, [pc, #72]	@ (80021c0 <HAL_GPIO_Init+0x350>)
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	3301      	adds	r3, #1
 800217e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	fa22 f303 	lsr.w	r3, r2, r3
 800218a:	2b00      	cmp	r3, #0
 800218c:	f47f ae78 	bne.w	8001e80 <HAL_GPIO_Init+0x10>
  }
}
 8002190:	bf00      	nop
 8002192:	bf00      	nop
 8002194:	371c      	adds	r7, #28
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	40021000 	.word	0x40021000
 80021a4:	40010000 	.word	0x40010000
 80021a8:	48000400 	.word	0x48000400
 80021ac:	48000800 	.word	0x48000800
 80021b0:	48000c00 	.word	0x48000c00
 80021b4:	48001000 	.word	0x48001000
 80021b8:	48001400 	.word	0x48001400
 80021bc:	48001800 	.word	0x48001800
 80021c0:	40010400 	.word	0x40010400

080021c4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	4603      	mov	r3, r0
 80021cc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80021ce:	4b08      	ldr	r3, [pc, #32]	@ (80021f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021d0:	695a      	ldr	r2, [r3, #20]
 80021d2:	88fb      	ldrh	r3, [r7, #6]
 80021d4:	4013      	ands	r3, r2
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d006      	beq.n	80021e8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80021da:	4a05      	ldr	r2, [pc, #20]	@ (80021f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021dc:	88fb      	ldrh	r3, [r7, #6]
 80021de:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80021e0:	88fb      	ldrh	r3, [r7, #6]
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7fe ffe2 	bl	80011ac <HAL_GPIO_EXTI_Callback>
  }
}
 80021e8:	bf00      	nop
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	40010400 	.word	0x40010400

080021f4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80021f8:	4b04      	ldr	r3, [pc, #16]	@ (800220c <HAL_PWREx_GetVoltageRange+0x18>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002200:	4618      	mov	r0, r3
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	40007000 	.word	0x40007000

08002210 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002210:	b480      	push	{r7}
 8002212:	b085      	sub	sp, #20
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800221e:	d130      	bne.n	8002282 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002220:	4b23      	ldr	r3, [pc, #140]	@ (80022b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002228:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800222c:	d038      	beq.n	80022a0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800222e:	4b20      	ldr	r3, [pc, #128]	@ (80022b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002236:	4a1e      	ldr	r2, [pc, #120]	@ (80022b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002238:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800223c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800223e:	4b1d      	ldr	r3, [pc, #116]	@ (80022b4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	2232      	movs	r2, #50	@ 0x32
 8002244:	fb02 f303 	mul.w	r3, r2, r3
 8002248:	4a1b      	ldr	r2, [pc, #108]	@ (80022b8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800224a:	fba2 2303 	umull	r2, r3, r2, r3
 800224e:	0c9b      	lsrs	r3, r3, #18
 8002250:	3301      	adds	r3, #1
 8002252:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002254:	e002      	b.n	800225c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	3b01      	subs	r3, #1
 800225a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800225c:	4b14      	ldr	r3, [pc, #80]	@ (80022b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800225e:	695b      	ldr	r3, [r3, #20]
 8002260:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002264:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002268:	d102      	bne.n	8002270 <HAL_PWREx_ControlVoltageScaling+0x60>
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d1f2      	bne.n	8002256 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002270:	4b0f      	ldr	r3, [pc, #60]	@ (80022b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002272:	695b      	ldr	r3, [r3, #20]
 8002274:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002278:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800227c:	d110      	bne.n	80022a0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800227e:	2303      	movs	r3, #3
 8002280:	e00f      	b.n	80022a2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002282:	4b0b      	ldr	r3, [pc, #44]	@ (80022b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800228a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800228e:	d007      	beq.n	80022a0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002290:	4b07      	ldr	r3, [pc, #28]	@ (80022b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002298:	4a05      	ldr	r2, [pc, #20]	@ (80022b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800229a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800229e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80022a0:	2300      	movs	r3, #0
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3714      	adds	r7, #20
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop
 80022b0:	40007000 	.word	0x40007000
 80022b4:	20000000 	.word	0x20000000
 80022b8:	431bde83 	.word	0x431bde83

080022bc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b088      	sub	sp, #32
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d101      	bne.n	80022ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e3ca      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022ce:	4b97      	ldr	r3, [pc, #604]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	f003 030c 	and.w	r3, r3, #12
 80022d6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022d8:	4b94      	ldr	r3, [pc, #592]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	f003 0303 	and.w	r3, r3, #3
 80022e0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0310 	and.w	r3, r3, #16
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	f000 80e4 	beq.w	80024b8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80022f0:	69bb      	ldr	r3, [r7, #24]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d007      	beq.n	8002306 <HAL_RCC_OscConfig+0x4a>
 80022f6:	69bb      	ldr	r3, [r7, #24]
 80022f8:	2b0c      	cmp	r3, #12
 80022fa:	f040 808b 	bne.w	8002414 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	2b01      	cmp	r3, #1
 8002302:	f040 8087 	bne.w	8002414 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002306:	4b89      	ldr	r3, [pc, #548]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 0302 	and.w	r3, r3, #2
 800230e:	2b00      	cmp	r3, #0
 8002310:	d005      	beq.n	800231e <HAL_RCC_OscConfig+0x62>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	699b      	ldr	r3, [r3, #24]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d101      	bne.n	800231e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	e3a2      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6a1a      	ldr	r2, [r3, #32]
 8002322:	4b82      	ldr	r3, [pc, #520]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f003 0308 	and.w	r3, r3, #8
 800232a:	2b00      	cmp	r3, #0
 800232c:	d004      	beq.n	8002338 <HAL_RCC_OscConfig+0x7c>
 800232e:	4b7f      	ldr	r3, [pc, #508]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002336:	e005      	b.n	8002344 <HAL_RCC_OscConfig+0x88>
 8002338:	4b7c      	ldr	r3, [pc, #496]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 800233a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800233e:	091b      	lsrs	r3, r3, #4
 8002340:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002344:	4293      	cmp	r3, r2
 8002346:	d223      	bcs.n	8002390 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6a1b      	ldr	r3, [r3, #32]
 800234c:	4618      	mov	r0, r3
 800234e:	f000 fd55 	bl	8002dfc <RCC_SetFlashLatencyFromMSIRange>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d001      	beq.n	800235c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e383      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800235c:	4b73      	ldr	r3, [pc, #460]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a72      	ldr	r2, [pc, #456]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 8002362:	f043 0308 	orr.w	r3, r3, #8
 8002366:	6013      	str	r3, [r2, #0]
 8002368:	4b70      	ldr	r3, [pc, #448]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6a1b      	ldr	r3, [r3, #32]
 8002374:	496d      	ldr	r1, [pc, #436]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 8002376:	4313      	orrs	r3, r2
 8002378:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800237a:	4b6c      	ldr	r3, [pc, #432]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	69db      	ldr	r3, [r3, #28]
 8002386:	021b      	lsls	r3, r3, #8
 8002388:	4968      	ldr	r1, [pc, #416]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 800238a:	4313      	orrs	r3, r2
 800238c:	604b      	str	r3, [r1, #4]
 800238e:	e025      	b.n	80023dc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002390:	4b66      	ldr	r3, [pc, #408]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a65      	ldr	r2, [pc, #404]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 8002396:	f043 0308 	orr.w	r3, r3, #8
 800239a:	6013      	str	r3, [r2, #0]
 800239c:	4b63      	ldr	r3, [pc, #396]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6a1b      	ldr	r3, [r3, #32]
 80023a8:	4960      	ldr	r1, [pc, #384]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 80023aa:	4313      	orrs	r3, r2
 80023ac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023ae:	4b5f      	ldr	r3, [pc, #380]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	69db      	ldr	r3, [r3, #28]
 80023ba:	021b      	lsls	r3, r3, #8
 80023bc:	495b      	ldr	r1, [pc, #364]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 80023be:	4313      	orrs	r3, r2
 80023c0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80023c2:	69bb      	ldr	r3, [r7, #24]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d109      	bne.n	80023dc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6a1b      	ldr	r3, [r3, #32]
 80023cc:	4618      	mov	r0, r3
 80023ce:	f000 fd15 	bl	8002dfc <RCC_SetFlashLatencyFromMSIRange>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d001      	beq.n	80023dc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	e343      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80023dc:	f000 fc4a 	bl	8002c74 <HAL_RCC_GetSysClockFreq>
 80023e0:	4602      	mov	r2, r0
 80023e2:	4b52      	ldr	r3, [pc, #328]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	091b      	lsrs	r3, r3, #4
 80023e8:	f003 030f 	and.w	r3, r3, #15
 80023ec:	4950      	ldr	r1, [pc, #320]	@ (8002530 <HAL_RCC_OscConfig+0x274>)
 80023ee:	5ccb      	ldrb	r3, [r1, r3]
 80023f0:	f003 031f 	and.w	r3, r3, #31
 80023f4:	fa22 f303 	lsr.w	r3, r2, r3
 80023f8:	4a4e      	ldr	r2, [pc, #312]	@ (8002534 <HAL_RCC_OscConfig+0x278>)
 80023fa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80023fc:	4b4e      	ldr	r3, [pc, #312]	@ (8002538 <HAL_RCC_OscConfig+0x27c>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff f991 	bl	8001728 <HAL_InitTick>
 8002406:	4603      	mov	r3, r0
 8002408:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800240a:	7bfb      	ldrb	r3, [r7, #15]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d052      	beq.n	80024b6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002410:	7bfb      	ldrb	r3, [r7, #15]
 8002412:	e327      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	699b      	ldr	r3, [r3, #24]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d032      	beq.n	8002482 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800241c:	4b43      	ldr	r3, [pc, #268]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a42      	ldr	r2, [pc, #264]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 8002422:	f043 0301 	orr.w	r3, r3, #1
 8002426:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002428:	f7ff f9ce 	bl	80017c8 <HAL_GetTick>
 800242c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800242e:	e008      	b.n	8002442 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002430:	f7ff f9ca 	bl	80017c8 <HAL_GetTick>
 8002434:	4602      	mov	r2, r0
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	2b02      	cmp	r3, #2
 800243c:	d901      	bls.n	8002442 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e310      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002442:	4b3a      	ldr	r3, [pc, #232]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0302 	and.w	r3, r3, #2
 800244a:	2b00      	cmp	r3, #0
 800244c:	d0f0      	beq.n	8002430 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800244e:	4b37      	ldr	r3, [pc, #220]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a36      	ldr	r2, [pc, #216]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 8002454:	f043 0308 	orr.w	r3, r3, #8
 8002458:	6013      	str	r3, [r2, #0]
 800245a:	4b34      	ldr	r3, [pc, #208]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6a1b      	ldr	r3, [r3, #32]
 8002466:	4931      	ldr	r1, [pc, #196]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 8002468:	4313      	orrs	r3, r2
 800246a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800246c:	4b2f      	ldr	r3, [pc, #188]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	69db      	ldr	r3, [r3, #28]
 8002478:	021b      	lsls	r3, r3, #8
 800247a:	492c      	ldr	r1, [pc, #176]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 800247c:	4313      	orrs	r3, r2
 800247e:	604b      	str	r3, [r1, #4]
 8002480:	e01a      	b.n	80024b8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002482:	4b2a      	ldr	r3, [pc, #168]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a29      	ldr	r2, [pc, #164]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 8002488:	f023 0301 	bic.w	r3, r3, #1
 800248c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800248e:	f7ff f99b 	bl	80017c8 <HAL_GetTick>
 8002492:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002494:	e008      	b.n	80024a8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002496:	f7ff f997 	bl	80017c8 <HAL_GetTick>
 800249a:	4602      	mov	r2, r0
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	1ad3      	subs	r3, r2, r3
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d901      	bls.n	80024a8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80024a4:	2303      	movs	r3, #3
 80024a6:	e2dd      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80024a8:	4b20      	ldr	r3, [pc, #128]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f003 0302 	and.w	r3, r3, #2
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d1f0      	bne.n	8002496 <HAL_RCC_OscConfig+0x1da>
 80024b4:	e000      	b.n	80024b8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80024b6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 0301 	and.w	r3, r3, #1
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d074      	beq.n	80025ae <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80024c4:	69bb      	ldr	r3, [r7, #24]
 80024c6:	2b08      	cmp	r3, #8
 80024c8:	d005      	beq.n	80024d6 <HAL_RCC_OscConfig+0x21a>
 80024ca:	69bb      	ldr	r3, [r7, #24]
 80024cc:	2b0c      	cmp	r3, #12
 80024ce:	d10e      	bne.n	80024ee <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	2b03      	cmp	r3, #3
 80024d4:	d10b      	bne.n	80024ee <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024d6:	4b15      	ldr	r3, [pc, #84]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d064      	beq.n	80025ac <HAL_RCC_OscConfig+0x2f0>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d160      	bne.n	80025ac <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e2ba      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024f6:	d106      	bne.n	8002506 <HAL_RCC_OscConfig+0x24a>
 80024f8:	4b0c      	ldr	r3, [pc, #48]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a0b      	ldr	r2, [pc, #44]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 80024fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002502:	6013      	str	r3, [r2, #0]
 8002504:	e026      	b.n	8002554 <HAL_RCC_OscConfig+0x298>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800250e:	d115      	bne.n	800253c <HAL_RCC_OscConfig+0x280>
 8002510:	4b06      	ldr	r3, [pc, #24]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a05      	ldr	r2, [pc, #20]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 8002516:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800251a:	6013      	str	r3, [r2, #0]
 800251c:	4b03      	ldr	r3, [pc, #12]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a02      	ldr	r2, [pc, #8]	@ (800252c <HAL_RCC_OscConfig+0x270>)
 8002522:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002526:	6013      	str	r3, [r2, #0]
 8002528:	e014      	b.n	8002554 <HAL_RCC_OscConfig+0x298>
 800252a:	bf00      	nop
 800252c:	40021000 	.word	0x40021000
 8002530:	08008e60 	.word	0x08008e60
 8002534:	20000000 	.word	0x20000000
 8002538:	20000004 	.word	0x20000004
 800253c:	4ba0      	ldr	r3, [pc, #640]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a9f      	ldr	r2, [pc, #636]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 8002542:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002546:	6013      	str	r3, [r2, #0]
 8002548:	4b9d      	ldr	r3, [pc, #628]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a9c      	ldr	r2, [pc, #624]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 800254e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002552:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d013      	beq.n	8002584 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800255c:	f7ff f934 	bl	80017c8 <HAL_GetTick>
 8002560:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002562:	e008      	b.n	8002576 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002564:	f7ff f930 	bl	80017c8 <HAL_GetTick>
 8002568:	4602      	mov	r2, r0
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	2b64      	cmp	r3, #100	@ 0x64
 8002570:	d901      	bls.n	8002576 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002572:	2303      	movs	r3, #3
 8002574:	e276      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002576:	4b92      	ldr	r3, [pc, #584]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800257e:	2b00      	cmp	r3, #0
 8002580:	d0f0      	beq.n	8002564 <HAL_RCC_OscConfig+0x2a8>
 8002582:	e014      	b.n	80025ae <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002584:	f7ff f920 	bl	80017c8 <HAL_GetTick>
 8002588:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800258a:	e008      	b.n	800259e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800258c:	f7ff f91c 	bl	80017c8 <HAL_GetTick>
 8002590:	4602      	mov	r2, r0
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	2b64      	cmp	r3, #100	@ 0x64
 8002598:	d901      	bls.n	800259e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800259a:	2303      	movs	r3, #3
 800259c:	e262      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800259e:	4b88      	ldr	r3, [pc, #544]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d1f0      	bne.n	800258c <HAL_RCC_OscConfig+0x2d0>
 80025aa:	e000      	b.n	80025ae <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 0302 	and.w	r3, r3, #2
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d060      	beq.n	800267c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80025ba:	69bb      	ldr	r3, [r7, #24]
 80025bc:	2b04      	cmp	r3, #4
 80025be:	d005      	beq.n	80025cc <HAL_RCC_OscConfig+0x310>
 80025c0:	69bb      	ldr	r3, [r7, #24]
 80025c2:	2b0c      	cmp	r3, #12
 80025c4:	d119      	bne.n	80025fa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d116      	bne.n	80025fa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025cc:	4b7c      	ldr	r3, [pc, #496]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d005      	beq.n	80025e4 <HAL_RCC_OscConfig+0x328>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d101      	bne.n	80025e4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	e23f      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025e4:	4b76      	ldr	r3, [pc, #472]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	691b      	ldr	r3, [r3, #16]
 80025f0:	061b      	lsls	r3, r3, #24
 80025f2:	4973      	ldr	r1, [pc, #460]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 80025f4:	4313      	orrs	r3, r2
 80025f6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025f8:	e040      	b.n	800267c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	68db      	ldr	r3, [r3, #12]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d023      	beq.n	800264a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002602:	4b6f      	ldr	r3, [pc, #444]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a6e      	ldr	r2, [pc, #440]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 8002608:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800260c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800260e:	f7ff f8db 	bl	80017c8 <HAL_GetTick>
 8002612:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002614:	e008      	b.n	8002628 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002616:	f7ff f8d7 	bl	80017c8 <HAL_GetTick>
 800261a:	4602      	mov	r2, r0
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	2b02      	cmp	r3, #2
 8002622:	d901      	bls.n	8002628 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002624:	2303      	movs	r3, #3
 8002626:	e21d      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002628:	4b65      	ldr	r3, [pc, #404]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002630:	2b00      	cmp	r3, #0
 8002632:	d0f0      	beq.n	8002616 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002634:	4b62      	ldr	r3, [pc, #392]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	691b      	ldr	r3, [r3, #16]
 8002640:	061b      	lsls	r3, r3, #24
 8002642:	495f      	ldr	r1, [pc, #380]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 8002644:	4313      	orrs	r3, r2
 8002646:	604b      	str	r3, [r1, #4]
 8002648:	e018      	b.n	800267c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800264a:	4b5d      	ldr	r3, [pc, #372]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a5c      	ldr	r2, [pc, #368]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 8002650:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002654:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002656:	f7ff f8b7 	bl	80017c8 <HAL_GetTick>
 800265a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800265c:	e008      	b.n	8002670 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800265e:	f7ff f8b3 	bl	80017c8 <HAL_GetTick>
 8002662:	4602      	mov	r2, r0
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	1ad3      	subs	r3, r2, r3
 8002668:	2b02      	cmp	r3, #2
 800266a:	d901      	bls.n	8002670 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800266c:	2303      	movs	r3, #3
 800266e:	e1f9      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002670:	4b53      	ldr	r3, [pc, #332]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002678:	2b00      	cmp	r3, #0
 800267a:	d1f0      	bne.n	800265e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 0308 	and.w	r3, r3, #8
 8002684:	2b00      	cmp	r3, #0
 8002686:	d03c      	beq.n	8002702 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	695b      	ldr	r3, [r3, #20]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d01c      	beq.n	80026ca <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002690:	4b4b      	ldr	r3, [pc, #300]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 8002692:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002696:	4a4a      	ldr	r2, [pc, #296]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 8002698:	f043 0301 	orr.w	r3, r3, #1
 800269c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026a0:	f7ff f892 	bl	80017c8 <HAL_GetTick>
 80026a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80026a6:	e008      	b.n	80026ba <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026a8:	f7ff f88e 	bl	80017c8 <HAL_GetTick>
 80026ac:	4602      	mov	r2, r0
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	2b02      	cmp	r3, #2
 80026b4:	d901      	bls.n	80026ba <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e1d4      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80026ba:	4b41      	ldr	r3, [pc, #260]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 80026bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026c0:	f003 0302 	and.w	r3, r3, #2
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d0ef      	beq.n	80026a8 <HAL_RCC_OscConfig+0x3ec>
 80026c8:	e01b      	b.n	8002702 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026ca:	4b3d      	ldr	r3, [pc, #244]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 80026cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026d0:	4a3b      	ldr	r2, [pc, #236]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 80026d2:	f023 0301 	bic.w	r3, r3, #1
 80026d6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026da:	f7ff f875 	bl	80017c8 <HAL_GetTick>
 80026de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80026e0:	e008      	b.n	80026f4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026e2:	f7ff f871 	bl	80017c8 <HAL_GetTick>
 80026e6:	4602      	mov	r2, r0
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d901      	bls.n	80026f4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80026f0:	2303      	movs	r3, #3
 80026f2:	e1b7      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80026f4:	4b32      	ldr	r3, [pc, #200]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 80026f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026fa:	f003 0302 	and.w	r3, r3, #2
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d1ef      	bne.n	80026e2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0304 	and.w	r3, r3, #4
 800270a:	2b00      	cmp	r3, #0
 800270c:	f000 80a6 	beq.w	800285c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002710:	2300      	movs	r3, #0
 8002712:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002714:	4b2a      	ldr	r3, [pc, #168]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 8002716:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002718:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800271c:	2b00      	cmp	r3, #0
 800271e:	d10d      	bne.n	800273c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002720:	4b27      	ldr	r3, [pc, #156]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 8002722:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002724:	4a26      	ldr	r2, [pc, #152]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 8002726:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800272a:	6593      	str	r3, [r2, #88]	@ 0x58
 800272c:	4b24      	ldr	r3, [pc, #144]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 800272e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002730:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002734:	60bb      	str	r3, [r7, #8]
 8002736:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002738:	2301      	movs	r3, #1
 800273a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800273c:	4b21      	ldr	r3, [pc, #132]	@ (80027c4 <HAL_RCC_OscConfig+0x508>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002744:	2b00      	cmp	r3, #0
 8002746:	d118      	bne.n	800277a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002748:	4b1e      	ldr	r3, [pc, #120]	@ (80027c4 <HAL_RCC_OscConfig+0x508>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a1d      	ldr	r2, [pc, #116]	@ (80027c4 <HAL_RCC_OscConfig+0x508>)
 800274e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002752:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002754:	f7ff f838 	bl	80017c8 <HAL_GetTick>
 8002758:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800275a:	e008      	b.n	800276e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800275c:	f7ff f834 	bl	80017c8 <HAL_GetTick>
 8002760:	4602      	mov	r2, r0
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	2b02      	cmp	r3, #2
 8002768:	d901      	bls.n	800276e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800276a:	2303      	movs	r3, #3
 800276c:	e17a      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800276e:	4b15      	ldr	r3, [pc, #84]	@ (80027c4 <HAL_RCC_OscConfig+0x508>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002776:	2b00      	cmp	r3, #0
 8002778:	d0f0      	beq.n	800275c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	2b01      	cmp	r3, #1
 8002780:	d108      	bne.n	8002794 <HAL_RCC_OscConfig+0x4d8>
 8002782:	4b0f      	ldr	r3, [pc, #60]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 8002784:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002788:	4a0d      	ldr	r2, [pc, #52]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 800278a:	f043 0301 	orr.w	r3, r3, #1
 800278e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002792:	e029      	b.n	80027e8 <HAL_RCC_OscConfig+0x52c>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	2b05      	cmp	r3, #5
 800279a:	d115      	bne.n	80027c8 <HAL_RCC_OscConfig+0x50c>
 800279c:	4b08      	ldr	r3, [pc, #32]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 800279e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027a2:	4a07      	ldr	r2, [pc, #28]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 80027a4:	f043 0304 	orr.w	r3, r3, #4
 80027a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027ac:	4b04      	ldr	r3, [pc, #16]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 80027ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027b2:	4a03      	ldr	r2, [pc, #12]	@ (80027c0 <HAL_RCC_OscConfig+0x504>)
 80027b4:	f043 0301 	orr.w	r3, r3, #1
 80027b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027bc:	e014      	b.n	80027e8 <HAL_RCC_OscConfig+0x52c>
 80027be:	bf00      	nop
 80027c0:	40021000 	.word	0x40021000
 80027c4:	40007000 	.word	0x40007000
 80027c8:	4b9c      	ldr	r3, [pc, #624]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 80027ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027ce:	4a9b      	ldr	r2, [pc, #620]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 80027d0:	f023 0301 	bic.w	r3, r3, #1
 80027d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027d8:	4b98      	ldr	r3, [pc, #608]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 80027da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027de:	4a97      	ldr	r2, [pc, #604]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 80027e0:	f023 0304 	bic.w	r3, r3, #4
 80027e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d016      	beq.n	800281e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027f0:	f7fe ffea 	bl	80017c8 <HAL_GetTick>
 80027f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027f6:	e00a      	b.n	800280e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027f8:	f7fe ffe6 	bl	80017c8 <HAL_GetTick>
 80027fc:	4602      	mov	r2, r0
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	1ad3      	subs	r3, r2, r3
 8002802:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002806:	4293      	cmp	r3, r2
 8002808:	d901      	bls.n	800280e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800280a:	2303      	movs	r3, #3
 800280c:	e12a      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800280e:	4b8b      	ldr	r3, [pc, #556]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 8002810:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002814:	f003 0302 	and.w	r3, r3, #2
 8002818:	2b00      	cmp	r3, #0
 800281a:	d0ed      	beq.n	80027f8 <HAL_RCC_OscConfig+0x53c>
 800281c:	e015      	b.n	800284a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800281e:	f7fe ffd3 	bl	80017c8 <HAL_GetTick>
 8002822:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002824:	e00a      	b.n	800283c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002826:	f7fe ffcf 	bl	80017c8 <HAL_GetTick>
 800282a:	4602      	mov	r2, r0
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	1ad3      	subs	r3, r2, r3
 8002830:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002834:	4293      	cmp	r3, r2
 8002836:	d901      	bls.n	800283c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002838:	2303      	movs	r3, #3
 800283a:	e113      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800283c:	4b7f      	ldr	r3, [pc, #508]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 800283e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002842:	f003 0302 	and.w	r3, r3, #2
 8002846:	2b00      	cmp	r3, #0
 8002848:	d1ed      	bne.n	8002826 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800284a:	7ffb      	ldrb	r3, [r7, #31]
 800284c:	2b01      	cmp	r3, #1
 800284e:	d105      	bne.n	800285c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002850:	4b7a      	ldr	r3, [pc, #488]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 8002852:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002854:	4a79      	ldr	r2, [pc, #484]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 8002856:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800285a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002860:	2b00      	cmp	r3, #0
 8002862:	f000 80fe 	beq.w	8002a62 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800286a:	2b02      	cmp	r3, #2
 800286c:	f040 80d0 	bne.w	8002a10 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002870:	4b72      	ldr	r3, [pc, #456]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	f003 0203 	and.w	r2, r3, #3
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002880:	429a      	cmp	r2, r3
 8002882:	d130      	bne.n	80028e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288e:	3b01      	subs	r3, #1
 8002890:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002892:	429a      	cmp	r2, r3
 8002894:	d127      	bne.n	80028e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028a0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d11f      	bne.n	80028e6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ac:	687a      	ldr	r2, [r7, #4]
 80028ae:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80028b0:	2a07      	cmp	r2, #7
 80028b2:	bf14      	ite	ne
 80028b4:	2201      	movne	r2, #1
 80028b6:	2200      	moveq	r2, #0
 80028b8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d113      	bne.n	80028e6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028c8:	085b      	lsrs	r3, r3, #1
 80028ca:	3b01      	subs	r3, #1
 80028cc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d109      	bne.n	80028e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028dc:	085b      	lsrs	r3, r3, #1
 80028de:	3b01      	subs	r3, #1
 80028e0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80028e2:	429a      	cmp	r2, r3
 80028e4:	d06e      	beq.n	80029c4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80028e6:	69bb      	ldr	r3, [r7, #24]
 80028e8:	2b0c      	cmp	r3, #12
 80028ea:	d069      	beq.n	80029c0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80028ec:	4b53      	ldr	r3, [pc, #332]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d105      	bne.n	8002904 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80028f8:	4b50      	ldr	r3, [pc, #320]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002900:	2b00      	cmp	r3, #0
 8002902:	d001      	beq.n	8002908 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e0ad      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002908:	4b4c      	ldr	r3, [pc, #304]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a4b      	ldr	r2, [pc, #300]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 800290e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002912:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002914:	f7fe ff58 	bl	80017c8 <HAL_GetTick>
 8002918:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800291a:	e008      	b.n	800292e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800291c:	f7fe ff54 	bl	80017c8 <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	2b02      	cmp	r3, #2
 8002928:	d901      	bls.n	800292e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800292a:	2303      	movs	r3, #3
 800292c:	e09a      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800292e:	4b43      	ldr	r3, [pc, #268]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d1f0      	bne.n	800291c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800293a:	4b40      	ldr	r3, [pc, #256]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 800293c:	68da      	ldr	r2, [r3, #12]
 800293e:	4b40      	ldr	r3, [pc, #256]	@ (8002a40 <HAL_RCC_OscConfig+0x784>)
 8002940:	4013      	ands	r3, r2
 8002942:	687a      	ldr	r2, [r7, #4]
 8002944:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002946:	687a      	ldr	r2, [r7, #4]
 8002948:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800294a:	3a01      	subs	r2, #1
 800294c:	0112      	lsls	r2, r2, #4
 800294e:	4311      	orrs	r1, r2
 8002950:	687a      	ldr	r2, [r7, #4]
 8002952:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002954:	0212      	lsls	r2, r2, #8
 8002956:	4311      	orrs	r1, r2
 8002958:	687a      	ldr	r2, [r7, #4]
 800295a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800295c:	0852      	lsrs	r2, r2, #1
 800295e:	3a01      	subs	r2, #1
 8002960:	0552      	lsls	r2, r2, #21
 8002962:	4311      	orrs	r1, r2
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002968:	0852      	lsrs	r2, r2, #1
 800296a:	3a01      	subs	r2, #1
 800296c:	0652      	lsls	r2, r2, #25
 800296e:	4311      	orrs	r1, r2
 8002970:	687a      	ldr	r2, [r7, #4]
 8002972:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002974:	0912      	lsrs	r2, r2, #4
 8002976:	0452      	lsls	r2, r2, #17
 8002978:	430a      	orrs	r2, r1
 800297a:	4930      	ldr	r1, [pc, #192]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 800297c:	4313      	orrs	r3, r2
 800297e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002980:	4b2e      	ldr	r3, [pc, #184]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a2d      	ldr	r2, [pc, #180]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 8002986:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800298a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800298c:	4b2b      	ldr	r3, [pc, #172]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	4a2a      	ldr	r2, [pc, #168]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 8002992:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002996:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002998:	f7fe ff16 	bl	80017c8 <HAL_GetTick>
 800299c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800299e:	e008      	b.n	80029b2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029a0:	f7fe ff12 	bl	80017c8 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	d901      	bls.n	80029b2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e058      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029b2:	4b22      	ldr	r3, [pc, #136]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d0f0      	beq.n	80029a0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80029be:	e050      	b.n	8002a62 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e04f      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029c4:	4b1d      	ldr	r3, [pc, #116]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d148      	bne.n	8002a62 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80029d0:	4b1a      	ldr	r3, [pc, #104]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a19      	ldr	r2, [pc, #100]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 80029d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029da:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80029dc:	4b17      	ldr	r3, [pc, #92]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	4a16      	ldr	r2, [pc, #88]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 80029e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029e6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80029e8:	f7fe feee 	bl	80017c8 <HAL_GetTick>
 80029ec:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029ee:	e008      	b.n	8002a02 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029f0:	f7fe feea 	bl	80017c8 <HAL_GetTick>
 80029f4:	4602      	mov	r2, r0
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	2b02      	cmp	r3, #2
 80029fc:	d901      	bls.n	8002a02 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80029fe:	2303      	movs	r3, #3
 8002a00:	e030      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a02:	4b0e      	ldr	r3, [pc, #56]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d0f0      	beq.n	80029f0 <HAL_RCC_OscConfig+0x734>
 8002a0e:	e028      	b.n	8002a62 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a10:	69bb      	ldr	r3, [r7, #24]
 8002a12:	2b0c      	cmp	r3, #12
 8002a14:	d023      	beq.n	8002a5e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a16:	4b09      	ldr	r3, [pc, #36]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a08      	ldr	r2, [pc, #32]	@ (8002a3c <HAL_RCC_OscConfig+0x780>)
 8002a1c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a22:	f7fe fed1 	bl	80017c8 <HAL_GetTick>
 8002a26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a28:	e00c      	b.n	8002a44 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a2a:	f7fe fecd 	bl	80017c8 <HAL_GetTick>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d905      	bls.n	8002a44 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002a38:	2303      	movs	r3, #3
 8002a3a:	e013      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
 8002a3c:	40021000 	.word	0x40021000
 8002a40:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a44:	4b09      	ldr	r3, [pc, #36]	@ (8002a6c <HAL_RCC_OscConfig+0x7b0>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d1ec      	bne.n	8002a2a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002a50:	4b06      	ldr	r3, [pc, #24]	@ (8002a6c <HAL_RCC_OscConfig+0x7b0>)
 8002a52:	68da      	ldr	r2, [r3, #12]
 8002a54:	4905      	ldr	r1, [pc, #20]	@ (8002a6c <HAL_RCC_OscConfig+0x7b0>)
 8002a56:	4b06      	ldr	r3, [pc, #24]	@ (8002a70 <HAL_RCC_OscConfig+0x7b4>)
 8002a58:	4013      	ands	r3, r2
 8002a5a:	60cb      	str	r3, [r1, #12]
 8002a5c:	e001      	b.n	8002a62 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e000      	b.n	8002a64 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002a62:	2300      	movs	r3, #0
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3720      	adds	r7, #32
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	40021000 	.word	0x40021000
 8002a70:	feeefffc 	.word	0xfeeefffc

08002a74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b084      	sub	sp, #16
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
 8002a7c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d101      	bne.n	8002a88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e0e7      	b.n	8002c58 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a88:	4b75      	ldr	r3, [pc, #468]	@ (8002c60 <HAL_RCC_ClockConfig+0x1ec>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 0307 	and.w	r3, r3, #7
 8002a90:	683a      	ldr	r2, [r7, #0]
 8002a92:	429a      	cmp	r2, r3
 8002a94:	d910      	bls.n	8002ab8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a96:	4b72      	ldr	r3, [pc, #456]	@ (8002c60 <HAL_RCC_ClockConfig+0x1ec>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f023 0207 	bic.w	r2, r3, #7
 8002a9e:	4970      	ldr	r1, [pc, #448]	@ (8002c60 <HAL_RCC_ClockConfig+0x1ec>)
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aa6:	4b6e      	ldr	r3, [pc, #440]	@ (8002c60 <HAL_RCC_ClockConfig+0x1ec>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 0307 	and.w	r3, r3, #7
 8002aae:	683a      	ldr	r2, [r7, #0]
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d001      	beq.n	8002ab8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e0cf      	b.n	8002c58 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0302 	and.w	r3, r3, #2
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d010      	beq.n	8002ae6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	689a      	ldr	r2, [r3, #8]
 8002ac8:	4b66      	ldr	r3, [pc, #408]	@ (8002c64 <HAL_RCC_ClockConfig+0x1f0>)
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d908      	bls.n	8002ae6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ad4:	4b63      	ldr	r3, [pc, #396]	@ (8002c64 <HAL_RCC_ClockConfig+0x1f0>)
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	4960      	ldr	r1, [pc, #384]	@ (8002c64 <HAL_RCC_ClockConfig+0x1f0>)
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 0301 	and.w	r3, r3, #1
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d04c      	beq.n	8002b8c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	2b03      	cmp	r3, #3
 8002af8:	d107      	bne.n	8002b0a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002afa:	4b5a      	ldr	r3, [pc, #360]	@ (8002c64 <HAL_RCC_ClockConfig+0x1f0>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d121      	bne.n	8002b4a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e0a6      	b.n	8002c58 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	2b02      	cmp	r3, #2
 8002b10:	d107      	bne.n	8002b22 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b12:	4b54      	ldr	r3, [pc, #336]	@ (8002c64 <HAL_RCC_ClockConfig+0x1f0>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d115      	bne.n	8002b4a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e09a      	b.n	8002c58 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d107      	bne.n	8002b3a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b2a:	4b4e      	ldr	r3, [pc, #312]	@ (8002c64 <HAL_RCC_ClockConfig+0x1f0>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0302 	and.w	r3, r3, #2
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d109      	bne.n	8002b4a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e08e      	b.n	8002c58 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b3a:	4b4a      	ldr	r3, [pc, #296]	@ (8002c64 <HAL_RCC_ClockConfig+0x1f0>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d101      	bne.n	8002b4a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e086      	b.n	8002c58 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b4a:	4b46      	ldr	r3, [pc, #280]	@ (8002c64 <HAL_RCC_ClockConfig+0x1f0>)
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	f023 0203 	bic.w	r2, r3, #3
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	4943      	ldr	r1, [pc, #268]	@ (8002c64 <HAL_RCC_ClockConfig+0x1f0>)
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b5c:	f7fe fe34 	bl	80017c8 <HAL_GetTick>
 8002b60:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b62:	e00a      	b.n	8002b7a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b64:	f7fe fe30 	bl	80017c8 <HAL_GetTick>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d901      	bls.n	8002b7a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002b76:	2303      	movs	r3, #3
 8002b78:	e06e      	b.n	8002c58 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b7a:	4b3a      	ldr	r3, [pc, #232]	@ (8002c64 <HAL_RCC_ClockConfig+0x1f0>)
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	f003 020c 	and.w	r2, r3, #12
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d1eb      	bne.n	8002b64 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0302 	and.w	r3, r3, #2
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d010      	beq.n	8002bba <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	689a      	ldr	r2, [r3, #8]
 8002b9c:	4b31      	ldr	r3, [pc, #196]	@ (8002c64 <HAL_RCC_ClockConfig+0x1f0>)
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d208      	bcs.n	8002bba <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ba8:	4b2e      	ldr	r3, [pc, #184]	@ (8002c64 <HAL_RCC_ClockConfig+0x1f0>)
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	492b      	ldr	r1, [pc, #172]	@ (8002c64 <HAL_RCC_ClockConfig+0x1f0>)
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002bba:	4b29      	ldr	r3, [pc, #164]	@ (8002c60 <HAL_RCC_ClockConfig+0x1ec>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 0307 	and.w	r3, r3, #7
 8002bc2:	683a      	ldr	r2, [r7, #0]
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d210      	bcs.n	8002bea <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bc8:	4b25      	ldr	r3, [pc, #148]	@ (8002c60 <HAL_RCC_ClockConfig+0x1ec>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f023 0207 	bic.w	r2, r3, #7
 8002bd0:	4923      	ldr	r1, [pc, #140]	@ (8002c60 <HAL_RCC_ClockConfig+0x1ec>)
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bd8:	4b21      	ldr	r3, [pc, #132]	@ (8002c60 <HAL_RCC_ClockConfig+0x1ec>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 0307 	and.w	r3, r3, #7
 8002be0:	683a      	ldr	r2, [r7, #0]
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d001      	beq.n	8002bea <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e036      	b.n	8002c58 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0304 	and.w	r3, r3, #4
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d008      	beq.n	8002c08 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bf6:	4b1b      	ldr	r3, [pc, #108]	@ (8002c64 <HAL_RCC_ClockConfig+0x1f0>)
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	4918      	ldr	r1, [pc, #96]	@ (8002c64 <HAL_RCC_ClockConfig+0x1f0>)
 8002c04:	4313      	orrs	r3, r2
 8002c06:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 0308 	and.w	r3, r3, #8
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d009      	beq.n	8002c28 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c14:	4b13      	ldr	r3, [pc, #76]	@ (8002c64 <HAL_RCC_ClockConfig+0x1f0>)
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	691b      	ldr	r3, [r3, #16]
 8002c20:	00db      	lsls	r3, r3, #3
 8002c22:	4910      	ldr	r1, [pc, #64]	@ (8002c64 <HAL_RCC_ClockConfig+0x1f0>)
 8002c24:	4313      	orrs	r3, r2
 8002c26:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c28:	f000 f824 	bl	8002c74 <HAL_RCC_GetSysClockFreq>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	4b0d      	ldr	r3, [pc, #52]	@ (8002c64 <HAL_RCC_ClockConfig+0x1f0>)
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	091b      	lsrs	r3, r3, #4
 8002c34:	f003 030f 	and.w	r3, r3, #15
 8002c38:	490b      	ldr	r1, [pc, #44]	@ (8002c68 <HAL_RCC_ClockConfig+0x1f4>)
 8002c3a:	5ccb      	ldrb	r3, [r1, r3]
 8002c3c:	f003 031f 	and.w	r3, r3, #31
 8002c40:	fa22 f303 	lsr.w	r3, r2, r3
 8002c44:	4a09      	ldr	r2, [pc, #36]	@ (8002c6c <HAL_RCC_ClockConfig+0x1f8>)
 8002c46:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002c48:	4b09      	ldr	r3, [pc, #36]	@ (8002c70 <HAL_RCC_ClockConfig+0x1fc>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7fe fd6b 	bl	8001728 <HAL_InitTick>
 8002c52:	4603      	mov	r3, r0
 8002c54:	72fb      	strb	r3, [r7, #11]

  return status;
 8002c56:	7afb      	ldrb	r3, [r7, #11]
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3710      	adds	r7, #16
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	40022000 	.word	0x40022000
 8002c64:	40021000 	.word	0x40021000
 8002c68:	08008e60 	.word	0x08008e60
 8002c6c:	20000000 	.word	0x20000000
 8002c70:	20000004 	.word	0x20000004

08002c74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b089      	sub	sp, #36	@ 0x24
 8002c78:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	61fb      	str	r3, [r7, #28]
 8002c7e:	2300      	movs	r3, #0
 8002c80:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c82:	4b3e      	ldr	r3, [pc, #248]	@ (8002d7c <HAL_RCC_GetSysClockFreq+0x108>)
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	f003 030c 	and.w	r3, r3, #12
 8002c8a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c8c:	4b3b      	ldr	r3, [pc, #236]	@ (8002d7c <HAL_RCC_GetSysClockFreq+0x108>)
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	f003 0303 	and.w	r3, r3, #3
 8002c94:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d005      	beq.n	8002ca8 <HAL_RCC_GetSysClockFreq+0x34>
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	2b0c      	cmp	r3, #12
 8002ca0:	d121      	bne.n	8002ce6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d11e      	bne.n	8002ce6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002ca8:	4b34      	ldr	r3, [pc, #208]	@ (8002d7c <HAL_RCC_GetSysClockFreq+0x108>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 0308 	and.w	r3, r3, #8
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d107      	bne.n	8002cc4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002cb4:	4b31      	ldr	r3, [pc, #196]	@ (8002d7c <HAL_RCC_GetSysClockFreq+0x108>)
 8002cb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002cba:	0a1b      	lsrs	r3, r3, #8
 8002cbc:	f003 030f 	and.w	r3, r3, #15
 8002cc0:	61fb      	str	r3, [r7, #28]
 8002cc2:	e005      	b.n	8002cd0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002cc4:	4b2d      	ldr	r3, [pc, #180]	@ (8002d7c <HAL_RCC_GetSysClockFreq+0x108>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	091b      	lsrs	r3, r3, #4
 8002cca:	f003 030f 	and.w	r3, r3, #15
 8002cce:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002cd0:	4a2b      	ldr	r2, [pc, #172]	@ (8002d80 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cd8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d10d      	bne.n	8002cfc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ce4:	e00a      	b.n	8002cfc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	2b04      	cmp	r3, #4
 8002cea:	d102      	bne.n	8002cf2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002cec:	4b25      	ldr	r3, [pc, #148]	@ (8002d84 <HAL_RCC_GetSysClockFreq+0x110>)
 8002cee:	61bb      	str	r3, [r7, #24]
 8002cf0:	e004      	b.n	8002cfc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	2b08      	cmp	r3, #8
 8002cf6:	d101      	bne.n	8002cfc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002cf8:	4b23      	ldr	r3, [pc, #140]	@ (8002d88 <HAL_RCC_GetSysClockFreq+0x114>)
 8002cfa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	2b0c      	cmp	r3, #12
 8002d00:	d134      	bne.n	8002d6c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d02:	4b1e      	ldr	r3, [pc, #120]	@ (8002d7c <HAL_RCC_GetSysClockFreq+0x108>)
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	f003 0303 	and.w	r3, r3, #3
 8002d0a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	2b02      	cmp	r3, #2
 8002d10:	d003      	beq.n	8002d1a <HAL_RCC_GetSysClockFreq+0xa6>
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	2b03      	cmp	r3, #3
 8002d16:	d003      	beq.n	8002d20 <HAL_RCC_GetSysClockFreq+0xac>
 8002d18:	e005      	b.n	8002d26 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002d1a:	4b1a      	ldr	r3, [pc, #104]	@ (8002d84 <HAL_RCC_GetSysClockFreq+0x110>)
 8002d1c:	617b      	str	r3, [r7, #20]
      break;
 8002d1e:	e005      	b.n	8002d2c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002d20:	4b19      	ldr	r3, [pc, #100]	@ (8002d88 <HAL_RCC_GetSysClockFreq+0x114>)
 8002d22:	617b      	str	r3, [r7, #20]
      break;
 8002d24:	e002      	b.n	8002d2c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002d26:	69fb      	ldr	r3, [r7, #28]
 8002d28:	617b      	str	r3, [r7, #20]
      break;
 8002d2a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d2c:	4b13      	ldr	r3, [pc, #76]	@ (8002d7c <HAL_RCC_GetSysClockFreq+0x108>)
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	091b      	lsrs	r3, r3, #4
 8002d32:	f003 0307 	and.w	r3, r3, #7
 8002d36:	3301      	adds	r3, #1
 8002d38:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002d3a:	4b10      	ldr	r3, [pc, #64]	@ (8002d7c <HAL_RCC_GetSysClockFreq+0x108>)
 8002d3c:	68db      	ldr	r3, [r3, #12]
 8002d3e:	0a1b      	lsrs	r3, r3, #8
 8002d40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d44:	697a      	ldr	r2, [r7, #20]
 8002d46:	fb03 f202 	mul.w	r2, r3, r2
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d50:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002d52:	4b0a      	ldr	r3, [pc, #40]	@ (8002d7c <HAL_RCC_GetSysClockFreq+0x108>)
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	0e5b      	lsrs	r3, r3, #25
 8002d58:	f003 0303 	and.w	r3, r3, #3
 8002d5c:	3301      	adds	r3, #1
 8002d5e:	005b      	lsls	r3, r3, #1
 8002d60:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002d62:	697a      	ldr	r2, [r7, #20]
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d6a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002d6c:	69bb      	ldr	r3, [r7, #24]
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3724      	adds	r7, #36	@ 0x24
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr
 8002d7a:	bf00      	nop
 8002d7c:	40021000 	.word	0x40021000
 8002d80:	08008e78 	.word	0x08008e78
 8002d84:	00f42400 	.word	0x00f42400
 8002d88:	007a1200 	.word	0x007a1200

08002d8c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d90:	4b03      	ldr	r3, [pc, #12]	@ (8002da0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d92:	681b      	ldr	r3, [r3, #0]
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr
 8002d9e:	bf00      	nop
 8002da0:	20000000 	.word	0x20000000

08002da4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002da8:	f7ff fff0 	bl	8002d8c <HAL_RCC_GetHCLKFreq>
 8002dac:	4602      	mov	r2, r0
 8002dae:	4b06      	ldr	r3, [pc, #24]	@ (8002dc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	0a1b      	lsrs	r3, r3, #8
 8002db4:	f003 0307 	and.w	r3, r3, #7
 8002db8:	4904      	ldr	r1, [pc, #16]	@ (8002dcc <HAL_RCC_GetPCLK1Freq+0x28>)
 8002dba:	5ccb      	ldrb	r3, [r1, r3]
 8002dbc:	f003 031f 	and.w	r3, r3, #31
 8002dc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	40021000 	.word	0x40021000
 8002dcc:	08008e70 	.word	0x08008e70

08002dd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002dd4:	f7ff ffda 	bl	8002d8c <HAL_RCC_GetHCLKFreq>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	4b06      	ldr	r3, [pc, #24]	@ (8002df4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	0adb      	lsrs	r3, r3, #11
 8002de0:	f003 0307 	and.w	r3, r3, #7
 8002de4:	4904      	ldr	r1, [pc, #16]	@ (8002df8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002de6:	5ccb      	ldrb	r3, [r1, r3]
 8002de8:	f003 031f 	and.w	r3, r3, #31
 8002dec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	40021000 	.word	0x40021000
 8002df8:	08008e70 	.word	0x08008e70

08002dfc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b086      	sub	sp, #24
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002e04:	2300      	movs	r3, #0
 8002e06:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002e08:	4b2a      	ldr	r3, [pc, #168]	@ (8002eb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d003      	beq.n	8002e1c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002e14:	f7ff f9ee 	bl	80021f4 <HAL_PWREx_GetVoltageRange>
 8002e18:	6178      	str	r0, [r7, #20]
 8002e1a:	e014      	b.n	8002e46 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e1c:	4b25      	ldr	r3, [pc, #148]	@ (8002eb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e20:	4a24      	ldr	r2, [pc, #144]	@ (8002eb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e26:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e28:	4b22      	ldr	r3, [pc, #136]	@ (8002eb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e30:	60fb      	str	r3, [r7, #12]
 8002e32:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002e34:	f7ff f9de 	bl	80021f4 <HAL_PWREx_GetVoltageRange>
 8002e38:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002e3a:	4b1e      	ldr	r3, [pc, #120]	@ (8002eb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e3e:	4a1d      	ldr	r2, [pc, #116]	@ (8002eb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e40:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e44:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e4c:	d10b      	bne.n	8002e66 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2b80      	cmp	r3, #128	@ 0x80
 8002e52:	d919      	bls.n	8002e88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2ba0      	cmp	r3, #160	@ 0xa0
 8002e58:	d902      	bls.n	8002e60 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	613b      	str	r3, [r7, #16]
 8002e5e:	e013      	b.n	8002e88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e60:	2301      	movs	r3, #1
 8002e62:	613b      	str	r3, [r7, #16]
 8002e64:	e010      	b.n	8002e88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2b80      	cmp	r3, #128	@ 0x80
 8002e6a:	d902      	bls.n	8002e72 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002e6c:	2303      	movs	r3, #3
 8002e6e:	613b      	str	r3, [r7, #16]
 8002e70:	e00a      	b.n	8002e88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2b80      	cmp	r3, #128	@ 0x80
 8002e76:	d102      	bne.n	8002e7e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e78:	2302      	movs	r3, #2
 8002e7a:	613b      	str	r3, [r7, #16]
 8002e7c:	e004      	b.n	8002e88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2b70      	cmp	r3, #112	@ 0x70
 8002e82:	d101      	bne.n	8002e88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e84:	2301      	movs	r3, #1
 8002e86:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002e88:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f023 0207 	bic.w	r2, r3, #7
 8002e90:	4909      	ldr	r1, [pc, #36]	@ (8002eb8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002e98:	4b07      	ldr	r3, [pc, #28]	@ (8002eb8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0307 	and.w	r3, r3, #7
 8002ea0:	693a      	ldr	r2, [r7, #16]
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d001      	beq.n	8002eaa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e000      	b.n	8002eac <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002eaa:	2300      	movs	r3, #0
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3718      	adds	r7, #24
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	40021000 	.word	0x40021000
 8002eb8:	40022000 	.word	0x40022000

08002ebc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b086      	sub	sp, #24
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ec8:	2300      	movs	r3, #0
 8002eca:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d041      	beq.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002edc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002ee0:	d02a      	beq.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002ee2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002ee6:	d824      	bhi.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002ee8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002eec:	d008      	beq.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002eee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002ef2:	d81e      	bhi.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d00a      	beq.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002ef8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002efc:	d010      	beq.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002efe:	e018      	b.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002f00:	4b86      	ldr	r3, [pc, #536]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	4a85      	ldr	r2, [pc, #532]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f0a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f0c:	e015      	b.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	3304      	adds	r3, #4
 8002f12:	2100      	movs	r1, #0
 8002f14:	4618      	mov	r0, r3
 8002f16:	f000 fabb 	bl	8003490 <RCCEx_PLLSAI1_Config>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f1e:	e00c      	b.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	3320      	adds	r3, #32
 8002f24:	2100      	movs	r1, #0
 8002f26:	4618      	mov	r0, r3
 8002f28:	f000 fba6 	bl	8003678 <RCCEx_PLLSAI2_Config>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f30:	e003      	b.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	74fb      	strb	r3, [r7, #19]
      break;
 8002f36:	e000      	b.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002f38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f3a:	7cfb      	ldrb	r3, [r7, #19]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d10b      	bne.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002f40:	4b76      	ldr	r3, [pc, #472]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f46:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002f4e:	4973      	ldr	r1, [pc, #460]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f50:	4313      	orrs	r3, r2
 8002f52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002f56:	e001      	b.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f58:	7cfb      	ldrb	r3, [r7, #19]
 8002f5a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d041      	beq.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f6c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002f70:	d02a      	beq.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002f72:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002f76:	d824      	bhi.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002f78:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002f7c:	d008      	beq.n	8002f90 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002f7e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002f82:	d81e      	bhi.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d00a      	beq.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002f88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f8c:	d010      	beq.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002f8e:	e018      	b.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002f90:	4b62      	ldr	r3, [pc, #392]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	4a61      	ldr	r2, [pc, #388]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f9a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f9c:	e015      	b.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	3304      	adds	r3, #4
 8002fa2:	2100      	movs	r1, #0
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f000 fa73 	bl	8003490 <RCCEx_PLLSAI1_Config>
 8002faa:	4603      	mov	r3, r0
 8002fac:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002fae:	e00c      	b.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	3320      	adds	r3, #32
 8002fb4:	2100      	movs	r1, #0
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f000 fb5e 	bl	8003678 <RCCEx_PLLSAI2_Config>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002fc0:	e003      	b.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	74fb      	strb	r3, [r7, #19]
      break;
 8002fc6:	e000      	b.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002fc8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002fca:	7cfb      	ldrb	r3, [r7, #19]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d10b      	bne.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002fd0:	4b52      	ldr	r3, [pc, #328]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fd6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002fde:	494f      	ldr	r1, [pc, #316]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002fe6:	e001      	b.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fe8:	7cfb      	ldrb	r3, [r7, #19]
 8002fea:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	f000 80a0 	beq.w	800313a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002ffe:	4b47      	ldr	r3, [pc, #284]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003000:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003002:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003006:	2b00      	cmp	r3, #0
 8003008:	d101      	bne.n	800300e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800300a:	2301      	movs	r3, #1
 800300c:	e000      	b.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800300e:	2300      	movs	r3, #0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d00d      	beq.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003014:	4b41      	ldr	r3, [pc, #260]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003016:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003018:	4a40      	ldr	r2, [pc, #256]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800301a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800301e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003020:	4b3e      	ldr	r3, [pc, #248]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003022:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003024:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003028:	60bb      	str	r3, [r7, #8]
 800302a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800302c:	2301      	movs	r3, #1
 800302e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003030:	4b3b      	ldr	r3, [pc, #236]	@ (8003120 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a3a      	ldr	r2, [pc, #232]	@ (8003120 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003036:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800303a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800303c:	f7fe fbc4 	bl	80017c8 <HAL_GetTick>
 8003040:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003042:	e009      	b.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003044:	f7fe fbc0 	bl	80017c8 <HAL_GetTick>
 8003048:	4602      	mov	r2, r0
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	2b02      	cmp	r3, #2
 8003050:	d902      	bls.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	74fb      	strb	r3, [r7, #19]
        break;
 8003056:	e005      	b.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003058:	4b31      	ldr	r3, [pc, #196]	@ (8003120 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003060:	2b00      	cmp	r3, #0
 8003062:	d0ef      	beq.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003064:	7cfb      	ldrb	r3, [r7, #19]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d15c      	bne.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800306a:	4b2c      	ldr	r3, [pc, #176]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800306c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003070:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003074:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d01f      	beq.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x200>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003082:	697a      	ldr	r2, [r7, #20]
 8003084:	429a      	cmp	r2, r3
 8003086:	d019      	beq.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003088:	4b24      	ldr	r3, [pc, #144]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800308a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800308e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003092:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003094:	4b21      	ldr	r3, [pc, #132]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003096:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800309a:	4a20      	ldr	r2, [pc, #128]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800309c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80030a4:	4b1d      	ldr	r3, [pc, #116]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030aa:	4a1c      	ldr	r2, [pc, #112]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80030b4:	4a19      	ldr	r2, [pc, #100]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	f003 0301 	and.w	r3, r3, #1
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d016      	beq.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030c6:	f7fe fb7f 	bl	80017c8 <HAL_GetTick>
 80030ca:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030cc:	e00b      	b.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030ce:	f7fe fb7b 	bl	80017c8 <HAL_GetTick>
 80030d2:	4602      	mov	r2, r0
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	1ad3      	subs	r3, r2, r3
 80030d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030dc:	4293      	cmp	r3, r2
 80030de:	d902      	bls.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80030e0:	2303      	movs	r3, #3
 80030e2:	74fb      	strb	r3, [r7, #19]
            break;
 80030e4:	e006      	b.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030e6:	4b0d      	ldr	r3, [pc, #52]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030ec:	f003 0302 	and.w	r3, r3, #2
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d0ec      	beq.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80030f4:	7cfb      	ldrb	r3, [r7, #19]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d10c      	bne.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030fa:	4b08      	ldr	r3, [pc, #32]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003100:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800310a:	4904      	ldr	r1, [pc, #16]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800310c:	4313      	orrs	r3, r2
 800310e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003112:	e009      	b.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003114:	7cfb      	ldrb	r3, [r7, #19]
 8003116:	74bb      	strb	r3, [r7, #18]
 8003118:	e006      	b.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800311a:	bf00      	nop
 800311c:	40021000 	.word	0x40021000
 8003120:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003124:	7cfb      	ldrb	r3, [r7, #19]
 8003126:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003128:	7c7b      	ldrb	r3, [r7, #17]
 800312a:	2b01      	cmp	r3, #1
 800312c:	d105      	bne.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800312e:	4b9e      	ldr	r3, [pc, #632]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003132:	4a9d      	ldr	r2, [pc, #628]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003134:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003138:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 0301 	and.w	r3, r3, #1
 8003142:	2b00      	cmp	r3, #0
 8003144:	d00a      	beq.n	800315c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003146:	4b98      	ldr	r3, [pc, #608]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003148:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800314c:	f023 0203 	bic.w	r2, r3, #3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003154:	4994      	ldr	r1, [pc, #592]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003156:	4313      	orrs	r3, r2
 8003158:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 0302 	and.w	r3, r3, #2
 8003164:	2b00      	cmp	r3, #0
 8003166:	d00a      	beq.n	800317e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003168:	4b8f      	ldr	r3, [pc, #572]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800316a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800316e:	f023 020c 	bic.w	r2, r3, #12
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003176:	498c      	ldr	r1, [pc, #560]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003178:	4313      	orrs	r3, r2
 800317a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 0304 	and.w	r3, r3, #4
 8003186:	2b00      	cmp	r3, #0
 8003188:	d00a      	beq.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800318a:	4b87      	ldr	r3, [pc, #540]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800318c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003190:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003198:	4983      	ldr	r1, [pc, #524]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800319a:	4313      	orrs	r3, r2
 800319c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 0308 	and.w	r3, r3, #8
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d00a      	beq.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80031ac:	4b7e      	ldr	r3, [pc, #504]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031b2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ba:	497b      	ldr	r1, [pc, #492]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031bc:	4313      	orrs	r3, r2
 80031be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0310 	and.w	r3, r3, #16
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d00a      	beq.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80031ce:	4b76      	ldr	r3, [pc, #472]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031dc:	4972      	ldr	r1, [pc, #456]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031de:	4313      	orrs	r3, r2
 80031e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0320 	and.w	r3, r3, #32
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d00a      	beq.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80031f0:	4b6d      	ldr	r3, [pc, #436]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031f6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031fe:	496a      	ldr	r1, [pc, #424]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003200:	4313      	orrs	r3, r2
 8003202:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800320e:	2b00      	cmp	r3, #0
 8003210:	d00a      	beq.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003212:	4b65      	ldr	r3, [pc, #404]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003214:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003218:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003220:	4961      	ldr	r1, [pc, #388]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003222:	4313      	orrs	r3, r2
 8003224:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003230:	2b00      	cmp	r3, #0
 8003232:	d00a      	beq.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003234:	4b5c      	ldr	r3, [pc, #368]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003236:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800323a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003242:	4959      	ldr	r1, [pc, #356]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003244:	4313      	orrs	r3, r2
 8003246:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003252:	2b00      	cmp	r3, #0
 8003254:	d00a      	beq.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003256:	4b54      	ldr	r3, [pc, #336]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003258:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800325c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003264:	4950      	ldr	r1, [pc, #320]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003266:	4313      	orrs	r3, r2
 8003268:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003274:	2b00      	cmp	r3, #0
 8003276:	d00a      	beq.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003278:	4b4b      	ldr	r3, [pc, #300]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800327a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800327e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003286:	4948      	ldr	r1, [pc, #288]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003288:	4313      	orrs	r3, r2
 800328a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003296:	2b00      	cmp	r3, #0
 8003298:	d00a      	beq.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800329a:	4b43      	ldr	r3, [pc, #268]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800329c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032a0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032a8:	493f      	ldr	r1, [pc, #252]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d028      	beq.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80032bc:	4b3a      	ldr	r3, [pc, #232]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80032ca:	4937      	ldr	r1, [pc, #220]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032cc:	4313      	orrs	r3, r2
 80032ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80032d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80032da:	d106      	bne.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032dc:	4b32      	ldr	r3, [pc, #200]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	4a31      	ldr	r2, [pc, #196]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80032e6:	60d3      	str	r3, [r2, #12]
 80032e8:	e011      	b.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80032ee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80032f2:	d10c      	bne.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	3304      	adds	r3, #4
 80032f8:	2101      	movs	r1, #1
 80032fa:	4618      	mov	r0, r3
 80032fc:	f000 f8c8 	bl	8003490 <RCCEx_PLLSAI1_Config>
 8003300:	4603      	mov	r3, r0
 8003302:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003304:	7cfb      	ldrb	r3, [r7, #19]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d001      	beq.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800330a:	7cfb      	ldrb	r3, [r7, #19]
 800330c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d028      	beq.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800331a:	4b23      	ldr	r3, [pc, #140]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800331c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003320:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003328:	491f      	ldr	r1, [pc, #124]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800332a:	4313      	orrs	r3, r2
 800332c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003334:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003338:	d106      	bne.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800333a:	4b1b      	ldr	r3, [pc, #108]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800333c:	68db      	ldr	r3, [r3, #12]
 800333e:	4a1a      	ldr	r2, [pc, #104]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003340:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003344:	60d3      	str	r3, [r2, #12]
 8003346:	e011      	b.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800334c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003350:	d10c      	bne.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	3304      	adds	r3, #4
 8003356:	2101      	movs	r1, #1
 8003358:	4618      	mov	r0, r3
 800335a:	f000 f899 	bl	8003490 <RCCEx_PLLSAI1_Config>
 800335e:	4603      	mov	r3, r0
 8003360:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003362:	7cfb      	ldrb	r3, [r7, #19]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d001      	beq.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003368:	7cfb      	ldrb	r3, [r7, #19]
 800336a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003374:	2b00      	cmp	r3, #0
 8003376:	d02b      	beq.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003378:	4b0b      	ldr	r3, [pc, #44]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800337a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800337e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003386:	4908      	ldr	r1, [pc, #32]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003388:	4313      	orrs	r3, r2
 800338a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003392:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003396:	d109      	bne.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003398:	4b03      	ldr	r3, [pc, #12]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800339a:	68db      	ldr	r3, [r3, #12]
 800339c:	4a02      	ldr	r2, [pc, #8]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800339e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033a2:	60d3      	str	r3, [r2, #12]
 80033a4:	e014      	b.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80033a6:	bf00      	nop
 80033a8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033b0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80033b4:	d10c      	bne.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	3304      	adds	r3, #4
 80033ba:	2101      	movs	r1, #1
 80033bc:	4618      	mov	r0, r3
 80033be:	f000 f867 	bl	8003490 <RCCEx_PLLSAI1_Config>
 80033c2:	4603      	mov	r3, r0
 80033c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033c6:	7cfb      	ldrb	r3, [r7, #19]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d001      	beq.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80033cc:	7cfb      	ldrb	r3, [r7, #19]
 80033ce:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d02f      	beq.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80033dc:	4b2b      	ldr	r3, [pc, #172]	@ (800348c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80033de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033e2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80033ea:	4928      	ldr	r1, [pc, #160]	@ (800348c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80033ec:	4313      	orrs	r3, r2
 80033ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80033f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80033fa:	d10d      	bne.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	3304      	adds	r3, #4
 8003400:	2102      	movs	r1, #2
 8003402:	4618      	mov	r0, r3
 8003404:	f000 f844 	bl	8003490 <RCCEx_PLLSAI1_Config>
 8003408:	4603      	mov	r3, r0
 800340a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800340c:	7cfb      	ldrb	r3, [r7, #19]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d014      	beq.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003412:	7cfb      	ldrb	r3, [r7, #19]
 8003414:	74bb      	strb	r3, [r7, #18]
 8003416:	e011      	b.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800341c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003420:	d10c      	bne.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	3320      	adds	r3, #32
 8003426:	2102      	movs	r1, #2
 8003428:	4618      	mov	r0, r3
 800342a:	f000 f925 	bl	8003678 <RCCEx_PLLSAI2_Config>
 800342e:	4603      	mov	r3, r0
 8003430:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003432:	7cfb      	ldrb	r3, [r7, #19]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d001      	beq.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003438:	7cfb      	ldrb	r3, [r7, #19]
 800343a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d00a      	beq.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003448:	4b10      	ldr	r3, [pc, #64]	@ (800348c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800344a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800344e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003456:	490d      	ldr	r1, [pc, #52]	@ (800348c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003458:	4313      	orrs	r3, r2
 800345a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d00b      	beq.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800346a:	4b08      	ldr	r3, [pc, #32]	@ (800348c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800346c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003470:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800347a:	4904      	ldr	r1, [pc, #16]	@ (800348c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800347c:	4313      	orrs	r3, r2
 800347e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003482:	7cbb      	ldrb	r3, [r7, #18]
}
 8003484:	4618      	mov	r0, r3
 8003486:	3718      	adds	r7, #24
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}
 800348c:	40021000 	.word	0x40021000

08003490 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
 8003498:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800349a:	2300      	movs	r3, #0
 800349c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800349e:	4b75      	ldr	r3, [pc, #468]	@ (8003674 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	f003 0303 	and.w	r3, r3, #3
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d018      	beq.n	80034dc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80034aa:	4b72      	ldr	r3, [pc, #456]	@ (8003674 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034ac:	68db      	ldr	r3, [r3, #12]
 80034ae:	f003 0203 	and.w	r2, r3, #3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	429a      	cmp	r2, r3
 80034b8:	d10d      	bne.n	80034d6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
       ||
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d009      	beq.n	80034d6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80034c2:	4b6c      	ldr	r3, [pc, #432]	@ (8003674 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034c4:	68db      	ldr	r3, [r3, #12]
 80034c6:	091b      	lsrs	r3, r3, #4
 80034c8:	f003 0307 	and.w	r3, r3, #7
 80034cc:	1c5a      	adds	r2, r3, #1
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685b      	ldr	r3, [r3, #4]
       ||
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d047      	beq.n	8003566 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	73fb      	strb	r3, [r7, #15]
 80034da:	e044      	b.n	8003566 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2b03      	cmp	r3, #3
 80034e2:	d018      	beq.n	8003516 <RCCEx_PLLSAI1_Config+0x86>
 80034e4:	2b03      	cmp	r3, #3
 80034e6:	d825      	bhi.n	8003534 <RCCEx_PLLSAI1_Config+0xa4>
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d002      	beq.n	80034f2 <RCCEx_PLLSAI1_Config+0x62>
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d009      	beq.n	8003504 <RCCEx_PLLSAI1_Config+0x74>
 80034f0:	e020      	b.n	8003534 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80034f2:	4b60      	ldr	r3, [pc, #384]	@ (8003674 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0302 	and.w	r3, r3, #2
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d11d      	bne.n	800353a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003502:	e01a      	b.n	800353a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003504:	4b5b      	ldr	r3, [pc, #364]	@ (8003674 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800350c:	2b00      	cmp	r3, #0
 800350e:	d116      	bne.n	800353e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003514:	e013      	b.n	800353e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003516:	4b57      	ldr	r3, [pc, #348]	@ (8003674 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d10f      	bne.n	8003542 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003522:	4b54      	ldr	r3, [pc, #336]	@ (8003674 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d109      	bne.n	8003542 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003532:	e006      	b.n	8003542 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	73fb      	strb	r3, [r7, #15]
      break;
 8003538:	e004      	b.n	8003544 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800353a:	bf00      	nop
 800353c:	e002      	b.n	8003544 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800353e:	bf00      	nop
 8003540:	e000      	b.n	8003544 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003542:	bf00      	nop
    }

    if(status == HAL_OK)
 8003544:	7bfb      	ldrb	r3, [r7, #15]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d10d      	bne.n	8003566 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800354a:	4b4a      	ldr	r3, [pc, #296]	@ (8003674 <RCCEx_PLLSAI1_Config+0x1e4>)
 800354c:	68db      	ldr	r3, [r3, #12]
 800354e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6819      	ldr	r1, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	3b01      	subs	r3, #1
 800355c:	011b      	lsls	r3, r3, #4
 800355e:	430b      	orrs	r3, r1
 8003560:	4944      	ldr	r1, [pc, #272]	@ (8003674 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003562:	4313      	orrs	r3, r2
 8003564:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003566:	7bfb      	ldrb	r3, [r7, #15]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d17d      	bne.n	8003668 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800356c:	4b41      	ldr	r3, [pc, #260]	@ (8003674 <RCCEx_PLLSAI1_Config+0x1e4>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a40      	ldr	r2, [pc, #256]	@ (8003674 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003572:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003576:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003578:	f7fe f926 	bl	80017c8 <HAL_GetTick>
 800357c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800357e:	e009      	b.n	8003594 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003580:	f7fe f922 	bl	80017c8 <HAL_GetTick>
 8003584:	4602      	mov	r2, r0
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	1ad3      	subs	r3, r2, r3
 800358a:	2b02      	cmp	r3, #2
 800358c:	d902      	bls.n	8003594 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800358e:	2303      	movs	r3, #3
 8003590:	73fb      	strb	r3, [r7, #15]
        break;
 8003592:	e005      	b.n	80035a0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003594:	4b37      	ldr	r3, [pc, #220]	@ (8003674 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800359c:	2b00      	cmp	r3, #0
 800359e:	d1ef      	bne.n	8003580 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80035a0:	7bfb      	ldrb	r3, [r7, #15]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d160      	bne.n	8003668 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d111      	bne.n	80035d0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80035ac:	4b31      	ldr	r3, [pc, #196]	@ (8003674 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035ae:	691b      	ldr	r3, [r3, #16]
 80035b0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80035b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035b8:	687a      	ldr	r2, [r7, #4]
 80035ba:	6892      	ldr	r2, [r2, #8]
 80035bc:	0211      	lsls	r1, r2, #8
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	68d2      	ldr	r2, [r2, #12]
 80035c2:	0912      	lsrs	r2, r2, #4
 80035c4:	0452      	lsls	r2, r2, #17
 80035c6:	430a      	orrs	r2, r1
 80035c8:	492a      	ldr	r1, [pc, #168]	@ (8003674 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035ca:	4313      	orrs	r3, r2
 80035cc:	610b      	str	r3, [r1, #16]
 80035ce:	e027      	b.n	8003620 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d112      	bne.n	80035fc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80035d6:	4b27      	ldr	r3, [pc, #156]	@ (8003674 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035d8:	691b      	ldr	r3, [r3, #16]
 80035da:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80035de:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	6892      	ldr	r2, [r2, #8]
 80035e6:	0211      	lsls	r1, r2, #8
 80035e8:	687a      	ldr	r2, [r7, #4]
 80035ea:	6912      	ldr	r2, [r2, #16]
 80035ec:	0852      	lsrs	r2, r2, #1
 80035ee:	3a01      	subs	r2, #1
 80035f0:	0552      	lsls	r2, r2, #21
 80035f2:	430a      	orrs	r2, r1
 80035f4:	491f      	ldr	r1, [pc, #124]	@ (8003674 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035f6:	4313      	orrs	r3, r2
 80035f8:	610b      	str	r3, [r1, #16]
 80035fa:	e011      	b.n	8003620 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80035fc:	4b1d      	ldr	r3, [pc, #116]	@ (8003674 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035fe:	691b      	ldr	r3, [r3, #16]
 8003600:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003604:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003608:	687a      	ldr	r2, [r7, #4]
 800360a:	6892      	ldr	r2, [r2, #8]
 800360c:	0211      	lsls	r1, r2, #8
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	6952      	ldr	r2, [r2, #20]
 8003612:	0852      	lsrs	r2, r2, #1
 8003614:	3a01      	subs	r2, #1
 8003616:	0652      	lsls	r2, r2, #25
 8003618:	430a      	orrs	r2, r1
 800361a:	4916      	ldr	r1, [pc, #88]	@ (8003674 <RCCEx_PLLSAI1_Config+0x1e4>)
 800361c:	4313      	orrs	r3, r2
 800361e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003620:	4b14      	ldr	r3, [pc, #80]	@ (8003674 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a13      	ldr	r2, [pc, #76]	@ (8003674 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003626:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800362a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800362c:	f7fe f8cc 	bl	80017c8 <HAL_GetTick>
 8003630:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003632:	e009      	b.n	8003648 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003634:	f7fe f8c8 	bl	80017c8 <HAL_GetTick>
 8003638:	4602      	mov	r2, r0
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	1ad3      	subs	r3, r2, r3
 800363e:	2b02      	cmp	r3, #2
 8003640:	d902      	bls.n	8003648 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	73fb      	strb	r3, [r7, #15]
          break;
 8003646:	e005      	b.n	8003654 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003648:	4b0a      	ldr	r3, [pc, #40]	@ (8003674 <RCCEx_PLLSAI1_Config+0x1e4>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003650:	2b00      	cmp	r3, #0
 8003652:	d0ef      	beq.n	8003634 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003654:	7bfb      	ldrb	r3, [r7, #15]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d106      	bne.n	8003668 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800365a:	4b06      	ldr	r3, [pc, #24]	@ (8003674 <RCCEx_PLLSAI1_Config+0x1e4>)
 800365c:	691a      	ldr	r2, [r3, #16]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	699b      	ldr	r3, [r3, #24]
 8003662:	4904      	ldr	r1, [pc, #16]	@ (8003674 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003664:	4313      	orrs	r3, r2
 8003666:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003668:	7bfb      	ldrb	r3, [r7, #15]
}
 800366a:	4618      	mov	r0, r3
 800366c:	3710      	adds	r7, #16
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	40021000 	.word	0x40021000

08003678 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b084      	sub	sp, #16
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
 8003680:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003682:	2300      	movs	r3, #0
 8003684:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003686:	4b6a      	ldr	r3, [pc, #424]	@ (8003830 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003688:	68db      	ldr	r3, [r3, #12]
 800368a:	f003 0303 	and.w	r3, r3, #3
 800368e:	2b00      	cmp	r3, #0
 8003690:	d018      	beq.n	80036c4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003692:	4b67      	ldr	r3, [pc, #412]	@ (8003830 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003694:	68db      	ldr	r3, [r3, #12]
 8003696:	f003 0203 	and.w	r2, r3, #3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	429a      	cmp	r2, r3
 80036a0:	d10d      	bne.n	80036be <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
       ||
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d009      	beq.n	80036be <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80036aa:	4b61      	ldr	r3, [pc, #388]	@ (8003830 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	091b      	lsrs	r3, r3, #4
 80036b0:	f003 0307 	and.w	r3, r3, #7
 80036b4:	1c5a      	adds	r2, r3, #1
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
       ||
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d047      	beq.n	800374e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	73fb      	strb	r3, [r7, #15]
 80036c2:	e044      	b.n	800374e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2b03      	cmp	r3, #3
 80036ca:	d018      	beq.n	80036fe <RCCEx_PLLSAI2_Config+0x86>
 80036cc:	2b03      	cmp	r3, #3
 80036ce:	d825      	bhi.n	800371c <RCCEx_PLLSAI2_Config+0xa4>
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d002      	beq.n	80036da <RCCEx_PLLSAI2_Config+0x62>
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	d009      	beq.n	80036ec <RCCEx_PLLSAI2_Config+0x74>
 80036d8:	e020      	b.n	800371c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80036da:	4b55      	ldr	r3, [pc, #340]	@ (8003830 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0302 	and.w	r3, r3, #2
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d11d      	bne.n	8003722 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036ea:	e01a      	b.n	8003722 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80036ec:	4b50      	ldr	r3, [pc, #320]	@ (8003830 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d116      	bne.n	8003726 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036fc:	e013      	b.n	8003726 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80036fe:	4b4c      	ldr	r3, [pc, #304]	@ (8003830 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d10f      	bne.n	800372a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800370a:	4b49      	ldr	r3, [pc, #292]	@ (8003830 <RCCEx_PLLSAI2_Config+0x1b8>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d109      	bne.n	800372a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800371a:	e006      	b.n	800372a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	73fb      	strb	r3, [r7, #15]
      break;
 8003720:	e004      	b.n	800372c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003722:	bf00      	nop
 8003724:	e002      	b.n	800372c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003726:	bf00      	nop
 8003728:	e000      	b.n	800372c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800372a:	bf00      	nop
    }

    if(status == HAL_OK)
 800372c:	7bfb      	ldrb	r3, [r7, #15]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d10d      	bne.n	800374e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003732:	4b3f      	ldr	r3, [pc, #252]	@ (8003830 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6819      	ldr	r1, [r3, #0]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	3b01      	subs	r3, #1
 8003744:	011b      	lsls	r3, r3, #4
 8003746:	430b      	orrs	r3, r1
 8003748:	4939      	ldr	r1, [pc, #228]	@ (8003830 <RCCEx_PLLSAI2_Config+0x1b8>)
 800374a:	4313      	orrs	r3, r2
 800374c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800374e:	7bfb      	ldrb	r3, [r7, #15]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d167      	bne.n	8003824 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003754:	4b36      	ldr	r3, [pc, #216]	@ (8003830 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a35      	ldr	r2, [pc, #212]	@ (8003830 <RCCEx_PLLSAI2_Config+0x1b8>)
 800375a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800375e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003760:	f7fe f832 	bl	80017c8 <HAL_GetTick>
 8003764:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003766:	e009      	b.n	800377c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003768:	f7fe f82e 	bl	80017c8 <HAL_GetTick>
 800376c:	4602      	mov	r2, r0
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	1ad3      	subs	r3, r2, r3
 8003772:	2b02      	cmp	r3, #2
 8003774:	d902      	bls.n	800377c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003776:	2303      	movs	r3, #3
 8003778:	73fb      	strb	r3, [r7, #15]
        break;
 800377a:	e005      	b.n	8003788 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800377c:	4b2c      	ldr	r3, [pc, #176]	@ (8003830 <RCCEx_PLLSAI2_Config+0x1b8>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003784:	2b00      	cmp	r3, #0
 8003786:	d1ef      	bne.n	8003768 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003788:	7bfb      	ldrb	r3, [r7, #15]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d14a      	bne.n	8003824 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d111      	bne.n	80037b8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003794:	4b26      	ldr	r3, [pc, #152]	@ (8003830 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003796:	695b      	ldr	r3, [r3, #20]
 8003798:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800379c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037a0:	687a      	ldr	r2, [r7, #4]
 80037a2:	6892      	ldr	r2, [r2, #8]
 80037a4:	0211      	lsls	r1, r2, #8
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	68d2      	ldr	r2, [r2, #12]
 80037aa:	0912      	lsrs	r2, r2, #4
 80037ac:	0452      	lsls	r2, r2, #17
 80037ae:	430a      	orrs	r2, r1
 80037b0:	491f      	ldr	r1, [pc, #124]	@ (8003830 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037b2:	4313      	orrs	r3, r2
 80037b4:	614b      	str	r3, [r1, #20]
 80037b6:	e011      	b.n	80037dc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80037b8:	4b1d      	ldr	r3, [pc, #116]	@ (8003830 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037ba:	695b      	ldr	r3, [r3, #20]
 80037bc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80037c0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80037c4:	687a      	ldr	r2, [r7, #4]
 80037c6:	6892      	ldr	r2, [r2, #8]
 80037c8:	0211      	lsls	r1, r2, #8
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	6912      	ldr	r2, [r2, #16]
 80037ce:	0852      	lsrs	r2, r2, #1
 80037d0:	3a01      	subs	r2, #1
 80037d2:	0652      	lsls	r2, r2, #25
 80037d4:	430a      	orrs	r2, r1
 80037d6:	4916      	ldr	r1, [pc, #88]	@ (8003830 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037d8:	4313      	orrs	r3, r2
 80037da:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80037dc:	4b14      	ldr	r3, [pc, #80]	@ (8003830 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a13      	ldr	r2, [pc, #76]	@ (8003830 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037e6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037e8:	f7fd ffee 	bl	80017c8 <HAL_GetTick>
 80037ec:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80037ee:	e009      	b.n	8003804 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80037f0:	f7fd ffea 	bl	80017c8 <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d902      	bls.n	8003804 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	73fb      	strb	r3, [r7, #15]
          break;
 8003802:	e005      	b.n	8003810 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003804:	4b0a      	ldr	r3, [pc, #40]	@ (8003830 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800380c:	2b00      	cmp	r3, #0
 800380e:	d0ef      	beq.n	80037f0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003810:	7bfb      	ldrb	r3, [r7, #15]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d106      	bne.n	8003824 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003816:	4b06      	ldr	r3, [pc, #24]	@ (8003830 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003818:	695a      	ldr	r2, [r3, #20]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	695b      	ldr	r3, [r3, #20]
 800381e:	4904      	ldr	r1, [pc, #16]	@ (8003830 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003820:	4313      	orrs	r3, r2
 8003822:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003824:	7bfb      	ldrb	r3, [r7, #15]
}
 8003826:	4618      	mov	r0, r3
 8003828:	3710      	adds	r7, #16
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	40021000 	.word	0x40021000

08003834 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b084      	sub	sp, #16
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d101      	bne.n	8003846 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e095      	b.n	8003972 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800384a:	2b00      	cmp	r3, #0
 800384c:	d108      	bne.n	8003860 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003856:	d009      	beq.n	800386c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2200      	movs	r2, #0
 800385c:	61da      	str	r2, [r3, #28]
 800385e:	e005      	b.n	800386c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2200      	movs	r2, #0
 8003864:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2200      	movs	r2, #0
 800386a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2200      	movs	r2, #0
 8003870:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003878:	b2db      	uxtb	r3, r3
 800387a:	2b00      	cmp	r3, #0
 800387c:	d106      	bne.n	800388c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2200      	movs	r2, #0
 8003882:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	f7fd fd2a 	bl	80012e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2202      	movs	r2, #2
 8003890:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038a2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80038ac:	d902      	bls.n	80038b4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80038ae:	2300      	movs	r3, #0
 80038b0:	60fb      	str	r3, [r7, #12]
 80038b2:	e002      	b.n	80038ba <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80038b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80038b8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80038c2:	d007      	beq.n	80038d4 <HAL_SPI_Init+0xa0>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	68db      	ldr	r3, [r3, #12]
 80038c8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80038cc:	d002      	beq.n	80038d4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2200      	movs	r2, #0
 80038d2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80038e4:	431a      	orrs	r2, r3
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	691b      	ldr	r3, [r3, #16]
 80038ea:	f003 0302 	and.w	r3, r3, #2
 80038ee:	431a      	orrs	r2, r3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	695b      	ldr	r3, [r3, #20]
 80038f4:	f003 0301 	and.w	r3, r3, #1
 80038f8:	431a      	orrs	r2, r3
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	699b      	ldr	r3, [r3, #24]
 80038fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003902:	431a      	orrs	r2, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	69db      	ldr	r3, [r3, #28]
 8003908:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800390c:	431a      	orrs	r2, r3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6a1b      	ldr	r3, [r3, #32]
 8003912:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003916:	ea42 0103 	orr.w	r1, r2, r3
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800391e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	430a      	orrs	r2, r1
 8003928:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	699b      	ldr	r3, [r3, #24]
 800392e:	0c1b      	lsrs	r3, r3, #16
 8003930:	f003 0204 	and.w	r2, r3, #4
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003938:	f003 0310 	and.w	r3, r3, #16
 800393c:	431a      	orrs	r2, r3
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003942:	f003 0308 	and.w	r3, r3, #8
 8003946:	431a      	orrs	r2, r3
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	68db      	ldr	r3, [r3, #12]
 800394c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003950:	ea42 0103 	orr.w	r1, r2, r3
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	430a      	orrs	r2, r1
 8003960:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2201      	movs	r2, #1
 800396c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003970:	2300      	movs	r3, #0
}
 8003972:	4618      	mov	r0, r3
 8003974:	3710      	adds	r7, #16
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
	...

0800397c <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	60f8      	str	r0, [r7, #12]
 8003984:	60b9      	str	r1, [r7, #8]
 8003986:	4613      	mov	r3, r2
 8003988:	80fb      	strh	r3, [r7, #6]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003990:	b2db      	uxtb	r3, r3
 8003992:	2b01      	cmp	r3, #1
 8003994:	d001      	beq.n	800399a <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 8003996:	2302      	movs	r3, #2
 8003998:	e105      	b.n	8003ba6 <HAL_SPI_Receive_DMA+0x22a>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d110      	bne.n	80039c4 <HAL_SPI_Receive_DMA+0x48>
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80039aa:	d10b      	bne.n	80039c4 <HAL_SPI_Receive_DMA+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2204      	movs	r2, #4
 80039b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 80039b4:	88fb      	ldrh	r3, [r7, #6]
 80039b6:	68ba      	ldr	r2, [r7, #8]
 80039b8:	68b9      	ldr	r1, [r7, #8]
 80039ba:	68f8      	ldr	r0, [r7, #12]
 80039bc:	f000 f8fe 	bl	8003bbc <HAL_SPI_TransmitReceive_DMA>
 80039c0:	4603      	mov	r3, r0
 80039c2:	e0f0      	b.n	8003ba6 <HAL_SPI_Receive_DMA+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d002      	beq.n	80039d0 <HAL_SPI_Receive_DMA+0x54>
 80039ca:	88fb      	ldrh	r3, [r7, #6]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d101      	bne.n	80039d4 <HAL_SPI_Receive_DMA+0x58>
  {
    return HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	e0e8      	b.n	8003ba6 <HAL_SPI_Receive_DMA+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d101      	bne.n	80039e2 <HAL_SPI_Receive_DMA+0x66>
 80039de:	2302      	movs	r3, #2
 80039e0:	e0e1      	b.n	8003ba6 <HAL_SPI_Receive_DMA+0x22a>
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2201      	movs	r2, #1
 80039e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2204      	movs	r2, #4
 80039ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2200      	movs	r2, #0
 80039f6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	68ba      	ldr	r2, [r7, #8]
 80039fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	88fa      	ldrh	r2, [r7, #6]
 8003a02:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	88fa      	ldrh	r2, [r7, #6]
 8003a0a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2200      	movs	r2, #0
 8003a12:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2200      	movs	r2, #0
 8003a18:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->TxXferSize  = 0U;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2200      	movs	r2, #0
 8003a24:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a2e:	d10f      	bne.n	8003a50 <HAL_SPI_Receive_DMA+0xd4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a3e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003a4e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	685a      	ldr	r2, [r3, #4]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003a5e:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003a68:	d908      	bls.n	8003a7c <HAL_SPI_Receive_DMA+0x100>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	685a      	ldr	r2, [r3, #4]
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003a78:	605a      	str	r2, [r3, #4]
 8003a7a:	e042      	b.n	8003b02 <HAL_SPI_Receive_DMA+0x186>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	685a      	ldr	r2, [r3, #4]
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003a8a:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a90:	699b      	ldr	r3, [r3, #24]
 8003a92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a96:	d134      	bne.n	8003b02 <HAL_SPI_Receive_DMA+0x186>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	685a      	ldr	r2, [r3, #4]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003aa6:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003aae:	b29b      	uxth	r3, r3
 8003ab0:	f003 0301 	and.w	r3, r3, #1
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d111      	bne.n	8003adc <HAL_SPI_Receive_DMA+0x160>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	685a      	ldr	r2, [r3, #4]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003ac6:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003ace:	b29b      	uxth	r3, r3
 8003ad0:	085b      	lsrs	r3, r3, #1
 8003ad2:	b29a      	uxth	r2, r3
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8003ada:	e012      	b.n	8003b02 <HAL_SPI_Receive_DMA+0x186>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	685a      	ldr	r2, [r3, #4]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003aea:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003af2:	b29b      	uxth	r3, r3
 8003af4:	085b      	lsrs	r3, r3, #1
 8003af6:	b29b      	uxth	r3, r3
 8003af8:	3301      	adds	r3, #1
 8003afa:	b29a      	uxth	r2, r3
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b06:	4a2a      	ldr	r2, [pc, #168]	@ (8003bb0 <HAL_SPI_Receive_DMA+0x234>)
 8003b08:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b0e:	4a29      	ldr	r2, [pc, #164]	@ (8003bb4 <HAL_SPI_Receive_DMA+0x238>)
 8003b10:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b16:	4a28      	ldr	r2, [pc, #160]	@ (8003bb8 <HAL_SPI_Receive_DMA+0x23c>)
 8003b18:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b1e:	2200      	movs	r2, #0
 8003b20:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	330c      	adds	r3, #12
 8003b2c:	4619      	mov	r1, r3
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b32:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003b3a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003b3c:	f7fe f81a 	bl	8001b74 <HAL_DMA_Start_IT>
 8003b40:	4603      	mov	r3, r0
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d00b      	beq.n	8003b5e <HAL_SPI_Receive_DMA+0x1e2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b4a:	f043 0210 	orr.w	r2, r3, #16
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e023      	b.n	8003ba6 <HAL_SPI_Receive_DMA+0x22a>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b68:	2b40      	cmp	r3, #64	@ 0x40
 8003b6a:	d007      	beq.n	8003b7c <HAL_SPI_Receive_DMA+0x200>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b7a:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	685a      	ldr	r2, [r3, #4]
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f042 0220 	orr.w	r2, r2, #32
 8003b92:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	685a      	ldr	r2, [r3, #4]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f042 0201 	orr.w	r2, r2, #1
 8003ba2:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8003ba4:	2300      	movs	r3, #0
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3710      	adds	r7, #16
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	08004299 	.word	0x08004299
 8003bb4:	08004161 	.word	0x08004161
 8003bb8:	080042d1 	.word	0x080042d1

08003bbc <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b086      	sub	sp, #24
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	60f8      	str	r0, [r7, #12]
 8003bc4:	60b9      	str	r1, [r7, #8]
 8003bc6:	607a      	str	r2, [r7, #4]
 8003bc8:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003bd0:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8003bd8:	7dfb      	ldrb	r3, [r7, #23]
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d00c      	beq.n	8003bf8 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003be4:	d106      	bne.n	8003bf4 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d102      	bne.n	8003bf4 <HAL_SPI_TransmitReceive_DMA+0x38>
 8003bee:	7dfb      	ldrb	r3, [r7, #23]
 8003bf0:	2b04      	cmp	r3, #4
 8003bf2:	d001      	beq.n	8003bf8 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003bf4:	2302      	movs	r3, #2
 8003bf6:	e158      	b.n	8003eaa <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d005      	beq.n	8003c0a <HAL_SPI_TransmitReceive_DMA+0x4e>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d002      	beq.n	8003c0a <HAL_SPI_TransmitReceive_DMA+0x4e>
 8003c04:	887b      	ldrh	r3, [r7, #2]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d101      	bne.n	8003c0e <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e14d      	b.n	8003eaa <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d101      	bne.n	8003c1c <HAL_SPI_TransmitReceive_DMA+0x60>
 8003c18:	2302      	movs	r3, #2
 8003c1a:	e146      	b.n	8003eaa <HAL_SPI_TransmitReceive_DMA+0x2ee>
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	2b04      	cmp	r3, #4
 8003c2e:	d003      	beq.n	8003c38 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2205      	movs	r2, #5
 8003c34:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	68ba      	ldr	r2, [r7, #8]
 8003c42:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	887a      	ldrh	r2, [r7, #2]
 8003c48:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	887a      	ldrh	r2, [r7, #2]
 8003c4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	687a      	ldr	r2, [r7, #4]
 8003c54:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	887a      	ldrh	r2, [r7, #2]
 8003c5a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	887a      	ldrh	r2, [r7, #2]
 8003c62:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	685a      	ldr	r2, [r3, #4]
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 8003c80:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	68db      	ldr	r3, [r3, #12]
 8003c86:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c8a:	d908      	bls.n	8003c9e <HAL_SPI_TransmitReceive_DMA+0xe2>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	685a      	ldr	r2, [r3, #4]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003c9a:	605a      	str	r2, [r3, #4]
 8003c9c:	e06f      	b.n	8003d7e <HAL_SPI_TransmitReceive_DMA+0x1c2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	685a      	ldr	r2, [r3, #4]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003cac:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cb2:	699b      	ldr	r3, [r3, #24]
 8003cb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cb8:	d126      	bne.n	8003d08 <HAL_SPI_TransmitReceive_DMA+0x14c>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8003cbe:	f003 0301 	and.w	r3, r3, #1
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d10f      	bne.n	8003ce6 <HAL_SPI_TransmitReceive_DMA+0x12a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	685a      	ldr	r2, [r3, #4]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003cd4:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	085b      	lsrs	r3, r3, #1
 8003cde:	b29a      	uxth	r2, r3
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ce4:	e010      	b.n	8003d08 <HAL_SPI_TransmitReceive_DMA+0x14c>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	685a      	ldr	r2, [r3, #4]
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003cf4:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cfa:	b29b      	uxth	r3, r3
 8003cfc:	085b      	lsrs	r3, r3, #1
 8003cfe:	b29b      	uxth	r3, r3
 8003d00:	3301      	adds	r3, #1
 8003d02:	b29a      	uxth	r2, r3
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d0c:	699b      	ldr	r3, [r3, #24]
 8003d0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d12:	d134      	bne.n	8003d7e <HAL_SPI_TransmitReceive_DMA+0x1c2>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	685a      	ldr	r2, [r3, #4]
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003d22:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	f003 0301 	and.w	r3, r3, #1
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d111      	bne.n	8003d58 <HAL_SPI_TransmitReceive_DMA+0x19c>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	685a      	ldr	r2, [r3, #4]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d42:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d4a:	b29b      	uxth	r3, r3
 8003d4c:	085b      	lsrs	r3, r3, #1
 8003d4e:	b29a      	uxth	r2, r3
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8003d56:	e012      	b.n	8003d7e <HAL_SPI_TransmitReceive_DMA+0x1c2>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	685a      	ldr	r2, [r3, #4]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d66:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	085b      	lsrs	r3, r3, #1
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	3301      	adds	r3, #1
 8003d76:	b29a      	uxth	r2, r3
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	2b04      	cmp	r3, #4
 8003d88:	d108      	bne.n	8003d9c <HAL_SPI_TransmitReceive_DMA+0x1e0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d8e:	4a49      	ldr	r2, [pc, #292]	@ (8003eb4 <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 8003d90:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d96:	4a48      	ldr	r2, [pc, #288]	@ (8003eb8 <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 8003d98:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003d9a:	e007      	b.n	8003dac <HAL_SPI_TransmitReceive_DMA+0x1f0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003da0:	4a46      	ldr	r2, [pc, #280]	@ (8003ebc <HAL_SPI_TransmitReceive_DMA+0x300>)
 8003da2:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003da8:	4a45      	ldr	r2, [pc, #276]	@ (8003ec0 <HAL_SPI_TransmitReceive_DMA+0x304>)
 8003daa:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003db0:	4a44      	ldr	r2, [pc, #272]	@ (8003ec4 <HAL_SPI_TransmitReceive_DMA+0x308>)
 8003db2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003db8:	2200      	movs	r2, #0
 8003dba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	330c      	adds	r3, #12
 8003dc6:	4619      	mov	r1, r3
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dcc:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003dd4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003dd6:	f7fd fecd 	bl	8001b74 <HAL_DMA_Start_IT>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d00b      	beq.n	8003df8 <HAL_SPI_TransmitReceive_DMA+0x23c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003de4:	f043 0210 	orr.w	r2, r3, #16
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2200      	movs	r2, #0
 8003df0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	e058      	b.n	8003eaa <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	685a      	ldr	r2, [r3, #4]
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f042 0201 	orr.w	r2, r2, #1
 8003e06:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e14:	2200      	movs	r2, #0
 8003e16:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e24:	2200      	movs	r2, #0
 8003e26:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e30:	4619      	mov	r1, r3
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	330c      	adds	r3, #12
 8003e38:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e3e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003e40:	f7fd fe98 	bl	8001b74 <HAL_DMA_Start_IT>
 8003e44:	4603      	mov	r3, r0
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d00b      	beq.n	8003e62 <HAL_SPI_TransmitReceive_DMA+0x2a6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e4e:	f043 0210 	orr.w	r2, r3, #16
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e023      	b.n	8003eaa <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e6c:	2b40      	cmp	r3, #64	@ 0x40
 8003e6e:	d007      	beq.n	8003e80 <HAL_SPI_TransmitReceive_DMA+0x2c4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003e7e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2200      	movs	r2, #0
 8003e84:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	685a      	ldr	r2, [r3, #4]
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f042 0220 	orr.w	r2, r2, #32
 8003e96:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	685a      	ldr	r2, [r3, #4]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f042 0202 	orr.w	r2, r2, #2
 8003ea6:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8003ea8:	2300      	movs	r3, #0
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3718      	adds	r7, #24
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	08004299 	.word	0x08004299
 8003eb8:	08004161 	.word	0x08004161
 8003ebc:	080042b5 	.word	0x080042b5
 8003ec0:	08004209 	.word	0x08004209
 8003ec4:	080042d1 	.word	0x080042d1

08003ec8 <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b08a      	sub	sp, #40	@ 0x28
 8003ecc:	af02      	add	r7, sp, #8
 8003ece:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	77fb      	strb	r3, [r7, #31]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003ed4:	4b88      	ldr	r3, [pc, #544]	@ (80040f8 <HAL_SPI_Abort+0x230>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a88      	ldr	r2, [pc, #544]	@ (80040fc <HAL_SPI_Abort+0x234>)
 8003eda:	fba2 2303 	umull	r2, r3, r2, r3
 8003ede:	0a5b      	lsrs	r3, r3, #9
 8003ee0:	2264      	movs	r2, #100	@ 0x64
 8003ee2:	fb02 f303 	mul.w	r3, r2, r3
 8003ee6:	617b      	str	r3, [r7, #20]
  count = resetcount;
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	685a      	ldr	r2, [r3, #4]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f022 0220 	bic.w	r2, r2, #32
 8003efa:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f06:	2b80      	cmp	r3, #128	@ 0x80
 8003f08:	d117      	bne.n	8003f3a <HAL_SPI_Abort+0x72>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	4a7c      	ldr	r2, [pc, #496]	@ (8004100 <HAL_SPI_Abort+0x238>)
 8003f0e:	651a      	str	r2, [r3, #80]	@ 0x50
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8003f10:	69bb      	ldr	r3, [r7, #24]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d106      	bne.n	8003f24 <HAL_SPI_Abort+0x5c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f1a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8003f22:	e008      	b.n	8003f36 <HAL_SPI_Abort+0x6e>
      }
      count--;
 8003f24:	69bb      	ldr	r3, [r7, #24]
 8003f26:	3b01      	subs	r3, #1
 8003f28:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	2b07      	cmp	r3, #7
 8003f34:	d1ec      	bne.n	8003f10 <HAL_SPI_Abort+0x48>
    /* Reset Timeout Counter */
    count = resetcount;
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f44:	2b40      	cmp	r3, #64	@ 0x40
 8003f46:	d117      	bne.n	8003f78 <HAL_SPI_Abort+0xb0>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	4a6e      	ldr	r2, [pc, #440]	@ (8004104 <HAL_SPI_Abort+0x23c>)
 8003f4c:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8003f4e:	69bb      	ldr	r3, [r7, #24]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d106      	bne.n	8003f62 <HAL_SPI_Abort+0x9a>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f58:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8003f60:	e008      	b.n	8003f74 <HAL_SPI_Abort+0xac>
      }
      count--;
 8003f62:	69bb      	ldr	r3, [r7, #24]
 8003f64:	3b01      	subs	r3, #1
 8003f66:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	2b07      	cmp	r3, #7
 8003f72:	d1ec      	bne.n	8003f4e <HAL_SPI_Abort+0x86>
    /* Reset Timeout Counter */
    count = resetcount;
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	f003 0302 	and.w	r3, r3, #2
 8003f82:	2b02      	cmp	r3, #2
 8003f84:	d141      	bne.n	800400a <HAL_SPI_Abort+0x142>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d03d      	beq.n	800400a <HAL_SPI_Abort+0x142>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f92:	2200      	movs	r2, #0
 8003f94:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f7fd fe4a 	bl	8001c34 <HAL_DMA_Abort>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d002      	beq.n	8003fac <HAL_SPI_Abort+0xe4>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2240      	movs	r2, #64	@ 0x40
 8003faa:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	685a      	ldr	r2, [r3, #4]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f022 0202 	bic.w	r2, r2, #2
 8003fba:	605a      	str	r2, [r3, #4]

      if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8003fbc:	f7fd fc04 	bl	80017c8 <HAL_GetTick>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	2164      	movs	r1, #100	@ 0x64
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f000 fb18 	bl	80045fc <SPI_EndRxTxTransaction>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d002      	beq.n	8003fd8 <HAL_SPI_Abort+0x110>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2240      	movs	r2, #64	@ 0x40
 8003fd6:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable SPI Peripheral */
      __HAL_SPI_DISABLE(hspi);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003fe6:	601a      	str	r2, [r3, #0]

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8003fe8:	f7fd fbee 	bl	80017c8 <HAL_GetTick>
 8003fec:	4603      	mov	r3, r0
 8003fee:	9300      	str	r3, [sp, #0]
 8003ff0:	2364      	movs	r3, #100	@ 0x64
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f000 fa11 	bl	8004420 <SPI_WaitFifoStateUntilTimeout>
 8003ffe:	4603      	mov	r3, r0
 8004000:	2b00      	cmp	r3, #0
 8004002:	d002      	beq.n	800400a <HAL_SPI_Abort+0x142>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2240      	movs	r2, #64	@ 0x40
 8004008:	661a      	str	r2, [r3, #96]	@ 0x60
      }
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	f003 0301 	and.w	r3, r3, #1
 8004014:	2b01      	cmp	r3, #1
 8004016:	d143      	bne.n	80040a0 <HAL_SPI_Abort+0x1d8>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800401c:	2b00      	cmp	r3, #0
 800401e:	d03f      	beq.n	80040a0 <HAL_SPI_Abort+0x1d8>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004024:	2200      	movs	r2, #0
 8004026:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800402c:	4618      	mov	r0, r3
 800402e:	f7fd fe01 	bl	8001c34 <HAL_DMA_Abort>
 8004032:	4603      	mov	r3, r0
 8004034:	2b00      	cmp	r3, #0
 8004036:	d002      	beq.n	800403e <HAL_SPI_Abort+0x176>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2240      	movs	r2, #64	@ 0x40
 800403c:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800404c:	601a      	str	r2, [r3, #0]

      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800404e:	f7fd fbbb 	bl	80017c8 <HAL_GetTick>
 8004052:	4603      	mov	r3, r0
 8004054:	9300      	str	r3, [sp, #0]
 8004056:	2364      	movs	r3, #100	@ 0x64
 8004058:	2200      	movs	r2, #0
 800405a:	2180      	movs	r1, #128	@ 0x80
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	f000 f957 	bl	8004310 <SPI_WaitFlagStateUntilTimeout>
 8004062:	4603      	mov	r3, r0
 8004064:	2b00      	cmp	r3, #0
 8004066:	d002      	beq.n	800406e <HAL_SPI_Abort+0x1a6>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2240      	movs	r2, #64	@ 0x40
 800406c:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800406e:	f7fd fbab 	bl	80017c8 <HAL_GetTick>
 8004072:	4603      	mov	r3, r0
 8004074:	9300      	str	r3, [sp, #0]
 8004076:	2364      	movs	r3, #100	@ 0x64
 8004078:	2200      	movs	r2, #0
 800407a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f000 f9ce 	bl	8004420 <SPI_WaitFifoStateUntilTimeout>
 8004084:	4603      	mov	r3, r0
 8004086:	2b00      	cmp	r3, #0
 8004088:	d002      	beq.n	8004090 <HAL_SPI_Abort+0x1c8>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2240      	movs	r2, #64	@ 0x40
 800408e:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	685a      	ldr	r2, [r3, #4]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f022 0201 	bic.w	r2, r2, #1
 800409e:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2200      	movs	r2, #0
 80040ac:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040b2:	2b40      	cmp	r3, #64	@ 0x40
 80040b4:	d102      	bne.n	80040bc <HAL_SPI_Abort+0x1f4>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	77fb      	strb	r3, [r7, #31]
 80040ba:	e002      	b.n	80040c2 <HAL_SPI_Abort+0x1fa>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80040c2:	2300      	movs	r3, #0
 80040c4:	613b      	str	r3, [r7, #16]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	613b      	str	r3, [r7, #16]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	613b      	str	r3, [r7, #16]
 80040d6:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 80040d8:	2300      	movs	r3, #0
 80040da:	60fb      	str	r3, [r7, #12]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	60fb      	str	r3, [r7, #12]
 80040e4:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2201      	movs	r2, #1
 80040ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return errorcode;
 80040ee:	7ffb      	ldrb	r3, [r7, #31]
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3720      	adds	r7, #32
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}
 80040f8:	20000000 	.word	0x20000000
 80040fc:	057619f1 	.word	0x057619f1
 8004100:	08004749 	.word	0x08004749
 8004104:	08004689 	.word	0x08004689

08004108 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8004110:	bf00      	nop
 8004112:	370c      	adds	r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr

0800411c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8004124:	bf00      	nop
 8004126:	370c      	adds	r7, #12
 8004128:	46bd      	mov	sp, r7
 800412a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412e:	4770      	bx	lr

08004130 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004130:	b480      	push	{r7}
 8004132:	b083      	sub	sp, #12
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8004138:	bf00      	nop
 800413a:	370c      	adds	r7, #12
 800413c:	46bd      	mov	sp, r7
 800413e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004142:	4770      	bx	lr

08004144 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004152:	b2db      	uxtb	r3, r3
}
 8004154:	4618      	mov	r0, r3
 8004156:	370c      	adds	r7, #12
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr

08004160 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b084      	sub	sp, #16
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800416c:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800416e:	f7fd fb2b 	bl	80017c8 <HAL_GetTick>
 8004172:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f003 0320 	and.w	r3, r3, #32
 800417e:	2b20      	cmp	r3, #32
 8004180:	d03c      	beq.n	80041fc <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	685a      	ldr	r2, [r3, #4]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f022 0220 	bic.w	r2, r2, #32
 8004190:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d10d      	bne.n	80041b6 <SPI_DMAReceiveCplt+0x56>
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041a2:	d108      	bne.n	80041b6 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	685a      	ldr	r2, [r3, #4]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f022 0203 	bic.w	r2, r2, #3
 80041b2:	605a      	str	r2, [r3, #4]
 80041b4:	e007      	b.n	80041c6 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	685a      	ldr	r2, [r3, #4]
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f022 0201 	bic.w	r2, r2, #1
 80041c4:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80041c6:	68ba      	ldr	r2, [r7, #8]
 80041c8:	2164      	movs	r1, #100	@ 0x64
 80041ca:	68f8      	ldr	r0, [r7, #12]
 80041cc:	f000 f9be 	bl	800454c <SPI_EndRxTransaction>
 80041d0:	4603      	mov	r3, r0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d002      	beq.n	80041dc <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2220      	movs	r2, #32
 80041da:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2200      	movs	r2, #0
 80041e0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d003      	beq.n	80041fc <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80041f4:	68f8      	ldr	r0, [r7, #12]
 80041f6:	f7fd f833 	bl	8001260 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80041fa:	e002      	b.n	8004202 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 80041fc:	68f8      	ldr	r0, [r7, #12]
 80041fe:	f7fc fff1 	bl	80011e4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004202:	3710      	adds	r7, #16
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}

08004208 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b084      	sub	sp, #16
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004214:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004216:	f7fd fad7 	bl	80017c8 <HAL_GetTick>
 800421a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f003 0320 	and.w	r3, r3, #32
 8004226:	2b20      	cmp	r3, #32
 8004228:	d030      	beq.n	800428c <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	685a      	ldr	r2, [r3, #4]
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f022 0220 	bic.w	r2, r2, #32
 8004238:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800423a:	68ba      	ldr	r2, [r7, #8]
 800423c:	2164      	movs	r1, #100	@ 0x64
 800423e:	68f8      	ldr	r0, [r7, #12]
 8004240:	f000 f9dc 	bl	80045fc <SPI_EndRxTxTransaction>
 8004244:	4603      	mov	r3, r0
 8004246:	2b00      	cmp	r3, #0
 8004248:	d005      	beq.n	8004256 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800424e:	f043 0220 	orr.w	r2, r3, #32
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	685a      	ldr	r2, [r3, #4]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f022 0203 	bic.w	r2, r2, #3
 8004264:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2200      	movs	r2, #0
 800426a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2200      	movs	r2, #0
 8004270:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2201      	movs	r2, #1
 8004278:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004280:	2b00      	cmp	r3, #0
 8004282:	d003      	beq.n	800428c <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004284:	68f8      	ldr	r0, [r7, #12]
 8004286:	f7fc ffeb 	bl	8001260 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800428a:	e002      	b.n	8004292 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800428c:	68f8      	ldr	r0, [r7, #12]
 800428e:	f7ff ff3b 	bl	8004108 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004292:	3710      	adds	r7, #16
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}

08004298 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b084      	sub	sp, #16
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042a4:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80042a6:	68f8      	ldr	r0, [r7, #12]
 80042a8:	f7ff ff38 	bl	800411c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80042ac:	bf00      	nop
 80042ae:	3710      	adds	r7, #16
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}

080042b4 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b084      	sub	sp, #16
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042c0:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80042c2:	68f8      	ldr	r0, [r7, #12]
 80042c4:	f7ff ff34 	bl	8004130 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80042c8:	bf00      	nop
 80042ca:	3710      	adds	r7, #16
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}

080042d0 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b084      	sub	sp, #16
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042dc:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	685a      	ldr	r2, [r3, #4]
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f022 0203 	bic.w	r2, r2, #3
 80042ec:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042f2:	f043 0210 	orr.w	r2, r3, #16
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2201      	movs	r2, #1
 80042fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004302:	68f8      	ldr	r0, [r7, #12]
 8004304:	f7fc ffac 	bl	8001260 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004308:	bf00      	nop
 800430a:	3710      	adds	r7, #16
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}

08004310 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b088      	sub	sp, #32
 8004314:	af00      	add	r7, sp, #0
 8004316:	60f8      	str	r0, [r7, #12]
 8004318:	60b9      	str	r1, [r7, #8]
 800431a:	603b      	str	r3, [r7, #0]
 800431c:	4613      	mov	r3, r2
 800431e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004320:	f7fd fa52 	bl	80017c8 <HAL_GetTick>
 8004324:	4602      	mov	r2, r0
 8004326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004328:	1a9b      	subs	r3, r3, r2
 800432a:	683a      	ldr	r2, [r7, #0]
 800432c:	4413      	add	r3, r2
 800432e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004330:	f7fd fa4a 	bl	80017c8 <HAL_GetTick>
 8004334:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004336:	4b39      	ldr	r3, [pc, #228]	@ (800441c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	015b      	lsls	r3, r3, #5
 800433c:	0d1b      	lsrs	r3, r3, #20
 800433e:	69fa      	ldr	r2, [r7, #28]
 8004340:	fb02 f303 	mul.w	r3, r2, r3
 8004344:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004346:	e054      	b.n	80043f2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800434e:	d050      	beq.n	80043f2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004350:	f7fd fa3a 	bl	80017c8 <HAL_GetTick>
 8004354:	4602      	mov	r2, r0
 8004356:	69bb      	ldr	r3, [r7, #24]
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	69fa      	ldr	r2, [r7, #28]
 800435c:	429a      	cmp	r2, r3
 800435e:	d902      	bls.n	8004366 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004360:	69fb      	ldr	r3, [r7, #28]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d13d      	bne.n	80043e2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	685a      	ldr	r2, [r3, #4]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004374:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800437e:	d111      	bne.n	80043a4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004388:	d004      	beq.n	8004394 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004392:	d107      	bne.n	80043a4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043a2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043ac:	d10f      	bne.n	80043ce <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	681a      	ldr	r2, [r3, #0]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80043bc:	601a      	str	r2, [r3, #0]
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	681a      	ldr	r2, [r3, #0]
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80043cc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2201      	movs	r2, #1
 80043d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2200      	movs	r2, #0
 80043da:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80043de:	2303      	movs	r3, #3
 80043e0:	e017      	b.n	8004412 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d101      	bne.n	80043ec <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80043e8:	2300      	movs	r3, #0
 80043ea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	3b01      	subs	r3, #1
 80043f0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	689a      	ldr	r2, [r3, #8]
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	4013      	ands	r3, r2
 80043fc:	68ba      	ldr	r2, [r7, #8]
 80043fe:	429a      	cmp	r2, r3
 8004400:	bf0c      	ite	eq
 8004402:	2301      	moveq	r3, #1
 8004404:	2300      	movne	r3, #0
 8004406:	b2db      	uxtb	r3, r3
 8004408:	461a      	mov	r2, r3
 800440a:	79fb      	ldrb	r3, [r7, #7]
 800440c:	429a      	cmp	r2, r3
 800440e:	d19b      	bne.n	8004348 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004410:	2300      	movs	r3, #0
}
 8004412:	4618      	mov	r0, r3
 8004414:	3720      	adds	r7, #32
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop
 800441c:	20000000 	.word	0x20000000

08004420 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b08a      	sub	sp, #40	@ 0x28
 8004424:	af00      	add	r7, sp, #0
 8004426:	60f8      	str	r0, [r7, #12]
 8004428:	60b9      	str	r1, [r7, #8]
 800442a:	607a      	str	r2, [r7, #4]
 800442c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800442e:	2300      	movs	r3, #0
 8004430:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004432:	f7fd f9c9 	bl	80017c8 <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800443a:	1a9b      	subs	r3, r3, r2
 800443c:	683a      	ldr	r2, [r7, #0]
 800443e:	4413      	add	r3, r2
 8004440:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004442:	f7fd f9c1 	bl	80017c8 <HAL_GetTick>
 8004446:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	330c      	adds	r3, #12
 800444e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004450:	4b3d      	ldr	r3, [pc, #244]	@ (8004548 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	4613      	mov	r3, r2
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	4413      	add	r3, r2
 800445a:	00da      	lsls	r2, r3, #3
 800445c:	1ad3      	subs	r3, r2, r3
 800445e:	0d1b      	lsrs	r3, r3, #20
 8004460:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004462:	fb02 f303 	mul.w	r3, r2, r3
 8004466:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004468:	e060      	b.n	800452c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004470:	d107      	bne.n	8004482 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d104      	bne.n	8004482 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	781b      	ldrb	r3, [r3, #0]
 800447c:	b2db      	uxtb	r3, r3
 800447e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004480:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004488:	d050      	beq.n	800452c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800448a:	f7fd f99d 	bl	80017c8 <HAL_GetTick>
 800448e:	4602      	mov	r2, r0
 8004490:	6a3b      	ldr	r3, [r7, #32]
 8004492:	1ad3      	subs	r3, r2, r3
 8004494:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004496:	429a      	cmp	r2, r3
 8004498:	d902      	bls.n	80044a0 <SPI_WaitFifoStateUntilTimeout+0x80>
 800449a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800449c:	2b00      	cmp	r3, #0
 800449e:	d13d      	bne.n	800451c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	685a      	ldr	r2, [r3, #4]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80044ae:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044b8:	d111      	bne.n	80044de <SPI_WaitFifoStateUntilTimeout+0xbe>
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	689b      	ldr	r3, [r3, #8]
 80044be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044c2:	d004      	beq.n	80044ce <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044cc:	d107      	bne.n	80044de <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80044dc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044e6:	d10f      	bne.n	8004508 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80044f6:	601a      	str	r2, [r3, #0]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004506:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2201      	movs	r2, #1
 800450c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2200      	movs	r2, #0
 8004514:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004518:	2303      	movs	r3, #3
 800451a:	e010      	b.n	800453e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800451c:	69bb      	ldr	r3, [r7, #24]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d101      	bne.n	8004526 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004522:	2300      	movs	r3, #0
 8004524:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004526:	69bb      	ldr	r3, [r7, #24]
 8004528:	3b01      	subs	r3, #1
 800452a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	689a      	ldr	r2, [r3, #8]
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	4013      	ands	r3, r2
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	429a      	cmp	r2, r3
 800453a:	d196      	bne.n	800446a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800453c:	2300      	movs	r3, #0
}
 800453e:	4618      	mov	r0, r3
 8004540:	3728      	adds	r7, #40	@ 0x28
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}
 8004546:	bf00      	nop
 8004548:	20000000 	.word	0x20000000

0800454c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b086      	sub	sp, #24
 8004550:	af02      	add	r7, sp, #8
 8004552:	60f8      	str	r0, [r7, #12]
 8004554:	60b9      	str	r1, [r7, #8]
 8004556:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004560:	d111      	bne.n	8004586 <SPI_EndRxTransaction+0x3a>
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800456a:	d004      	beq.n	8004576 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004574:	d107      	bne.n	8004586 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004584:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	9300      	str	r3, [sp, #0]
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	2200      	movs	r2, #0
 800458e:	2180      	movs	r1, #128	@ 0x80
 8004590:	68f8      	ldr	r0, [r7, #12]
 8004592:	f7ff febd 	bl	8004310 <SPI_WaitFlagStateUntilTimeout>
 8004596:	4603      	mov	r3, r0
 8004598:	2b00      	cmp	r3, #0
 800459a:	d007      	beq.n	80045ac <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045a0:	f043 0220 	orr.w	r2, r3, #32
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80045a8:	2303      	movs	r3, #3
 80045aa:	e023      	b.n	80045f4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045b4:	d11d      	bne.n	80045f2 <SPI_EndRxTransaction+0xa6>
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045be:	d004      	beq.n	80045ca <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045c8:	d113      	bne.n	80045f2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	9300      	str	r3, [sp, #0]
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	2200      	movs	r2, #0
 80045d2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80045d6:	68f8      	ldr	r0, [r7, #12]
 80045d8:	f7ff ff22 	bl	8004420 <SPI_WaitFifoStateUntilTimeout>
 80045dc:	4603      	mov	r3, r0
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d007      	beq.n	80045f2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045e6:	f043 0220 	orr.w	r2, r3, #32
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e000      	b.n	80045f4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80045f2:	2300      	movs	r3, #0
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	3710      	adds	r7, #16
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}

080045fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b086      	sub	sp, #24
 8004600:	af02      	add	r7, sp, #8
 8004602:	60f8      	str	r0, [r7, #12]
 8004604:	60b9      	str	r1, [r7, #8]
 8004606:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	9300      	str	r3, [sp, #0]
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	2200      	movs	r2, #0
 8004610:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004614:	68f8      	ldr	r0, [r7, #12]
 8004616:	f7ff ff03 	bl	8004420 <SPI_WaitFifoStateUntilTimeout>
 800461a:	4603      	mov	r3, r0
 800461c:	2b00      	cmp	r3, #0
 800461e:	d007      	beq.n	8004630 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004624:	f043 0220 	orr.w	r2, r3, #32
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800462c:	2303      	movs	r3, #3
 800462e:	e027      	b.n	8004680 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	9300      	str	r3, [sp, #0]
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	2200      	movs	r2, #0
 8004638:	2180      	movs	r1, #128	@ 0x80
 800463a:	68f8      	ldr	r0, [r7, #12]
 800463c:	f7ff fe68 	bl	8004310 <SPI_WaitFlagStateUntilTimeout>
 8004640:	4603      	mov	r3, r0
 8004642:	2b00      	cmp	r3, #0
 8004644:	d007      	beq.n	8004656 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800464a:	f043 0220 	orr.w	r2, r3, #32
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e014      	b.n	8004680 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	9300      	str	r3, [sp, #0]
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	2200      	movs	r2, #0
 800465e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004662:	68f8      	ldr	r0, [r7, #12]
 8004664:	f7ff fedc 	bl	8004420 <SPI_WaitFifoStateUntilTimeout>
 8004668:	4603      	mov	r3, r0
 800466a:	2b00      	cmp	r3, #0
 800466c:	d007      	beq.n	800467e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004672:	f043 0220 	orr.w	r2, r3, #32
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e000      	b.n	8004680 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800467e:	2300      	movs	r3, #0
}
 8004680:	4618      	mov	r0, r3
 8004682:	3710      	adds	r7, #16
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b086      	sub	sp, #24
 800468c:	af02      	add	r7, sp, #8
 800468e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800469e:	601a      	str	r2, [r3, #0]

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80046a0:	4b27      	ldr	r3, [pc, #156]	@ (8004740 <SPI_AbortRx_ISR+0xb8>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a27      	ldr	r2, [pc, #156]	@ (8004744 <SPI_AbortRx_ISR+0xbc>)
 80046a6:	fba2 2303 	umull	r2, r3, r2, r3
 80046aa:	0a5b      	lsrs	r3, r3, #9
 80046ac:	2264      	movs	r2, #100	@ 0x64
 80046ae:	fb02 f303 	mul.w	r3, r2, r3
 80046b2:	60fb      	str	r3, [r7, #12]

  /* Disable RXNEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	685a      	ldr	r2, [r3, #4]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046c2:	605a      	str	r2, [r3, #4]

  /* Check RXNEIE is disabled */
  do
  {
    if (count == 0U)
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d106      	bne.n	80046d8 <SPI_AbortRx_ISR+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046ce:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 80046d6:	e009      	b.n	80046ec <SPI_AbortRx_ISR+0x64>
    }
    count--;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	3b01      	subs	r3, #1
 80046dc:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046e8:	2b40      	cmp	r3, #64	@ 0x40
 80046ea:	d0eb      	beq.n	80046c4 <SPI_AbortRx_ISR+0x3c>

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80046ec:	f7fd f86c 	bl	80017c8 <HAL_GetTick>
 80046f0:	4603      	mov	r3, r0
 80046f2:	9300      	str	r3, [sp, #0]
 80046f4:	2364      	movs	r3, #100	@ 0x64
 80046f6:	2200      	movs	r2, #0
 80046f8:	2180      	movs	r1, #128	@ 0x80
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	f7ff fe08 	bl	8004310 <SPI_WaitFlagStateUntilTimeout>
 8004700:	4603      	mov	r3, r0
 8004702:	2b00      	cmp	r3, #0
 8004704:	d002      	beq.n	800470c <SPI_AbortRx_ISR+0x84>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2240      	movs	r2, #64	@ 0x40
 800470a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800470c:	f7fd f85c 	bl	80017c8 <HAL_GetTick>
 8004710:	4603      	mov	r3, r0
 8004712:	9300      	str	r3, [sp, #0]
 8004714:	2364      	movs	r3, #100	@ 0x64
 8004716:	2200      	movs	r2, #0
 8004718:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800471c:	6878      	ldr	r0, [r7, #4]
 800471e:	f7ff fe7f 	bl	8004420 <SPI_WaitFifoStateUntilTimeout>
 8004722:	4603      	mov	r3, r0
 8004724:	2b00      	cmp	r3, #0
 8004726:	d002      	beq.n	800472e <SPI_AbortRx_ISR+0xa6>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2240      	movs	r2, #64	@ 0x40
 800472c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  hspi->State = HAL_SPI_STATE_ABORT;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2207      	movs	r2, #7
 8004732:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 8004736:	bf00      	nop
 8004738:	3710      	adds	r7, #16
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}
 800473e:	bf00      	nop
 8004740:	20000000 	.word	0x20000000
 8004744:	057619f1 	.word	0x057619f1

08004748 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b086      	sub	sp, #24
 800474c:	af02      	add	r7, sp, #8
 800474e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8004750:	4b4c      	ldr	r3, [pc, #304]	@ (8004884 <SPI_AbortTx_ISR+0x13c>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a4c      	ldr	r2, [pc, #304]	@ (8004888 <SPI_AbortTx_ISR+0x140>)
 8004756:	fba2 2303 	umull	r2, r3, r2, r3
 800475a:	0a5b      	lsrs	r3, r3, #9
 800475c:	2264      	movs	r2, #100	@ 0x64
 800475e:	fb02 f303 	mul.w	r3, r2, r3
 8004762:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	685a      	ldr	r2, [r3, #4]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004772:	605a      	str	r2, [r3, #4]

  /* Check TXEIE is disabled */
  do
  {
    if (count == 0U)
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d106      	bne.n	8004788 <SPI_AbortTx_ISR+0x40>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800477e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8004786:	e009      	b.n	800479c <SPI_AbortTx_ISR+0x54>
    }
    count--;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	3b01      	subs	r3, #1
 800478c:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE));
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004798:	2b80      	cmp	r3, #128	@ 0x80
 800479a:	d0eb      	beq.n	8004774 <SPI_AbortTx_ISR+0x2c>

  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800479c:	f7fd f814 	bl	80017c8 <HAL_GetTick>
 80047a0:	4603      	mov	r3, r0
 80047a2:	461a      	mov	r2, r3
 80047a4:	2164      	movs	r1, #100	@ 0x64
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f7ff ff28 	bl	80045fc <SPI_EndRxTxTransaction>
 80047ac:	4603      	mov	r3, r0
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d002      	beq.n	80047b8 <SPI_AbortTx_ISR+0x70>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2240      	movs	r2, #64	@ 0x40
 80047b6:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047c6:	601a      	str	r2, [r3, #0]

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 80047c8:	f7fc fffe 	bl	80017c8 <HAL_GetTick>
 80047cc:	4603      	mov	r3, r0
 80047ce:	9300      	str	r3, [sp, #0]
 80047d0:	2364      	movs	r3, #100	@ 0x64
 80047d2:	2200      	movs	r2, #0
 80047d4:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80047d8:	6878      	ldr	r0, [r7, #4]
 80047da:	f7ff fe21 	bl	8004420 <SPI_WaitFifoStateUntilTimeout>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d002      	beq.n	80047ea <SPI_AbortTx_ISR+0xa2>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2240      	movs	r2, #64	@ 0x40
 80047e8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047f4:	2b40      	cmp	r3, #64	@ 0x40
 80047f6:	d13c      	bne.n	8004872 <SPI_AbortTx_ISR+0x12a>
  {
    /* Disable RXNEIE interrupt */
    CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	685a      	ldr	r2, [r3, #4]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004806:	605a      	str	r2, [r3, #4]

    /* Check RXNEIE is disabled */
    do
    {
      if (count == 0U)
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d106      	bne.n	800481c <SPI_AbortTx_ISR+0xd4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004812:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800481a:	e009      	b.n	8004830 <SPI_AbortTx_ISR+0xe8>
      }
      count--;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	3b01      	subs	r3, #1
 8004820:	60fb      	str	r3, [r7, #12]
    } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800482c:	2b40      	cmp	r3, #64	@ 0x40
 800482e:	d0eb      	beq.n	8004808 <SPI_AbortTx_ISR+0xc0>

    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8004830:	f7fc ffca 	bl	80017c8 <HAL_GetTick>
 8004834:	4603      	mov	r3, r0
 8004836:	9300      	str	r3, [sp, #0]
 8004838:	2364      	movs	r3, #100	@ 0x64
 800483a:	2200      	movs	r2, #0
 800483c:	2180      	movs	r1, #128	@ 0x80
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	f7ff fd66 	bl	8004310 <SPI_WaitFlagStateUntilTimeout>
 8004844:	4603      	mov	r3, r0
 8004846:	2b00      	cmp	r3, #0
 8004848:	d002      	beq.n	8004850 <SPI_AbortTx_ISR+0x108>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2240      	movs	r2, #64	@ 0x40
 800484e:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8004850:	f7fc ffba 	bl	80017c8 <HAL_GetTick>
 8004854:	4603      	mov	r3, r0
 8004856:	9300      	str	r3, [sp, #0]
 8004858:	2364      	movs	r3, #100	@ 0x64
 800485a:	2200      	movs	r2, #0
 800485c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	f7ff fddd 	bl	8004420 <SPI_WaitFifoStateUntilTimeout>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d002      	beq.n	8004872 <SPI_AbortTx_ISR+0x12a>
                                      HAL_GetTick()) != HAL_OK)
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2240      	movs	r2, #64	@ 0x40
 8004870:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }
  hspi->State = HAL_SPI_STATE_ABORT;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2207      	movs	r2, #7
 8004876:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 800487a:	bf00      	nop
 800487c:	3710      	adds	r7, #16
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	20000000 	.word	0x20000000
 8004888:	057619f1 	.word	0x057619f1

0800488c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b082      	sub	sp, #8
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d101      	bne.n	800489e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e049      	b.n	8004932 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d106      	bne.n	80048b8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2200      	movs	r2, #0
 80048ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f7fc fd84 	bl	80013c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2202      	movs	r2, #2
 80048bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	3304      	adds	r3, #4
 80048c8:	4619      	mov	r1, r3
 80048ca:	4610      	mov	r0, r2
 80048cc:	f000 fa50 	bl	8004d70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2201      	movs	r2, #1
 80048d4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004930:	2300      	movs	r3, #0
}
 8004932:	4618      	mov	r0, r3
 8004934:	3708      	adds	r7, #8
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
	...

0800493c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b084      	sub	sp, #16
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
 8004944:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d109      	bne.n	8004960 <HAL_TIM_PWM_Start+0x24>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004952:	b2db      	uxtb	r3, r3
 8004954:	2b01      	cmp	r3, #1
 8004956:	bf14      	ite	ne
 8004958:	2301      	movne	r3, #1
 800495a:	2300      	moveq	r3, #0
 800495c:	b2db      	uxtb	r3, r3
 800495e:	e03c      	b.n	80049da <HAL_TIM_PWM_Start+0x9e>
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	2b04      	cmp	r3, #4
 8004964:	d109      	bne.n	800497a <HAL_TIM_PWM_Start+0x3e>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800496c:	b2db      	uxtb	r3, r3
 800496e:	2b01      	cmp	r3, #1
 8004970:	bf14      	ite	ne
 8004972:	2301      	movne	r3, #1
 8004974:	2300      	moveq	r3, #0
 8004976:	b2db      	uxtb	r3, r3
 8004978:	e02f      	b.n	80049da <HAL_TIM_PWM_Start+0x9e>
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	2b08      	cmp	r3, #8
 800497e:	d109      	bne.n	8004994 <HAL_TIM_PWM_Start+0x58>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004986:	b2db      	uxtb	r3, r3
 8004988:	2b01      	cmp	r3, #1
 800498a:	bf14      	ite	ne
 800498c:	2301      	movne	r3, #1
 800498e:	2300      	moveq	r3, #0
 8004990:	b2db      	uxtb	r3, r3
 8004992:	e022      	b.n	80049da <HAL_TIM_PWM_Start+0x9e>
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	2b0c      	cmp	r3, #12
 8004998:	d109      	bne.n	80049ae <HAL_TIM_PWM_Start+0x72>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	2b01      	cmp	r3, #1
 80049a4:	bf14      	ite	ne
 80049a6:	2301      	movne	r3, #1
 80049a8:	2300      	moveq	r3, #0
 80049aa:	b2db      	uxtb	r3, r3
 80049ac:	e015      	b.n	80049da <HAL_TIM_PWM_Start+0x9e>
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	2b10      	cmp	r3, #16
 80049b2:	d109      	bne.n	80049c8 <HAL_TIM_PWM_Start+0x8c>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	2b01      	cmp	r3, #1
 80049be:	bf14      	ite	ne
 80049c0:	2301      	movne	r3, #1
 80049c2:	2300      	moveq	r3, #0
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	e008      	b.n	80049da <HAL_TIM_PWM_Start+0x9e>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80049ce:	b2db      	uxtb	r3, r3
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	bf14      	ite	ne
 80049d4:	2301      	movne	r3, #1
 80049d6:	2300      	moveq	r3, #0
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d001      	beq.n	80049e2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e09c      	b.n	8004b1c <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d104      	bne.n	80049f2 <HAL_TIM_PWM_Start+0xb6>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2202      	movs	r2, #2
 80049ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049f0:	e023      	b.n	8004a3a <HAL_TIM_PWM_Start+0xfe>
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	2b04      	cmp	r3, #4
 80049f6:	d104      	bne.n	8004a02 <HAL_TIM_PWM_Start+0xc6>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2202      	movs	r2, #2
 80049fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a00:	e01b      	b.n	8004a3a <HAL_TIM_PWM_Start+0xfe>
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	2b08      	cmp	r3, #8
 8004a06:	d104      	bne.n	8004a12 <HAL_TIM_PWM_Start+0xd6>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2202      	movs	r2, #2
 8004a0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a10:	e013      	b.n	8004a3a <HAL_TIM_PWM_Start+0xfe>
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	2b0c      	cmp	r3, #12
 8004a16:	d104      	bne.n	8004a22 <HAL_TIM_PWM_Start+0xe6>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2202      	movs	r2, #2
 8004a1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004a20:	e00b      	b.n	8004a3a <HAL_TIM_PWM_Start+0xfe>
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	2b10      	cmp	r3, #16
 8004a26:	d104      	bne.n	8004a32 <HAL_TIM_PWM_Start+0xf6>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2202      	movs	r2, #2
 8004a2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a30:	e003      	b.n	8004a3a <HAL_TIM_PWM_Start+0xfe>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2202      	movs	r2, #2
 8004a36:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	6839      	ldr	r1, [r7, #0]
 8004a42:	4618      	mov	r0, r3
 8004a44:	f000 fd10 	bl	8005468 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a35      	ldr	r2, [pc, #212]	@ (8004b24 <HAL_TIM_PWM_Start+0x1e8>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d013      	beq.n	8004a7a <HAL_TIM_PWM_Start+0x13e>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4a34      	ldr	r2, [pc, #208]	@ (8004b28 <HAL_TIM_PWM_Start+0x1ec>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d00e      	beq.n	8004a7a <HAL_TIM_PWM_Start+0x13e>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a32      	ldr	r2, [pc, #200]	@ (8004b2c <HAL_TIM_PWM_Start+0x1f0>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d009      	beq.n	8004a7a <HAL_TIM_PWM_Start+0x13e>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a31      	ldr	r2, [pc, #196]	@ (8004b30 <HAL_TIM_PWM_Start+0x1f4>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d004      	beq.n	8004a7a <HAL_TIM_PWM_Start+0x13e>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a2f      	ldr	r2, [pc, #188]	@ (8004b34 <HAL_TIM_PWM_Start+0x1f8>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d101      	bne.n	8004a7e <HAL_TIM_PWM_Start+0x142>
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e000      	b.n	8004a80 <HAL_TIM_PWM_Start+0x144>
 8004a7e:	2300      	movs	r3, #0
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d007      	beq.n	8004a94 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a92:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a22      	ldr	r2, [pc, #136]	@ (8004b24 <HAL_TIM_PWM_Start+0x1e8>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d01d      	beq.n	8004ada <HAL_TIM_PWM_Start+0x19e>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aa6:	d018      	beq.n	8004ada <HAL_TIM_PWM_Start+0x19e>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a22      	ldr	r2, [pc, #136]	@ (8004b38 <HAL_TIM_PWM_Start+0x1fc>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d013      	beq.n	8004ada <HAL_TIM_PWM_Start+0x19e>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a21      	ldr	r2, [pc, #132]	@ (8004b3c <HAL_TIM_PWM_Start+0x200>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d00e      	beq.n	8004ada <HAL_TIM_PWM_Start+0x19e>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a1f      	ldr	r2, [pc, #124]	@ (8004b40 <HAL_TIM_PWM_Start+0x204>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d009      	beq.n	8004ada <HAL_TIM_PWM_Start+0x19e>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a17      	ldr	r2, [pc, #92]	@ (8004b28 <HAL_TIM_PWM_Start+0x1ec>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d004      	beq.n	8004ada <HAL_TIM_PWM_Start+0x19e>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a15      	ldr	r2, [pc, #84]	@ (8004b2c <HAL_TIM_PWM_Start+0x1f0>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d115      	bne.n	8004b06 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	689a      	ldr	r2, [r3, #8]
 8004ae0:	4b18      	ldr	r3, [pc, #96]	@ (8004b44 <HAL_TIM_PWM_Start+0x208>)
 8004ae2:	4013      	ands	r3, r2
 8004ae4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2b06      	cmp	r3, #6
 8004aea:	d015      	beq.n	8004b18 <HAL_TIM_PWM_Start+0x1dc>
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004af2:	d011      	beq.n	8004b18 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f042 0201 	orr.w	r2, r2, #1
 8004b02:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b04:	e008      	b.n	8004b18 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f042 0201 	orr.w	r2, r2, #1
 8004b14:	601a      	str	r2, [r3, #0]
 8004b16:	e000      	b.n	8004b1a <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b18:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004b1a:	2300      	movs	r3, #0
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	3710      	adds	r7, #16
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}
 8004b24:	40012c00 	.word	0x40012c00
 8004b28:	40013400 	.word	0x40013400
 8004b2c:	40014000 	.word	0x40014000
 8004b30:	40014400 	.word	0x40014400
 8004b34:	40014800 	.word	0x40014800
 8004b38:	40000400 	.word	0x40000400
 8004b3c:	40000800 	.word	0x40000800
 8004b40:	40000c00 	.word	0x40000c00
 8004b44:	00010007 	.word	0x00010007

08004b48 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b086      	sub	sp, #24
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	60f8      	str	r0, [r7, #12]
 8004b50:	60b9      	str	r1, [r7, #8]
 8004b52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b54:	2300      	movs	r3, #0
 8004b56:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d101      	bne.n	8004b66 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004b62:	2302      	movs	r3, #2
 8004b64:	e0ff      	b.n	8004d66 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2201      	movs	r2, #1
 8004b6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2b14      	cmp	r3, #20
 8004b72:	f200 80f0 	bhi.w	8004d56 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004b76:	a201      	add	r2, pc, #4	@ (adr r2, 8004b7c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b7c:	08004bd1 	.word	0x08004bd1
 8004b80:	08004d57 	.word	0x08004d57
 8004b84:	08004d57 	.word	0x08004d57
 8004b88:	08004d57 	.word	0x08004d57
 8004b8c:	08004c11 	.word	0x08004c11
 8004b90:	08004d57 	.word	0x08004d57
 8004b94:	08004d57 	.word	0x08004d57
 8004b98:	08004d57 	.word	0x08004d57
 8004b9c:	08004c53 	.word	0x08004c53
 8004ba0:	08004d57 	.word	0x08004d57
 8004ba4:	08004d57 	.word	0x08004d57
 8004ba8:	08004d57 	.word	0x08004d57
 8004bac:	08004c93 	.word	0x08004c93
 8004bb0:	08004d57 	.word	0x08004d57
 8004bb4:	08004d57 	.word	0x08004d57
 8004bb8:	08004d57 	.word	0x08004d57
 8004bbc:	08004cd5 	.word	0x08004cd5
 8004bc0:	08004d57 	.word	0x08004d57
 8004bc4:	08004d57 	.word	0x08004d57
 8004bc8:	08004d57 	.word	0x08004d57
 8004bcc:	08004d15 	.word	0x08004d15
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	68b9      	ldr	r1, [r7, #8]
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f000 f970 	bl	8004ebc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	699a      	ldr	r2, [r3, #24]
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f042 0208 	orr.w	r2, r2, #8
 8004bea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	699a      	ldr	r2, [r3, #24]
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f022 0204 	bic.w	r2, r2, #4
 8004bfa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	6999      	ldr	r1, [r3, #24]
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	691a      	ldr	r2, [r3, #16]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	430a      	orrs	r2, r1
 8004c0c:	619a      	str	r2, [r3, #24]
      break;
 8004c0e:	e0a5      	b.n	8004d5c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	68b9      	ldr	r1, [r7, #8]
 8004c16:	4618      	mov	r0, r3
 8004c18:	f000 f9e0 	bl	8004fdc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	699a      	ldr	r2, [r3, #24]
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	699a      	ldr	r2, [r3, #24]
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	6999      	ldr	r1, [r3, #24]
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	691b      	ldr	r3, [r3, #16]
 8004c46:	021a      	lsls	r2, r3, #8
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	430a      	orrs	r2, r1
 8004c4e:	619a      	str	r2, [r3, #24]
      break;
 8004c50:	e084      	b.n	8004d5c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	68b9      	ldr	r1, [r7, #8]
 8004c58:	4618      	mov	r0, r3
 8004c5a:	f000 fa49 	bl	80050f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	69da      	ldr	r2, [r3, #28]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f042 0208 	orr.w	r2, r2, #8
 8004c6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	69da      	ldr	r2, [r3, #28]
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f022 0204 	bic.w	r2, r2, #4
 8004c7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	69d9      	ldr	r1, [r3, #28]
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	691a      	ldr	r2, [r3, #16]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	430a      	orrs	r2, r1
 8004c8e:	61da      	str	r2, [r3, #28]
      break;
 8004c90:	e064      	b.n	8004d5c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	68b9      	ldr	r1, [r7, #8]
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f000 fab1 	bl	8005200 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	69da      	ldr	r2, [r3, #28]
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004cac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	69da      	ldr	r2, [r3, #28]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	69d9      	ldr	r1, [r3, #28]
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	691b      	ldr	r3, [r3, #16]
 8004cc8:	021a      	lsls	r2, r3, #8
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	430a      	orrs	r2, r1
 8004cd0:	61da      	str	r2, [r3, #28]
      break;
 8004cd2:	e043      	b.n	8004d5c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	68b9      	ldr	r1, [r7, #8]
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f000 fafa 	bl	80052d4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f042 0208 	orr.w	r2, r2, #8
 8004cee:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f022 0204 	bic.w	r2, r2, #4
 8004cfe:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	691a      	ldr	r2, [r3, #16]
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	430a      	orrs	r2, r1
 8004d10:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004d12:	e023      	b.n	8004d5c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	68b9      	ldr	r1, [r7, #8]
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f000 fb3e 	bl	800539c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d2e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d3e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	691b      	ldr	r3, [r3, #16]
 8004d4a:	021a      	lsls	r2, r3, #8
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	430a      	orrs	r2, r1
 8004d52:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004d54:	e002      	b.n	8004d5c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	75fb      	strb	r3, [r7, #23]
      break;
 8004d5a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004d64:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3718      	adds	r7, #24
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}
 8004d6e:	bf00      	nop

08004d70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b085      	sub	sp, #20
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
 8004d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	4a46      	ldr	r2, [pc, #280]	@ (8004e9c <TIM_Base_SetConfig+0x12c>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d013      	beq.n	8004db0 <TIM_Base_SetConfig+0x40>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d8e:	d00f      	beq.n	8004db0 <TIM_Base_SetConfig+0x40>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	4a43      	ldr	r2, [pc, #268]	@ (8004ea0 <TIM_Base_SetConfig+0x130>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d00b      	beq.n	8004db0 <TIM_Base_SetConfig+0x40>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	4a42      	ldr	r2, [pc, #264]	@ (8004ea4 <TIM_Base_SetConfig+0x134>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d007      	beq.n	8004db0 <TIM_Base_SetConfig+0x40>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	4a41      	ldr	r2, [pc, #260]	@ (8004ea8 <TIM_Base_SetConfig+0x138>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d003      	beq.n	8004db0 <TIM_Base_SetConfig+0x40>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4a40      	ldr	r2, [pc, #256]	@ (8004eac <TIM_Base_SetConfig+0x13c>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d108      	bne.n	8004dc2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004db6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	68fa      	ldr	r2, [r7, #12]
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	4a35      	ldr	r2, [pc, #212]	@ (8004e9c <TIM_Base_SetConfig+0x12c>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d01f      	beq.n	8004e0a <TIM_Base_SetConfig+0x9a>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dd0:	d01b      	beq.n	8004e0a <TIM_Base_SetConfig+0x9a>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	4a32      	ldr	r2, [pc, #200]	@ (8004ea0 <TIM_Base_SetConfig+0x130>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d017      	beq.n	8004e0a <TIM_Base_SetConfig+0x9a>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4a31      	ldr	r2, [pc, #196]	@ (8004ea4 <TIM_Base_SetConfig+0x134>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d013      	beq.n	8004e0a <TIM_Base_SetConfig+0x9a>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4a30      	ldr	r2, [pc, #192]	@ (8004ea8 <TIM_Base_SetConfig+0x138>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d00f      	beq.n	8004e0a <TIM_Base_SetConfig+0x9a>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	4a2f      	ldr	r2, [pc, #188]	@ (8004eac <TIM_Base_SetConfig+0x13c>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d00b      	beq.n	8004e0a <TIM_Base_SetConfig+0x9a>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4a2e      	ldr	r2, [pc, #184]	@ (8004eb0 <TIM_Base_SetConfig+0x140>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d007      	beq.n	8004e0a <TIM_Base_SetConfig+0x9a>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	4a2d      	ldr	r2, [pc, #180]	@ (8004eb4 <TIM_Base_SetConfig+0x144>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d003      	beq.n	8004e0a <TIM_Base_SetConfig+0x9a>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	4a2c      	ldr	r2, [pc, #176]	@ (8004eb8 <TIM_Base_SetConfig+0x148>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d108      	bne.n	8004e1c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	68db      	ldr	r3, [r3, #12]
 8004e16:	68fa      	ldr	r2, [r7, #12]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	695b      	ldr	r3, [r3, #20]
 8004e26:	4313      	orrs	r3, r2
 8004e28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	68fa      	ldr	r2, [r7, #12]
 8004e2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	689a      	ldr	r2, [r3, #8]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	4a16      	ldr	r2, [pc, #88]	@ (8004e9c <TIM_Base_SetConfig+0x12c>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d00f      	beq.n	8004e68 <TIM_Base_SetConfig+0xf8>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	4a18      	ldr	r2, [pc, #96]	@ (8004eac <TIM_Base_SetConfig+0x13c>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d00b      	beq.n	8004e68 <TIM_Base_SetConfig+0xf8>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	4a17      	ldr	r2, [pc, #92]	@ (8004eb0 <TIM_Base_SetConfig+0x140>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d007      	beq.n	8004e68 <TIM_Base_SetConfig+0xf8>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	4a16      	ldr	r2, [pc, #88]	@ (8004eb4 <TIM_Base_SetConfig+0x144>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d003      	beq.n	8004e68 <TIM_Base_SetConfig+0xf8>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	4a15      	ldr	r2, [pc, #84]	@ (8004eb8 <TIM_Base_SetConfig+0x148>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d103      	bne.n	8004e70 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	691a      	ldr	r2, [r3, #16]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2201      	movs	r2, #1
 8004e74:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	691b      	ldr	r3, [r3, #16]
 8004e7a:	f003 0301 	and.w	r3, r3, #1
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d105      	bne.n	8004e8e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	691b      	ldr	r3, [r3, #16]
 8004e86:	f023 0201 	bic.w	r2, r3, #1
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	611a      	str	r2, [r3, #16]
  }
}
 8004e8e:	bf00      	nop
 8004e90:	3714      	adds	r7, #20
 8004e92:	46bd      	mov	sp, r7
 8004e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e98:	4770      	bx	lr
 8004e9a:	bf00      	nop
 8004e9c:	40012c00 	.word	0x40012c00
 8004ea0:	40000400 	.word	0x40000400
 8004ea4:	40000800 	.word	0x40000800
 8004ea8:	40000c00 	.word	0x40000c00
 8004eac:	40013400 	.word	0x40013400
 8004eb0:	40014000 	.word	0x40014000
 8004eb4:	40014400 	.word	0x40014400
 8004eb8:	40014800 	.word	0x40014800

08004ebc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b087      	sub	sp, #28
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
 8004ec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6a1b      	ldr	r3, [r3, #32]
 8004eca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6a1b      	ldr	r3, [r3, #32]
 8004ed0:	f023 0201 	bic.w	r2, r3, #1
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	699b      	ldr	r3, [r3, #24]
 8004ee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004eea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004eee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f023 0303 	bic.w	r3, r3, #3
 8004ef6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	68fa      	ldr	r2, [r7, #12]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	f023 0302 	bic.w	r3, r3, #2
 8004f08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	697a      	ldr	r2, [r7, #20]
 8004f10:	4313      	orrs	r3, r2
 8004f12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	4a2c      	ldr	r2, [pc, #176]	@ (8004fc8 <TIM_OC1_SetConfig+0x10c>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d00f      	beq.n	8004f3c <TIM_OC1_SetConfig+0x80>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	4a2b      	ldr	r2, [pc, #172]	@ (8004fcc <TIM_OC1_SetConfig+0x110>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d00b      	beq.n	8004f3c <TIM_OC1_SetConfig+0x80>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	4a2a      	ldr	r2, [pc, #168]	@ (8004fd0 <TIM_OC1_SetConfig+0x114>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d007      	beq.n	8004f3c <TIM_OC1_SetConfig+0x80>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	4a29      	ldr	r2, [pc, #164]	@ (8004fd4 <TIM_OC1_SetConfig+0x118>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d003      	beq.n	8004f3c <TIM_OC1_SetConfig+0x80>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	4a28      	ldr	r2, [pc, #160]	@ (8004fd8 <TIM_OC1_SetConfig+0x11c>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d10c      	bne.n	8004f56 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	f023 0308 	bic.w	r3, r3, #8
 8004f42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	697a      	ldr	r2, [r7, #20]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	f023 0304 	bic.w	r3, r3, #4
 8004f54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4a1b      	ldr	r2, [pc, #108]	@ (8004fc8 <TIM_OC1_SetConfig+0x10c>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d00f      	beq.n	8004f7e <TIM_OC1_SetConfig+0xc2>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4a1a      	ldr	r2, [pc, #104]	@ (8004fcc <TIM_OC1_SetConfig+0x110>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d00b      	beq.n	8004f7e <TIM_OC1_SetConfig+0xc2>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	4a19      	ldr	r2, [pc, #100]	@ (8004fd0 <TIM_OC1_SetConfig+0x114>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d007      	beq.n	8004f7e <TIM_OC1_SetConfig+0xc2>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4a18      	ldr	r2, [pc, #96]	@ (8004fd4 <TIM_OC1_SetConfig+0x118>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d003      	beq.n	8004f7e <TIM_OC1_SetConfig+0xc2>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4a17      	ldr	r2, [pc, #92]	@ (8004fd8 <TIM_OC1_SetConfig+0x11c>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d111      	bne.n	8004fa2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004f7e:	693b      	ldr	r3, [r7, #16]
 8004f80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004f8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	695b      	ldr	r3, [r3, #20]
 8004f92:	693a      	ldr	r2, [r7, #16]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	699b      	ldr	r3, [r3, #24]
 8004f9c:	693a      	ldr	r2, [r7, #16]
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	693a      	ldr	r2, [r7, #16]
 8004fa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	68fa      	ldr	r2, [r7, #12]
 8004fac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	685a      	ldr	r2, [r3, #4]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	697a      	ldr	r2, [r7, #20]
 8004fba:	621a      	str	r2, [r3, #32]
}
 8004fbc:	bf00      	nop
 8004fbe:	371c      	adds	r7, #28
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr
 8004fc8:	40012c00 	.word	0x40012c00
 8004fcc:	40013400 	.word	0x40013400
 8004fd0:	40014000 	.word	0x40014000
 8004fd4:	40014400 	.word	0x40014400
 8004fd8:	40014800 	.word	0x40014800

08004fdc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b087      	sub	sp, #28
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
 8004fe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6a1b      	ldr	r3, [r3, #32]
 8004fea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6a1b      	ldr	r3, [r3, #32]
 8004ff0:	f023 0210 	bic.w	r2, r3, #16
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	699b      	ldr	r3, [r3, #24]
 8005002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800500a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800500e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005016:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	021b      	lsls	r3, r3, #8
 800501e:	68fa      	ldr	r2, [r7, #12]
 8005020:	4313      	orrs	r3, r2
 8005022:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	f023 0320 	bic.w	r3, r3, #32
 800502a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	011b      	lsls	r3, r3, #4
 8005032:	697a      	ldr	r2, [r7, #20]
 8005034:	4313      	orrs	r3, r2
 8005036:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	4a28      	ldr	r2, [pc, #160]	@ (80050dc <TIM_OC2_SetConfig+0x100>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d003      	beq.n	8005048 <TIM_OC2_SetConfig+0x6c>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	4a27      	ldr	r2, [pc, #156]	@ (80050e0 <TIM_OC2_SetConfig+0x104>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d10d      	bne.n	8005064 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800504e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	68db      	ldr	r3, [r3, #12]
 8005054:	011b      	lsls	r3, r3, #4
 8005056:	697a      	ldr	r2, [r7, #20]
 8005058:	4313      	orrs	r3, r2
 800505a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005062:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	4a1d      	ldr	r2, [pc, #116]	@ (80050dc <TIM_OC2_SetConfig+0x100>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d00f      	beq.n	800508c <TIM_OC2_SetConfig+0xb0>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4a1c      	ldr	r2, [pc, #112]	@ (80050e0 <TIM_OC2_SetConfig+0x104>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d00b      	beq.n	800508c <TIM_OC2_SetConfig+0xb0>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	4a1b      	ldr	r2, [pc, #108]	@ (80050e4 <TIM_OC2_SetConfig+0x108>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d007      	beq.n	800508c <TIM_OC2_SetConfig+0xb0>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	4a1a      	ldr	r2, [pc, #104]	@ (80050e8 <TIM_OC2_SetConfig+0x10c>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d003      	beq.n	800508c <TIM_OC2_SetConfig+0xb0>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	4a19      	ldr	r2, [pc, #100]	@ (80050ec <TIM_OC2_SetConfig+0x110>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d113      	bne.n	80050b4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800508c:	693b      	ldr	r3, [r7, #16]
 800508e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005092:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800509a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	695b      	ldr	r3, [r3, #20]
 80050a0:	009b      	lsls	r3, r3, #2
 80050a2:	693a      	ldr	r2, [r7, #16]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	699b      	ldr	r3, [r3, #24]
 80050ac:	009b      	lsls	r3, r3, #2
 80050ae:	693a      	ldr	r2, [r7, #16]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	693a      	ldr	r2, [r7, #16]
 80050b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	68fa      	ldr	r2, [r7, #12]
 80050be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	685a      	ldr	r2, [r3, #4]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	697a      	ldr	r2, [r7, #20]
 80050cc:	621a      	str	r2, [r3, #32]
}
 80050ce:	bf00      	nop
 80050d0:	371c      	adds	r7, #28
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr
 80050da:	bf00      	nop
 80050dc:	40012c00 	.word	0x40012c00
 80050e0:	40013400 	.word	0x40013400
 80050e4:	40014000 	.word	0x40014000
 80050e8:	40014400 	.word	0x40014400
 80050ec:	40014800 	.word	0x40014800

080050f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b087      	sub	sp, #28
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
 80050f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6a1b      	ldr	r3, [r3, #32]
 80050fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6a1b      	ldr	r3, [r3, #32]
 8005104:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	69db      	ldr	r3, [r3, #28]
 8005116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800511e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	f023 0303 	bic.w	r3, r3, #3
 800512a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	68fa      	ldr	r2, [r7, #12]
 8005132:	4313      	orrs	r3, r2
 8005134:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800513c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	021b      	lsls	r3, r3, #8
 8005144:	697a      	ldr	r2, [r7, #20]
 8005146:	4313      	orrs	r3, r2
 8005148:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4a27      	ldr	r2, [pc, #156]	@ (80051ec <TIM_OC3_SetConfig+0xfc>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d003      	beq.n	800515a <TIM_OC3_SetConfig+0x6a>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	4a26      	ldr	r2, [pc, #152]	@ (80051f0 <TIM_OC3_SetConfig+0x100>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d10d      	bne.n	8005176 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005160:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	68db      	ldr	r3, [r3, #12]
 8005166:	021b      	lsls	r3, r3, #8
 8005168:	697a      	ldr	r2, [r7, #20]
 800516a:	4313      	orrs	r3, r2
 800516c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005174:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	4a1c      	ldr	r2, [pc, #112]	@ (80051ec <TIM_OC3_SetConfig+0xfc>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d00f      	beq.n	800519e <TIM_OC3_SetConfig+0xae>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	4a1b      	ldr	r2, [pc, #108]	@ (80051f0 <TIM_OC3_SetConfig+0x100>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d00b      	beq.n	800519e <TIM_OC3_SetConfig+0xae>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	4a1a      	ldr	r2, [pc, #104]	@ (80051f4 <TIM_OC3_SetConfig+0x104>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d007      	beq.n	800519e <TIM_OC3_SetConfig+0xae>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a19      	ldr	r2, [pc, #100]	@ (80051f8 <TIM_OC3_SetConfig+0x108>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d003      	beq.n	800519e <TIM_OC3_SetConfig+0xae>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	4a18      	ldr	r2, [pc, #96]	@ (80051fc <TIM_OC3_SetConfig+0x10c>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d113      	bne.n	80051c6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800519e:	693b      	ldr	r3, [r7, #16]
 80051a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80051a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80051ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	695b      	ldr	r3, [r3, #20]
 80051b2:	011b      	lsls	r3, r3, #4
 80051b4:	693a      	ldr	r2, [r7, #16]
 80051b6:	4313      	orrs	r3, r2
 80051b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	699b      	ldr	r3, [r3, #24]
 80051be:	011b      	lsls	r3, r3, #4
 80051c0:	693a      	ldr	r2, [r7, #16]
 80051c2:	4313      	orrs	r3, r2
 80051c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	693a      	ldr	r2, [r7, #16]
 80051ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	68fa      	ldr	r2, [r7, #12]
 80051d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	685a      	ldr	r2, [r3, #4]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	697a      	ldr	r2, [r7, #20]
 80051de:	621a      	str	r2, [r3, #32]
}
 80051e0:	bf00      	nop
 80051e2:	371c      	adds	r7, #28
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr
 80051ec:	40012c00 	.word	0x40012c00
 80051f0:	40013400 	.word	0x40013400
 80051f4:	40014000 	.word	0x40014000
 80051f8:	40014400 	.word	0x40014400
 80051fc:	40014800 	.word	0x40014800

08005200 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005200:	b480      	push	{r7}
 8005202:	b087      	sub	sp, #28
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
 8005208:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6a1b      	ldr	r3, [r3, #32]
 800520e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6a1b      	ldr	r3, [r3, #32]
 8005214:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	69db      	ldr	r3, [r3, #28]
 8005226:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800522e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005232:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800523a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	021b      	lsls	r3, r3, #8
 8005242:	68fa      	ldr	r2, [r7, #12]
 8005244:	4313      	orrs	r3, r2
 8005246:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800524e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	031b      	lsls	r3, r3, #12
 8005256:	693a      	ldr	r2, [r7, #16]
 8005258:	4313      	orrs	r3, r2
 800525a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	4a18      	ldr	r2, [pc, #96]	@ (80052c0 <TIM_OC4_SetConfig+0xc0>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d00f      	beq.n	8005284 <TIM_OC4_SetConfig+0x84>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	4a17      	ldr	r2, [pc, #92]	@ (80052c4 <TIM_OC4_SetConfig+0xc4>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d00b      	beq.n	8005284 <TIM_OC4_SetConfig+0x84>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	4a16      	ldr	r2, [pc, #88]	@ (80052c8 <TIM_OC4_SetConfig+0xc8>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d007      	beq.n	8005284 <TIM_OC4_SetConfig+0x84>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	4a15      	ldr	r2, [pc, #84]	@ (80052cc <TIM_OC4_SetConfig+0xcc>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d003      	beq.n	8005284 <TIM_OC4_SetConfig+0x84>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	4a14      	ldr	r2, [pc, #80]	@ (80052d0 <TIM_OC4_SetConfig+0xd0>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d109      	bne.n	8005298 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800528a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	695b      	ldr	r3, [r3, #20]
 8005290:	019b      	lsls	r3, r3, #6
 8005292:	697a      	ldr	r2, [r7, #20]
 8005294:	4313      	orrs	r3, r2
 8005296:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	697a      	ldr	r2, [r7, #20]
 800529c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	68fa      	ldr	r2, [r7, #12]
 80052a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	685a      	ldr	r2, [r3, #4]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	693a      	ldr	r2, [r7, #16]
 80052b0:	621a      	str	r2, [r3, #32]
}
 80052b2:	bf00      	nop
 80052b4:	371c      	adds	r7, #28
 80052b6:	46bd      	mov	sp, r7
 80052b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052bc:	4770      	bx	lr
 80052be:	bf00      	nop
 80052c0:	40012c00 	.word	0x40012c00
 80052c4:	40013400 	.word	0x40013400
 80052c8:	40014000 	.word	0x40014000
 80052cc:	40014400 	.word	0x40014400
 80052d0:	40014800 	.word	0x40014800

080052d4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b087      	sub	sp, #28
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6a1b      	ldr	r3, [r3, #32]
 80052e2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6a1b      	ldr	r3, [r3, #32]
 80052e8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005302:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005306:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	68fa      	ldr	r2, [r7, #12]
 800530e:	4313      	orrs	r3, r2
 8005310:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005318:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	041b      	lsls	r3, r3, #16
 8005320:	693a      	ldr	r2, [r7, #16]
 8005322:	4313      	orrs	r3, r2
 8005324:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	4a17      	ldr	r2, [pc, #92]	@ (8005388 <TIM_OC5_SetConfig+0xb4>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d00f      	beq.n	800534e <TIM_OC5_SetConfig+0x7a>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	4a16      	ldr	r2, [pc, #88]	@ (800538c <TIM_OC5_SetConfig+0xb8>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d00b      	beq.n	800534e <TIM_OC5_SetConfig+0x7a>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a15      	ldr	r2, [pc, #84]	@ (8005390 <TIM_OC5_SetConfig+0xbc>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d007      	beq.n	800534e <TIM_OC5_SetConfig+0x7a>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a14      	ldr	r2, [pc, #80]	@ (8005394 <TIM_OC5_SetConfig+0xc0>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d003      	beq.n	800534e <TIM_OC5_SetConfig+0x7a>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a13      	ldr	r2, [pc, #76]	@ (8005398 <TIM_OC5_SetConfig+0xc4>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d109      	bne.n	8005362 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005354:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	695b      	ldr	r3, [r3, #20]
 800535a:	021b      	lsls	r3, r3, #8
 800535c:	697a      	ldr	r2, [r7, #20]
 800535e:	4313      	orrs	r3, r2
 8005360:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	697a      	ldr	r2, [r7, #20]
 8005366:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	68fa      	ldr	r2, [r7, #12]
 800536c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	685a      	ldr	r2, [r3, #4]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	693a      	ldr	r2, [r7, #16]
 800537a:	621a      	str	r2, [r3, #32]
}
 800537c:	bf00      	nop
 800537e:	371c      	adds	r7, #28
 8005380:	46bd      	mov	sp, r7
 8005382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005386:	4770      	bx	lr
 8005388:	40012c00 	.word	0x40012c00
 800538c:	40013400 	.word	0x40013400
 8005390:	40014000 	.word	0x40014000
 8005394:	40014400 	.word	0x40014400
 8005398:	40014800 	.word	0x40014800

0800539c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800539c:	b480      	push	{r7}
 800539e:	b087      	sub	sp, #28
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
 80053a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a1b      	ldr	r3, [r3, #32]
 80053aa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6a1b      	ldr	r3, [r3, #32]
 80053b0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80053ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80053ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	021b      	lsls	r3, r3, #8
 80053d6:	68fa      	ldr	r2, [r7, #12]
 80053d8:	4313      	orrs	r3, r2
 80053da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80053e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	689b      	ldr	r3, [r3, #8]
 80053e8:	051b      	lsls	r3, r3, #20
 80053ea:	693a      	ldr	r2, [r7, #16]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	4a18      	ldr	r2, [pc, #96]	@ (8005454 <TIM_OC6_SetConfig+0xb8>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d00f      	beq.n	8005418 <TIM_OC6_SetConfig+0x7c>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	4a17      	ldr	r2, [pc, #92]	@ (8005458 <TIM_OC6_SetConfig+0xbc>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d00b      	beq.n	8005418 <TIM_OC6_SetConfig+0x7c>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	4a16      	ldr	r2, [pc, #88]	@ (800545c <TIM_OC6_SetConfig+0xc0>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d007      	beq.n	8005418 <TIM_OC6_SetConfig+0x7c>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4a15      	ldr	r2, [pc, #84]	@ (8005460 <TIM_OC6_SetConfig+0xc4>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d003      	beq.n	8005418 <TIM_OC6_SetConfig+0x7c>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	4a14      	ldr	r2, [pc, #80]	@ (8005464 <TIM_OC6_SetConfig+0xc8>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d109      	bne.n	800542c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800541e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	695b      	ldr	r3, [r3, #20]
 8005424:	029b      	lsls	r3, r3, #10
 8005426:	697a      	ldr	r2, [r7, #20]
 8005428:	4313      	orrs	r3, r2
 800542a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	697a      	ldr	r2, [r7, #20]
 8005430:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	68fa      	ldr	r2, [r7, #12]
 8005436:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	685a      	ldr	r2, [r3, #4]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	693a      	ldr	r2, [r7, #16]
 8005444:	621a      	str	r2, [r3, #32]
}
 8005446:	bf00      	nop
 8005448:	371c      	adds	r7, #28
 800544a:	46bd      	mov	sp, r7
 800544c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005450:	4770      	bx	lr
 8005452:	bf00      	nop
 8005454:	40012c00 	.word	0x40012c00
 8005458:	40013400 	.word	0x40013400
 800545c:	40014000 	.word	0x40014000
 8005460:	40014400 	.word	0x40014400
 8005464:	40014800 	.word	0x40014800

08005468 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005468:	b480      	push	{r7}
 800546a:	b087      	sub	sp, #28
 800546c:	af00      	add	r7, sp, #0
 800546e:	60f8      	str	r0, [r7, #12]
 8005470:	60b9      	str	r1, [r7, #8]
 8005472:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	f003 031f 	and.w	r3, r3, #31
 800547a:	2201      	movs	r2, #1
 800547c:	fa02 f303 	lsl.w	r3, r2, r3
 8005480:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6a1a      	ldr	r2, [r3, #32]
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	43db      	mvns	r3, r3
 800548a:	401a      	ands	r2, r3
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	6a1a      	ldr	r2, [r3, #32]
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	f003 031f 	and.w	r3, r3, #31
 800549a:	6879      	ldr	r1, [r7, #4]
 800549c:	fa01 f303 	lsl.w	r3, r1, r3
 80054a0:	431a      	orrs	r2, r3
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	621a      	str	r2, [r3, #32]
}
 80054a6:	bf00      	nop
 80054a8:	371c      	adds	r7, #28
 80054aa:	46bd      	mov	sp, r7
 80054ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b0:	4770      	bx	lr

080054b2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80054b2:	b580      	push	{r7, lr}
 80054b4:	b082      	sub	sp, #8
 80054b6:	af00      	add	r7, sp, #0
 80054b8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d101      	bne.n	80054c4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e040      	b.n	8005546 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d106      	bne.n	80054da <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	f7fb ffff 	bl	80014d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2224      	movs	r2, #36	@ 0x24
 80054de:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	681a      	ldr	r2, [r3, #0]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f022 0201 	bic.w	r2, r2, #1
 80054ee:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d002      	beq.n	80054fe <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80054f8:	6878      	ldr	r0, [r7, #4]
 80054fa:	f000 fb69 	bl	8005bd0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f000 f8ae 	bl	8005660 <UART_SetConfig>
 8005504:	4603      	mov	r3, r0
 8005506:	2b01      	cmp	r3, #1
 8005508:	d101      	bne.n	800550e <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	e01b      	b.n	8005546 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	685a      	ldr	r2, [r3, #4]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800551c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	689a      	ldr	r2, [r3, #8]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800552c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f042 0201 	orr.w	r2, r2, #1
 800553c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f000 fbe8 	bl	8005d14 <UART_CheckIdleState>
 8005544:	4603      	mov	r3, r0
}
 8005546:	4618      	mov	r0, r3
 8005548:	3708      	adds	r7, #8
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}

0800554e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800554e:	b580      	push	{r7, lr}
 8005550:	b08a      	sub	sp, #40	@ 0x28
 8005552:	af02      	add	r7, sp, #8
 8005554:	60f8      	str	r0, [r7, #12]
 8005556:	60b9      	str	r1, [r7, #8]
 8005558:	603b      	str	r3, [r7, #0]
 800555a:	4613      	mov	r3, r2
 800555c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005562:	2b20      	cmp	r3, #32
 8005564:	d177      	bne.n	8005656 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d002      	beq.n	8005572 <HAL_UART_Transmit+0x24>
 800556c:	88fb      	ldrh	r3, [r7, #6]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d101      	bne.n	8005576 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	e070      	b.n	8005658 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2200      	movs	r2, #0
 800557a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2221      	movs	r2, #33	@ 0x21
 8005582:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005584:	f7fc f920 	bl	80017c8 <HAL_GetTick>
 8005588:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	88fa      	ldrh	r2, [r7, #6]
 800558e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	88fa      	ldrh	r2, [r7, #6]
 8005596:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055a2:	d108      	bne.n	80055b6 <HAL_UART_Transmit+0x68>
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	691b      	ldr	r3, [r3, #16]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d104      	bne.n	80055b6 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80055ac:	2300      	movs	r3, #0
 80055ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	61bb      	str	r3, [r7, #24]
 80055b4:	e003      	b.n	80055be <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80055ba:	2300      	movs	r3, #0
 80055bc:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80055be:	e02f      	b.n	8005620 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	9300      	str	r3, [sp, #0]
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	2200      	movs	r2, #0
 80055c8:	2180      	movs	r1, #128	@ 0x80
 80055ca:	68f8      	ldr	r0, [r7, #12]
 80055cc:	f000 fc4a 	bl	8005e64 <UART_WaitOnFlagUntilTimeout>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d004      	beq.n	80055e0 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2220      	movs	r2, #32
 80055da:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80055dc:	2303      	movs	r3, #3
 80055de:	e03b      	b.n	8005658 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d10b      	bne.n	80055fe <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80055e6:	69bb      	ldr	r3, [r7, #24]
 80055e8:	881a      	ldrh	r2, [r3, #0]
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80055f2:	b292      	uxth	r2, r2
 80055f4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80055f6:	69bb      	ldr	r3, [r7, #24]
 80055f8:	3302      	adds	r3, #2
 80055fa:	61bb      	str	r3, [r7, #24]
 80055fc:	e007      	b.n	800560e <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80055fe:	69fb      	ldr	r3, [r7, #28]
 8005600:	781a      	ldrb	r2, [r3, #0]
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005608:	69fb      	ldr	r3, [r7, #28]
 800560a:	3301      	adds	r3, #1
 800560c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005614:	b29b      	uxth	r3, r3
 8005616:	3b01      	subs	r3, #1
 8005618:	b29a      	uxth	r2, r3
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005626:	b29b      	uxth	r3, r3
 8005628:	2b00      	cmp	r3, #0
 800562a:	d1c9      	bne.n	80055c0 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	9300      	str	r3, [sp, #0]
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	2200      	movs	r2, #0
 8005634:	2140      	movs	r1, #64	@ 0x40
 8005636:	68f8      	ldr	r0, [r7, #12]
 8005638:	f000 fc14 	bl	8005e64 <UART_WaitOnFlagUntilTimeout>
 800563c:	4603      	mov	r3, r0
 800563e:	2b00      	cmp	r3, #0
 8005640:	d004      	beq.n	800564c <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2220      	movs	r2, #32
 8005646:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005648:	2303      	movs	r3, #3
 800564a:	e005      	b.n	8005658 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2220      	movs	r2, #32
 8005650:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005652:	2300      	movs	r3, #0
 8005654:	e000      	b.n	8005658 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005656:	2302      	movs	r3, #2
  }
}
 8005658:	4618      	mov	r0, r3
 800565a:	3720      	adds	r7, #32
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}

08005660 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005660:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005664:	b08a      	sub	sp, #40	@ 0x28
 8005666:	af00      	add	r7, sp, #0
 8005668:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800566a:	2300      	movs	r3, #0
 800566c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	689a      	ldr	r2, [r3, #8]
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	691b      	ldr	r3, [r3, #16]
 8005678:	431a      	orrs	r2, r3
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	695b      	ldr	r3, [r3, #20]
 800567e:	431a      	orrs	r2, r3
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	69db      	ldr	r3, [r3, #28]
 8005684:	4313      	orrs	r3, r2
 8005686:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	681a      	ldr	r2, [r3, #0]
 800568e:	4ba4      	ldr	r3, [pc, #656]	@ (8005920 <UART_SetConfig+0x2c0>)
 8005690:	4013      	ands	r3, r2
 8005692:	68fa      	ldr	r2, [r7, #12]
 8005694:	6812      	ldr	r2, [r2, #0]
 8005696:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005698:	430b      	orrs	r3, r1
 800569a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	68da      	ldr	r2, [r3, #12]
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	430a      	orrs	r2, r1
 80056b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	699b      	ldr	r3, [r3, #24]
 80056b6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a99      	ldr	r2, [pc, #612]	@ (8005924 <UART_SetConfig+0x2c4>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d004      	beq.n	80056cc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6a1b      	ldr	r3, [r3, #32]
 80056c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056c8:	4313      	orrs	r3, r2
 80056ca:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056dc:	430a      	orrs	r2, r1
 80056de:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a90      	ldr	r2, [pc, #576]	@ (8005928 <UART_SetConfig+0x2c8>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d126      	bne.n	8005738 <UART_SetConfig+0xd8>
 80056ea:	4b90      	ldr	r3, [pc, #576]	@ (800592c <UART_SetConfig+0x2cc>)
 80056ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056f0:	f003 0303 	and.w	r3, r3, #3
 80056f4:	2b03      	cmp	r3, #3
 80056f6:	d81b      	bhi.n	8005730 <UART_SetConfig+0xd0>
 80056f8:	a201      	add	r2, pc, #4	@ (adr r2, 8005700 <UART_SetConfig+0xa0>)
 80056fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056fe:	bf00      	nop
 8005700:	08005711 	.word	0x08005711
 8005704:	08005721 	.word	0x08005721
 8005708:	08005719 	.word	0x08005719
 800570c:	08005729 	.word	0x08005729
 8005710:	2301      	movs	r3, #1
 8005712:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005716:	e116      	b.n	8005946 <UART_SetConfig+0x2e6>
 8005718:	2302      	movs	r3, #2
 800571a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800571e:	e112      	b.n	8005946 <UART_SetConfig+0x2e6>
 8005720:	2304      	movs	r3, #4
 8005722:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005726:	e10e      	b.n	8005946 <UART_SetConfig+0x2e6>
 8005728:	2308      	movs	r3, #8
 800572a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800572e:	e10a      	b.n	8005946 <UART_SetConfig+0x2e6>
 8005730:	2310      	movs	r3, #16
 8005732:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005736:	e106      	b.n	8005946 <UART_SetConfig+0x2e6>
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a7c      	ldr	r2, [pc, #496]	@ (8005930 <UART_SetConfig+0x2d0>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d138      	bne.n	80057b4 <UART_SetConfig+0x154>
 8005742:	4b7a      	ldr	r3, [pc, #488]	@ (800592c <UART_SetConfig+0x2cc>)
 8005744:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005748:	f003 030c 	and.w	r3, r3, #12
 800574c:	2b0c      	cmp	r3, #12
 800574e:	d82d      	bhi.n	80057ac <UART_SetConfig+0x14c>
 8005750:	a201      	add	r2, pc, #4	@ (adr r2, 8005758 <UART_SetConfig+0xf8>)
 8005752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005756:	bf00      	nop
 8005758:	0800578d 	.word	0x0800578d
 800575c:	080057ad 	.word	0x080057ad
 8005760:	080057ad 	.word	0x080057ad
 8005764:	080057ad 	.word	0x080057ad
 8005768:	0800579d 	.word	0x0800579d
 800576c:	080057ad 	.word	0x080057ad
 8005770:	080057ad 	.word	0x080057ad
 8005774:	080057ad 	.word	0x080057ad
 8005778:	08005795 	.word	0x08005795
 800577c:	080057ad 	.word	0x080057ad
 8005780:	080057ad 	.word	0x080057ad
 8005784:	080057ad 	.word	0x080057ad
 8005788:	080057a5 	.word	0x080057a5
 800578c:	2300      	movs	r3, #0
 800578e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005792:	e0d8      	b.n	8005946 <UART_SetConfig+0x2e6>
 8005794:	2302      	movs	r3, #2
 8005796:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800579a:	e0d4      	b.n	8005946 <UART_SetConfig+0x2e6>
 800579c:	2304      	movs	r3, #4
 800579e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057a2:	e0d0      	b.n	8005946 <UART_SetConfig+0x2e6>
 80057a4:	2308      	movs	r3, #8
 80057a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057aa:	e0cc      	b.n	8005946 <UART_SetConfig+0x2e6>
 80057ac:	2310      	movs	r3, #16
 80057ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057b2:	e0c8      	b.n	8005946 <UART_SetConfig+0x2e6>
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a5e      	ldr	r2, [pc, #376]	@ (8005934 <UART_SetConfig+0x2d4>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d125      	bne.n	800580a <UART_SetConfig+0x1aa>
 80057be:	4b5b      	ldr	r3, [pc, #364]	@ (800592c <UART_SetConfig+0x2cc>)
 80057c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057c4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80057c8:	2b30      	cmp	r3, #48	@ 0x30
 80057ca:	d016      	beq.n	80057fa <UART_SetConfig+0x19a>
 80057cc:	2b30      	cmp	r3, #48	@ 0x30
 80057ce:	d818      	bhi.n	8005802 <UART_SetConfig+0x1a2>
 80057d0:	2b20      	cmp	r3, #32
 80057d2:	d00a      	beq.n	80057ea <UART_SetConfig+0x18a>
 80057d4:	2b20      	cmp	r3, #32
 80057d6:	d814      	bhi.n	8005802 <UART_SetConfig+0x1a2>
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d002      	beq.n	80057e2 <UART_SetConfig+0x182>
 80057dc:	2b10      	cmp	r3, #16
 80057de:	d008      	beq.n	80057f2 <UART_SetConfig+0x192>
 80057e0:	e00f      	b.n	8005802 <UART_SetConfig+0x1a2>
 80057e2:	2300      	movs	r3, #0
 80057e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057e8:	e0ad      	b.n	8005946 <UART_SetConfig+0x2e6>
 80057ea:	2302      	movs	r3, #2
 80057ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057f0:	e0a9      	b.n	8005946 <UART_SetConfig+0x2e6>
 80057f2:	2304      	movs	r3, #4
 80057f4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057f8:	e0a5      	b.n	8005946 <UART_SetConfig+0x2e6>
 80057fa:	2308      	movs	r3, #8
 80057fc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005800:	e0a1      	b.n	8005946 <UART_SetConfig+0x2e6>
 8005802:	2310      	movs	r3, #16
 8005804:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005808:	e09d      	b.n	8005946 <UART_SetConfig+0x2e6>
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a4a      	ldr	r2, [pc, #296]	@ (8005938 <UART_SetConfig+0x2d8>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d125      	bne.n	8005860 <UART_SetConfig+0x200>
 8005814:	4b45      	ldr	r3, [pc, #276]	@ (800592c <UART_SetConfig+0x2cc>)
 8005816:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800581a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800581e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005820:	d016      	beq.n	8005850 <UART_SetConfig+0x1f0>
 8005822:	2bc0      	cmp	r3, #192	@ 0xc0
 8005824:	d818      	bhi.n	8005858 <UART_SetConfig+0x1f8>
 8005826:	2b80      	cmp	r3, #128	@ 0x80
 8005828:	d00a      	beq.n	8005840 <UART_SetConfig+0x1e0>
 800582a:	2b80      	cmp	r3, #128	@ 0x80
 800582c:	d814      	bhi.n	8005858 <UART_SetConfig+0x1f8>
 800582e:	2b00      	cmp	r3, #0
 8005830:	d002      	beq.n	8005838 <UART_SetConfig+0x1d8>
 8005832:	2b40      	cmp	r3, #64	@ 0x40
 8005834:	d008      	beq.n	8005848 <UART_SetConfig+0x1e8>
 8005836:	e00f      	b.n	8005858 <UART_SetConfig+0x1f8>
 8005838:	2300      	movs	r3, #0
 800583a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800583e:	e082      	b.n	8005946 <UART_SetConfig+0x2e6>
 8005840:	2302      	movs	r3, #2
 8005842:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005846:	e07e      	b.n	8005946 <UART_SetConfig+0x2e6>
 8005848:	2304      	movs	r3, #4
 800584a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800584e:	e07a      	b.n	8005946 <UART_SetConfig+0x2e6>
 8005850:	2308      	movs	r3, #8
 8005852:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005856:	e076      	b.n	8005946 <UART_SetConfig+0x2e6>
 8005858:	2310      	movs	r3, #16
 800585a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800585e:	e072      	b.n	8005946 <UART_SetConfig+0x2e6>
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a35      	ldr	r2, [pc, #212]	@ (800593c <UART_SetConfig+0x2dc>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d12a      	bne.n	80058c0 <UART_SetConfig+0x260>
 800586a:	4b30      	ldr	r3, [pc, #192]	@ (800592c <UART_SetConfig+0x2cc>)
 800586c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005870:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005874:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005878:	d01a      	beq.n	80058b0 <UART_SetConfig+0x250>
 800587a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800587e:	d81b      	bhi.n	80058b8 <UART_SetConfig+0x258>
 8005880:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005884:	d00c      	beq.n	80058a0 <UART_SetConfig+0x240>
 8005886:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800588a:	d815      	bhi.n	80058b8 <UART_SetConfig+0x258>
 800588c:	2b00      	cmp	r3, #0
 800588e:	d003      	beq.n	8005898 <UART_SetConfig+0x238>
 8005890:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005894:	d008      	beq.n	80058a8 <UART_SetConfig+0x248>
 8005896:	e00f      	b.n	80058b8 <UART_SetConfig+0x258>
 8005898:	2300      	movs	r3, #0
 800589a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800589e:	e052      	b.n	8005946 <UART_SetConfig+0x2e6>
 80058a0:	2302      	movs	r3, #2
 80058a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058a6:	e04e      	b.n	8005946 <UART_SetConfig+0x2e6>
 80058a8:	2304      	movs	r3, #4
 80058aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058ae:	e04a      	b.n	8005946 <UART_SetConfig+0x2e6>
 80058b0:	2308      	movs	r3, #8
 80058b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058b6:	e046      	b.n	8005946 <UART_SetConfig+0x2e6>
 80058b8:	2310      	movs	r3, #16
 80058ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058be:	e042      	b.n	8005946 <UART_SetConfig+0x2e6>
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a17      	ldr	r2, [pc, #92]	@ (8005924 <UART_SetConfig+0x2c4>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d13a      	bne.n	8005940 <UART_SetConfig+0x2e0>
 80058ca:	4b18      	ldr	r3, [pc, #96]	@ (800592c <UART_SetConfig+0x2cc>)
 80058cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058d0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80058d4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80058d8:	d01a      	beq.n	8005910 <UART_SetConfig+0x2b0>
 80058da:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80058de:	d81b      	bhi.n	8005918 <UART_SetConfig+0x2b8>
 80058e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058e4:	d00c      	beq.n	8005900 <UART_SetConfig+0x2a0>
 80058e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058ea:	d815      	bhi.n	8005918 <UART_SetConfig+0x2b8>
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d003      	beq.n	80058f8 <UART_SetConfig+0x298>
 80058f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058f4:	d008      	beq.n	8005908 <UART_SetConfig+0x2a8>
 80058f6:	e00f      	b.n	8005918 <UART_SetConfig+0x2b8>
 80058f8:	2300      	movs	r3, #0
 80058fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058fe:	e022      	b.n	8005946 <UART_SetConfig+0x2e6>
 8005900:	2302      	movs	r3, #2
 8005902:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005906:	e01e      	b.n	8005946 <UART_SetConfig+0x2e6>
 8005908:	2304      	movs	r3, #4
 800590a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800590e:	e01a      	b.n	8005946 <UART_SetConfig+0x2e6>
 8005910:	2308      	movs	r3, #8
 8005912:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005916:	e016      	b.n	8005946 <UART_SetConfig+0x2e6>
 8005918:	2310      	movs	r3, #16
 800591a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800591e:	e012      	b.n	8005946 <UART_SetConfig+0x2e6>
 8005920:	efff69f3 	.word	0xefff69f3
 8005924:	40008000 	.word	0x40008000
 8005928:	40013800 	.word	0x40013800
 800592c:	40021000 	.word	0x40021000
 8005930:	40004400 	.word	0x40004400
 8005934:	40004800 	.word	0x40004800
 8005938:	40004c00 	.word	0x40004c00
 800593c:	40005000 	.word	0x40005000
 8005940:	2310      	movs	r3, #16
 8005942:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4a9f      	ldr	r2, [pc, #636]	@ (8005bc8 <UART_SetConfig+0x568>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d17a      	bne.n	8005a46 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005950:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005954:	2b08      	cmp	r3, #8
 8005956:	d824      	bhi.n	80059a2 <UART_SetConfig+0x342>
 8005958:	a201      	add	r2, pc, #4	@ (adr r2, 8005960 <UART_SetConfig+0x300>)
 800595a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800595e:	bf00      	nop
 8005960:	08005985 	.word	0x08005985
 8005964:	080059a3 	.word	0x080059a3
 8005968:	0800598d 	.word	0x0800598d
 800596c:	080059a3 	.word	0x080059a3
 8005970:	08005993 	.word	0x08005993
 8005974:	080059a3 	.word	0x080059a3
 8005978:	080059a3 	.word	0x080059a3
 800597c:	080059a3 	.word	0x080059a3
 8005980:	0800599b 	.word	0x0800599b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005984:	f7fd fa0e 	bl	8002da4 <HAL_RCC_GetPCLK1Freq>
 8005988:	61f8      	str	r0, [r7, #28]
        break;
 800598a:	e010      	b.n	80059ae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800598c:	4b8f      	ldr	r3, [pc, #572]	@ (8005bcc <UART_SetConfig+0x56c>)
 800598e:	61fb      	str	r3, [r7, #28]
        break;
 8005990:	e00d      	b.n	80059ae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005992:	f7fd f96f 	bl	8002c74 <HAL_RCC_GetSysClockFreq>
 8005996:	61f8      	str	r0, [r7, #28]
        break;
 8005998:	e009      	b.n	80059ae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800599a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800599e:	61fb      	str	r3, [r7, #28]
        break;
 80059a0:	e005      	b.n	80059ae <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80059a2:	2300      	movs	r3, #0
 80059a4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80059ac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80059ae:	69fb      	ldr	r3, [r7, #28]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	f000 80fb 	beq.w	8005bac <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	685a      	ldr	r2, [r3, #4]
 80059ba:	4613      	mov	r3, r2
 80059bc:	005b      	lsls	r3, r3, #1
 80059be:	4413      	add	r3, r2
 80059c0:	69fa      	ldr	r2, [r7, #28]
 80059c2:	429a      	cmp	r2, r3
 80059c4:	d305      	bcc.n	80059d2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80059cc:	69fa      	ldr	r2, [r7, #28]
 80059ce:	429a      	cmp	r2, r3
 80059d0:	d903      	bls.n	80059da <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80059d8:	e0e8      	b.n	8005bac <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80059da:	69fb      	ldr	r3, [r7, #28]
 80059dc:	2200      	movs	r2, #0
 80059de:	461c      	mov	r4, r3
 80059e0:	4615      	mov	r5, r2
 80059e2:	f04f 0200 	mov.w	r2, #0
 80059e6:	f04f 0300 	mov.w	r3, #0
 80059ea:	022b      	lsls	r3, r5, #8
 80059ec:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80059f0:	0222      	lsls	r2, r4, #8
 80059f2:	68f9      	ldr	r1, [r7, #12]
 80059f4:	6849      	ldr	r1, [r1, #4]
 80059f6:	0849      	lsrs	r1, r1, #1
 80059f8:	2000      	movs	r0, #0
 80059fa:	4688      	mov	r8, r1
 80059fc:	4681      	mov	r9, r0
 80059fe:	eb12 0a08 	adds.w	sl, r2, r8
 8005a02:	eb43 0b09 	adc.w	fp, r3, r9
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	685b      	ldr	r3, [r3, #4]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	603b      	str	r3, [r7, #0]
 8005a0e:	607a      	str	r2, [r7, #4]
 8005a10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a14:	4650      	mov	r0, sl
 8005a16:	4659      	mov	r1, fp
 8005a18:	f7fa fc2a 	bl	8000270 <__aeabi_uldivmod>
 8005a1c:	4602      	mov	r2, r0
 8005a1e:	460b      	mov	r3, r1
 8005a20:	4613      	mov	r3, r2
 8005a22:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005a24:	69bb      	ldr	r3, [r7, #24]
 8005a26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a2a:	d308      	bcc.n	8005a3e <UART_SetConfig+0x3de>
 8005a2c:	69bb      	ldr	r3, [r7, #24]
 8005a2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a32:	d204      	bcs.n	8005a3e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	69ba      	ldr	r2, [r7, #24]
 8005a3a:	60da      	str	r2, [r3, #12]
 8005a3c:	e0b6      	b.n	8005bac <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005a44:	e0b2      	b.n	8005bac <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	69db      	ldr	r3, [r3, #28]
 8005a4a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a4e:	d15e      	bne.n	8005b0e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005a50:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005a54:	2b08      	cmp	r3, #8
 8005a56:	d828      	bhi.n	8005aaa <UART_SetConfig+0x44a>
 8005a58:	a201      	add	r2, pc, #4	@ (adr r2, 8005a60 <UART_SetConfig+0x400>)
 8005a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a5e:	bf00      	nop
 8005a60:	08005a85 	.word	0x08005a85
 8005a64:	08005a8d 	.word	0x08005a8d
 8005a68:	08005a95 	.word	0x08005a95
 8005a6c:	08005aab 	.word	0x08005aab
 8005a70:	08005a9b 	.word	0x08005a9b
 8005a74:	08005aab 	.word	0x08005aab
 8005a78:	08005aab 	.word	0x08005aab
 8005a7c:	08005aab 	.word	0x08005aab
 8005a80:	08005aa3 	.word	0x08005aa3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a84:	f7fd f98e 	bl	8002da4 <HAL_RCC_GetPCLK1Freq>
 8005a88:	61f8      	str	r0, [r7, #28]
        break;
 8005a8a:	e014      	b.n	8005ab6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a8c:	f7fd f9a0 	bl	8002dd0 <HAL_RCC_GetPCLK2Freq>
 8005a90:	61f8      	str	r0, [r7, #28]
        break;
 8005a92:	e010      	b.n	8005ab6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a94:	4b4d      	ldr	r3, [pc, #308]	@ (8005bcc <UART_SetConfig+0x56c>)
 8005a96:	61fb      	str	r3, [r7, #28]
        break;
 8005a98:	e00d      	b.n	8005ab6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a9a:	f7fd f8eb 	bl	8002c74 <HAL_RCC_GetSysClockFreq>
 8005a9e:	61f8      	str	r0, [r7, #28]
        break;
 8005aa0:	e009      	b.n	8005ab6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005aa2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005aa6:	61fb      	str	r3, [r7, #28]
        break;
 8005aa8:	e005      	b.n	8005ab6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005ab4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005ab6:	69fb      	ldr	r3, [r7, #28]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d077      	beq.n	8005bac <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005abc:	69fb      	ldr	r3, [r7, #28]
 8005abe:	005a      	lsls	r2, r3, #1
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	085b      	lsrs	r3, r3, #1
 8005ac6:	441a      	add	r2, r3
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	685b      	ldr	r3, [r3, #4]
 8005acc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ad0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ad2:	69bb      	ldr	r3, [r7, #24]
 8005ad4:	2b0f      	cmp	r3, #15
 8005ad6:	d916      	bls.n	8005b06 <UART_SetConfig+0x4a6>
 8005ad8:	69bb      	ldr	r3, [r7, #24]
 8005ada:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ade:	d212      	bcs.n	8005b06 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005ae0:	69bb      	ldr	r3, [r7, #24]
 8005ae2:	b29b      	uxth	r3, r3
 8005ae4:	f023 030f 	bic.w	r3, r3, #15
 8005ae8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005aea:	69bb      	ldr	r3, [r7, #24]
 8005aec:	085b      	lsrs	r3, r3, #1
 8005aee:	b29b      	uxth	r3, r3
 8005af0:	f003 0307 	and.w	r3, r3, #7
 8005af4:	b29a      	uxth	r2, r3
 8005af6:	8afb      	ldrh	r3, [r7, #22]
 8005af8:	4313      	orrs	r3, r2
 8005afa:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	8afa      	ldrh	r2, [r7, #22]
 8005b02:	60da      	str	r2, [r3, #12]
 8005b04:	e052      	b.n	8005bac <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005b06:	2301      	movs	r3, #1
 8005b08:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005b0c:	e04e      	b.n	8005bac <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005b0e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005b12:	2b08      	cmp	r3, #8
 8005b14:	d827      	bhi.n	8005b66 <UART_SetConfig+0x506>
 8005b16:	a201      	add	r2, pc, #4	@ (adr r2, 8005b1c <UART_SetConfig+0x4bc>)
 8005b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b1c:	08005b41 	.word	0x08005b41
 8005b20:	08005b49 	.word	0x08005b49
 8005b24:	08005b51 	.word	0x08005b51
 8005b28:	08005b67 	.word	0x08005b67
 8005b2c:	08005b57 	.word	0x08005b57
 8005b30:	08005b67 	.word	0x08005b67
 8005b34:	08005b67 	.word	0x08005b67
 8005b38:	08005b67 	.word	0x08005b67
 8005b3c:	08005b5f 	.word	0x08005b5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b40:	f7fd f930 	bl	8002da4 <HAL_RCC_GetPCLK1Freq>
 8005b44:	61f8      	str	r0, [r7, #28]
        break;
 8005b46:	e014      	b.n	8005b72 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b48:	f7fd f942 	bl	8002dd0 <HAL_RCC_GetPCLK2Freq>
 8005b4c:	61f8      	str	r0, [r7, #28]
        break;
 8005b4e:	e010      	b.n	8005b72 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b50:	4b1e      	ldr	r3, [pc, #120]	@ (8005bcc <UART_SetConfig+0x56c>)
 8005b52:	61fb      	str	r3, [r7, #28]
        break;
 8005b54:	e00d      	b.n	8005b72 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b56:	f7fd f88d 	bl	8002c74 <HAL_RCC_GetSysClockFreq>
 8005b5a:	61f8      	str	r0, [r7, #28]
        break;
 8005b5c:	e009      	b.n	8005b72 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b62:	61fb      	str	r3, [r7, #28]
        break;
 8005b64:	e005      	b.n	8005b72 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005b66:	2300      	movs	r3, #0
 8005b68:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005b70:	bf00      	nop
    }

    if (pclk != 0U)
 8005b72:	69fb      	ldr	r3, [r7, #28]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d019      	beq.n	8005bac <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	085a      	lsrs	r2, r3, #1
 8005b7e:	69fb      	ldr	r3, [r7, #28]
 8005b80:	441a      	add	r2, r3
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b8a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b8c:	69bb      	ldr	r3, [r7, #24]
 8005b8e:	2b0f      	cmp	r3, #15
 8005b90:	d909      	bls.n	8005ba6 <UART_SetConfig+0x546>
 8005b92:	69bb      	ldr	r3, [r7, #24]
 8005b94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b98:	d205      	bcs.n	8005ba6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b9a:	69bb      	ldr	r3, [r7, #24]
 8005b9c:	b29a      	uxth	r2, r3
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	60da      	str	r2, [r3, #12]
 8005ba4:	e002      	b.n	8005bac <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005bb8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	3728      	adds	r7, #40	@ 0x28
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005bc6:	bf00      	nop
 8005bc8:	40008000 	.word	0x40008000
 8005bcc:	00f42400 	.word	0x00f42400

08005bd0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b083      	sub	sp, #12
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bdc:	f003 0308 	and.w	r3, r3, #8
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d00a      	beq.n	8005bfa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	430a      	orrs	r2, r1
 8005bf8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bfe:	f003 0301 	and.w	r3, r3, #1
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d00a      	beq.n	8005c1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	430a      	orrs	r2, r1
 8005c1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c20:	f003 0302 	and.w	r3, r3, #2
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d00a      	beq.n	8005c3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	430a      	orrs	r2, r1
 8005c3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c42:	f003 0304 	and.w	r3, r3, #4
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d00a      	beq.n	8005c60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	430a      	orrs	r2, r1
 8005c5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c64:	f003 0310 	and.w	r3, r3, #16
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d00a      	beq.n	8005c82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	430a      	orrs	r2, r1
 8005c80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c86:	f003 0320 	and.w	r3, r3, #32
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d00a      	beq.n	8005ca4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	430a      	orrs	r2, r1
 8005ca2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ca8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d01a      	beq.n	8005ce6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	685b      	ldr	r3, [r3, #4]
 8005cb6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	430a      	orrs	r2, r1
 8005cc4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005cce:	d10a      	bne.n	8005ce6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	430a      	orrs	r2, r1
 8005ce4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d00a      	beq.n	8005d08 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	430a      	orrs	r2, r1
 8005d06:	605a      	str	r2, [r3, #4]
  }
}
 8005d08:	bf00      	nop
 8005d0a:	370c      	adds	r7, #12
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d12:	4770      	bx	lr

08005d14 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b098      	sub	sp, #96	@ 0x60
 8005d18:	af02      	add	r7, sp, #8
 8005d1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005d24:	f7fb fd50 	bl	80017c8 <HAL_GetTick>
 8005d28:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f003 0308 	and.w	r3, r3, #8
 8005d34:	2b08      	cmp	r3, #8
 8005d36:	d12e      	bne.n	8005d96 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d38:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005d3c:	9300      	str	r3, [sp, #0]
 8005d3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d40:	2200      	movs	r2, #0
 8005d42:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	f000 f88c 	bl	8005e64 <UART_WaitOnFlagUntilTimeout>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d021      	beq.n	8005d96 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d5a:	e853 3f00 	ldrex	r3, [r3]
 8005d5e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d66:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	461a      	mov	r2, r3
 8005d6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d70:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d72:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d74:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d76:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d78:	e841 2300 	strex	r3, r2, [r1]
 8005d7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d1e6      	bne.n	8005d52 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2220      	movs	r2, #32
 8005d88:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d92:	2303      	movs	r3, #3
 8005d94:	e062      	b.n	8005e5c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f003 0304 	and.w	r3, r3, #4
 8005da0:	2b04      	cmp	r3, #4
 8005da2:	d149      	bne.n	8005e38 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005da4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005da8:	9300      	str	r3, [sp, #0]
 8005daa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005dac:	2200      	movs	r2, #0
 8005dae:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f000 f856 	bl	8005e64 <UART_WaitOnFlagUntilTimeout>
 8005db8:	4603      	mov	r3, r0
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d03c      	beq.n	8005e38 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dc6:	e853 3f00 	ldrex	r3, [r3]
 8005dca:	623b      	str	r3, [r7, #32]
   return(result);
 8005dcc:	6a3b      	ldr	r3, [r7, #32]
 8005dce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005dd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	461a      	mov	r2, r3
 8005dda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ddc:	633b      	str	r3, [r7, #48]	@ 0x30
 8005dde:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005de2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005de4:	e841 2300 	strex	r3, r2, [r1]
 8005de8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005dea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d1e6      	bne.n	8005dbe <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	3308      	adds	r3, #8
 8005df6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	e853 3f00 	ldrex	r3, [r3]
 8005dfe:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	f023 0301 	bic.w	r3, r3, #1
 8005e06:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	3308      	adds	r3, #8
 8005e0e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e10:	61fa      	str	r2, [r7, #28]
 8005e12:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e14:	69b9      	ldr	r1, [r7, #24]
 8005e16:	69fa      	ldr	r2, [r7, #28]
 8005e18:	e841 2300 	strex	r3, r2, [r1]
 8005e1c:	617b      	str	r3, [r7, #20]
   return(result);
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d1e5      	bne.n	8005df0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2220      	movs	r2, #32
 8005e28:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e34:	2303      	movs	r3, #3
 8005e36:	e011      	b.n	8005e5c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2220      	movs	r2, #32
 8005e3c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2220      	movs	r2, #32
 8005e42:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2200      	movs	r2, #0
 8005e56:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005e5a:	2300      	movs	r3, #0
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	3758      	adds	r7, #88	@ 0x58
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}

08005e64 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b084      	sub	sp, #16
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	60f8      	str	r0, [r7, #12]
 8005e6c:	60b9      	str	r1, [r7, #8]
 8005e6e:	603b      	str	r3, [r7, #0]
 8005e70:	4613      	mov	r3, r2
 8005e72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e74:	e04f      	b.n	8005f16 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e76:	69bb      	ldr	r3, [r7, #24]
 8005e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e7c:	d04b      	beq.n	8005f16 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e7e:	f7fb fca3 	bl	80017c8 <HAL_GetTick>
 8005e82:	4602      	mov	r2, r0
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	1ad3      	subs	r3, r2, r3
 8005e88:	69ba      	ldr	r2, [r7, #24]
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d302      	bcc.n	8005e94 <UART_WaitOnFlagUntilTimeout+0x30>
 8005e8e:	69bb      	ldr	r3, [r7, #24]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d101      	bne.n	8005e98 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e94:	2303      	movs	r3, #3
 8005e96:	e04e      	b.n	8005f36 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f003 0304 	and.w	r3, r3, #4
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d037      	beq.n	8005f16 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	2b80      	cmp	r3, #128	@ 0x80
 8005eaa:	d034      	beq.n	8005f16 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	2b40      	cmp	r3, #64	@ 0x40
 8005eb0:	d031      	beq.n	8005f16 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	69db      	ldr	r3, [r3, #28]
 8005eb8:	f003 0308 	and.w	r3, r3, #8
 8005ebc:	2b08      	cmp	r3, #8
 8005ebe:	d110      	bne.n	8005ee2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	2208      	movs	r2, #8
 8005ec6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ec8:	68f8      	ldr	r0, [r7, #12]
 8005eca:	f000 f838 	bl	8005f3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2208      	movs	r2, #8
 8005ed2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e029      	b.n	8005f36 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	69db      	ldr	r3, [r3, #28]
 8005ee8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005eec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ef0:	d111      	bne.n	8005f16 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005efa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005efc:	68f8      	ldr	r0, [r7, #12]
 8005efe:	f000 f81e 	bl	8005f3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	2220      	movs	r2, #32
 8005f06:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005f12:	2303      	movs	r3, #3
 8005f14:	e00f      	b.n	8005f36 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	69da      	ldr	r2, [r3, #28]
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	4013      	ands	r3, r2
 8005f20:	68ba      	ldr	r2, [r7, #8]
 8005f22:	429a      	cmp	r2, r3
 8005f24:	bf0c      	ite	eq
 8005f26:	2301      	moveq	r3, #1
 8005f28:	2300      	movne	r3, #0
 8005f2a:	b2db      	uxtb	r3, r3
 8005f2c:	461a      	mov	r2, r3
 8005f2e:	79fb      	ldrb	r3, [r7, #7]
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d0a0      	beq.n	8005e76 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f34:	2300      	movs	r3, #0
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	3710      	adds	r7, #16
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd80      	pop	{r7, pc}

08005f3e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f3e:	b480      	push	{r7}
 8005f40:	b095      	sub	sp, #84	@ 0x54
 8005f42:	af00      	add	r7, sp, #0
 8005f44:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f4e:	e853 3f00 	ldrex	r3, [r3]
 8005f52:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	461a      	mov	r2, r3
 8005f62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f64:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f66:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f68:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005f6a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f6c:	e841 2300 	strex	r3, r2, [r1]
 8005f70:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d1e6      	bne.n	8005f46 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	3308      	adds	r3, #8
 8005f7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f80:	6a3b      	ldr	r3, [r7, #32]
 8005f82:	e853 3f00 	ldrex	r3, [r3]
 8005f86:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f88:	69fb      	ldr	r3, [r7, #28]
 8005f8a:	f023 0301 	bic.w	r3, r3, #1
 8005f8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	3308      	adds	r3, #8
 8005f96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f98:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005fa0:	e841 2300 	strex	r3, r2, [r1]
 8005fa4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d1e5      	bne.n	8005f78 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	d118      	bne.n	8005fe6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	e853 3f00 	ldrex	r3, [r3]
 8005fc0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	f023 0310 	bic.w	r3, r3, #16
 8005fc8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	461a      	mov	r2, r3
 8005fd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005fd2:	61bb      	str	r3, [r7, #24]
 8005fd4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fd6:	6979      	ldr	r1, [r7, #20]
 8005fd8:	69ba      	ldr	r2, [r7, #24]
 8005fda:	e841 2300 	strex	r3, r2, [r1]
 8005fde:	613b      	str	r3, [r7, #16]
   return(result);
 8005fe0:	693b      	ldr	r3, [r7, #16]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d1e6      	bne.n	8005fb4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2220      	movs	r2, #32
 8005fea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005ffa:	bf00      	nop
 8005ffc:	3754      	adds	r7, #84	@ 0x54
 8005ffe:	46bd      	mov	sp, r7
 8006000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006004:	4770      	bx	lr

08006006 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006006:	b480      	push	{r7}
 8006008:	b085      	sub	sp, #20
 800600a:	af00      	add	r7, sp, #0
 800600c:	4603      	mov	r3, r0
 800600e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006010:	2300      	movs	r3, #0
 8006012:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006014:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006018:	2b84      	cmp	r3, #132	@ 0x84
 800601a:	d005      	beq.n	8006028 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800601c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	4413      	add	r3, r2
 8006024:	3303      	adds	r3, #3
 8006026:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006028:	68fb      	ldr	r3, [r7, #12]
}
 800602a:	4618      	mov	r0, r3
 800602c:	3714      	adds	r7, #20
 800602e:	46bd      	mov	sp, r7
 8006030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006034:	4770      	bx	lr

08006036 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006036:	b580      	push	{r7, lr}
 8006038:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800603a:	f000 ff85 	bl	8006f48 <vTaskStartScheduler>
  
  return osOK;
 800603e:	2300      	movs	r3, #0
}
 8006040:	4618      	mov	r0, r3
 8006042:	bd80      	pop	{r7, pc}

08006044 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006044:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006046:	b089      	sub	sp, #36	@ 0x24
 8006048:	af04      	add	r7, sp, #16
 800604a:	6078      	str	r0, [r7, #4]
 800604c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	695b      	ldr	r3, [r3, #20]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d020      	beq.n	8006098 <osThreadCreate+0x54>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	699b      	ldr	r3, [r3, #24]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d01c      	beq.n	8006098 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	685c      	ldr	r4, [r3, #4]
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	691e      	ldr	r6, [r3, #16]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006070:	4618      	mov	r0, r3
 8006072:	f7ff ffc8 	bl	8006006 <makeFreeRtosPriority>
 8006076:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	695b      	ldr	r3, [r3, #20]
 800607c:	687a      	ldr	r2, [r7, #4]
 800607e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006080:	9202      	str	r2, [sp, #8]
 8006082:	9301      	str	r3, [sp, #4]
 8006084:	9100      	str	r1, [sp, #0]
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	4632      	mov	r2, r6
 800608a:	4629      	mov	r1, r5
 800608c:	4620      	mov	r0, r4
 800608e:	f000 fd2f 	bl	8006af0 <xTaskCreateStatic>
 8006092:	4603      	mov	r3, r0
 8006094:	60fb      	str	r3, [r7, #12]
 8006096:	e01c      	b.n	80060d2 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	685c      	ldr	r4, [r3, #4]
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80060a4:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80060ac:	4618      	mov	r0, r3
 80060ae:	f7ff ffaa 	bl	8006006 <makeFreeRtosPriority>
 80060b2:	4602      	mov	r2, r0
 80060b4:	f107 030c 	add.w	r3, r7, #12
 80060b8:	9301      	str	r3, [sp, #4]
 80060ba:	9200      	str	r2, [sp, #0]
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	4632      	mov	r2, r6
 80060c0:	4629      	mov	r1, r5
 80060c2:	4620      	mov	r0, r4
 80060c4:	f000 fd74 	bl	8006bb0 <xTaskCreate>
 80060c8:	4603      	mov	r3, r0
 80060ca:	2b01      	cmp	r3, #1
 80060cc:	d001      	beq.n	80060d2 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80060ce:	2300      	movs	r3, #0
 80060d0:	e000      	b.n	80060d4 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80060d2:	68fb      	ldr	r3, [r7, #12]
}
 80060d4:	4618      	mov	r0, r3
 80060d6:	3714      	adds	r7, #20
 80060d8:	46bd      	mov	sp, r7
 80060da:	bdf0      	pop	{r4, r5, r6, r7, pc}

080060dc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80060dc:	b480      	push	{r7}
 80060de:	b083      	sub	sp, #12
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	f103 0208 	add.w	r2, r3, #8
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	f04f 32ff 	mov.w	r2, #4294967295
 80060f4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	f103 0208 	add.w	r2, r3, #8
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f103 0208 	add.w	r2, r3, #8
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2200      	movs	r2, #0
 800610e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006110:	bf00      	nop
 8006112:	370c      	adds	r7, #12
 8006114:	46bd      	mov	sp, r7
 8006116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611a:	4770      	bx	lr

0800611c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800611c:	b480      	push	{r7}
 800611e:	b083      	sub	sp, #12
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2200      	movs	r2, #0
 8006128:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800612a:	bf00      	nop
 800612c:	370c      	adds	r7, #12
 800612e:	46bd      	mov	sp, r7
 8006130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006134:	4770      	bx	lr

08006136 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006136:	b480      	push	{r7}
 8006138:	b085      	sub	sp, #20
 800613a:	af00      	add	r7, sp, #0
 800613c:	6078      	str	r0, [r7, #4]
 800613e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	68fa      	ldr	r2, [r7, #12]
 800614a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	689a      	ldr	r2, [r3, #8]
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	683a      	ldr	r2, [r7, #0]
 800615a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	683a      	ldr	r2, [r7, #0]
 8006160:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	687a      	ldr	r2, [r7, #4]
 8006166:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	1c5a      	adds	r2, r3, #1
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	601a      	str	r2, [r3, #0]
}
 8006172:	bf00      	nop
 8006174:	3714      	adds	r7, #20
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr

0800617e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800617e:	b480      	push	{r7}
 8006180:	b085      	sub	sp, #20
 8006182:	af00      	add	r7, sp, #0
 8006184:	6078      	str	r0, [r7, #4]
 8006186:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006194:	d103      	bne.n	800619e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	691b      	ldr	r3, [r3, #16]
 800619a:	60fb      	str	r3, [r7, #12]
 800619c:	e00c      	b.n	80061b8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	3308      	adds	r3, #8
 80061a2:	60fb      	str	r3, [r7, #12]
 80061a4:	e002      	b.n	80061ac <vListInsert+0x2e>
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	60fb      	str	r3, [r7, #12]
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	685b      	ldr	r3, [r3, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	68ba      	ldr	r2, [r7, #8]
 80061b4:	429a      	cmp	r2, r3
 80061b6:	d2f6      	bcs.n	80061a6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	685a      	ldr	r2, [r3, #4]
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	683a      	ldr	r2, [r7, #0]
 80061c6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	68fa      	ldr	r2, [r7, #12]
 80061cc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	683a      	ldr	r2, [r7, #0]
 80061d2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	687a      	ldr	r2, [r7, #4]
 80061d8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	1c5a      	adds	r2, r3, #1
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	601a      	str	r2, [r3, #0]
}
 80061e4:	bf00      	nop
 80061e6:	3714      	adds	r7, #20
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr

080061f0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80061f0:	b480      	push	{r7}
 80061f2:	b085      	sub	sp, #20
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	691b      	ldr	r3, [r3, #16]
 80061fc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	687a      	ldr	r2, [r7, #4]
 8006204:	6892      	ldr	r2, [r2, #8]
 8006206:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	689b      	ldr	r3, [r3, #8]
 800620c:	687a      	ldr	r2, [r7, #4]
 800620e:	6852      	ldr	r2, [r2, #4]
 8006210:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	687a      	ldr	r2, [r7, #4]
 8006218:	429a      	cmp	r2, r3
 800621a:	d103      	bne.n	8006224 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	689a      	ldr	r2, [r3, #8]
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2200      	movs	r2, #0
 8006228:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	1e5a      	subs	r2, r3, #1
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
}
 8006238:	4618      	mov	r0, r3
 800623a:	3714      	adds	r7, #20
 800623c:	46bd      	mov	sp, r7
 800623e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006242:	4770      	bx	lr

08006244 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b084      	sub	sp, #16
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
 800624c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d10b      	bne.n	8006270 <xQueueGenericReset+0x2c>
	__asm volatile
 8006258:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800625c:	f383 8811 	msr	BASEPRI, r3
 8006260:	f3bf 8f6f 	isb	sy
 8006264:	f3bf 8f4f 	dsb	sy
 8006268:	60bb      	str	r3, [r7, #8]
}
 800626a:	bf00      	nop
 800626c:	bf00      	nop
 800626e:	e7fd      	b.n	800626c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006270:	f001 fcb2 	bl	8007bd8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681a      	ldr	r2, [r3, #0]
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800627c:	68f9      	ldr	r1, [r7, #12]
 800627e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006280:	fb01 f303 	mul.w	r3, r1, r3
 8006284:	441a      	add	r2, r3
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	2200      	movs	r2, #0
 800628e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681a      	ldr	r2, [r3, #0]
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681a      	ldr	r2, [r3, #0]
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062a0:	3b01      	subs	r3, #1
 80062a2:	68f9      	ldr	r1, [r7, #12]
 80062a4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80062a6:	fb01 f303 	mul.w	r3, r1, r3
 80062aa:	441a      	add	r2, r3
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	22ff      	movs	r2, #255	@ 0xff
 80062b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	22ff      	movs	r2, #255	@ 0xff
 80062bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d114      	bne.n	80062f0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	691b      	ldr	r3, [r3, #16]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d01a      	beq.n	8006304 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	3310      	adds	r3, #16
 80062d2:	4618      	mov	r0, r3
 80062d4:	f001 f882 	bl	80073dc <xTaskRemoveFromEventList>
 80062d8:	4603      	mov	r3, r0
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d012      	beq.n	8006304 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80062de:	4b0d      	ldr	r3, [pc, #52]	@ (8006314 <xQueueGenericReset+0xd0>)
 80062e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80062e4:	601a      	str	r2, [r3, #0]
 80062e6:	f3bf 8f4f 	dsb	sy
 80062ea:	f3bf 8f6f 	isb	sy
 80062ee:	e009      	b.n	8006304 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	3310      	adds	r3, #16
 80062f4:	4618      	mov	r0, r3
 80062f6:	f7ff fef1 	bl	80060dc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	3324      	adds	r3, #36	@ 0x24
 80062fe:	4618      	mov	r0, r3
 8006300:	f7ff feec 	bl	80060dc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006304:	f001 fc9a 	bl	8007c3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006308:	2301      	movs	r3, #1
}
 800630a:	4618      	mov	r0, r3
 800630c:	3710      	adds	r7, #16
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}
 8006312:	bf00      	nop
 8006314:	e000ed04 	.word	0xe000ed04

08006318 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006318:	b580      	push	{r7, lr}
 800631a:	b08a      	sub	sp, #40	@ 0x28
 800631c:	af02      	add	r7, sp, #8
 800631e:	60f8      	str	r0, [r7, #12]
 8006320:	60b9      	str	r1, [r7, #8]
 8006322:	4613      	mov	r3, r2
 8006324:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d10b      	bne.n	8006344 <xQueueGenericCreate+0x2c>
	__asm volatile
 800632c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006330:	f383 8811 	msr	BASEPRI, r3
 8006334:	f3bf 8f6f 	isb	sy
 8006338:	f3bf 8f4f 	dsb	sy
 800633c:	613b      	str	r3, [r7, #16]
}
 800633e:	bf00      	nop
 8006340:	bf00      	nop
 8006342:	e7fd      	b.n	8006340 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	68ba      	ldr	r2, [r7, #8]
 8006348:	fb02 f303 	mul.w	r3, r2, r3
 800634c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800634e:	69fb      	ldr	r3, [r7, #28]
 8006350:	3348      	adds	r3, #72	@ 0x48
 8006352:	4618      	mov	r0, r3
 8006354:	f001 fd62 	bl	8007e1c <pvPortMalloc>
 8006358:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800635a:	69bb      	ldr	r3, [r7, #24]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d011      	beq.n	8006384 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006360:	69bb      	ldr	r3, [r7, #24]
 8006362:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	3348      	adds	r3, #72	@ 0x48
 8006368:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800636a:	69bb      	ldr	r3, [r7, #24]
 800636c:	2200      	movs	r2, #0
 800636e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006372:	79fa      	ldrb	r2, [r7, #7]
 8006374:	69bb      	ldr	r3, [r7, #24]
 8006376:	9300      	str	r3, [sp, #0]
 8006378:	4613      	mov	r3, r2
 800637a:	697a      	ldr	r2, [r7, #20]
 800637c:	68b9      	ldr	r1, [r7, #8]
 800637e:	68f8      	ldr	r0, [r7, #12]
 8006380:	f000 f805 	bl	800638e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006384:	69bb      	ldr	r3, [r7, #24]
	}
 8006386:	4618      	mov	r0, r3
 8006388:	3720      	adds	r7, #32
 800638a:	46bd      	mov	sp, r7
 800638c:	bd80      	pop	{r7, pc}

0800638e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800638e:	b580      	push	{r7, lr}
 8006390:	b084      	sub	sp, #16
 8006392:	af00      	add	r7, sp, #0
 8006394:	60f8      	str	r0, [r7, #12]
 8006396:	60b9      	str	r1, [r7, #8]
 8006398:	607a      	str	r2, [r7, #4]
 800639a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d103      	bne.n	80063aa <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80063a2:	69bb      	ldr	r3, [r7, #24]
 80063a4:	69ba      	ldr	r2, [r7, #24]
 80063a6:	601a      	str	r2, [r3, #0]
 80063a8:	e002      	b.n	80063b0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80063aa:	69bb      	ldr	r3, [r7, #24]
 80063ac:	687a      	ldr	r2, [r7, #4]
 80063ae:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80063b0:	69bb      	ldr	r3, [r7, #24]
 80063b2:	68fa      	ldr	r2, [r7, #12]
 80063b4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80063b6:	69bb      	ldr	r3, [r7, #24]
 80063b8:	68ba      	ldr	r2, [r7, #8]
 80063ba:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80063bc:	2101      	movs	r1, #1
 80063be:	69b8      	ldr	r0, [r7, #24]
 80063c0:	f7ff ff40 	bl	8006244 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80063c4:	bf00      	nop
 80063c6:	3710      	adds	r7, #16
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}

080063cc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b08e      	sub	sp, #56	@ 0x38
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	60f8      	str	r0, [r7, #12]
 80063d4:	60b9      	str	r1, [r7, #8]
 80063d6:	607a      	str	r2, [r7, #4]
 80063d8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80063da:	2300      	movs	r3, #0
 80063dc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80063e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d10b      	bne.n	8006400 <xQueueGenericSend+0x34>
	__asm volatile
 80063e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063ec:	f383 8811 	msr	BASEPRI, r3
 80063f0:	f3bf 8f6f 	isb	sy
 80063f4:	f3bf 8f4f 	dsb	sy
 80063f8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80063fa:	bf00      	nop
 80063fc:	bf00      	nop
 80063fe:	e7fd      	b.n	80063fc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d103      	bne.n	800640e <xQueueGenericSend+0x42>
 8006406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800640a:	2b00      	cmp	r3, #0
 800640c:	d101      	bne.n	8006412 <xQueueGenericSend+0x46>
 800640e:	2301      	movs	r3, #1
 8006410:	e000      	b.n	8006414 <xQueueGenericSend+0x48>
 8006412:	2300      	movs	r3, #0
 8006414:	2b00      	cmp	r3, #0
 8006416:	d10b      	bne.n	8006430 <xQueueGenericSend+0x64>
	__asm volatile
 8006418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800641c:	f383 8811 	msr	BASEPRI, r3
 8006420:	f3bf 8f6f 	isb	sy
 8006424:	f3bf 8f4f 	dsb	sy
 8006428:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800642a:	bf00      	nop
 800642c:	bf00      	nop
 800642e:	e7fd      	b.n	800642c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	2b02      	cmp	r3, #2
 8006434:	d103      	bne.n	800643e <xQueueGenericSend+0x72>
 8006436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006438:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800643a:	2b01      	cmp	r3, #1
 800643c:	d101      	bne.n	8006442 <xQueueGenericSend+0x76>
 800643e:	2301      	movs	r3, #1
 8006440:	e000      	b.n	8006444 <xQueueGenericSend+0x78>
 8006442:	2300      	movs	r3, #0
 8006444:	2b00      	cmp	r3, #0
 8006446:	d10b      	bne.n	8006460 <xQueueGenericSend+0x94>
	__asm volatile
 8006448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800644c:	f383 8811 	msr	BASEPRI, r3
 8006450:	f3bf 8f6f 	isb	sy
 8006454:	f3bf 8f4f 	dsb	sy
 8006458:	623b      	str	r3, [r7, #32]
}
 800645a:	bf00      	nop
 800645c:	bf00      	nop
 800645e:	e7fd      	b.n	800645c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006460:	f001 f97c 	bl	800775c <xTaskGetSchedulerState>
 8006464:	4603      	mov	r3, r0
 8006466:	2b00      	cmp	r3, #0
 8006468:	d102      	bne.n	8006470 <xQueueGenericSend+0xa4>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d101      	bne.n	8006474 <xQueueGenericSend+0xa8>
 8006470:	2301      	movs	r3, #1
 8006472:	e000      	b.n	8006476 <xQueueGenericSend+0xaa>
 8006474:	2300      	movs	r3, #0
 8006476:	2b00      	cmp	r3, #0
 8006478:	d10b      	bne.n	8006492 <xQueueGenericSend+0xc6>
	__asm volatile
 800647a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800647e:	f383 8811 	msr	BASEPRI, r3
 8006482:	f3bf 8f6f 	isb	sy
 8006486:	f3bf 8f4f 	dsb	sy
 800648a:	61fb      	str	r3, [r7, #28]
}
 800648c:	bf00      	nop
 800648e:	bf00      	nop
 8006490:	e7fd      	b.n	800648e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006492:	f001 fba1 	bl	8007bd8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006498:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800649a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800649c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800649e:	429a      	cmp	r2, r3
 80064a0:	d302      	bcc.n	80064a8 <xQueueGenericSend+0xdc>
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	2b02      	cmp	r3, #2
 80064a6:	d129      	bne.n	80064fc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80064a8:	683a      	ldr	r2, [r7, #0]
 80064aa:	68b9      	ldr	r1, [r7, #8]
 80064ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80064ae:	f000 fa0f 	bl	80068d0 <prvCopyDataToQueue>
 80064b2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80064b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d010      	beq.n	80064de <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80064bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064be:	3324      	adds	r3, #36	@ 0x24
 80064c0:	4618      	mov	r0, r3
 80064c2:	f000 ff8b 	bl	80073dc <xTaskRemoveFromEventList>
 80064c6:	4603      	mov	r3, r0
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d013      	beq.n	80064f4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80064cc:	4b3f      	ldr	r3, [pc, #252]	@ (80065cc <xQueueGenericSend+0x200>)
 80064ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064d2:	601a      	str	r2, [r3, #0]
 80064d4:	f3bf 8f4f 	dsb	sy
 80064d8:	f3bf 8f6f 	isb	sy
 80064dc:	e00a      	b.n	80064f4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80064de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d007      	beq.n	80064f4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80064e4:	4b39      	ldr	r3, [pc, #228]	@ (80065cc <xQueueGenericSend+0x200>)
 80064e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064ea:	601a      	str	r2, [r3, #0]
 80064ec:	f3bf 8f4f 	dsb	sy
 80064f0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80064f4:	f001 fba2 	bl	8007c3c <vPortExitCritical>
				return pdPASS;
 80064f8:	2301      	movs	r3, #1
 80064fa:	e063      	b.n	80065c4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d103      	bne.n	800650a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006502:	f001 fb9b 	bl	8007c3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006506:	2300      	movs	r3, #0
 8006508:	e05c      	b.n	80065c4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800650a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800650c:	2b00      	cmp	r3, #0
 800650e:	d106      	bne.n	800651e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006510:	f107 0314 	add.w	r3, r7, #20
 8006514:	4618      	mov	r0, r3
 8006516:	f000 ffc5 	bl	80074a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800651a:	2301      	movs	r3, #1
 800651c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800651e:	f001 fb8d 	bl	8007c3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006522:	f000 fd73 	bl	800700c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006526:	f001 fb57 	bl	8007bd8 <vPortEnterCritical>
 800652a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800652c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006530:	b25b      	sxtb	r3, r3
 8006532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006536:	d103      	bne.n	8006540 <xQueueGenericSend+0x174>
 8006538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800653a:	2200      	movs	r2, #0
 800653c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006542:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006546:	b25b      	sxtb	r3, r3
 8006548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800654c:	d103      	bne.n	8006556 <xQueueGenericSend+0x18a>
 800654e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006550:	2200      	movs	r2, #0
 8006552:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006556:	f001 fb71 	bl	8007c3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800655a:	1d3a      	adds	r2, r7, #4
 800655c:	f107 0314 	add.w	r3, r7, #20
 8006560:	4611      	mov	r1, r2
 8006562:	4618      	mov	r0, r3
 8006564:	f000 ffb4 	bl	80074d0 <xTaskCheckForTimeOut>
 8006568:	4603      	mov	r3, r0
 800656a:	2b00      	cmp	r3, #0
 800656c:	d124      	bne.n	80065b8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800656e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006570:	f000 faa6 	bl	8006ac0 <prvIsQueueFull>
 8006574:	4603      	mov	r3, r0
 8006576:	2b00      	cmp	r3, #0
 8006578:	d018      	beq.n	80065ac <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800657a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800657c:	3310      	adds	r3, #16
 800657e:	687a      	ldr	r2, [r7, #4]
 8006580:	4611      	mov	r1, r2
 8006582:	4618      	mov	r0, r3
 8006584:	f000 ff04 	bl	8007390 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006588:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800658a:	f000 fa31 	bl	80069f0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800658e:	f000 fd4b 	bl	8007028 <xTaskResumeAll>
 8006592:	4603      	mov	r3, r0
 8006594:	2b00      	cmp	r3, #0
 8006596:	f47f af7c 	bne.w	8006492 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800659a:	4b0c      	ldr	r3, [pc, #48]	@ (80065cc <xQueueGenericSend+0x200>)
 800659c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065a0:	601a      	str	r2, [r3, #0]
 80065a2:	f3bf 8f4f 	dsb	sy
 80065a6:	f3bf 8f6f 	isb	sy
 80065aa:	e772      	b.n	8006492 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80065ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80065ae:	f000 fa1f 	bl	80069f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80065b2:	f000 fd39 	bl	8007028 <xTaskResumeAll>
 80065b6:	e76c      	b.n	8006492 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80065b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80065ba:	f000 fa19 	bl	80069f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80065be:	f000 fd33 	bl	8007028 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80065c2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3738      	adds	r7, #56	@ 0x38
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}
 80065cc:	e000ed04 	.word	0xe000ed04

080065d0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b090      	sub	sp, #64	@ 0x40
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	60f8      	str	r0, [r7, #12]
 80065d8:	60b9      	str	r1, [r7, #8]
 80065da:	607a      	str	r2, [r7, #4]
 80065dc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80065e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d10b      	bne.n	8006600 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80065e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065ec:	f383 8811 	msr	BASEPRI, r3
 80065f0:	f3bf 8f6f 	isb	sy
 80065f4:	f3bf 8f4f 	dsb	sy
 80065f8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80065fa:	bf00      	nop
 80065fc:	bf00      	nop
 80065fe:	e7fd      	b.n	80065fc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d103      	bne.n	800660e <xQueueGenericSendFromISR+0x3e>
 8006606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800660a:	2b00      	cmp	r3, #0
 800660c:	d101      	bne.n	8006612 <xQueueGenericSendFromISR+0x42>
 800660e:	2301      	movs	r3, #1
 8006610:	e000      	b.n	8006614 <xQueueGenericSendFromISR+0x44>
 8006612:	2300      	movs	r3, #0
 8006614:	2b00      	cmp	r3, #0
 8006616:	d10b      	bne.n	8006630 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006618:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800661c:	f383 8811 	msr	BASEPRI, r3
 8006620:	f3bf 8f6f 	isb	sy
 8006624:	f3bf 8f4f 	dsb	sy
 8006628:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800662a:	bf00      	nop
 800662c:	bf00      	nop
 800662e:	e7fd      	b.n	800662c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	2b02      	cmp	r3, #2
 8006634:	d103      	bne.n	800663e <xQueueGenericSendFromISR+0x6e>
 8006636:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006638:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800663a:	2b01      	cmp	r3, #1
 800663c:	d101      	bne.n	8006642 <xQueueGenericSendFromISR+0x72>
 800663e:	2301      	movs	r3, #1
 8006640:	e000      	b.n	8006644 <xQueueGenericSendFromISR+0x74>
 8006642:	2300      	movs	r3, #0
 8006644:	2b00      	cmp	r3, #0
 8006646:	d10b      	bne.n	8006660 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800664c:	f383 8811 	msr	BASEPRI, r3
 8006650:	f3bf 8f6f 	isb	sy
 8006654:	f3bf 8f4f 	dsb	sy
 8006658:	623b      	str	r3, [r7, #32]
}
 800665a:	bf00      	nop
 800665c:	bf00      	nop
 800665e:	e7fd      	b.n	800665c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006660:	f001 fb9a 	bl	8007d98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006664:	f3ef 8211 	mrs	r2, BASEPRI
 8006668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800666c:	f383 8811 	msr	BASEPRI, r3
 8006670:	f3bf 8f6f 	isb	sy
 8006674:	f3bf 8f4f 	dsb	sy
 8006678:	61fa      	str	r2, [r7, #28]
 800667a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800667c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800667e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006680:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006682:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006686:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006688:	429a      	cmp	r2, r3
 800668a:	d302      	bcc.n	8006692 <xQueueGenericSendFromISR+0xc2>
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	2b02      	cmp	r3, #2
 8006690:	d12f      	bne.n	80066f2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006694:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006698:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800669c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800669e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80066a2:	683a      	ldr	r2, [r7, #0]
 80066a4:	68b9      	ldr	r1, [r7, #8]
 80066a6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80066a8:	f000 f912 	bl	80068d0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80066ac:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80066b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066b4:	d112      	bne.n	80066dc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80066b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d016      	beq.n	80066ec <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80066be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066c0:	3324      	adds	r3, #36	@ 0x24
 80066c2:	4618      	mov	r0, r3
 80066c4:	f000 fe8a 	bl	80073dc <xTaskRemoveFromEventList>
 80066c8:	4603      	mov	r3, r0
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d00e      	beq.n	80066ec <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d00b      	beq.n	80066ec <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2201      	movs	r2, #1
 80066d8:	601a      	str	r2, [r3, #0]
 80066da:	e007      	b.n	80066ec <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80066dc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80066e0:	3301      	adds	r3, #1
 80066e2:	b2db      	uxtb	r3, r3
 80066e4:	b25a      	sxtb	r2, r3
 80066e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80066ec:	2301      	movs	r3, #1
 80066ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80066f0:	e001      	b.n	80066f6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80066f2:	2300      	movs	r3, #0
 80066f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80066f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066f8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006700:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006702:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006704:	4618      	mov	r0, r3
 8006706:	3740      	adds	r7, #64	@ 0x40
 8006708:	46bd      	mov	sp, r7
 800670a:	bd80      	pop	{r7, pc}

0800670c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b08c      	sub	sp, #48	@ 0x30
 8006710:	af00      	add	r7, sp, #0
 8006712:	60f8      	str	r0, [r7, #12]
 8006714:	60b9      	str	r1, [r7, #8]
 8006716:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006718:	2300      	movs	r3, #0
 800671a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006722:	2b00      	cmp	r3, #0
 8006724:	d10b      	bne.n	800673e <xQueueReceive+0x32>
	__asm volatile
 8006726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800672a:	f383 8811 	msr	BASEPRI, r3
 800672e:	f3bf 8f6f 	isb	sy
 8006732:	f3bf 8f4f 	dsb	sy
 8006736:	623b      	str	r3, [r7, #32]
}
 8006738:	bf00      	nop
 800673a:	bf00      	nop
 800673c:	e7fd      	b.n	800673a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d103      	bne.n	800674c <xQueueReceive+0x40>
 8006744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006748:	2b00      	cmp	r3, #0
 800674a:	d101      	bne.n	8006750 <xQueueReceive+0x44>
 800674c:	2301      	movs	r3, #1
 800674e:	e000      	b.n	8006752 <xQueueReceive+0x46>
 8006750:	2300      	movs	r3, #0
 8006752:	2b00      	cmp	r3, #0
 8006754:	d10b      	bne.n	800676e <xQueueReceive+0x62>
	__asm volatile
 8006756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800675a:	f383 8811 	msr	BASEPRI, r3
 800675e:	f3bf 8f6f 	isb	sy
 8006762:	f3bf 8f4f 	dsb	sy
 8006766:	61fb      	str	r3, [r7, #28]
}
 8006768:	bf00      	nop
 800676a:	bf00      	nop
 800676c:	e7fd      	b.n	800676a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800676e:	f000 fff5 	bl	800775c <xTaskGetSchedulerState>
 8006772:	4603      	mov	r3, r0
 8006774:	2b00      	cmp	r3, #0
 8006776:	d102      	bne.n	800677e <xQueueReceive+0x72>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d101      	bne.n	8006782 <xQueueReceive+0x76>
 800677e:	2301      	movs	r3, #1
 8006780:	e000      	b.n	8006784 <xQueueReceive+0x78>
 8006782:	2300      	movs	r3, #0
 8006784:	2b00      	cmp	r3, #0
 8006786:	d10b      	bne.n	80067a0 <xQueueReceive+0x94>
	__asm volatile
 8006788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800678c:	f383 8811 	msr	BASEPRI, r3
 8006790:	f3bf 8f6f 	isb	sy
 8006794:	f3bf 8f4f 	dsb	sy
 8006798:	61bb      	str	r3, [r7, #24]
}
 800679a:	bf00      	nop
 800679c:	bf00      	nop
 800679e:	e7fd      	b.n	800679c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80067a0:	f001 fa1a 	bl	8007bd8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80067a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067a8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80067aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d01f      	beq.n	80067f0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80067b0:	68b9      	ldr	r1, [r7, #8]
 80067b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80067b4:	f000 f8f6 	bl	80069a4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80067b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ba:	1e5a      	subs	r2, r3, #1
 80067bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067be:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80067c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067c2:	691b      	ldr	r3, [r3, #16]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d00f      	beq.n	80067e8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80067c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067ca:	3310      	adds	r3, #16
 80067cc:	4618      	mov	r0, r3
 80067ce:	f000 fe05 	bl	80073dc <xTaskRemoveFromEventList>
 80067d2:	4603      	mov	r3, r0
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d007      	beq.n	80067e8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80067d8:	4b3c      	ldr	r3, [pc, #240]	@ (80068cc <xQueueReceive+0x1c0>)
 80067da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067de:	601a      	str	r2, [r3, #0]
 80067e0:	f3bf 8f4f 	dsb	sy
 80067e4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80067e8:	f001 fa28 	bl	8007c3c <vPortExitCritical>
				return pdPASS;
 80067ec:	2301      	movs	r3, #1
 80067ee:	e069      	b.n	80068c4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d103      	bne.n	80067fe <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80067f6:	f001 fa21 	bl	8007c3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80067fa:	2300      	movs	r3, #0
 80067fc:	e062      	b.n	80068c4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80067fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006800:	2b00      	cmp	r3, #0
 8006802:	d106      	bne.n	8006812 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006804:	f107 0310 	add.w	r3, r7, #16
 8006808:	4618      	mov	r0, r3
 800680a:	f000 fe4b 	bl	80074a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800680e:	2301      	movs	r3, #1
 8006810:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006812:	f001 fa13 	bl	8007c3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006816:	f000 fbf9 	bl	800700c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800681a:	f001 f9dd 	bl	8007bd8 <vPortEnterCritical>
 800681e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006820:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006824:	b25b      	sxtb	r3, r3
 8006826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800682a:	d103      	bne.n	8006834 <xQueueReceive+0x128>
 800682c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800682e:	2200      	movs	r2, #0
 8006830:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006836:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800683a:	b25b      	sxtb	r3, r3
 800683c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006840:	d103      	bne.n	800684a <xQueueReceive+0x13e>
 8006842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006844:	2200      	movs	r2, #0
 8006846:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800684a:	f001 f9f7 	bl	8007c3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800684e:	1d3a      	adds	r2, r7, #4
 8006850:	f107 0310 	add.w	r3, r7, #16
 8006854:	4611      	mov	r1, r2
 8006856:	4618      	mov	r0, r3
 8006858:	f000 fe3a 	bl	80074d0 <xTaskCheckForTimeOut>
 800685c:	4603      	mov	r3, r0
 800685e:	2b00      	cmp	r3, #0
 8006860:	d123      	bne.n	80068aa <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006862:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006864:	f000 f916 	bl	8006a94 <prvIsQueueEmpty>
 8006868:	4603      	mov	r3, r0
 800686a:	2b00      	cmp	r3, #0
 800686c:	d017      	beq.n	800689e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800686e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006870:	3324      	adds	r3, #36	@ 0x24
 8006872:	687a      	ldr	r2, [r7, #4]
 8006874:	4611      	mov	r1, r2
 8006876:	4618      	mov	r0, r3
 8006878:	f000 fd8a 	bl	8007390 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800687c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800687e:	f000 f8b7 	bl	80069f0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006882:	f000 fbd1 	bl	8007028 <xTaskResumeAll>
 8006886:	4603      	mov	r3, r0
 8006888:	2b00      	cmp	r3, #0
 800688a:	d189      	bne.n	80067a0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800688c:	4b0f      	ldr	r3, [pc, #60]	@ (80068cc <xQueueReceive+0x1c0>)
 800688e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006892:	601a      	str	r2, [r3, #0]
 8006894:	f3bf 8f4f 	dsb	sy
 8006898:	f3bf 8f6f 	isb	sy
 800689c:	e780      	b.n	80067a0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800689e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80068a0:	f000 f8a6 	bl	80069f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80068a4:	f000 fbc0 	bl	8007028 <xTaskResumeAll>
 80068a8:	e77a      	b.n	80067a0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80068aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80068ac:	f000 f8a0 	bl	80069f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80068b0:	f000 fbba 	bl	8007028 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80068b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80068b6:	f000 f8ed 	bl	8006a94 <prvIsQueueEmpty>
 80068ba:	4603      	mov	r3, r0
 80068bc:	2b00      	cmp	r3, #0
 80068be:	f43f af6f 	beq.w	80067a0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80068c2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3730      	adds	r7, #48	@ 0x30
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}
 80068cc:	e000ed04 	.word	0xe000ed04

080068d0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b086      	sub	sp, #24
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	60f8      	str	r0, [r7, #12]
 80068d8:	60b9      	str	r1, [r7, #8]
 80068da:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80068dc:	2300      	movs	r3, #0
 80068de:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068e4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d10d      	bne.n	800690a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d14d      	bne.n	8006992 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	689b      	ldr	r3, [r3, #8]
 80068fa:	4618      	mov	r0, r3
 80068fc:	f000 ff4c 	bl	8007798 <xTaskPriorityDisinherit>
 8006900:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	2200      	movs	r2, #0
 8006906:	609a      	str	r2, [r3, #8]
 8006908:	e043      	b.n	8006992 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d119      	bne.n	8006944 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	6858      	ldr	r0, [r3, #4]
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006918:	461a      	mov	r2, r3
 800691a:	68b9      	ldr	r1, [r7, #8]
 800691c:	f001 fcee 	bl	80082fc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	685a      	ldr	r2, [r3, #4]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006928:	441a      	add	r2, r3
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	685a      	ldr	r2, [r3, #4]
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	689b      	ldr	r3, [r3, #8]
 8006936:	429a      	cmp	r2, r3
 8006938:	d32b      	bcc.n	8006992 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681a      	ldr	r2, [r3, #0]
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	605a      	str	r2, [r3, #4]
 8006942:	e026      	b.n	8006992 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	68d8      	ldr	r0, [r3, #12]
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800694c:	461a      	mov	r2, r3
 800694e:	68b9      	ldr	r1, [r7, #8]
 8006950:	f001 fcd4 	bl	80082fc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	68da      	ldr	r2, [r3, #12]
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800695c:	425b      	negs	r3, r3
 800695e:	441a      	add	r2, r3
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	68da      	ldr	r2, [r3, #12]
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	429a      	cmp	r2, r3
 800696e:	d207      	bcs.n	8006980 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	689a      	ldr	r2, [r3, #8]
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006978:	425b      	negs	r3, r3
 800697a:	441a      	add	r2, r3
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2b02      	cmp	r3, #2
 8006984:	d105      	bne.n	8006992 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d002      	beq.n	8006992 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800698c:	693b      	ldr	r3, [r7, #16]
 800698e:	3b01      	subs	r3, #1
 8006990:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006992:	693b      	ldr	r3, [r7, #16]
 8006994:	1c5a      	adds	r2, r3, #1
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800699a:	697b      	ldr	r3, [r7, #20]
}
 800699c:	4618      	mov	r0, r3
 800699e:	3718      	adds	r7, #24
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}

080069a4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b082      	sub	sp, #8
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
 80069ac:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d018      	beq.n	80069e8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	68da      	ldr	r2, [r3, #12]
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069be:	441a      	add	r2, r3
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	68da      	ldr	r2, [r3, #12]
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	689b      	ldr	r3, [r3, #8]
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d303      	bcc.n	80069d8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681a      	ldr	r2, [r3, #0]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	68d9      	ldr	r1, [r3, #12]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069e0:	461a      	mov	r2, r3
 80069e2:	6838      	ldr	r0, [r7, #0]
 80069e4:	f001 fc8a 	bl	80082fc <memcpy>
	}
}
 80069e8:	bf00      	nop
 80069ea:	3708      	adds	r7, #8
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bd80      	pop	{r7, pc}

080069f0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b084      	sub	sp, #16
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80069f8:	f001 f8ee 	bl	8007bd8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006a02:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006a04:	e011      	b.n	8006a2a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d012      	beq.n	8006a34 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	3324      	adds	r3, #36	@ 0x24
 8006a12:	4618      	mov	r0, r3
 8006a14:	f000 fce2 	bl	80073dc <xTaskRemoveFromEventList>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d001      	beq.n	8006a22 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006a1e:	f000 fdbb 	bl	8007598 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006a22:	7bfb      	ldrb	r3, [r7, #15]
 8006a24:	3b01      	subs	r3, #1
 8006a26:	b2db      	uxtb	r3, r3
 8006a28:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006a2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	dce9      	bgt.n	8006a06 <prvUnlockQueue+0x16>
 8006a32:	e000      	b.n	8006a36 <prvUnlockQueue+0x46>
					break;
 8006a34:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	22ff      	movs	r2, #255	@ 0xff
 8006a3a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006a3e:	f001 f8fd 	bl	8007c3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006a42:	f001 f8c9 	bl	8007bd8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006a4c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006a4e:	e011      	b.n	8006a74 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	691b      	ldr	r3, [r3, #16]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d012      	beq.n	8006a7e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	3310      	adds	r3, #16
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	f000 fcbd 	bl	80073dc <xTaskRemoveFromEventList>
 8006a62:	4603      	mov	r3, r0
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d001      	beq.n	8006a6c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006a68:	f000 fd96 	bl	8007598 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006a6c:	7bbb      	ldrb	r3, [r7, #14]
 8006a6e:	3b01      	subs	r3, #1
 8006a70:	b2db      	uxtb	r3, r3
 8006a72:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006a74:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	dce9      	bgt.n	8006a50 <prvUnlockQueue+0x60>
 8006a7c:	e000      	b.n	8006a80 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006a7e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	22ff      	movs	r2, #255	@ 0xff
 8006a84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006a88:	f001 f8d8 	bl	8007c3c <vPortExitCritical>
}
 8006a8c:	bf00      	nop
 8006a8e:	3710      	adds	r7, #16
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}

08006a94 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b084      	sub	sp, #16
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006a9c:	f001 f89c 	bl	8007bd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d102      	bne.n	8006aae <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	60fb      	str	r3, [r7, #12]
 8006aac:	e001      	b.n	8006ab2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006ab2:	f001 f8c3 	bl	8007c3c <vPortExitCritical>

	return xReturn;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
}
 8006ab8:	4618      	mov	r0, r3
 8006aba:	3710      	adds	r7, #16
 8006abc:	46bd      	mov	sp, r7
 8006abe:	bd80      	pop	{r7, pc}

08006ac0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b084      	sub	sp, #16
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006ac8:	f001 f886 	bl	8007bd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d102      	bne.n	8006ade <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	60fb      	str	r3, [r7, #12]
 8006adc:	e001      	b.n	8006ae2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006ade:	2300      	movs	r3, #0
 8006ae0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006ae2:	f001 f8ab 	bl	8007c3c <vPortExitCritical>

	return xReturn;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
}
 8006ae8:	4618      	mov	r0, r3
 8006aea:	3710      	adds	r7, #16
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bd80      	pop	{r7, pc}

08006af0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b08e      	sub	sp, #56	@ 0x38
 8006af4:	af04      	add	r7, sp, #16
 8006af6:	60f8      	str	r0, [r7, #12]
 8006af8:	60b9      	str	r1, [r7, #8]
 8006afa:	607a      	str	r2, [r7, #4]
 8006afc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006afe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d10b      	bne.n	8006b1c <xTaskCreateStatic+0x2c>
	__asm volatile
 8006b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b08:	f383 8811 	msr	BASEPRI, r3
 8006b0c:	f3bf 8f6f 	isb	sy
 8006b10:	f3bf 8f4f 	dsb	sy
 8006b14:	623b      	str	r3, [r7, #32]
}
 8006b16:	bf00      	nop
 8006b18:	bf00      	nop
 8006b1a:	e7fd      	b.n	8006b18 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d10b      	bne.n	8006b3a <xTaskCreateStatic+0x4a>
	__asm volatile
 8006b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b26:	f383 8811 	msr	BASEPRI, r3
 8006b2a:	f3bf 8f6f 	isb	sy
 8006b2e:	f3bf 8f4f 	dsb	sy
 8006b32:	61fb      	str	r3, [r7, #28]
}
 8006b34:	bf00      	nop
 8006b36:	bf00      	nop
 8006b38:	e7fd      	b.n	8006b36 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006b3a:	2354      	movs	r3, #84	@ 0x54
 8006b3c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	2b54      	cmp	r3, #84	@ 0x54
 8006b42:	d00b      	beq.n	8006b5c <xTaskCreateStatic+0x6c>
	__asm volatile
 8006b44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b48:	f383 8811 	msr	BASEPRI, r3
 8006b4c:	f3bf 8f6f 	isb	sy
 8006b50:	f3bf 8f4f 	dsb	sy
 8006b54:	61bb      	str	r3, [r7, #24]
}
 8006b56:	bf00      	nop
 8006b58:	bf00      	nop
 8006b5a:	e7fd      	b.n	8006b58 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006b5c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006b5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d01e      	beq.n	8006ba2 <xTaskCreateStatic+0xb2>
 8006b64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d01b      	beq.n	8006ba2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b6c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b70:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006b72:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b76:	2202      	movs	r2, #2
 8006b78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	9303      	str	r3, [sp, #12]
 8006b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b82:	9302      	str	r3, [sp, #8]
 8006b84:	f107 0314 	add.w	r3, r7, #20
 8006b88:	9301      	str	r3, [sp, #4]
 8006b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b8c:	9300      	str	r3, [sp, #0]
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	687a      	ldr	r2, [r7, #4]
 8006b92:	68b9      	ldr	r1, [r7, #8]
 8006b94:	68f8      	ldr	r0, [r7, #12]
 8006b96:	f000 f850 	bl	8006c3a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006b9a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006b9c:	f000 f8d6 	bl	8006d4c <prvAddNewTaskToReadyList>
 8006ba0:	e001      	b.n	8006ba6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006ba6:	697b      	ldr	r3, [r7, #20]
	}
 8006ba8:	4618      	mov	r0, r3
 8006baa:	3728      	adds	r7, #40	@ 0x28
 8006bac:	46bd      	mov	sp, r7
 8006bae:	bd80      	pop	{r7, pc}

08006bb0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b08c      	sub	sp, #48	@ 0x30
 8006bb4:	af04      	add	r7, sp, #16
 8006bb6:	60f8      	str	r0, [r7, #12]
 8006bb8:	60b9      	str	r1, [r7, #8]
 8006bba:	603b      	str	r3, [r7, #0]
 8006bbc:	4613      	mov	r3, r2
 8006bbe:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006bc0:	88fb      	ldrh	r3, [r7, #6]
 8006bc2:	009b      	lsls	r3, r3, #2
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	f001 f929 	bl	8007e1c <pvPortMalloc>
 8006bca:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006bcc:	697b      	ldr	r3, [r7, #20]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d00e      	beq.n	8006bf0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006bd2:	2054      	movs	r0, #84	@ 0x54
 8006bd4:	f001 f922 	bl	8007e1c <pvPortMalloc>
 8006bd8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006bda:	69fb      	ldr	r3, [r7, #28]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d003      	beq.n	8006be8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006be0:	69fb      	ldr	r3, [r7, #28]
 8006be2:	697a      	ldr	r2, [r7, #20]
 8006be4:	631a      	str	r2, [r3, #48]	@ 0x30
 8006be6:	e005      	b.n	8006bf4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006be8:	6978      	ldr	r0, [r7, #20]
 8006bea:	f001 f9e5 	bl	8007fb8 <vPortFree>
 8006bee:	e001      	b.n	8006bf4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006bf4:	69fb      	ldr	r3, [r7, #28]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d017      	beq.n	8006c2a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006bfa:	69fb      	ldr	r3, [r7, #28]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006c02:	88fa      	ldrh	r2, [r7, #6]
 8006c04:	2300      	movs	r3, #0
 8006c06:	9303      	str	r3, [sp, #12]
 8006c08:	69fb      	ldr	r3, [r7, #28]
 8006c0a:	9302      	str	r3, [sp, #8]
 8006c0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c0e:	9301      	str	r3, [sp, #4]
 8006c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c12:	9300      	str	r3, [sp, #0]
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	68b9      	ldr	r1, [r7, #8]
 8006c18:	68f8      	ldr	r0, [r7, #12]
 8006c1a:	f000 f80e 	bl	8006c3a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006c1e:	69f8      	ldr	r0, [r7, #28]
 8006c20:	f000 f894 	bl	8006d4c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006c24:	2301      	movs	r3, #1
 8006c26:	61bb      	str	r3, [r7, #24]
 8006c28:	e002      	b.n	8006c30 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8006c2e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006c30:	69bb      	ldr	r3, [r7, #24]
	}
 8006c32:	4618      	mov	r0, r3
 8006c34:	3720      	adds	r7, #32
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}

08006c3a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006c3a:	b580      	push	{r7, lr}
 8006c3c:	b088      	sub	sp, #32
 8006c3e:	af00      	add	r7, sp, #0
 8006c40:	60f8      	str	r0, [r7, #12]
 8006c42:	60b9      	str	r1, [r7, #8]
 8006c44:	607a      	str	r2, [r7, #4]
 8006c46:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006c52:	3b01      	subs	r3, #1
 8006c54:	009b      	lsls	r3, r3, #2
 8006c56:	4413      	add	r3, r2
 8006c58:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006c5a:	69bb      	ldr	r3, [r7, #24]
 8006c5c:	f023 0307 	bic.w	r3, r3, #7
 8006c60:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006c62:	69bb      	ldr	r3, [r7, #24]
 8006c64:	f003 0307 	and.w	r3, r3, #7
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d00b      	beq.n	8006c84 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8006c6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c70:	f383 8811 	msr	BASEPRI, r3
 8006c74:	f3bf 8f6f 	isb	sy
 8006c78:	f3bf 8f4f 	dsb	sy
 8006c7c:	617b      	str	r3, [r7, #20]
}
 8006c7e:	bf00      	nop
 8006c80:	bf00      	nop
 8006c82:	e7fd      	b.n	8006c80 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d01f      	beq.n	8006cca <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	61fb      	str	r3, [r7, #28]
 8006c8e:	e012      	b.n	8006cb6 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006c90:	68ba      	ldr	r2, [r7, #8]
 8006c92:	69fb      	ldr	r3, [r7, #28]
 8006c94:	4413      	add	r3, r2
 8006c96:	7819      	ldrb	r1, [r3, #0]
 8006c98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c9a:	69fb      	ldr	r3, [r7, #28]
 8006c9c:	4413      	add	r3, r2
 8006c9e:	3334      	adds	r3, #52	@ 0x34
 8006ca0:	460a      	mov	r2, r1
 8006ca2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006ca4:	68ba      	ldr	r2, [r7, #8]
 8006ca6:	69fb      	ldr	r3, [r7, #28]
 8006ca8:	4413      	add	r3, r2
 8006caa:	781b      	ldrb	r3, [r3, #0]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d006      	beq.n	8006cbe <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006cb0:	69fb      	ldr	r3, [r7, #28]
 8006cb2:	3301      	adds	r3, #1
 8006cb4:	61fb      	str	r3, [r7, #28]
 8006cb6:	69fb      	ldr	r3, [r7, #28]
 8006cb8:	2b0f      	cmp	r3, #15
 8006cba:	d9e9      	bls.n	8006c90 <prvInitialiseNewTask+0x56>
 8006cbc:	e000      	b.n	8006cc0 <prvInitialiseNewTask+0x86>
			{
				break;
 8006cbe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006cc8:	e003      	b.n	8006cd2 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ccc:	2200      	movs	r2, #0
 8006cce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006cd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cd4:	2b06      	cmp	r3, #6
 8006cd6:	d901      	bls.n	8006cdc <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006cd8:	2306      	movs	r3, #6
 8006cda:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cde:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ce0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ce4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ce6:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006ce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cea:	2200      	movs	r2, #0
 8006cec:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cf0:	3304      	adds	r3, #4
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	f7ff fa12 	bl	800611c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cfa:	3318      	adds	r3, #24
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	f7ff fa0d 	bl	800611c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d06:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d0a:	f1c3 0207 	rsb	r2, r3, #7
 8006d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d10:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d16:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006d18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d20:	2200      	movs	r2, #0
 8006d22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006d26:	683a      	ldr	r2, [r7, #0]
 8006d28:	68f9      	ldr	r1, [r7, #12]
 8006d2a:	69b8      	ldr	r0, [r7, #24]
 8006d2c:	f000 fe22 	bl	8007974 <pxPortInitialiseStack>
 8006d30:	4602      	mov	r2, r0
 8006d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d34:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006d36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d002      	beq.n	8006d42 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006d3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d40:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d42:	bf00      	nop
 8006d44:	3720      	adds	r7, #32
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bd80      	pop	{r7, pc}
	...

08006d4c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b082      	sub	sp, #8
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006d54:	f000 ff40 	bl	8007bd8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006d58:	4b2a      	ldr	r3, [pc, #168]	@ (8006e04 <prvAddNewTaskToReadyList+0xb8>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	3301      	adds	r3, #1
 8006d5e:	4a29      	ldr	r2, [pc, #164]	@ (8006e04 <prvAddNewTaskToReadyList+0xb8>)
 8006d60:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006d62:	4b29      	ldr	r3, [pc, #164]	@ (8006e08 <prvAddNewTaskToReadyList+0xbc>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d109      	bne.n	8006d7e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006d6a:	4a27      	ldr	r2, [pc, #156]	@ (8006e08 <prvAddNewTaskToReadyList+0xbc>)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006d70:	4b24      	ldr	r3, [pc, #144]	@ (8006e04 <prvAddNewTaskToReadyList+0xb8>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	2b01      	cmp	r3, #1
 8006d76:	d110      	bne.n	8006d9a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006d78:	f000 fc32 	bl	80075e0 <prvInitialiseTaskLists>
 8006d7c:	e00d      	b.n	8006d9a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006d7e:	4b23      	ldr	r3, [pc, #140]	@ (8006e0c <prvAddNewTaskToReadyList+0xc0>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d109      	bne.n	8006d9a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006d86:	4b20      	ldr	r3, [pc, #128]	@ (8006e08 <prvAddNewTaskToReadyList+0xbc>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d90:	429a      	cmp	r2, r3
 8006d92:	d802      	bhi.n	8006d9a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006d94:	4a1c      	ldr	r2, [pc, #112]	@ (8006e08 <prvAddNewTaskToReadyList+0xbc>)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006d9a:	4b1d      	ldr	r3, [pc, #116]	@ (8006e10 <prvAddNewTaskToReadyList+0xc4>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	3301      	adds	r3, #1
 8006da0:	4a1b      	ldr	r2, [pc, #108]	@ (8006e10 <prvAddNewTaskToReadyList+0xc4>)
 8006da2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006da8:	2201      	movs	r2, #1
 8006daa:	409a      	lsls	r2, r3
 8006dac:	4b19      	ldr	r3, [pc, #100]	@ (8006e14 <prvAddNewTaskToReadyList+0xc8>)
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4313      	orrs	r3, r2
 8006db2:	4a18      	ldr	r2, [pc, #96]	@ (8006e14 <prvAddNewTaskToReadyList+0xc8>)
 8006db4:	6013      	str	r3, [r2, #0]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dba:	4613      	mov	r3, r2
 8006dbc:	009b      	lsls	r3, r3, #2
 8006dbe:	4413      	add	r3, r2
 8006dc0:	009b      	lsls	r3, r3, #2
 8006dc2:	4a15      	ldr	r2, [pc, #84]	@ (8006e18 <prvAddNewTaskToReadyList+0xcc>)
 8006dc4:	441a      	add	r2, r3
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	3304      	adds	r3, #4
 8006dca:	4619      	mov	r1, r3
 8006dcc:	4610      	mov	r0, r2
 8006dce:	f7ff f9b2 	bl	8006136 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006dd2:	f000 ff33 	bl	8007c3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006dd6:	4b0d      	ldr	r3, [pc, #52]	@ (8006e0c <prvAddNewTaskToReadyList+0xc0>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d00e      	beq.n	8006dfc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006dde:	4b0a      	ldr	r3, [pc, #40]	@ (8006e08 <prvAddNewTaskToReadyList+0xbc>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006de8:	429a      	cmp	r2, r3
 8006dea:	d207      	bcs.n	8006dfc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006dec:	4b0b      	ldr	r3, [pc, #44]	@ (8006e1c <prvAddNewTaskToReadyList+0xd0>)
 8006dee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006df2:	601a      	str	r2, [r3, #0]
 8006df4:	f3bf 8f4f 	dsb	sy
 8006df8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006dfc:	bf00      	nop
 8006dfe:	3708      	adds	r7, #8
 8006e00:	46bd      	mov	sp, r7
 8006e02:	bd80      	pop	{r7, pc}
 8006e04:	200005fc 	.word	0x200005fc
 8006e08:	200004fc 	.word	0x200004fc
 8006e0c:	20000608 	.word	0x20000608
 8006e10:	20000618 	.word	0x20000618
 8006e14:	20000604 	.word	0x20000604
 8006e18:	20000500 	.word	0x20000500
 8006e1c:	e000ed04 	.word	0xe000ed04

08006e20 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b084      	sub	sp, #16
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8006e28:	f000 fed6 	bl	8007bd8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d102      	bne.n	8006e38 <vTaskSuspend+0x18>
 8006e32:	4b3d      	ldr	r3, [pc, #244]	@ (8006f28 <vTaskSuspend+0x108>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	e000      	b.n	8006e3a <vTaskSuspend+0x1a>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	3304      	adds	r3, #4
 8006e40:	4618      	mov	r0, r3
 8006e42:	f7ff f9d5 	bl	80061f0 <uxListRemove>
 8006e46:	4603      	mov	r3, r0
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d115      	bne.n	8006e78 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e50:	4936      	ldr	r1, [pc, #216]	@ (8006f2c <vTaskSuspend+0x10c>)
 8006e52:	4613      	mov	r3, r2
 8006e54:	009b      	lsls	r3, r3, #2
 8006e56:	4413      	add	r3, r2
 8006e58:	009b      	lsls	r3, r3, #2
 8006e5a:	440b      	add	r3, r1
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d10a      	bne.n	8006e78 <vTaskSuspend+0x58>
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e66:	2201      	movs	r2, #1
 8006e68:	fa02 f303 	lsl.w	r3, r2, r3
 8006e6c:	43da      	mvns	r2, r3
 8006e6e:	4b30      	ldr	r3, [pc, #192]	@ (8006f30 <vTaskSuspend+0x110>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4013      	ands	r3, r2
 8006e74:	4a2e      	ldr	r2, [pc, #184]	@ (8006f30 <vTaskSuspend+0x110>)
 8006e76:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d004      	beq.n	8006e8a <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	3318      	adds	r3, #24
 8006e84:	4618      	mov	r0, r3
 8006e86:	f7ff f9b3 	bl	80061f0 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	3304      	adds	r3, #4
 8006e8e:	4619      	mov	r1, r3
 8006e90:	4828      	ldr	r0, [pc, #160]	@ (8006f34 <vTaskSuspend+0x114>)
 8006e92:	f7ff f950 	bl	8006136 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006e9c:	b2db      	uxtb	r3, r3
 8006e9e:	2b01      	cmp	r3, #1
 8006ea0:	d103      	bne.n	8006eaa <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8006eaa:	f000 fec7 	bl	8007c3c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8006eae:	4b22      	ldr	r3, [pc, #136]	@ (8006f38 <vTaskSuspend+0x118>)
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d005      	beq.n	8006ec2 <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8006eb6:	f000 fe8f 	bl	8007bd8 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8006eba:	f000 fc2f 	bl	800771c <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8006ebe:	f000 febd 	bl	8007c3c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8006ec2:	4b19      	ldr	r3, [pc, #100]	@ (8006f28 <vTaskSuspend+0x108>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	68fa      	ldr	r2, [r7, #12]
 8006ec8:	429a      	cmp	r2, r3
 8006eca:	d128      	bne.n	8006f1e <vTaskSuspend+0xfe>
		{
			if( xSchedulerRunning != pdFALSE )
 8006ecc:	4b1a      	ldr	r3, [pc, #104]	@ (8006f38 <vTaskSuspend+0x118>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d018      	beq.n	8006f06 <vTaskSuspend+0xe6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8006ed4:	4b19      	ldr	r3, [pc, #100]	@ (8006f3c <vTaskSuspend+0x11c>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d00b      	beq.n	8006ef4 <vTaskSuspend+0xd4>
	__asm volatile
 8006edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ee0:	f383 8811 	msr	BASEPRI, r3
 8006ee4:	f3bf 8f6f 	isb	sy
 8006ee8:	f3bf 8f4f 	dsb	sy
 8006eec:	60bb      	str	r3, [r7, #8]
}
 8006eee:	bf00      	nop
 8006ef0:	bf00      	nop
 8006ef2:	e7fd      	b.n	8006ef0 <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 8006ef4:	4b12      	ldr	r3, [pc, #72]	@ (8006f40 <vTaskSuspend+0x120>)
 8006ef6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006efa:	601a      	str	r2, [r3, #0]
 8006efc:	f3bf 8f4f 	dsb	sy
 8006f00:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006f04:	e00b      	b.n	8006f1e <vTaskSuspend+0xfe>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8006f06:	4b0b      	ldr	r3, [pc, #44]	@ (8006f34 <vTaskSuspend+0x114>)
 8006f08:	681a      	ldr	r2, [r3, #0]
 8006f0a:	4b0e      	ldr	r3, [pc, #56]	@ (8006f44 <vTaskSuspend+0x124>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	429a      	cmp	r2, r3
 8006f10:	d103      	bne.n	8006f1a <vTaskSuspend+0xfa>
					pxCurrentTCB = NULL;
 8006f12:	4b05      	ldr	r3, [pc, #20]	@ (8006f28 <vTaskSuspend+0x108>)
 8006f14:	2200      	movs	r2, #0
 8006f16:	601a      	str	r2, [r3, #0]
	}
 8006f18:	e001      	b.n	8006f1e <vTaskSuspend+0xfe>
					vTaskSwitchContext();
 8006f1a:	f000 f9dd 	bl	80072d8 <vTaskSwitchContext>
	}
 8006f1e:	bf00      	nop
 8006f20:	3710      	adds	r7, #16
 8006f22:	46bd      	mov	sp, r7
 8006f24:	bd80      	pop	{r7, pc}
 8006f26:	bf00      	nop
 8006f28:	200004fc 	.word	0x200004fc
 8006f2c:	20000500 	.word	0x20000500
 8006f30:	20000604 	.word	0x20000604
 8006f34:	200005e8 	.word	0x200005e8
 8006f38:	20000608 	.word	0x20000608
 8006f3c:	20000624 	.word	0x20000624
 8006f40:	e000ed04 	.word	0xe000ed04
 8006f44:	200005fc 	.word	0x200005fc

08006f48 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b08a      	sub	sp, #40	@ 0x28
 8006f4c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006f52:	2300      	movs	r3, #0
 8006f54:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006f56:	463a      	mov	r2, r7
 8006f58:	1d39      	adds	r1, r7, #4
 8006f5a:	f107 0308 	add.w	r3, r7, #8
 8006f5e:	4618      	mov	r0, r3
 8006f60:	f7f9 fefe 	bl	8000d60 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006f64:	6839      	ldr	r1, [r7, #0]
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	68ba      	ldr	r2, [r7, #8]
 8006f6a:	9202      	str	r2, [sp, #8]
 8006f6c:	9301      	str	r3, [sp, #4]
 8006f6e:	2300      	movs	r3, #0
 8006f70:	9300      	str	r3, [sp, #0]
 8006f72:	2300      	movs	r3, #0
 8006f74:	460a      	mov	r2, r1
 8006f76:	491f      	ldr	r1, [pc, #124]	@ (8006ff4 <vTaskStartScheduler+0xac>)
 8006f78:	481f      	ldr	r0, [pc, #124]	@ (8006ff8 <vTaskStartScheduler+0xb0>)
 8006f7a:	f7ff fdb9 	bl	8006af0 <xTaskCreateStatic>
 8006f7e:	4603      	mov	r3, r0
 8006f80:	4a1e      	ldr	r2, [pc, #120]	@ (8006ffc <vTaskStartScheduler+0xb4>)
 8006f82:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006f84:	4b1d      	ldr	r3, [pc, #116]	@ (8006ffc <vTaskStartScheduler+0xb4>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d002      	beq.n	8006f92 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006f8c:	2301      	movs	r3, #1
 8006f8e:	617b      	str	r3, [r7, #20]
 8006f90:	e001      	b.n	8006f96 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006f92:	2300      	movs	r3, #0
 8006f94:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	2b01      	cmp	r3, #1
 8006f9a:	d116      	bne.n	8006fca <vTaskStartScheduler+0x82>
	__asm volatile
 8006f9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fa0:	f383 8811 	msr	BASEPRI, r3
 8006fa4:	f3bf 8f6f 	isb	sy
 8006fa8:	f3bf 8f4f 	dsb	sy
 8006fac:	613b      	str	r3, [r7, #16]
}
 8006fae:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006fb0:	4b13      	ldr	r3, [pc, #76]	@ (8007000 <vTaskStartScheduler+0xb8>)
 8006fb2:	f04f 32ff 	mov.w	r2, #4294967295
 8006fb6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006fb8:	4b12      	ldr	r3, [pc, #72]	@ (8007004 <vTaskStartScheduler+0xbc>)
 8006fba:	2201      	movs	r2, #1
 8006fbc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006fbe:	4b12      	ldr	r3, [pc, #72]	@ (8007008 <vTaskStartScheduler+0xc0>)
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006fc4:	f000 fd64 	bl	8007a90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006fc8:	e00f      	b.n	8006fea <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006fca:	697b      	ldr	r3, [r7, #20]
 8006fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fd0:	d10b      	bne.n	8006fea <vTaskStartScheduler+0xa2>
	__asm volatile
 8006fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fd6:	f383 8811 	msr	BASEPRI, r3
 8006fda:	f3bf 8f6f 	isb	sy
 8006fde:	f3bf 8f4f 	dsb	sy
 8006fe2:	60fb      	str	r3, [r7, #12]
}
 8006fe4:	bf00      	nop
 8006fe6:	bf00      	nop
 8006fe8:	e7fd      	b.n	8006fe6 <vTaskStartScheduler+0x9e>
}
 8006fea:	bf00      	nop
 8006fec:	3718      	adds	r7, #24
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	bd80      	pop	{r7, pc}
 8006ff2:	bf00      	nop
 8006ff4:	08008e58 	.word	0x08008e58
 8006ff8:	080075b1 	.word	0x080075b1
 8006ffc:	20000620 	.word	0x20000620
 8007000:	2000061c 	.word	0x2000061c
 8007004:	20000608 	.word	0x20000608
 8007008:	20000600 	.word	0x20000600

0800700c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800700c:	b480      	push	{r7}
 800700e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007010:	4b04      	ldr	r3, [pc, #16]	@ (8007024 <vTaskSuspendAll+0x18>)
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	3301      	adds	r3, #1
 8007016:	4a03      	ldr	r2, [pc, #12]	@ (8007024 <vTaskSuspendAll+0x18>)
 8007018:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800701a:	bf00      	nop
 800701c:	46bd      	mov	sp, r7
 800701e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007022:	4770      	bx	lr
 8007024:	20000624 	.word	0x20000624

08007028 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b084      	sub	sp, #16
 800702c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800702e:	2300      	movs	r3, #0
 8007030:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007032:	2300      	movs	r3, #0
 8007034:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007036:	4b42      	ldr	r3, [pc, #264]	@ (8007140 <xTaskResumeAll+0x118>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d10b      	bne.n	8007056 <xTaskResumeAll+0x2e>
	__asm volatile
 800703e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007042:	f383 8811 	msr	BASEPRI, r3
 8007046:	f3bf 8f6f 	isb	sy
 800704a:	f3bf 8f4f 	dsb	sy
 800704e:	603b      	str	r3, [r7, #0]
}
 8007050:	bf00      	nop
 8007052:	bf00      	nop
 8007054:	e7fd      	b.n	8007052 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007056:	f000 fdbf 	bl	8007bd8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800705a:	4b39      	ldr	r3, [pc, #228]	@ (8007140 <xTaskResumeAll+0x118>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	3b01      	subs	r3, #1
 8007060:	4a37      	ldr	r2, [pc, #220]	@ (8007140 <xTaskResumeAll+0x118>)
 8007062:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007064:	4b36      	ldr	r3, [pc, #216]	@ (8007140 <xTaskResumeAll+0x118>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d161      	bne.n	8007130 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800706c:	4b35      	ldr	r3, [pc, #212]	@ (8007144 <xTaskResumeAll+0x11c>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d05d      	beq.n	8007130 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007074:	e02e      	b.n	80070d4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007076:	4b34      	ldr	r3, [pc, #208]	@ (8007148 <xTaskResumeAll+0x120>)
 8007078:	68db      	ldr	r3, [r3, #12]
 800707a:	68db      	ldr	r3, [r3, #12]
 800707c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	3318      	adds	r3, #24
 8007082:	4618      	mov	r0, r3
 8007084:	f7ff f8b4 	bl	80061f0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	3304      	adds	r3, #4
 800708c:	4618      	mov	r0, r3
 800708e:	f7ff f8af 	bl	80061f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007096:	2201      	movs	r2, #1
 8007098:	409a      	lsls	r2, r3
 800709a:	4b2c      	ldr	r3, [pc, #176]	@ (800714c <xTaskResumeAll+0x124>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4313      	orrs	r3, r2
 80070a0:	4a2a      	ldr	r2, [pc, #168]	@ (800714c <xTaskResumeAll+0x124>)
 80070a2:	6013      	str	r3, [r2, #0]
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070a8:	4613      	mov	r3, r2
 80070aa:	009b      	lsls	r3, r3, #2
 80070ac:	4413      	add	r3, r2
 80070ae:	009b      	lsls	r3, r3, #2
 80070b0:	4a27      	ldr	r2, [pc, #156]	@ (8007150 <xTaskResumeAll+0x128>)
 80070b2:	441a      	add	r2, r3
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	3304      	adds	r3, #4
 80070b8:	4619      	mov	r1, r3
 80070ba:	4610      	mov	r0, r2
 80070bc:	f7ff f83b 	bl	8006136 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070c4:	4b23      	ldr	r3, [pc, #140]	@ (8007154 <xTaskResumeAll+0x12c>)
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070ca:	429a      	cmp	r2, r3
 80070cc:	d302      	bcc.n	80070d4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80070ce:	4b22      	ldr	r3, [pc, #136]	@ (8007158 <xTaskResumeAll+0x130>)
 80070d0:	2201      	movs	r2, #1
 80070d2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80070d4:	4b1c      	ldr	r3, [pc, #112]	@ (8007148 <xTaskResumeAll+0x120>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d1cc      	bne.n	8007076 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d001      	beq.n	80070e6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80070e2:	f000 fb1b 	bl	800771c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80070e6:	4b1d      	ldr	r3, [pc, #116]	@ (800715c <xTaskResumeAll+0x134>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d010      	beq.n	8007114 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80070f2:	f000 f837 	bl	8007164 <xTaskIncrementTick>
 80070f6:	4603      	mov	r3, r0
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d002      	beq.n	8007102 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80070fc:	4b16      	ldr	r3, [pc, #88]	@ (8007158 <xTaskResumeAll+0x130>)
 80070fe:	2201      	movs	r2, #1
 8007100:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	3b01      	subs	r3, #1
 8007106:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d1f1      	bne.n	80070f2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800710e:	4b13      	ldr	r3, [pc, #76]	@ (800715c <xTaskResumeAll+0x134>)
 8007110:	2200      	movs	r2, #0
 8007112:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007114:	4b10      	ldr	r3, [pc, #64]	@ (8007158 <xTaskResumeAll+0x130>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d009      	beq.n	8007130 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800711c:	2301      	movs	r3, #1
 800711e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007120:	4b0f      	ldr	r3, [pc, #60]	@ (8007160 <xTaskResumeAll+0x138>)
 8007122:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007126:	601a      	str	r2, [r3, #0]
 8007128:	f3bf 8f4f 	dsb	sy
 800712c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007130:	f000 fd84 	bl	8007c3c <vPortExitCritical>

	return xAlreadyYielded;
 8007134:	68bb      	ldr	r3, [r7, #8]
}
 8007136:	4618      	mov	r0, r3
 8007138:	3710      	adds	r7, #16
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
 800713e:	bf00      	nop
 8007140:	20000624 	.word	0x20000624
 8007144:	200005fc 	.word	0x200005fc
 8007148:	200005bc 	.word	0x200005bc
 800714c:	20000604 	.word	0x20000604
 8007150:	20000500 	.word	0x20000500
 8007154:	200004fc 	.word	0x200004fc
 8007158:	20000610 	.word	0x20000610
 800715c:	2000060c 	.word	0x2000060c
 8007160:	e000ed04 	.word	0xe000ed04

08007164 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b086      	sub	sp, #24
 8007168:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800716a:	2300      	movs	r3, #0
 800716c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800716e:	4b4f      	ldr	r3, [pc, #316]	@ (80072ac <xTaskIncrementTick+0x148>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	2b00      	cmp	r3, #0
 8007174:	f040 808f 	bne.w	8007296 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007178:	4b4d      	ldr	r3, [pc, #308]	@ (80072b0 <xTaskIncrementTick+0x14c>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	3301      	adds	r3, #1
 800717e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007180:	4a4b      	ldr	r2, [pc, #300]	@ (80072b0 <xTaskIncrementTick+0x14c>)
 8007182:	693b      	ldr	r3, [r7, #16]
 8007184:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007186:	693b      	ldr	r3, [r7, #16]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d121      	bne.n	80071d0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800718c:	4b49      	ldr	r3, [pc, #292]	@ (80072b4 <xTaskIncrementTick+0x150>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d00b      	beq.n	80071ae <xTaskIncrementTick+0x4a>
	__asm volatile
 8007196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800719a:	f383 8811 	msr	BASEPRI, r3
 800719e:	f3bf 8f6f 	isb	sy
 80071a2:	f3bf 8f4f 	dsb	sy
 80071a6:	603b      	str	r3, [r7, #0]
}
 80071a8:	bf00      	nop
 80071aa:	bf00      	nop
 80071ac:	e7fd      	b.n	80071aa <xTaskIncrementTick+0x46>
 80071ae:	4b41      	ldr	r3, [pc, #260]	@ (80072b4 <xTaskIncrementTick+0x150>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	60fb      	str	r3, [r7, #12]
 80071b4:	4b40      	ldr	r3, [pc, #256]	@ (80072b8 <xTaskIncrementTick+0x154>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	4a3e      	ldr	r2, [pc, #248]	@ (80072b4 <xTaskIncrementTick+0x150>)
 80071ba:	6013      	str	r3, [r2, #0]
 80071bc:	4a3e      	ldr	r2, [pc, #248]	@ (80072b8 <xTaskIncrementTick+0x154>)
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	6013      	str	r3, [r2, #0]
 80071c2:	4b3e      	ldr	r3, [pc, #248]	@ (80072bc <xTaskIncrementTick+0x158>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	3301      	adds	r3, #1
 80071c8:	4a3c      	ldr	r2, [pc, #240]	@ (80072bc <xTaskIncrementTick+0x158>)
 80071ca:	6013      	str	r3, [r2, #0]
 80071cc:	f000 faa6 	bl	800771c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80071d0:	4b3b      	ldr	r3, [pc, #236]	@ (80072c0 <xTaskIncrementTick+0x15c>)
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	693a      	ldr	r2, [r7, #16]
 80071d6:	429a      	cmp	r2, r3
 80071d8:	d348      	bcc.n	800726c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80071da:	4b36      	ldr	r3, [pc, #216]	@ (80072b4 <xTaskIncrementTick+0x150>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d104      	bne.n	80071ee <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80071e4:	4b36      	ldr	r3, [pc, #216]	@ (80072c0 <xTaskIncrementTick+0x15c>)
 80071e6:	f04f 32ff 	mov.w	r2, #4294967295
 80071ea:	601a      	str	r2, [r3, #0]
					break;
 80071ec:	e03e      	b.n	800726c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80071ee:	4b31      	ldr	r3, [pc, #196]	@ (80072b4 <xTaskIncrementTick+0x150>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	68db      	ldr	r3, [r3, #12]
 80071f4:	68db      	ldr	r3, [r3, #12]
 80071f6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	685b      	ldr	r3, [r3, #4]
 80071fc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80071fe:	693a      	ldr	r2, [r7, #16]
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	429a      	cmp	r2, r3
 8007204:	d203      	bcs.n	800720e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007206:	4a2e      	ldr	r2, [pc, #184]	@ (80072c0 <xTaskIncrementTick+0x15c>)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800720c:	e02e      	b.n	800726c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	3304      	adds	r3, #4
 8007212:	4618      	mov	r0, r3
 8007214:	f7fe ffec 	bl	80061f0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800721c:	2b00      	cmp	r3, #0
 800721e:	d004      	beq.n	800722a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	3318      	adds	r3, #24
 8007224:	4618      	mov	r0, r3
 8007226:	f7fe ffe3 	bl	80061f0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800722e:	2201      	movs	r2, #1
 8007230:	409a      	lsls	r2, r3
 8007232:	4b24      	ldr	r3, [pc, #144]	@ (80072c4 <xTaskIncrementTick+0x160>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	4313      	orrs	r3, r2
 8007238:	4a22      	ldr	r2, [pc, #136]	@ (80072c4 <xTaskIncrementTick+0x160>)
 800723a:	6013      	str	r3, [r2, #0]
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007240:	4613      	mov	r3, r2
 8007242:	009b      	lsls	r3, r3, #2
 8007244:	4413      	add	r3, r2
 8007246:	009b      	lsls	r3, r3, #2
 8007248:	4a1f      	ldr	r2, [pc, #124]	@ (80072c8 <xTaskIncrementTick+0x164>)
 800724a:	441a      	add	r2, r3
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	3304      	adds	r3, #4
 8007250:	4619      	mov	r1, r3
 8007252:	4610      	mov	r0, r2
 8007254:	f7fe ff6f 	bl	8006136 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800725c:	4b1b      	ldr	r3, [pc, #108]	@ (80072cc <xTaskIncrementTick+0x168>)
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007262:	429a      	cmp	r2, r3
 8007264:	d3b9      	bcc.n	80071da <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007266:	2301      	movs	r3, #1
 8007268:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800726a:	e7b6      	b.n	80071da <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800726c:	4b17      	ldr	r3, [pc, #92]	@ (80072cc <xTaskIncrementTick+0x168>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007272:	4915      	ldr	r1, [pc, #84]	@ (80072c8 <xTaskIncrementTick+0x164>)
 8007274:	4613      	mov	r3, r2
 8007276:	009b      	lsls	r3, r3, #2
 8007278:	4413      	add	r3, r2
 800727a:	009b      	lsls	r3, r3, #2
 800727c:	440b      	add	r3, r1
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	2b01      	cmp	r3, #1
 8007282:	d901      	bls.n	8007288 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007284:	2301      	movs	r3, #1
 8007286:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007288:	4b11      	ldr	r3, [pc, #68]	@ (80072d0 <xTaskIncrementTick+0x16c>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d007      	beq.n	80072a0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007290:	2301      	movs	r3, #1
 8007292:	617b      	str	r3, [r7, #20]
 8007294:	e004      	b.n	80072a0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007296:	4b0f      	ldr	r3, [pc, #60]	@ (80072d4 <xTaskIncrementTick+0x170>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	3301      	adds	r3, #1
 800729c:	4a0d      	ldr	r2, [pc, #52]	@ (80072d4 <xTaskIncrementTick+0x170>)
 800729e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80072a0:	697b      	ldr	r3, [r7, #20]
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	3718      	adds	r7, #24
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}
 80072aa:	bf00      	nop
 80072ac:	20000624 	.word	0x20000624
 80072b0:	20000600 	.word	0x20000600
 80072b4:	200005b4 	.word	0x200005b4
 80072b8:	200005b8 	.word	0x200005b8
 80072bc:	20000614 	.word	0x20000614
 80072c0:	2000061c 	.word	0x2000061c
 80072c4:	20000604 	.word	0x20000604
 80072c8:	20000500 	.word	0x20000500
 80072cc:	200004fc 	.word	0x200004fc
 80072d0:	20000610 	.word	0x20000610
 80072d4:	2000060c 	.word	0x2000060c

080072d8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80072d8:	b480      	push	{r7}
 80072da:	b087      	sub	sp, #28
 80072dc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80072de:	4b27      	ldr	r3, [pc, #156]	@ (800737c <vTaskSwitchContext+0xa4>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d003      	beq.n	80072ee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80072e6:	4b26      	ldr	r3, [pc, #152]	@ (8007380 <vTaskSwitchContext+0xa8>)
 80072e8:	2201      	movs	r2, #1
 80072ea:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80072ec:	e040      	b.n	8007370 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80072ee:	4b24      	ldr	r3, [pc, #144]	@ (8007380 <vTaskSwitchContext+0xa8>)
 80072f0:	2200      	movs	r2, #0
 80072f2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072f4:	4b23      	ldr	r3, [pc, #140]	@ (8007384 <vTaskSwitchContext+0xac>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	fab3 f383 	clz	r3, r3
 8007300:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007302:	7afb      	ldrb	r3, [r7, #11]
 8007304:	f1c3 031f 	rsb	r3, r3, #31
 8007308:	617b      	str	r3, [r7, #20]
 800730a:	491f      	ldr	r1, [pc, #124]	@ (8007388 <vTaskSwitchContext+0xb0>)
 800730c:	697a      	ldr	r2, [r7, #20]
 800730e:	4613      	mov	r3, r2
 8007310:	009b      	lsls	r3, r3, #2
 8007312:	4413      	add	r3, r2
 8007314:	009b      	lsls	r3, r3, #2
 8007316:	440b      	add	r3, r1
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d10b      	bne.n	8007336 <vTaskSwitchContext+0x5e>
	__asm volatile
 800731e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007322:	f383 8811 	msr	BASEPRI, r3
 8007326:	f3bf 8f6f 	isb	sy
 800732a:	f3bf 8f4f 	dsb	sy
 800732e:	607b      	str	r3, [r7, #4]
}
 8007330:	bf00      	nop
 8007332:	bf00      	nop
 8007334:	e7fd      	b.n	8007332 <vTaskSwitchContext+0x5a>
 8007336:	697a      	ldr	r2, [r7, #20]
 8007338:	4613      	mov	r3, r2
 800733a:	009b      	lsls	r3, r3, #2
 800733c:	4413      	add	r3, r2
 800733e:	009b      	lsls	r3, r3, #2
 8007340:	4a11      	ldr	r2, [pc, #68]	@ (8007388 <vTaskSwitchContext+0xb0>)
 8007342:	4413      	add	r3, r2
 8007344:	613b      	str	r3, [r7, #16]
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	685b      	ldr	r3, [r3, #4]
 800734a:	685a      	ldr	r2, [r3, #4]
 800734c:	693b      	ldr	r3, [r7, #16]
 800734e:	605a      	str	r2, [r3, #4]
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	685a      	ldr	r2, [r3, #4]
 8007354:	693b      	ldr	r3, [r7, #16]
 8007356:	3308      	adds	r3, #8
 8007358:	429a      	cmp	r2, r3
 800735a:	d104      	bne.n	8007366 <vTaskSwitchContext+0x8e>
 800735c:	693b      	ldr	r3, [r7, #16]
 800735e:	685b      	ldr	r3, [r3, #4]
 8007360:	685a      	ldr	r2, [r3, #4]
 8007362:	693b      	ldr	r3, [r7, #16]
 8007364:	605a      	str	r2, [r3, #4]
 8007366:	693b      	ldr	r3, [r7, #16]
 8007368:	685b      	ldr	r3, [r3, #4]
 800736a:	68db      	ldr	r3, [r3, #12]
 800736c:	4a07      	ldr	r2, [pc, #28]	@ (800738c <vTaskSwitchContext+0xb4>)
 800736e:	6013      	str	r3, [r2, #0]
}
 8007370:	bf00      	nop
 8007372:	371c      	adds	r7, #28
 8007374:	46bd      	mov	sp, r7
 8007376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737a:	4770      	bx	lr
 800737c:	20000624 	.word	0x20000624
 8007380:	20000610 	.word	0x20000610
 8007384:	20000604 	.word	0x20000604
 8007388:	20000500 	.word	0x20000500
 800738c:	200004fc 	.word	0x200004fc

08007390 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b084      	sub	sp, #16
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
 8007398:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d10b      	bne.n	80073b8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80073a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073a4:	f383 8811 	msr	BASEPRI, r3
 80073a8:	f3bf 8f6f 	isb	sy
 80073ac:	f3bf 8f4f 	dsb	sy
 80073b0:	60fb      	str	r3, [r7, #12]
}
 80073b2:	bf00      	nop
 80073b4:	bf00      	nop
 80073b6:	e7fd      	b.n	80073b4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80073b8:	4b07      	ldr	r3, [pc, #28]	@ (80073d8 <vTaskPlaceOnEventList+0x48>)
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	3318      	adds	r3, #24
 80073be:	4619      	mov	r1, r3
 80073c0:	6878      	ldr	r0, [r7, #4]
 80073c2:	f7fe fedc 	bl	800617e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80073c6:	2101      	movs	r1, #1
 80073c8:	6838      	ldr	r0, [r7, #0]
 80073ca:	f000 fa6d 	bl	80078a8 <prvAddCurrentTaskToDelayedList>
}
 80073ce:	bf00      	nop
 80073d0:	3710      	adds	r7, #16
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}
 80073d6:	bf00      	nop
 80073d8:	200004fc 	.word	0x200004fc

080073dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b086      	sub	sp, #24
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	68db      	ldr	r3, [r3, #12]
 80073e8:	68db      	ldr	r3, [r3, #12]
 80073ea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80073ec:	693b      	ldr	r3, [r7, #16]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d10b      	bne.n	800740a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80073f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073f6:	f383 8811 	msr	BASEPRI, r3
 80073fa:	f3bf 8f6f 	isb	sy
 80073fe:	f3bf 8f4f 	dsb	sy
 8007402:	60fb      	str	r3, [r7, #12]
}
 8007404:	bf00      	nop
 8007406:	bf00      	nop
 8007408:	e7fd      	b.n	8007406 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800740a:	693b      	ldr	r3, [r7, #16]
 800740c:	3318      	adds	r3, #24
 800740e:	4618      	mov	r0, r3
 8007410:	f7fe feee 	bl	80061f0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007414:	4b1d      	ldr	r3, [pc, #116]	@ (800748c <xTaskRemoveFromEventList+0xb0>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d11c      	bne.n	8007456 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	3304      	adds	r3, #4
 8007420:	4618      	mov	r0, r3
 8007422:	f7fe fee5 	bl	80061f0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007426:	693b      	ldr	r3, [r7, #16]
 8007428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800742a:	2201      	movs	r2, #1
 800742c:	409a      	lsls	r2, r3
 800742e:	4b18      	ldr	r3, [pc, #96]	@ (8007490 <xTaskRemoveFromEventList+0xb4>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4313      	orrs	r3, r2
 8007434:	4a16      	ldr	r2, [pc, #88]	@ (8007490 <xTaskRemoveFromEventList+0xb4>)
 8007436:	6013      	str	r3, [r2, #0]
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800743c:	4613      	mov	r3, r2
 800743e:	009b      	lsls	r3, r3, #2
 8007440:	4413      	add	r3, r2
 8007442:	009b      	lsls	r3, r3, #2
 8007444:	4a13      	ldr	r2, [pc, #76]	@ (8007494 <xTaskRemoveFromEventList+0xb8>)
 8007446:	441a      	add	r2, r3
 8007448:	693b      	ldr	r3, [r7, #16]
 800744a:	3304      	adds	r3, #4
 800744c:	4619      	mov	r1, r3
 800744e:	4610      	mov	r0, r2
 8007450:	f7fe fe71 	bl	8006136 <vListInsertEnd>
 8007454:	e005      	b.n	8007462 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007456:	693b      	ldr	r3, [r7, #16]
 8007458:	3318      	adds	r3, #24
 800745a:	4619      	mov	r1, r3
 800745c:	480e      	ldr	r0, [pc, #56]	@ (8007498 <xTaskRemoveFromEventList+0xbc>)
 800745e:	f7fe fe6a 	bl	8006136 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007462:	693b      	ldr	r3, [r7, #16]
 8007464:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007466:	4b0d      	ldr	r3, [pc, #52]	@ (800749c <xTaskRemoveFromEventList+0xc0>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800746c:	429a      	cmp	r2, r3
 800746e:	d905      	bls.n	800747c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007470:	2301      	movs	r3, #1
 8007472:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007474:	4b0a      	ldr	r3, [pc, #40]	@ (80074a0 <xTaskRemoveFromEventList+0xc4>)
 8007476:	2201      	movs	r2, #1
 8007478:	601a      	str	r2, [r3, #0]
 800747a:	e001      	b.n	8007480 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800747c:	2300      	movs	r3, #0
 800747e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007480:	697b      	ldr	r3, [r7, #20]
}
 8007482:	4618      	mov	r0, r3
 8007484:	3718      	adds	r7, #24
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}
 800748a:	bf00      	nop
 800748c:	20000624 	.word	0x20000624
 8007490:	20000604 	.word	0x20000604
 8007494:	20000500 	.word	0x20000500
 8007498:	200005bc 	.word	0x200005bc
 800749c:	200004fc 	.word	0x200004fc
 80074a0:	20000610 	.word	0x20000610

080074a4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80074a4:	b480      	push	{r7}
 80074a6:	b083      	sub	sp, #12
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80074ac:	4b06      	ldr	r3, [pc, #24]	@ (80074c8 <vTaskInternalSetTimeOutState+0x24>)
 80074ae:	681a      	ldr	r2, [r3, #0]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80074b4:	4b05      	ldr	r3, [pc, #20]	@ (80074cc <vTaskInternalSetTimeOutState+0x28>)
 80074b6:	681a      	ldr	r2, [r3, #0]
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	605a      	str	r2, [r3, #4]
}
 80074bc:	bf00      	nop
 80074be:	370c      	adds	r7, #12
 80074c0:	46bd      	mov	sp, r7
 80074c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c6:	4770      	bx	lr
 80074c8:	20000614 	.word	0x20000614
 80074cc:	20000600 	.word	0x20000600

080074d0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b088      	sub	sp, #32
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
 80074d8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d10b      	bne.n	80074f8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80074e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074e4:	f383 8811 	msr	BASEPRI, r3
 80074e8:	f3bf 8f6f 	isb	sy
 80074ec:	f3bf 8f4f 	dsb	sy
 80074f0:	613b      	str	r3, [r7, #16]
}
 80074f2:	bf00      	nop
 80074f4:	bf00      	nop
 80074f6:	e7fd      	b.n	80074f4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d10b      	bne.n	8007516 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80074fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007502:	f383 8811 	msr	BASEPRI, r3
 8007506:	f3bf 8f6f 	isb	sy
 800750a:	f3bf 8f4f 	dsb	sy
 800750e:	60fb      	str	r3, [r7, #12]
}
 8007510:	bf00      	nop
 8007512:	bf00      	nop
 8007514:	e7fd      	b.n	8007512 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007516:	f000 fb5f 	bl	8007bd8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800751a:	4b1d      	ldr	r3, [pc, #116]	@ (8007590 <xTaskCheckForTimeOut+0xc0>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	685b      	ldr	r3, [r3, #4]
 8007524:	69ba      	ldr	r2, [r7, #24]
 8007526:	1ad3      	subs	r3, r2, r3
 8007528:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007532:	d102      	bne.n	800753a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007534:	2300      	movs	r3, #0
 8007536:	61fb      	str	r3, [r7, #28]
 8007538:	e023      	b.n	8007582 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681a      	ldr	r2, [r3, #0]
 800753e:	4b15      	ldr	r3, [pc, #84]	@ (8007594 <xTaskCheckForTimeOut+0xc4>)
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	429a      	cmp	r2, r3
 8007544:	d007      	beq.n	8007556 <xTaskCheckForTimeOut+0x86>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	685b      	ldr	r3, [r3, #4]
 800754a:	69ba      	ldr	r2, [r7, #24]
 800754c:	429a      	cmp	r2, r3
 800754e:	d302      	bcc.n	8007556 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007550:	2301      	movs	r3, #1
 8007552:	61fb      	str	r3, [r7, #28]
 8007554:	e015      	b.n	8007582 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	697a      	ldr	r2, [r7, #20]
 800755c:	429a      	cmp	r2, r3
 800755e:	d20b      	bcs.n	8007578 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	681a      	ldr	r2, [r3, #0]
 8007564:	697b      	ldr	r3, [r7, #20]
 8007566:	1ad2      	subs	r2, r2, r3
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f7ff ff99 	bl	80074a4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007572:	2300      	movs	r3, #0
 8007574:	61fb      	str	r3, [r7, #28]
 8007576:	e004      	b.n	8007582 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	2200      	movs	r2, #0
 800757c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800757e:	2301      	movs	r3, #1
 8007580:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007582:	f000 fb5b 	bl	8007c3c <vPortExitCritical>

	return xReturn;
 8007586:	69fb      	ldr	r3, [r7, #28]
}
 8007588:	4618      	mov	r0, r3
 800758a:	3720      	adds	r7, #32
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}
 8007590:	20000600 	.word	0x20000600
 8007594:	20000614 	.word	0x20000614

08007598 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007598:	b480      	push	{r7}
 800759a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800759c:	4b03      	ldr	r3, [pc, #12]	@ (80075ac <vTaskMissedYield+0x14>)
 800759e:	2201      	movs	r2, #1
 80075a0:	601a      	str	r2, [r3, #0]
}
 80075a2:	bf00      	nop
 80075a4:	46bd      	mov	sp, r7
 80075a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075aa:	4770      	bx	lr
 80075ac:	20000610 	.word	0x20000610

080075b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b082      	sub	sp, #8
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80075b8:	f000 f852 	bl	8007660 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80075bc:	4b06      	ldr	r3, [pc, #24]	@ (80075d8 <prvIdleTask+0x28>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d9f9      	bls.n	80075b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80075c4:	4b05      	ldr	r3, [pc, #20]	@ (80075dc <prvIdleTask+0x2c>)
 80075c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075ca:	601a      	str	r2, [r3, #0]
 80075cc:	f3bf 8f4f 	dsb	sy
 80075d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80075d4:	e7f0      	b.n	80075b8 <prvIdleTask+0x8>
 80075d6:	bf00      	nop
 80075d8:	20000500 	.word	0x20000500
 80075dc:	e000ed04 	.word	0xe000ed04

080075e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b082      	sub	sp, #8
 80075e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80075e6:	2300      	movs	r3, #0
 80075e8:	607b      	str	r3, [r7, #4]
 80075ea:	e00c      	b.n	8007606 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80075ec:	687a      	ldr	r2, [r7, #4]
 80075ee:	4613      	mov	r3, r2
 80075f0:	009b      	lsls	r3, r3, #2
 80075f2:	4413      	add	r3, r2
 80075f4:	009b      	lsls	r3, r3, #2
 80075f6:	4a12      	ldr	r2, [pc, #72]	@ (8007640 <prvInitialiseTaskLists+0x60>)
 80075f8:	4413      	add	r3, r2
 80075fa:	4618      	mov	r0, r3
 80075fc:	f7fe fd6e 	bl	80060dc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	3301      	adds	r3, #1
 8007604:	607b      	str	r3, [r7, #4]
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2b06      	cmp	r3, #6
 800760a:	d9ef      	bls.n	80075ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800760c:	480d      	ldr	r0, [pc, #52]	@ (8007644 <prvInitialiseTaskLists+0x64>)
 800760e:	f7fe fd65 	bl	80060dc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007612:	480d      	ldr	r0, [pc, #52]	@ (8007648 <prvInitialiseTaskLists+0x68>)
 8007614:	f7fe fd62 	bl	80060dc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007618:	480c      	ldr	r0, [pc, #48]	@ (800764c <prvInitialiseTaskLists+0x6c>)
 800761a:	f7fe fd5f 	bl	80060dc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800761e:	480c      	ldr	r0, [pc, #48]	@ (8007650 <prvInitialiseTaskLists+0x70>)
 8007620:	f7fe fd5c 	bl	80060dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007624:	480b      	ldr	r0, [pc, #44]	@ (8007654 <prvInitialiseTaskLists+0x74>)
 8007626:	f7fe fd59 	bl	80060dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800762a:	4b0b      	ldr	r3, [pc, #44]	@ (8007658 <prvInitialiseTaskLists+0x78>)
 800762c:	4a05      	ldr	r2, [pc, #20]	@ (8007644 <prvInitialiseTaskLists+0x64>)
 800762e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007630:	4b0a      	ldr	r3, [pc, #40]	@ (800765c <prvInitialiseTaskLists+0x7c>)
 8007632:	4a05      	ldr	r2, [pc, #20]	@ (8007648 <prvInitialiseTaskLists+0x68>)
 8007634:	601a      	str	r2, [r3, #0]
}
 8007636:	bf00      	nop
 8007638:	3708      	adds	r7, #8
 800763a:	46bd      	mov	sp, r7
 800763c:	bd80      	pop	{r7, pc}
 800763e:	bf00      	nop
 8007640:	20000500 	.word	0x20000500
 8007644:	2000058c 	.word	0x2000058c
 8007648:	200005a0 	.word	0x200005a0
 800764c:	200005bc 	.word	0x200005bc
 8007650:	200005d0 	.word	0x200005d0
 8007654:	200005e8 	.word	0x200005e8
 8007658:	200005b4 	.word	0x200005b4
 800765c:	200005b8 	.word	0x200005b8

08007660 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b082      	sub	sp, #8
 8007664:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007666:	e019      	b.n	800769c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007668:	f000 fab6 	bl	8007bd8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800766c:	4b10      	ldr	r3, [pc, #64]	@ (80076b0 <prvCheckTasksWaitingTermination+0x50>)
 800766e:	68db      	ldr	r3, [r3, #12]
 8007670:	68db      	ldr	r3, [r3, #12]
 8007672:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	3304      	adds	r3, #4
 8007678:	4618      	mov	r0, r3
 800767a:	f7fe fdb9 	bl	80061f0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800767e:	4b0d      	ldr	r3, [pc, #52]	@ (80076b4 <prvCheckTasksWaitingTermination+0x54>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	3b01      	subs	r3, #1
 8007684:	4a0b      	ldr	r2, [pc, #44]	@ (80076b4 <prvCheckTasksWaitingTermination+0x54>)
 8007686:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007688:	4b0b      	ldr	r3, [pc, #44]	@ (80076b8 <prvCheckTasksWaitingTermination+0x58>)
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	3b01      	subs	r3, #1
 800768e:	4a0a      	ldr	r2, [pc, #40]	@ (80076b8 <prvCheckTasksWaitingTermination+0x58>)
 8007690:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007692:	f000 fad3 	bl	8007c3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f000 f810 	bl	80076bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800769c:	4b06      	ldr	r3, [pc, #24]	@ (80076b8 <prvCheckTasksWaitingTermination+0x58>)
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d1e1      	bne.n	8007668 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80076a4:	bf00      	nop
 80076a6:	bf00      	nop
 80076a8:	3708      	adds	r7, #8
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}
 80076ae:	bf00      	nop
 80076b0:	200005d0 	.word	0x200005d0
 80076b4:	200005fc 	.word	0x200005fc
 80076b8:	200005e4 	.word	0x200005e4

080076bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b084      	sub	sp, #16
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d108      	bne.n	80076e0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076d2:	4618      	mov	r0, r3
 80076d4:	f000 fc70 	bl	8007fb8 <vPortFree>
				vPortFree( pxTCB );
 80076d8:	6878      	ldr	r0, [r7, #4]
 80076da:	f000 fc6d 	bl	8007fb8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80076de:	e019      	b.n	8007714 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80076e6:	2b01      	cmp	r3, #1
 80076e8:	d103      	bne.n	80076f2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f000 fc64 	bl	8007fb8 <vPortFree>
	}
 80076f0:	e010      	b.n	8007714 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80076f8:	2b02      	cmp	r3, #2
 80076fa:	d00b      	beq.n	8007714 <prvDeleteTCB+0x58>
	__asm volatile
 80076fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007700:	f383 8811 	msr	BASEPRI, r3
 8007704:	f3bf 8f6f 	isb	sy
 8007708:	f3bf 8f4f 	dsb	sy
 800770c:	60fb      	str	r3, [r7, #12]
}
 800770e:	bf00      	nop
 8007710:	bf00      	nop
 8007712:	e7fd      	b.n	8007710 <prvDeleteTCB+0x54>
	}
 8007714:	bf00      	nop
 8007716:	3710      	adds	r7, #16
 8007718:	46bd      	mov	sp, r7
 800771a:	bd80      	pop	{r7, pc}

0800771c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800771c:	b480      	push	{r7}
 800771e:	b083      	sub	sp, #12
 8007720:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007722:	4b0c      	ldr	r3, [pc, #48]	@ (8007754 <prvResetNextTaskUnblockTime+0x38>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d104      	bne.n	8007736 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800772c:	4b0a      	ldr	r3, [pc, #40]	@ (8007758 <prvResetNextTaskUnblockTime+0x3c>)
 800772e:	f04f 32ff 	mov.w	r2, #4294967295
 8007732:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007734:	e008      	b.n	8007748 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007736:	4b07      	ldr	r3, [pc, #28]	@ (8007754 <prvResetNextTaskUnblockTime+0x38>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	68db      	ldr	r3, [r3, #12]
 800773c:	68db      	ldr	r3, [r3, #12]
 800773e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	685b      	ldr	r3, [r3, #4]
 8007744:	4a04      	ldr	r2, [pc, #16]	@ (8007758 <prvResetNextTaskUnblockTime+0x3c>)
 8007746:	6013      	str	r3, [r2, #0]
}
 8007748:	bf00      	nop
 800774a:	370c      	adds	r7, #12
 800774c:	46bd      	mov	sp, r7
 800774e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007752:	4770      	bx	lr
 8007754:	200005b4 	.word	0x200005b4
 8007758:	2000061c 	.word	0x2000061c

0800775c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800775c:	b480      	push	{r7}
 800775e:	b083      	sub	sp, #12
 8007760:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007762:	4b0b      	ldr	r3, [pc, #44]	@ (8007790 <xTaskGetSchedulerState+0x34>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d102      	bne.n	8007770 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800776a:	2301      	movs	r3, #1
 800776c:	607b      	str	r3, [r7, #4]
 800776e:	e008      	b.n	8007782 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007770:	4b08      	ldr	r3, [pc, #32]	@ (8007794 <xTaskGetSchedulerState+0x38>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d102      	bne.n	800777e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007778:	2302      	movs	r3, #2
 800777a:	607b      	str	r3, [r7, #4]
 800777c:	e001      	b.n	8007782 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800777e:	2300      	movs	r3, #0
 8007780:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007782:	687b      	ldr	r3, [r7, #4]
	}
 8007784:	4618      	mov	r0, r3
 8007786:	370c      	adds	r7, #12
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr
 8007790:	20000608 	.word	0x20000608
 8007794:	20000624 	.word	0x20000624

08007798 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007798:	b580      	push	{r7, lr}
 800779a:	b086      	sub	sp, #24
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80077a4:	2300      	movs	r3, #0
 80077a6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d070      	beq.n	8007890 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80077ae:	4b3b      	ldr	r3, [pc, #236]	@ (800789c <xTaskPriorityDisinherit+0x104>)
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	693a      	ldr	r2, [r7, #16]
 80077b4:	429a      	cmp	r2, r3
 80077b6:	d00b      	beq.n	80077d0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80077b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077bc:	f383 8811 	msr	BASEPRI, r3
 80077c0:	f3bf 8f6f 	isb	sy
 80077c4:	f3bf 8f4f 	dsb	sy
 80077c8:	60fb      	str	r3, [r7, #12]
}
 80077ca:	bf00      	nop
 80077cc:	bf00      	nop
 80077ce:	e7fd      	b.n	80077cc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80077d0:	693b      	ldr	r3, [r7, #16]
 80077d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d10b      	bne.n	80077f0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80077d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077dc:	f383 8811 	msr	BASEPRI, r3
 80077e0:	f3bf 8f6f 	isb	sy
 80077e4:	f3bf 8f4f 	dsb	sy
 80077e8:	60bb      	str	r3, [r7, #8]
}
 80077ea:	bf00      	nop
 80077ec:	bf00      	nop
 80077ee:	e7fd      	b.n	80077ec <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80077f0:	693b      	ldr	r3, [r7, #16]
 80077f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077f4:	1e5a      	subs	r2, r3, #1
 80077f6:	693b      	ldr	r3, [r7, #16]
 80077f8:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077fe:	693b      	ldr	r3, [r7, #16]
 8007800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007802:	429a      	cmp	r2, r3
 8007804:	d044      	beq.n	8007890 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007806:	693b      	ldr	r3, [r7, #16]
 8007808:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800780a:	2b00      	cmp	r3, #0
 800780c:	d140      	bne.n	8007890 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	3304      	adds	r3, #4
 8007812:	4618      	mov	r0, r3
 8007814:	f7fe fcec 	bl	80061f0 <uxListRemove>
 8007818:	4603      	mov	r3, r0
 800781a:	2b00      	cmp	r3, #0
 800781c:	d115      	bne.n	800784a <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800781e:	693b      	ldr	r3, [r7, #16]
 8007820:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007822:	491f      	ldr	r1, [pc, #124]	@ (80078a0 <xTaskPriorityDisinherit+0x108>)
 8007824:	4613      	mov	r3, r2
 8007826:	009b      	lsls	r3, r3, #2
 8007828:	4413      	add	r3, r2
 800782a:	009b      	lsls	r3, r3, #2
 800782c:	440b      	add	r3, r1
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d10a      	bne.n	800784a <xTaskPriorityDisinherit+0xb2>
 8007834:	693b      	ldr	r3, [r7, #16]
 8007836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007838:	2201      	movs	r2, #1
 800783a:	fa02 f303 	lsl.w	r3, r2, r3
 800783e:	43da      	mvns	r2, r3
 8007840:	4b18      	ldr	r3, [pc, #96]	@ (80078a4 <xTaskPriorityDisinherit+0x10c>)
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4013      	ands	r3, r2
 8007846:	4a17      	ldr	r2, [pc, #92]	@ (80078a4 <xTaskPriorityDisinherit+0x10c>)
 8007848:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007856:	f1c3 0207 	rsb	r2, r3, #7
 800785a:	693b      	ldr	r3, [r7, #16]
 800785c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800785e:	693b      	ldr	r3, [r7, #16]
 8007860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007862:	2201      	movs	r2, #1
 8007864:	409a      	lsls	r2, r3
 8007866:	4b0f      	ldr	r3, [pc, #60]	@ (80078a4 <xTaskPriorityDisinherit+0x10c>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	4313      	orrs	r3, r2
 800786c:	4a0d      	ldr	r2, [pc, #52]	@ (80078a4 <xTaskPriorityDisinherit+0x10c>)
 800786e:	6013      	str	r3, [r2, #0]
 8007870:	693b      	ldr	r3, [r7, #16]
 8007872:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007874:	4613      	mov	r3, r2
 8007876:	009b      	lsls	r3, r3, #2
 8007878:	4413      	add	r3, r2
 800787a:	009b      	lsls	r3, r3, #2
 800787c:	4a08      	ldr	r2, [pc, #32]	@ (80078a0 <xTaskPriorityDisinherit+0x108>)
 800787e:	441a      	add	r2, r3
 8007880:	693b      	ldr	r3, [r7, #16]
 8007882:	3304      	adds	r3, #4
 8007884:	4619      	mov	r1, r3
 8007886:	4610      	mov	r0, r2
 8007888:	f7fe fc55 	bl	8006136 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800788c:	2301      	movs	r3, #1
 800788e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007890:	697b      	ldr	r3, [r7, #20]
	}
 8007892:	4618      	mov	r0, r3
 8007894:	3718      	adds	r7, #24
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}
 800789a:	bf00      	nop
 800789c:	200004fc 	.word	0x200004fc
 80078a0:	20000500 	.word	0x20000500
 80078a4:	20000604 	.word	0x20000604

080078a8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b084      	sub	sp, #16
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
 80078b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80078b2:	4b29      	ldr	r3, [pc, #164]	@ (8007958 <prvAddCurrentTaskToDelayedList+0xb0>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80078b8:	4b28      	ldr	r3, [pc, #160]	@ (800795c <prvAddCurrentTaskToDelayedList+0xb4>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	3304      	adds	r3, #4
 80078be:	4618      	mov	r0, r3
 80078c0:	f7fe fc96 	bl	80061f0 <uxListRemove>
 80078c4:	4603      	mov	r3, r0
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d10b      	bne.n	80078e2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80078ca:	4b24      	ldr	r3, [pc, #144]	@ (800795c <prvAddCurrentTaskToDelayedList+0xb4>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078d0:	2201      	movs	r2, #1
 80078d2:	fa02 f303 	lsl.w	r3, r2, r3
 80078d6:	43da      	mvns	r2, r3
 80078d8:	4b21      	ldr	r3, [pc, #132]	@ (8007960 <prvAddCurrentTaskToDelayedList+0xb8>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	4013      	ands	r3, r2
 80078de:	4a20      	ldr	r2, [pc, #128]	@ (8007960 <prvAddCurrentTaskToDelayedList+0xb8>)
 80078e0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078e8:	d10a      	bne.n	8007900 <prvAddCurrentTaskToDelayedList+0x58>
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d007      	beq.n	8007900 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80078f0:	4b1a      	ldr	r3, [pc, #104]	@ (800795c <prvAddCurrentTaskToDelayedList+0xb4>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	3304      	adds	r3, #4
 80078f6:	4619      	mov	r1, r3
 80078f8:	481a      	ldr	r0, [pc, #104]	@ (8007964 <prvAddCurrentTaskToDelayedList+0xbc>)
 80078fa:	f7fe fc1c 	bl	8006136 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80078fe:	e026      	b.n	800794e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007900:	68fa      	ldr	r2, [r7, #12]
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	4413      	add	r3, r2
 8007906:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007908:	4b14      	ldr	r3, [pc, #80]	@ (800795c <prvAddCurrentTaskToDelayedList+0xb4>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	68ba      	ldr	r2, [r7, #8]
 800790e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007910:	68ba      	ldr	r2, [r7, #8]
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	429a      	cmp	r2, r3
 8007916:	d209      	bcs.n	800792c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007918:	4b13      	ldr	r3, [pc, #76]	@ (8007968 <prvAddCurrentTaskToDelayedList+0xc0>)
 800791a:	681a      	ldr	r2, [r3, #0]
 800791c:	4b0f      	ldr	r3, [pc, #60]	@ (800795c <prvAddCurrentTaskToDelayedList+0xb4>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	3304      	adds	r3, #4
 8007922:	4619      	mov	r1, r3
 8007924:	4610      	mov	r0, r2
 8007926:	f7fe fc2a 	bl	800617e <vListInsert>
}
 800792a:	e010      	b.n	800794e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800792c:	4b0f      	ldr	r3, [pc, #60]	@ (800796c <prvAddCurrentTaskToDelayedList+0xc4>)
 800792e:	681a      	ldr	r2, [r3, #0]
 8007930:	4b0a      	ldr	r3, [pc, #40]	@ (800795c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	3304      	adds	r3, #4
 8007936:	4619      	mov	r1, r3
 8007938:	4610      	mov	r0, r2
 800793a:	f7fe fc20 	bl	800617e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800793e:	4b0c      	ldr	r3, [pc, #48]	@ (8007970 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	68ba      	ldr	r2, [r7, #8]
 8007944:	429a      	cmp	r2, r3
 8007946:	d202      	bcs.n	800794e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007948:	4a09      	ldr	r2, [pc, #36]	@ (8007970 <prvAddCurrentTaskToDelayedList+0xc8>)
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	6013      	str	r3, [r2, #0]
}
 800794e:	bf00      	nop
 8007950:	3710      	adds	r7, #16
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}
 8007956:	bf00      	nop
 8007958:	20000600 	.word	0x20000600
 800795c:	200004fc 	.word	0x200004fc
 8007960:	20000604 	.word	0x20000604
 8007964:	200005e8 	.word	0x200005e8
 8007968:	200005b8 	.word	0x200005b8
 800796c:	200005b4 	.word	0x200005b4
 8007970:	2000061c 	.word	0x2000061c

08007974 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007974:	b480      	push	{r7}
 8007976:	b085      	sub	sp, #20
 8007978:	af00      	add	r7, sp, #0
 800797a:	60f8      	str	r0, [r7, #12]
 800797c:	60b9      	str	r1, [r7, #8]
 800797e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	3b04      	subs	r3, #4
 8007984:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800798c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	3b04      	subs	r3, #4
 8007992:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	f023 0201 	bic.w	r2, r3, #1
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	3b04      	subs	r3, #4
 80079a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80079a4:	4a0c      	ldr	r2, [pc, #48]	@ (80079d8 <pxPortInitialiseStack+0x64>)
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	3b14      	subs	r3, #20
 80079ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80079b0:	687a      	ldr	r2, [r7, #4]
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	3b04      	subs	r3, #4
 80079ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	f06f 0202 	mvn.w	r2, #2
 80079c2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	3b20      	subs	r3, #32
 80079c8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80079ca:	68fb      	ldr	r3, [r7, #12]
}
 80079cc:	4618      	mov	r0, r3
 80079ce:	3714      	adds	r7, #20
 80079d0:	46bd      	mov	sp, r7
 80079d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d6:	4770      	bx	lr
 80079d8:	080079dd 	.word	0x080079dd

080079dc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80079dc:	b480      	push	{r7}
 80079de:	b085      	sub	sp, #20
 80079e0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80079e2:	2300      	movs	r3, #0
 80079e4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80079e6:	4b13      	ldr	r3, [pc, #76]	@ (8007a34 <prvTaskExitError+0x58>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079ee:	d00b      	beq.n	8007a08 <prvTaskExitError+0x2c>
	__asm volatile
 80079f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079f4:	f383 8811 	msr	BASEPRI, r3
 80079f8:	f3bf 8f6f 	isb	sy
 80079fc:	f3bf 8f4f 	dsb	sy
 8007a00:	60fb      	str	r3, [r7, #12]
}
 8007a02:	bf00      	nop
 8007a04:	bf00      	nop
 8007a06:	e7fd      	b.n	8007a04 <prvTaskExitError+0x28>
	__asm volatile
 8007a08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a0c:	f383 8811 	msr	BASEPRI, r3
 8007a10:	f3bf 8f6f 	isb	sy
 8007a14:	f3bf 8f4f 	dsb	sy
 8007a18:	60bb      	str	r3, [r7, #8]
}
 8007a1a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007a1c:	bf00      	nop
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d0fc      	beq.n	8007a1e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007a24:	bf00      	nop
 8007a26:	bf00      	nop
 8007a28:	3714      	adds	r7, #20
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a30:	4770      	bx	lr
 8007a32:	bf00      	nop
 8007a34:	2000000c 	.word	0x2000000c
	...

08007a40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007a40:	4b07      	ldr	r3, [pc, #28]	@ (8007a60 <pxCurrentTCBConst2>)
 8007a42:	6819      	ldr	r1, [r3, #0]
 8007a44:	6808      	ldr	r0, [r1, #0]
 8007a46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a4a:	f380 8809 	msr	PSP, r0
 8007a4e:	f3bf 8f6f 	isb	sy
 8007a52:	f04f 0000 	mov.w	r0, #0
 8007a56:	f380 8811 	msr	BASEPRI, r0
 8007a5a:	4770      	bx	lr
 8007a5c:	f3af 8000 	nop.w

08007a60 <pxCurrentTCBConst2>:
 8007a60:	200004fc 	.word	0x200004fc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007a64:	bf00      	nop
 8007a66:	bf00      	nop

08007a68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007a68:	4808      	ldr	r0, [pc, #32]	@ (8007a8c <prvPortStartFirstTask+0x24>)
 8007a6a:	6800      	ldr	r0, [r0, #0]
 8007a6c:	6800      	ldr	r0, [r0, #0]
 8007a6e:	f380 8808 	msr	MSP, r0
 8007a72:	f04f 0000 	mov.w	r0, #0
 8007a76:	f380 8814 	msr	CONTROL, r0
 8007a7a:	b662      	cpsie	i
 8007a7c:	b661      	cpsie	f
 8007a7e:	f3bf 8f4f 	dsb	sy
 8007a82:	f3bf 8f6f 	isb	sy
 8007a86:	df00      	svc	0
 8007a88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007a8a:	bf00      	nop
 8007a8c:	e000ed08 	.word	0xe000ed08

08007a90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b086      	sub	sp, #24
 8007a94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007a96:	4b47      	ldr	r3, [pc, #284]	@ (8007bb4 <xPortStartScheduler+0x124>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4a47      	ldr	r2, [pc, #284]	@ (8007bb8 <xPortStartScheduler+0x128>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d10b      	bne.n	8007ab8 <xPortStartScheduler+0x28>
	__asm volatile
 8007aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aa4:	f383 8811 	msr	BASEPRI, r3
 8007aa8:	f3bf 8f6f 	isb	sy
 8007aac:	f3bf 8f4f 	dsb	sy
 8007ab0:	60fb      	str	r3, [r7, #12]
}
 8007ab2:	bf00      	nop
 8007ab4:	bf00      	nop
 8007ab6:	e7fd      	b.n	8007ab4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007ab8:	4b3e      	ldr	r3, [pc, #248]	@ (8007bb4 <xPortStartScheduler+0x124>)
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	4a3f      	ldr	r2, [pc, #252]	@ (8007bbc <xPortStartScheduler+0x12c>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d10b      	bne.n	8007ada <xPortStartScheduler+0x4a>
	__asm volatile
 8007ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ac6:	f383 8811 	msr	BASEPRI, r3
 8007aca:	f3bf 8f6f 	isb	sy
 8007ace:	f3bf 8f4f 	dsb	sy
 8007ad2:	613b      	str	r3, [r7, #16]
}
 8007ad4:	bf00      	nop
 8007ad6:	bf00      	nop
 8007ad8:	e7fd      	b.n	8007ad6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007ada:	4b39      	ldr	r3, [pc, #228]	@ (8007bc0 <xPortStartScheduler+0x130>)
 8007adc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007ade:	697b      	ldr	r3, [r7, #20]
 8007ae0:	781b      	ldrb	r3, [r3, #0]
 8007ae2:	b2db      	uxtb	r3, r3
 8007ae4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	22ff      	movs	r2, #255	@ 0xff
 8007aea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	781b      	ldrb	r3, [r3, #0]
 8007af0:	b2db      	uxtb	r3, r3
 8007af2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007af4:	78fb      	ldrb	r3, [r7, #3]
 8007af6:	b2db      	uxtb	r3, r3
 8007af8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007afc:	b2da      	uxtb	r2, r3
 8007afe:	4b31      	ldr	r3, [pc, #196]	@ (8007bc4 <xPortStartScheduler+0x134>)
 8007b00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007b02:	4b31      	ldr	r3, [pc, #196]	@ (8007bc8 <xPortStartScheduler+0x138>)
 8007b04:	2207      	movs	r2, #7
 8007b06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007b08:	e009      	b.n	8007b1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007b0a:	4b2f      	ldr	r3, [pc, #188]	@ (8007bc8 <xPortStartScheduler+0x138>)
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	3b01      	subs	r3, #1
 8007b10:	4a2d      	ldr	r2, [pc, #180]	@ (8007bc8 <xPortStartScheduler+0x138>)
 8007b12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007b14:	78fb      	ldrb	r3, [r7, #3]
 8007b16:	b2db      	uxtb	r3, r3
 8007b18:	005b      	lsls	r3, r3, #1
 8007b1a:	b2db      	uxtb	r3, r3
 8007b1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007b1e:	78fb      	ldrb	r3, [r7, #3]
 8007b20:	b2db      	uxtb	r3, r3
 8007b22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b26:	2b80      	cmp	r3, #128	@ 0x80
 8007b28:	d0ef      	beq.n	8007b0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007b2a:	4b27      	ldr	r3, [pc, #156]	@ (8007bc8 <xPortStartScheduler+0x138>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f1c3 0307 	rsb	r3, r3, #7
 8007b32:	2b04      	cmp	r3, #4
 8007b34:	d00b      	beq.n	8007b4e <xPortStartScheduler+0xbe>
	__asm volatile
 8007b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b3a:	f383 8811 	msr	BASEPRI, r3
 8007b3e:	f3bf 8f6f 	isb	sy
 8007b42:	f3bf 8f4f 	dsb	sy
 8007b46:	60bb      	str	r3, [r7, #8]
}
 8007b48:	bf00      	nop
 8007b4a:	bf00      	nop
 8007b4c:	e7fd      	b.n	8007b4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007b4e:	4b1e      	ldr	r3, [pc, #120]	@ (8007bc8 <xPortStartScheduler+0x138>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	021b      	lsls	r3, r3, #8
 8007b54:	4a1c      	ldr	r2, [pc, #112]	@ (8007bc8 <xPortStartScheduler+0x138>)
 8007b56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007b58:	4b1b      	ldr	r3, [pc, #108]	@ (8007bc8 <xPortStartScheduler+0x138>)
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007b60:	4a19      	ldr	r2, [pc, #100]	@ (8007bc8 <xPortStartScheduler+0x138>)
 8007b62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	b2da      	uxtb	r2, r3
 8007b68:	697b      	ldr	r3, [r7, #20]
 8007b6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007b6c:	4b17      	ldr	r3, [pc, #92]	@ (8007bcc <xPortStartScheduler+0x13c>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4a16      	ldr	r2, [pc, #88]	@ (8007bcc <xPortStartScheduler+0x13c>)
 8007b72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007b76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007b78:	4b14      	ldr	r3, [pc, #80]	@ (8007bcc <xPortStartScheduler+0x13c>)
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4a13      	ldr	r2, [pc, #76]	@ (8007bcc <xPortStartScheduler+0x13c>)
 8007b7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007b82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007b84:	f000 f8da 	bl	8007d3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007b88:	4b11      	ldr	r3, [pc, #68]	@ (8007bd0 <xPortStartScheduler+0x140>)
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007b8e:	f000 f8f9 	bl	8007d84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007b92:	4b10      	ldr	r3, [pc, #64]	@ (8007bd4 <xPortStartScheduler+0x144>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	4a0f      	ldr	r2, [pc, #60]	@ (8007bd4 <xPortStartScheduler+0x144>)
 8007b98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007b9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007b9e:	f7ff ff63 	bl	8007a68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007ba2:	f7ff fb99 	bl	80072d8 <vTaskSwitchContext>
	prvTaskExitError();
 8007ba6:	f7ff ff19 	bl	80079dc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007baa:	2300      	movs	r3, #0
}
 8007bac:	4618      	mov	r0, r3
 8007bae:	3718      	adds	r7, #24
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bd80      	pop	{r7, pc}
 8007bb4:	e000ed00 	.word	0xe000ed00
 8007bb8:	410fc271 	.word	0x410fc271
 8007bbc:	410fc270 	.word	0x410fc270
 8007bc0:	e000e400 	.word	0xe000e400
 8007bc4:	20000628 	.word	0x20000628
 8007bc8:	2000062c 	.word	0x2000062c
 8007bcc:	e000ed20 	.word	0xe000ed20
 8007bd0:	2000000c 	.word	0x2000000c
 8007bd4:	e000ef34 	.word	0xe000ef34

08007bd8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b083      	sub	sp, #12
 8007bdc:	af00      	add	r7, sp, #0
	__asm volatile
 8007bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007be2:	f383 8811 	msr	BASEPRI, r3
 8007be6:	f3bf 8f6f 	isb	sy
 8007bea:	f3bf 8f4f 	dsb	sy
 8007bee:	607b      	str	r3, [r7, #4]
}
 8007bf0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007bf2:	4b10      	ldr	r3, [pc, #64]	@ (8007c34 <vPortEnterCritical+0x5c>)
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	3301      	adds	r3, #1
 8007bf8:	4a0e      	ldr	r2, [pc, #56]	@ (8007c34 <vPortEnterCritical+0x5c>)
 8007bfa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007bfc:	4b0d      	ldr	r3, [pc, #52]	@ (8007c34 <vPortEnterCritical+0x5c>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	2b01      	cmp	r3, #1
 8007c02:	d110      	bne.n	8007c26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007c04:	4b0c      	ldr	r3, [pc, #48]	@ (8007c38 <vPortEnterCritical+0x60>)
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	b2db      	uxtb	r3, r3
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d00b      	beq.n	8007c26 <vPortEnterCritical+0x4e>
	__asm volatile
 8007c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c12:	f383 8811 	msr	BASEPRI, r3
 8007c16:	f3bf 8f6f 	isb	sy
 8007c1a:	f3bf 8f4f 	dsb	sy
 8007c1e:	603b      	str	r3, [r7, #0]
}
 8007c20:	bf00      	nop
 8007c22:	bf00      	nop
 8007c24:	e7fd      	b.n	8007c22 <vPortEnterCritical+0x4a>
	}
}
 8007c26:	bf00      	nop
 8007c28:	370c      	adds	r7, #12
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c30:	4770      	bx	lr
 8007c32:	bf00      	nop
 8007c34:	2000000c 	.word	0x2000000c
 8007c38:	e000ed04 	.word	0xe000ed04

08007c3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007c3c:	b480      	push	{r7}
 8007c3e:	b083      	sub	sp, #12
 8007c40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007c42:	4b12      	ldr	r3, [pc, #72]	@ (8007c8c <vPortExitCritical+0x50>)
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d10b      	bne.n	8007c62 <vPortExitCritical+0x26>
	__asm volatile
 8007c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c4e:	f383 8811 	msr	BASEPRI, r3
 8007c52:	f3bf 8f6f 	isb	sy
 8007c56:	f3bf 8f4f 	dsb	sy
 8007c5a:	607b      	str	r3, [r7, #4]
}
 8007c5c:	bf00      	nop
 8007c5e:	bf00      	nop
 8007c60:	e7fd      	b.n	8007c5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007c62:	4b0a      	ldr	r3, [pc, #40]	@ (8007c8c <vPortExitCritical+0x50>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	3b01      	subs	r3, #1
 8007c68:	4a08      	ldr	r2, [pc, #32]	@ (8007c8c <vPortExitCritical+0x50>)
 8007c6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007c6c:	4b07      	ldr	r3, [pc, #28]	@ (8007c8c <vPortExitCritical+0x50>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d105      	bne.n	8007c80 <vPortExitCritical+0x44>
 8007c74:	2300      	movs	r3, #0
 8007c76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	f383 8811 	msr	BASEPRI, r3
}
 8007c7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007c80:	bf00      	nop
 8007c82:	370c      	adds	r7, #12
 8007c84:	46bd      	mov	sp, r7
 8007c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8a:	4770      	bx	lr
 8007c8c:	2000000c 	.word	0x2000000c

08007c90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007c90:	f3ef 8009 	mrs	r0, PSP
 8007c94:	f3bf 8f6f 	isb	sy
 8007c98:	4b15      	ldr	r3, [pc, #84]	@ (8007cf0 <pxCurrentTCBConst>)
 8007c9a:	681a      	ldr	r2, [r3, #0]
 8007c9c:	f01e 0f10 	tst.w	lr, #16
 8007ca0:	bf08      	it	eq
 8007ca2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007ca6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007caa:	6010      	str	r0, [r2, #0]
 8007cac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007cb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007cb4:	f380 8811 	msr	BASEPRI, r0
 8007cb8:	f3bf 8f4f 	dsb	sy
 8007cbc:	f3bf 8f6f 	isb	sy
 8007cc0:	f7ff fb0a 	bl	80072d8 <vTaskSwitchContext>
 8007cc4:	f04f 0000 	mov.w	r0, #0
 8007cc8:	f380 8811 	msr	BASEPRI, r0
 8007ccc:	bc09      	pop	{r0, r3}
 8007cce:	6819      	ldr	r1, [r3, #0]
 8007cd0:	6808      	ldr	r0, [r1, #0]
 8007cd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cd6:	f01e 0f10 	tst.w	lr, #16
 8007cda:	bf08      	it	eq
 8007cdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007ce0:	f380 8809 	msr	PSP, r0
 8007ce4:	f3bf 8f6f 	isb	sy
 8007ce8:	4770      	bx	lr
 8007cea:	bf00      	nop
 8007cec:	f3af 8000 	nop.w

08007cf0 <pxCurrentTCBConst>:
 8007cf0:	200004fc 	.word	0x200004fc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007cf4:	bf00      	nop
 8007cf6:	bf00      	nop

08007cf8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b082      	sub	sp, #8
 8007cfc:	af00      	add	r7, sp, #0
	__asm volatile
 8007cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d02:	f383 8811 	msr	BASEPRI, r3
 8007d06:	f3bf 8f6f 	isb	sy
 8007d0a:	f3bf 8f4f 	dsb	sy
 8007d0e:	607b      	str	r3, [r7, #4]
}
 8007d10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007d12:	f7ff fa27 	bl	8007164 <xTaskIncrementTick>
 8007d16:	4603      	mov	r3, r0
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d003      	beq.n	8007d24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007d1c:	4b06      	ldr	r3, [pc, #24]	@ (8007d38 <xPortSysTickHandler+0x40>)
 8007d1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d22:	601a      	str	r2, [r3, #0]
 8007d24:	2300      	movs	r3, #0
 8007d26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	f383 8811 	msr	BASEPRI, r3
}
 8007d2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007d30:	bf00      	nop
 8007d32:	3708      	adds	r7, #8
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bd80      	pop	{r7, pc}
 8007d38:	e000ed04 	.word	0xe000ed04

08007d3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007d40:	4b0b      	ldr	r3, [pc, #44]	@ (8007d70 <vPortSetupTimerInterrupt+0x34>)
 8007d42:	2200      	movs	r2, #0
 8007d44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007d46:	4b0b      	ldr	r3, [pc, #44]	@ (8007d74 <vPortSetupTimerInterrupt+0x38>)
 8007d48:	2200      	movs	r2, #0
 8007d4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007d4c:	4b0a      	ldr	r3, [pc, #40]	@ (8007d78 <vPortSetupTimerInterrupt+0x3c>)
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	4a0a      	ldr	r2, [pc, #40]	@ (8007d7c <vPortSetupTimerInterrupt+0x40>)
 8007d52:	fba2 2303 	umull	r2, r3, r2, r3
 8007d56:	099b      	lsrs	r3, r3, #6
 8007d58:	4a09      	ldr	r2, [pc, #36]	@ (8007d80 <vPortSetupTimerInterrupt+0x44>)
 8007d5a:	3b01      	subs	r3, #1
 8007d5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007d5e:	4b04      	ldr	r3, [pc, #16]	@ (8007d70 <vPortSetupTimerInterrupt+0x34>)
 8007d60:	2207      	movs	r2, #7
 8007d62:	601a      	str	r2, [r3, #0]
}
 8007d64:	bf00      	nop
 8007d66:	46bd      	mov	sp, r7
 8007d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6c:	4770      	bx	lr
 8007d6e:	bf00      	nop
 8007d70:	e000e010 	.word	0xe000e010
 8007d74:	e000e018 	.word	0xe000e018
 8007d78:	20000000 	.word	0x20000000
 8007d7c:	10624dd3 	.word	0x10624dd3
 8007d80:	e000e014 	.word	0xe000e014

08007d84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007d84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007d94 <vPortEnableVFP+0x10>
 8007d88:	6801      	ldr	r1, [r0, #0]
 8007d8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007d8e:	6001      	str	r1, [r0, #0]
 8007d90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007d92:	bf00      	nop
 8007d94:	e000ed88 	.word	0xe000ed88

08007d98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007d98:	b480      	push	{r7}
 8007d9a:	b085      	sub	sp, #20
 8007d9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007d9e:	f3ef 8305 	mrs	r3, IPSR
 8007da2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	2b0f      	cmp	r3, #15
 8007da8:	d915      	bls.n	8007dd6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007daa:	4a18      	ldr	r2, [pc, #96]	@ (8007e0c <vPortValidateInterruptPriority+0x74>)
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	4413      	add	r3, r2
 8007db0:	781b      	ldrb	r3, [r3, #0]
 8007db2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007db4:	4b16      	ldr	r3, [pc, #88]	@ (8007e10 <vPortValidateInterruptPriority+0x78>)
 8007db6:	781b      	ldrb	r3, [r3, #0]
 8007db8:	7afa      	ldrb	r2, [r7, #11]
 8007dba:	429a      	cmp	r2, r3
 8007dbc:	d20b      	bcs.n	8007dd6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dc2:	f383 8811 	msr	BASEPRI, r3
 8007dc6:	f3bf 8f6f 	isb	sy
 8007dca:	f3bf 8f4f 	dsb	sy
 8007dce:	607b      	str	r3, [r7, #4]
}
 8007dd0:	bf00      	nop
 8007dd2:	bf00      	nop
 8007dd4:	e7fd      	b.n	8007dd2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007dd6:	4b0f      	ldr	r3, [pc, #60]	@ (8007e14 <vPortValidateInterruptPriority+0x7c>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007dde:	4b0e      	ldr	r3, [pc, #56]	@ (8007e18 <vPortValidateInterruptPriority+0x80>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	429a      	cmp	r2, r3
 8007de4:	d90b      	bls.n	8007dfe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007de6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dea:	f383 8811 	msr	BASEPRI, r3
 8007dee:	f3bf 8f6f 	isb	sy
 8007df2:	f3bf 8f4f 	dsb	sy
 8007df6:	603b      	str	r3, [r7, #0]
}
 8007df8:	bf00      	nop
 8007dfa:	bf00      	nop
 8007dfc:	e7fd      	b.n	8007dfa <vPortValidateInterruptPriority+0x62>
	}
 8007dfe:	bf00      	nop
 8007e00:	3714      	adds	r7, #20
 8007e02:	46bd      	mov	sp, r7
 8007e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e08:	4770      	bx	lr
 8007e0a:	bf00      	nop
 8007e0c:	e000e3f0 	.word	0xe000e3f0
 8007e10:	20000628 	.word	0x20000628
 8007e14:	e000ed0c 	.word	0xe000ed0c
 8007e18:	2000062c 	.word	0x2000062c

08007e1c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b08a      	sub	sp, #40	@ 0x28
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007e24:	2300      	movs	r3, #0
 8007e26:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007e28:	f7ff f8f0 	bl	800700c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007e2c:	4b5c      	ldr	r3, [pc, #368]	@ (8007fa0 <pvPortMalloc+0x184>)
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d101      	bne.n	8007e38 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007e34:	f000 f93c 	bl	80080b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007e38:	4b5a      	ldr	r3, [pc, #360]	@ (8007fa4 <pvPortMalloc+0x188>)
 8007e3a:	681a      	ldr	r2, [r3, #0]
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	4013      	ands	r3, r2
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	f040 8095 	bne.w	8007f70 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d01e      	beq.n	8007e8a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007e4c:	2208      	movs	r2, #8
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	4413      	add	r3, r2
 8007e52:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	f003 0307 	and.w	r3, r3, #7
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d015      	beq.n	8007e8a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	f023 0307 	bic.w	r3, r3, #7
 8007e64:	3308      	adds	r3, #8
 8007e66:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f003 0307 	and.w	r3, r3, #7
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d00b      	beq.n	8007e8a <pvPortMalloc+0x6e>
	__asm volatile
 8007e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e76:	f383 8811 	msr	BASEPRI, r3
 8007e7a:	f3bf 8f6f 	isb	sy
 8007e7e:	f3bf 8f4f 	dsb	sy
 8007e82:	617b      	str	r3, [r7, #20]
}
 8007e84:	bf00      	nop
 8007e86:	bf00      	nop
 8007e88:	e7fd      	b.n	8007e86 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d06f      	beq.n	8007f70 <pvPortMalloc+0x154>
 8007e90:	4b45      	ldr	r3, [pc, #276]	@ (8007fa8 <pvPortMalloc+0x18c>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	687a      	ldr	r2, [r7, #4]
 8007e96:	429a      	cmp	r2, r3
 8007e98:	d86a      	bhi.n	8007f70 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007e9a:	4b44      	ldr	r3, [pc, #272]	@ (8007fac <pvPortMalloc+0x190>)
 8007e9c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007e9e:	4b43      	ldr	r3, [pc, #268]	@ (8007fac <pvPortMalloc+0x190>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007ea4:	e004      	b.n	8007eb0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ea8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eb2:	685b      	ldr	r3, [r3, #4]
 8007eb4:	687a      	ldr	r2, [r7, #4]
 8007eb6:	429a      	cmp	r2, r3
 8007eb8:	d903      	bls.n	8007ec2 <pvPortMalloc+0xa6>
 8007eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d1f1      	bne.n	8007ea6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007ec2:	4b37      	ldr	r3, [pc, #220]	@ (8007fa0 <pvPortMalloc+0x184>)
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ec8:	429a      	cmp	r2, r3
 8007eca:	d051      	beq.n	8007f70 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007ecc:	6a3b      	ldr	r3, [r7, #32]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	2208      	movs	r2, #8
 8007ed2:	4413      	add	r3, r2
 8007ed4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ed8:	681a      	ldr	r2, [r3, #0]
 8007eda:	6a3b      	ldr	r3, [r7, #32]
 8007edc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ee0:	685a      	ldr	r2, [r3, #4]
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	1ad2      	subs	r2, r2, r3
 8007ee6:	2308      	movs	r3, #8
 8007ee8:	005b      	lsls	r3, r3, #1
 8007eea:	429a      	cmp	r2, r3
 8007eec:	d920      	bls.n	8007f30 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007eee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	4413      	add	r3, r2
 8007ef4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ef6:	69bb      	ldr	r3, [r7, #24]
 8007ef8:	f003 0307 	and.w	r3, r3, #7
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d00b      	beq.n	8007f18 <pvPortMalloc+0xfc>
	__asm volatile
 8007f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f04:	f383 8811 	msr	BASEPRI, r3
 8007f08:	f3bf 8f6f 	isb	sy
 8007f0c:	f3bf 8f4f 	dsb	sy
 8007f10:	613b      	str	r3, [r7, #16]
}
 8007f12:	bf00      	nop
 8007f14:	bf00      	nop
 8007f16:	e7fd      	b.n	8007f14 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f1a:	685a      	ldr	r2, [r3, #4]
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	1ad2      	subs	r2, r2, r3
 8007f20:	69bb      	ldr	r3, [r7, #24]
 8007f22:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f26:	687a      	ldr	r2, [r7, #4]
 8007f28:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007f2a:	69b8      	ldr	r0, [r7, #24]
 8007f2c:	f000 f922 	bl	8008174 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007f30:	4b1d      	ldr	r3, [pc, #116]	@ (8007fa8 <pvPortMalloc+0x18c>)
 8007f32:	681a      	ldr	r2, [r3, #0]
 8007f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f36:	685b      	ldr	r3, [r3, #4]
 8007f38:	1ad3      	subs	r3, r2, r3
 8007f3a:	4a1b      	ldr	r2, [pc, #108]	@ (8007fa8 <pvPortMalloc+0x18c>)
 8007f3c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007f3e:	4b1a      	ldr	r3, [pc, #104]	@ (8007fa8 <pvPortMalloc+0x18c>)
 8007f40:	681a      	ldr	r2, [r3, #0]
 8007f42:	4b1b      	ldr	r3, [pc, #108]	@ (8007fb0 <pvPortMalloc+0x194>)
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	429a      	cmp	r2, r3
 8007f48:	d203      	bcs.n	8007f52 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007f4a:	4b17      	ldr	r3, [pc, #92]	@ (8007fa8 <pvPortMalloc+0x18c>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	4a18      	ldr	r2, [pc, #96]	@ (8007fb0 <pvPortMalloc+0x194>)
 8007f50:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f54:	685a      	ldr	r2, [r3, #4]
 8007f56:	4b13      	ldr	r3, [pc, #76]	@ (8007fa4 <pvPortMalloc+0x188>)
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	431a      	orrs	r2, r3
 8007f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f5e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f62:	2200      	movs	r2, #0
 8007f64:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007f66:	4b13      	ldr	r3, [pc, #76]	@ (8007fb4 <pvPortMalloc+0x198>)
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	3301      	adds	r3, #1
 8007f6c:	4a11      	ldr	r2, [pc, #68]	@ (8007fb4 <pvPortMalloc+0x198>)
 8007f6e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007f70:	f7ff f85a 	bl	8007028 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007f74:	69fb      	ldr	r3, [r7, #28]
 8007f76:	f003 0307 	and.w	r3, r3, #7
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d00b      	beq.n	8007f96 <pvPortMalloc+0x17a>
	__asm volatile
 8007f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f82:	f383 8811 	msr	BASEPRI, r3
 8007f86:	f3bf 8f6f 	isb	sy
 8007f8a:	f3bf 8f4f 	dsb	sy
 8007f8e:	60fb      	str	r3, [r7, #12]
}
 8007f90:	bf00      	nop
 8007f92:	bf00      	nop
 8007f94:	e7fd      	b.n	8007f92 <pvPortMalloc+0x176>
	return pvReturn;
 8007f96:	69fb      	ldr	r3, [r7, #28]
}
 8007f98:	4618      	mov	r0, r3
 8007f9a:	3728      	adds	r7, #40	@ 0x28
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bd80      	pop	{r7, pc}
 8007fa0:	20005638 	.word	0x20005638
 8007fa4:	2000564c 	.word	0x2000564c
 8007fa8:	2000563c 	.word	0x2000563c
 8007fac:	20005630 	.word	0x20005630
 8007fb0:	20005640 	.word	0x20005640
 8007fb4:	20005644 	.word	0x20005644

08007fb8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b086      	sub	sp, #24
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d04f      	beq.n	800806a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007fca:	2308      	movs	r3, #8
 8007fcc:	425b      	negs	r3, r3
 8007fce:	697a      	ldr	r2, [r7, #20]
 8007fd0:	4413      	add	r3, r2
 8007fd2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007fd8:	693b      	ldr	r3, [r7, #16]
 8007fda:	685a      	ldr	r2, [r3, #4]
 8007fdc:	4b25      	ldr	r3, [pc, #148]	@ (8008074 <vPortFree+0xbc>)
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	4013      	ands	r3, r2
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d10b      	bne.n	8007ffe <vPortFree+0x46>
	__asm volatile
 8007fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fea:	f383 8811 	msr	BASEPRI, r3
 8007fee:	f3bf 8f6f 	isb	sy
 8007ff2:	f3bf 8f4f 	dsb	sy
 8007ff6:	60fb      	str	r3, [r7, #12]
}
 8007ff8:	bf00      	nop
 8007ffa:	bf00      	nop
 8007ffc:	e7fd      	b.n	8007ffa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007ffe:	693b      	ldr	r3, [r7, #16]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d00b      	beq.n	800801e <vPortFree+0x66>
	__asm volatile
 8008006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800800a:	f383 8811 	msr	BASEPRI, r3
 800800e:	f3bf 8f6f 	isb	sy
 8008012:	f3bf 8f4f 	dsb	sy
 8008016:	60bb      	str	r3, [r7, #8]
}
 8008018:	bf00      	nop
 800801a:	bf00      	nop
 800801c:	e7fd      	b.n	800801a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800801e:	693b      	ldr	r3, [r7, #16]
 8008020:	685a      	ldr	r2, [r3, #4]
 8008022:	4b14      	ldr	r3, [pc, #80]	@ (8008074 <vPortFree+0xbc>)
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	4013      	ands	r3, r2
 8008028:	2b00      	cmp	r3, #0
 800802a:	d01e      	beq.n	800806a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d11a      	bne.n	800806a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008034:	693b      	ldr	r3, [r7, #16]
 8008036:	685a      	ldr	r2, [r3, #4]
 8008038:	4b0e      	ldr	r3, [pc, #56]	@ (8008074 <vPortFree+0xbc>)
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	43db      	mvns	r3, r3
 800803e:	401a      	ands	r2, r3
 8008040:	693b      	ldr	r3, [r7, #16]
 8008042:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008044:	f7fe ffe2 	bl	800700c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008048:	693b      	ldr	r3, [r7, #16]
 800804a:	685a      	ldr	r2, [r3, #4]
 800804c:	4b0a      	ldr	r3, [pc, #40]	@ (8008078 <vPortFree+0xc0>)
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	4413      	add	r3, r2
 8008052:	4a09      	ldr	r2, [pc, #36]	@ (8008078 <vPortFree+0xc0>)
 8008054:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008056:	6938      	ldr	r0, [r7, #16]
 8008058:	f000 f88c 	bl	8008174 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800805c:	4b07      	ldr	r3, [pc, #28]	@ (800807c <vPortFree+0xc4>)
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	3301      	adds	r3, #1
 8008062:	4a06      	ldr	r2, [pc, #24]	@ (800807c <vPortFree+0xc4>)
 8008064:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008066:	f7fe ffdf 	bl	8007028 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800806a:	bf00      	nop
 800806c:	3718      	adds	r7, #24
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}
 8008072:	bf00      	nop
 8008074:	2000564c 	.word	0x2000564c
 8008078:	2000563c 	.word	0x2000563c
 800807c:	20005648 	.word	0x20005648

08008080 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8008080:	b480      	push	{r7}
 8008082:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 8008084:	4b03      	ldr	r3, [pc, #12]	@ (8008094 <xPortGetFreeHeapSize+0x14>)
 8008086:	681b      	ldr	r3, [r3, #0]
}
 8008088:	4618      	mov	r0, r3
 800808a:	46bd      	mov	sp, r7
 800808c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008090:	4770      	bx	lr
 8008092:	bf00      	nop
 8008094:	2000563c 	.word	0x2000563c

08008098 <xPortGetMinimumEverFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetMinimumEverFreeHeapSize( void )
{
 8008098:	b480      	push	{r7}
 800809a:	af00      	add	r7, sp, #0
	return xMinimumEverFreeBytesRemaining;
 800809c:	4b03      	ldr	r3, [pc, #12]	@ (80080ac <xPortGetMinimumEverFreeHeapSize+0x14>)
 800809e:	681b      	ldr	r3, [r3, #0]
}
 80080a0:	4618      	mov	r0, r3
 80080a2:	46bd      	mov	sp, r7
 80080a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a8:	4770      	bx	lr
 80080aa:	bf00      	nop
 80080ac:	20005640 	.word	0x20005640

080080b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80080b0:	b480      	push	{r7}
 80080b2:	b085      	sub	sp, #20
 80080b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80080b6:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 80080ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80080bc:	4b27      	ldr	r3, [pc, #156]	@ (800815c <prvHeapInit+0xac>)
 80080be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	f003 0307 	and.w	r3, r3, #7
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d00c      	beq.n	80080e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	3307      	adds	r3, #7
 80080ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	f023 0307 	bic.w	r3, r3, #7
 80080d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80080d8:	68ba      	ldr	r2, [r7, #8]
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	1ad3      	subs	r3, r2, r3
 80080de:	4a1f      	ldr	r2, [pc, #124]	@ (800815c <prvHeapInit+0xac>)
 80080e0:	4413      	add	r3, r2
 80080e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80080e8:	4a1d      	ldr	r2, [pc, #116]	@ (8008160 <prvHeapInit+0xb0>)
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80080ee:	4b1c      	ldr	r3, [pc, #112]	@ (8008160 <prvHeapInit+0xb0>)
 80080f0:	2200      	movs	r2, #0
 80080f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	68ba      	ldr	r2, [r7, #8]
 80080f8:	4413      	add	r3, r2
 80080fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80080fc:	2208      	movs	r2, #8
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	1a9b      	subs	r3, r3, r2
 8008102:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	f023 0307 	bic.w	r3, r3, #7
 800810a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	4a15      	ldr	r2, [pc, #84]	@ (8008164 <prvHeapInit+0xb4>)
 8008110:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008112:	4b14      	ldr	r3, [pc, #80]	@ (8008164 <prvHeapInit+0xb4>)
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	2200      	movs	r2, #0
 8008118:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800811a:	4b12      	ldr	r3, [pc, #72]	@ (8008164 <prvHeapInit+0xb4>)
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	2200      	movs	r2, #0
 8008120:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	68fa      	ldr	r2, [r7, #12]
 800812a:	1ad2      	subs	r2, r2, r3
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008130:	4b0c      	ldr	r3, [pc, #48]	@ (8008164 <prvHeapInit+0xb4>)
 8008132:	681a      	ldr	r2, [r3, #0]
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	685b      	ldr	r3, [r3, #4]
 800813c:	4a0a      	ldr	r2, [pc, #40]	@ (8008168 <prvHeapInit+0xb8>)
 800813e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	685b      	ldr	r3, [r3, #4]
 8008144:	4a09      	ldr	r2, [pc, #36]	@ (800816c <prvHeapInit+0xbc>)
 8008146:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008148:	4b09      	ldr	r3, [pc, #36]	@ (8008170 <prvHeapInit+0xc0>)
 800814a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800814e:	601a      	str	r2, [r3, #0]
}
 8008150:	bf00      	nop
 8008152:	3714      	adds	r7, #20
 8008154:	46bd      	mov	sp, r7
 8008156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815a:	4770      	bx	lr
 800815c:	20000630 	.word	0x20000630
 8008160:	20005630 	.word	0x20005630
 8008164:	20005638 	.word	0x20005638
 8008168:	20005640 	.word	0x20005640
 800816c:	2000563c 	.word	0x2000563c
 8008170:	2000564c 	.word	0x2000564c

08008174 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008174:	b480      	push	{r7}
 8008176:	b085      	sub	sp, #20
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800817c:	4b28      	ldr	r3, [pc, #160]	@ (8008220 <prvInsertBlockIntoFreeList+0xac>)
 800817e:	60fb      	str	r3, [r7, #12]
 8008180:	e002      	b.n	8008188 <prvInsertBlockIntoFreeList+0x14>
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	60fb      	str	r3, [r7, #12]
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	687a      	ldr	r2, [r7, #4]
 800818e:	429a      	cmp	r2, r3
 8008190:	d8f7      	bhi.n	8008182 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	685b      	ldr	r3, [r3, #4]
 800819a:	68ba      	ldr	r2, [r7, #8]
 800819c:	4413      	add	r3, r2
 800819e:	687a      	ldr	r2, [r7, #4]
 80081a0:	429a      	cmp	r2, r3
 80081a2:	d108      	bne.n	80081b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	685a      	ldr	r2, [r3, #4]
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	685b      	ldr	r3, [r3, #4]
 80081ac:	441a      	add	r2, r3
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	68ba      	ldr	r2, [r7, #8]
 80081c0:	441a      	add	r2, r3
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	429a      	cmp	r2, r3
 80081c8:	d118      	bne.n	80081fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	681a      	ldr	r2, [r3, #0]
 80081ce:	4b15      	ldr	r3, [pc, #84]	@ (8008224 <prvInsertBlockIntoFreeList+0xb0>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	429a      	cmp	r2, r3
 80081d4:	d00d      	beq.n	80081f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	685a      	ldr	r2, [r3, #4]
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	441a      	add	r2, r3
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	681a      	ldr	r2, [r3, #0]
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	601a      	str	r2, [r3, #0]
 80081f0:	e008      	b.n	8008204 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80081f2:	4b0c      	ldr	r3, [pc, #48]	@ (8008224 <prvInsertBlockIntoFreeList+0xb0>)
 80081f4:	681a      	ldr	r2, [r3, #0]
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	601a      	str	r2, [r3, #0]
 80081fa:	e003      	b.n	8008204 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681a      	ldr	r2, [r3, #0]
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008204:	68fa      	ldr	r2, [r7, #12]
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	429a      	cmp	r2, r3
 800820a:	d002      	beq.n	8008212 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	687a      	ldr	r2, [r7, #4]
 8008210:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008212:	bf00      	nop
 8008214:	3714      	adds	r7, #20
 8008216:	46bd      	mov	sp, r7
 8008218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821c:	4770      	bx	lr
 800821e:	bf00      	nop
 8008220:	20005630 	.word	0x20005630
 8008224:	20005638 	.word	0x20005638

08008228 <sniprintf>:
 8008228:	b40c      	push	{r2, r3}
 800822a:	b530      	push	{r4, r5, lr}
 800822c:	4b18      	ldr	r3, [pc, #96]	@ (8008290 <sniprintf+0x68>)
 800822e:	1e0c      	subs	r4, r1, #0
 8008230:	681d      	ldr	r5, [r3, #0]
 8008232:	b09d      	sub	sp, #116	@ 0x74
 8008234:	da08      	bge.n	8008248 <sniprintf+0x20>
 8008236:	238b      	movs	r3, #139	@ 0x8b
 8008238:	602b      	str	r3, [r5, #0]
 800823a:	f04f 30ff 	mov.w	r0, #4294967295
 800823e:	b01d      	add	sp, #116	@ 0x74
 8008240:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008244:	b002      	add	sp, #8
 8008246:	4770      	bx	lr
 8008248:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800824c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008250:	f04f 0300 	mov.w	r3, #0
 8008254:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008256:	bf14      	ite	ne
 8008258:	f104 33ff 	addne.w	r3, r4, #4294967295
 800825c:	4623      	moveq	r3, r4
 800825e:	9304      	str	r3, [sp, #16]
 8008260:	9307      	str	r3, [sp, #28]
 8008262:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008266:	9002      	str	r0, [sp, #8]
 8008268:	9006      	str	r0, [sp, #24]
 800826a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800826e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008270:	ab21      	add	r3, sp, #132	@ 0x84
 8008272:	a902      	add	r1, sp, #8
 8008274:	4628      	mov	r0, r5
 8008276:	9301      	str	r3, [sp, #4]
 8008278:	f000 f9a2 	bl	80085c0 <_svfiprintf_r>
 800827c:	1c43      	adds	r3, r0, #1
 800827e:	bfbc      	itt	lt
 8008280:	238b      	movlt	r3, #139	@ 0x8b
 8008282:	602b      	strlt	r3, [r5, #0]
 8008284:	2c00      	cmp	r4, #0
 8008286:	d0da      	beq.n	800823e <sniprintf+0x16>
 8008288:	9b02      	ldr	r3, [sp, #8]
 800828a:	2200      	movs	r2, #0
 800828c:	701a      	strb	r2, [r3, #0]
 800828e:	e7d6      	b.n	800823e <sniprintf+0x16>
 8008290:	20000010 	.word	0x20000010

08008294 <memset>:
 8008294:	4402      	add	r2, r0
 8008296:	4603      	mov	r3, r0
 8008298:	4293      	cmp	r3, r2
 800829a:	d100      	bne.n	800829e <memset+0xa>
 800829c:	4770      	bx	lr
 800829e:	f803 1b01 	strb.w	r1, [r3], #1
 80082a2:	e7f9      	b.n	8008298 <memset+0x4>

080082a4 <__errno>:
 80082a4:	4b01      	ldr	r3, [pc, #4]	@ (80082ac <__errno+0x8>)
 80082a6:	6818      	ldr	r0, [r3, #0]
 80082a8:	4770      	bx	lr
 80082aa:	bf00      	nop
 80082ac:	20000010 	.word	0x20000010

080082b0 <__libc_init_array>:
 80082b0:	b570      	push	{r4, r5, r6, lr}
 80082b2:	4d0d      	ldr	r5, [pc, #52]	@ (80082e8 <__libc_init_array+0x38>)
 80082b4:	4c0d      	ldr	r4, [pc, #52]	@ (80082ec <__libc_init_array+0x3c>)
 80082b6:	1b64      	subs	r4, r4, r5
 80082b8:	10a4      	asrs	r4, r4, #2
 80082ba:	2600      	movs	r6, #0
 80082bc:	42a6      	cmp	r6, r4
 80082be:	d109      	bne.n	80082d4 <__libc_init_array+0x24>
 80082c0:	4d0b      	ldr	r5, [pc, #44]	@ (80082f0 <__libc_init_array+0x40>)
 80082c2:	4c0c      	ldr	r4, [pc, #48]	@ (80082f4 <__libc_init_array+0x44>)
 80082c4:	f000 fc64 	bl	8008b90 <_init>
 80082c8:	1b64      	subs	r4, r4, r5
 80082ca:	10a4      	asrs	r4, r4, #2
 80082cc:	2600      	movs	r6, #0
 80082ce:	42a6      	cmp	r6, r4
 80082d0:	d105      	bne.n	80082de <__libc_init_array+0x2e>
 80082d2:	bd70      	pop	{r4, r5, r6, pc}
 80082d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80082d8:	4798      	blx	r3
 80082da:	3601      	adds	r6, #1
 80082dc:	e7ee      	b.n	80082bc <__libc_init_array+0xc>
 80082de:	f855 3b04 	ldr.w	r3, [r5], #4
 80082e2:	4798      	blx	r3
 80082e4:	3601      	adds	r6, #1
 80082e6:	e7f2      	b.n	80082ce <__libc_init_array+0x1e>
 80082e8:	08008ee4 	.word	0x08008ee4
 80082ec:	08008ee4 	.word	0x08008ee4
 80082f0:	08008ee4 	.word	0x08008ee4
 80082f4:	08008ee8 	.word	0x08008ee8

080082f8 <__retarget_lock_acquire_recursive>:
 80082f8:	4770      	bx	lr

080082fa <__retarget_lock_release_recursive>:
 80082fa:	4770      	bx	lr

080082fc <memcpy>:
 80082fc:	440a      	add	r2, r1
 80082fe:	4291      	cmp	r1, r2
 8008300:	f100 33ff 	add.w	r3, r0, #4294967295
 8008304:	d100      	bne.n	8008308 <memcpy+0xc>
 8008306:	4770      	bx	lr
 8008308:	b510      	push	{r4, lr}
 800830a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800830e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008312:	4291      	cmp	r1, r2
 8008314:	d1f9      	bne.n	800830a <memcpy+0xe>
 8008316:	bd10      	pop	{r4, pc}

08008318 <_free_r>:
 8008318:	b538      	push	{r3, r4, r5, lr}
 800831a:	4605      	mov	r5, r0
 800831c:	2900      	cmp	r1, #0
 800831e:	d041      	beq.n	80083a4 <_free_r+0x8c>
 8008320:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008324:	1f0c      	subs	r4, r1, #4
 8008326:	2b00      	cmp	r3, #0
 8008328:	bfb8      	it	lt
 800832a:	18e4      	addlt	r4, r4, r3
 800832c:	f000 f8e0 	bl	80084f0 <__malloc_lock>
 8008330:	4a1d      	ldr	r2, [pc, #116]	@ (80083a8 <_free_r+0x90>)
 8008332:	6813      	ldr	r3, [r2, #0]
 8008334:	b933      	cbnz	r3, 8008344 <_free_r+0x2c>
 8008336:	6063      	str	r3, [r4, #4]
 8008338:	6014      	str	r4, [r2, #0]
 800833a:	4628      	mov	r0, r5
 800833c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008340:	f000 b8dc 	b.w	80084fc <__malloc_unlock>
 8008344:	42a3      	cmp	r3, r4
 8008346:	d908      	bls.n	800835a <_free_r+0x42>
 8008348:	6820      	ldr	r0, [r4, #0]
 800834a:	1821      	adds	r1, r4, r0
 800834c:	428b      	cmp	r3, r1
 800834e:	bf01      	itttt	eq
 8008350:	6819      	ldreq	r1, [r3, #0]
 8008352:	685b      	ldreq	r3, [r3, #4]
 8008354:	1809      	addeq	r1, r1, r0
 8008356:	6021      	streq	r1, [r4, #0]
 8008358:	e7ed      	b.n	8008336 <_free_r+0x1e>
 800835a:	461a      	mov	r2, r3
 800835c:	685b      	ldr	r3, [r3, #4]
 800835e:	b10b      	cbz	r3, 8008364 <_free_r+0x4c>
 8008360:	42a3      	cmp	r3, r4
 8008362:	d9fa      	bls.n	800835a <_free_r+0x42>
 8008364:	6811      	ldr	r1, [r2, #0]
 8008366:	1850      	adds	r0, r2, r1
 8008368:	42a0      	cmp	r0, r4
 800836a:	d10b      	bne.n	8008384 <_free_r+0x6c>
 800836c:	6820      	ldr	r0, [r4, #0]
 800836e:	4401      	add	r1, r0
 8008370:	1850      	adds	r0, r2, r1
 8008372:	4283      	cmp	r3, r0
 8008374:	6011      	str	r1, [r2, #0]
 8008376:	d1e0      	bne.n	800833a <_free_r+0x22>
 8008378:	6818      	ldr	r0, [r3, #0]
 800837a:	685b      	ldr	r3, [r3, #4]
 800837c:	6053      	str	r3, [r2, #4]
 800837e:	4408      	add	r0, r1
 8008380:	6010      	str	r0, [r2, #0]
 8008382:	e7da      	b.n	800833a <_free_r+0x22>
 8008384:	d902      	bls.n	800838c <_free_r+0x74>
 8008386:	230c      	movs	r3, #12
 8008388:	602b      	str	r3, [r5, #0]
 800838a:	e7d6      	b.n	800833a <_free_r+0x22>
 800838c:	6820      	ldr	r0, [r4, #0]
 800838e:	1821      	adds	r1, r4, r0
 8008390:	428b      	cmp	r3, r1
 8008392:	bf04      	itt	eq
 8008394:	6819      	ldreq	r1, [r3, #0]
 8008396:	685b      	ldreq	r3, [r3, #4]
 8008398:	6063      	str	r3, [r4, #4]
 800839a:	bf04      	itt	eq
 800839c:	1809      	addeq	r1, r1, r0
 800839e:	6021      	streq	r1, [r4, #0]
 80083a0:	6054      	str	r4, [r2, #4]
 80083a2:	e7ca      	b.n	800833a <_free_r+0x22>
 80083a4:	bd38      	pop	{r3, r4, r5, pc}
 80083a6:	bf00      	nop
 80083a8:	20005794 	.word	0x20005794

080083ac <sbrk_aligned>:
 80083ac:	b570      	push	{r4, r5, r6, lr}
 80083ae:	4e0f      	ldr	r6, [pc, #60]	@ (80083ec <sbrk_aligned+0x40>)
 80083b0:	460c      	mov	r4, r1
 80083b2:	6831      	ldr	r1, [r6, #0]
 80083b4:	4605      	mov	r5, r0
 80083b6:	b911      	cbnz	r1, 80083be <sbrk_aligned+0x12>
 80083b8:	f000 fba4 	bl	8008b04 <_sbrk_r>
 80083bc:	6030      	str	r0, [r6, #0]
 80083be:	4621      	mov	r1, r4
 80083c0:	4628      	mov	r0, r5
 80083c2:	f000 fb9f 	bl	8008b04 <_sbrk_r>
 80083c6:	1c43      	adds	r3, r0, #1
 80083c8:	d103      	bne.n	80083d2 <sbrk_aligned+0x26>
 80083ca:	f04f 34ff 	mov.w	r4, #4294967295
 80083ce:	4620      	mov	r0, r4
 80083d0:	bd70      	pop	{r4, r5, r6, pc}
 80083d2:	1cc4      	adds	r4, r0, #3
 80083d4:	f024 0403 	bic.w	r4, r4, #3
 80083d8:	42a0      	cmp	r0, r4
 80083da:	d0f8      	beq.n	80083ce <sbrk_aligned+0x22>
 80083dc:	1a21      	subs	r1, r4, r0
 80083de:	4628      	mov	r0, r5
 80083e0:	f000 fb90 	bl	8008b04 <_sbrk_r>
 80083e4:	3001      	adds	r0, #1
 80083e6:	d1f2      	bne.n	80083ce <sbrk_aligned+0x22>
 80083e8:	e7ef      	b.n	80083ca <sbrk_aligned+0x1e>
 80083ea:	bf00      	nop
 80083ec:	20005790 	.word	0x20005790

080083f0 <_malloc_r>:
 80083f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083f4:	1ccd      	adds	r5, r1, #3
 80083f6:	f025 0503 	bic.w	r5, r5, #3
 80083fa:	3508      	adds	r5, #8
 80083fc:	2d0c      	cmp	r5, #12
 80083fe:	bf38      	it	cc
 8008400:	250c      	movcc	r5, #12
 8008402:	2d00      	cmp	r5, #0
 8008404:	4606      	mov	r6, r0
 8008406:	db01      	blt.n	800840c <_malloc_r+0x1c>
 8008408:	42a9      	cmp	r1, r5
 800840a:	d904      	bls.n	8008416 <_malloc_r+0x26>
 800840c:	230c      	movs	r3, #12
 800840e:	6033      	str	r3, [r6, #0]
 8008410:	2000      	movs	r0, #0
 8008412:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008416:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80084ec <_malloc_r+0xfc>
 800841a:	f000 f869 	bl	80084f0 <__malloc_lock>
 800841e:	f8d8 3000 	ldr.w	r3, [r8]
 8008422:	461c      	mov	r4, r3
 8008424:	bb44      	cbnz	r4, 8008478 <_malloc_r+0x88>
 8008426:	4629      	mov	r1, r5
 8008428:	4630      	mov	r0, r6
 800842a:	f7ff ffbf 	bl	80083ac <sbrk_aligned>
 800842e:	1c43      	adds	r3, r0, #1
 8008430:	4604      	mov	r4, r0
 8008432:	d158      	bne.n	80084e6 <_malloc_r+0xf6>
 8008434:	f8d8 4000 	ldr.w	r4, [r8]
 8008438:	4627      	mov	r7, r4
 800843a:	2f00      	cmp	r7, #0
 800843c:	d143      	bne.n	80084c6 <_malloc_r+0xd6>
 800843e:	2c00      	cmp	r4, #0
 8008440:	d04b      	beq.n	80084da <_malloc_r+0xea>
 8008442:	6823      	ldr	r3, [r4, #0]
 8008444:	4639      	mov	r1, r7
 8008446:	4630      	mov	r0, r6
 8008448:	eb04 0903 	add.w	r9, r4, r3
 800844c:	f000 fb5a 	bl	8008b04 <_sbrk_r>
 8008450:	4581      	cmp	r9, r0
 8008452:	d142      	bne.n	80084da <_malloc_r+0xea>
 8008454:	6821      	ldr	r1, [r4, #0]
 8008456:	1a6d      	subs	r5, r5, r1
 8008458:	4629      	mov	r1, r5
 800845a:	4630      	mov	r0, r6
 800845c:	f7ff ffa6 	bl	80083ac <sbrk_aligned>
 8008460:	3001      	adds	r0, #1
 8008462:	d03a      	beq.n	80084da <_malloc_r+0xea>
 8008464:	6823      	ldr	r3, [r4, #0]
 8008466:	442b      	add	r3, r5
 8008468:	6023      	str	r3, [r4, #0]
 800846a:	f8d8 3000 	ldr.w	r3, [r8]
 800846e:	685a      	ldr	r2, [r3, #4]
 8008470:	bb62      	cbnz	r2, 80084cc <_malloc_r+0xdc>
 8008472:	f8c8 7000 	str.w	r7, [r8]
 8008476:	e00f      	b.n	8008498 <_malloc_r+0xa8>
 8008478:	6822      	ldr	r2, [r4, #0]
 800847a:	1b52      	subs	r2, r2, r5
 800847c:	d420      	bmi.n	80084c0 <_malloc_r+0xd0>
 800847e:	2a0b      	cmp	r2, #11
 8008480:	d917      	bls.n	80084b2 <_malloc_r+0xc2>
 8008482:	1961      	adds	r1, r4, r5
 8008484:	42a3      	cmp	r3, r4
 8008486:	6025      	str	r5, [r4, #0]
 8008488:	bf18      	it	ne
 800848a:	6059      	strne	r1, [r3, #4]
 800848c:	6863      	ldr	r3, [r4, #4]
 800848e:	bf08      	it	eq
 8008490:	f8c8 1000 	streq.w	r1, [r8]
 8008494:	5162      	str	r2, [r4, r5]
 8008496:	604b      	str	r3, [r1, #4]
 8008498:	4630      	mov	r0, r6
 800849a:	f000 f82f 	bl	80084fc <__malloc_unlock>
 800849e:	f104 000b 	add.w	r0, r4, #11
 80084a2:	1d23      	adds	r3, r4, #4
 80084a4:	f020 0007 	bic.w	r0, r0, #7
 80084a8:	1ac2      	subs	r2, r0, r3
 80084aa:	bf1c      	itt	ne
 80084ac:	1a1b      	subne	r3, r3, r0
 80084ae:	50a3      	strne	r3, [r4, r2]
 80084b0:	e7af      	b.n	8008412 <_malloc_r+0x22>
 80084b2:	6862      	ldr	r2, [r4, #4]
 80084b4:	42a3      	cmp	r3, r4
 80084b6:	bf0c      	ite	eq
 80084b8:	f8c8 2000 	streq.w	r2, [r8]
 80084bc:	605a      	strne	r2, [r3, #4]
 80084be:	e7eb      	b.n	8008498 <_malloc_r+0xa8>
 80084c0:	4623      	mov	r3, r4
 80084c2:	6864      	ldr	r4, [r4, #4]
 80084c4:	e7ae      	b.n	8008424 <_malloc_r+0x34>
 80084c6:	463c      	mov	r4, r7
 80084c8:	687f      	ldr	r7, [r7, #4]
 80084ca:	e7b6      	b.n	800843a <_malloc_r+0x4a>
 80084cc:	461a      	mov	r2, r3
 80084ce:	685b      	ldr	r3, [r3, #4]
 80084d0:	42a3      	cmp	r3, r4
 80084d2:	d1fb      	bne.n	80084cc <_malloc_r+0xdc>
 80084d4:	2300      	movs	r3, #0
 80084d6:	6053      	str	r3, [r2, #4]
 80084d8:	e7de      	b.n	8008498 <_malloc_r+0xa8>
 80084da:	230c      	movs	r3, #12
 80084dc:	6033      	str	r3, [r6, #0]
 80084de:	4630      	mov	r0, r6
 80084e0:	f000 f80c 	bl	80084fc <__malloc_unlock>
 80084e4:	e794      	b.n	8008410 <_malloc_r+0x20>
 80084e6:	6005      	str	r5, [r0, #0]
 80084e8:	e7d6      	b.n	8008498 <_malloc_r+0xa8>
 80084ea:	bf00      	nop
 80084ec:	20005794 	.word	0x20005794

080084f0 <__malloc_lock>:
 80084f0:	4801      	ldr	r0, [pc, #4]	@ (80084f8 <__malloc_lock+0x8>)
 80084f2:	f7ff bf01 	b.w	80082f8 <__retarget_lock_acquire_recursive>
 80084f6:	bf00      	nop
 80084f8:	2000578c 	.word	0x2000578c

080084fc <__malloc_unlock>:
 80084fc:	4801      	ldr	r0, [pc, #4]	@ (8008504 <__malloc_unlock+0x8>)
 80084fe:	f7ff befc 	b.w	80082fa <__retarget_lock_release_recursive>
 8008502:	bf00      	nop
 8008504:	2000578c 	.word	0x2000578c

08008508 <__ssputs_r>:
 8008508:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800850c:	688e      	ldr	r6, [r1, #8]
 800850e:	461f      	mov	r7, r3
 8008510:	42be      	cmp	r6, r7
 8008512:	680b      	ldr	r3, [r1, #0]
 8008514:	4682      	mov	sl, r0
 8008516:	460c      	mov	r4, r1
 8008518:	4690      	mov	r8, r2
 800851a:	d82d      	bhi.n	8008578 <__ssputs_r+0x70>
 800851c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008520:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008524:	d026      	beq.n	8008574 <__ssputs_r+0x6c>
 8008526:	6965      	ldr	r5, [r4, #20]
 8008528:	6909      	ldr	r1, [r1, #16]
 800852a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800852e:	eba3 0901 	sub.w	r9, r3, r1
 8008532:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008536:	1c7b      	adds	r3, r7, #1
 8008538:	444b      	add	r3, r9
 800853a:	106d      	asrs	r5, r5, #1
 800853c:	429d      	cmp	r5, r3
 800853e:	bf38      	it	cc
 8008540:	461d      	movcc	r5, r3
 8008542:	0553      	lsls	r3, r2, #21
 8008544:	d527      	bpl.n	8008596 <__ssputs_r+0x8e>
 8008546:	4629      	mov	r1, r5
 8008548:	f7ff ff52 	bl	80083f0 <_malloc_r>
 800854c:	4606      	mov	r6, r0
 800854e:	b360      	cbz	r0, 80085aa <__ssputs_r+0xa2>
 8008550:	6921      	ldr	r1, [r4, #16]
 8008552:	464a      	mov	r2, r9
 8008554:	f7ff fed2 	bl	80082fc <memcpy>
 8008558:	89a3      	ldrh	r3, [r4, #12]
 800855a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800855e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008562:	81a3      	strh	r3, [r4, #12]
 8008564:	6126      	str	r6, [r4, #16]
 8008566:	6165      	str	r5, [r4, #20]
 8008568:	444e      	add	r6, r9
 800856a:	eba5 0509 	sub.w	r5, r5, r9
 800856e:	6026      	str	r6, [r4, #0]
 8008570:	60a5      	str	r5, [r4, #8]
 8008572:	463e      	mov	r6, r7
 8008574:	42be      	cmp	r6, r7
 8008576:	d900      	bls.n	800857a <__ssputs_r+0x72>
 8008578:	463e      	mov	r6, r7
 800857a:	6820      	ldr	r0, [r4, #0]
 800857c:	4632      	mov	r2, r6
 800857e:	4641      	mov	r1, r8
 8008580:	f000 faa6 	bl	8008ad0 <memmove>
 8008584:	68a3      	ldr	r3, [r4, #8]
 8008586:	1b9b      	subs	r3, r3, r6
 8008588:	60a3      	str	r3, [r4, #8]
 800858a:	6823      	ldr	r3, [r4, #0]
 800858c:	4433      	add	r3, r6
 800858e:	6023      	str	r3, [r4, #0]
 8008590:	2000      	movs	r0, #0
 8008592:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008596:	462a      	mov	r2, r5
 8008598:	f000 fac4 	bl	8008b24 <_realloc_r>
 800859c:	4606      	mov	r6, r0
 800859e:	2800      	cmp	r0, #0
 80085a0:	d1e0      	bne.n	8008564 <__ssputs_r+0x5c>
 80085a2:	6921      	ldr	r1, [r4, #16]
 80085a4:	4650      	mov	r0, sl
 80085a6:	f7ff feb7 	bl	8008318 <_free_r>
 80085aa:	230c      	movs	r3, #12
 80085ac:	f8ca 3000 	str.w	r3, [sl]
 80085b0:	89a3      	ldrh	r3, [r4, #12]
 80085b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085b6:	81a3      	strh	r3, [r4, #12]
 80085b8:	f04f 30ff 	mov.w	r0, #4294967295
 80085bc:	e7e9      	b.n	8008592 <__ssputs_r+0x8a>
	...

080085c0 <_svfiprintf_r>:
 80085c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085c4:	4698      	mov	r8, r3
 80085c6:	898b      	ldrh	r3, [r1, #12]
 80085c8:	061b      	lsls	r3, r3, #24
 80085ca:	b09d      	sub	sp, #116	@ 0x74
 80085cc:	4607      	mov	r7, r0
 80085ce:	460d      	mov	r5, r1
 80085d0:	4614      	mov	r4, r2
 80085d2:	d510      	bpl.n	80085f6 <_svfiprintf_r+0x36>
 80085d4:	690b      	ldr	r3, [r1, #16]
 80085d6:	b973      	cbnz	r3, 80085f6 <_svfiprintf_r+0x36>
 80085d8:	2140      	movs	r1, #64	@ 0x40
 80085da:	f7ff ff09 	bl	80083f0 <_malloc_r>
 80085de:	6028      	str	r0, [r5, #0]
 80085e0:	6128      	str	r0, [r5, #16]
 80085e2:	b930      	cbnz	r0, 80085f2 <_svfiprintf_r+0x32>
 80085e4:	230c      	movs	r3, #12
 80085e6:	603b      	str	r3, [r7, #0]
 80085e8:	f04f 30ff 	mov.w	r0, #4294967295
 80085ec:	b01d      	add	sp, #116	@ 0x74
 80085ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085f2:	2340      	movs	r3, #64	@ 0x40
 80085f4:	616b      	str	r3, [r5, #20]
 80085f6:	2300      	movs	r3, #0
 80085f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80085fa:	2320      	movs	r3, #32
 80085fc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008600:	f8cd 800c 	str.w	r8, [sp, #12]
 8008604:	2330      	movs	r3, #48	@ 0x30
 8008606:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80087a4 <_svfiprintf_r+0x1e4>
 800860a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800860e:	f04f 0901 	mov.w	r9, #1
 8008612:	4623      	mov	r3, r4
 8008614:	469a      	mov	sl, r3
 8008616:	f813 2b01 	ldrb.w	r2, [r3], #1
 800861a:	b10a      	cbz	r2, 8008620 <_svfiprintf_r+0x60>
 800861c:	2a25      	cmp	r2, #37	@ 0x25
 800861e:	d1f9      	bne.n	8008614 <_svfiprintf_r+0x54>
 8008620:	ebba 0b04 	subs.w	fp, sl, r4
 8008624:	d00b      	beq.n	800863e <_svfiprintf_r+0x7e>
 8008626:	465b      	mov	r3, fp
 8008628:	4622      	mov	r2, r4
 800862a:	4629      	mov	r1, r5
 800862c:	4638      	mov	r0, r7
 800862e:	f7ff ff6b 	bl	8008508 <__ssputs_r>
 8008632:	3001      	adds	r0, #1
 8008634:	f000 80a7 	beq.w	8008786 <_svfiprintf_r+0x1c6>
 8008638:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800863a:	445a      	add	r2, fp
 800863c:	9209      	str	r2, [sp, #36]	@ 0x24
 800863e:	f89a 3000 	ldrb.w	r3, [sl]
 8008642:	2b00      	cmp	r3, #0
 8008644:	f000 809f 	beq.w	8008786 <_svfiprintf_r+0x1c6>
 8008648:	2300      	movs	r3, #0
 800864a:	f04f 32ff 	mov.w	r2, #4294967295
 800864e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008652:	f10a 0a01 	add.w	sl, sl, #1
 8008656:	9304      	str	r3, [sp, #16]
 8008658:	9307      	str	r3, [sp, #28]
 800865a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800865e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008660:	4654      	mov	r4, sl
 8008662:	2205      	movs	r2, #5
 8008664:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008668:	484e      	ldr	r0, [pc, #312]	@ (80087a4 <_svfiprintf_r+0x1e4>)
 800866a:	f7f7 fdb1 	bl	80001d0 <memchr>
 800866e:	9a04      	ldr	r2, [sp, #16]
 8008670:	b9d8      	cbnz	r0, 80086aa <_svfiprintf_r+0xea>
 8008672:	06d0      	lsls	r0, r2, #27
 8008674:	bf44      	itt	mi
 8008676:	2320      	movmi	r3, #32
 8008678:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800867c:	0711      	lsls	r1, r2, #28
 800867e:	bf44      	itt	mi
 8008680:	232b      	movmi	r3, #43	@ 0x2b
 8008682:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008686:	f89a 3000 	ldrb.w	r3, [sl]
 800868a:	2b2a      	cmp	r3, #42	@ 0x2a
 800868c:	d015      	beq.n	80086ba <_svfiprintf_r+0xfa>
 800868e:	9a07      	ldr	r2, [sp, #28]
 8008690:	4654      	mov	r4, sl
 8008692:	2000      	movs	r0, #0
 8008694:	f04f 0c0a 	mov.w	ip, #10
 8008698:	4621      	mov	r1, r4
 800869a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800869e:	3b30      	subs	r3, #48	@ 0x30
 80086a0:	2b09      	cmp	r3, #9
 80086a2:	d94b      	bls.n	800873c <_svfiprintf_r+0x17c>
 80086a4:	b1b0      	cbz	r0, 80086d4 <_svfiprintf_r+0x114>
 80086a6:	9207      	str	r2, [sp, #28]
 80086a8:	e014      	b.n	80086d4 <_svfiprintf_r+0x114>
 80086aa:	eba0 0308 	sub.w	r3, r0, r8
 80086ae:	fa09 f303 	lsl.w	r3, r9, r3
 80086b2:	4313      	orrs	r3, r2
 80086b4:	9304      	str	r3, [sp, #16]
 80086b6:	46a2      	mov	sl, r4
 80086b8:	e7d2      	b.n	8008660 <_svfiprintf_r+0xa0>
 80086ba:	9b03      	ldr	r3, [sp, #12]
 80086bc:	1d19      	adds	r1, r3, #4
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	9103      	str	r1, [sp, #12]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	bfbb      	ittet	lt
 80086c6:	425b      	neglt	r3, r3
 80086c8:	f042 0202 	orrlt.w	r2, r2, #2
 80086cc:	9307      	strge	r3, [sp, #28]
 80086ce:	9307      	strlt	r3, [sp, #28]
 80086d0:	bfb8      	it	lt
 80086d2:	9204      	strlt	r2, [sp, #16]
 80086d4:	7823      	ldrb	r3, [r4, #0]
 80086d6:	2b2e      	cmp	r3, #46	@ 0x2e
 80086d8:	d10a      	bne.n	80086f0 <_svfiprintf_r+0x130>
 80086da:	7863      	ldrb	r3, [r4, #1]
 80086dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80086de:	d132      	bne.n	8008746 <_svfiprintf_r+0x186>
 80086e0:	9b03      	ldr	r3, [sp, #12]
 80086e2:	1d1a      	adds	r2, r3, #4
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	9203      	str	r2, [sp, #12]
 80086e8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80086ec:	3402      	adds	r4, #2
 80086ee:	9305      	str	r3, [sp, #20]
 80086f0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80087b4 <_svfiprintf_r+0x1f4>
 80086f4:	7821      	ldrb	r1, [r4, #0]
 80086f6:	2203      	movs	r2, #3
 80086f8:	4650      	mov	r0, sl
 80086fa:	f7f7 fd69 	bl	80001d0 <memchr>
 80086fe:	b138      	cbz	r0, 8008710 <_svfiprintf_r+0x150>
 8008700:	9b04      	ldr	r3, [sp, #16]
 8008702:	eba0 000a 	sub.w	r0, r0, sl
 8008706:	2240      	movs	r2, #64	@ 0x40
 8008708:	4082      	lsls	r2, r0
 800870a:	4313      	orrs	r3, r2
 800870c:	3401      	adds	r4, #1
 800870e:	9304      	str	r3, [sp, #16]
 8008710:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008714:	4824      	ldr	r0, [pc, #144]	@ (80087a8 <_svfiprintf_r+0x1e8>)
 8008716:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800871a:	2206      	movs	r2, #6
 800871c:	f7f7 fd58 	bl	80001d0 <memchr>
 8008720:	2800      	cmp	r0, #0
 8008722:	d036      	beq.n	8008792 <_svfiprintf_r+0x1d2>
 8008724:	4b21      	ldr	r3, [pc, #132]	@ (80087ac <_svfiprintf_r+0x1ec>)
 8008726:	bb1b      	cbnz	r3, 8008770 <_svfiprintf_r+0x1b0>
 8008728:	9b03      	ldr	r3, [sp, #12]
 800872a:	3307      	adds	r3, #7
 800872c:	f023 0307 	bic.w	r3, r3, #7
 8008730:	3308      	adds	r3, #8
 8008732:	9303      	str	r3, [sp, #12]
 8008734:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008736:	4433      	add	r3, r6
 8008738:	9309      	str	r3, [sp, #36]	@ 0x24
 800873a:	e76a      	b.n	8008612 <_svfiprintf_r+0x52>
 800873c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008740:	460c      	mov	r4, r1
 8008742:	2001      	movs	r0, #1
 8008744:	e7a8      	b.n	8008698 <_svfiprintf_r+0xd8>
 8008746:	2300      	movs	r3, #0
 8008748:	3401      	adds	r4, #1
 800874a:	9305      	str	r3, [sp, #20]
 800874c:	4619      	mov	r1, r3
 800874e:	f04f 0c0a 	mov.w	ip, #10
 8008752:	4620      	mov	r0, r4
 8008754:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008758:	3a30      	subs	r2, #48	@ 0x30
 800875a:	2a09      	cmp	r2, #9
 800875c:	d903      	bls.n	8008766 <_svfiprintf_r+0x1a6>
 800875e:	2b00      	cmp	r3, #0
 8008760:	d0c6      	beq.n	80086f0 <_svfiprintf_r+0x130>
 8008762:	9105      	str	r1, [sp, #20]
 8008764:	e7c4      	b.n	80086f0 <_svfiprintf_r+0x130>
 8008766:	fb0c 2101 	mla	r1, ip, r1, r2
 800876a:	4604      	mov	r4, r0
 800876c:	2301      	movs	r3, #1
 800876e:	e7f0      	b.n	8008752 <_svfiprintf_r+0x192>
 8008770:	ab03      	add	r3, sp, #12
 8008772:	9300      	str	r3, [sp, #0]
 8008774:	462a      	mov	r2, r5
 8008776:	4b0e      	ldr	r3, [pc, #56]	@ (80087b0 <_svfiprintf_r+0x1f0>)
 8008778:	a904      	add	r1, sp, #16
 800877a:	4638      	mov	r0, r7
 800877c:	f3af 8000 	nop.w
 8008780:	1c42      	adds	r2, r0, #1
 8008782:	4606      	mov	r6, r0
 8008784:	d1d6      	bne.n	8008734 <_svfiprintf_r+0x174>
 8008786:	89ab      	ldrh	r3, [r5, #12]
 8008788:	065b      	lsls	r3, r3, #25
 800878a:	f53f af2d 	bmi.w	80085e8 <_svfiprintf_r+0x28>
 800878e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008790:	e72c      	b.n	80085ec <_svfiprintf_r+0x2c>
 8008792:	ab03      	add	r3, sp, #12
 8008794:	9300      	str	r3, [sp, #0]
 8008796:	462a      	mov	r2, r5
 8008798:	4b05      	ldr	r3, [pc, #20]	@ (80087b0 <_svfiprintf_r+0x1f0>)
 800879a:	a904      	add	r1, sp, #16
 800879c:	4638      	mov	r0, r7
 800879e:	f000 f879 	bl	8008894 <_printf_i>
 80087a2:	e7ed      	b.n	8008780 <_svfiprintf_r+0x1c0>
 80087a4:	08008ea8 	.word	0x08008ea8
 80087a8:	08008eb2 	.word	0x08008eb2
 80087ac:	00000000 	.word	0x00000000
 80087b0:	08008509 	.word	0x08008509
 80087b4:	08008eae 	.word	0x08008eae

080087b8 <_printf_common>:
 80087b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087bc:	4616      	mov	r6, r2
 80087be:	4698      	mov	r8, r3
 80087c0:	688a      	ldr	r2, [r1, #8]
 80087c2:	690b      	ldr	r3, [r1, #16]
 80087c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80087c8:	4293      	cmp	r3, r2
 80087ca:	bfb8      	it	lt
 80087cc:	4613      	movlt	r3, r2
 80087ce:	6033      	str	r3, [r6, #0]
 80087d0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80087d4:	4607      	mov	r7, r0
 80087d6:	460c      	mov	r4, r1
 80087d8:	b10a      	cbz	r2, 80087de <_printf_common+0x26>
 80087da:	3301      	adds	r3, #1
 80087dc:	6033      	str	r3, [r6, #0]
 80087de:	6823      	ldr	r3, [r4, #0]
 80087e0:	0699      	lsls	r1, r3, #26
 80087e2:	bf42      	ittt	mi
 80087e4:	6833      	ldrmi	r3, [r6, #0]
 80087e6:	3302      	addmi	r3, #2
 80087e8:	6033      	strmi	r3, [r6, #0]
 80087ea:	6825      	ldr	r5, [r4, #0]
 80087ec:	f015 0506 	ands.w	r5, r5, #6
 80087f0:	d106      	bne.n	8008800 <_printf_common+0x48>
 80087f2:	f104 0a19 	add.w	sl, r4, #25
 80087f6:	68e3      	ldr	r3, [r4, #12]
 80087f8:	6832      	ldr	r2, [r6, #0]
 80087fa:	1a9b      	subs	r3, r3, r2
 80087fc:	42ab      	cmp	r3, r5
 80087fe:	dc26      	bgt.n	800884e <_printf_common+0x96>
 8008800:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008804:	6822      	ldr	r2, [r4, #0]
 8008806:	3b00      	subs	r3, #0
 8008808:	bf18      	it	ne
 800880a:	2301      	movne	r3, #1
 800880c:	0692      	lsls	r2, r2, #26
 800880e:	d42b      	bmi.n	8008868 <_printf_common+0xb0>
 8008810:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008814:	4641      	mov	r1, r8
 8008816:	4638      	mov	r0, r7
 8008818:	47c8      	blx	r9
 800881a:	3001      	adds	r0, #1
 800881c:	d01e      	beq.n	800885c <_printf_common+0xa4>
 800881e:	6823      	ldr	r3, [r4, #0]
 8008820:	6922      	ldr	r2, [r4, #16]
 8008822:	f003 0306 	and.w	r3, r3, #6
 8008826:	2b04      	cmp	r3, #4
 8008828:	bf02      	ittt	eq
 800882a:	68e5      	ldreq	r5, [r4, #12]
 800882c:	6833      	ldreq	r3, [r6, #0]
 800882e:	1aed      	subeq	r5, r5, r3
 8008830:	68a3      	ldr	r3, [r4, #8]
 8008832:	bf0c      	ite	eq
 8008834:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008838:	2500      	movne	r5, #0
 800883a:	4293      	cmp	r3, r2
 800883c:	bfc4      	itt	gt
 800883e:	1a9b      	subgt	r3, r3, r2
 8008840:	18ed      	addgt	r5, r5, r3
 8008842:	2600      	movs	r6, #0
 8008844:	341a      	adds	r4, #26
 8008846:	42b5      	cmp	r5, r6
 8008848:	d11a      	bne.n	8008880 <_printf_common+0xc8>
 800884a:	2000      	movs	r0, #0
 800884c:	e008      	b.n	8008860 <_printf_common+0xa8>
 800884e:	2301      	movs	r3, #1
 8008850:	4652      	mov	r2, sl
 8008852:	4641      	mov	r1, r8
 8008854:	4638      	mov	r0, r7
 8008856:	47c8      	blx	r9
 8008858:	3001      	adds	r0, #1
 800885a:	d103      	bne.n	8008864 <_printf_common+0xac>
 800885c:	f04f 30ff 	mov.w	r0, #4294967295
 8008860:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008864:	3501      	adds	r5, #1
 8008866:	e7c6      	b.n	80087f6 <_printf_common+0x3e>
 8008868:	18e1      	adds	r1, r4, r3
 800886a:	1c5a      	adds	r2, r3, #1
 800886c:	2030      	movs	r0, #48	@ 0x30
 800886e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008872:	4422      	add	r2, r4
 8008874:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008878:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800887c:	3302      	adds	r3, #2
 800887e:	e7c7      	b.n	8008810 <_printf_common+0x58>
 8008880:	2301      	movs	r3, #1
 8008882:	4622      	mov	r2, r4
 8008884:	4641      	mov	r1, r8
 8008886:	4638      	mov	r0, r7
 8008888:	47c8      	blx	r9
 800888a:	3001      	adds	r0, #1
 800888c:	d0e6      	beq.n	800885c <_printf_common+0xa4>
 800888e:	3601      	adds	r6, #1
 8008890:	e7d9      	b.n	8008846 <_printf_common+0x8e>
	...

08008894 <_printf_i>:
 8008894:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008898:	7e0f      	ldrb	r7, [r1, #24]
 800889a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800889c:	2f78      	cmp	r7, #120	@ 0x78
 800889e:	4691      	mov	r9, r2
 80088a0:	4680      	mov	r8, r0
 80088a2:	460c      	mov	r4, r1
 80088a4:	469a      	mov	sl, r3
 80088a6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80088aa:	d807      	bhi.n	80088bc <_printf_i+0x28>
 80088ac:	2f62      	cmp	r7, #98	@ 0x62
 80088ae:	d80a      	bhi.n	80088c6 <_printf_i+0x32>
 80088b0:	2f00      	cmp	r7, #0
 80088b2:	f000 80d1 	beq.w	8008a58 <_printf_i+0x1c4>
 80088b6:	2f58      	cmp	r7, #88	@ 0x58
 80088b8:	f000 80b8 	beq.w	8008a2c <_printf_i+0x198>
 80088bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80088c0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80088c4:	e03a      	b.n	800893c <_printf_i+0xa8>
 80088c6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80088ca:	2b15      	cmp	r3, #21
 80088cc:	d8f6      	bhi.n	80088bc <_printf_i+0x28>
 80088ce:	a101      	add	r1, pc, #4	@ (adr r1, 80088d4 <_printf_i+0x40>)
 80088d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80088d4:	0800892d 	.word	0x0800892d
 80088d8:	08008941 	.word	0x08008941
 80088dc:	080088bd 	.word	0x080088bd
 80088e0:	080088bd 	.word	0x080088bd
 80088e4:	080088bd 	.word	0x080088bd
 80088e8:	080088bd 	.word	0x080088bd
 80088ec:	08008941 	.word	0x08008941
 80088f0:	080088bd 	.word	0x080088bd
 80088f4:	080088bd 	.word	0x080088bd
 80088f8:	080088bd 	.word	0x080088bd
 80088fc:	080088bd 	.word	0x080088bd
 8008900:	08008a3f 	.word	0x08008a3f
 8008904:	0800896b 	.word	0x0800896b
 8008908:	080089f9 	.word	0x080089f9
 800890c:	080088bd 	.word	0x080088bd
 8008910:	080088bd 	.word	0x080088bd
 8008914:	08008a61 	.word	0x08008a61
 8008918:	080088bd 	.word	0x080088bd
 800891c:	0800896b 	.word	0x0800896b
 8008920:	080088bd 	.word	0x080088bd
 8008924:	080088bd 	.word	0x080088bd
 8008928:	08008a01 	.word	0x08008a01
 800892c:	6833      	ldr	r3, [r6, #0]
 800892e:	1d1a      	adds	r2, r3, #4
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	6032      	str	r2, [r6, #0]
 8008934:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008938:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800893c:	2301      	movs	r3, #1
 800893e:	e09c      	b.n	8008a7a <_printf_i+0x1e6>
 8008940:	6833      	ldr	r3, [r6, #0]
 8008942:	6820      	ldr	r0, [r4, #0]
 8008944:	1d19      	adds	r1, r3, #4
 8008946:	6031      	str	r1, [r6, #0]
 8008948:	0606      	lsls	r6, r0, #24
 800894a:	d501      	bpl.n	8008950 <_printf_i+0xbc>
 800894c:	681d      	ldr	r5, [r3, #0]
 800894e:	e003      	b.n	8008958 <_printf_i+0xc4>
 8008950:	0645      	lsls	r5, r0, #25
 8008952:	d5fb      	bpl.n	800894c <_printf_i+0xb8>
 8008954:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008958:	2d00      	cmp	r5, #0
 800895a:	da03      	bge.n	8008964 <_printf_i+0xd0>
 800895c:	232d      	movs	r3, #45	@ 0x2d
 800895e:	426d      	negs	r5, r5
 8008960:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008964:	4858      	ldr	r0, [pc, #352]	@ (8008ac8 <_printf_i+0x234>)
 8008966:	230a      	movs	r3, #10
 8008968:	e011      	b.n	800898e <_printf_i+0xfa>
 800896a:	6821      	ldr	r1, [r4, #0]
 800896c:	6833      	ldr	r3, [r6, #0]
 800896e:	0608      	lsls	r0, r1, #24
 8008970:	f853 5b04 	ldr.w	r5, [r3], #4
 8008974:	d402      	bmi.n	800897c <_printf_i+0xe8>
 8008976:	0649      	lsls	r1, r1, #25
 8008978:	bf48      	it	mi
 800897a:	b2ad      	uxthmi	r5, r5
 800897c:	2f6f      	cmp	r7, #111	@ 0x6f
 800897e:	4852      	ldr	r0, [pc, #328]	@ (8008ac8 <_printf_i+0x234>)
 8008980:	6033      	str	r3, [r6, #0]
 8008982:	bf14      	ite	ne
 8008984:	230a      	movne	r3, #10
 8008986:	2308      	moveq	r3, #8
 8008988:	2100      	movs	r1, #0
 800898a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800898e:	6866      	ldr	r6, [r4, #4]
 8008990:	60a6      	str	r6, [r4, #8]
 8008992:	2e00      	cmp	r6, #0
 8008994:	db05      	blt.n	80089a2 <_printf_i+0x10e>
 8008996:	6821      	ldr	r1, [r4, #0]
 8008998:	432e      	orrs	r6, r5
 800899a:	f021 0104 	bic.w	r1, r1, #4
 800899e:	6021      	str	r1, [r4, #0]
 80089a0:	d04b      	beq.n	8008a3a <_printf_i+0x1a6>
 80089a2:	4616      	mov	r6, r2
 80089a4:	fbb5 f1f3 	udiv	r1, r5, r3
 80089a8:	fb03 5711 	mls	r7, r3, r1, r5
 80089ac:	5dc7      	ldrb	r7, [r0, r7]
 80089ae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80089b2:	462f      	mov	r7, r5
 80089b4:	42bb      	cmp	r3, r7
 80089b6:	460d      	mov	r5, r1
 80089b8:	d9f4      	bls.n	80089a4 <_printf_i+0x110>
 80089ba:	2b08      	cmp	r3, #8
 80089bc:	d10b      	bne.n	80089d6 <_printf_i+0x142>
 80089be:	6823      	ldr	r3, [r4, #0]
 80089c0:	07df      	lsls	r7, r3, #31
 80089c2:	d508      	bpl.n	80089d6 <_printf_i+0x142>
 80089c4:	6923      	ldr	r3, [r4, #16]
 80089c6:	6861      	ldr	r1, [r4, #4]
 80089c8:	4299      	cmp	r1, r3
 80089ca:	bfde      	ittt	le
 80089cc:	2330      	movle	r3, #48	@ 0x30
 80089ce:	f806 3c01 	strble.w	r3, [r6, #-1]
 80089d2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80089d6:	1b92      	subs	r2, r2, r6
 80089d8:	6122      	str	r2, [r4, #16]
 80089da:	f8cd a000 	str.w	sl, [sp]
 80089de:	464b      	mov	r3, r9
 80089e0:	aa03      	add	r2, sp, #12
 80089e2:	4621      	mov	r1, r4
 80089e4:	4640      	mov	r0, r8
 80089e6:	f7ff fee7 	bl	80087b8 <_printf_common>
 80089ea:	3001      	adds	r0, #1
 80089ec:	d14a      	bne.n	8008a84 <_printf_i+0x1f0>
 80089ee:	f04f 30ff 	mov.w	r0, #4294967295
 80089f2:	b004      	add	sp, #16
 80089f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089f8:	6823      	ldr	r3, [r4, #0]
 80089fa:	f043 0320 	orr.w	r3, r3, #32
 80089fe:	6023      	str	r3, [r4, #0]
 8008a00:	4832      	ldr	r0, [pc, #200]	@ (8008acc <_printf_i+0x238>)
 8008a02:	2778      	movs	r7, #120	@ 0x78
 8008a04:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008a08:	6823      	ldr	r3, [r4, #0]
 8008a0a:	6831      	ldr	r1, [r6, #0]
 8008a0c:	061f      	lsls	r7, r3, #24
 8008a0e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008a12:	d402      	bmi.n	8008a1a <_printf_i+0x186>
 8008a14:	065f      	lsls	r7, r3, #25
 8008a16:	bf48      	it	mi
 8008a18:	b2ad      	uxthmi	r5, r5
 8008a1a:	6031      	str	r1, [r6, #0]
 8008a1c:	07d9      	lsls	r1, r3, #31
 8008a1e:	bf44      	itt	mi
 8008a20:	f043 0320 	orrmi.w	r3, r3, #32
 8008a24:	6023      	strmi	r3, [r4, #0]
 8008a26:	b11d      	cbz	r5, 8008a30 <_printf_i+0x19c>
 8008a28:	2310      	movs	r3, #16
 8008a2a:	e7ad      	b.n	8008988 <_printf_i+0xf4>
 8008a2c:	4826      	ldr	r0, [pc, #152]	@ (8008ac8 <_printf_i+0x234>)
 8008a2e:	e7e9      	b.n	8008a04 <_printf_i+0x170>
 8008a30:	6823      	ldr	r3, [r4, #0]
 8008a32:	f023 0320 	bic.w	r3, r3, #32
 8008a36:	6023      	str	r3, [r4, #0]
 8008a38:	e7f6      	b.n	8008a28 <_printf_i+0x194>
 8008a3a:	4616      	mov	r6, r2
 8008a3c:	e7bd      	b.n	80089ba <_printf_i+0x126>
 8008a3e:	6833      	ldr	r3, [r6, #0]
 8008a40:	6825      	ldr	r5, [r4, #0]
 8008a42:	6961      	ldr	r1, [r4, #20]
 8008a44:	1d18      	adds	r0, r3, #4
 8008a46:	6030      	str	r0, [r6, #0]
 8008a48:	062e      	lsls	r6, r5, #24
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	d501      	bpl.n	8008a52 <_printf_i+0x1be>
 8008a4e:	6019      	str	r1, [r3, #0]
 8008a50:	e002      	b.n	8008a58 <_printf_i+0x1c4>
 8008a52:	0668      	lsls	r0, r5, #25
 8008a54:	d5fb      	bpl.n	8008a4e <_printf_i+0x1ba>
 8008a56:	8019      	strh	r1, [r3, #0]
 8008a58:	2300      	movs	r3, #0
 8008a5a:	6123      	str	r3, [r4, #16]
 8008a5c:	4616      	mov	r6, r2
 8008a5e:	e7bc      	b.n	80089da <_printf_i+0x146>
 8008a60:	6833      	ldr	r3, [r6, #0]
 8008a62:	1d1a      	adds	r2, r3, #4
 8008a64:	6032      	str	r2, [r6, #0]
 8008a66:	681e      	ldr	r6, [r3, #0]
 8008a68:	6862      	ldr	r2, [r4, #4]
 8008a6a:	2100      	movs	r1, #0
 8008a6c:	4630      	mov	r0, r6
 8008a6e:	f7f7 fbaf 	bl	80001d0 <memchr>
 8008a72:	b108      	cbz	r0, 8008a78 <_printf_i+0x1e4>
 8008a74:	1b80      	subs	r0, r0, r6
 8008a76:	6060      	str	r0, [r4, #4]
 8008a78:	6863      	ldr	r3, [r4, #4]
 8008a7a:	6123      	str	r3, [r4, #16]
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a82:	e7aa      	b.n	80089da <_printf_i+0x146>
 8008a84:	6923      	ldr	r3, [r4, #16]
 8008a86:	4632      	mov	r2, r6
 8008a88:	4649      	mov	r1, r9
 8008a8a:	4640      	mov	r0, r8
 8008a8c:	47d0      	blx	sl
 8008a8e:	3001      	adds	r0, #1
 8008a90:	d0ad      	beq.n	80089ee <_printf_i+0x15a>
 8008a92:	6823      	ldr	r3, [r4, #0]
 8008a94:	079b      	lsls	r3, r3, #30
 8008a96:	d413      	bmi.n	8008ac0 <_printf_i+0x22c>
 8008a98:	68e0      	ldr	r0, [r4, #12]
 8008a9a:	9b03      	ldr	r3, [sp, #12]
 8008a9c:	4298      	cmp	r0, r3
 8008a9e:	bfb8      	it	lt
 8008aa0:	4618      	movlt	r0, r3
 8008aa2:	e7a6      	b.n	80089f2 <_printf_i+0x15e>
 8008aa4:	2301      	movs	r3, #1
 8008aa6:	4632      	mov	r2, r6
 8008aa8:	4649      	mov	r1, r9
 8008aaa:	4640      	mov	r0, r8
 8008aac:	47d0      	blx	sl
 8008aae:	3001      	adds	r0, #1
 8008ab0:	d09d      	beq.n	80089ee <_printf_i+0x15a>
 8008ab2:	3501      	adds	r5, #1
 8008ab4:	68e3      	ldr	r3, [r4, #12]
 8008ab6:	9903      	ldr	r1, [sp, #12]
 8008ab8:	1a5b      	subs	r3, r3, r1
 8008aba:	42ab      	cmp	r3, r5
 8008abc:	dcf2      	bgt.n	8008aa4 <_printf_i+0x210>
 8008abe:	e7eb      	b.n	8008a98 <_printf_i+0x204>
 8008ac0:	2500      	movs	r5, #0
 8008ac2:	f104 0619 	add.w	r6, r4, #25
 8008ac6:	e7f5      	b.n	8008ab4 <_printf_i+0x220>
 8008ac8:	08008eb9 	.word	0x08008eb9
 8008acc:	08008eca 	.word	0x08008eca

08008ad0 <memmove>:
 8008ad0:	4288      	cmp	r0, r1
 8008ad2:	b510      	push	{r4, lr}
 8008ad4:	eb01 0402 	add.w	r4, r1, r2
 8008ad8:	d902      	bls.n	8008ae0 <memmove+0x10>
 8008ada:	4284      	cmp	r4, r0
 8008adc:	4623      	mov	r3, r4
 8008ade:	d807      	bhi.n	8008af0 <memmove+0x20>
 8008ae0:	1e43      	subs	r3, r0, #1
 8008ae2:	42a1      	cmp	r1, r4
 8008ae4:	d008      	beq.n	8008af8 <memmove+0x28>
 8008ae6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008aea:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008aee:	e7f8      	b.n	8008ae2 <memmove+0x12>
 8008af0:	4402      	add	r2, r0
 8008af2:	4601      	mov	r1, r0
 8008af4:	428a      	cmp	r2, r1
 8008af6:	d100      	bne.n	8008afa <memmove+0x2a>
 8008af8:	bd10      	pop	{r4, pc}
 8008afa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008afe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b02:	e7f7      	b.n	8008af4 <memmove+0x24>

08008b04 <_sbrk_r>:
 8008b04:	b538      	push	{r3, r4, r5, lr}
 8008b06:	4d06      	ldr	r5, [pc, #24]	@ (8008b20 <_sbrk_r+0x1c>)
 8008b08:	2300      	movs	r3, #0
 8008b0a:	4604      	mov	r4, r0
 8008b0c:	4608      	mov	r0, r1
 8008b0e:	602b      	str	r3, [r5, #0]
 8008b10:	f7f8 fd78 	bl	8001604 <_sbrk>
 8008b14:	1c43      	adds	r3, r0, #1
 8008b16:	d102      	bne.n	8008b1e <_sbrk_r+0x1a>
 8008b18:	682b      	ldr	r3, [r5, #0]
 8008b1a:	b103      	cbz	r3, 8008b1e <_sbrk_r+0x1a>
 8008b1c:	6023      	str	r3, [r4, #0]
 8008b1e:	bd38      	pop	{r3, r4, r5, pc}
 8008b20:	20005788 	.word	0x20005788

08008b24 <_realloc_r>:
 8008b24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b28:	4607      	mov	r7, r0
 8008b2a:	4614      	mov	r4, r2
 8008b2c:	460d      	mov	r5, r1
 8008b2e:	b921      	cbnz	r1, 8008b3a <_realloc_r+0x16>
 8008b30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b34:	4611      	mov	r1, r2
 8008b36:	f7ff bc5b 	b.w	80083f0 <_malloc_r>
 8008b3a:	b92a      	cbnz	r2, 8008b48 <_realloc_r+0x24>
 8008b3c:	f7ff fbec 	bl	8008318 <_free_r>
 8008b40:	4625      	mov	r5, r4
 8008b42:	4628      	mov	r0, r5
 8008b44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b48:	f000 f81a 	bl	8008b80 <_malloc_usable_size_r>
 8008b4c:	4284      	cmp	r4, r0
 8008b4e:	4606      	mov	r6, r0
 8008b50:	d802      	bhi.n	8008b58 <_realloc_r+0x34>
 8008b52:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008b56:	d8f4      	bhi.n	8008b42 <_realloc_r+0x1e>
 8008b58:	4621      	mov	r1, r4
 8008b5a:	4638      	mov	r0, r7
 8008b5c:	f7ff fc48 	bl	80083f0 <_malloc_r>
 8008b60:	4680      	mov	r8, r0
 8008b62:	b908      	cbnz	r0, 8008b68 <_realloc_r+0x44>
 8008b64:	4645      	mov	r5, r8
 8008b66:	e7ec      	b.n	8008b42 <_realloc_r+0x1e>
 8008b68:	42b4      	cmp	r4, r6
 8008b6a:	4622      	mov	r2, r4
 8008b6c:	4629      	mov	r1, r5
 8008b6e:	bf28      	it	cs
 8008b70:	4632      	movcs	r2, r6
 8008b72:	f7ff fbc3 	bl	80082fc <memcpy>
 8008b76:	4629      	mov	r1, r5
 8008b78:	4638      	mov	r0, r7
 8008b7a:	f7ff fbcd 	bl	8008318 <_free_r>
 8008b7e:	e7f1      	b.n	8008b64 <_realloc_r+0x40>

08008b80 <_malloc_usable_size_r>:
 8008b80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b84:	1f18      	subs	r0, r3, #4
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	bfbc      	itt	lt
 8008b8a:	580b      	ldrlt	r3, [r1, r0]
 8008b8c:	18c0      	addlt	r0, r0, r3
 8008b8e:	4770      	bx	lr

08008b90 <_init>:
 8008b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b92:	bf00      	nop
 8008b94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b96:	bc08      	pop	{r3}
 8008b98:	469e      	mov	lr, r3
 8008b9a:	4770      	bx	lr

08008b9c <_fini>:
 8008b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b9e:	bf00      	nop
 8008ba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ba2:	bc08      	pop	{r3}
 8008ba4:	469e      	mov	lr, r3
 8008ba6:	4770      	bx	lr
