Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Jun 15 12:15:26 2020
| Host         : LAPTOP-5NTBTHR8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/axi_algorithm_timing_routed.rpt
| Design       : axi_algorithm
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.467        0.000                      0                 4149        0.035        0.000                      0                 4149        3.750        0.000                       0                  1652  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.467        0.000                      0                 4149        0.035        0.000                      0                 4149        3.750        0.000                       0                  1652  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 sweep_algorithm_DECM_U0/tmp_7_i_reg_1291_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 1.272ns (18.383%)  route 5.648ns (81.617%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 11.538 - 10.000 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         1.666     1.666    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X49Y41         FDRE                                         r  sweep_algorithm_DECM_U0/tmp_7_i_reg_1291_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456     2.122 f  sweep_algorithm_DECM_U0/tmp_7_i_reg_1291_reg[0]/Q
                         net (fo=38, routed)          1.260     3.382    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/tmp_7_i_reg_1291_reg[0]
    SLICE_X56Y46         LUT3 (Prop_lut3_I0_O)        0.124     3.506 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/i_1_i_reg_284[9]_i_2/O
                         net (fo=154, routed)         1.694     5.200    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ind_i_reg_271_reg[0]
    SLICE_X32Y38         LUT3 (Prop_lut3_I2_O)        0.116     5.316 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/i_1_i119_cast_reg_1106[6]_i_1/O
                         net (fo=5, routed)           0.816     6.132    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/i_1_i119_cast_fu_549_p1[5]
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.328     6.460 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_59/O
                         net (fo=2, routed)           0.341     6.801    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_59_n_6
    SLICE_X34Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.925 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_33/O
                         net (fo=2, routed)           0.593     7.518    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_33_n_6
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124     7.642 r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_5/O
                         net (fo=2, routed)           0.943     8.586    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_0_i_5_n_6
    RAMB36_X2Y9          RAMB36E1                                     r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1653, unset)         1.538    11.538    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.115    11.653    
                         clock uncertainty           -0.035    11.618    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    11.052    sweep_algorithm_DECM_U0/aux_array_V_1_U/sweep_algorithm_Dcud_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         11.052    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  2.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sweep_algorithm_DECM_U0/vector_V_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sweep_algorithm_DECM_U0/p_Val2_i_i_reg_1325_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.297ns (69.338%)  route 0.131ns (30.662%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         0.556     0.556    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X49Y36         FDRE                                         r  sweep_algorithm_DECM_U0/vector_V_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.128     0.684 r  sweep_algorithm_DECM_U0/vector_V_0_reg[4]/Q
                         net (fo=2, routed)           0.131     0.815    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/vector_V_0_reg[31][4]
    SLICE_X50Y36         LUT3 (Prop_lut3_I2_O)        0.099     0.914 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_i_reg_1325[7]_i_5/O
                         net (fo=1, routed)           0.000     0.914    sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_i_reg_1325[7]_i_5_n_6
    SLICE_X50Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.984 r  sweep_algorithm_DECM_U0/grp_meanFilterInTime_fu_494/p_Val2_i_i_reg_1325_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.984    sweep_algorithm_DECM_U0/p_Val2_i_i_fu_888_p20_out[4]
    SLICE_X50Y36         FDRE                                         r  sweep_algorithm_DECM_U0/p_Val2_i_i_reg_1325_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1653, unset)         0.820     0.820    sweep_algorithm_DECM_U0/ap_clk
    SLICE_X50Y36         FDRE                                         r  sweep_algorithm_DECM_U0/p_Val2_i_i_reg_1325_reg[4]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X50Y36         FDRE (Hold_fdre_C_D)         0.134     0.949    sweep_algorithm_DECM_U0/p_Val2_i_i_reg_1325_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y16   sweep_algorithm_DECM_U0/p_Val2_10_i_reg_1215_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X66Y39  buf_DISTANCEX_out_V_U/axi_algorithm_bufg8j_memcore_U/axi_algorithm_bufg8j_memcore_ram_U/ram_reg_0_7_24_24/DP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X66Y42  buf_DISTANCEX_out_V_U/axi_algorithm_bufg8j_memcore_U/axi_algorithm_bufg8j_memcore_ram_U/ram_reg_0_7_17_17/DP/CLK



