
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/sphinx3_883B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000004 cycles: 2628876 heartbeat IPC: 3.80391 cumulative IPC: 3.80391 (Simulation time: 0 hr 0 min 44 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2628876 (Simulation time: 0 hr 0 min 44 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 14947837 heartbeat IPC: 0.811756 cumulative IPC: 0.811756 (Simulation time: 0 hr 2 min 0 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 27456456 heartbeat IPC: 0.799449 cumulative IPC: 0.805556 (Simulation time: 0 hr 3 min 15 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 39667481 heartbeat IPC: 0.818932 cumulative IPC: 0.809966 (Simulation time: 0 hr 4 min 28 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 51324920 heartbeat IPC: 0.857821 cumulative IPC: 0.821422 (Simulation time: 0 hr 5 min 40 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 62150540 heartbeat IPC: 0.923735 cumulative IPC: 0.84003 (Simulation time: 0 hr 6 min 52 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 71025723 heartbeat IPC: 1.12674 cumulative IPC: 0.877233 (Simulation time: 0 hr 7 min 53 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 81004961 heartbeat IPC: 1.00208 cumulative IPC: 0.89313 (Simulation time: 0 hr 8 min 59 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 89336946 heartbeat IPC: 1.20019 cumulative IPC: 0.922636 (Simulation time: 0 hr 9 min 59 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 96931934 heartbeat IPC: 1.31666 cumulative IPC: 0.95437 (Simulation time: 0 hr 10 min 54 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 106717190 heartbeat IPC: 1.02195 cumulative IPC: 0.960723 (Simulation time: 0 hr 11 min 57 sec) 
Finished CPU 0 instructions: 100000000 cycles: 104088317 cumulative IPC: 0.960723 (Simulation time: 0 hr 11 min 57 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.960723 instructions: 100000000 cycles: 104088317
cpu0_DTLB TOTAL     ACCESS:   16755575  HIT:   16595649  MISS:     159926
cpu0_DTLB LOAD      ACCESS:   15422493  HIT:   15270854  MISS:     151639
cpu0_DTLB RFO       ACCESS:    1333082  HIT:    1324795  MISS:       8287
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.8424 cycles
cpu0_ITLB TOTAL     ACCESS:    9413597  HIT:    9413532  MISS:         65
cpu0_ITLB LOAD      ACCESS:    9413597  HIT:    9413532  MISS:         65
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 150.923 cycles
cpu0_L1I TOTAL     ACCESS:     192503  HIT:     191126  MISS:       1377
cpu0_L1I LOAD      ACCESS:     192503  HIT:     191126  MISS:       1377
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 204.325 cycles
cpu0_STLB TOTAL     ACCESS:     159991  HIT:      99095  MISS:      60896
cpu0_STLB LOAD      ACCESS:     151704  HIT:      92030  MISS:      59674
cpu0_STLB RFO       ACCESS:       8287  HIT:       7065  MISS:       1222
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 10.1186 cycles
cpu0_L1D TOTAL     ACCESS:   12899200  HIT:   11149958  MISS:    1749242
cpu0_L1D LOAD      ACCESS:   10646868  HIT:    9012554  MISS:    1634314
cpu0_L1D RFO       ACCESS:    2194173  HIT:    2080040  MISS:     114133
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      58159  HIT:      57364  MISS:        795
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 105.804 cycles
cpu0_L2C TOTAL     ACCESS:    1908213  HIT:     511104  MISS:    1397109
cpu0_L2C LOAD      ACCESS:    1635688  HIT:     341900  MISS:    1293788
cpu0_L2C RFO       ACCESS:     114128  HIT:      11241  MISS:     102887
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     157602  HIT:     157358  MISS:        244
cpu0_L2C TRANSLATION ACCESS:        795  HIT:        605  MISS:        190
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 118.831 cycles
LLC TOTAL     ACCESS:    1531197  HIT:     812922  MISS:     718275
LLC LOAD      ACCESS:    1293786  HIT:     616675  MISS:     677111
LLC RFO       ACCESS:     102887  HIT:      81489  MISS:      21398
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     134334  HIT:     114640  MISS:      19694
LLC TRANSLATION ACCESS:        190  HIT:        118  MISS:         72
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 190.272 cycles
Insertion Distribution: 
	LOAD 25631 0 147714 624127 
	RFO 2773 0 8678 15186 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 20254 
	 2 0 43 46 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      75684  ROW_BUFFER_MISS:     622690
 DBUS AVG_CONGESTED_CYCLE:    3.77819
 WQ ROW_BUFFER_HIT:      10593  ROW_BUFFER_MISS:      21685  FULL:      19401


CPU 0 Branch Prediction Accuracy: 91.645% MPKI: 7.87682 Average ROB Occupancy at Mispredict: 156.068
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0017
BRANCH_INDIRECT: 0.00111
BRANCH_CONDITIONAL: 7.87013
BRANCH_DIRECT_CALL: 0.00166
BRANCH_INDIRECT_CALL: 0.0005
BRANCH_RETURN: 0.00172

