

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_ARRAY_WRITE'
================================================================
* Date:           Fri May 10 12:54:16 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_48 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ARRAY_WRITE  |       11|       11|         3|          1|          1|    10|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      28|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      37|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      37|      73|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln126_fu_103_p2        |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln126_fu_97_p2        |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  28|          10|           8|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    4|          8|
    |i_fu_54                  |   9|          2|    4|          8|
    |mem_blk_n_W              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_54                           |   4|   0|    4|          0|
    |icmp_ln126_reg_140                |   1|   0|    1|          0|
    |out1_w_load_reg_154               |  27|   0|   27|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  37|   0|   37|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_WRITE|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_WRITE|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_WRITE|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_WRITE|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_WRITE|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_WRITE|  return value|
|m_axi_mem_AWVALID   |  out|    1|       m_axi|                                           mem|       pointer|
|m_axi_mem_AWREADY   |   in|    1|       m_axi|                                           mem|       pointer|
|m_axi_mem_AWADDR    |  out|   64|       m_axi|                                           mem|       pointer|
|m_axi_mem_AWID      |  out|    1|       m_axi|                                           mem|       pointer|
|m_axi_mem_AWLEN     |  out|   32|       m_axi|                                           mem|       pointer|
|m_axi_mem_AWSIZE    |  out|    3|       m_axi|                                           mem|       pointer|
|m_axi_mem_AWBURST   |  out|    2|       m_axi|                                           mem|       pointer|
|m_axi_mem_AWLOCK    |  out|    2|       m_axi|                                           mem|       pointer|
|m_axi_mem_AWCACHE   |  out|    4|       m_axi|                                           mem|       pointer|
|m_axi_mem_AWPROT    |  out|    3|       m_axi|                                           mem|       pointer|
|m_axi_mem_AWQOS     |  out|    4|       m_axi|                                           mem|       pointer|
|m_axi_mem_AWREGION  |  out|    4|       m_axi|                                           mem|       pointer|
|m_axi_mem_AWUSER    |  out|    1|       m_axi|                                           mem|       pointer|
|m_axi_mem_WVALID    |  out|    1|       m_axi|                                           mem|       pointer|
|m_axi_mem_WREADY    |   in|    1|       m_axi|                                           mem|       pointer|
|m_axi_mem_WDATA     |  out|   32|       m_axi|                                           mem|       pointer|
|m_axi_mem_WSTRB     |  out|    4|       m_axi|                                           mem|       pointer|
|m_axi_mem_WLAST     |  out|    1|       m_axi|                                           mem|       pointer|
|m_axi_mem_WID       |  out|    1|       m_axi|                                           mem|       pointer|
|m_axi_mem_WUSER     |  out|    1|       m_axi|                                           mem|       pointer|
|m_axi_mem_ARVALID   |  out|    1|       m_axi|                                           mem|       pointer|
|m_axi_mem_ARREADY   |   in|    1|       m_axi|                                           mem|       pointer|
|m_axi_mem_ARADDR    |  out|   64|       m_axi|                                           mem|       pointer|
|m_axi_mem_ARID      |  out|    1|       m_axi|                                           mem|       pointer|
|m_axi_mem_ARLEN     |  out|   32|       m_axi|                                           mem|       pointer|
|m_axi_mem_ARSIZE    |  out|    3|       m_axi|                                           mem|       pointer|
|m_axi_mem_ARBURST   |  out|    2|       m_axi|                                           mem|       pointer|
|m_axi_mem_ARLOCK    |  out|    2|       m_axi|                                           mem|       pointer|
|m_axi_mem_ARCACHE   |  out|    4|       m_axi|                                           mem|       pointer|
|m_axi_mem_ARPROT    |  out|    3|       m_axi|                                           mem|       pointer|
|m_axi_mem_ARQOS     |  out|    4|       m_axi|                                           mem|       pointer|
|m_axi_mem_ARREGION  |  out|    4|       m_axi|                                           mem|       pointer|
|m_axi_mem_ARUSER    |  out|    1|       m_axi|                                           mem|       pointer|
|m_axi_mem_RVALID    |   in|    1|       m_axi|                                           mem|       pointer|
|m_axi_mem_RREADY    |  out|    1|       m_axi|                                           mem|       pointer|
|m_axi_mem_RDATA     |   in|   32|       m_axi|                                           mem|       pointer|
|m_axi_mem_RLAST     |   in|    1|       m_axi|                                           mem|       pointer|
|m_axi_mem_RID       |   in|    1|       m_axi|                                           mem|       pointer|
|m_axi_mem_RFIFONUM  |   in|    9|       m_axi|                                           mem|       pointer|
|m_axi_mem_RUSER     |   in|    1|       m_axi|                                           mem|       pointer|
|m_axi_mem_RRESP     |   in|    2|       m_axi|                                           mem|       pointer|
|m_axi_mem_BVALID    |   in|    1|       m_axi|                                           mem|       pointer|
|m_axi_mem_BREADY    |  out|    1|       m_axi|                                           mem|       pointer|
|m_axi_mem_BRESP     |   in|    2|       m_axi|                                           mem|       pointer|
|m_axi_mem_BID       |   in|    1|       m_axi|                                           mem|       pointer|
|m_axi_mem_BUSER     |   in|    1|       m_axi|                                           mem|       pointer|
|sext_ln126          |   in|   62|     ap_none|                                    sext_ln126|        scalar|
|out1_w_address0     |  out|    4|   ap_memory|                                        out1_w|         array|
|out1_w_ce0          |  out|    1|   ap_memory|                                        out1_w|         array|
|out1_w_q0           |   in|   27|   ap_memory|                                        out1_w|         array|
+--------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln126_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln126"   --->   Operation 7 'read' 'sext_ln126_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln126_cast = sext i62 %sext_ln126_read"   --->   Operation 8 'sext' 'sext_ln126_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 10, void @empty_4, void @empty_6, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc681"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [d3.cpp:126]   --->   Operation 12 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.79ns)   --->   "%icmp_ln126 = icmp_eq  i4 %i_3, i4 10" [d3.cpp:126]   --->   Operation 13 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.79ns)   --->   "%add_ln126 = add i4 %i_3, i4 1" [d3.cpp:126]   --->   Operation 14 'add' 'add_ln126' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %icmp_ln126, void %for.inc681.split, void %for.end683.exitStub" [d3.cpp:126]   --->   Operation 15 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_4_cast = zext i4 %i_3" [d3.cpp:126]   --->   Operation 16 'zext' 'i_4_cast' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%out1_w_addr = getelementptr i27 %out1_w, i64 0, i64 %i_4_cast" [d3.cpp:128]   --->   Operation 17 'getelementptr' 'out1_w_addr' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.67ns)   --->   "%out1_w_load = load i4 %out1_w_addr" [d3.cpp:128]   --->   Operation 18 'load' 'out1_w_load' <Predicate = (!icmp_ln126)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln126 = store i4 %add_ln126, i4 %i" [d3.cpp:126]   --->   Operation 19 'store' 'store_ln126' <Predicate = (!icmp_ln126)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln126_cast" [d3.cpp:126]   --->   Operation 21 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.67ns)   --->   "%out1_w_load = load i4 %out1_w_addr" [d3.cpp:128]   --->   Operation 23 'load' 'out1_w_load' <Predicate = (!icmp_ln126)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln126)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln126 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [d3.cpp:126]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln126 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [d3.cpp:126]   --->   Operation 25 'specloopname' 'specloopname_ln126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i27 %out1_w_load" [d3.cpp:128]   --->   Operation 26 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (7.30ns)   --->   "%write_ln128 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %mem_addr, i32 %zext_ln128, i4 15" [d3.cpp:128]   --->   Operation 27 'write' 'write_ln128' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln126 = br void %for.inc681" [d3.cpp:126]   --->   Operation 28 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln126]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out1_w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 0100]
sext_ln126_read         (read             ) [ 0000]
sext_ln126_cast         (sext             ) [ 0110]
specinterface_ln0       (specinterface    ) [ 0000]
store_ln0               (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
i_3                     (load             ) [ 0000]
icmp_ln126              (icmp             ) [ 0110]
add_ln126               (add              ) [ 0000]
br_ln126                (br               ) [ 0000]
i_4_cast                (zext             ) [ 0000]
out1_w_addr             (getelementptr    ) [ 0110]
store_ln126             (store            ) [ 0000]
specbitsmap_ln0         (specbitsmap      ) [ 0000]
mem_addr                (getelementptr    ) [ 0101]
specpipeline_ln0        (specpipeline     ) [ 0000]
out1_w_load             (load             ) [ 0101]
speclooptripcount_ln126 (speclooptripcount) [ 0000]
specloopname_ln126      (specloopname     ) [ 0000]
zext_ln128              (zext             ) [ 0000]
write_ln128             (write            ) [ 0000]
br_ln126                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln126">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln126"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out1_w">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out1_w"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sext_ln126_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="62" slack="0"/>
<pin id="60" dir="0" index="1" bw="62" slack="0"/>
<pin id="61" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln126_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln128_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="1"/>
<pin id="67" dir="0" index="2" bw="27" slack="0"/>
<pin id="68" dir="0" index="3" bw="1" slack="0"/>
<pin id="69" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln128/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="out1_w_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="27" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out1_w_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out1_w_load/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="sext_ln126_cast_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="62" slack="0"/>
<pin id="87" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln126_cast/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln0_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="4" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_3_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="icmp_ln126_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="0"/>
<pin id="99" dir="0" index="1" bw="4" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln126/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="add_ln126_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_4_cast_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_4_cast/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln126_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="4" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="mem_addr_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="1"/>
<pin id="122" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln128_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="27" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/3 "/>
</bind>
</comp>

<comp id="128" class="1005" name="i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="135" class="1005" name="sext_ln126_cast_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="1"/>
<pin id="137" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln126_cast "/>
</bind>
</comp>

<comp id="140" class="1005" name="icmp_ln126_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln126 "/>
</bind>
</comp>

<comp id="144" class="1005" name="out1_w_addr_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="1"/>
<pin id="146" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_addr "/>
</bind>
</comp>

<comp id="149" class="1005" name="mem_addr_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="154" class="1005" name="out1_w_load_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="27" slack="1"/>
<pin id="156" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="50" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="52" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="58" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="94" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="94" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="94" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="118"><net_src comp="103" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="124" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="131"><net_src comp="54" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="134"><net_src comp="128" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="138"><net_src comp="85" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="143"><net_src comp="97" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="72" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="152"><net_src comp="119" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="157"><net_src comp="79" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="124" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {3 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_ARRAY_WRITE : mem | {}
	Port: fiat_25519_carry_square_Pipeline_ARRAY_WRITE : sext_ln126 | {1 }
	Port: fiat_25519_carry_square_Pipeline_ARRAY_WRITE : out1_w | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		icmp_ln126 : 2
		add_ln126 : 2
		br_ln126 : 3
		i_4_cast : 2
		out1_w_addr : 3
		out1_w_load : 4
		store_ln126 : 3
	State 2
	State 3
		write_ln128 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln126_fu_97      |    0    |    12   |
|----------|----------------------------|---------|---------|
|    add   |      add_ln126_fu_103      |    0    |    12   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln126_read_read_fu_58 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln128_write_fu_64  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln126_cast_fu_85   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |       i_4_cast_fu_109      |    0    |    0    |
|          |      zext_ln128_fu_124     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    24   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       i_reg_128       |    4   |
|   icmp_ln126_reg_140  |    1   |
|    mem_addr_reg_149   |   32   |
|  out1_w_addr_reg_144  |    4   |
|  out1_w_load_reg_154  |   27   |
|sext_ln126_cast_reg_135|   64   |
+-----------------------+--------+
|         Total         |   132  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  0.427  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   132  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   132  |   33   |
+-----------+--------+--------+--------+
