# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/unnat/Desktop/ECE385/FPGAudacity {C:/Users/unnat/Desktop/ECE385/FPGAudacity/sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:26 on May 05,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/unnat/Desktop/ECE385/FPGAudacity" C:/Users/unnat/Desktop/ECE385/FPGAudacity/sdram_pll.v 
# -- Compiling module sdram_pll
# 
# Top level modules:
# 	sdram_pll
# End time: 23:37:26 on May 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/unnat/Desktop/ECE385/FPGAudacity/db {C:/Users/unnat/Desktop/ECE385/FPGAudacity/db/sdram_pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:26 on May 05,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/unnat/Desktop/ECE385/FPGAudacity/db" C:/Users/unnat/Desktop/ECE385/FPGAudacity/db/sdram_pll_altpll.v 
# -- Compiling module sdram_pll_altpll
# 
# Top level modules:
# 	sdram_pll_altpll
# End time: 23:37:26 on May 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/unnat/Desktop/ECE385/FPGAudacity {C:/Users/unnat/Desktop/ECE385/FPGAudacity/countdown.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:27 on May 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/unnat/Desktop/ECE385/FPGAudacity" C:/Users/unnat/Desktop/ECE385/FPGAudacity/countdown.sv 
# -- Compiling module countdown
# 
# Top level modules:
# 	countdown
# End time: 23:37:27 on May 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/unnat/Desktop/ECE385/FPGAudacity {C:/Users/unnat/Desktop/ECE385/FPGAudacity/sdram_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:27 on May 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/unnat/Desktop/ECE385/FPGAudacity" C:/Users/unnat/Desktop/ECE385/FPGAudacity/sdram_control.sv 
# -- Compiling module sdram_control
# 
# Top level modules:
# 	sdram_control
# End time: 23:37:27 on May 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/unnat/Desktop/ECE385/FPGAudacity {C:/Users/unnat/Desktop/ECE385/FPGAudacity/sdram_testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:27 on May 05,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/unnat/Desktop/ECE385/FPGAudacity" C:/Users/unnat/Desktop/ECE385/FPGAudacity/sdram_testbench.sv 
# -- Compiling module sdram_testbench
# 
# Top level modules:
# 	sdram_testbench
# End time: 23:37:27 on May 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  sdram_testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" sdram_testbench 
# Start time: 23:37:27 on May 05,2020
# Loading sv_std.std
# Loading work.sdram_testbench
# Loading work.sdram_control
# Loading work.sdram_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.countdown
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: unnat  Hostname: ALOHOMORA  ProcessID: 24672
#           Attempting to use alternate WLF file "./wlftbxntky".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbxntky
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
# ** Warning: (vsim-8315) C:/Users/unnat/Desktop/ECE385/FPGAudacity/sdram_control.sv(133): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /sdram_testbench/inst
# ** Warning: (vsim-8315) C:/Users/unnat/Desktop/ECE385/FPGAudacity/sdram_control.sv(133): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /sdram_testbench/inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: sdram_testbench.inst.pll_clocks.altpll_component.cycloneiii_pll.pll3
restart
run
# ** Warning: (vsim-8315) C:/Users/unnat/Desktop/ECE385/FPGAudacity/sdram_control.sv(133): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /sdram_testbench/inst
# ** Warning: (vsim-8315) C:/Users/unnat/Desktop/ECE385/FPGAudacity/sdram_control.sv(133): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /sdram_testbench/inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: sdram_testbench.inst.pll_clocks.altpll_component.cycloneiii_pll.pll3
restart
run
# ** Warning: (vsim-8315) C:/Users/unnat/Desktop/ECE385/FPGAudacity/sdram_control.sv(133): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /sdram_testbench/inst
# ** Warning: (vsim-8315) C:/Users/unnat/Desktop/ECE385/FPGAudacity/sdram_control.sv(133): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /sdram_testbench/inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: sdram_testbench.inst.pll_clocks.altpll_component.cycloneiii_pll.pll3
vlog -reportprogress 300 -work work C:/Users/unnat/Desktop/ECE385/FPGAudacity/sdram_control.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:17 on May 05,2020
# vlog -reportprogress 300 -work work C:/Users/unnat/Desktop/ECE385/FPGAudacity/sdram_control.sv 
# -- Compiling module sdram_control
# 
# Top level modules:
# 	sdram_control
# End time: 23:40:17 on May 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.sdram_control
run
# ** Warning: (vsim-8315) C:/Users/unnat/Desktop/ECE385/FPGAudacity/sdram_control.sv(133): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /sdram_testbench/inst
# ** Warning: (vsim-8315) C:/Users/unnat/Desktop/ECE385/FPGAudacity/sdram_control.sv(133): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /sdram_testbench/inst
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 90000  Instance: sdram_testbench.inst.pll_clocks.altpll_component.cycloneiii_pll.pll3
# End time: 23:40:50 on May 05,2020, Elapsed time: 0:03:23
# Errors: 0, Warnings: 10
