

================================================================
== Vivado HLS Report for 'createRoundKey'
================================================================
* Date:           Mon Dec  9 22:58:05 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        encrypt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.280 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        8|        8| 80.000 ns | 80.000 ns |    8|    8| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.23>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ptr_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %ptr)" [helper.cpp:310]   --->   Operation 10 'read' 'ptr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln318 = trunc i10 %ptr_read to i2" [helper.cpp:318]   --->   Operation 11 'trunc' 'trunc_ln318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln318_1 = trunc i10 %ptr_read to i8" [helper.cpp:318]   --->   Operation 12 'trunc' 'trunc_ln318_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lshr_ln = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %ptr_read, i32 2, i32 7)" [helper.cpp:318]   --->   Operation 13 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln318_1 = zext i6 %lshr_ln to i64" [helper.cpp:318]   --->   Operation 14 'zext' 'zext_ln318_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%expandedKey_0_addr = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_1" [helper.cpp:318]   --->   Operation 15 'getelementptr' 'expandedKey_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%expandedKey_0_load = load i8* %expandedKey_0_addr, align 1" [helper.cpp:318]   --->   Operation 16 'load' 'expandedKey_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%expandedKey_1_addr = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_1" [helper.cpp:318]   --->   Operation 17 'getelementptr' 'expandedKey_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%expandedKey_1_load = load i8* %expandedKey_1_addr, align 1" [helper.cpp:318]   --->   Operation 18 'load' 'expandedKey_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%expandedKey_2_addr = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_1" [helper.cpp:318]   --->   Operation 19 'getelementptr' 'expandedKey_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%expandedKey_2_load = load i8* %expandedKey_2_addr, align 1" [helper.cpp:318]   --->   Operation 20 'load' 'expandedKey_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%expandedKey_3_addr = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_1" [helper.cpp:318]   --->   Operation 21 'getelementptr' 'expandedKey_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%expandedKey_3_load = load i8* %expandedKey_3_addr, align 1" [helper.cpp:318]   --->   Operation 22 'load' 'expandedKey_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_1 : Operation 23 [1/1] (1.91ns)   --->   "%add_ln318 = add i8 1, %trunc_ln318_1" [helper.cpp:318]   --->   Operation 23 'add' 'add_ln318' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%lshr_ln318_1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318, i32 2, i32 7)" [helper.cpp:318]   --->   Operation 24 'partselect' 'lshr_ln318_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln318_2 = zext i6 %lshr_ln318_1 to i64" [helper.cpp:318]   --->   Operation 25 'zext' 'zext_ln318_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_4 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_2" [helper.cpp:318]   --->   Operation 26 'getelementptr' 'expandedKey_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%expandedKey_1_load_2 = load i8* %expandedKey_1_addr_4, align 1" [helper.cpp:318]   --->   Operation 27 'load' 'expandedKey_1_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%expandedKey_2_addr_4 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_2" [helper.cpp:318]   --->   Operation 28 'getelementptr' 'expandedKey_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%expandedKey_2_load_2 = load i8* %expandedKey_2_addr_4, align 1" [helper.cpp:318]   --->   Operation 29 'load' 'expandedKey_2_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%expandedKey_3_addr_4 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_2" [helper.cpp:318]   --->   Operation 30 'getelementptr' 'expandedKey_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%expandedKey_3_load_2 = load i8* %expandedKey_3_addr_4, align 1" [helper.cpp:318]   --->   Operation 31 'load' 'expandedKey_3_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_4 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_2" [helper.cpp:318]   --->   Operation 32 'getelementptr' 'expandedKey_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%expandedKey_0_load_2 = load i8* %expandedKey_0_addr_4, align 1" [helper.cpp:318]   --->   Operation 33 'load' 'expandedKey_0_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>

State 2 <SV = 1> <Delay = 4.28>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln318 = zext i2 %trunc_ln318 to i32" [helper.cpp:318]   --->   Operation 34 'zext' 'zext_ln318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (2.32ns)   --->   "%expandedKey_0_load = load i8* %expandedKey_0_addr, align 1" [helper.cpp:318]   --->   Operation 35 'load' 'expandedKey_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_2 : Operation 36 [1/2] (2.32ns)   --->   "%expandedKey_1_load = load i8* %expandedKey_1_addr, align 1" [helper.cpp:318]   --->   Operation 36 'load' 'expandedKey_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_2 : Operation 37 [1/2] (2.32ns)   --->   "%expandedKey_2_load = load i8* %expandedKey_2_addr, align 1" [helper.cpp:318]   --->   Operation 37 'load' 'expandedKey_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_2 : Operation 38 [1/2] (2.32ns)   --->   "%expandedKey_3_load = load i8* %expandedKey_3_addr, align 1" [helper.cpp:318]   --->   Operation 38 'load' 'expandedKey_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_2 : Operation 39 [1/1] (1.95ns)   --->   "%roundKey_0_write_as = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_0_load, i8 %expandedKey_1_load, i8 %expandedKey_2_load, i8 %expandedKey_3_load, i32 %zext_ln318)" [helper.cpp:318]   --->   Operation 39 'mux' 'roundKey_0_write_as' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/2] (2.32ns)   --->   "%expandedKey_1_load_2 = load i8* %expandedKey_1_addr_4, align 1" [helper.cpp:318]   --->   Operation 40 'load' 'expandedKey_1_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_2 : Operation 41 [1/2] (2.32ns)   --->   "%expandedKey_2_load_2 = load i8* %expandedKey_2_addr_4, align 1" [helper.cpp:318]   --->   Operation 41 'load' 'expandedKey_2_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_2 : Operation 42 [1/2] (2.32ns)   --->   "%expandedKey_3_load_2 = load i8* %expandedKey_3_addr_4, align 1" [helper.cpp:318]   --->   Operation 42 'load' 'expandedKey_3_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_2 : Operation 43 [1/2] (2.32ns)   --->   "%expandedKey_0_load_2 = load i8* %expandedKey_0_addr_4, align 1" [helper.cpp:318]   --->   Operation 43 'load' 'expandedKey_0_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_2 : Operation 44 [1/1] (1.95ns)   --->   "%roundKey_4_write_as = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_1_load_2, i8 %expandedKey_2_load_2, i8 %expandedKey_3_load_2, i8 %expandedKey_0_load_2, i32 %zext_ln318)" [helper.cpp:318]   --->   Operation 44 'mux' 'roundKey_4_write_as' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.91ns)   --->   "%add_ln318_1 = add i8 2, %trunc_ln318_1" [helper.cpp:318]   --->   Operation 45 'add' 'add_ln318_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%lshr_ln318_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_1, i32 2, i32 7)" [helper.cpp:318]   --->   Operation 46 'partselect' 'lshr_ln318_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln318_3 = zext i6 %lshr_ln318_2 to i64" [helper.cpp:318]   --->   Operation 47 'zext' 'zext_ln318_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%expandedKey_2_addr_5 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_3" [helper.cpp:318]   --->   Operation 48 'getelementptr' 'expandedKey_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.32ns)   --->   "%expandedKey_2_load_3 = load i8* %expandedKey_2_addr_5, align 1" [helper.cpp:318]   --->   Operation 49 'load' 'expandedKey_2_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%expandedKey_3_addr_5 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_3" [helper.cpp:318]   --->   Operation 50 'getelementptr' 'expandedKey_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (2.32ns)   --->   "%expandedKey_3_load_3 = load i8* %expandedKey_3_addr_5, align 1" [helper.cpp:318]   --->   Operation 51 'load' 'expandedKey_3_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_5 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_3" [helper.cpp:318]   --->   Operation 52 'getelementptr' 'expandedKey_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (2.32ns)   --->   "%expandedKey_0_load_3 = load i8* %expandedKey_0_addr_5, align 1" [helper.cpp:318]   --->   Operation 53 'load' 'expandedKey_0_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_5 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_3" [helper.cpp:318]   --->   Operation 54 'getelementptr' 'expandedKey_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (2.32ns)   --->   "%expandedKey_1_load_3 = load i8* %expandedKey_1_addr_5, align 1" [helper.cpp:318]   --->   Operation 55 'load' 'expandedKey_1_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_2 : Operation 56 [1/1] (1.91ns)   --->   "%add_ln318_2 = add i8 3, %trunc_ln318_1" [helper.cpp:318]   --->   Operation 56 'add' 'add_ln318_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%lshr_ln318_3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_2, i32 2, i32 7)" [helper.cpp:318]   --->   Operation 57 'partselect' 'lshr_ln318_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln318_4 = zext i6 %lshr_ln318_3 to i64" [helper.cpp:318]   --->   Operation 58 'zext' 'zext_ln318_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%expandedKey_3_addr_6 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_4" [helper.cpp:318]   --->   Operation 59 'getelementptr' 'expandedKey_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (2.32ns)   --->   "%expandedKey_3_load_4 = load i8* %expandedKey_3_addr_6, align 1" [helper.cpp:318]   --->   Operation 60 'load' 'expandedKey_3_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_6 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_4" [helper.cpp:318]   --->   Operation 61 'getelementptr' 'expandedKey_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (2.32ns)   --->   "%expandedKey_0_load_4 = load i8* %expandedKey_0_addr_6, align 1" [helper.cpp:318]   --->   Operation 62 'load' 'expandedKey_0_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_6 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_4" [helper.cpp:318]   --->   Operation 63 'getelementptr' 'expandedKey_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (2.32ns)   --->   "%expandedKey_1_load_4 = load i8* %expandedKey_1_addr_6, align 1" [helper.cpp:318]   --->   Operation 64 'load' 'expandedKey_1_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%expandedKey_2_addr_6 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_4" [helper.cpp:318]   --->   Operation 65 'getelementptr' 'expandedKey_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (2.32ns)   --->   "%expandedKey_2_load_4 = load i8* %expandedKey_2_addr_6, align 1" [helper.cpp:318]   --->   Operation 66 'load' 'expandedKey_2_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>

State 3 <SV = 2> <Delay = 4.28>
ST_3 : Operation 67 [1/2] (2.32ns)   --->   "%expandedKey_2_load_3 = load i8* %expandedKey_2_addr_5, align 1" [helper.cpp:318]   --->   Operation 67 'load' 'expandedKey_2_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_3 : Operation 68 [1/2] (2.32ns)   --->   "%expandedKey_3_load_3 = load i8* %expandedKey_3_addr_5, align 1" [helper.cpp:318]   --->   Operation 68 'load' 'expandedKey_3_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_3 : Operation 69 [1/2] (2.32ns)   --->   "%expandedKey_0_load_3 = load i8* %expandedKey_0_addr_5, align 1" [helper.cpp:318]   --->   Operation 69 'load' 'expandedKey_0_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_3 : Operation 70 [1/2] (2.32ns)   --->   "%expandedKey_1_load_3 = load i8* %expandedKey_1_addr_5, align 1" [helper.cpp:318]   --->   Operation 70 'load' 'expandedKey_1_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_3 : Operation 71 [1/1] (1.95ns)   --->   "%roundKey_8_write_as = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_2_load_3, i8 %expandedKey_3_load_3, i8 %expandedKey_0_load_3, i8 %expandedKey_1_load_3, i32 %zext_ln318)" [helper.cpp:318]   --->   Operation 71 'mux' 'roundKey_8_write_as' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/2] (2.32ns)   --->   "%expandedKey_3_load_4 = load i8* %expandedKey_3_addr_6, align 1" [helper.cpp:318]   --->   Operation 72 'load' 'expandedKey_3_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_3 : Operation 73 [1/2] (2.32ns)   --->   "%expandedKey_0_load_4 = load i8* %expandedKey_0_addr_6, align 1" [helper.cpp:318]   --->   Operation 73 'load' 'expandedKey_0_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_3 : Operation 74 [1/2] (2.32ns)   --->   "%expandedKey_1_load_4 = load i8* %expandedKey_1_addr_6, align 1" [helper.cpp:318]   --->   Operation 74 'load' 'expandedKey_1_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_3 : Operation 75 [1/2] (2.32ns)   --->   "%expandedKey_2_load_4 = load i8* %expandedKey_2_addr_6, align 1" [helper.cpp:318]   --->   Operation 75 'load' 'expandedKey_2_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_3 : Operation 76 [1/1] (1.95ns)   --->   "%roundKey_12_write_a = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_3_load_4, i8 %expandedKey_0_load_4, i8 %expandedKey_1_load_4, i8 %expandedKey_2_load_4, i32 %zext_ln318)" [helper.cpp:318]   --->   Operation 76 'mux' 'roundKey_12_write_a' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.91ns)   --->   "%add_ln318_3 = add i8 4, %trunc_ln318_1" [helper.cpp:318]   --->   Operation 77 'add' 'add_ln318_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%lshr_ln318_4 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_3, i32 2, i32 7)" [helper.cpp:318]   --->   Operation 78 'partselect' 'lshr_ln318_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln318_5 = zext i6 %lshr_ln318_4 to i64" [helper.cpp:318]   --->   Operation 79 'zext' 'zext_ln318_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_7 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_5" [helper.cpp:318]   --->   Operation 80 'getelementptr' 'expandedKey_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (2.32ns)   --->   "%expandedKey_0_load_5 = load i8* %expandedKey_0_addr_7, align 1" [helper.cpp:318]   --->   Operation 81 'load' 'expandedKey_0_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_7 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_5" [helper.cpp:318]   --->   Operation 82 'getelementptr' 'expandedKey_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (2.32ns)   --->   "%expandedKey_1_load_5 = load i8* %expandedKey_1_addr_7, align 1" [helper.cpp:318]   --->   Operation 83 'load' 'expandedKey_1_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%expandedKey_2_addr_7 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_5" [helper.cpp:318]   --->   Operation 84 'getelementptr' 'expandedKey_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (2.32ns)   --->   "%expandedKey_2_load_5 = load i8* %expandedKey_2_addr_7, align 1" [helper.cpp:318]   --->   Operation 85 'load' 'expandedKey_2_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%expandedKey_3_addr_7 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_5" [helper.cpp:318]   --->   Operation 86 'getelementptr' 'expandedKey_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (2.32ns)   --->   "%expandedKey_3_load_5 = load i8* %expandedKey_3_addr_7, align 1" [helper.cpp:318]   --->   Operation 87 'load' 'expandedKey_3_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_3 : Operation 88 [1/1] (1.91ns)   --->   "%add_ln318_4 = add i8 5, %trunc_ln318_1" [helper.cpp:318]   --->   Operation 88 'add' 'add_ln318_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%lshr_ln318_5 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_4, i32 2, i32 7)" [helper.cpp:318]   --->   Operation 89 'partselect' 'lshr_ln318_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln318_6 = zext i6 %lshr_ln318_5 to i64" [helper.cpp:318]   --->   Operation 90 'zext' 'zext_ln318_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_8 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_6" [helper.cpp:318]   --->   Operation 91 'getelementptr' 'expandedKey_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (2.32ns)   --->   "%expandedKey_1_load_6 = load i8* %expandedKey_1_addr_8, align 1" [helper.cpp:318]   --->   Operation 92 'load' 'expandedKey_1_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%expandedKey_2_addr_8 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_6" [helper.cpp:318]   --->   Operation 93 'getelementptr' 'expandedKey_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [2/2] (2.32ns)   --->   "%expandedKey_2_load_6 = load i8* %expandedKey_2_addr_8, align 1" [helper.cpp:318]   --->   Operation 94 'load' 'expandedKey_2_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%expandedKey_3_addr_8 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_6" [helper.cpp:318]   --->   Operation 95 'getelementptr' 'expandedKey_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [2/2] (2.32ns)   --->   "%expandedKey_3_load_6 = load i8* %expandedKey_3_addr_8, align 1" [helper.cpp:318]   --->   Operation 96 'load' 'expandedKey_3_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_8 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_6" [helper.cpp:318]   --->   Operation 97 'getelementptr' 'expandedKey_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [2/2] (2.32ns)   --->   "%expandedKey_0_load_6 = load i8* %expandedKey_0_addr_8, align 1" [helper.cpp:318]   --->   Operation 98 'load' 'expandedKey_0_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>

State 4 <SV = 3> <Delay = 4.28>
ST_4 : Operation 99 [1/2] (2.32ns)   --->   "%expandedKey_0_load_5 = load i8* %expandedKey_0_addr_7, align 1" [helper.cpp:318]   --->   Operation 99 'load' 'expandedKey_0_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_4 : Operation 100 [1/2] (2.32ns)   --->   "%expandedKey_1_load_5 = load i8* %expandedKey_1_addr_7, align 1" [helper.cpp:318]   --->   Operation 100 'load' 'expandedKey_1_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_4 : Operation 101 [1/2] (2.32ns)   --->   "%expandedKey_2_load_5 = load i8* %expandedKey_2_addr_7, align 1" [helper.cpp:318]   --->   Operation 101 'load' 'expandedKey_2_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_4 : Operation 102 [1/2] (2.32ns)   --->   "%expandedKey_3_load_5 = load i8* %expandedKey_3_addr_7, align 1" [helper.cpp:318]   --->   Operation 102 'load' 'expandedKey_3_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_4 : Operation 103 [1/1] (1.95ns)   --->   "%roundKey_1_write_as = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_0_load_5, i8 %expandedKey_1_load_5, i8 %expandedKey_2_load_5, i8 %expandedKey_3_load_5, i32 %zext_ln318)" [helper.cpp:318]   --->   Operation 103 'mux' 'roundKey_1_write_as' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/2] (2.32ns)   --->   "%expandedKey_1_load_6 = load i8* %expandedKey_1_addr_8, align 1" [helper.cpp:318]   --->   Operation 104 'load' 'expandedKey_1_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_4 : Operation 105 [1/2] (2.32ns)   --->   "%expandedKey_2_load_6 = load i8* %expandedKey_2_addr_8, align 1" [helper.cpp:318]   --->   Operation 105 'load' 'expandedKey_2_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_4 : Operation 106 [1/2] (2.32ns)   --->   "%expandedKey_3_load_6 = load i8* %expandedKey_3_addr_8, align 1" [helper.cpp:318]   --->   Operation 106 'load' 'expandedKey_3_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_4 : Operation 107 [1/2] (2.32ns)   --->   "%expandedKey_0_load_6 = load i8* %expandedKey_0_addr_8, align 1" [helper.cpp:318]   --->   Operation 107 'load' 'expandedKey_0_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_4 : Operation 108 [1/1] (1.95ns)   --->   "%roundKey_5_write_as = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_1_load_6, i8 %expandedKey_2_load_6, i8 %expandedKey_3_load_6, i8 %expandedKey_0_load_6, i32 %zext_ln318)" [helper.cpp:318]   --->   Operation 108 'mux' 'roundKey_5_write_as' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (1.91ns)   --->   "%add_ln318_5 = add i8 6, %trunc_ln318_1" [helper.cpp:318]   --->   Operation 109 'add' 'add_ln318_5' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%lshr_ln318_6 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_5, i32 2, i32 7)" [helper.cpp:318]   --->   Operation 110 'partselect' 'lshr_ln318_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln318_7 = zext i6 %lshr_ln318_6 to i64" [helper.cpp:318]   --->   Operation 111 'zext' 'zext_ln318_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%expandedKey_2_addr_9 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_7" [helper.cpp:318]   --->   Operation 112 'getelementptr' 'expandedKey_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [2/2] (2.32ns)   --->   "%expandedKey_2_load_7 = load i8* %expandedKey_2_addr_9, align 1" [helper.cpp:318]   --->   Operation 113 'load' 'expandedKey_2_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%expandedKey_3_addr_9 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_7" [helper.cpp:318]   --->   Operation 114 'getelementptr' 'expandedKey_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [2/2] (2.32ns)   --->   "%expandedKey_3_load_7 = load i8* %expandedKey_3_addr_9, align 1" [helper.cpp:318]   --->   Operation 115 'load' 'expandedKey_3_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_9 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_7" [helper.cpp:318]   --->   Operation 116 'getelementptr' 'expandedKey_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [2/2] (2.32ns)   --->   "%expandedKey_0_load_7 = load i8* %expandedKey_0_addr_9, align 1" [helper.cpp:318]   --->   Operation 117 'load' 'expandedKey_0_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_9 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_7" [helper.cpp:318]   --->   Operation 118 'getelementptr' 'expandedKey_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (2.32ns)   --->   "%expandedKey_1_load_7 = load i8* %expandedKey_1_addr_9, align 1" [helper.cpp:318]   --->   Operation 119 'load' 'expandedKey_1_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_4 : Operation 120 [1/1] (1.91ns)   --->   "%add_ln318_6 = add i8 7, %trunc_ln318_1" [helper.cpp:318]   --->   Operation 120 'add' 'add_ln318_6' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%lshr_ln318_7 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_6, i32 2, i32 7)" [helper.cpp:318]   --->   Operation 121 'partselect' 'lshr_ln318_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln318_8 = zext i6 %lshr_ln318_7 to i64" [helper.cpp:318]   --->   Operation 122 'zext' 'zext_ln318_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%expandedKey_3_addr_10 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_8" [helper.cpp:318]   --->   Operation 123 'getelementptr' 'expandedKey_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [2/2] (2.32ns)   --->   "%expandedKey_3_load_8 = load i8* %expandedKey_3_addr_10, align 1" [helper.cpp:318]   --->   Operation 124 'load' 'expandedKey_3_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_10 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_8" [helper.cpp:318]   --->   Operation 125 'getelementptr' 'expandedKey_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [2/2] (2.32ns)   --->   "%expandedKey_0_load_8 = load i8* %expandedKey_0_addr_10, align 1" [helper.cpp:318]   --->   Operation 126 'load' 'expandedKey_0_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_10 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_8" [helper.cpp:318]   --->   Operation 127 'getelementptr' 'expandedKey_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [2/2] (2.32ns)   --->   "%expandedKey_1_load_8 = load i8* %expandedKey_1_addr_10, align 1" [helper.cpp:318]   --->   Operation 128 'load' 'expandedKey_1_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%expandedKey_2_addr_10 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_8" [helper.cpp:318]   --->   Operation 129 'getelementptr' 'expandedKey_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [2/2] (2.32ns)   --->   "%expandedKey_2_load_8 = load i8* %expandedKey_2_addr_10, align 1" [helper.cpp:318]   --->   Operation 130 'load' 'expandedKey_2_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>

State 5 <SV = 4> <Delay = 4.28>
ST_5 : Operation 131 [1/2] (2.32ns)   --->   "%expandedKey_2_load_7 = load i8* %expandedKey_2_addr_9, align 1" [helper.cpp:318]   --->   Operation 131 'load' 'expandedKey_2_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_5 : Operation 132 [1/2] (2.32ns)   --->   "%expandedKey_3_load_7 = load i8* %expandedKey_3_addr_9, align 1" [helper.cpp:318]   --->   Operation 132 'load' 'expandedKey_3_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_5 : Operation 133 [1/2] (2.32ns)   --->   "%expandedKey_0_load_7 = load i8* %expandedKey_0_addr_9, align 1" [helper.cpp:318]   --->   Operation 133 'load' 'expandedKey_0_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_5 : Operation 134 [1/2] (2.32ns)   --->   "%expandedKey_1_load_7 = load i8* %expandedKey_1_addr_9, align 1" [helper.cpp:318]   --->   Operation 134 'load' 'expandedKey_1_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_5 : Operation 135 [1/1] (1.95ns)   --->   "%roundKey_9_write_as = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_2_load_7, i8 %expandedKey_3_load_7, i8 %expandedKey_0_load_7, i8 %expandedKey_1_load_7, i32 %zext_ln318)" [helper.cpp:318]   --->   Operation 135 'mux' 'roundKey_9_write_as' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/2] (2.32ns)   --->   "%expandedKey_3_load_8 = load i8* %expandedKey_3_addr_10, align 1" [helper.cpp:318]   --->   Operation 136 'load' 'expandedKey_3_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_5 : Operation 137 [1/2] (2.32ns)   --->   "%expandedKey_0_load_8 = load i8* %expandedKey_0_addr_10, align 1" [helper.cpp:318]   --->   Operation 137 'load' 'expandedKey_0_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_5 : Operation 138 [1/2] (2.32ns)   --->   "%expandedKey_1_load_8 = load i8* %expandedKey_1_addr_10, align 1" [helper.cpp:318]   --->   Operation 138 'load' 'expandedKey_1_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_5 : Operation 139 [1/2] (2.32ns)   --->   "%expandedKey_2_load_8 = load i8* %expandedKey_2_addr_10, align 1" [helper.cpp:318]   --->   Operation 139 'load' 'expandedKey_2_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_5 : Operation 140 [1/1] (1.95ns)   --->   "%roundKey_13_write_a = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_3_load_8, i8 %expandedKey_0_load_8, i8 %expandedKey_1_load_8, i8 %expandedKey_2_load_8, i32 %zext_ln318)" [helper.cpp:318]   --->   Operation 140 'mux' 'roundKey_13_write_a' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (1.91ns)   --->   "%add_ln318_7 = add i8 8, %trunc_ln318_1" [helper.cpp:318]   --->   Operation 141 'add' 'add_ln318_7' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%lshr_ln318_8 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_7, i32 2, i32 7)" [helper.cpp:318]   --->   Operation 142 'partselect' 'lshr_ln318_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln318_9 = zext i6 %lshr_ln318_8 to i64" [helper.cpp:318]   --->   Operation 143 'zext' 'zext_ln318_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_11 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_9" [helper.cpp:318]   --->   Operation 144 'getelementptr' 'expandedKey_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [2/2] (2.32ns)   --->   "%expandedKey_0_load_9 = load i8* %expandedKey_0_addr_11, align 1" [helper.cpp:318]   --->   Operation 145 'load' 'expandedKey_0_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_11 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_9" [helper.cpp:318]   --->   Operation 146 'getelementptr' 'expandedKey_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [2/2] (2.32ns)   --->   "%expandedKey_1_load_9 = load i8* %expandedKey_1_addr_11, align 1" [helper.cpp:318]   --->   Operation 147 'load' 'expandedKey_1_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%expandedKey_2_addr_11 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_9" [helper.cpp:318]   --->   Operation 148 'getelementptr' 'expandedKey_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [2/2] (2.32ns)   --->   "%expandedKey_2_load_9 = load i8* %expandedKey_2_addr_11, align 1" [helper.cpp:318]   --->   Operation 149 'load' 'expandedKey_2_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%expandedKey_3_addr_11 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_9" [helper.cpp:318]   --->   Operation 150 'getelementptr' 'expandedKey_3_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [2/2] (2.32ns)   --->   "%expandedKey_3_load_9 = load i8* %expandedKey_3_addr_11, align 1" [helper.cpp:318]   --->   Operation 151 'load' 'expandedKey_3_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_5 : Operation 152 [1/1] (1.91ns)   --->   "%add_ln318_8 = add i8 9, %trunc_ln318_1" [helper.cpp:318]   --->   Operation 152 'add' 'add_ln318_8' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%lshr_ln318_9 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_8, i32 2, i32 7)" [helper.cpp:318]   --->   Operation 153 'partselect' 'lshr_ln318_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln318_10 = zext i6 %lshr_ln318_9 to i64" [helper.cpp:318]   --->   Operation 154 'zext' 'zext_ln318_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_12 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_10" [helper.cpp:318]   --->   Operation 155 'getelementptr' 'expandedKey_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [2/2] (2.32ns)   --->   "%expandedKey_1_load_10 = load i8* %expandedKey_1_addr_12, align 1" [helper.cpp:318]   --->   Operation 156 'load' 'expandedKey_1_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%expandedKey_2_addr_12 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_10" [helper.cpp:318]   --->   Operation 157 'getelementptr' 'expandedKey_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [2/2] (2.32ns)   --->   "%expandedKey_2_load_10 = load i8* %expandedKey_2_addr_12, align 1" [helper.cpp:318]   --->   Operation 158 'load' 'expandedKey_2_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%expandedKey_3_addr_12 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_10" [helper.cpp:318]   --->   Operation 159 'getelementptr' 'expandedKey_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [2/2] (2.32ns)   --->   "%expandedKey_3_load_10 = load i8* %expandedKey_3_addr_12, align 1" [helper.cpp:318]   --->   Operation 160 'load' 'expandedKey_3_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_12 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_10" [helper.cpp:318]   --->   Operation 161 'getelementptr' 'expandedKey_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [2/2] (2.32ns)   --->   "%expandedKey_0_load_10 = load i8* %expandedKey_0_addr_12, align 1" [helper.cpp:318]   --->   Operation 162 'load' 'expandedKey_0_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>

State 6 <SV = 5> <Delay = 4.28>
ST_6 : Operation 163 [1/2] (2.32ns)   --->   "%expandedKey_0_load_9 = load i8* %expandedKey_0_addr_11, align 1" [helper.cpp:318]   --->   Operation 163 'load' 'expandedKey_0_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_6 : Operation 164 [1/2] (2.32ns)   --->   "%expandedKey_1_load_9 = load i8* %expandedKey_1_addr_11, align 1" [helper.cpp:318]   --->   Operation 164 'load' 'expandedKey_1_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_6 : Operation 165 [1/2] (2.32ns)   --->   "%expandedKey_2_load_9 = load i8* %expandedKey_2_addr_11, align 1" [helper.cpp:318]   --->   Operation 165 'load' 'expandedKey_2_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_6 : Operation 166 [1/2] (2.32ns)   --->   "%expandedKey_3_load_9 = load i8* %expandedKey_3_addr_11, align 1" [helper.cpp:318]   --->   Operation 166 'load' 'expandedKey_3_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_6 : Operation 167 [1/1] (1.95ns)   --->   "%roundKey_2_write_as = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_0_load_9, i8 %expandedKey_1_load_9, i8 %expandedKey_2_load_9, i8 %expandedKey_3_load_9, i32 %zext_ln318)" [helper.cpp:318]   --->   Operation 167 'mux' 'roundKey_2_write_as' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/2] (2.32ns)   --->   "%expandedKey_1_load_10 = load i8* %expandedKey_1_addr_12, align 1" [helper.cpp:318]   --->   Operation 168 'load' 'expandedKey_1_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_6 : Operation 169 [1/2] (2.32ns)   --->   "%expandedKey_2_load_10 = load i8* %expandedKey_2_addr_12, align 1" [helper.cpp:318]   --->   Operation 169 'load' 'expandedKey_2_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_6 : Operation 170 [1/2] (2.32ns)   --->   "%expandedKey_3_load_10 = load i8* %expandedKey_3_addr_12, align 1" [helper.cpp:318]   --->   Operation 170 'load' 'expandedKey_3_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_6 : Operation 171 [1/2] (2.32ns)   --->   "%expandedKey_0_load_10 = load i8* %expandedKey_0_addr_12, align 1" [helper.cpp:318]   --->   Operation 171 'load' 'expandedKey_0_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_6 : Operation 172 [1/1] (1.95ns)   --->   "%roundKey_6_write_as = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_1_load_10, i8 %expandedKey_2_load_10, i8 %expandedKey_3_load_10, i8 %expandedKey_0_load_10, i32 %zext_ln318)" [helper.cpp:318]   --->   Operation 172 'mux' 'roundKey_6_write_as' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (1.91ns)   --->   "%add_ln318_9 = add i8 10, %trunc_ln318_1" [helper.cpp:318]   --->   Operation 173 'add' 'add_ln318_9' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%lshr_ln318_s = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_9, i32 2, i32 7)" [helper.cpp:318]   --->   Operation 174 'partselect' 'lshr_ln318_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln318_11 = zext i6 %lshr_ln318_s to i64" [helper.cpp:318]   --->   Operation 175 'zext' 'zext_ln318_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%expandedKey_2_addr_13 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_11" [helper.cpp:318]   --->   Operation 176 'getelementptr' 'expandedKey_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [2/2] (2.32ns)   --->   "%expandedKey_2_load_11 = load i8* %expandedKey_2_addr_13, align 1" [helper.cpp:318]   --->   Operation 177 'load' 'expandedKey_2_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%expandedKey_3_addr_13 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_11" [helper.cpp:318]   --->   Operation 178 'getelementptr' 'expandedKey_3_addr_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [2/2] (2.32ns)   --->   "%expandedKey_3_load_11 = load i8* %expandedKey_3_addr_13, align 1" [helper.cpp:318]   --->   Operation 179 'load' 'expandedKey_3_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_13 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_11" [helper.cpp:318]   --->   Operation 180 'getelementptr' 'expandedKey_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [2/2] (2.32ns)   --->   "%expandedKey_0_load_11 = load i8* %expandedKey_0_addr_13, align 1" [helper.cpp:318]   --->   Operation 181 'load' 'expandedKey_0_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_13 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_11" [helper.cpp:318]   --->   Operation 182 'getelementptr' 'expandedKey_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [2/2] (2.32ns)   --->   "%expandedKey_1_load_11 = load i8* %expandedKey_1_addr_13, align 1" [helper.cpp:318]   --->   Operation 183 'load' 'expandedKey_1_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_6 : Operation 184 [1/1] (1.91ns)   --->   "%add_ln318_10 = add i8 11, %trunc_ln318_1" [helper.cpp:318]   --->   Operation 184 'add' 'add_ln318_10' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%lshr_ln318_10 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_10, i32 2, i32 7)" [helper.cpp:318]   --->   Operation 185 'partselect' 'lshr_ln318_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln318_12 = zext i6 %lshr_ln318_10 to i64" [helper.cpp:318]   --->   Operation 186 'zext' 'zext_ln318_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%expandedKey_3_addr_14 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_12" [helper.cpp:318]   --->   Operation 187 'getelementptr' 'expandedKey_3_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [2/2] (2.32ns)   --->   "%expandedKey_3_load_12 = load i8* %expandedKey_3_addr_14, align 1" [helper.cpp:318]   --->   Operation 188 'load' 'expandedKey_3_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_14 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_12" [helper.cpp:318]   --->   Operation 189 'getelementptr' 'expandedKey_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [2/2] (2.32ns)   --->   "%expandedKey_0_load_12 = load i8* %expandedKey_0_addr_14, align 1" [helper.cpp:318]   --->   Operation 190 'load' 'expandedKey_0_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_14 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_12" [helper.cpp:318]   --->   Operation 191 'getelementptr' 'expandedKey_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [2/2] (2.32ns)   --->   "%expandedKey_1_load_12 = load i8* %expandedKey_1_addr_14, align 1" [helper.cpp:318]   --->   Operation 192 'load' 'expandedKey_1_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%expandedKey_2_addr_14 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_12" [helper.cpp:318]   --->   Operation 193 'getelementptr' 'expandedKey_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [2/2] (2.32ns)   --->   "%expandedKey_2_load_12 = load i8* %expandedKey_2_addr_14, align 1" [helper.cpp:318]   --->   Operation 194 'load' 'expandedKey_2_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>

State 7 <SV = 6> <Delay = 4.28>
ST_7 : Operation 195 [1/2] (2.32ns)   --->   "%expandedKey_2_load_11 = load i8* %expandedKey_2_addr_13, align 1" [helper.cpp:318]   --->   Operation 195 'load' 'expandedKey_2_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_7 : Operation 196 [1/2] (2.32ns)   --->   "%expandedKey_3_load_11 = load i8* %expandedKey_3_addr_13, align 1" [helper.cpp:318]   --->   Operation 196 'load' 'expandedKey_3_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_7 : Operation 197 [1/2] (2.32ns)   --->   "%expandedKey_0_load_11 = load i8* %expandedKey_0_addr_13, align 1" [helper.cpp:318]   --->   Operation 197 'load' 'expandedKey_0_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_7 : Operation 198 [1/2] (2.32ns)   --->   "%expandedKey_1_load_11 = load i8* %expandedKey_1_addr_13, align 1" [helper.cpp:318]   --->   Operation 198 'load' 'expandedKey_1_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_7 : Operation 199 [1/1] (1.95ns)   --->   "%roundKey_10_write_a = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_2_load_11, i8 %expandedKey_3_load_11, i8 %expandedKey_0_load_11, i8 %expandedKey_1_load_11, i32 %zext_ln318)" [helper.cpp:318]   --->   Operation 199 'mux' 'roundKey_10_write_a' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [1/2] (2.32ns)   --->   "%expandedKey_3_load_12 = load i8* %expandedKey_3_addr_14, align 1" [helper.cpp:318]   --->   Operation 200 'load' 'expandedKey_3_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_7 : Operation 201 [1/2] (2.32ns)   --->   "%expandedKey_0_load_12 = load i8* %expandedKey_0_addr_14, align 1" [helper.cpp:318]   --->   Operation 201 'load' 'expandedKey_0_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_7 : Operation 202 [1/2] (2.32ns)   --->   "%expandedKey_1_load_12 = load i8* %expandedKey_1_addr_14, align 1" [helper.cpp:318]   --->   Operation 202 'load' 'expandedKey_1_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_7 : Operation 203 [1/2] (2.32ns)   --->   "%expandedKey_2_load_12 = load i8* %expandedKey_2_addr_14, align 1" [helper.cpp:318]   --->   Operation 203 'load' 'expandedKey_2_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_7 : Operation 204 [1/1] (1.95ns)   --->   "%roundKey_14_write_a = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_3_load_12, i8 %expandedKey_0_load_12, i8 %expandedKey_1_load_12, i8 %expandedKey_2_load_12, i32 %zext_ln318)" [helper.cpp:318]   --->   Operation 204 'mux' 'roundKey_14_write_a' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (1.91ns)   --->   "%add_ln318_11 = add i8 12, %trunc_ln318_1" [helper.cpp:318]   --->   Operation 205 'add' 'add_ln318_11' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%lshr_ln318_11 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_11, i32 2, i32 7)" [helper.cpp:318]   --->   Operation 206 'partselect' 'lshr_ln318_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln318_13 = zext i6 %lshr_ln318_11 to i64" [helper.cpp:318]   --->   Operation 207 'zext' 'zext_ln318_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_15 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_13" [helper.cpp:318]   --->   Operation 208 'getelementptr' 'expandedKey_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [2/2] (2.32ns)   --->   "%expandedKey_0_load_13 = load i8* %expandedKey_0_addr_15, align 1" [helper.cpp:318]   --->   Operation 209 'load' 'expandedKey_0_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_15 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_13" [helper.cpp:318]   --->   Operation 210 'getelementptr' 'expandedKey_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [2/2] (2.32ns)   --->   "%expandedKey_1_load_13 = load i8* %expandedKey_1_addr_15, align 1" [helper.cpp:318]   --->   Operation 211 'load' 'expandedKey_1_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%expandedKey_2_addr_15 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_13" [helper.cpp:318]   --->   Operation 212 'getelementptr' 'expandedKey_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [2/2] (2.32ns)   --->   "%expandedKey_2_load_13 = load i8* %expandedKey_2_addr_15, align 1" [helper.cpp:318]   --->   Operation 213 'load' 'expandedKey_2_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%expandedKey_3_addr_15 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_13" [helper.cpp:318]   --->   Operation 214 'getelementptr' 'expandedKey_3_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 215 [2/2] (2.32ns)   --->   "%expandedKey_3_load_13 = load i8* %expandedKey_3_addr_15, align 1" [helper.cpp:318]   --->   Operation 215 'load' 'expandedKey_3_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_7 : Operation 216 [1/1] (1.91ns)   --->   "%add_ln318_12 = add i8 13, %trunc_ln318_1" [helper.cpp:318]   --->   Operation 216 'add' 'add_ln318_12' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%lshr_ln318_12 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_12, i32 2, i32 7)" [helper.cpp:318]   --->   Operation 217 'partselect' 'lshr_ln318_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln318_14 = zext i6 %lshr_ln318_12 to i64" [helper.cpp:318]   --->   Operation 218 'zext' 'zext_ln318_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_16 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_14" [helper.cpp:318]   --->   Operation 219 'getelementptr' 'expandedKey_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [2/2] (2.32ns)   --->   "%expandedKey_1_load_14 = load i8* %expandedKey_1_addr_16, align 1" [helper.cpp:318]   --->   Operation 220 'load' 'expandedKey_1_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%expandedKey_2_addr_16 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_14" [helper.cpp:318]   --->   Operation 221 'getelementptr' 'expandedKey_2_addr_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 222 [2/2] (2.32ns)   --->   "%expandedKey_2_load_14 = load i8* %expandedKey_2_addr_16, align 1" [helper.cpp:318]   --->   Operation 222 'load' 'expandedKey_2_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%expandedKey_3_addr_16 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_14" [helper.cpp:318]   --->   Operation 223 'getelementptr' 'expandedKey_3_addr_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 224 [2/2] (2.32ns)   --->   "%expandedKey_3_load_14 = load i8* %expandedKey_3_addr_16, align 1" [helper.cpp:318]   --->   Operation 224 'load' 'expandedKey_3_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_16 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_14" [helper.cpp:318]   --->   Operation 225 'getelementptr' 'expandedKey_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [2/2] (2.32ns)   --->   "%expandedKey_0_load_14 = load i8* %expandedKey_0_addr_16, align 1" [helper.cpp:318]   --->   Operation 226 'load' 'expandedKey_0_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>

State 8 <SV = 7> <Delay = 4.28>
ST_8 : Operation 227 [1/2] (2.32ns)   --->   "%expandedKey_0_load_13 = load i8* %expandedKey_0_addr_15, align 1" [helper.cpp:318]   --->   Operation 227 'load' 'expandedKey_0_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_8 : Operation 228 [1/2] (2.32ns)   --->   "%expandedKey_1_load_13 = load i8* %expandedKey_1_addr_15, align 1" [helper.cpp:318]   --->   Operation 228 'load' 'expandedKey_1_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_8 : Operation 229 [1/2] (2.32ns)   --->   "%expandedKey_2_load_13 = load i8* %expandedKey_2_addr_15, align 1" [helper.cpp:318]   --->   Operation 229 'load' 'expandedKey_2_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_8 : Operation 230 [1/2] (2.32ns)   --->   "%expandedKey_3_load_13 = load i8* %expandedKey_3_addr_15, align 1" [helper.cpp:318]   --->   Operation 230 'load' 'expandedKey_3_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_8 : Operation 231 [1/1] (1.95ns)   --->   "%roundKey_3_write_as = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_0_load_13, i8 %expandedKey_1_load_13, i8 %expandedKey_2_load_13, i8 %expandedKey_3_load_13, i32 %zext_ln318)" [helper.cpp:318]   --->   Operation 231 'mux' 'roundKey_3_write_as' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 232 [1/2] (2.32ns)   --->   "%expandedKey_1_load_14 = load i8* %expandedKey_1_addr_16, align 1" [helper.cpp:318]   --->   Operation 232 'load' 'expandedKey_1_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_8 : Operation 233 [1/2] (2.32ns)   --->   "%expandedKey_2_load_14 = load i8* %expandedKey_2_addr_16, align 1" [helper.cpp:318]   --->   Operation 233 'load' 'expandedKey_2_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_8 : Operation 234 [1/2] (2.32ns)   --->   "%expandedKey_3_load_14 = load i8* %expandedKey_3_addr_16, align 1" [helper.cpp:318]   --->   Operation 234 'load' 'expandedKey_3_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_8 : Operation 235 [1/2] (2.32ns)   --->   "%expandedKey_0_load_14 = load i8* %expandedKey_0_addr_16, align 1" [helper.cpp:318]   --->   Operation 235 'load' 'expandedKey_0_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_8 : Operation 236 [1/1] (1.95ns)   --->   "%roundKey_7_write_as = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_1_load_14, i8 %expandedKey_2_load_14, i8 %expandedKey_3_load_14, i8 %expandedKey_0_load_14, i32 %zext_ln318)" [helper.cpp:318]   --->   Operation 236 'mux' 'roundKey_7_write_as' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 237 [1/1] (1.91ns)   --->   "%add_ln318_13 = add i8 14, %trunc_ln318_1" [helper.cpp:318]   --->   Operation 237 'add' 'add_ln318_13' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%lshr_ln318_13 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_13, i32 2, i32 7)" [helper.cpp:318]   --->   Operation 238 'partselect' 'lshr_ln318_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln318_15 = zext i6 %lshr_ln318_13 to i64" [helper.cpp:318]   --->   Operation 239 'zext' 'zext_ln318_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%expandedKey_2_addr_17 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_15" [helper.cpp:318]   --->   Operation 240 'getelementptr' 'expandedKey_2_addr_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 241 [2/2] (2.32ns)   --->   "%expandedKey_2_load_15 = load i8* %expandedKey_2_addr_17, align 1" [helper.cpp:318]   --->   Operation 241 'load' 'expandedKey_2_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%expandedKey_3_addr_17 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_15" [helper.cpp:318]   --->   Operation 242 'getelementptr' 'expandedKey_3_addr_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 243 [2/2] (2.32ns)   --->   "%expandedKey_3_load_15 = load i8* %expandedKey_3_addr_17, align 1" [helper.cpp:318]   --->   Operation 243 'load' 'expandedKey_3_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_17 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_15" [helper.cpp:318]   --->   Operation 244 'getelementptr' 'expandedKey_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 245 [2/2] (2.32ns)   --->   "%expandedKey_0_load_15 = load i8* %expandedKey_0_addr_17, align 1" [helper.cpp:318]   --->   Operation 245 'load' 'expandedKey_0_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_17 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_15" [helper.cpp:318]   --->   Operation 246 'getelementptr' 'expandedKey_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 247 [2/2] (2.32ns)   --->   "%expandedKey_1_load_15 = load i8* %expandedKey_1_addr_17, align 1" [helper.cpp:318]   --->   Operation 247 'load' 'expandedKey_1_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_8 : Operation 248 [1/1] (1.91ns)   --->   "%add_ln318_14 = add i8 15, %trunc_ln318_1" [helper.cpp:318]   --->   Operation 248 'add' 'add_ln318_14' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%lshr_ln318_14 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln318_14, i32 2, i32 7)" [helper.cpp:318]   --->   Operation 249 'partselect' 'lshr_ln318_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln318_16 = zext i6 %lshr_ln318_14 to i64" [helper.cpp:318]   --->   Operation 250 'zext' 'zext_ln318_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%expandedKey_3_addr_18 = getelementptr [44 x i8]* %expandedKey_3, i64 0, i64 %zext_ln318_16" [helper.cpp:318]   --->   Operation 251 'getelementptr' 'expandedKey_3_addr_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 252 [2/2] (2.32ns)   --->   "%expandedKey_3_load_16 = load i8* %expandedKey_3_addr_18, align 1" [helper.cpp:318]   --->   Operation 252 'load' 'expandedKey_3_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_18 = getelementptr [44 x i8]* %expandedKey_0, i64 0, i64 %zext_ln318_16" [helper.cpp:318]   --->   Operation 253 'getelementptr' 'expandedKey_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 254 [2/2] (2.32ns)   --->   "%expandedKey_0_load_16 = load i8* %expandedKey_0_addr_18, align 1" [helper.cpp:318]   --->   Operation 254 'load' 'expandedKey_0_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_18 = getelementptr [44 x i8]* %expandedKey_1, i64 0, i64 %zext_ln318_16" [helper.cpp:318]   --->   Operation 255 'getelementptr' 'expandedKey_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 256 [2/2] (2.32ns)   --->   "%expandedKey_1_load_16 = load i8* %expandedKey_1_addr_18, align 1" [helper.cpp:318]   --->   Operation 256 'load' 'expandedKey_1_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%expandedKey_2_addr_18 = getelementptr [44 x i8]* %expandedKey_2, i64 0, i64 %zext_ln318_16" [helper.cpp:318]   --->   Operation 257 'getelementptr' 'expandedKey_2_addr_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 258 [2/2] (2.32ns)   --->   "%expandedKey_2_load_16 = load i8* %expandedKey_2_addr_18, align 1" [helper.cpp:318]   --->   Operation 258 'load' 'expandedKey_2_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>

State 9 <SV = 8> <Delay = 4.28>
ST_9 : Operation 259 [1/2] (2.32ns)   --->   "%expandedKey_2_load_15 = load i8* %expandedKey_2_addr_17, align 1" [helper.cpp:318]   --->   Operation 259 'load' 'expandedKey_2_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_9 : Operation 260 [1/2] (2.32ns)   --->   "%expandedKey_3_load_15 = load i8* %expandedKey_3_addr_17, align 1" [helper.cpp:318]   --->   Operation 260 'load' 'expandedKey_3_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_9 : Operation 261 [1/2] (2.32ns)   --->   "%expandedKey_0_load_15 = load i8* %expandedKey_0_addr_17, align 1" [helper.cpp:318]   --->   Operation 261 'load' 'expandedKey_0_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_9 : Operation 262 [1/2] (2.32ns)   --->   "%expandedKey_1_load_15 = load i8* %expandedKey_1_addr_17, align 1" [helper.cpp:318]   --->   Operation 262 'load' 'expandedKey_1_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_9 : Operation 263 [1/1] (1.95ns)   --->   "%roundKey_11_write_a = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_2_load_15, i8 %expandedKey_3_load_15, i8 %expandedKey_0_load_15, i8 %expandedKey_1_load_15, i32 %zext_ln318)" [helper.cpp:318]   --->   Operation 263 'mux' 'roundKey_11_write_a' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 264 [1/2] (2.32ns)   --->   "%expandedKey_3_load_16 = load i8* %expandedKey_3_addr_18, align 1" [helper.cpp:318]   --->   Operation 264 'load' 'expandedKey_3_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_9 : Operation 265 [1/2] (2.32ns)   --->   "%expandedKey_0_load_16 = load i8* %expandedKey_0_addr_18, align 1" [helper.cpp:318]   --->   Operation 265 'load' 'expandedKey_0_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_9 : Operation 266 [1/2] (2.32ns)   --->   "%expandedKey_1_load_16 = load i8* %expandedKey_1_addr_18, align 1" [helper.cpp:318]   --->   Operation 266 'load' 'expandedKey_1_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_9 : Operation 267 [1/2] (2.32ns)   --->   "%expandedKey_2_load_16 = load i8* %expandedKey_2_addr_18, align 1" [helper.cpp:318]   --->   Operation 267 'load' 'expandedKey_2_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 44> <RAM>
ST_9 : Operation 268 [1/1] (1.95ns)   --->   "%roundKey_15_write_a = call i8 @_ssdm_op_Mux.ap_auto.4i8.i32(i8 %expandedKey_3_load_16, i8 %expandedKey_0_load_16, i8 %expandedKey_1_load_16, i8 %expandedKey_2_load_16, i32 %zext_ln318)" [helper.cpp:318]   --->   Operation 268 'mux' 'roundKey_15_write_a' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } undef, i8 %roundKey_0_write_as, 0" [helper.cpp:320]   --->   Operation 269 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv, i8 %roundKey_1_write_as, 1" [helper.cpp:320]   --->   Operation 270 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 271 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_1, i8 %roundKey_2_write_as, 2" [helper.cpp:320]   --->   Operation 271 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_2, i8 %roundKey_3_write_as, 3" [helper.cpp:320]   --->   Operation 272 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 273 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_3, i8 %roundKey_4_write_as, 4" [helper.cpp:320]   --->   Operation 273 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_4, i8 %roundKey_5_write_as, 5" [helper.cpp:320]   --->   Operation 274 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 275 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_5, i8 %roundKey_6_write_as, 6" [helper.cpp:320]   --->   Operation 275 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 276 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_6, i8 %roundKey_7_write_as, 7" [helper.cpp:320]   --->   Operation 276 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 277 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_7, i8 %roundKey_8_write_as, 8" [helper.cpp:320]   --->   Operation 277 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_8, i8 %roundKey_9_write_as, 9" [helper.cpp:320]   --->   Operation 278 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_9, i8 %roundKey_10_write_a, 10" [helper.cpp:320]   --->   Operation 279 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_s, i8 %roundKey_11_write_a, 11" [helper.cpp:320]   --->   Operation 280 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_10, i8 %roundKey_12_write_a, 12" [helper.cpp:320]   --->   Operation 281 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_11, i8 %roundKey_13_write_a, 13" [helper.cpp:320]   --->   Operation 282 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_12, i8 %roundKey_14_write_a, 14" [helper.cpp:320]   --->   Operation 283 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 284 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_13, i8 %roundKey_15_write_a, 15" [helper.cpp:320]   --->   Operation 284 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "ret { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_14" [helper.cpp:320]   --->   Operation 285 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.24ns
The critical path consists of the following:
	wire read on port 'ptr' (helper.cpp:310) [6]  (0 ns)
	'add' operation ('add_ln318', helper.cpp:318) [21]  (1.92 ns)
	'getelementptr' operation ('expandedKey_1_addr_4', helper.cpp:318) [24]  (0 ns)
	'load' operation ('expandedKey_1_load_2', helper.cpp:318) on array 'expandedKey_1' [25]  (2.32 ns)

 <State 2>: 4.28ns
The critical path consists of the following:
	'load' operation ('expandedKey_0_load', helper.cpp:318) on array 'expandedKey_0' [13]  (2.32 ns)
	'mux' operation ('roundKey[0]', helper.cpp:318) [20]  (1.96 ns)

 <State 3>: 4.28ns
The critical path consists of the following:
	'load' operation ('expandedKey_2_load_3', helper.cpp:318) on array 'expandedKey_2' [37]  (2.32 ns)
	'mux' operation ('roundKey[8]', helper.cpp:318) [44]  (1.96 ns)

 <State 4>: 4.28ns
The critical path consists of the following:
	'load' operation ('expandedKey_0_load_5', helper.cpp:318) on array 'expandedKey_0' [61]  (2.32 ns)
	'mux' operation ('roundKey[1]', helper.cpp:318) [68]  (1.96 ns)

 <State 5>: 4.28ns
The critical path consists of the following:
	'load' operation ('expandedKey_2_load_7', helper.cpp:318) on array 'expandedKey_2' [85]  (2.32 ns)
	'mux' operation ('roundKey[9]', helper.cpp:318) [92]  (1.96 ns)

 <State 6>: 4.28ns
The critical path consists of the following:
	'load' operation ('expandedKey_0_load_9', helper.cpp:318) on array 'expandedKey_0' [109]  (2.32 ns)
	'mux' operation ('roundKey[2]', helper.cpp:318) [116]  (1.96 ns)

 <State 7>: 4.28ns
The critical path consists of the following:
	'load' operation ('expandedKey_2_load_11', helper.cpp:318) on array 'expandedKey_2' [133]  (2.32 ns)
	'mux' operation ('roundKey[10]', helper.cpp:318) [140]  (1.96 ns)

 <State 8>: 4.28ns
The critical path consists of the following:
	'load' operation ('expandedKey_0_load_13', helper.cpp:318) on array 'expandedKey_0' [157]  (2.32 ns)
	'mux' operation ('roundKey[3]', helper.cpp:318) [164]  (1.96 ns)

 <State 9>: 4.28ns
The critical path consists of the following:
	'load' operation ('expandedKey_2_load_15', helper.cpp:318) on array 'expandedKey_2' [181]  (2.32 ns)
	'mux' operation ('roundKey[11]', helper.cpp:318) [188]  (1.96 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
