<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>msp430f5xx_6xxgeneric.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
<tbody>
<tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSP430 Driver Library
   &#160;<span id="projectnumber">1.90.00.65</span>
   </div>
  </td>
</tr>
</tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_e1cf65e5caa5b20be391e0669541b825.html">cygdrive</a></li><li class="navelem"><a class="el" href="dir_7a9e18c03596d8465cf006c2a17f1e00.html">c</a></li><li class="navelem"><a class="el" href="dir_fe6c554c444e3227c5f1951b4a377054.html">msp430-driverlib</a></li><li class="navelem"><a class="el" href="dir_4229c540f648bf499d1f78361c546dba.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_01638cd25effbf6196ddf4271a031e4f.html">MSP430F5xx_6xx</a></li><li class="navelem"><a class="el" href="dir_1d61ba4bcdf262d3eb15dc223f77c4b3.html">deprecated</a></li><li class="navelem"><a class="el" href="dir_ee20d147c6bce769d704de8469453bf5.html">IAR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">IAR/msp430f5xx_6xxgeneric.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="_i_a_r_2msp430f5xx__6xxgeneric_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:af035426824dc95b1a1ceb1b591e82a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af035426824dc95b1a1ceb1b591e82a57">READ_ONLY</a>&#160;&#160;&#160;const</td></tr>
<tr class="separator:af035426824dc95b1a1ceb1b591e82a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4d43f8748b542bce39e18790f845ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4d43f8748b542bce39e18790f845ecc">BIT0</a>&#160;&#160;&#160;(0x0001u)</td></tr>
<tr class="separator:ad4d43f8748b542bce39e18790f845ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a601923eba46784638244c1ebf2622a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a601923eba46784638244c1ebf2622a2a">BIT1</a>&#160;&#160;&#160;(0x0002u)</td></tr>
<tr class="separator:a601923eba46784638244c1ebf2622a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9560bccccb00174801c728f1ed1399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9c9560bccccb00174801c728f1ed1399">BIT2</a>&#160;&#160;&#160;(0x0004u)</td></tr>
<tr class="separator:a9c9560bccccb00174801c728f1ed1399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e44574a8a8becc885b05f3bc367ef6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">BIT3</a>&#160;&#160;&#160;(0x0008u)</td></tr>
<tr class="separator:a8e44574a8a8becc885b05f3bc367ef6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa731e0b6cf75f4e637ee88959315f5e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a>&#160;&#160;&#160;(0x0010u)</td></tr>
<tr class="separator:aa731e0b6cf75f4e637ee88959315f5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae692bc3df48028ceb1ddc2534a993bb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae692bc3df48028ceb1ddc2534a993bb8">BIT5</a>&#160;&#160;&#160;(0x0020u)</td></tr>
<tr class="separator:ae692bc3df48028ceb1ddc2534a993bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc2d074401e2b6322ee8f03476c24677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc2d074401e2b6322ee8f03476c24677">BIT6</a>&#160;&#160;&#160;(0x0040u)</td></tr>
<tr class="separator:acc2d074401e2b6322ee8f03476c24677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6b8f3261ae9e2e1043380c192f7b5f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a>&#160;&#160;&#160;(0x0080u)</td></tr>
<tr class="separator:aa6b8f3261ae9e2e1043380c192f7b5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e80e65237843fa1ff15c68cd78066f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e80e65237843fa1ff15c68cd78066f8">BIT8</a>&#160;&#160;&#160;(0x0100u)</td></tr>
<tr class="separator:a0e80e65237843fa1ff15c68cd78066f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa20ab5eb33383fa31b0e94f4401cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3aa20ab5eb33383fa31b0e94f4401cdf">BIT9</a>&#160;&#160;&#160;(0x0200u)</td></tr>
<tr class="separator:a3aa20ab5eb33383fa31b0e94f4401cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb13aa9f7ebc9baba968e346029972de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb13aa9f7ebc9baba968e346029972de">BITA</a>&#160;&#160;&#160;(0x0400u)</td></tr>
<tr class="separator:afb13aa9f7ebc9baba968e346029972de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f98eadb57d7d0fc2687a55cefa0a3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f98eadb57d7d0fc2687a55cefa0a3ef">BITB</a>&#160;&#160;&#160;(0x0800u)</td></tr>
<tr class="separator:a3f98eadb57d7d0fc2687a55cefa0a3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c52e5fc182b1bff3088ccfbefe20c96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8c52e5fc182b1bff3088ccfbefe20c96">BITC</a>&#160;&#160;&#160;(0x1000u)</td></tr>
<tr class="separator:a8c52e5fc182b1bff3088ccfbefe20c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a661469a4e8ce6126c54a3b864516842c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a661469a4e8ce6126c54a3b864516842c">BITD</a>&#160;&#160;&#160;(0x2000u)</td></tr>
<tr class="separator:a661469a4e8ce6126c54a3b864516842c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c52871d737790ece753991c6fcafebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2c52871d737790ece753991c6fcafebc">BITE</a>&#160;&#160;&#160;(0x4000u)</td></tr>
<tr class="separator:a2c52871d737790ece753991c6fcafebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab6a537fff60ab22bd575f17d68ee3e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab6a537fff60ab22bd575f17d68ee3e4">BITF</a>&#160;&#160;&#160;(0x8000u)</td></tr>
<tr class="separator:aab6a537fff60ab22bd575f17d68ee3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4cf4b2ab929bd23951a8676eeac086b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac4cf4b2ab929bd23951a8676eeac086b">C</a>&#160;&#160;&#160;(0x0001u)</td></tr>
<tr class="separator:ac4cf4b2ab929bd23951a8676eeac086b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51591cf51bdd6c1f6015532422e7770e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a51591cf51bdd6c1f6015532422e7770e">Z</a>&#160;&#160;&#160;(0x0002u)</td></tr>
<tr class="separator:a51591cf51bdd6c1f6015532422e7770e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0240ac851181b84ac374872dc5434ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0240ac851181b84ac374872dc5434ee4">N</a>&#160;&#160;&#160;(0x0004u)</td></tr>
<tr class="separator:a0240ac851181b84ac374872dc5434ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40a326b23c68a27cebe60f16634a2cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af40a326b23c68a27cebe60f16634a2cb">V</a>&#160;&#160;&#160;(0x0100u)</td></tr>
<tr class="separator:af40a326b23c68a27cebe60f16634a2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e3cee306f51b98da4e4c97ab118f506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e3cee306f51b98da4e4c97ab118f506">GIE</a>&#160;&#160;&#160;(0x0008u)</td></tr>
<tr class="separator:a1e3cee306f51b98da4e4c97ab118f506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb24a5cd5fd8e152af2dae98b3883013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>&#160;&#160;&#160;(0x0010u)</td></tr>
<tr class="separator:acb24a5cd5fd8e152af2dae98b3883013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a402257652efd4f64cdd1cfc95f9ed210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a402257652efd4f64cdd1cfc95f9ed210">OSCOFF</a>&#160;&#160;&#160;(0x0020u)</td></tr>
<tr class="separator:a402257652efd4f64cdd1cfc95f9ed210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a196a05515c9476be96443ccb3aa6004d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a196a05515c9476be96443ccb3aa6004d">SCG0</a>&#160;&#160;&#160;(0x0040u)</td></tr>
<tr class="separator:a196a05515c9476be96443ccb3aa6004d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c235c9d99c61027fc1db9624116a389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4c235c9d99c61027fc1db9624116a389">SCG1</a>&#160;&#160;&#160;(0x0080u)</td></tr>
<tr class="separator:a4c235c9d99c61027fc1db9624116a389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d3b793a044ad5aafdd58f96e0b50fee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0d3b793a044ad5aafdd58f96e0b50fee">LPM0</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td></tr>
<tr class="separator:a0d3b793a044ad5aafdd58f96e0b50fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f98cfefe7b049599397267aa768646e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f98cfefe7b049599397267aa768646e">LPM1</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a196a05515c9476be96443ccb3aa6004d">SCG0</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td></tr>
<tr class="separator:a3f98cfefe7b049599397267aa768646e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e51ea7da24d55c620d25beeceafa2d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4e51ea7da24d55c620d25beeceafa2d7">LPM2</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4c235c9d99c61027fc1db9624116a389">SCG1</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td></tr>
<tr class="separator:a4e51ea7da24d55c620d25beeceafa2d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8f28c18bdecbdeeba6dbde2e3f23992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af8f28c18bdecbdeeba6dbde2e3f23992">LPM3</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4c235c9d99c61027fc1db9624116a389">SCG1</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a196a05515c9476be96443ccb3aa6004d">SCG0</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td></tr>
<tr class="separator:af8f28c18bdecbdeeba6dbde2e3f23992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a470d55339b58ef63a94524ea045d187c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a470d55339b58ef63a94524ea045d187c">LPM4</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4c235c9d99c61027fc1db9624116a389">SCG1</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a196a05515c9476be96443ccb3aa6004d">SCG0</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a402257652efd4f64cdd1cfc95f9ed210">OSCOFF</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td></tr>
<tr class="separator:a470d55339b58ef63a94524ea045d187c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8c7335b7f1dae7d357a48f0fb620929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae8c7335b7f1dae7d357a48f0fb620929">__MSP430_HAS_MSP430XV2_CPU__</a>&#160;&#160;&#160;/* Definition to show that it has MSP430XV2 CPU */</td></tr>
<tr class="separator:ae8c7335b7f1dae7d357a48f0fb620929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bba1094b31e25b6e0dbf02f4b597c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8bba1094b31e25b6e0dbf02f4b597c2b">OFS_ADC10CTL0</a>&#160;&#160;&#160;(0x0000u)  /* ADC10 Control 0 */</td></tr>
<tr class="separator:a8bba1094b31e25b6e0dbf02f4b597c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ef6745c90a0e2df3c7f51f5b2a6e6ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1ef6745c90a0e2df3c7f51f5b2a6e6ff">OFS_ADC10CTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8bba1094b31e25b6e0dbf02f4b597c2b">OFS_ADC10CTL0</a></td></tr>
<tr class="separator:a1ef6745c90a0e2df3c7f51f5b2a6e6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa36c1321cc7bfc1775a3e0dcc05eeaec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa36c1321cc7bfc1775a3e0dcc05eeaec">OFS_ADC10CTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8bba1094b31e25b6e0dbf02f4b597c2b">OFS_ADC10CTL0</a>+1</td></tr>
<tr class="separator:aa36c1321cc7bfc1775a3e0dcc05eeaec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae62548276462b93581785c9b36b353a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae62548276462b93581785c9b36b353a">OFS_ADC10CTL1</a>&#160;&#160;&#160;(0x0002u)  /* ADC10 Control 1 */</td></tr>
<tr class="separator:aae62548276462b93581785c9b36b353a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb721f8a59df85133909df0dd8ba49a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfb721f8a59df85133909df0dd8ba49a">OFS_ADC10CTL1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae62548276462b93581785c9b36b353a">OFS_ADC10CTL1</a></td></tr>
<tr class="separator:acfb721f8a59df85133909df0dd8ba49a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b0faf77ae5694f2635825b41651ad12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b0faf77ae5694f2635825b41651ad12">OFS_ADC10CTL1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae62548276462b93581785c9b36b353a">OFS_ADC10CTL1</a>+1</td></tr>
<tr class="separator:a0b0faf77ae5694f2635825b41651ad12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a6b50850d4abe09d6e4cc5e290c3e57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0a6b50850d4abe09d6e4cc5e290c3e57">OFS_ADC10CTL2</a>&#160;&#160;&#160;(0x0004u)  /* ADC10 Control 2 */</td></tr>
<tr class="separator:a0a6b50850d4abe09d6e4cc5e290c3e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dcda28376defd6a5bdc3232823f00ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4dcda28376defd6a5bdc3232823f00ee">OFS_ADC10CTL2_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0a6b50850d4abe09d6e4cc5e290c3e57">OFS_ADC10CTL2</a></td></tr>
<tr class="separator:a4dcda28376defd6a5bdc3232823f00ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dec63f1acb68571476ae2f2841f8deb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0dec63f1acb68571476ae2f2841f8deb">OFS_ADC10CTL2_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0a6b50850d4abe09d6e4cc5e290c3e57">OFS_ADC10CTL2</a>+1</td></tr>
<tr class="separator:a0dec63f1acb68571476ae2f2841f8deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1359c068e1b15f053002e802e28c2f68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1359c068e1b15f053002e802e28c2f68">OFS_ADC10LO</a>&#160;&#160;&#160;(0x0006u)  /* ADC10 Window Comparator High Threshold */</td></tr>
<tr class="separator:a1359c068e1b15f053002e802e28c2f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af30a73a423dbef4bc3be8892ca540eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af30a73a423dbef4bc3be8892ca540eb9">OFS_ADC10LO_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1359c068e1b15f053002e802e28c2f68">OFS_ADC10LO</a></td></tr>
<tr class="separator:af30a73a423dbef4bc3be8892ca540eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac712ea5352911e3436629134b260192f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac712ea5352911e3436629134b260192f">OFS_ADC10LO_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1359c068e1b15f053002e802e28c2f68">OFS_ADC10LO</a>+1</td></tr>
<tr class="separator:ac712ea5352911e3436629134b260192f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70cda4fa12528e671d0c0874af07ddfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a70cda4fa12528e671d0c0874af07ddfd">OFS_ADC10HI</a>&#160;&#160;&#160;(0x0008u)  /* ADC10 Window Comparator High Threshold */</td></tr>
<tr class="separator:a70cda4fa12528e671d0c0874af07ddfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51f455caa934a1ea40ed8cd6b50bed71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a51f455caa934a1ea40ed8cd6b50bed71">OFS_ADC10HI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a70cda4fa12528e671d0c0874af07ddfd">OFS_ADC10HI</a></td></tr>
<tr class="separator:a51f455caa934a1ea40ed8cd6b50bed71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e47b21263ab6c3fb4e3177b42d9ce4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e47b21263ab6c3fb4e3177b42d9ce4e">OFS_ADC10HI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a70cda4fa12528e671d0c0874af07ddfd">OFS_ADC10HI</a>+1</td></tr>
<tr class="separator:a1e47b21263ab6c3fb4e3177b42d9ce4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0f4b9a5ab15a57439eeda5d66886890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0f4b9a5ab15a57439eeda5d66886890">OFS_ADC10MCTL0</a>&#160;&#160;&#160;(0x000Au)  /* ADC10 Memory Control 0 */</td></tr>
<tr class="separator:aa0f4b9a5ab15a57439eeda5d66886890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad10902b88ff9157d91c3a64590a4bdce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad10902b88ff9157d91c3a64590a4bdce">OFS_ADC10MCTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0f4b9a5ab15a57439eeda5d66886890">OFS_ADC10MCTL0</a></td></tr>
<tr class="separator:ad10902b88ff9157d91c3a64590a4bdce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c6b08b4aa97e0e5a1befdf1119de342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6c6b08b4aa97e0e5a1befdf1119de342">OFS_ADC10MCTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0f4b9a5ab15a57439eeda5d66886890">OFS_ADC10MCTL0</a>+1</td></tr>
<tr class="separator:a6c6b08b4aa97e0e5a1befdf1119de342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6731833f13a164a7a48839afc735c11a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6731833f13a164a7a48839afc735c11a">OFS_ADC10MEM0</a>&#160;&#160;&#160;(0x0012u)  /* ADC10 Conversion Memory 0 */</td></tr>
<tr class="separator:a6731833f13a164a7a48839afc735c11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85c87c6c685534a409c17b59dfa8edfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a85c87c6c685534a409c17b59dfa8edfc">OFS_ADC10MEM0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6731833f13a164a7a48839afc735c11a">OFS_ADC10MEM0</a></td></tr>
<tr class="separator:a85c87c6c685534a409c17b59dfa8edfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a857fbc58c7299e89c812a1e6af8e3936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a857fbc58c7299e89c812a1e6af8e3936">OFS_ADC10MEM0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6731833f13a164a7a48839afc735c11a">OFS_ADC10MEM0</a>+1</td></tr>
<tr class="separator:a857fbc58c7299e89c812a1e6af8e3936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a297cd40a2178d1ea74827ffccd709e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a297cd40a2178d1ea74827ffccd709e4d">OFS_ADC10IE</a>&#160;&#160;&#160;(0x001Au)  /* ADC10 Interrupt Enable */</td></tr>
<tr class="separator:a297cd40a2178d1ea74827ffccd709e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c46c44fce1617d2f47635ecdae25ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab1c46c44fce1617d2f47635ecdae25ff">OFS_ADC10IE_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a297cd40a2178d1ea74827ffccd709e4d">OFS_ADC10IE</a></td></tr>
<tr class="separator:ab1c46c44fce1617d2f47635ecdae25ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02887ab73e5abb1b32fa2ff38b78b739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02887ab73e5abb1b32fa2ff38b78b739">OFS_ADC10IE_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a297cd40a2178d1ea74827ffccd709e4d">OFS_ADC10IE</a>+1</td></tr>
<tr class="separator:a02887ab73e5abb1b32fa2ff38b78b739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cb29fb8941a295ea57b47e1db65e3b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1cb29fb8941a295ea57b47e1db65e3b9">OFS_ADC10IFG</a>&#160;&#160;&#160;(0x001Cu)  /* ADC10 Interrupt Flag */</td></tr>
<tr class="separator:a1cb29fb8941a295ea57b47e1db65e3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbab47128d7f6f9e0819fecc8eb81354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afbab47128d7f6f9e0819fecc8eb81354">OFS_ADC10IFG_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1cb29fb8941a295ea57b47e1db65e3b9">OFS_ADC10IFG</a></td></tr>
<tr class="separator:afbab47128d7f6f9e0819fecc8eb81354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44a58725b0a7994ce9f931307e9416b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a44a58725b0a7994ce9f931307e9416b8">OFS_ADC10IFG_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1cb29fb8941a295ea57b47e1db65e3b9">OFS_ADC10IFG</a>+1</td></tr>
<tr class="separator:a44a58725b0a7994ce9f931307e9416b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22826d0c55d9938854735d9a4f800d0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22826d0c55d9938854735d9a4f800d0a">OFS_ADC10IV</a>&#160;&#160;&#160;(0x001Eu)  /* ADC10 Interrupt Vector Word */</td></tr>
<tr class="separator:a22826d0c55d9938854735d9a4f800d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae29886d15525e9072f16ad65afdafacb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae29886d15525e9072f16ad65afdafacb">OFS_ADC10IV_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22826d0c55d9938854735d9a4f800d0a">OFS_ADC10IV</a></td></tr>
<tr class="separator:ae29886d15525e9072f16ad65afdafacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9347901522a11113e2f1464e0f785437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9347901522a11113e2f1464e0f785437">OFS_ADC10IV_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22826d0c55d9938854735d9a4f800d0a">OFS_ADC10IV</a>+1</td></tr>
<tr class="separator:a9347901522a11113e2f1464e0f785437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe5a6e3eeab45dff702f17d11a35324e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afe5a6e3eeab45dff702f17d11a35324e">ADC10SC</a>&#160;&#160;&#160;(0x0001u)  /* ADC10 Start Conversion */</td></tr>
<tr class="separator:afe5a6e3eeab45dff702f17d11a35324e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a939189ce54756036e51157ccda8c742a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a939189ce54756036e51157ccda8c742a">ADC10ENC</a>&#160;&#160;&#160;(0x0002u)  /* ADC10 Enable Conversion */</td></tr>
<tr class="separator:a939189ce54756036e51157ccda8c742a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a08f056ec95bff7f7595ad9eddab784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a08f056ec95bff7f7595ad9eddab784">ADC10ON</a>&#160;&#160;&#160;(0x0010u)  /* ADC10 On/enable */</td></tr>
<tr class="separator:a7a08f056ec95bff7f7595ad9eddab784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e694dada3062d9b41768c637239dfc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e694dada3062d9b41768c637239dfc5">ADC10MSC</a>&#160;&#160;&#160;(0x0080u)  /* ADC10 Multiple SampleConversion */</td></tr>
<tr class="separator:a0e694dada3062d9b41768c637239dfc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04e5483dd87cea9cff502e05814fe2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad04e5483dd87cea9cff502e05814fe2e">ADC10SHT0</a>&#160;&#160;&#160;(0x0100u)  /* ADC10 Sample Hold Select Bit: 0 */</td></tr>
<tr class="separator:ad04e5483dd87cea9cff502e05814fe2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1199440ce1d1d495baa2ad0bc85f85de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1199440ce1d1d495baa2ad0bc85f85de">ADC10SHT1</a>&#160;&#160;&#160;(0x0200u)  /* ADC10 Sample Hold Select Bit: 1 */</td></tr>
<tr class="separator:a1199440ce1d1d495baa2ad0bc85f85de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2807a8afb50fae34d6fd176c6ca2e6f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2807a8afb50fae34d6fd176c6ca2e6f5">ADC10SHT2</a>&#160;&#160;&#160;(0x0400u)  /* ADC10 Sample Hold Select Bit: 2 */</td></tr>
<tr class="separator:a2807a8afb50fae34d6fd176c6ca2e6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65f7eb5f622e3bbfdb7aaf1c28d2561a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a65f7eb5f622e3bbfdb7aaf1c28d2561a">ADC10SHT3</a>&#160;&#160;&#160;(0x0800u)  /* ADC10 Sample Hold Select Bit: 3 */</td></tr>
<tr class="separator:a65f7eb5f622e3bbfdb7aaf1c28d2561a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20cd41f88703b95b47888dd4cf8abd39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a20cd41f88703b95b47888dd4cf8abd39">ADC10SC_L</a>&#160;&#160;&#160;(0x0001u)  /* ADC10 Start Conversion */</td></tr>
<tr class="separator:a20cd41f88703b95b47888dd4cf8abd39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf34b2f4022bd61b30f702b996f2445e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adf34b2f4022bd61b30f702b996f2445e">ADC10ENC_L</a>&#160;&#160;&#160;(0x0002u)  /* ADC10 Enable Conversion */</td></tr>
<tr class="separator:adf34b2f4022bd61b30f702b996f2445e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac17fde754a4d656e0279d40371231804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac17fde754a4d656e0279d40371231804">ADC10ON_L</a>&#160;&#160;&#160;(0x0010u)  /* ADC10 On/enable */</td></tr>
<tr class="separator:ac17fde754a4d656e0279d40371231804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a857572726f2480d9ab35c3f89cde8492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a857572726f2480d9ab35c3f89cde8492">ADC10MSC_L</a>&#160;&#160;&#160;(0x0080u)  /* ADC10 Multiple SampleConversion */</td></tr>
<tr class="separator:a857572726f2480d9ab35c3f89cde8492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7ca2d1588deaea67953c6d453614d1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac7ca2d1588deaea67953c6d453614d1a">ADC10SHT0_H</a>&#160;&#160;&#160;(0x0001u)  /* ADC10 Sample Hold Select Bit: 0 */</td></tr>
<tr class="separator:ac7ca2d1588deaea67953c6d453614d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87f31db199eac1f39ac618d7d5374c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a87f31db199eac1f39ac618d7d5374c20">ADC10SHT1_H</a>&#160;&#160;&#160;(0x0002u)  /* ADC10 Sample Hold Select Bit: 1 */</td></tr>
<tr class="separator:a87f31db199eac1f39ac618d7d5374c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a413b172506741317d66835d56d78aaaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a413b172506741317d66835d56d78aaaa">ADC10SHT2_H</a>&#160;&#160;&#160;(0x0004u)  /* ADC10 Sample Hold Select Bit: 2 */</td></tr>
<tr class="separator:a413b172506741317d66835d56d78aaaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ad77207104a87e226bcf51bc928ac68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ad77207104a87e226bcf51bc928ac68">ADC10SHT3_H</a>&#160;&#160;&#160;(0x0008u)  /* ADC10 Sample Hold Select Bit: 3 */</td></tr>
<tr class="separator:a3ad77207104a87e226bcf51bc928ac68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4142323b1abeca2f7bf81d476247804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae4142323b1abeca2f7bf81d476247804">ADC10SHT_0</a>&#160;&#160;&#160;(0*0x100u) /* ADC10 Sample Hold Select 0 */</td></tr>
<tr class="separator:ae4142323b1abeca2f7bf81d476247804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabfcc6bb169a7b2df3324ff59717d349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabfcc6bb169a7b2df3324ff59717d349">ADC10SHT_1</a>&#160;&#160;&#160;(1*0x100u) /* ADC10 Sample Hold Select 1 */</td></tr>
<tr class="separator:aabfcc6bb169a7b2df3324ff59717d349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27ccce705e22c04b63cab79ec9b55688"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a27ccce705e22c04b63cab79ec9b55688">ADC10SHT_2</a>&#160;&#160;&#160;(2*0x100u) /* ADC10 Sample Hold Select 2 */</td></tr>
<tr class="separator:a27ccce705e22c04b63cab79ec9b55688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35a3ec175f2c2d50c908d9d5342c2a0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a35a3ec175f2c2d50c908d9d5342c2a0b">ADC10SHT_3</a>&#160;&#160;&#160;(3*0x100u) /* ADC10 Sample Hold Select 3 */</td></tr>
<tr class="separator:a35a3ec175f2c2d50c908d9d5342c2a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0538c6ce245fc8bd63264207306c735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad0538c6ce245fc8bd63264207306c735">ADC10SHT_4</a>&#160;&#160;&#160;(4*0x100u) /* ADC10 Sample Hold Select 4 */</td></tr>
<tr class="separator:ad0538c6ce245fc8bd63264207306c735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a158db6ded0a9ed509f477dc75a1ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a158db6ded0a9ed509f477dc75a1ccd">ADC10SHT_5</a>&#160;&#160;&#160;(5*0x100u) /* ADC10 Sample Hold Select 5 */</td></tr>
<tr class="separator:a1a158db6ded0a9ed509f477dc75a1ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a401c073778a8bc38b424dc6039d08d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8a401c073778a8bc38b424dc6039d08d">ADC10SHT_6</a>&#160;&#160;&#160;(6*0x100u) /* ADC10 Sample Hold Select 6 */</td></tr>
<tr class="separator:a8a401c073778a8bc38b424dc6039d08d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5615c8a463ac19a4755e5625322ed16f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5615c8a463ac19a4755e5625322ed16f">ADC10SHT_7</a>&#160;&#160;&#160;(7*0x100u) /* ADC10 Sample Hold Select 7 */</td></tr>
<tr class="separator:a5615c8a463ac19a4755e5625322ed16f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac094946e6639c8adf34471f5cbc4ea71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac094946e6639c8adf34471f5cbc4ea71">ADC10SHT_8</a>&#160;&#160;&#160;(8*0x100u) /* ADC10 Sample Hold Select 8 */</td></tr>
<tr class="separator:ac094946e6639c8adf34471f5cbc4ea71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f70c75cd7a8f6187458417377773ca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f70c75cd7a8f6187458417377773ca0">ADC10SHT_9</a>&#160;&#160;&#160;(9*0x100u) /* ADC10 Sample Hold Select 9 */</td></tr>
<tr class="separator:a1f70c75cd7a8f6187458417377773ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac72ff6a9288960f3a62113f02741b3d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac72ff6a9288960f3a62113f02741b3d8">ADC10SHT_10</a>&#160;&#160;&#160;(10*0x100u) /* ADC10 Sample Hold Select 10 */</td></tr>
<tr class="separator:ac72ff6a9288960f3a62113f02741b3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a3a84ec9c990f77a61d83abe837387f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a3a84ec9c990f77a61d83abe837387f">ADC10SHT_11</a>&#160;&#160;&#160;(11*0x100u) /* ADC10 Sample Hold Select 11 */</td></tr>
<tr class="separator:a7a3a84ec9c990f77a61d83abe837387f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69bee179040306a34089b01371059ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a69bee179040306a34089b01371059ad3">ADC10SHT_12</a>&#160;&#160;&#160;(12*0x100u) /* ADC10 Sample Hold Select 12 */</td></tr>
<tr class="separator:a69bee179040306a34089b01371059ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac83d9aff9b9dbf3420eedc7d9d031a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac83d9aff9b9dbf3420eedc7d9d031a18">ADC10SHT_13</a>&#160;&#160;&#160;(13*0x100u) /* ADC10 Sample Hold Select 13 */</td></tr>
<tr class="separator:ac83d9aff9b9dbf3420eedc7d9d031a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab687da7d124bc8760d48f027bd050aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab687da7d124bc8760d48f027bd050aa2">ADC10SHT_14</a>&#160;&#160;&#160;(14*0x100u) /* ADC10 Sample Hold Select 14 */</td></tr>
<tr class="separator:ab687da7d124bc8760d48f027bd050aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedbae8337b3a07ce3a17db81f4096f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aedbae8337b3a07ce3a17db81f4096f2a">ADC10SHT_15</a>&#160;&#160;&#160;(15*0x100u) /* ADC10 Sample Hold Select 15 */</td></tr>
<tr class="separator:aedbae8337b3a07ce3a17db81f4096f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3059a187b9bc67f2d9ba76e00fb6c8b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3059a187b9bc67f2d9ba76e00fb6c8b9">ADC10BUSY</a>&#160;&#160;&#160;(0x0001u)    /* ADC10 Busy */</td></tr>
<tr class="separator:a3059a187b9bc67f2d9ba76e00fb6c8b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cda4d97b49126f8ebb7ac2af8057c43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7cda4d97b49126f8ebb7ac2af8057c43">ADC10CONSEQ0</a>&#160;&#160;&#160;(0x0002u)    /* ADC10 Conversion Sequence Select 0 */</td></tr>
<tr class="separator:a7cda4d97b49126f8ebb7ac2af8057c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afada146ea21dfd8d361f3469f5fb1985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afada146ea21dfd8d361f3469f5fb1985">ADC10CONSEQ1</a>&#160;&#160;&#160;(0x0004u)    /* ADC10 Conversion Sequence Select 1 */</td></tr>
<tr class="separator:afada146ea21dfd8d361f3469f5fb1985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee439fe9647683d3b6a221a5e0083d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee439fe9647683d3b6a221a5e0083d46">ADC10SSEL0</a>&#160;&#160;&#160;(0x0008u)    /* ADC10 Clock Source Select 0 */</td></tr>
<tr class="separator:aee439fe9647683d3b6a221a5e0083d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a657906aaa5dbca37602d571d7bf4d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9a657906aaa5dbca37602d571d7bf4d8">ADC10SSEL1</a>&#160;&#160;&#160;(0x0010u)    /* ADC10 Clock Source Select 1 */</td></tr>
<tr class="separator:a9a657906aaa5dbca37602d571d7bf4d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19dd13143689ae5d882b14046524b947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a19dd13143689ae5d882b14046524b947">ADC10DIV0</a>&#160;&#160;&#160;(0x0020u)    /* ADC10 Clock Divider Select 0 */</td></tr>
<tr class="separator:a19dd13143689ae5d882b14046524b947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a664505626149c40b4d8fda352f9f4dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a664505626149c40b4d8fda352f9f4dec">ADC10DIV1</a>&#160;&#160;&#160;(0x0040u)    /* ADC10 Clock Divider Select 1 */</td></tr>
<tr class="separator:a664505626149c40b4d8fda352f9f4dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae75b766971ba39f19d3ca17ee37b8610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae75b766971ba39f19d3ca17ee37b8610">ADC10DIV2</a>&#160;&#160;&#160;(0x0080u)    /* ADC10 Clock Divider Select 2 */</td></tr>
<tr class="separator:ae75b766971ba39f19d3ca17ee37b8610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec51f51f01ebf4c34013ccec27989e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aec51f51f01ebf4c34013ccec27989e3c">ADC10ISSH</a>&#160;&#160;&#160;(0x0100u)    /* ADC10 Invert Sample Hold Signal */</td></tr>
<tr class="separator:aec51f51f01ebf4c34013ccec27989e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad32f57a706842a092ced5d3733cfb1a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad32f57a706842a092ced5d3733cfb1a9">ADC10SHP</a>&#160;&#160;&#160;(0x0200u)    /* ADC10 Sample/Hold Pulse Mode */</td></tr>
<tr class="separator:ad32f57a706842a092ced5d3733cfb1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e45b771221b64bcbe75ad3d8c7984e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e45b771221b64bcbe75ad3d8c7984e0">ADC10SHS0</a>&#160;&#160;&#160;(0x0400u)    /* ADC10 Sample/Hold Source 0 */</td></tr>
<tr class="separator:a5e45b771221b64bcbe75ad3d8c7984e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acef913b925303c12fb89d882492f55b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acef913b925303c12fb89d882492f55b6">ADC10SHS1</a>&#160;&#160;&#160;(0x0800u)    /* ADC10 Sample/Hold Source 1 */</td></tr>
<tr class="separator:acef913b925303c12fb89d882492f55b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24facae5578a1ba963dc14e1becda40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a24facae5578a1ba963dc14e1becda40a">ADC10BUSY_L</a>&#160;&#160;&#160;(0x0001u)    /* ADC10 Busy */</td></tr>
<tr class="separator:a24facae5578a1ba963dc14e1becda40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3794b8860646eae8600e82fc769b832d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3794b8860646eae8600e82fc769b832d">ADC10CONSEQ0_L</a>&#160;&#160;&#160;(0x0002u)    /* ADC10 Conversion Sequence Select 0 */</td></tr>
<tr class="separator:a3794b8860646eae8600e82fc769b832d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53037787c10247d053bd6c63af1b91e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a53037787c10247d053bd6c63af1b91e8">ADC10CONSEQ1_L</a>&#160;&#160;&#160;(0x0004u)    /* ADC10 Conversion Sequence Select 1 */</td></tr>
<tr class="separator:a53037787c10247d053bd6c63af1b91e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a259af94e998abd220c9d0fc7e6f4f818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a259af94e998abd220c9d0fc7e6f4f818">ADC10SSEL0_L</a>&#160;&#160;&#160;(0x0008u)    /* ADC10 Clock Source Select 0 */</td></tr>
<tr class="separator:a259af94e998abd220c9d0fc7e6f4f818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20c50653df62ae6c5968e3307acbc441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a20c50653df62ae6c5968e3307acbc441">ADC10SSEL1_L</a>&#160;&#160;&#160;(0x0010u)    /* ADC10 Clock Source Select 1 */</td></tr>
<tr class="separator:a20c50653df62ae6c5968e3307acbc441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a545961a09873d499ba15f1ea6d56e45c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a545961a09873d499ba15f1ea6d56e45c">ADC10DIV0_L</a>&#160;&#160;&#160;(0x0020u)    /* ADC10 Clock Divider Select 0 */</td></tr>
<tr class="separator:a545961a09873d499ba15f1ea6d56e45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb6c77f8ff66b4430484dab756b960e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acb6c77f8ff66b4430484dab756b960e2">ADC10DIV1_L</a>&#160;&#160;&#160;(0x0040u)    /* ADC10 Clock Divider Select 1 */</td></tr>
<tr class="separator:acb6c77f8ff66b4430484dab756b960e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2a61f0faf674300a8570f518a682c3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2a61f0faf674300a8570f518a682c3c">ADC10DIV2_L</a>&#160;&#160;&#160;(0x0080u)    /* ADC10 Clock Divider Select 2 */</td></tr>
<tr class="separator:ac2a61f0faf674300a8570f518a682c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c676f192ba3bfc70c36601bd1d92e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29c676f192ba3bfc70c36601bd1d92e7">ADC10ISSH_H</a>&#160;&#160;&#160;(0x0001u)    /* ADC10 Invert Sample Hold Signal */</td></tr>
<tr class="separator:a29c676f192ba3bfc70c36601bd1d92e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9b2fef5e8ce21f8570b741ffc8ac75b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad9b2fef5e8ce21f8570b741ffc8ac75b">ADC10SHP_H</a>&#160;&#160;&#160;(0x0002u)    /* ADC10 Sample/Hold Pulse Mode */</td></tr>
<tr class="separator:ad9b2fef5e8ce21f8570b741ffc8ac75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6060f63fb29c445fbb152b7fd4e0d75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6060f63fb29c445fbb152b7fd4e0d75f">ADC10SHS0_H</a>&#160;&#160;&#160;(0x0004u)    /* ADC10 Sample/Hold Source 0 */</td></tr>
<tr class="separator:a6060f63fb29c445fbb152b7fd4e0d75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7916b70ca7e85119bdffc1340abbb4b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7916b70ca7e85119bdffc1340abbb4b7">ADC10SHS1_H</a>&#160;&#160;&#160;(0x0008u)    /* ADC10 Sample/Hold Source 1 */</td></tr>
<tr class="separator:a7916b70ca7e85119bdffc1340abbb4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f993272e9dc17dab09d81c07e32a34a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f993272e9dc17dab09d81c07e32a34a">ADC10CONSEQ_0</a>&#160;&#160;&#160;(0*2u)      /* ADC10 Conversion Sequence Select: 0 */</td></tr>
<tr class="separator:a2f993272e9dc17dab09d81c07e32a34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9260f04b7590d09e824b73d53810294c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9260f04b7590d09e824b73d53810294c">ADC10CONSEQ_1</a>&#160;&#160;&#160;(1*2u)      /* ADC10 Conversion Sequence Select: 1 */</td></tr>
<tr class="separator:a9260f04b7590d09e824b73d53810294c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7424f4f850eac3e23c1735630af81e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7424f4f850eac3e23c1735630af81e28">ADC10CONSEQ_2</a>&#160;&#160;&#160;(2*2u)      /* ADC10 Conversion Sequence Select: 2 */</td></tr>
<tr class="separator:a7424f4f850eac3e23c1735630af81e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03d39802986ecfd667fac61119e1e0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a03d39802986ecfd667fac61119e1e0af">ADC10CONSEQ_3</a>&#160;&#160;&#160;(3*2u)      /* ADC10 Conversion Sequence Select: 3 */</td></tr>
<tr class="separator:a03d39802986ecfd667fac61119e1e0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0916360b5233d8fe027424e8cdbe014c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0916360b5233d8fe027424e8cdbe014c">ADC10SSEL_0</a>&#160;&#160;&#160;(0*8u)      /* ADC10 Clock Source Select: 0 */</td></tr>
<tr class="separator:a0916360b5233d8fe027424e8cdbe014c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa650f0c0d6fb63ef7f5742b158bef408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa650f0c0d6fb63ef7f5742b158bef408">ADC10SSEL_1</a>&#160;&#160;&#160;(1*8u)      /* ADC10 Clock Source Select: 1 */</td></tr>
<tr class="separator:aa650f0c0d6fb63ef7f5742b158bef408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3289cdeab0004d01a1189493babcdeb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3289cdeab0004d01a1189493babcdeb0">ADC10SSEL_2</a>&#160;&#160;&#160;(2*8u)      /* ADC10 Clock Source Select: 2 */</td></tr>
<tr class="separator:a3289cdeab0004d01a1189493babcdeb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31e1eb683f1c01ff2c84b7f2affe0cc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a31e1eb683f1c01ff2c84b7f2affe0cc3">ADC10SSEL_3</a>&#160;&#160;&#160;(3*8u)      /* ADC10 Clock Source Select: 3 */</td></tr>
<tr class="separator:a31e1eb683f1c01ff2c84b7f2affe0cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a304d66eedbb947b26f33f59d5f11696a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a304d66eedbb947b26f33f59d5f11696a">ADC10DIV_0</a>&#160;&#160;&#160;(0*0x20u)   /* ADC10 Clock Divider Select: 0 */</td></tr>
<tr class="separator:a304d66eedbb947b26f33f59d5f11696a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9258f829ec7b814dc0e8efe55a4a5a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad9258f829ec7b814dc0e8efe55a4a5a0">ADC10DIV_1</a>&#160;&#160;&#160;(1*0x20u)   /* ADC10 Clock Divider Select: 1 */</td></tr>
<tr class="separator:ad9258f829ec7b814dc0e8efe55a4a5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ef5bb3ed76cfd4ccf4f62b4f5427ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a01ef5bb3ed76cfd4ccf4f62b4f5427ef">ADC10DIV_2</a>&#160;&#160;&#160;(2*0x20u)   /* ADC10 Clock Divider Select: 2 */</td></tr>
<tr class="separator:a01ef5bb3ed76cfd4ccf4f62b4f5427ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ecf5c4614f0a2d9992b546c6a39df7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9ecf5c4614f0a2d9992b546c6a39df7f">ADC10DIV_3</a>&#160;&#160;&#160;(3*0x20u)   /* ADC10 Clock Divider Select: 3 */</td></tr>
<tr class="separator:a9ecf5c4614f0a2d9992b546c6a39df7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dade254f8a2ed894586fb62d9e1bbc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6dade254f8a2ed894586fb62d9e1bbc2">ADC10DIV_4</a>&#160;&#160;&#160;(4*0x20u)   /* ADC10 Clock Divider Select: 4 */</td></tr>
<tr class="separator:a6dade254f8a2ed894586fb62d9e1bbc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fef65f6b3a6580520d8c7ada1902f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8fef65f6b3a6580520d8c7ada1902f06">ADC10DIV_5</a>&#160;&#160;&#160;(5*0x20u)   /* ADC10 Clock Divider Select: 5 */</td></tr>
<tr class="separator:a8fef65f6b3a6580520d8c7ada1902f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9379257e9ffb2fe767c0d5cd81d5d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8c9379257e9ffb2fe767c0d5cd81d5d5">ADC10DIV_6</a>&#160;&#160;&#160;(6*0x20u)   /* ADC10 Clock Divider Select: 6 */</td></tr>
<tr class="separator:a8c9379257e9ffb2fe767c0d5cd81d5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c01224925367104eaf93fce39f22dcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c01224925367104eaf93fce39f22dcf">ADC10DIV_7</a>&#160;&#160;&#160;(7*0x20u)   /* ADC10 Clock Divider Select: 7 */</td></tr>
<tr class="separator:a5c01224925367104eaf93fce39f22dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae32045c5ceee5a88475928803deb4364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae32045c5ceee5a88475928803deb4364">ADC10SHS_0</a>&#160;&#160;&#160;(0*0x400u)  /* ADC10 Sample/Hold Source: 0 */</td></tr>
<tr class="separator:ae32045c5ceee5a88475928803deb4364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9797610701af836de717d85bd3fd8caa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9797610701af836de717d85bd3fd8caa">ADC10SHS_1</a>&#160;&#160;&#160;(1*0x400u)  /* ADC10 Sample/Hold Source: 1 */</td></tr>
<tr class="separator:a9797610701af836de717d85bd3fd8caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9dbecf2dc13bd26ed97274e329cc363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af9dbecf2dc13bd26ed97274e329cc363">ADC10SHS_2</a>&#160;&#160;&#160;(2*0x400u)  /* ADC10 Sample/Hold Source: 2 */</td></tr>
<tr class="separator:af9dbecf2dc13bd26ed97274e329cc363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549ddb177f48c564253ea07dd05a8568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a549ddb177f48c564253ea07dd05a8568">ADC10SHS_3</a>&#160;&#160;&#160;(3*0x400u)  /* ADC10 Sample/Hold Source: 3 */</td></tr>
<tr class="separator:a549ddb177f48c564253ea07dd05a8568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed2767bcf43883aae3c970a7f442ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5ed2767bcf43883aae3c970a7f442ffb">ADC10REFBURST</a>&#160;&#160;&#160;(0x0001u)    /* ADC10 Reference Burst */</td></tr>
<tr class="separator:a5ed2767bcf43883aae3c970a7f442ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cac23dfa9676387ffc7b062f37ffd3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6cac23dfa9676387ffc7b062f37ffd3e">ADC10SR</a>&#160;&#160;&#160;(0x0004u)    /* ADC10 Sampling Rate */</td></tr>
<tr class="separator:a6cac23dfa9676387ffc7b062f37ffd3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafbf1f40053381f44bde9a1b72a827db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafbf1f40053381f44bde9a1b72a827db">ADC10DF</a>&#160;&#160;&#160;(0x0008u)    /* ADC10 Data Format */</td></tr>
<tr class="separator:aafbf1f40053381f44bde9a1b72a827db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ef1f1c1dd06bb0b514311ba6a785657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5ef1f1c1dd06bb0b514311ba6a785657">ADC10RES</a>&#160;&#160;&#160;(0x0010u)    /* ADC10 Resolution Bit */</td></tr>
<tr class="separator:a5ef1f1c1dd06bb0b514311ba6a785657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed9604eb677105e6b09442db119ecf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5ed9604eb677105e6b09442db119ecf3">ADC10PDIV0</a>&#160;&#160;&#160;(0x0100u)    /* ADC10 predivider Bit: 0 */</td></tr>
<tr class="separator:a5ed9604eb677105e6b09442db119ecf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa48b9e56a21cca3867ca3b6ef5dba94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa48b9e56a21cca3867ca3b6ef5dba94d">ADC10PDIV1</a>&#160;&#160;&#160;(0x0200u)    /* ADC10 predivider Bit: 1 */</td></tr>
<tr class="separator:aa48b9e56a21cca3867ca3b6ef5dba94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af00a479009f4a1f8002ddd8e8430aa05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af00a479009f4a1f8002ddd8e8430aa05">ADC10REFBURST_L</a>&#160;&#160;&#160;(0x0001u)    /* ADC10 Reference Burst */</td></tr>
<tr class="separator:af00a479009f4a1f8002ddd8e8430aa05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0522e0d838d8c76487fcaf93d94ca500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0522e0d838d8c76487fcaf93d94ca500">ADC10SR_L</a>&#160;&#160;&#160;(0x0004u)    /* ADC10 Sampling Rate */</td></tr>
<tr class="separator:a0522e0d838d8c76487fcaf93d94ca500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc5506e416ac2b87df51f8b17a40b2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aacc5506e416ac2b87df51f8b17a40b2f">ADC10DF_L</a>&#160;&#160;&#160;(0x0008u)    /* ADC10 Data Format */</td></tr>
<tr class="separator:aacc5506e416ac2b87df51f8b17a40b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee55b4e91cfc7751040115ccb26414ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee55b4e91cfc7751040115ccb26414ac">ADC10RES_L</a>&#160;&#160;&#160;(0x0010u)    /* ADC10 Resolution Bit */</td></tr>
<tr class="separator:aee55b4e91cfc7751040115ccb26414ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b547b674786f4d6f1c26944aa7f0516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4b547b674786f4d6f1c26944aa7f0516">ADC10PDIV0_H</a>&#160;&#160;&#160;(0x0001u)    /* ADC10 predivider Bit: 0 */</td></tr>
<tr class="separator:a4b547b674786f4d6f1c26944aa7f0516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e1c9d4f6165601d44258132acd72d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e1c9d4f6165601d44258132acd72d27">ADC10PDIV1_H</a>&#160;&#160;&#160;(0x0002u)    /* ADC10 predivider Bit: 1 */</td></tr>
<tr class="separator:a6e1c9d4f6165601d44258132acd72d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09573c5d1c08c249f650045451d68921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a09573c5d1c08c249f650045451d68921">ADC10PDIV_0</a>&#160;&#160;&#160;(0x0000u)    /* ADC10 predivider /1 */</td></tr>
<tr class="separator:a09573c5d1c08c249f650045451d68921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c91a2a11d662b06bdd932557a620382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6c91a2a11d662b06bdd932557a620382">ADC10PDIV_1</a>&#160;&#160;&#160;(0x0100u)    /* ADC10 predivider /2 */</td></tr>
<tr class="separator:a6c91a2a11d662b06bdd932557a620382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b67029e13fb6368f465bcc043335152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b67029e13fb6368f465bcc043335152">ADC10PDIV_2</a>&#160;&#160;&#160;(0x0200u)    /* ADC10 predivider /64 */</td></tr>
<tr class="separator:a5b67029e13fb6368f465bcc043335152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69194e491d8132cc34ff359d6a4dc5b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a69194e491d8132cc34ff359d6a4dc5b4">ADC10PDIV_3</a>&#160;&#160;&#160;(0x0300u)    /* ADC10 predivider reserved */</td></tr>
<tr class="separator:a69194e491d8132cc34ff359d6a4dc5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac57f787ab14a617cdaff3d09b48815aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac57f787ab14a617cdaff3d09b48815aa">ADC10PDIV__1</a>&#160;&#160;&#160;(0x0000u)    /* ADC10 predivider /1 */</td></tr>
<tr class="separator:ac57f787ab14a617cdaff3d09b48815aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af69c663ee907096756d9357a4794329e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af69c663ee907096756d9357a4794329e">ADC10PDIV__4</a>&#160;&#160;&#160;(0x0100u)    /* ADC10 predivider /2 */</td></tr>
<tr class="separator:af69c663ee907096756d9357a4794329e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5c0f0179b8b6e81644d004afd81097c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae5c0f0179b8b6e81644d004afd81097c">ADC10PDIV__64</a>&#160;&#160;&#160;(0x0200u)    /* ADC10 predivider /64 */</td></tr>
<tr class="separator:ae5c0f0179b8b6e81644d004afd81097c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9110fbd15a6f8b3eec3275289a53de0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9110fbd15a6f8b3eec3275289a53de0f">ADC10INCH0</a>&#160;&#160;&#160;(0x0001u)    /* ADC10 Input Channel Select Bit 0 */</td></tr>
<tr class="separator:a9110fbd15a6f8b3eec3275289a53de0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11a9ce1d06f401c6ef897920fe42c290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a11a9ce1d06f401c6ef897920fe42c290">ADC10INCH1</a>&#160;&#160;&#160;(0x0002u)    /* ADC10 Input Channel Select Bit 1 */</td></tr>
<tr class="separator:a11a9ce1d06f401c6ef897920fe42c290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d379ca70df0f820b33b7d1d6a0f9562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6d379ca70df0f820b33b7d1d6a0f9562">ADC10INCH2</a>&#160;&#160;&#160;(0x0004u)    /* ADC10 Input Channel Select Bit 2 */</td></tr>
<tr class="separator:a6d379ca70df0f820b33b7d1d6a0f9562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f63202d8629284ec8a361411cc6a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a68f63202d8629284ec8a361411cc6a68">ADC10INCH3</a>&#160;&#160;&#160;(0x0008u)    /* ADC10 Input Channel Select Bit 3 */</td></tr>
<tr class="separator:a68f63202d8629284ec8a361411cc6a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeb5cf7191b5ab832d8dd5614e811379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeeb5cf7191b5ab832d8dd5614e811379">ADC10SREF0</a>&#160;&#160;&#160;(0x0010u)    /* ADC10 Select Reference Bit 0 */</td></tr>
<tr class="separator:aeeb5cf7191b5ab832d8dd5614e811379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d726d3509a182bbb663bc4348e71ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d726d3509a182bbb663bc4348e71ef7">ADC10SREF1</a>&#160;&#160;&#160;(0x0020u)    /* ADC10 Select Reference Bit 1 */</td></tr>
<tr class="separator:a2d726d3509a182bbb663bc4348e71ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a318a1ecc3cd6e41674d5ddecd50994b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a318a1ecc3cd6e41674d5ddecd50994b1">ADC10SREF2</a>&#160;&#160;&#160;(0x0040u)    /* ADC10 Select Reference Bit 2 */</td></tr>
<tr class="separator:a318a1ecc3cd6e41674d5ddecd50994b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c2982b6240efb88c018ee9e782ccd72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8c2982b6240efb88c018ee9e782ccd72">ADC10INCH0_L</a>&#160;&#160;&#160;(0x0001u)    /* ADC10 Input Channel Select Bit 0 */</td></tr>
<tr class="separator:a8c2982b6240efb88c018ee9e782ccd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace15b72f6fef0b52aa0b77b0d7945898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace15b72f6fef0b52aa0b77b0d7945898">ADC10INCH1_L</a>&#160;&#160;&#160;(0x0002u)    /* ADC10 Input Channel Select Bit 1 */</td></tr>
<tr class="separator:ace15b72f6fef0b52aa0b77b0d7945898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a552fd8919538c77a2acc4cba350363de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a552fd8919538c77a2acc4cba350363de">ADC10INCH2_L</a>&#160;&#160;&#160;(0x0004u)    /* ADC10 Input Channel Select Bit 2 */</td></tr>
<tr class="separator:a552fd8919538c77a2acc4cba350363de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1357173e5da9778f155f04133647a65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad1357173e5da9778f155f04133647a65">ADC10INCH3_L</a>&#160;&#160;&#160;(0x0008u)    /* ADC10 Input Channel Select Bit 3 */</td></tr>
<tr class="separator:ad1357173e5da9778f155f04133647a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2551d9315a28a11188fa754a0b422cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2551d9315a28a11188fa754a0b422cb8">ADC10SREF0_L</a>&#160;&#160;&#160;(0x0010u)    /* ADC10 Select Reference Bit 0 */</td></tr>
<tr class="separator:a2551d9315a28a11188fa754a0b422cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69b8794fb10ed8a53b5d97d45e2e5f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a69b8794fb10ed8a53b5d97d45e2e5f73">ADC10SREF1_L</a>&#160;&#160;&#160;(0x0020u)    /* ADC10 Select Reference Bit 1 */</td></tr>
<tr class="separator:a69b8794fb10ed8a53b5d97d45e2e5f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a652f47307232bd4b405fbe338272f57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a652f47307232bd4b405fbe338272f57c">ADC10SREF2_L</a>&#160;&#160;&#160;(0x0040u)    /* ADC10 Select Reference Bit 2 */</td></tr>
<tr class="separator:a652f47307232bd4b405fbe338272f57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2acfead4ca11461ba8c3f20d187fcebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2acfead4ca11461ba8c3f20d187fcebb">ADC10INCH_0</a>&#160;&#160;&#160;(0)         /* ADC10 Input Channel 0 */</td></tr>
<tr class="separator:a2acfead4ca11461ba8c3f20d187fcebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a317466306d1f6355bcea34173ea5b51c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a317466306d1f6355bcea34173ea5b51c">ADC10INCH_1</a>&#160;&#160;&#160;(1)         /* ADC10 Input Channel 1 */</td></tr>
<tr class="separator:a317466306d1f6355bcea34173ea5b51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a5719260200e8f4434958ca400e45fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8a5719260200e8f4434958ca400e45fb">ADC10INCH_2</a>&#160;&#160;&#160;(2)         /* ADC10 Input Channel 2 */</td></tr>
<tr class="separator:a8a5719260200e8f4434958ca400e45fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721a3dca252cae739bb6e172f77357b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a721a3dca252cae739bb6e172f77357b9">ADC10INCH_3</a>&#160;&#160;&#160;(3)         /* ADC10 Input Channel 3 */</td></tr>
<tr class="separator:a721a3dca252cae739bb6e172f77357b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab37fec345d3c40a7c3561d045f031e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab37fec345d3c40a7c3561d045f031e73">ADC10INCH_4</a>&#160;&#160;&#160;(4)         /* ADC10 Input Channel 4 */</td></tr>
<tr class="separator:ab37fec345d3c40a7c3561d045f031e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa25ad7cac5d7f455a826eac5959554d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa25ad7cac5d7f455a826eac5959554d1">ADC10INCH_5</a>&#160;&#160;&#160;(5)         /* ADC10 Input Channel 5 */</td></tr>
<tr class="separator:aa25ad7cac5d7f455a826eac5959554d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a982b03d4abbba858cdfe1b0bc9fba649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a982b03d4abbba858cdfe1b0bc9fba649">ADC10INCH_6</a>&#160;&#160;&#160;(6)         /* ADC10 Input Channel 6 */</td></tr>
<tr class="separator:a982b03d4abbba858cdfe1b0bc9fba649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcf9b6bf071f08db42a05f3eeee15efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adcf9b6bf071f08db42a05f3eeee15efd">ADC10INCH_7</a>&#160;&#160;&#160;(7)         /* ADC10 Input Channel 7 */</td></tr>
<tr class="separator:adcf9b6bf071f08db42a05f3eeee15efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a728598b8b72597c4b336960f3adbee37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a728598b8b72597c4b336960f3adbee37">ADC10INCH_8</a>&#160;&#160;&#160;(8)         /* ADC10 Input Channel 8 */</td></tr>
<tr class="separator:a728598b8b72597c4b336960f3adbee37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a404b32042101a21869516fb8c396eab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a404b32042101a21869516fb8c396eab7">ADC10INCH_9</a>&#160;&#160;&#160;(9)         /* ADC10 Input Channel 9 */</td></tr>
<tr class="separator:a404b32042101a21869516fb8c396eab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37bbc7695ed64d2b6f033f9feb2ba013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a37bbc7695ed64d2b6f033f9feb2ba013">ADC10INCH_10</a>&#160;&#160;&#160;(10)        /* ADC10 Input Channel 10 */</td></tr>
<tr class="separator:a37bbc7695ed64d2b6f033f9feb2ba013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4397c3b1d246aa5a2dbe0c8be1beacca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4397c3b1d246aa5a2dbe0c8be1beacca">ADC10INCH_11</a>&#160;&#160;&#160;(11)        /* ADC10 Input Channel 11 */</td></tr>
<tr class="separator:a4397c3b1d246aa5a2dbe0c8be1beacca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6fee804a642ef589a3922b9f4ae1fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6fee804a642ef589a3922b9f4ae1fd9">ADC10INCH_12</a>&#160;&#160;&#160;(12)        /* ADC10 Input Channel 12 */</td></tr>
<tr class="separator:af6fee804a642ef589a3922b9f4ae1fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b4ab79ea449490a9d6ae32171b1f139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6b4ab79ea449490a9d6ae32171b1f139">ADC10INCH_13</a>&#160;&#160;&#160;(13)        /* ADC10 Input Channel 13 */</td></tr>
<tr class="separator:a6b4ab79ea449490a9d6ae32171b1f139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0df38f6d8b1ab1636159811d089ad45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae0df38f6d8b1ab1636159811d089ad45">ADC10INCH_14</a>&#160;&#160;&#160;(14)        /* ADC10 Input Channel 14 */</td></tr>
<tr class="separator:ae0df38f6d8b1ab1636159811d089ad45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39c756d22a6d4f3eefe83f625f4a242d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a39c756d22a6d4f3eefe83f625f4a242d">ADC10INCH_15</a>&#160;&#160;&#160;(15)        /* ADC10 Input Channel 15 */</td></tr>
<tr class="separator:a39c756d22a6d4f3eefe83f625f4a242d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ec70cdaca19d2db58e6079a11632909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9ec70cdaca19d2db58e6079a11632909">ADC10SREF_0</a>&#160;&#160;&#160;(0*0x10u)    /* ADC10 Select Reference 0 */</td></tr>
<tr class="separator:a9ec70cdaca19d2db58e6079a11632909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0497020f959587643aa7e45edc0a86a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0497020f959587643aa7e45edc0a86a9">ADC10SREF_1</a>&#160;&#160;&#160;(1*0x10u)    /* ADC10 Select Reference 1 */</td></tr>
<tr class="separator:a0497020f959587643aa7e45edc0a86a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc96a18b0e78a7dcf174628f6404685f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc96a18b0e78a7dcf174628f6404685f">ADC10SREF_2</a>&#160;&#160;&#160;(2*0x10u)    /* ADC10 Select Reference 2 */</td></tr>
<tr class="separator:acc96a18b0e78a7dcf174628f6404685f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2cb5daba379d8a2bccccc658ba41471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae2cb5daba379d8a2bccccc658ba41471">ADC10SREF_3</a>&#160;&#160;&#160;(3*0x10u)    /* ADC10 Select Reference 3 */</td></tr>
<tr class="separator:ae2cb5daba379d8a2bccccc658ba41471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad214865209e4ab02e2c07924a21204c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad214865209e4ab02e2c07924a21204c">ADC10SREF_4</a>&#160;&#160;&#160;(4*0x10u)    /* ADC10 Select Reference 4 */</td></tr>
<tr class="separator:aad214865209e4ab02e2c07924a21204c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac341765b3eca0c419dd36c9b3d9d13e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac341765b3eca0c419dd36c9b3d9d13e2">ADC10SREF_5</a>&#160;&#160;&#160;(5*0x10u)    /* ADC10 Select Reference 5 */</td></tr>
<tr class="separator:ac341765b3eca0c419dd36c9b3d9d13e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bd84b57e9b1dc58b0e3d6e69730a0fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6bd84b57e9b1dc58b0e3d6e69730a0fe">ADC10SREF_6</a>&#160;&#160;&#160;(6*0x10u)    /* ADC10 Select Reference 6 */</td></tr>
<tr class="separator:a6bd84b57e9b1dc58b0e3d6e69730a0fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafd0408abeae2c384e33ad6d1acedd67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafd0408abeae2c384e33ad6d1acedd67">ADC10SREF_7</a>&#160;&#160;&#160;(7*0x10u)    /* ADC10 Select Reference 7 */</td></tr>
<tr class="separator:aafd0408abeae2c384e33ad6d1acedd67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb595a63324c29b96384f188d82b3b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabb595a63324c29b96384f188d82b3b7">ADC10IE0</a>&#160;&#160;&#160;(0x0001u)    /* ADC10_A Interrupt enable */</td></tr>
<tr class="separator:aabb595a63324c29b96384f188d82b3b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78bac3e73a9e1fef6ba5d082c920ffcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a78bac3e73a9e1fef6ba5d082c920ffcf">ADC10INIE</a>&#160;&#160;&#160;(0x0002u)    /* ADC10_A Interrupt enable for the inside of window of the Window comparator */</td></tr>
<tr class="separator:a78bac3e73a9e1fef6ba5d082c920ffcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34043a999d933d0aa9f82523bfdac34f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34043a999d933d0aa9f82523bfdac34f">ADC10LOIE</a>&#160;&#160;&#160;(0x0004u)    /* ADC10_A Interrupt enable for lower threshold of the Window comparator */</td></tr>
<tr class="separator:a34043a999d933d0aa9f82523bfdac34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4bd3a1151ea3610493f174acac5a889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af4bd3a1151ea3610493f174acac5a889">ADC10HIIE</a>&#160;&#160;&#160;(0x0008u)    /* ADC10_A Interrupt enable for upper threshold of the Window comparator */</td></tr>
<tr class="separator:af4bd3a1151ea3610493f174acac5a889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fbf434ffcc6bf90eaf13d4cb9f16192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0fbf434ffcc6bf90eaf13d4cb9f16192">ADC10OVIE</a>&#160;&#160;&#160;(0x0010u)    /* ADC10_A ADC10MEM overflow Interrupt enable */</td></tr>
<tr class="separator:a0fbf434ffcc6bf90eaf13d4cb9f16192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accff983733c0bac1a26a7560039d43d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#accff983733c0bac1a26a7560039d43d2">ADC10TOVIE</a>&#160;&#160;&#160;(0x0020u)    /* ADC10_A conversion-time-overflow Interrupt enable */</td></tr>
<tr class="separator:accff983733c0bac1a26a7560039d43d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4727e4cfabd16f9eef63fdca6b09292d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4727e4cfabd16f9eef63fdca6b09292d">ADC10IE0_L</a>&#160;&#160;&#160;(0x0001u)    /* ADC10_A Interrupt enable */</td></tr>
<tr class="separator:a4727e4cfabd16f9eef63fdca6b09292d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2548117532bede2e83739df5ffa99c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2548117532bede2e83739df5ffa99c32">ADC10INIE_L</a>&#160;&#160;&#160;(0x0002u)    /* ADC10_A Interrupt enable for the inside of window of the Window comparator */</td></tr>
<tr class="separator:a2548117532bede2e83739df5ffa99c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8e326973e52cba63fa441b3c6f81a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac8e326973e52cba63fa441b3c6f81a86">ADC10LOIE_L</a>&#160;&#160;&#160;(0x0004u)    /* ADC10_A Interrupt enable for lower threshold of the Window comparator */</td></tr>
<tr class="separator:ac8e326973e52cba63fa441b3c6f81a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56578a95b3a9dfe9d69dd66b0d22985a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a56578a95b3a9dfe9d69dd66b0d22985a">ADC10HIIE_L</a>&#160;&#160;&#160;(0x0008u)    /* ADC10_A Interrupt enable for upper threshold of the Window comparator */</td></tr>
<tr class="separator:a56578a95b3a9dfe9d69dd66b0d22985a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2b5b2a51a666c3ccc78f0bd18c98d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e2b5b2a51a666c3ccc78f0bd18c98d1">ADC10OVIE_L</a>&#160;&#160;&#160;(0x0010u)    /* ADC10_A ADC10MEM overflow Interrupt enable */</td></tr>
<tr class="separator:a6e2b5b2a51a666c3ccc78f0bd18c98d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeb7c8f630e92a7935498e833dedc282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abeb7c8f630e92a7935498e833dedc282">ADC10TOVIE_L</a>&#160;&#160;&#160;(0x0020u)    /* ADC10_A conversion-time-overflow Interrupt enable */</td></tr>
<tr class="separator:abeb7c8f630e92a7935498e833dedc282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d8a96086b9d3cd548d3903910b24fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22d8a96086b9d3cd548d3903910b24fc">ADC10IFG0</a>&#160;&#160;&#160;(0x0001u)    /* ADC10_A Interrupt Flag */</td></tr>
<tr class="separator:a22d8a96086b9d3cd548d3903910b24fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ed5b6c1391def2aeeb8bb5e0956dca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2ed5b6c1391def2aeeb8bb5e0956dca8">ADC10INIFG</a>&#160;&#160;&#160;(0x0002u)    /* ADC10_A Interrupt Flag for the inside of window of the Window comparator */</td></tr>
<tr class="separator:a2ed5b6c1391def2aeeb8bb5e0956dca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e12164469f8b0b5dbd2e3c2c110c01a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8e12164469f8b0b5dbd2e3c2c110c01a">ADC10LOIFG</a>&#160;&#160;&#160;(0x0004u)    /* ADC10_A Interrupt Flag for lower threshold of the Window comparator */</td></tr>
<tr class="separator:a8e12164469f8b0b5dbd2e3c2c110c01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade26aeb4eb767116928a86e27638b729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ade26aeb4eb767116928a86e27638b729">ADC10HIIFG</a>&#160;&#160;&#160;(0x0008u)    /* ADC10_A Interrupt Flag for upper threshold of the Window comparator */</td></tr>
<tr class="separator:ade26aeb4eb767116928a86e27638b729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca243d41fb693f6915ead8407ecb58cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aca243d41fb693f6915ead8407ecb58cc">ADC10OVIFG</a>&#160;&#160;&#160;(0x0010u)    /* ADC10_A ADC10MEM overflow Interrupt Flag */</td></tr>
<tr class="separator:aca243d41fb693f6915ead8407ecb58cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2004ecdbde34bae10b96a95aa73da22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2004ecdbde34bae10b96a95aa73da22">ADC10TOVIFG</a>&#160;&#160;&#160;(0x0020u)    /* ADC10_A conversion-time-overflow Interrupt Flag */</td></tr>
<tr class="separator:ac2004ecdbde34bae10b96a95aa73da22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5426f0c207f6d0fda9cea30f9412920c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5426f0c207f6d0fda9cea30f9412920c">ADC10IFG0_L</a>&#160;&#160;&#160;(0x0001u)    /* ADC10_A Interrupt Flag */</td></tr>
<tr class="separator:a5426f0c207f6d0fda9cea30f9412920c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f6dd143336990a0569218a440a688d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81f6dd143336990a0569218a440a688d">ADC10INIFG_L</a>&#160;&#160;&#160;(0x0002u)    /* ADC10_A Interrupt Flag for the inside of window of the Window comparator */</td></tr>
<tr class="separator:a81f6dd143336990a0569218a440a688d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01db79eb3772f88e0d10f0ab34ce3f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a01db79eb3772f88e0d10f0ab34ce3f4f">ADC10LOIFG_L</a>&#160;&#160;&#160;(0x0004u)    /* ADC10_A Interrupt Flag for lower threshold of the Window comparator */</td></tr>
<tr class="separator:a01db79eb3772f88e0d10f0ab34ce3f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a810db92161bfceeef6d16f35136ca98e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a810db92161bfceeef6d16f35136ca98e">ADC10HIIFG_L</a>&#160;&#160;&#160;(0x0008u)    /* ADC10_A Interrupt Flag for upper threshold of the Window comparator */</td></tr>
<tr class="separator:a810db92161bfceeef6d16f35136ca98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d2d9213fc77f01c34e9ceb2664db957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3d2d9213fc77f01c34e9ceb2664db957">ADC10OVIFG_L</a>&#160;&#160;&#160;(0x0010u)    /* ADC10_A ADC10MEM overflow Interrupt Flag */</td></tr>
<tr class="separator:a3d2d9213fc77f01c34e9ceb2664db957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ab187c9d20896f9437ac39d289b8bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a37ab187c9d20896f9437ac39d289b8bc">ADC10TOVIFG_L</a>&#160;&#160;&#160;(0x0020u)    /* ADC10_A conversion-time-overflow Interrupt Flag */</td></tr>
<tr class="separator:a37ab187c9d20896f9437ac39d289b8bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6812be274b05cecf93925e6a5fa1bf63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6812be274b05cecf93925e6a5fa1bf63">ADC10IV_NONE</a>&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td></tr>
<tr class="separator:a6812be274b05cecf93925e6a5fa1bf63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad8ce05a10764aba56ad8be494f99243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad8ce05a10764aba56ad8be494f99243">ADC10IV_ADC10OVIFG</a>&#160;&#160;&#160;(0x0002u)    /* ADC10OVIFG */</td></tr>
<tr class="separator:aad8ce05a10764aba56ad8be494f99243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a385a81394dc504510fb8b1111dc18909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a385a81394dc504510fb8b1111dc18909">ADC10IV_ADC10TOVIFG</a>&#160;&#160;&#160;(0x0004u)    /* ADC10TOVIFG */</td></tr>
<tr class="separator:a385a81394dc504510fb8b1111dc18909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab32e521497b3959e6c2b2dc78ac93ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab32e521497b3959e6c2b2dc78ac93ccd">ADC10IV_ADC10HIIFG</a>&#160;&#160;&#160;(0x0006u)    /* ADC10HIIFG */</td></tr>
<tr class="separator:ab32e521497b3959e6c2b2dc78ac93ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa91e7a9c8f0e58a6ab9d4ef8d54e5d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa91e7a9c8f0e58a6ab9d4ef8d54e5d50">ADC10IV_ADC10LOIFG</a>&#160;&#160;&#160;(0x0008u)    /* ADC10LOIFG */</td></tr>
<tr class="separator:aa91e7a9c8f0e58a6ab9d4ef8d54e5d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec646eab0a35ac69da5c66f5ce4ecf76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aec646eab0a35ac69da5c66f5ce4ecf76">ADC10IV_ADC10INIFG</a>&#160;&#160;&#160;(0x000Au)    /* ADC10INIFG */</td></tr>
<tr class="separator:aec646eab0a35ac69da5c66f5ce4ecf76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e2ddc49e6b3b257a585965a62ac6e1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9e2ddc49e6b3b257a585965a62ac6e1b">ADC10IV_ADC10IFG</a>&#160;&#160;&#160;(0x000Cu)    /* ADC10IFG */</td></tr>
<tr class="separator:a9e2ddc49e6b3b257a585965a62ac6e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b8001a9696d707263e8b88311d5fcb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b8001a9696d707263e8b88311d5fcb8">OFS_ADC12CTL0</a>&#160;&#160;&#160;(0x0000u)  /* ADC12+ Control 0 */</td></tr>
<tr class="separator:a3b8001a9696d707263e8b88311d5fcb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad86ee87b4e57f74433c4147ecae9e0f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad86ee87b4e57f74433c4147ecae9e0f2">OFS_ADC12CTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b8001a9696d707263e8b88311d5fcb8">OFS_ADC12CTL0</a></td></tr>
<tr class="separator:ad86ee87b4e57f74433c4147ecae9e0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa367dad580d29478995233ce70f9f003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa367dad580d29478995233ce70f9f003">OFS_ADC12CTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b8001a9696d707263e8b88311d5fcb8">OFS_ADC12CTL0</a>+1</td></tr>
<tr class="separator:aa367dad580d29478995233ce70f9f003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af155359f5e3d4a1178c6af05eee0afe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af155359f5e3d4a1178c6af05eee0afe7">OFS_ADC12CTL1</a>&#160;&#160;&#160;(0x0002u)  /* ADC12+ Control 1 */</td></tr>
<tr class="separator:af155359f5e3d4a1178c6af05eee0afe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab551ffffeab60869d6773e9d3c8f7e20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab551ffffeab60869d6773e9d3c8f7e20">OFS_ADC12CTL1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af155359f5e3d4a1178c6af05eee0afe7">OFS_ADC12CTL1</a></td></tr>
<tr class="separator:ab551ffffeab60869d6773e9d3c8f7e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27a4b313605eb9a7871df4af57a626fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a27a4b313605eb9a7871df4af57a626fc">OFS_ADC12CTL1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af155359f5e3d4a1178c6af05eee0afe7">OFS_ADC12CTL1</a>+1</td></tr>
<tr class="separator:a27a4b313605eb9a7871df4af57a626fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a433b46afa3dec712ab4716047639f98b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a433b46afa3dec712ab4716047639f98b">OFS_ADC12CTL2</a>&#160;&#160;&#160;(0x0004u)  /* ADC12+ Control 2 */</td></tr>
<tr class="separator:a433b46afa3dec712ab4716047639f98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a036599166cec83fb3f128ae3e4090229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a036599166cec83fb3f128ae3e4090229">OFS_ADC12CTL2_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a433b46afa3dec712ab4716047639f98b">OFS_ADC12CTL2</a></td></tr>
<tr class="separator:a036599166cec83fb3f128ae3e4090229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57759aa42ad8ffce5a18103e96929b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a57759aa42ad8ffce5a18103e96929b60">OFS_ADC12CTL2_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a433b46afa3dec712ab4716047639f98b">OFS_ADC12CTL2</a>+1</td></tr>
<tr class="separator:a57759aa42ad8ffce5a18103e96929b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47ad0eb2775e51558c417c13c20e5879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a47ad0eb2775e51558c417c13c20e5879">OFS_ADC12IFG</a>&#160;&#160;&#160;(0x000Au)  /* ADC12+ Interrupt Flag */</td></tr>
<tr class="separator:a47ad0eb2775e51558c417c13c20e5879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db3680d56c1c84e1db9b2ab2454c0b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4db3680d56c1c84e1db9b2ab2454c0b2">OFS_ADC12IFG_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a47ad0eb2775e51558c417c13c20e5879">OFS_ADC12IFG</a></td></tr>
<tr class="separator:a4db3680d56c1c84e1db9b2ab2454c0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae240ef59dd4baa4c7a5e1bc91e58216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae240ef59dd4baa4c7a5e1bc91e58216">OFS_ADC12IFG_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a47ad0eb2775e51558c417c13c20e5879">OFS_ADC12IFG</a>+1</td></tr>
<tr class="separator:aae240ef59dd4baa4c7a5e1bc91e58216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ad1be4d391eb35c7d7a068d2b5084a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9ad1be4d391eb35c7d7a068d2b5084a8">OFS_ADC12IE</a>&#160;&#160;&#160;(0x000Cu)  /* ADC12+ Interrupt Enable */</td></tr>
<tr class="separator:a9ad1be4d391eb35c7d7a068d2b5084a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af129b701e957b893a9328eb4ffd9d929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af129b701e957b893a9328eb4ffd9d929">OFS_ADC12IE_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9ad1be4d391eb35c7d7a068d2b5084a8">OFS_ADC12IE</a></td></tr>
<tr class="separator:af129b701e957b893a9328eb4ffd9d929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc96c7d80f93242f85fec9936eef46a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2bc96c7d80f93242f85fec9936eef46a">OFS_ADC12IE_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9ad1be4d391eb35c7d7a068d2b5084a8">OFS_ADC12IE</a>+1</td></tr>
<tr class="separator:a2bc96c7d80f93242f85fec9936eef46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace15ad4aa21b5b9ac3d36c7e648e4903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace15ad4aa21b5b9ac3d36c7e648e4903">OFS_ADC12IV</a>&#160;&#160;&#160;(0x000Eu)  /* ADC12+ Interrupt Vector Word */</td></tr>
<tr class="separator:ace15ad4aa21b5b9ac3d36c7e648e4903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85927b7248650c96bbdc1350aff45752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a85927b7248650c96bbdc1350aff45752">OFS_ADC12IV_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace15ad4aa21b5b9ac3d36c7e648e4903">OFS_ADC12IV</a></td></tr>
<tr class="separator:a85927b7248650c96bbdc1350aff45752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fb2f1aa275b5cfb9deaf716b9fb1395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8fb2f1aa275b5cfb9deaf716b9fb1395">OFS_ADC12IV_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace15ad4aa21b5b9ac3d36c7e648e4903">OFS_ADC12IV</a>+1</td></tr>
<tr class="separator:a8fb2f1aa275b5cfb9deaf716b9fb1395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada20a6b941a989383d0099df1a220288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada20a6b941a989383d0099df1a220288">OFS_ADC12MEM0</a>&#160;&#160;&#160;(0x0020u)  /* ADC12 Conversion Memory 0 */</td></tr>
<tr class="separator:ada20a6b941a989383d0099df1a220288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1158c59b23f42a53b9b7712e750c45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af1158c59b23f42a53b9b7712e750c45b">OFS_ADC12MEM0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada20a6b941a989383d0099df1a220288">OFS_ADC12MEM0</a></td></tr>
<tr class="separator:af1158c59b23f42a53b9b7712e750c45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af12aff6ec9022fbbebb0b672957e9335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af12aff6ec9022fbbebb0b672957e9335">OFS_ADC12MEM0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada20a6b941a989383d0099df1a220288">OFS_ADC12MEM0</a>+1</td></tr>
<tr class="separator:af12aff6ec9022fbbebb0b672957e9335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3de3993853099e578dd66a86c8574ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3de3993853099e578dd66a86c8574ab">OFS_ADC12MEM1</a>&#160;&#160;&#160;(0x0022u)  /* ADC12 Conversion Memory 1 */</td></tr>
<tr class="separator:ab3de3993853099e578dd66a86c8574ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cdcd2b6e2396099d2e1526fcc40178c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2cdcd2b6e2396099d2e1526fcc40178c">OFS_ADC12MEM1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3de3993853099e578dd66a86c8574ab">OFS_ADC12MEM1</a></td></tr>
<tr class="separator:a2cdcd2b6e2396099d2e1526fcc40178c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9fc9a27bdd6e361fc76c175a99a402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e9fc9a27bdd6e361fc76c175a99a402">OFS_ADC12MEM1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3de3993853099e578dd66a86c8574ab">OFS_ADC12MEM1</a>+1</td></tr>
<tr class="separator:a3e9fc9a27bdd6e361fc76c175a99a402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4583c66a9b77b792a251ae48dea48ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4583c66a9b77b792a251ae48dea48ff">OFS_ADC12MEM2</a>&#160;&#160;&#160;(0x0024u)  /* ADC12 Conversion Memory 2 */</td></tr>
<tr class="separator:ad4583c66a9b77b792a251ae48dea48ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9da0b1a78e220a090074f6e14a77fc6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9da0b1a78e220a090074f6e14a77fc6f">OFS_ADC12MEM2_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4583c66a9b77b792a251ae48dea48ff">OFS_ADC12MEM2</a></td></tr>
<tr class="separator:a9da0b1a78e220a090074f6e14a77fc6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae6a7a3cc3c31b91b1e8a0ac729787c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae6a7a3cc3c31b91b1e8a0ac729787c8">OFS_ADC12MEM2_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4583c66a9b77b792a251ae48dea48ff">OFS_ADC12MEM2</a>+1</td></tr>
<tr class="separator:aae6a7a3cc3c31b91b1e8a0ac729787c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9318878cd6d3eee22314c95014515613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9318878cd6d3eee22314c95014515613">OFS_ADC12MEM3</a>&#160;&#160;&#160;(0x0026u)  /* ADC12 Conversion Memory 3 */</td></tr>
<tr class="separator:a9318878cd6d3eee22314c95014515613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2640585494cdc8b29ab7a3b737ebd333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2640585494cdc8b29ab7a3b737ebd333">OFS_ADC12MEM3_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9318878cd6d3eee22314c95014515613">OFS_ADC12MEM3</a></td></tr>
<tr class="separator:a2640585494cdc8b29ab7a3b737ebd333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a363551bccc4c4deb7843b64bfc9e5da4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a363551bccc4c4deb7843b64bfc9e5da4">OFS_ADC12MEM3_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9318878cd6d3eee22314c95014515613">OFS_ADC12MEM3</a>+1</td></tr>
<tr class="separator:a363551bccc4c4deb7843b64bfc9e5da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9eb6881bf264c61919a5d8a523925f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac9eb6881bf264c61919a5d8a523925f9">OFS_ADC12MEM4</a>&#160;&#160;&#160;(0x0028u)  /* ADC12 Conversion Memory 4 */</td></tr>
<tr class="separator:ac9eb6881bf264c61919a5d8a523925f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2467778c65497a1b2bf2608ff07eb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2467778c65497a1b2bf2608ff07eb86">OFS_ADC12MEM4_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac9eb6881bf264c61919a5d8a523925f9">OFS_ADC12MEM4</a></td></tr>
<tr class="separator:ad2467778c65497a1b2bf2608ff07eb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8714ff9424a950605efb51b29ff5a0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab8714ff9424a950605efb51b29ff5a0d">OFS_ADC12MEM4_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac9eb6881bf264c61919a5d8a523925f9">OFS_ADC12MEM4</a>+1</td></tr>
<tr class="separator:ab8714ff9424a950605efb51b29ff5a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3b4f11beae0201abffefd9a20395066"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3b4f11beae0201abffefd9a20395066">OFS_ADC12MEM5</a>&#160;&#160;&#160;(0x002Au)  /* ADC12 Conversion Memory 5 */</td></tr>
<tr class="separator:ac3b4f11beae0201abffefd9a20395066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaee3eb5250bdd9a1d302397a2f0b499d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaee3eb5250bdd9a1d302397a2f0b499d">OFS_ADC12MEM5_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3b4f11beae0201abffefd9a20395066">OFS_ADC12MEM5</a></td></tr>
<tr class="separator:aaee3eb5250bdd9a1d302397a2f0b499d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559476c6135e6710dff2126f1603b08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a559476c6135e6710dff2126f1603b08c">OFS_ADC12MEM5_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3b4f11beae0201abffefd9a20395066">OFS_ADC12MEM5</a>+1</td></tr>
<tr class="separator:a559476c6135e6710dff2126f1603b08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af72e63537061addbb08da203ae09dd43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af72e63537061addbb08da203ae09dd43">OFS_ADC12MEM6</a>&#160;&#160;&#160;(0x002Cu)  /* ADC12 Conversion Memory 6 */</td></tr>
<tr class="separator:af72e63537061addbb08da203ae09dd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac089d2c0b1cd6acf04cd33eb4fe31180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac089d2c0b1cd6acf04cd33eb4fe31180">OFS_ADC12MEM6_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af72e63537061addbb08da203ae09dd43">OFS_ADC12MEM6</a></td></tr>
<tr class="separator:ac089d2c0b1cd6acf04cd33eb4fe31180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2793cab1a7bcfe0d1eab54f679307d1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2793cab1a7bcfe0d1eab54f679307d1a">OFS_ADC12MEM6_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af72e63537061addbb08da203ae09dd43">OFS_ADC12MEM6</a>+1</td></tr>
<tr class="separator:a2793cab1a7bcfe0d1eab54f679307d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7840a331d34ee78fea806a7516e8062e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7840a331d34ee78fea806a7516e8062e">OFS_ADC12MEM7</a>&#160;&#160;&#160;(0x002Eu)  /* ADC12 Conversion Memory 7 */</td></tr>
<tr class="separator:a7840a331d34ee78fea806a7516e8062e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae837552ce2bb747ccfce7d0cb0bb4a39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae837552ce2bb747ccfce7d0cb0bb4a39">OFS_ADC12MEM7_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7840a331d34ee78fea806a7516e8062e">OFS_ADC12MEM7</a></td></tr>
<tr class="separator:ae837552ce2bb747ccfce7d0cb0bb4a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3de02f6fa31b9ebe6e051ca62a5d8877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3de02f6fa31b9ebe6e051ca62a5d8877">OFS_ADC12MEM7_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7840a331d34ee78fea806a7516e8062e">OFS_ADC12MEM7</a>+1</td></tr>
<tr class="separator:a3de02f6fa31b9ebe6e051ca62a5d8877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaf1c49a0d078fba242797e0265c4803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afaf1c49a0d078fba242797e0265c4803">OFS_ADC12MEM8</a>&#160;&#160;&#160;(0x0030u)  /* ADC12 Conversion Memory 8 */</td></tr>
<tr class="separator:afaf1c49a0d078fba242797e0265c4803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f5d950a1f31b0c472d17de01ff5bb51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f5d950a1f31b0c472d17de01ff5bb51">OFS_ADC12MEM8_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afaf1c49a0d078fba242797e0265c4803">OFS_ADC12MEM8</a></td></tr>
<tr class="separator:a1f5d950a1f31b0c472d17de01ff5bb51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3010cb27ad17819ad069a9a49b74584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad3010cb27ad17819ad069a9a49b74584">OFS_ADC12MEM8_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afaf1c49a0d078fba242797e0265c4803">OFS_ADC12MEM8</a>+1</td></tr>
<tr class="separator:ad3010cb27ad17819ad069a9a49b74584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dfb2a9e841ce3f70fdb50ac553d1910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3dfb2a9e841ce3f70fdb50ac553d1910">OFS_ADC12MEM9</a>&#160;&#160;&#160;(0x0032u)  /* ADC12 Conversion Memory 9 */</td></tr>
<tr class="separator:a3dfb2a9e841ce3f70fdb50ac553d1910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a098d8a0c3c2b5376009cbe34d59eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a098d8a0c3c2b5376009cbe34d59eb7">OFS_ADC12MEM9_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3dfb2a9e841ce3f70fdb50ac553d1910">OFS_ADC12MEM9</a></td></tr>
<tr class="separator:a1a098d8a0c3c2b5376009cbe34d59eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726cea8d0bd86f34dad6985268f09330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a726cea8d0bd86f34dad6985268f09330">OFS_ADC12MEM9_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3dfb2a9e841ce3f70fdb50ac553d1910">OFS_ADC12MEM9</a>+1</td></tr>
<tr class="separator:a726cea8d0bd86f34dad6985268f09330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d1242060b93c1cbeeba34d963806196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5d1242060b93c1cbeeba34d963806196">OFS_ADC12MEM10</a>&#160;&#160;&#160;(0x0034u)  /* ADC12 Conversion Memory 10 */</td></tr>
<tr class="separator:a5d1242060b93c1cbeeba34d963806196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3329af88ea1f90049a7ea91c043409e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3329af88ea1f90049a7ea91c043409e">OFS_ADC12MEM10_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5d1242060b93c1cbeeba34d963806196">OFS_ADC12MEM10</a></td></tr>
<tr class="separator:ab3329af88ea1f90049a7ea91c043409e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d9cd09e531fdab5c62ba48556009d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8d9cd09e531fdab5c62ba48556009d5b">OFS_ADC12MEM10_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5d1242060b93c1cbeeba34d963806196">OFS_ADC12MEM10</a>+1</td></tr>
<tr class="separator:a8d9cd09e531fdab5c62ba48556009d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a932a9252edd133225afbc9756e53bdd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a932a9252edd133225afbc9756e53bdd6">OFS_ADC12MEM11</a>&#160;&#160;&#160;(0x0036u)  /* ADC12 Conversion Memory 11 */</td></tr>
<tr class="separator:a932a9252edd133225afbc9756e53bdd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afffc86ffe0ca29843453f85924f55c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afffc86ffe0ca29843453f85924f55c6a">OFS_ADC12MEM11_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a932a9252edd133225afbc9756e53bdd6">OFS_ADC12MEM11</a></td></tr>
<tr class="separator:afffc86ffe0ca29843453f85924f55c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaddf3b8a945317fbf03aba01d885a2bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaddf3b8a945317fbf03aba01d885a2bf">OFS_ADC12MEM11_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a932a9252edd133225afbc9756e53bdd6">OFS_ADC12MEM11</a>+1</td></tr>
<tr class="separator:aaddf3b8a945317fbf03aba01d885a2bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef7ff812ade71407afc051a3bbed0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeef7ff812ade71407afc051a3bbed0be">OFS_ADC12MEM12</a>&#160;&#160;&#160;(0x0038u)  /* ADC12 Conversion Memory 12 */</td></tr>
<tr class="separator:aeef7ff812ade71407afc051a3bbed0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adddb5f45bbdf9d31ba8c5c3c762a1a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adddb5f45bbdf9d31ba8c5c3c762a1a45">OFS_ADC12MEM12_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeef7ff812ade71407afc051a3bbed0be">OFS_ADC12MEM12</a></td></tr>
<tr class="separator:adddb5f45bbdf9d31ba8c5c3c762a1a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa68eea1d05d5e44725b256c0a255de64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa68eea1d05d5e44725b256c0a255de64">OFS_ADC12MEM12_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeef7ff812ade71407afc051a3bbed0be">OFS_ADC12MEM12</a>+1</td></tr>
<tr class="separator:aa68eea1d05d5e44725b256c0a255de64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1169a791c177e2b1ae3ad02933b0cbb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1169a791c177e2b1ae3ad02933b0cbb2">OFS_ADC12MEM13</a>&#160;&#160;&#160;(0x003Au)  /* ADC12 Conversion Memory 13 */</td></tr>
<tr class="separator:a1169a791c177e2b1ae3ad02933b0cbb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a728759fff57ac3b53cbe2c4ba70202e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a728759fff57ac3b53cbe2c4ba70202e1">OFS_ADC12MEM13_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1169a791c177e2b1ae3ad02933b0cbb2">OFS_ADC12MEM13</a></td></tr>
<tr class="separator:a728759fff57ac3b53cbe2c4ba70202e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3867edb8220a32146ac4e5c49715599f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3867edb8220a32146ac4e5c49715599f">OFS_ADC12MEM13_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1169a791c177e2b1ae3ad02933b0cbb2">OFS_ADC12MEM13</a>+1</td></tr>
<tr class="separator:a3867edb8220a32146ac4e5c49715599f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea43eef99dd496c9f2fd9447c1322796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aea43eef99dd496c9f2fd9447c1322796">OFS_ADC12MEM14</a>&#160;&#160;&#160;(0x003Cu)  /* ADC12 Conversion Memory 14 */</td></tr>
<tr class="separator:aea43eef99dd496c9f2fd9447c1322796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e12717da5b7f8b43bd7fb1279fd325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a97e12717da5b7f8b43bd7fb1279fd325">OFS_ADC12MEM14_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aea43eef99dd496c9f2fd9447c1322796">OFS_ADC12MEM14</a></td></tr>
<tr class="separator:a97e12717da5b7f8b43bd7fb1279fd325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd1776255d873dbcb45e02747c5b9033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd1776255d873dbcb45e02747c5b9033">OFS_ADC12MEM14_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aea43eef99dd496c9f2fd9447c1322796">OFS_ADC12MEM14</a>+1</td></tr>
<tr class="separator:acd1776255d873dbcb45e02747c5b9033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e18b9c53c786c8d249b6d0d7fa1ec70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e18b9c53c786c8d249b6d0d7fa1ec70">OFS_ADC12MEM15</a>&#160;&#160;&#160;(0x003Eu)  /* ADC12 Conversion Memory 15 */</td></tr>
<tr class="separator:a7e18b9c53c786c8d249b6d0d7fa1ec70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4431eb2d8c446d689cc991fdb61bf929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4431eb2d8c446d689cc991fdb61bf929">OFS_ADC12MEM15_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e18b9c53c786c8d249b6d0d7fa1ec70">OFS_ADC12MEM15</a></td></tr>
<tr class="separator:a4431eb2d8c446d689cc991fdb61bf929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92fd9aef71e7ba21ba4a9f3a298a32c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a92fd9aef71e7ba21ba4a9f3a298a32c9">OFS_ADC12MEM15_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e18b9c53c786c8d249b6d0d7fa1ec70">OFS_ADC12MEM15</a>+1</td></tr>
<tr class="separator:a92fd9aef71e7ba21ba4a9f3a298a32c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4855b48221440f42ce3c73b914bb7d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4855b48221440f42ce3c73b914bb7d23">ADC12MEM_</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3226ff296c4cd43b8bde4b3dda48063f">ADC12MEM</a>  /* ADC12 Conversion Memory */</td></tr>
<tr class="separator:a4855b48221440f42ce3c73b914bb7d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3226ff296c4cd43b8bde4b3dda48063f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3226ff296c4cd43b8bde4b3dda48063f">ADC12MEM</a>&#160;&#160;&#160;ADC12MEM0 /* ADC12 Conversion Memory (for assembler) */</td></tr>
<tr class="separator:a3226ff296c4cd43b8bde4b3dda48063f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac108ed59076dd10da79fa2a60e4dbed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac108ed59076dd10da79fa2a60e4dbed1">OFS_ADC12MCTL0</a>&#160;&#160;&#160;(0x0010u)  /* ADC12 Memory Control 0 */</td></tr>
<tr class="separator:ac108ed59076dd10da79fa2a60e4dbed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a159d37f212a176e7690d8a261e591f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a159d37f212a176e7690d8a261e591f8b">OFS_ADC12MCTL1</a>&#160;&#160;&#160;(0x0011u)  /* ADC12 Memory Control 1 */</td></tr>
<tr class="separator:a159d37f212a176e7690d8a261e591f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4431730fb0c36c793d9c43747a97b8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4431730fb0c36c793d9c43747a97b8cb">OFS_ADC12MCTL2</a>&#160;&#160;&#160;(0x0012u)  /* ADC12 Memory Control 2 */</td></tr>
<tr class="separator:a4431730fb0c36c793d9c43747a97b8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e2d7ba201f4244f9d04d864c735a52e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e2d7ba201f4244f9d04d864c735a52e">OFS_ADC12MCTL3</a>&#160;&#160;&#160;(0x0013u)  /* ADC12 Memory Control 3 */</td></tr>
<tr class="separator:a1e2d7ba201f4244f9d04d864c735a52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4d239b463c1a49191709ee137c0d8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4d239b463c1a49191709ee137c0d8dc">OFS_ADC12MCTL4</a>&#160;&#160;&#160;(0x0014u)  /* ADC12 Memory Control 4 */</td></tr>
<tr class="separator:ad4d239b463c1a49191709ee137c0d8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00a583131c6b83622c786a71b51588e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a00a583131c6b83622c786a71b51588e5">OFS_ADC12MCTL5</a>&#160;&#160;&#160;(0x0015u)  /* ADC12 Memory Control 5 */</td></tr>
<tr class="separator:a00a583131c6b83622c786a71b51588e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abde3ccb249edd50c4bdb3d51ded01b8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abde3ccb249edd50c4bdb3d51ded01b8b">OFS_ADC12MCTL6</a>&#160;&#160;&#160;(0x0016u)  /* ADC12 Memory Control 6 */</td></tr>
<tr class="separator:abde3ccb249edd50c4bdb3d51ded01b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce01ab7917966cf7a060765a0ec1f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afce01ab7917966cf7a060765a0ec1f70">OFS_ADC12MCTL7</a>&#160;&#160;&#160;(0x0017u)  /* ADC12 Memory Control 7 */</td></tr>
<tr class="separator:afce01ab7917966cf7a060765a0ec1f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a451cb18f52f914a7c4e8e7c43bfdc954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a451cb18f52f914a7c4e8e7c43bfdc954">OFS_ADC12MCTL8</a>&#160;&#160;&#160;(0x0018u)  /* ADC12 Memory Control 8 */</td></tr>
<tr class="separator:a451cb18f52f914a7c4e8e7c43bfdc954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7f642ac44acead903af53d1affa6eb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae7f642ac44acead903af53d1affa6eb4">OFS_ADC12MCTL9</a>&#160;&#160;&#160;(0x0019u)  /* ADC12 Memory Control 9 */</td></tr>
<tr class="separator:ae7f642ac44acead903af53d1affa6eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada28202f8f0f9f2f39e890f6025c4846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada28202f8f0f9f2f39e890f6025c4846">OFS_ADC12MCTL10</a>&#160;&#160;&#160;(0x001Au)  /* ADC12 Memory Control 10 */</td></tr>
<tr class="separator:ada28202f8f0f9f2f39e890f6025c4846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2923e995cd17a5651a9b8046c5807a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2923e995cd17a5651a9b8046c5807a07">OFS_ADC12MCTL11</a>&#160;&#160;&#160;(0x001Bu)  /* ADC12 Memory Control 11 */</td></tr>
<tr class="separator:a2923e995cd17a5651a9b8046c5807a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add46b4e589057d3cf1cc4bf2de464367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#add46b4e589057d3cf1cc4bf2de464367">OFS_ADC12MCTL12</a>&#160;&#160;&#160;(0x001Cu)  /* ADC12 Memory Control 12 */</td></tr>
<tr class="separator:add46b4e589057d3cf1cc4bf2de464367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a280941833a0f5bb3a50795d787a75eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a280941833a0f5bb3a50795d787a75eed">OFS_ADC12MCTL13</a>&#160;&#160;&#160;(0x001Du)  /* ADC12 Memory Control 13 */</td></tr>
<tr class="separator:a280941833a0f5bb3a50795d787a75eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad123df14967003ed72af7e1467d4be20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad123df14967003ed72af7e1467d4be20">OFS_ADC12MCTL14</a>&#160;&#160;&#160;(0x001Eu)  /* ADC12 Memory Control 14 */</td></tr>
<tr class="separator:ad123df14967003ed72af7e1467d4be20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f2d7d193089c0424e775b9f1effe0fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f2d7d193089c0424e775b9f1effe0fe">OFS_ADC12MCTL15</a>&#160;&#160;&#160;(0x001Fu)  /* ADC12 Memory Control 15 */</td></tr>
<tr class="separator:a4f2d7d193089c0424e775b9f1effe0fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abde1a67fda063246578f77d48a0e43eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abde1a67fda063246578f77d48a0e43eb">ADC12MCTL_</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0607a646e6acfcd38483e838c4e3d045">ADC12MCTL</a> /* ADC12 Memory Control */</td></tr>
<tr class="separator:abde1a67fda063246578f77d48a0e43eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0607a646e6acfcd38483e838c4e3d045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0607a646e6acfcd38483e838c4e3d045">ADC12MCTL</a>&#160;&#160;&#160;ADC12MCTL0 /* ADC12 Memory Control (for assembler) */</td></tr>
<tr class="separator:a0607a646e6acfcd38483e838c4e3d045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3944e53294d18cc4a82f65f9238c82a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3944e53294d18cc4a82f65f9238c82a">ADC12SC</a>&#160;&#160;&#160;(0x0001u)  /* ADC12 Start Conversion */</td></tr>
<tr class="separator:ac3944e53294d18cc4a82f65f9238c82a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87740f831ba3f5f9963b6745c78e713c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a87740f831ba3f5f9963b6745c78e713c">ADC12ENC</a>&#160;&#160;&#160;(0x0002u)  /* ADC12 Enable Conversion */</td></tr>
<tr class="separator:a87740f831ba3f5f9963b6745c78e713c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9f47e6347892781a80e83e90890e037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae9f47e6347892781a80e83e90890e037">ADC12TOVIE</a>&#160;&#160;&#160;(0x0004u)  /* ADC12 Timer Overflow interrupt enable */</td></tr>
<tr class="separator:ae9f47e6347892781a80e83e90890e037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd7be0fb0cf4f511f5549de2810337dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd7be0fb0cf4f511f5549de2810337dc">ADC12OVIE</a>&#160;&#160;&#160;(0x0008u)  /* ADC12 Overflow interrupt enable */</td></tr>
<tr class="separator:abd7be0fb0cf4f511f5549de2810337dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33226cf6b99395472e9379e4b6042c88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a33226cf6b99395472e9379e4b6042c88">ADC12ON</a>&#160;&#160;&#160;(0x0010u)  /* ADC12 On/enable */</td></tr>
<tr class="separator:a33226cf6b99395472e9379e4b6042c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa512270a768e132b51fd86286d124600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa512270a768e132b51fd86286d124600">ADC12REFON</a>&#160;&#160;&#160;(0x0020u)  /* ADC12 Reference on */</td></tr>
<tr class="separator:aa512270a768e132b51fd86286d124600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e081daba862f03d0aecd959a7104fe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e081daba862f03d0aecd959a7104fe1">ADC12REF2_5V</a>&#160;&#160;&#160;(0x0040u)  /* ADC12 Ref 0:1.5V / 1:2.5V */</td></tr>
<tr class="separator:a3e081daba862f03d0aecd959a7104fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c4854de9e965e37113d4b4288e4d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a21c4854de9e965e37113d4b4288e4d6c">ADC12MSC</a>&#160;&#160;&#160;(0x0080u)  /* ADC12 Multiple SampleConversion */</td></tr>
<tr class="separator:a21c4854de9e965e37113d4b4288e4d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4afa51a790df6a2b550bfb0028f6d7fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4afa51a790df6a2b550bfb0028f6d7fb">ADC12SHT00</a>&#160;&#160;&#160;(0x0100u)  /* ADC12 Sample Hold 0 Select Bit: 0 */</td></tr>
<tr class="separator:a4afa51a790df6a2b550bfb0028f6d7fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5d9cdf1d59c1f1567aafc3860ef8e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab5d9cdf1d59c1f1567aafc3860ef8e05">ADC12SHT01</a>&#160;&#160;&#160;(0x0200u)  /* ADC12 Sample Hold 0 Select Bit: 1 */</td></tr>
<tr class="separator:ab5d9cdf1d59c1f1567aafc3860ef8e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afca6f471b0dfd474ca69868f797be869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afca6f471b0dfd474ca69868f797be869">ADC12SHT02</a>&#160;&#160;&#160;(0x0400u)  /* ADC12 Sample Hold 0 Select Bit: 2 */</td></tr>
<tr class="separator:afca6f471b0dfd474ca69868f797be869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a013fedd5e443f02b3d0d95e66ae4db19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a013fedd5e443f02b3d0d95e66ae4db19">ADC12SHT03</a>&#160;&#160;&#160;(0x0800u)  /* ADC12 Sample Hold 0 Select Bit: 3 */</td></tr>
<tr class="separator:a013fedd5e443f02b3d0d95e66ae4db19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad07b282d5f85fedad7ffa5456cc23c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad07b282d5f85fedad7ffa5456cc23c5">ADC12SHT10</a>&#160;&#160;&#160;(0x1000u)  /* ADC12 Sample Hold 1 Select Bit: 0 */</td></tr>
<tr class="separator:aad07b282d5f85fedad7ffa5456cc23c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8b596f74201bef97d416826f929ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1b8b596f74201bef97d416826f929ea9">ADC12SHT11</a>&#160;&#160;&#160;(0x2000u)  /* ADC12 Sample Hold 1 Select Bit: 1 */</td></tr>
<tr class="separator:a1b8b596f74201bef97d416826f929ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa75def8aaf197449e2b9be350f7cfd13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa75def8aaf197449e2b9be350f7cfd13">ADC12SHT12</a>&#160;&#160;&#160;(0x4000u)  /* ADC12 Sample Hold 1 Select Bit: 2 */</td></tr>
<tr class="separator:aa75def8aaf197449e2b9be350f7cfd13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfefaf555e8ef50ea7632e637129dc59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfefaf555e8ef50ea7632e637129dc59">ADC12SHT13</a>&#160;&#160;&#160;(0x8000u)  /* ADC12 Sample Hold 1 Select Bit: 3 */</td></tr>
<tr class="separator:acfefaf555e8ef50ea7632e637129dc59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9efb2645b97a858e56c8835ebfa6901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa9efb2645b97a858e56c8835ebfa6901">ADC12SC_L</a>&#160;&#160;&#160;(0x0001u)  /* ADC12 Start Conversion */</td></tr>
<tr class="separator:aa9efb2645b97a858e56c8835ebfa6901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cb56165e00e9ce8d864f135e140f6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7cb56165e00e9ce8d864f135e140f6ea">ADC12ENC_L</a>&#160;&#160;&#160;(0x0002u)  /* ADC12 Enable Conversion */</td></tr>
<tr class="separator:a7cb56165e00e9ce8d864f135e140f6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a359dcc6fda7f52adbfd4b19126aba7f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a359dcc6fda7f52adbfd4b19126aba7f1">ADC12TOVIE_L</a>&#160;&#160;&#160;(0x0004u)  /* ADC12 Timer Overflow interrupt enable */</td></tr>
<tr class="separator:a359dcc6fda7f52adbfd4b19126aba7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a711a62fdbdd6e483347ec9e910283d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a711a62fdbdd6e483347ec9e910283d16">ADC12OVIE_L</a>&#160;&#160;&#160;(0x0008u)  /* ADC12 Overflow interrupt enable */</td></tr>
<tr class="separator:a711a62fdbdd6e483347ec9e910283d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af770ad3027baf35bdd660013767b8ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af770ad3027baf35bdd660013767b8ad0">ADC12ON_L</a>&#160;&#160;&#160;(0x0010u)  /* ADC12 On/enable */</td></tr>
<tr class="separator:af770ad3027baf35bdd660013767b8ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91067f5f379bd9476110e1452de2af69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a91067f5f379bd9476110e1452de2af69">ADC12REFON_L</a>&#160;&#160;&#160;(0x0020u)  /* ADC12 Reference on */</td></tr>
<tr class="separator:a91067f5f379bd9476110e1452de2af69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12c30bb81a398d9982a2cee6d0f64123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a12c30bb81a398d9982a2cee6d0f64123">ADC12REF2_5V_L</a>&#160;&#160;&#160;(0x0040u)  /* ADC12 Ref 0:1.5V / 1:2.5V */</td></tr>
<tr class="separator:a12c30bb81a398d9982a2cee6d0f64123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0271d720cdcd8163e40e98398df5f11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab0271d720cdcd8163e40e98398df5f11">ADC12MSC_L</a>&#160;&#160;&#160;(0x0080u)  /* ADC12 Multiple SampleConversion */</td></tr>
<tr class="separator:ab0271d720cdcd8163e40e98398df5f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ff10052ddb32029344b219d32d6a7cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8ff10052ddb32029344b219d32d6a7cf">ADC12SHT00_H</a>&#160;&#160;&#160;(0x0001u)  /* ADC12 Sample Hold 0 Select Bit: 0 */</td></tr>
<tr class="separator:a8ff10052ddb32029344b219d32d6a7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadb2d327564948df866adf683bfd25dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aadb2d327564948df866adf683bfd25dc">ADC12SHT01_H</a>&#160;&#160;&#160;(0x0002u)  /* ADC12 Sample Hold 0 Select Bit: 1 */</td></tr>
<tr class="separator:aadb2d327564948df866adf683bfd25dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27ddf8420acac70bf359c65bdc4d9faf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a27ddf8420acac70bf359c65bdc4d9faf">ADC12SHT02_H</a>&#160;&#160;&#160;(0x0004u)  /* ADC12 Sample Hold 0 Select Bit: 2 */</td></tr>
<tr class="separator:a27ddf8420acac70bf359c65bdc4d9faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83bd055330a0fdba6d96f67fb70f5205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a83bd055330a0fdba6d96f67fb70f5205">ADC12SHT03_H</a>&#160;&#160;&#160;(0x0008u)  /* ADC12 Sample Hold 0 Select Bit: 3 */</td></tr>
<tr class="separator:a83bd055330a0fdba6d96f67fb70f5205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08693f14bf978efcbb27ccf264026d4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a08693f14bf978efcbb27ccf264026d4f">ADC12SHT10_H</a>&#160;&#160;&#160;(0x0010u)  /* ADC12 Sample Hold 1 Select Bit: 0 */</td></tr>
<tr class="separator:a08693f14bf978efcbb27ccf264026d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac817db26a4528558c12ede36597098ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac817db26a4528558c12ede36597098ea">ADC12SHT11_H</a>&#160;&#160;&#160;(0x0020u)  /* ADC12 Sample Hold 1 Select Bit: 1 */</td></tr>
<tr class="separator:ac817db26a4528558c12ede36597098ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31153f6d614b10a634b3c9c18e7bb53e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a31153f6d614b10a634b3c9c18e7bb53e">ADC12SHT12_H</a>&#160;&#160;&#160;(0x0040u)  /* ADC12 Sample Hold 1 Select Bit: 2 */</td></tr>
<tr class="separator:a31153f6d614b10a634b3c9c18e7bb53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab517d2b0cf217bcb4588d0743800e4f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab517d2b0cf217bcb4588d0743800e4f2">ADC12SHT13_H</a>&#160;&#160;&#160;(0x0080u)  /* ADC12 Sample Hold 1 Select Bit: 3 */</td></tr>
<tr class="separator:ab517d2b0cf217bcb4588d0743800e4f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae86fb354bdde2f59e3f22df56f8243a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae86fb354bdde2f59e3f22df56f8243a0">ADC12SHT0_0</a>&#160;&#160;&#160;(0*0x100u)  /* ADC12 Sample Hold 0 Select Bit: 0 */</td></tr>
<tr class="separator:ae86fb354bdde2f59e3f22df56f8243a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ab2d2c0e831de71dd81dad23152d37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a55ab2d2c0e831de71dd81dad23152d37">ADC12SHT0_1</a>&#160;&#160;&#160;(1*0x100u)  /* ADC12 Sample Hold 0 Select Bit: 1 */</td></tr>
<tr class="separator:a55ab2d2c0e831de71dd81dad23152d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae1b29e4446c1cab5e663f2af69a5913"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae1b29e4446c1cab5e663f2af69a5913">ADC12SHT0_2</a>&#160;&#160;&#160;(2*0x100u)  /* ADC12 Sample Hold 0 Select Bit: 2 */</td></tr>
<tr class="separator:aae1b29e4446c1cab5e663f2af69a5913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae439bad05608dd0a0f09c44fa2ef9bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae439bad05608dd0a0f09c44fa2ef9bad">ADC12SHT0_3</a>&#160;&#160;&#160;(3*0x100u)  /* ADC12 Sample Hold 0 Select Bit: 3 */</td></tr>
<tr class="separator:ae439bad05608dd0a0f09c44fa2ef9bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf6bca29ca5fe029917c243e2f7469b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabf6bca29ca5fe029917c243e2f7469b">ADC12SHT0_4</a>&#160;&#160;&#160;(4*0x100u)  /* ADC12 Sample Hold 0 Select Bit: 4 */</td></tr>
<tr class="separator:aabf6bca29ca5fe029917c243e2f7469b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a6d1863eb08fb2474ce080aa69d7b46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6a6d1863eb08fb2474ce080aa69d7b46">ADC12SHT0_5</a>&#160;&#160;&#160;(5*0x100u)  /* ADC12 Sample Hold 0 Select Bit: 5 */</td></tr>
<tr class="separator:a6a6d1863eb08fb2474ce080aa69d7b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7d1df0a9fd6e0f2f88517fe3c43a503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af7d1df0a9fd6e0f2f88517fe3c43a503">ADC12SHT0_6</a>&#160;&#160;&#160;(6*0x100u)  /* ADC12 Sample Hold 0 Select Bit: 6 */</td></tr>
<tr class="separator:af7d1df0a9fd6e0f2f88517fe3c43a503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2714cf3d242a20630d46a0e04bde0e80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2714cf3d242a20630d46a0e04bde0e80">ADC12SHT0_7</a>&#160;&#160;&#160;(7*0x100u)  /* ADC12 Sample Hold 0 Select Bit: 7 */</td></tr>
<tr class="separator:a2714cf3d242a20630d46a0e04bde0e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f63ec12b8b600caddb535c771b5df46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7f63ec12b8b600caddb535c771b5df46">ADC12SHT0_8</a>&#160;&#160;&#160;(8*0x100u)  /* ADC12 Sample Hold 0 Select Bit: 8 */</td></tr>
<tr class="separator:a7f63ec12b8b600caddb535c771b5df46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0dc03795a66b114e12d7f7e73a6c70b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0dc03795a66b114e12d7f7e73a6c70b">ADC12SHT0_9</a>&#160;&#160;&#160;(9*0x100u)  /* ADC12 Sample Hold 0 Select Bit: 9 */</td></tr>
<tr class="separator:ac0dc03795a66b114e12d7f7e73a6c70b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7bcc65ec56910a15a623ca838c7f4fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad7bcc65ec56910a15a623ca838c7f4fb">ADC12SHT0_10</a>&#160;&#160;&#160;(10*0x100u) /* ADC12 Sample Hold 0 Select Bit: 10 */</td></tr>
<tr class="separator:ad7bcc65ec56910a15a623ca838c7f4fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d6249f3f6caa1342821e837355b254a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4d6249f3f6caa1342821e837355b254a">ADC12SHT0_11</a>&#160;&#160;&#160;(11*0x100u) /* ADC12 Sample Hold 0 Select Bit: 11 */</td></tr>
<tr class="separator:a4d6249f3f6caa1342821e837355b254a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eedd624793f7ebe1c74bb1ee49d86f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5eedd624793f7ebe1c74bb1ee49d86f4">ADC12SHT0_12</a>&#160;&#160;&#160;(12*0x100u) /* ADC12 Sample Hold 0 Select Bit: 12 */</td></tr>
<tr class="separator:a5eedd624793f7ebe1c74bb1ee49d86f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7788719acaccfbd4370dc51960a9f6ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7788719acaccfbd4370dc51960a9f6ce">ADC12SHT0_13</a>&#160;&#160;&#160;(13*0x100u) /* ADC12 Sample Hold 0 Select Bit: 13 */</td></tr>
<tr class="separator:a7788719acaccfbd4370dc51960a9f6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d9d3a0c02332cf1e78835f5c9cd403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18d9d3a0c02332cf1e78835f5c9cd403">ADC12SHT0_14</a>&#160;&#160;&#160;(14*0x100u) /* ADC12 Sample Hold 0 Select Bit: 14 */</td></tr>
<tr class="separator:a18d9d3a0c02332cf1e78835f5c9cd403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec73de83500211145925f2f6b909f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adec73de83500211145925f2f6b909f70">ADC12SHT0_15</a>&#160;&#160;&#160;(15*0x100u) /* ADC12 Sample Hold 0 Select Bit: 15 */</td></tr>
<tr class="separator:adec73de83500211145925f2f6b909f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16c51ff90074ae69a9f6038093eff46b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a16c51ff90074ae69a9f6038093eff46b">ADC12SHT1_0</a>&#160;&#160;&#160;(0*0x1000u)  /* ADC12 Sample Hold 1 Select Bit: 0 */</td></tr>
<tr class="separator:a16c51ff90074ae69a9f6038093eff46b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6894aaba4ae6aefcd9c1aab9b2fab23c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6894aaba4ae6aefcd9c1aab9b2fab23c">ADC12SHT1_1</a>&#160;&#160;&#160;(1*0x1000u)  /* ADC12 Sample Hold 1 Select Bit: 1 */</td></tr>
<tr class="separator:a6894aaba4ae6aefcd9c1aab9b2fab23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee85694b9bef2868f0bdc4c2d2120c49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee85694b9bef2868f0bdc4c2d2120c49">ADC12SHT1_2</a>&#160;&#160;&#160;(2*0x1000u)  /* ADC12 Sample Hold 1 Select Bit: 2 */</td></tr>
<tr class="separator:aee85694b9bef2868f0bdc4c2d2120c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a603c85ed63325d797ca38d306718411f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a603c85ed63325d797ca38d306718411f">ADC12SHT1_3</a>&#160;&#160;&#160;(3*0x1000u)  /* ADC12 Sample Hold 1 Select Bit: 3 */</td></tr>
<tr class="separator:a603c85ed63325d797ca38d306718411f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad45ee6d0387b0bcc996bdbc780411cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad45ee6d0387b0bcc996bdbc780411cab">ADC12SHT1_4</a>&#160;&#160;&#160;(4*0x1000u)  /* ADC12 Sample Hold 1 Select Bit: 4 */</td></tr>
<tr class="separator:ad45ee6d0387b0bcc996bdbc780411cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae74efcf3d21e56a5074540882eb6ea14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae74efcf3d21e56a5074540882eb6ea14">ADC12SHT1_5</a>&#160;&#160;&#160;(5*0x1000u)  /* ADC12 Sample Hold 1 Select Bit: 5 */</td></tr>
<tr class="separator:ae74efcf3d21e56a5074540882eb6ea14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ddd3696b42e5da3beb0640e9838d0b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ddd3696b42e5da3beb0640e9838d0b1">ADC12SHT1_6</a>&#160;&#160;&#160;(6*0x1000u)  /* ADC12 Sample Hold 1 Select Bit: 6 */</td></tr>
<tr class="separator:a3ddd3696b42e5da3beb0640e9838d0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56ee97387a70af1ba63a03aa54ab95f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a56ee97387a70af1ba63a03aa54ab95f2">ADC12SHT1_7</a>&#160;&#160;&#160;(7*0x1000u)  /* ADC12 Sample Hold 1 Select Bit: 7 */</td></tr>
<tr class="separator:a56ee97387a70af1ba63a03aa54ab95f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97fd3415bb1b3d92495e0aa228e5b2ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a97fd3415bb1b3d92495e0aa228e5b2ce">ADC12SHT1_8</a>&#160;&#160;&#160;(8*0x1000u)  /* ADC12 Sample Hold 1 Select Bit: 8 */</td></tr>
<tr class="separator:a97fd3415bb1b3d92495e0aa228e5b2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1acd81b09f6bb430bc791cc79419701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa1acd81b09f6bb430bc791cc79419701">ADC12SHT1_9</a>&#160;&#160;&#160;(9*0x1000u)  /* ADC12 Sample Hold 1 Select Bit: 9 */</td></tr>
<tr class="separator:aa1acd81b09f6bb430bc791cc79419701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eae942125d85dec25ebf24538c321f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2eae942125d85dec25ebf24538c321f1">ADC12SHT1_10</a>&#160;&#160;&#160;(10*0x1000u) /* ADC12 Sample Hold 1 Select Bit: 10 */</td></tr>
<tr class="separator:a2eae942125d85dec25ebf24538c321f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c46c445cf62d1aa05bd457635eafa2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8c46c445cf62d1aa05bd457635eafa2e">ADC12SHT1_11</a>&#160;&#160;&#160;(11*0x1000u) /* ADC12 Sample Hold 1 Select Bit: 11 */</td></tr>
<tr class="separator:a8c46c445cf62d1aa05bd457635eafa2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e5f6c39b204efb922bbf972d9d82490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e5f6c39b204efb922bbf972d9d82490">ADC12SHT1_12</a>&#160;&#160;&#160;(12*0x1000u) /* ADC12 Sample Hold 1 Select Bit: 12 */</td></tr>
<tr class="separator:a6e5f6c39b204efb922bbf972d9d82490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04c78f4866f88aa082d29366fa938d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a04c78f4866f88aa082d29366fa938d56">ADC12SHT1_13</a>&#160;&#160;&#160;(13*0x1000u) /* ADC12 Sample Hold 1 Select Bit: 13 */</td></tr>
<tr class="separator:a04c78f4866f88aa082d29366fa938d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf90a0cdf08a4265b6037042e5006801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acf90a0cdf08a4265b6037042e5006801">ADC12SHT1_14</a>&#160;&#160;&#160;(14*0x1000u) /* ADC12 Sample Hold 1 Select Bit: 14 */</td></tr>
<tr class="separator:acf90a0cdf08a4265b6037042e5006801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a006950a66082d27d318936a532faa758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a006950a66082d27d318936a532faa758">ADC12SHT1_15</a>&#160;&#160;&#160;(15*0x1000u) /* ADC12 Sample Hold 1 Select Bit: 15 */</td></tr>
<tr class="separator:a006950a66082d27d318936a532faa758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8cb23413816af3999cf4cc0491a0113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab8cb23413816af3999cf4cc0491a0113">ADC12BUSY</a>&#160;&#160;&#160;(0x0001u)    /* ADC12 Busy */</td></tr>
<tr class="separator:ab8cb23413816af3999cf4cc0491a0113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bc48c7a9b4ff03f94edc2ec283e1c4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8bc48c7a9b4ff03f94edc2ec283e1c4e">ADC12CONSEQ0</a>&#160;&#160;&#160;(0x0002u)    /* ADC12 Conversion Sequence Select Bit: 0 */</td></tr>
<tr class="separator:a8bc48c7a9b4ff03f94edc2ec283e1c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb2a47dbaf5847947b147a3f8646c108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adb2a47dbaf5847947b147a3f8646c108">ADC12CONSEQ1</a>&#160;&#160;&#160;(0x0004u)    /* ADC12 Conversion Sequence Select Bit: 1 */</td></tr>
<tr class="separator:adb2a47dbaf5847947b147a3f8646c108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab965bd2cfec22cafb1aed8f5a7880c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab965bd2cfec22cafb1aed8f5a7880c35">ADC12SSEL0</a>&#160;&#160;&#160;(0x0008u)    /* ADC12 Clock Source Select Bit: 0 */</td></tr>
<tr class="separator:ab965bd2cfec22cafb1aed8f5a7880c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad151f7d0b44ea32f6afc2a00a0ca770a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad151f7d0b44ea32f6afc2a00a0ca770a">ADC12SSEL1</a>&#160;&#160;&#160;(0x0010u)    /* ADC12 Clock Source Select Bit: 1 */</td></tr>
<tr class="separator:ad151f7d0b44ea32f6afc2a00a0ca770a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a590c2a8cf2d0e49e1c545899fa48cfb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a590c2a8cf2d0e49e1c545899fa48cfb9">ADC12DIV0</a>&#160;&#160;&#160;(0x0020u)    /* ADC12 Clock Divider Select Bit: 0 */</td></tr>
<tr class="separator:a590c2a8cf2d0e49e1c545899fa48cfb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef1dd56cfc41e6a75e51756da633279b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aef1dd56cfc41e6a75e51756da633279b">ADC12DIV1</a>&#160;&#160;&#160;(0x0040u)    /* ADC12 Clock Divider Select Bit: 1 */</td></tr>
<tr class="separator:aef1dd56cfc41e6a75e51756da633279b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acae161911238b7c3de9f2c87f9d81c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acae161911238b7c3de9f2c87f9d81c63">ADC12DIV2</a>&#160;&#160;&#160;(0x0080u)    /* ADC12 Clock Divider Select Bit: 2 */</td></tr>
<tr class="separator:acae161911238b7c3de9f2c87f9d81c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add1fa792e3af462b66cbeaa8b8795a00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#add1fa792e3af462b66cbeaa8b8795a00">ADC12ISSH</a>&#160;&#160;&#160;(0x0100u)    /* ADC12 Invert Sample Hold Signal */</td></tr>
<tr class="separator:add1fa792e3af462b66cbeaa8b8795a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15a8cf0e7ff93e202883e08792009c73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a15a8cf0e7ff93e202883e08792009c73">ADC12SHP</a>&#160;&#160;&#160;(0x0200u)    /* ADC12 Sample/Hold Pulse Mode */</td></tr>
<tr class="separator:a15a8cf0e7ff93e202883e08792009c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a953a2570a4a4f7e3bbd384ea821b9eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a953a2570a4a4f7e3bbd384ea821b9eb5">ADC12SHS0</a>&#160;&#160;&#160;(0x0400u)    /* ADC12 Sample/Hold Source Bit: 0 */</td></tr>
<tr class="separator:a953a2570a4a4f7e3bbd384ea821b9eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b830c57b3deec7c28231992494f7f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1b830c57b3deec7c28231992494f7f90">ADC12SHS1</a>&#160;&#160;&#160;(0x0800u)    /* ADC12 Sample/Hold Source Bit: 1 */</td></tr>
<tr class="separator:a1b830c57b3deec7c28231992494f7f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a72d23849be9742ae6a534310b77f53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8a72d23849be9742ae6a534310b77f53">ADC12CSTARTADD0</a>&#160;&#160;&#160;(0x1000u)    /* ADC12 Conversion Start Address Bit: 0 */</td></tr>
<tr class="separator:a8a72d23849be9742ae6a534310b77f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a148e26eaab83d046c3e36d918eabe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a148e26eaab83d046c3e36d918eabe1">ADC12CSTARTADD1</a>&#160;&#160;&#160;(0x2000u)    /* ADC12 Conversion Start Address Bit: 1 */</td></tr>
<tr class="separator:a7a148e26eaab83d046c3e36d918eabe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a341fa35b1783e6f805ba6c4eec1d9921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a341fa35b1783e6f805ba6c4eec1d9921">ADC12CSTARTADD2</a>&#160;&#160;&#160;(0x4000u)    /* ADC12 Conversion Start Address Bit: 2 */</td></tr>
<tr class="separator:a341fa35b1783e6f805ba6c4eec1d9921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac497e782c27c2d40a12cc42236423b76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac497e782c27c2d40a12cc42236423b76">ADC12CSTARTADD3</a>&#160;&#160;&#160;(0x8000u)    /* ADC12 Conversion Start Address Bit: 3 */</td></tr>
<tr class="separator:ac497e782c27c2d40a12cc42236423b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad03a74f7d0e2c26dc24e651c70fa0dc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad03a74f7d0e2c26dc24e651c70fa0dc5">ADC12BUSY_L</a>&#160;&#160;&#160;(0x0001u)    /* ADC12 Busy */</td></tr>
<tr class="separator:ad03a74f7d0e2c26dc24e651c70fa0dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40491cea184ecb0cf2a024f0f36ce9c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40491cea184ecb0cf2a024f0f36ce9c8">ADC12CONSEQ0_L</a>&#160;&#160;&#160;(0x0002u)    /* ADC12 Conversion Sequence Select Bit: 0 */</td></tr>
<tr class="separator:a40491cea184ecb0cf2a024f0f36ce9c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fdfaba10ac489f354ae98e9028cfdb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8fdfaba10ac489f354ae98e9028cfdb3">ADC12CONSEQ1_L</a>&#160;&#160;&#160;(0x0004u)    /* ADC12 Conversion Sequence Select Bit: 1 */</td></tr>
<tr class="separator:a8fdfaba10ac489f354ae98e9028cfdb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf3bca1ccb39fdcc0caa62b489629240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adf3bca1ccb39fdcc0caa62b489629240">ADC12SSEL0_L</a>&#160;&#160;&#160;(0x0008u)    /* ADC12 Clock Source Select Bit: 0 */</td></tr>
<tr class="separator:adf3bca1ccb39fdcc0caa62b489629240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae72ae9c218480d8967ae9971552ea5d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae72ae9c218480d8967ae9971552ea5d8">ADC12SSEL1_L</a>&#160;&#160;&#160;(0x0010u)    /* ADC12 Clock Source Select Bit: 1 */</td></tr>
<tr class="separator:ae72ae9c218480d8967ae9971552ea5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8667dee145cfdbb3c6194b10243c7ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8667dee145cfdbb3c6194b10243c7ce2">ADC12DIV0_L</a>&#160;&#160;&#160;(0x0020u)    /* ADC12 Clock Divider Select Bit: 0 */</td></tr>
<tr class="separator:a8667dee145cfdbb3c6194b10243c7ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd4c1e7f891507d71c4164b7d2b1da4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd4c1e7f891507d71c4164b7d2b1da4c">ADC12DIV1_L</a>&#160;&#160;&#160;(0x0040u)    /* ADC12 Clock Divider Select Bit: 1 */</td></tr>
<tr class="separator:acd4c1e7f891507d71c4164b7d2b1da4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2199f5b6ac99a4208352e5e3da12a31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af2199f5b6ac99a4208352e5e3da12a31">ADC12DIV2_L</a>&#160;&#160;&#160;(0x0080u)    /* ADC12 Clock Divider Select Bit: 2 */</td></tr>
<tr class="separator:af2199f5b6ac99a4208352e5e3da12a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7ebee37552043e190dc7aca7d3d6f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab7ebee37552043e190dc7aca7d3d6f61">ADC12ISSH_H</a>&#160;&#160;&#160;(0x0001u)    /* ADC12 Invert Sample Hold Signal */</td></tr>
<tr class="separator:ab7ebee37552043e190dc7aca7d3d6f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4600ef8211355e02569af27cc7530679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4600ef8211355e02569af27cc7530679">ADC12SHP_H</a>&#160;&#160;&#160;(0x0002u)    /* ADC12 Sample/Hold Pulse Mode */</td></tr>
<tr class="separator:a4600ef8211355e02569af27cc7530679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0de8aab4db4845b5d51d5116da2939e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0de8aab4db4845b5d51d5116da2939e3">ADC12SHS0_H</a>&#160;&#160;&#160;(0x0004u)    /* ADC12 Sample/Hold Source Bit: 0 */</td></tr>
<tr class="separator:a0de8aab4db4845b5d51d5116da2939e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93492bd10d24e252e392a20f714a689b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a93492bd10d24e252e392a20f714a689b">ADC12SHS1_H</a>&#160;&#160;&#160;(0x0008u)    /* ADC12 Sample/Hold Source Bit: 1 */</td></tr>
<tr class="separator:a93492bd10d24e252e392a20f714a689b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9a24237acafe9d2552f6218a37c4f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae9a24237acafe9d2552f6218a37c4f90">ADC12CSTARTADD0_H</a>&#160;&#160;&#160;(0x0010u)    /* ADC12 Conversion Start Address Bit: 0 */</td></tr>
<tr class="separator:ae9a24237acafe9d2552f6218a37c4f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82f4737ff52fa481f819e40961f6b898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82f4737ff52fa481f819e40961f6b898">ADC12CSTARTADD1_H</a>&#160;&#160;&#160;(0x0020u)    /* ADC12 Conversion Start Address Bit: 1 */</td></tr>
<tr class="separator:a82f4737ff52fa481f819e40961f6b898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a657b3cc05c2349705990138c2e4d2946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a657b3cc05c2349705990138c2e4d2946">ADC12CSTARTADD2_H</a>&#160;&#160;&#160;(0x0040u)    /* ADC12 Conversion Start Address Bit: 2 */</td></tr>
<tr class="separator:a657b3cc05c2349705990138c2e4d2946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade6f93be70bf12cf9dd4c80765c0fd27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ade6f93be70bf12cf9dd4c80765c0fd27">ADC12CSTARTADD3_H</a>&#160;&#160;&#160;(0x0080u)    /* ADC12 Conversion Start Address Bit: 3 */</td></tr>
<tr class="separator:ade6f93be70bf12cf9dd4c80765c0fd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fcfb573a52ecf1e196f6d46e040f2d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4fcfb573a52ecf1e196f6d46e040f2d3">ADC12CONSEQ_0</a>&#160;&#160;&#160;(0*2u)      /* ADC12 Conversion Sequence Select: 0 */</td></tr>
<tr class="separator:a4fcfb573a52ecf1e196f6d46e040f2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ab8250effa13fb1005bf20b26ba953d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2ab8250effa13fb1005bf20b26ba953d">ADC12CONSEQ_1</a>&#160;&#160;&#160;(1*2u)      /* ADC12 Conversion Sequence Select: 1 */</td></tr>
<tr class="separator:a2ab8250effa13fb1005bf20b26ba953d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73bd5978cfc652c2f3fadf86c0988d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a73bd5978cfc652c2f3fadf86c0988d09">ADC12CONSEQ_2</a>&#160;&#160;&#160;(2*2u)      /* ADC12 Conversion Sequence Select: 2 */</td></tr>
<tr class="separator:a73bd5978cfc652c2f3fadf86c0988d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e50063edd30394f17edfbe111c24e0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e50063edd30394f17edfbe111c24e0e">ADC12CONSEQ_3</a>&#160;&#160;&#160;(3*2u)      /* ADC12 Conversion Sequence Select: 3 */</td></tr>
<tr class="separator:a3e50063edd30394f17edfbe111c24e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f9982631672657a083aff3e82b32492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f9982631672657a083aff3e82b32492">ADC12SSEL_0</a>&#160;&#160;&#160;(0*8u)      /* ADC12 Clock Source Select: 0 */</td></tr>
<tr class="separator:a3f9982631672657a083aff3e82b32492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c57e0e83e0a96533030692b6abeadba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8c57e0e83e0a96533030692b6abeadba">ADC12SSEL_1</a>&#160;&#160;&#160;(1*8u)      /* ADC12 Clock Source Select: 1 */</td></tr>
<tr class="separator:a8c57e0e83e0a96533030692b6abeadba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20cbce19a3587ddf32321d4bf4b3ccd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a20cbce19a3587ddf32321d4bf4b3ccd2">ADC12SSEL_2</a>&#160;&#160;&#160;(2*8u)      /* ADC12 Clock Source Select: 2 */</td></tr>
<tr class="separator:a20cbce19a3587ddf32321d4bf4b3ccd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a282ad49c607bc593b130e6baf42713e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a282ad49c607bc593b130e6baf42713e2">ADC12SSEL_3</a>&#160;&#160;&#160;(3*8u)      /* ADC12 Clock Source Select: 3 */</td></tr>
<tr class="separator:a282ad49c607bc593b130e6baf42713e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42fec7ac31706cd848e51b06a313cfbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a42fec7ac31706cd848e51b06a313cfbd">ADC12DIV_0</a>&#160;&#160;&#160;(0*0x20u)   /* ADC12 Clock Divider Select: 0 */</td></tr>
<tr class="separator:a42fec7ac31706cd848e51b06a313cfbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e3cdde93affa5b151ececa89ecbcf55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e3cdde93affa5b151ececa89ecbcf55">ADC12DIV_1</a>&#160;&#160;&#160;(1*0x20u)   /* ADC12 Clock Divider Select: 1 */</td></tr>
<tr class="separator:a0e3cdde93affa5b151ececa89ecbcf55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae61bed7b3ba4f78cc4656f14c296fd89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae61bed7b3ba4f78cc4656f14c296fd89">ADC12DIV_2</a>&#160;&#160;&#160;(2*0x20u)   /* ADC12 Clock Divider Select: 2 */</td></tr>
<tr class="separator:ae61bed7b3ba4f78cc4656f14c296fd89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1ca417793bffca012d423fcee19e7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa1ca417793bffca012d423fcee19e7b3">ADC12DIV_3</a>&#160;&#160;&#160;(3*0x20u)   /* ADC12 Clock Divider Select: 3 */</td></tr>
<tr class="separator:aa1ca417793bffca012d423fcee19e7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb8741c7fcd859182216e0c607b6de08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abb8741c7fcd859182216e0c607b6de08">ADC12DIV_4</a>&#160;&#160;&#160;(4*0x20u)   /* ADC12 Clock Divider Select: 4 */</td></tr>
<tr class="separator:abb8741c7fcd859182216e0c607b6de08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a848b4b2438398e25e1a068a239a56b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a848b4b2438398e25e1a068a239a56b4a">ADC12DIV_5</a>&#160;&#160;&#160;(5*0x20u)   /* ADC12 Clock Divider Select: 5 */</td></tr>
<tr class="separator:a848b4b2438398e25e1a068a239a56b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74db7ea8220551f9677dfa893ef80ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a74db7ea8220551f9677dfa893ef80ccb">ADC12DIV_6</a>&#160;&#160;&#160;(6*0x20u)   /* ADC12 Clock Divider Select: 6 */</td></tr>
<tr class="separator:a74db7ea8220551f9677dfa893ef80ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13f56ea1e43b1fbf26051f33c9963e40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a13f56ea1e43b1fbf26051f33c9963e40">ADC12DIV_7</a>&#160;&#160;&#160;(7*0x20u)   /* ADC12 Clock Divider Select: 7 */</td></tr>
<tr class="separator:a13f56ea1e43b1fbf26051f33c9963e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1fc0b5c419ddc004096d5aac81deb36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af1fc0b5c419ddc004096d5aac81deb36">ADC12SHS_0</a>&#160;&#160;&#160;(0*0x400u)  /* ADC12 Sample/Hold Source: 0 */</td></tr>
<tr class="separator:af1fc0b5c419ddc004096d5aac81deb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbd90fb88c5f5703545191a38988d65d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acbd90fb88c5f5703545191a38988d65d">ADC12SHS_1</a>&#160;&#160;&#160;(1*0x400u)  /* ADC12 Sample/Hold Source: 1 */</td></tr>
<tr class="separator:acbd90fb88c5f5703545191a38988d65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d04ccf2e5c35689d0e93da95518fbb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4d04ccf2e5c35689d0e93da95518fbb6">ADC12SHS_2</a>&#160;&#160;&#160;(2*0x400u)  /* ADC12 Sample/Hold Source: 2 */</td></tr>
<tr class="separator:a4d04ccf2e5c35689d0e93da95518fbb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3518a5ad46ddac878608ee0a8052045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3518a5ad46ddac878608ee0a8052045">ADC12SHS_3</a>&#160;&#160;&#160;(3*0x400u)  /* ADC12 Sample/Hold Source: 3 */</td></tr>
<tr class="separator:ac3518a5ad46ddac878608ee0a8052045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58fee089ebe96903733e19097b787ec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a58fee089ebe96903733e19097b787ec0">ADC12CSTARTADD_0</a>&#160;&#160;&#160;(0*0x1000u) /* ADC12 Conversion Start Address: 0 */</td></tr>
<tr class="separator:a58fee089ebe96903733e19097b787ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25225001aafdae77d778ea89b7940615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a25225001aafdae77d778ea89b7940615">ADC12CSTARTADD_1</a>&#160;&#160;&#160;(1*0x1000u) /* ADC12 Conversion Start Address: 1 */</td></tr>
<tr class="separator:a25225001aafdae77d778ea89b7940615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fb1c1d0b286ebdc7cbf979ecf28de0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0fb1c1d0b286ebdc7cbf979ecf28de0b">ADC12CSTARTADD_2</a>&#160;&#160;&#160;(2*0x1000u) /* ADC12 Conversion Start Address: 2 */</td></tr>
<tr class="separator:a0fb1c1d0b286ebdc7cbf979ecf28de0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e175b27652b8270278ecbca0a5e367c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e175b27652b8270278ecbca0a5e367c">ADC12CSTARTADD_3</a>&#160;&#160;&#160;(3*0x1000u) /* ADC12 Conversion Start Address: 3 */</td></tr>
<tr class="separator:a6e175b27652b8270278ecbca0a5e367c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a196f862b518bb7feaa3e4bd0a7a6e8f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a196f862b518bb7feaa3e4bd0a7a6e8f0">ADC12CSTARTADD_4</a>&#160;&#160;&#160;(4*0x1000u) /* ADC12 Conversion Start Address: 4 */</td></tr>
<tr class="separator:a196f862b518bb7feaa3e4bd0a7a6e8f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5080d93f7ef5e6a84e80727bb976b6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac5080d93f7ef5e6a84e80727bb976b6c">ADC12CSTARTADD_5</a>&#160;&#160;&#160;(5*0x1000u) /* ADC12 Conversion Start Address: 5 */</td></tr>
<tr class="separator:ac5080d93f7ef5e6a84e80727bb976b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82a577242b60d4e254876b8c0afaa99d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82a577242b60d4e254876b8c0afaa99d">ADC12CSTARTADD_6</a>&#160;&#160;&#160;(6*0x1000u) /* ADC12 Conversion Start Address: 6 */</td></tr>
<tr class="separator:a82a577242b60d4e254876b8c0afaa99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1fef0a41c317c43c2464901167d32df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac1fef0a41c317c43c2464901167d32df">ADC12CSTARTADD_7</a>&#160;&#160;&#160;(7*0x1000u) /* ADC12 Conversion Start Address: 7 */</td></tr>
<tr class="separator:ac1fef0a41c317c43c2464901167d32df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16b46e1eb4c8646dfd50e9a9e0af6e54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a16b46e1eb4c8646dfd50e9a9e0af6e54">ADC12CSTARTADD_8</a>&#160;&#160;&#160;(8*0x1000u) /* ADC12 Conversion Start Address: 8 */</td></tr>
<tr class="separator:a16b46e1eb4c8646dfd50e9a9e0af6e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21711201a02160d7139e81285be3f316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a21711201a02160d7139e81285be3f316">ADC12CSTARTADD_9</a>&#160;&#160;&#160;(9*0x1000u) /* ADC12 Conversion Start Address: 9 */</td></tr>
<tr class="separator:a21711201a02160d7139e81285be3f316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f645a92e0e90574489d6ef63e3db20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a42f645a92e0e90574489d6ef63e3db20">ADC12CSTARTADD_10</a>&#160;&#160;&#160;(10*0x1000u) /* ADC12 Conversion Start Address: 10 */</td></tr>
<tr class="separator:a42f645a92e0e90574489d6ef63e3db20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34ff5032c96a0e39c4060343ce65cef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34ff5032c96a0e39c4060343ce65cef4">ADC12CSTARTADD_11</a>&#160;&#160;&#160;(11*0x1000u) /* ADC12 Conversion Start Address: 11 */</td></tr>
<tr class="separator:a34ff5032c96a0e39c4060343ce65cef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ac13d984d9672c3a284996d850a8d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4ac13d984d9672c3a284996d850a8d74">ADC12CSTARTADD_12</a>&#160;&#160;&#160;(12*0x1000u) /* ADC12 Conversion Start Address: 12 */</td></tr>
<tr class="separator:a4ac13d984d9672c3a284996d850a8d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b87c2907d81ba7f96ce0226a44af71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a01b87c2907d81ba7f96ce0226a44af71">ADC12CSTARTADD_13</a>&#160;&#160;&#160;(13*0x1000u) /* ADC12 Conversion Start Address: 13 */</td></tr>
<tr class="separator:a01b87c2907d81ba7f96ce0226a44af71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9e038f047ff9fa86c57ddb39588cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f9e038f047ff9fa86c57ddb39588cfe">ADC12CSTARTADD_14</a>&#160;&#160;&#160;(14*0x1000u) /* ADC12 Conversion Start Address: 14 */</td></tr>
<tr class="separator:a1f9e038f047ff9fa86c57ddb39588cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6dd4bbc6853cb4bf36c0bcb3e8d8d08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6dd4bbc6853cb4bf36c0bcb3e8d8d08">ADC12CSTARTADD_15</a>&#160;&#160;&#160;(15*0x1000u) /* ADC12 Conversion Start Address: 15 */</td></tr>
<tr class="separator:ab6dd4bbc6853cb4bf36c0bcb3e8d8d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53658e1c43e0ce96b97ab24b164bb1a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a53658e1c43e0ce96b97ab24b164bb1a2">ADC12REFBURST</a>&#160;&#160;&#160;(0x0001u)    /* ADC12+ Reference Burst */</td></tr>
<tr class="separator:a53658e1c43e0ce96b97ab24b164bb1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c2e44dcfd4c014c07491d71f69f93df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2c2e44dcfd4c014c07491d71f69f93df">ADC12REFOUT</a>&#160;&#160;&#160;(0x0002u)    /* ADC12+ Reference Out */</td></tr>
<tr class="separator:a2c2e44dcfd4c014c07491d71f69f93df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7555c42a628e0deed16f828ae62f210e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7555c42a628e0deed16f828ae62f210e">ADC12SR</a>&#160;&#160;&#160;(0x0004u)    /* ADC12+ Sampling Rate */</td></tr>
<tr class="separator:a7555c42a628e0deed16f828ae62f210e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e028808c7c2c058d0dc22e58ad4931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae7e028808c7c2c058d0dc22e58ad4931">ADC12DF</a>&#160;&#160;&#160;(0x0008u)    /* ADC12+ Data Format */</td></tr>
<tr class="separator:ae7e028808c7c2c058d0dc22e58ad4931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a111dbaee0c18399668a7020e35371122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a111dbaee0c18399668a7020e35371122">ADC12RES0</a>&#160;&#160;&#160;(0x0010u)    /* ADC12+ Resolution Bit: 0 */</td></tr>
<tr class="separator:a111dbaee0c18399668a7020e35371122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91ed814223208dda965ad3736e80a54d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a91ed814223208dda965ad3736e80a54d">ADC12RES1</a>&#160;&#160;&#160;(0x0020u)    /* ADC12+ Resolution Bit: 1 */</td></tr>
<tr class="separator:a91ed814223208dda965ad3736e80a54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273f13861fdb491f3e9eb873403a3946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a273f13861fdb491f3e9eb873403a3946">ADC12TCOFF</a>&#160;&#160;&#160;(0x0080u)    /* ADC12+ Temperature Sensor Off */</td></tr>
<tr class="separator:a273f13861fdb491f3e9eb873403a3946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fe7ecdce0a70dfd4de26c2f5cbdedc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4fe7ecdce0a70dfd4de26c2f5cbdedc3">ADC12PDIV</a>&#160;&#160;&#160;(0x0100u)    /* ADC12+ predivider 0:/1   1:/4 */</td></tr>
<tr class="separator:a4fe7ecdce0a70dfd4de26c2f5cbdedc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22f76668e34b4cadc1ea3183b4e133c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22f76668e34b4cadc1ea3183b4e133c3">ADC12REFBURST_L</a>&#160;&#160;&#160;(0x0001u)    /* ADC12+ Reference Burst */</td></tr>
<tr class="separator:a22f76668e34b4cadc1ea3183b4e133c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6ee1b2882379f84563913ce6020ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd6ee1b2882379f84563913ce6020ca8">ADC12REFOUT_L</a>&#160;&#160;&#160;(0x0002u)    /* ADC12+ Reference Out */</td></tr>
<tr class="separator:acd6ee1b2882379f84563913ce6020ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04bc47c01a2895fa34a231808d57035a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a04bc47c01a2895fa34a231808d57035a">ADC12SR_L</a>&#160;&#160;&#160;(0x0004u)    /* ADC12+ Sampling Rate */</td></tr>
<tr class="separator:a04bc47c01a2895fa34a231808d57035a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a856df883eef1fadeca9f1591a960cfe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a856df883eef1fadeca9f1591a960cfe4">ADC12DF_L</a>&#160;&#160;&#160;(0x0008u)    /* ADC12+ Data Format */</td></tr>
<tr class="separator:a856df883eef1fadeca9f1591a960cfe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05a7c21f504457f7efb3cb31f8e9bcc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a05a7c21f504457f7efb3cb31f8e9bcc8">ADC12RES0_L</a>&#160;&#160;&#160;(0x0010u)    /* ADC12+ Resolution Bit: 0 */</td></tr>
<tr class="separator:a05a7c21f504457f7efb3cb31f8e9bcc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2149dff2cef95dd052911ef38e6b3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2149dff2cef95dd052911ef38e6b3cd">ADC12RES1_L</a>&#160;&#160;&#160;(0x0020u)    /* ADC12+ Resolution Bit: 1 */</td></tr>
<tr class="separator:ad2149dff2cef95dd052911ef38e6b3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1aba89c27548ab1f5d10656659db297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad1aba89c27548ab1f5d10656659db297">ADC12TCOFF_L</a>&#160;&#160;&#160;(0x0080u)    /* ADC12+ Temperature Sensor Off */</td></tr>
<tr class="separator:ad1aba89c27548ab1f5d10656659db297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9308f4faef1c0414d8ffafacca0dc096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9308f4faef1c0414d8ffafacca0dc096">ADC12PDIV_H</a>&#160;&#160;&#160;(0x0001u)    /* ADC12+ predivider 0:/1   1:/4 */</td></tr>
<tr class="separator:a9308f4faef1c0414d8ffafacca0dc096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0137665389b6f4ce2dbe76a59ca7b7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab0137665389b6f4ce2dbe76a59ca7b7d">ADC12RES_0</a>&#160;&#160;&#160;(0x0000u)    /* ADC12+ Resolution : 8 Bit */</td></tr>
<tr class="separator:ab0137665389b6f4ce2dbe76a59ca7b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb82661af75e674ac3998d4cf55a8183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb82661af75e674ac3998d4cf55a8183">ADC12RES_1</a>&#160;&#160;&#160;(0x0010u)    /* ADC12+ Resolution : 10 Bit */</td></tr>
<tr class="separator:afb82661af75e674ac3998d4cf55a8183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a257fb5c1133d59529309dee083fbe57d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a257fb5c1133d59529309dee083fbe57d">ADC12RES_2</a>&#160;&#160;&#160;(0x0020u)    /* ADC12+ Resolution : 12 Bit */</td></tr>
<tr class="separator:a257fb5c1133d59529309dee083fbe57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa08e32146188bb209401fd3ad06d7eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa08e32146188bb209401fd3ad06d7eb9">ADC12RES_3</a>&#160;&#160;&#160;(0x0030u)    /* ADC12+ Resolution : reserved */</td></tr>
<tr class="separator:aa08e32146188bb209401fd3ad06d7eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab1aca530fcaba6ee53e52c2a31c23f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1ab1aca530fcaba6ee53e52c2a31c23f">ADC12INCH0</a>&#160;&#160;&#160;(0x0001u)    /* ADC12 Input Channel Select Bit 0 */</td></tr>
<tr class="separator:a1ab1aca530fcaba6ee53e52c2a31c23f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6466889bf618c7fcd81d5a8c4322a94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6466889bf618c7fcd81d5a8c4322a94">ADC12INCH1</a>&#160;&#160;&#160;(0x0002u)    /* ADC12 Input Channel Select Bit 1 */</td></tr>
<tr class="separator:ab6466889bf618c7fcd81d5a8c4322a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af278604414a015eed6095f47ebcc315f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af278604414a015eed6095f47ebcc315f">ADC12INCH2</a>&#160;&#160;&#160;(0x0004u)    /* ADC12 Input Channel Select Bit 2 */</td></tr>
<tr class="separator:af278604414a015eed6095f47ebcc315f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb1e5d7d607718c9dceff4738a4ea391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adb1e5d7d607718c9dceff4738a4ea391">ADC12INCH3</a>&#160;&#160;&#160;(0x0008u)    /* ADC12 Input Channel Select Bit 3 */</td></tr>
<tr class="separator:adb1e5d7d607718c9dceff4738a4ea391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acce05f3b118ff594d5e4f020fb509f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acce05f3b118ff594d5e4f020fb509f3d">ADC12SREF0</a>&#160;&#160;&#160;(0x0010u)    /* ADC12 Select Reference Bit 0 */</td></tr>
<tr class="separator:acce05f3b118ff594d5e4f020fb509f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8544bd11c37d8ed4af03f36740a3bb85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8544bd11c37d8ed4af03f36740a3bb85">ADC12SREF1</a>&#160;&#160;&#160;(0x0020u)    /* ADC12 Select Reference Bit 1 */</td></tr>
<tr class="separator:a8544bd11c37d8ed4af03f36740a3bb85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafdfcc1f1dd8a4c8ea533c3833e923fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafdfcc1f1dd8a4c8ea533c3833e923fc">ADC12SREF2</a>&#160;&#160;&#160;(0x0040u)    /* ADC12 Select Reference Bit 2 */</td></tr>
<tr class="separator:aafdfcc1f1dd8a4c8ea533c3833e923fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3823024d9ad94d226f70d3838dffbd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3823024d9ad94d226f70d3838dffbd4">ADC12EOS</a>&#160;&#160;&#160;(0x0080u)    /* ADC12 End of Sequence */</td></tr>
<tr class="separator:ab3823024d9ad94d226f70d3838dffbd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2a31c60b62831a9485a6bee5433f950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae2a31c60b62831a9485a6bee5433f950">ADC12INCH_0</a>&#160;&#160;&#160;(0x0000u)    /* ADC12 Input Channel 0 */</td></tr>
<tr class="separator:ae2a31c60b62831a9485a6bee5433f950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade7ea11cd5b7da4b558f88417ace0baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ade7ea11cd5b7da4b558f88417ace0baa">ADC12INCH_1</a>&#160;&#160;&#160;(0x0001u)    /* ADC12 Input Channel 1 */</td></tr>
<tr class="separator:ade7ea11cd5b7da4b558f88417ace0baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08dbeba2873e1cd8046d2618114cf7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a08dbeba2873e1cd8046d2618114cf7da">ADC12INCH_2</a>&#160;&#160;&#160;(0x0002u)    /* ADC12 Input Channel 2 */</td></tr>
<tr class="separator:a08dbeba2873e1cd8046d2618114cf7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76ffb68f76325000f30a385c4402f4d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a76ffb68f76325000f30a385c4402f4d2">ADC12INCH_3</a>&#160;&#160;&#160;(0x0003u)    /* ADC12 Input Channel 3 */</td></tr>
<tr class="separator:a76ffb68f76325000f30a385c4402f4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9262d7ea618d587db408bfe83444b75b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9262d7ea618d587db408bfe83444b75b">ADC12INCH_4</a>&#160;&#160;&#160;(0x0004u)    /* ADC12 Input Channel 4 */</td></tr>
<tr class="separator:a9262d7ea618d587db408bfe83444b75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9297c0b7d36558df3ad130aac8dd2e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9297c0b7d36558df3ad130aac8dd2e38">ADC12INCH_5</a>&#160;&#160;&#160;(0x0005u)    /* ADC12 Input Channel 5 */</td></tr>
<tr class="separator:a9297c0b7d36558df3ad130aac8dd2e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0b2006aaa79ca71bf6e3b677633ab4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae0b2006aaa79ca71bf6e3b677633ab4b">ADC12INCH_6</a>&#160;&#160;&#160;(0x0006u)    /* ADC12 Input Channel 6 */</td></tr>
<tr class="separator:ae0b2006aaa79ca71bf6e3b677633ab4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73ee9db4d85d0a609a7be0e1c186adde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a73ee9db4d85d0a609a7be0e1c186adde">ADC12INCH_7</a>&#160;&#160;&#160;(0x0007u)    /* ADC12 Input Channel 7 */</td></tr>
<tr class="separator:a73ee9db4d85d0a609a7be0e1c186adde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6fb2f1ff529f6e34cebbfa29afe9f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa6fb2f1ff529f6e34cebbfa29afe9f8b">ADC12INCH_8</a>&#160;&#160;&#160;(0x0008u)    /* ADC12 Input Channel 8 */</td></tr>
<tr class="separator:aa6fb2f1ff529f6e34cebbfa29afe9f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a930703368ba42e35da7750c1a7c9e587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a930703368ba42e35da7750c1a7c9e587">ADC12INCH_9</a>&#160;&#160;&#160;(0x0009u)    /* ADC12 Input Channel 9 */</td></tr>
<tr class="separator:a930703368ba42e35da7750c1a7c9e587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e51e0ba7a5018e0ec03750074d211de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e51e0ba7a5018e0ec03750074d211de">ADC12INCH_10</a>&#160;&#160;&#160;(0x000Au)    /* ADC12 Input Channel 10 */</td></tr>
<tr class="separator:a5e51e0ba7a5018e0ec03750074d211de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5759318d014bb41850c62833a0b96f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad5759318d014bb41850c62833a0b96f1">ADC12INCH_11</a>&#160;&#160;&#160;(0x000Bu)    /* ADC12 Input Channel 11 */</td></tr>
<tr class="separator:ad5759318d014bb41850c62833a0b96f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e34ac24a0e321dc98ec141296ff3588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e34ac24a0e321dc98ec141296ff3588">ADC12INCH_12</a>&#160;&#160;&#160;(0x000Cu)    /* ADC12 Input Channel 12 */</td></tr>
<tr class="separator:a7e34ac24a0e321dc98ec141296ff3588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66d2e094f1be21b88dbf45e58a7ec804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a66d2e094f1be21b88dbf45e58a7ec804">ADC12INCH_13</a>&#160;&#160;&#160;(0x000Du)    /* ADC12 Input Channel 13 */</td></tr>
<tr class="separator:a66d2e094f1be21b88dbf45e58a7ec804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af765ab23d089b90dd9dbe221d3d00c0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af765ab23d089b90dd9dbe221d3d00c0d">ADC12INCH_14</a>&#160;&#160;&#160;(0x000Eu)    /* ADC12 Input Channel 14 */</td></tr>
<tr class="separator:af765ab23d089b90dd9dbe221d3d00c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adacd429adcb1d7e9fcec8da1031880c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adacd429adcb1d7e9fcec8da1031880c3">ADC12INCH_15</a>&#160;&#160;&#160;(0x000Fu)    /* ADC12 Input Channel 15 */</td></tr>
<tr class="separator:adacd429adcb1d7e9fcec8da1031880c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd2c872a5e5a7e752122fba118fd89e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd2c872a5e5a7e752122fba118fd89e3">ADC12SREF_0</a>&#160;&#160;&#160;(0*0x10u)    /* ADC12 Select Reference 0 */</td></tr>
<tr class="separator:abd2c872a5e5a7e752122fba118fd89e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2750edd236b6f0ed8e5b4ffc73742868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2750edd236b6f0ed8e5b4ffc73742868">ADC12SREF_1</a>&#160;&#160;&#160;(1*0x10u)    /* ADC12 Select Reference 1 */</td></tr>
<tr class="separator:a2750edd236b6f0ed8e5b4ffc73742868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b6fa70bedf86b2a31912268fbbe4dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7b6fa70bedf86b2a31912268fbbe4dbb">ADC12SREF_2</a>&#160;&#160;&#160;(2*0x10u)    /* ADC12 Select Reference 2 */</td></tr>
<tr class="separator:a7b6fa70bedf86b2a31912268fbbe4dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b68e89333492dceb4030c1757eee938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6b68e89333492dceb4030c1757eee938">ADC12SREF_3</a>&#160;&#160;&#160;(3*0x10u)    /* ADC12 Select Reference 3 */</td></tr>
<tr class="separator:a6b68e89333492dceb4030c1757eee938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d7c1c3b14f7979d03e9807efefd0987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d7c1c3b14f7979d03e9807efefd0987">ADC12SREF_4</a>&#160;&#160;&#160;(4*0x10u)    /* ADC12 Select Reference 4 */</td></tr>
<tr class="separator:a9d7c1c3b14f7979d03e9807efefd0987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa1e2cf526586173966a665959f6e2bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa1e2cf526586173966a665959f6e2bd">ADC12SREF_5</a>&#160;&#160;&#160;(5*0x10u)    /* ADC12 Select Reference 5 */</td></tr>
<tr class="separator:aaa1e2cf526586173966a665959f6e2bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab68378572d087897a00bb9a4701f6322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab68378572d087897a00bb9a4701f6322">ADC12SREF_6</a>&#160;&#160;&#160;(6*0x10u)    /* ADC12 Select Reference 6 */</td></tr>
<tr class="separator:ab68378572d087897a00bb9a4701f6322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ec3c468ccef806c2e3f5347bf45cf65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2ec3c468ccef806c2e3f5347bf45cf65">ADC12SREF_7</a>&#160;&#160;&#160;(7*0x10u)    /* ADC12 Select Reference 7 */</td></tr>
<tr class="separator:a2ec3c468ccef806c2e3f5347bf45cf65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fbd9ee52b0b6c674ec42090eb96f70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6fbd9ee52b0b6c674ec42090eb96f70d">ADC12IE0</a>&#160;&#160;&#160;(0x0001u)  /* ADC12 Memory 0 Interrupt Enable */</td></tr>
<tr class="separator:a6fbd9ee52b0b6c674ec42090eb96f70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a708e4211db06dc45d549f229c9c453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a708e4211db06dc45d549f229c9c453">ADC12IE1</a>&#160;&#160;&#160;(0x0002u)  /* ADC12 Memory 1 Interrupt Enable */</td></tr>
<tr class="separator:a3a708e4211db06dc45d549f229c9c453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9a1bf72ad049af5986c56ab80edef5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc9a1bf72ad049af5986c56ab80edef5">ADC12IE2</a>&#160;&#160;&#160;(0x0004u)  /* ADC12 Memory 2 Interrupt Enable */</td></tr>
<tr class="separator:acc9a1bf72ad049af5986c56ab80edef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7db947f78a796062005c3f0e163ac2f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7db947f78a796062005c3f0e163ac2f3">ADC12IE3</a>&#160;&#160;&#160;(0x0008u)  /* ADC12 Memory 3 Interrupt Enable */</td></tr>
<tr class="separator:a7db947f78a796062005c3f0e163ac2f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7234d20a5caffa5844e65e921ad88082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7234d20a5caffa5844e65e921ad88082">ADC12IE4</a>&#160;&#160;&#160;(0x0010u)  /* ADC12 Memory 4 Interrupt Enable */</td></tr>
<tr class="separator:a7234d20a5caffa5844e65e921ad88082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accdd5453cb692a6b9669ef4eb82a42e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#accdd5453cb692a6b9669ef4eb82a42e6">ADC12IE5</a>&#160;&#160;&#160;(0x0020u)  /* ADC12 Memory 5 Interrupt Enable */</td></tr>
<tr class="separator:accdd5453cb692a6b9669ef4eb82a42e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a823b25f161b56b757ef065e1ca02a141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a823b25f161b56b757ef065e1ca02a141">ADC12IE6</a>&#160;&#160;&#160;(0x0040u)  /* ADC12 Memory 6 Interrupt Enable */</td></tr>
<tr class="separator:a823b25f161b56b757ef065e1ca02a141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad62386ce019d8248e39233561ebcaf75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad62386ce019d8248e39233561ebcaf75">ADC12IE7</a>&#160;&#160;&#160;(0x0080u)  /* ADC12 Memory 7 Interrupt Enable */</td></tr>
<tr class="separator:ad62386ce019d8248e39233561ebcaf75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaa7d37a3625066e1169bb7ab8194517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adaa7d37a3625066e1169bb7ab8194517">ADC12IE8</a>&#160;&#160;&#160;(0x0100u)  /* ADC12 Memory 8 Interrupt Enable */</td></tr>
<tr class="separator:adaa7d37a3625066e1169bb7ab8194517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99c765cad9e05606911beb7d3b413ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a99c765cad9e05606911beb7d3b413ce2">ADC12IE9</a>&#160;&#160;&#160;(0x0200u)  /* ADC12 Memory 9 Interrupt Enable */</td></tr>
<tr class="separator:a99c765cad9e05606911beb7d3b413ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61fb1a0fb1b4e0edb703e6360973ca8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a61fb1a0fb1b4e0edb703e6360973ca8e">ADC12IE10</a>&#160;&#160;&#160;(0x0400u)  /* ADC12 Memory 10 Interrupt Enable */</td></tr>
<tr class="separator:a61fb1a0fb1b4e0edb703e6360973ca8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1601e737b8caa13a6b1dd1c9807df333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1601e737b8caa13a6b1dd1c9807df333">ADC12IE11</a>&#160;&#160;&#160;(0x0800u)  /* ADC12 Memory 11 Interrupt Enable */</td></tr>
<tr class="separator:a1601e737b8caa13a6b1dd1c9807df333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3d9ef22707e2dbfb2a907567799ae87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa3d9ef22707e2dbfb2a907567799ae87">ADC12IE12</a>&#160;&#160;&#160;(0x1000u)  /* ADC12 Memory 12 Interrupt Enable */</td></tr>
<tr class="separator:aa3d9ef22707e2dbfb2a907567799ae87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa16867b62b6c035516874a37231217ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa16867b62b6c035516874a37231217ad">ADC12IE13</a>&#160;&#160;&#160;(0x2000u)  /* ADC12 Memory 13 Interrupt Enable */</td></tr>
<tr class="separator:aa16867b62b6c035516874a37231217ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ba9430b30e3f52ce033930172a73945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7ba9430b30e3f52ce033930172a73945">ADC12IE14</a>&#160;&#160;&#160;(0x4000u)  /* ADC12 Memory 14 Interrupt Enable */</td></tr>
<tr class="separator:a7ba9430b30e3f52ce033930172a73945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7d90f2cca62bd2b7408fadd2b7f0e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae7d90f2cca62bd2b7408fadd2b7f0e4d">ADC12IE15</a>&#160;&#160;&#160;(0x8000u)  /* ADC12 Memory 15 Interrupt Enable */</td></tr>
<tr class="separator:ae7d90f2cca62bd2b7408fadd2b7f0e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a253161d7577cd99cc0b4d8e4b3a45a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a253161d7577cd99cc0b4d8e4b3a45a75">ADC12IE0_L</a>&#160;&#160;&#160;(0x0001u)  /* ADC12 Memory 0 Interrupt Enable */</td></tr>
<tr class="separator:a253161d7577cd99cc0b4d8e4b3a45a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a143256468c7db1c5e37679245c244b3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a143256468c7db1c5e37679245c244b3a">ADC12IE1_L</a>&#160;&#160;&#160;(0x0002u)  /* ADC12 Memory 1 Interrupt Enable */</td></tr>
<tr class="separator:a143256468c7db1c5e37679245c244b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c1f9013ea1df4988067d059198e034b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7c1f9013ea1df4988067d059198e034b">ADC12IE2_L</a>&#160;&#160;&#160;(0x0004u)  /* ADC12 Memory 2 Interrupt Enable */</td></tr>
<tr class="separator:a7c1f9013ea1df4988067d059198e034b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9518cb5da2e2ddb350f3ffe6173f3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac9518cb5da2e2ddb350f3ffe6173f3ed">ADC12IE3_L</a>&#160;&#160;&#160;(0x0008u)  /* ADC12 Memory 3 Interrupt Enable */</td></tr>
<tr class="separator:ac9518cb5da2e2ddb350f3ffe6173f3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a139bc97cde5be251f5a942ebf6d312ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a139bc97cde5be251f5a942ebf6d312ff">ADC12IE4_L</a>&#160;&#160;&#160;(0x0010u)  /* ADC12 Memory 4 Interrupt Enable */</td></tr>
<tr class="separator:a139bc97cde5be251f5a942ebf6d312ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92b1728fe47aede4f51ef2f15d2e03bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a92b1728fe47aede4f51ef2f15d2e03bc">ADC12IE5_L</a>&#160;&#160;&#160;(0x0020u)  /* ADC12 Memory 5 Interrupt Enable */</td></tr>
<tr class="separator:a92b1728fe47aede4f51ef2f15d2e03bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a97778434ea4413b716ff7c61d26836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a97778434ea4413b716ff7c61d26836">ADC12IE6_L</a>&#160;&#160;&#160;(0x0040u)  /* ADC12 Memory 6 Interrupt Enable */</td></tr>
<tr class="separator:a1a97778434ea4413b716ff7c61d26836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7854b18285054baa3cd4c19f8c8e5aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7854b18285054baa3cd4c19f8c8e5aaa">ADC12IE7_L</a>&#160;&#160;&#160;(0x0080u)  /* ADC12 Memory 7 Interrupt Enable */</td></tr>
<tr class="separator:a7854b18285054baa3cd4c19f8c8e5aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a112444de784e9af9a7a90628c83da5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a112444de784e9af9a7a90628c83da5c3">ADC12IE8_H</a>&#160;&#160;&#160;(0x0001u)  /* ADC12 Memory 8 Interrupt Enable */</td></tr>
<tr class="separator:a112444de784e9af9a7a90628c83da5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0cdc66cf02f287b79749484b568974f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab0cdc66cf02f287b79749484b568974f">ADC12IE9_H</a>&#160;&#160;&#160;(0x0002u)  /* ADC12 Memory 9 Interrupt Enable */</td></tr>
<tr class="separator:ab0cdc66cf02f287b79749484b568974f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8ec3d3e3e9e11ecad8871907c8568d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad8ec3d3e3e9e11ecad8871907c8568d1">ADC12IE10_H</a>&#160;&#160;&#160;(0x0004u)  /* ADC12 Memory 10 Interrupt Enable */</td></tr>
<tr class="separator:ad8ec3d3e3e9e11ecad8871907c8568d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13363e24f285206d580d02e7f4a58869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a13363e24f285206d580d02e7f4a58869">ADC12IE11_H</a>&#160;&#160;&#160;(0x0008u)  /* ADC12 Memory 11 Interrupt Enable */</td></tr>
<tr class="separator:a13363e24f285206d580d02e7f4a58869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73a1994e151dafd351f843fc00ccb636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a73a1994e151dafd351f843fc00ccb636">ADC12IE12_H</a>&#160;&#160;&#160;(0x0010u)  /* ADC12 Memory 12 Interrupt Enable */</td></tr>
<tr class="separator:a73a1994e151dafd351f843fc00ccb636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdbc7a4980b66e346e3725f27ab48f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afdbc7a4980b66e346e3725f27ab48f9f">ADC12IE13_H</a>&#160;&#160;&#160;(0x0020u)  /* ADC12 Memory 13 Interrupt Enable */</td></tr>
<tr class="separator:afdbc7a4980b66e346e3725f27ab48f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d99ee505e7b9bccb0eb2cd54645b508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3d99ee505e7b9bccb0eb2cd54645b508">ADC12IE14_H</a>&#160;&#160;&#160;(0x0040u)  /* ADC12 Memory 14 Interrupt Enable */</td></tr>
<tr class="separator:a3d99ee505e7b9bccb0eb2cd54645b508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7efbf2b61c1a979ec697f288710358a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7efbf2b61c1a979ec697f288710358a2">ADC12IE15_H</a>&#160;&#160;&#160;(0x0080u)  /* ADC12 Memory 15 Interrupt Enable */</td></tr>
<tr class="separator:a7efbf2b61c1a979ec697f288710358a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afefc7b4febd3f29a654c8a3258822ac9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afefc7b4febd3f29a654c8a3258822ac9">ADC12IFG0</a>&#160;&#160;&#160;(0x0001u)  /* ADC12 Memory 0 Interrupt Flag */</td></tr>
<tr class="separator:afefc7b4febd3f29a654c8a3258822ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2adac45bf6d4d008f2fb2899b03a6f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2adac45bf6d4d008f2fb2899b03a6f9f">ADC12IFG1</a>&#160;&#160;&#160;(0x0002u)  /* ADC12 Memory 1 Interrupt Flag */</td></tr>
<tr class="separator:a2adac45bf6d4d008f2fb2899b03a6f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0cc3f8dec0ff173fefeba24de05928b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae0cc3f8dec0ff173fefeba24de05928b">ADC12IFG2</a>&#160;&#160;&#160;(0x0004u)  /* ADC12 Memory 2 Interrupt Flag */</td></tr>
<tr class="separator:ae0cc3f8dec0ff173fefeba24de05928b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1de0a30d190d5e7824544bb8316a80d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1de0a30d190d5e7824544bb8316a80d7">ADC12IFG3</a>&#160;&#160;&#160;(0x0008u)  /* ADC12 Memory 3 Interrupt Flag */</td></tr>
<tr class="separator:a1de0a30d190d5e7824544bb8316a80d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3545bfed203be44b013b294b709a5244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3545bfed203be44b013b294b709a5244">ADC12IFG4</a>&#160;&#160;&#160;(0x0010u)  /* ADC12 Memory 4 Interrupt Flag */</td></tr>
<tr class="separator:a3545bfed203be44b013b294b709a5244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dfa9dcf813d8b76543b97563555d0cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7dfa9dcf813d8b76543b97563555d0cb">ADC12IFG5</a>&#160;&#160;&#160;(0x0020u)  /* ADC12 Memory 5 Interrupt Flag */</td></tr>
<tr class="separator:a7dfa9dcf813d8b76543b97563555d0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a923434c6f1ff14c0d2c7b18d9b59b557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a923434c6f1ff14c0d2c7b18d9b59b557">ADC12IFG6</a>&#160;&#160;&#160;(0x0040u)  /* ADC12 Memory 6 Interrupt Flag */</td></tr>
<tr class="separator:a923434c6f1ff14c0d2c7b18d9b59b557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7048ba88f0e213695d8fcd5d48d8d38a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7048ba88f0e213695d8fcd5d48d8d38a">ADC12IFG7</a>&#160;&#160;&#160;(0x0080u)  /* ADC12 Memory 7 Interrupt Flag */</td></tr>
<tr class="separator:a7048ba88f0e213695d8fcd5d48d8d38a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7efd882a13cbc1d774d626e7615378f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7efd882a13cbc1d774d626e7615378f6">ADC12IFG8</a>&#160;&#160;&#160;(0x0100u)  /* ADC12 Memory 8 Interrupt Flag */</td></tr>
<tr class="separator:a7efd882a13cbc1d774d626e7615378f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae58b13b43ce8e09b94c37ff8da88156d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae58b13b43ce8e09b94c37ff8da88156d">ADC12IFG9</a>&#160;&#160;&#160;(0x0200u)  /* ADC12 Memory 9 Interrupt Flag */</td></tr>
<tr class="separator:ae58b13b43ce8e09b94c37ff8da88156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6dff207fa1b68c99eccb7129264c3c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad6dff207fa1b68c99eccb7129264c3c6">ADC12IFG10</a>&#160;&#160;&#160;(0x0400u)  /* ADC12 Memory 10 Interrupt Flag */</td></tr>
<tr class="separator:ad6dff207fa1b68c99eccb7129264c3c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a608064463d014661c7c893b81cbc04ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a608064463d014661c7c893b81cbc04ff">ADC12IFG11</a>&#160;&#160;&#160;(0x0800u)  /* ADC12 Memory 11 Interrupt Flag */</td></tr>
<tr class="separator:a608064463d014661c7c893b81cbc04ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5415c2f6ed044b49e6a606878e5bde7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5415c2f6ed044b49e6a606878e5bde7e">ADC12IFG12</a>&#160;&#160;&#160;(0x1000u)  /* ADC12 Memory 12 Interrupt Flag */</td></tr>
<tr class="separator:a5415c2f6ed044b49e6a606878e5bde7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a431ff15d6026baf301364cd8bd9122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6a431ff15d6026baf301364cd8bd9122">ADC12IFG13</a>&#160;&#160;&#160;(0x2000u)  /* ADC12 Memory 13 Interrupt Flag */</td></tr>
<tr class="separator:a6a431ff15d6026baf301364cd8bd9122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a527b34527fc56441ee3d902da3b104fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a527b34527fc56441ee3d902da3b104fd">ADC12IFG14</a>&#160;&#160;&#160;(0x4000u)  /* ADC12 Memory 14 Interrupt Flag */</td></tr>
<tr class="separator:a527b34527fc56441ee3d902da3b104fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4646f6b834777b22078132a296be9c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4646f6b834777b22078132a296be9c3">ADC12IFG15</a>&#160;&#160;&#160;(0x8000u)  /* ADC12 Memory 15 Interrupt Flag */</td></tr>
<tr class="separator:ab4646f6b834777b22078132a296be9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b5b9e545963a8c4dfc36c6209081cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2b5b9e545963a8c4dfc36c6209081cb4">ADC12IFG0_L</a>&#160;&#160;&#160;(0x0001u)  /* ADC12 Memory 0 Interrupt Flag */</td></tr>
<tr class="separator:a2b5b9e545963a8c4dfc36c6209081cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a311fd644b32a1d0073598d3013a40867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a311fd644b32a1d0073598d3013a40867">ADC12IFG1_L</a>&#160;&#160;&#160;(0x0002u)  /* ADC12 Memory 1 Interrupt Flag */</td></tr>
<tr class="separator:a311fd644b32a1d0073598d3013a40867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b7b3aed305dab33d2db03a1ae7a3337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b7b3aed305dab33d2db03a1ae7a3337">ADC12IFG2_L</a>&#160;&#160;&#160;(0x0004u)  /* ADC12 Memory 2 Interrupt Flag */</td></tr>
<tr class="separator:a0b7b3aed305dab33d2db03a1ae7a3337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6009156310d4727384364feb48df93f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6009156310d4727384364feb48df93f9">ADC12IFG3_L</a>&#160;&#160;&#160;(0x0008u)  /* ADC12 Memory 3 Interrupt Flag */</td></tr>
<tr class="separator:a6009156310d4727384364feb48df93f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af66f00c14e1e570b6f888a8464493de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af66f00c14e1e570b6f888a8464493de5">ADC12IFG4_L</a>&#160;&#160;&#160;(0x0010u)  /* ADC12 Memory 4 Interrupt Flag */</td></tr>
<tr class="separator:af66f00c14e1e570b6f888a8464493de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab40301297a87022baa097c08253029eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab40301297a87022baa097c08253029eb">ADC12IFG5_L</a>&#160;&#160;&#160;(0x0020u)  /* ADC12 Memory 5 Interrupt Flag */</td></tr>
<tr class="separator:ab40301297a87022baa097c08253029eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af261976aaae6d4aca8d5d837549bafea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af261976aaae6d4aca8d5d837549bafea">ADC12IFG6_L</a>&#160;&#160;&#160;(0x0040u)  /* ADC12 Memory 6 Interrupt Flag */</td></tr>
<tr class="separator:af261976aaae6d4aca8d5d837549bafea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8106a7a3a2df068b1a350046b83c1ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8106a7a3a2df068b1a350046b83c1ab5">ADC12IFG7_L</a>&#160;&#160;&#160;(0x0080u)  /* ADC12 Memory 7 Interrupt Flag */</td></tr>
<tr class="separator:a8106a7a3a2df068b1a350046b83c1ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a38bdaa53e75aa6b115ad95a397c233"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a38bdaa53e75aa6b115ad95a397c233">ADC12IFG8_H</a>&#160;&#160;&#160;(0x0001u)  /* ADC12 Memory 8 Interrupt Flag */</td></tr>
<tr class="separator:a3a38bdaa53e75aa6b115ad95a397c233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c61bd3c4b8056c8d0fc4f66d0ed1ad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3c61bd3c4b8056c8d0fc4f66d0ed1ad2">ADC12IFG9_H</a>&#160;&#160;&#160;(0x0002u)  /* ADC12 Memory 9 Interrupt Flag */</td></tr>
<tr class="separator:a3c61bd3c4b8056c8d0fc4f66d0ed1ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf5b1349880a71acb55211aff4dee16c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acf5b1349880a71acb55211aff4dee16c">ADC12IFG10_H</a>&#160;&#160;&#160;(0x0004u)  /* ADC12 Memory 10 Interrupt Flag */</td></tr>
<tr class="separator:acf5b1349880a71acb55211aff4dee16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e5600e9ee5b20f222cefb70c5cae877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e5600e9ee5b20f222cefb70c5cae877">ADC12IFG11_H</a>&#160;&#160;&#160;(0x0008u)  /* ADC12 Memory 11 Interrupt Flag */</td></tr>
<tr class="separator:a3e5600e9ee5b20f222cefb70c5cae877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a398ffa79d2fa1fcabc48286eb33e1cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a398ffa79d2fa1fcabc48286eb33e1cd0">ADC12IFG12_H</a>&#160;&#160;&#160;(0x0010u)  /* ADC12 Memory 12 Interrupt Flag */</td></tr>
<tr class="separator:a398ffa79d2fa1fcabc48286eb33e1cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17518781e2e826571b5da0b4daf36b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a17518781e2e826571b5da0b4daf36b6b">ADC12IFG13_H</a>&#160;&#160;&#160;(0x0020u)  /* ADC12 Memory 13 Interrupt Flag */</td></tr>
<tr class="separator:a17518781e2e826571b5da0b4daf36b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac977fdf9cbe3b0894a7bf16cc7932144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac977fdf9cbe3b0894a7bf16cc7932144">ADC12IFG14_H</a>&#160;&#160;&#160;(0x0040u)  /* ADC12 Memory 14 Interrupt Flag */</td></tr>
<tr class="separator:ac977fdf9cbe3b0894a7bf16cc7932144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f3d2c8fe522fcc5f366b11141803fb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0f3d2c8fe522fcc5f366b11141803fb0">ADC12IFG15_H</a>&#160;&#160;&#160;(0x0080u)  /* ADC12 Memory 15 Interrupt Flag */</td></tr>
<tr class="separator:a0f3d2c8fe522fcc5f366b11141803fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd56a9c0743db8f7fcef3d8900c64003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd56a9c0743db8f7fcef3d8900c64003">ADC12IV_NONE</a>&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td></tr>
<tr class="separator:acd56a9c0743db8f7fcef3d8900c64003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82792b63af5fcb465f781ce122f9b95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa82792b63af5fcb465f781ce122f9b95">ADC12IV_ADC12OVIFG</a>&#160;&#160;&#160;(0x0002u)    /* ADC12OVIFG */</td></tr>
<tr class="separator:aa82792b63af5fcb465f781ce122f9b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa83d076d29990fff8d7e9289e5738d3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa83d076d29990fff8d7e9289e5738d3f">ADC12IV_ADC12TOVIFG</a>&#160;&#160;&#160;(0x0004u)    /* ADC12TOVIFG */</td></tr>
<tr class="separator:aa83d076d29990fff8d7e9289e5738d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c0ba566affed82da45d8040a792e06f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6c0ba566affed82da45d8040a792e06f">ADC12IV_ADC12IFG0</a>&#160;&#160;&#160;(0x0006u)    /* ADC12IFG0 */</td></tr>
<tr class="separator:a6c0ba566affed82da45d8040a792e06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d224b6176d6cc90ac195aa48bd60465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d224b6176d6cc90ac195aa48bd60465">ADC12IV_ADC12IFG1</a>&#160;&#160;&#160;(0x0008u)    /* ADC12IFG1 */</td></tr>
<tr class="separator:a9d224b6176d6cc90ac195aa48bd60465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96244b78ec8c3fb9b491eb7e481c9584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a96244b78ec8c3fb9b491eb7e481c9584">ADC12IV_ADC12IFG2</a>&#160;&#160;&#160;(0x000Au)    /* ADC12IFG2 */</td></tr>
<tr class="separator:a96244b78ec8c3fb9b491eb7e481c9584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33a9ff84f80d590bae6f4a102da26b26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a33a9ff84f80d590bae6f4a102da26b26">ADC12IV_ADC12IFG3</a>&#160;&#160;&#160;(0x000Cu)    /* ADC12IFG3 */</td></tr>
<tr class="separator:a33a9ff84f80d590bae6f4a102da26b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af075c38ed3420cc432ea11e8a8d09d04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af075c38ed3420cc432ea11e8a8d09d04">ADC12IV_ADC12IFG4</a>&#160;&#160;&#160;(0x000Eu)    /* ADC12IFG4 */</td></tr>
<tr class="separator:af075c38ed3420cc432ea11e8a8d09d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ee77b34844b6eb33c30be0ae78177e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae6ee77b34844b6eb33c30be0ae78177e">ADC12IV_ADC12IFG5</a>&#160;&#160;&#160;(0x0010u)    /* ADC12IFG5 */</td></tr>
<tr class="separator:ae6ee77b34844b6eb33c30be0ae78177e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdabdf4cf5f042830aa39d7a35a36e6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acdabdf4cf5f042830aa39d7a35a36e6b">ADC12IV_ADC12IFG6</a>&#160;&#160;&#160;(0x0012u)    /* ADC12IFG6 */</td></tr>
<tr class="separator:acdabdf4cf5f042830aa39d7a35a36e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cbce04a7a0e22a10e5e2066883bd3c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8cbce04a7a0e22a10e5e2066883bd3c9">ADC12IV_ADC12IFG7</a>&#160;&#160;&#160;(0x0014u)    /* ADC12IFG7 */</td></tr>
<tr class="separator:a8cbce04a7a0e22a10e5e2066883bd3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29147dd57cd51a8ac6f9ccf4128f7952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29147dd57cd51a8ac6f9ccf4128f7952">ADC12IV_ADC12IFG8</a>&#160;&#160;&#160;(0x0016u)    /* ADC12IFG8 */</td></tr>
<tr class="separator:a29147dd57cd51a8ac6f9ccf4128f7952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a969a46f8ffcc8b778381a235b31f411d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a969a46f8ffcc8b778381a235b31f411d">ADC12IV_ADC12IFG9</a>&#160;&#160;&#160;(0x0018u)    /* ADC12IFG9 */</td></tr>
<tr class="separator:a969a46f8ffcc8b778381a235b31f411d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd4ef9a501150aab082f67911ef53cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd4ef9a501150aab082f67911ef53cb4">ADC12IV_ADC12IFG10</a>&#160;&#160;&#160;(0x001Au)    /* ADC12IFG10 */</td></tr>
<tr class="separator:afd4ef9a501150aab082f67911ef53cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c93760625f2bfdfe467de99d908b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29c93760625f2bfdfe467de99d908b1d">ADC12IV_ADC12IFG11</a>&#160;&#160;&#160;(0x001Cu)    /* ADC12IFG11 */</td></tr>
<tr class="separator:a29c93760625f2bfdfe467de99d908b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12e6f766823bd61e51ea14d42ef3efb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a12e6f766823bd61e51ea14d42ef3efb5">ADC12IV_ADC12IFG12</a>&#160;&#160;&#160;(0x001Eu)    /* ADC12IFG12 */</td></tr>
<tr class="separator:a12e6f766823bd61e51ea14d42ef3efb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b79963cd2b43e021a38196bddb4a4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2b79963cd2b43e021a38196bddb4a4c3">ADC12IV_ADC12IFG13</a>&#160;&#160;&#160;(0x0020u)    /* ADC12IFG13 */</td></tr>
<tr class="separator:a2b79963cd2b43e021a38196bddb4a4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c880085ac08046fa1eb4c94466b840a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0c880085ac08046fa1eb4c94466b840a">ADC12IV_ADC12IFG14</a>&#160;&#160;&#160;(0x0022u)    /* ADC12IFG14 */</td></tr>
<tr class="separator:a0c880085ac08046fa1eb4c94466b840a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add45a678eefc2306bab063d21db11c0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#add45a678eefc2306bab063d21db11c0c">ADC12IV_ADC12IFG15</a>&#160;&#160;&#160;(0x0024u)    /* ADC12IFG15 */</td></tr>
<tr class="separator:add45a678eefc2306bab063d21db11c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9132bee4398ea0e7ac705f39ae027ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9132bee4398ea0e7ac705f39ae027ce0">OFS_AESACTL0</a>&#160;&#160;&#160;(0x0000u)  /* AES accelerator control register 0 */</td></tr>
<tr class="separator:a9132bee4398ea0e7ac705f39ae027ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb5f92dac18963e2aeaecbf83b5de4dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abb5f92dac18963e2aeaecbf83b5de4dc">OFS_AESACTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9132bee4398ea0e7ac705f39ae027ce0">OFS_AESACTL0</a></td></tr>
<tr class="separator:abb5f92dac18963e2aeaecbf83b5de4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a710e7eedf28b4ea89926cd91c954add8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a710e7eedf28b4ea89926cd91c954add8">OFS_AESACTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9132bee4398ea0e7ac705f39ae027ce0">OFS_AESACTL0</a>+1</td></tr>
<tr class="separator:a710e7eedf28b4ea89926cd91c954add8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d8cfed2c8b15955edd8d471db30755e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6d8cfed2c8b15955edd8d471db30755e">OFS_AESASTAT</a>&#160;&#160;&#160;(0x0004u)  /* AES accelerator status register */</td></tr>
<tr class="separator:a6d8cfed2c8b15955edd8d471db30755e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2cbb0f748beceafb1d31717785da8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e2cbb0f748beceafb1d31717785da8c">OFS_AESASTAT_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6d8cfed2c8b15955edd8d471db30755e">OFS_AESASTAT</a></td></tr>
<tr class="separator:a6e2cbb0f748beceafb1d31717785da8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34ee9572a9a18d4c605002101df57ea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34ee9572a9a18d4c605002101df57ea4">OFS_AESASTAT_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6d8cfed2c8b15955edd8d471db30755e">OFS_AESASTAT</a>+1</td></tr>
<tr class="separator:a34ee9572a9a18d4c605002101df57ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29e1cfeeff262f51911e7144c0c5fa7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29e1cfeeff262f51911e7144c0c5fa7a">OFS_AESAKEY</a>&#160;&#160;&#160;(0x0006u)  /* AES accelerator key register */</td></tr>
<tr class="separator:a29e1cfeeff262f51911e7144c0c5fa7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a411dae0a8b88807a4c81aab84667456b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a411dae0a8b88807a4c81aab84667456b">OFS_AESAKEY_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29e1cfeeff262f51911e7144c0c5fa7a">OFS_AESAKEY</a></td></tr>
<tr class="separator:a411dae0a8b88807a4c81aab84667456b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96b2e31e322b6463005e35ea35d09575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a96b2e31e322b6463005e35ea35d09575">OFS_AESAKEY_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29e1cfeeff262f51911e7144c0c5fa7a">OFS_AESAKEY</a>+1</td></tr>
<tr class="separator:a96b2e31e322b6463005e35ea35d09575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32c947de595a46bc2df625a0cdff4776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a32c947de595a46bc2df625a0cdff4776">OFS_AESADIN</a>&#160;&#160;&#160;(0x0008u)  /* AES accelerator data in register */</td></tr>
<tr class="separator:a32c947de595a46bc2df625a0cdff4776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08585de5b27497f22f63c0e5f2379c67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a08585de5b27497f22f63c0e5f2379c67">OFS_AESADIN_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a32c947de595a46bc2df625a0cdff4776">OFS_AESADIN</a></td></tr>
<tr class="separator:a08585de5b27497f22f63c0e5f2379c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bb4a4ad8bfd4792d3d7bfa9cd52a640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9bb4a4ad8bfd4792d3d7bfa9cd52a640">OFS_AESADIN_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a32c947de595a46bc2df625a0cdff4776">OFS_AESADIN</a>+1</td></tr>
<tr class="separator:a9bb4a4ad8bfd4792d3d7bfa9cd52a640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dfc3969bb0cb5bfc475e5edf85522b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1dfc3969bb0cb5bfc475e5edf85522b3">OFS_AESADOUT</a>&#160;&#160;&#160;(0x000Au)  /* AES accelerator data out register  */</td></tr>
<tr class="separator:a1dfc3969bb0cb5bfc475e5edf85522b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0187f61ba26b0d628b525de4a15645a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae0187f61ba26b0d628b525de4a15645a">OFS_AESADOUT_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1dfc3969bb0cb5bfc475e5edf85522b3">OFS_AESADOUT</a></td></tr>
<tr class="separator:ae0187f61ba26b0d628b525de4a15645a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc07b2d6b9e38cb073236b2a344dbf7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adc07b2d6b9e38cb073236b2a344dbf7a">OFS_AESADOUT_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1dfc3969bb0cb5bfc475e5edf85522b3">OFS_AESADOUT</a>+1</td></tr>
<tr class="separator:adc07b2d6b9e38cb073236b2a344dbf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a751a54037021b5e2ccd8822b6c6fe545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a751a54037021b5e2ccd8822b6c6fe545">AESOP0</a>&#160;&#160;&#160;(0x0001u)  /* AES Operation Bit: 0 */</td></tr>
<tr class="separator:a751a54037021b5e2ccd8822b6c6fe545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4b2aba21c5346e77185c0a9f664740b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac4b2aba21c5346e77185c0a9f664740b">AESOP1</a>&#160;&#160;&#160;(0x0002u)  /* AES Operation Bit: 1 */</td></tr>
<tr class="separator:ac4b2aba21c5346e77185c0a9f664740b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaadf443cc8dd9f77e9a294f749fa7d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afaadf443cc8dd9f77e9a294f749fa7d3">AESSWRST</a>&#160;&#160;&#160;(0x0080u)  /* AES Software Reset */</td></tr>
<tr class="separator:afaadf443cc8dd9f77e9a294f749fa7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cb77396e15906a27bd9eabb5f00a3b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3cb77396e15906a27bd9eabb5f00a3b3">AESRDYIFG</a>&#160;&#160;&#160;(0x0100u)  /* AES ready interrupt flag */</td></tr>
<tr class="separator:a3cb77396e15906a27bd9eabb5f00a3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb82921787b41f8ee24fe6a091865b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abb82921787b41f8ee24fe6a091865b05">AESERRFG</a>&#160;&#160;&#160;(0x0800u)  /* AES Error Flag */</td></tr>
<tr class="separator:abb82921787b41f8ee24fe6a091865b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46fc91e6321ba00e52f432f203f8a41d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a46fc91e6321ba00e52f432f203f8a41d">AESRDYIE</a>&#160;&#160;&#160;(0x1000u)  /* AES ready interrupt enable*/</td></tr>
<tr class="separator:a46fc91e6321ba00e52f432f203f8a41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa7656b60a39a8c61465e40293658c3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afa7656b60a39a8c61465e40293658c3f">AESOP0_L</a>&#160;&#160;&#160;(0x0001u)  /* AES Operation Bit: 0 */</td></tr>
<tr class="separator:afa7656b60a39a8c61465e40293658c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a358fea9be0ffff2f1a255958af8d5fa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a358fea9be0ffff2f1a255958af8d5fa8">AESOP1_L</a>&#160;&#160;&#160;(0x0002u)  /* AES Operation Bit: 1 */</td></tr>
<tr class="separator:a358fea9be0ffff2f1a255958af8d5fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2ab70549e05f7a30f99b8a2d15ad6be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2ab70549e05f7a30f99b8a2d15ad6be">AESSWRST_L</a>&#160;&#160;&#160;(0x0080u)  /* AES Software Reset */</td></tr>
<tr class="separator:ac2ab70549e05f7a30f99b8a2d15ad6be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a637c83bb40a7a5885543c18846f16589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a637c83bb40a7a5885543c18846f16589">AESRDYIFG_H</a>&#160;&#160;&#160;(0x0001u)  /* AES ready interrupt flag */</td></tr>
<tr class="separator:a637c83bb40a7a5885543c18846f16589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2bcb64b9efc5e3749d67fc5e1a9c0fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab2bcb64b9efc5e3749d67fc5e1a9c0fa">AESERRFG_H</a>&#160;&#160;&#160;(0x0008u)  /* AES Error Flag */</td></tr>
<tr class="separator:ab2bcb64b9efc5e3749d67fc5e1a9c0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac824a7ccbce98ef560de3f3127cd41e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac824a7ccbce98ef560de3f3127cd41e7">AESRDYIE_H</a>&#160;&#160;&#160;(0x0010u)  /* AES ready interrupt enable*/</td></tr>
<tr class="separator:ac824a7ccbce98ef560de3f3127cd41e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a1465b3ab4b613104363c4fa147a299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0a1465b3ab4b613104363c4fa147a299">AESOP_0</a>&#160;&#160;&#160;(0x0000u)  /* AES Operation: Encrypt */</td></tr>
<tr class="separator:a0a1465b3ab4b613104363c4fa147a299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae693f82840a39ee67eb65883ac445bd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae693f82840a39ee67eb65883ac445bd9">AESOP_1</a>&#160;&#160;&#160;(0x0001u)  /* AES Operation: Decrypt (same Key) */</td></tr>
<tr class="separator:ae693f82840a39ee67eb65883ac445bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa46b0a6744b6a2453e15772a306fc7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa46b0a6744b6a2453e15772a306fc7dd">AESOP_2</a>&#160;&#160;&#160;(0x0002u)  /* AES Operation: Decrypt (frist round Key) */</td></tr>
<tr class="separator:aa46b0a6744b6a2453e15772a306fc7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a2dbd8a937f3324787e77441c8285cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4a2dbd8a937f3324787e77441c8285cc">AESOP_3</a>&#160;&#160;&#160;(0x0003u)  /* AES Operation: Generate first round Key */</td></tr>
<tr class="separator:a4a2dbd8a937f3324787e77441c8285cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e18b8c31ae6b0613e16aafb16b8e030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9e18b8c31ae6b0613e16aafb16b8e030">AESBUSY</a>&#160;&#160;&#160;(0x0001u)  /* AES Busy */</td></tr>
<tr class="separator:a9e18b8c31ae6b0613e16aafb16b8e030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78339520adeeda8a0bb26fe1cc4c2dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a78339520adeeda8a0bb26fe1cc4c2dc1">AESKEYWR</a>&#160;&#160;&#160;(0x0002u)  /* AES All 16 bytes written to AESAKEY */</td></tr>
<tr class="separator:a78339520adeeda8a0bb26fe1cc4c2dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aa909eb4c77f33cf7517ff8ac122755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5aa909eb4c77f33cf7517ff8ac122755">AESDINWR</a>&#160;&#160;&#160;(0x0004u)  /* AES All 16 bytes written to AESADIN */</td></tr>
<tr class="separator:a5aa909eb4c77f33cf7517ff8ac122755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56064a1654b3d5349bd0ba8141d86456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a56064a1654b3d5349bd0ba8141d86456">AESDOUTRD</a>&#160;&#160;&#160;(0x0008u)  /* AES All 16 bytes read from AESADOUT */</td></tr>
<tr class="separator:a56064a1654b3d5349bd0ba8141d86456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4c802a8f572609b5e36e8d955d35fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aea4c802a8f572609b5e36e8d955d35fb">AESKEYCNT0</a>&#160;&#160;&#160;(0x0010u)  /* AES Bytes written via AESAKEY Bit: 0 */</td></tr>
<tr class="separator:aea4c802a8f572609b5e36e8d955d35fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef97119dc1fad3272e6d31cd577b6867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aef97119dc1fad3272e6d31cd577b6867">AESKEYCNT1</a>&#160;&#160;&#160;(0x0020u)  /* AES Bytes written via AESAKEY Bit: 1 */</td></tr>
<tr class="separator:aef97119dc1fad3272e6d31cd577b6867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9f76a697c2e7ebc73275dcda4ad6071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad9f76a697c2e7ebc73275dcda4ad6071">AESKEYCNT2</a>&#160;&#160;&#160;(0x0040u)  /* AES Bytes written via AESAKEY Bit: 2 */</td></tr>
<tr class="separator:ad9f76a697c2e7ebc73275dcda4ad6071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf528cd70c878e8754fadbad73db27e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adf528cd70c878e8754fadbad73db27e3">AESKEYCNT3</a>&#160;&#160;&#160;(0x0080u)  /* AES Bytes written via AESAKEY Bit: 3 */</td></tr>
<tr class="separator:adf528cd70c878e8754fadbad73db27e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add5370b728b16f1a23413bf180bd3c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#add5370b728b16f1a23413bf180bd3c89">AESDINCNT0</a>&#160;&#160;&#160;(0x0100u)  /* AES Bytes written via AESADIN Bit: 0 */</td></tr>
<tr class="separator:add5370b728b16f1a23413bf180bd3c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44f2216072ea0f761fc483f512e24c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a44f2216072ea0f761fc483f512e24c6f">AESDINCNT1</a>&#160;&#160;&#160;(0x0200u)  /* AES Bytes written via AESADIN Bit: 1 */</td></tr>
<tr class="separator:a44f2216072ea0f761fc483f512e24c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af07bde930808450d4d9a07db5c15b308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af07bde930808450d4d9a07db5c15b308">AESDINCNT2</a>&#160;&#160;&#160;(0x0400u)  /* AES Bytes written via AESADIN Bit: 2 */</td></tr>
<tr class="separator:af07bde930808450d4d9a07db5c15b308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83b29f9b80c00fcbec4d33613ffa1978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a83b29f9b80c00fcbec4d33613ffa1978">AESDINCNT3</a>&#160;&#160;&#160;(0x0800u)  /* AES Bytes written via AESADIN Bit: 3 */</td></tr>
<tr class="separator:a83b29f9b80c00fcbec4d33613ffa1978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace7be1506aaf1e1b6196ffec59f5069f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace7be1506aaf1e1b6196ffec59f5069f">AESDOUTCNT0</a>&#160;&#160;&#160;(0x1000u)  /* AES Bytes read via AESADOUT Bit: 0 */</td></tr>
<tr class="separator:ace7be1506aaf1e1b6196ffec59f5069f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc36dd6eb46281467d3754dabdd809c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adc36dd6eb46281467d3754dabdd809c8">AESDOUTCNT1</a>&#160;&#160;&#160;(0x2000u)  /* AES Bytes read via AESADOUT Bit: 1 */</td></tr>
<tr class="separator:adc36dd6eb46281467d3754dabdd809c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a173fab025915f551939ee8070e8d1b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a173fab025915f551939ee8070e8d1b13">AESDOUTCNT2</a>&#160;&#160;&#160;(0x4000u)  /* AES Bytes read via AESADOUT Bit: 2 */</td></tr>
<tr class="separator:a173fab025915f551939ee8070e8d1b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa477c1a95374c87336608f4300e02ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa477c1a95374c87336608f4300e02ed8">AESDOUTCNT3</a>&#160;&#160;&#160;(0x8000u)  /* AES Bytes read via AESADOUT Bit: 3 */</td></tr>
<tr class="separator:aa477c1a95374c87336608f4300e02ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea24ba0a51333bfbf56ecf94e862938f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aea24ba0a51333bfbf56ecf94e862938f">AESBUSY_L</a>&#160;&#160;&#160;(0x0001u)  /* AES Busy */</td></tr>
<tr class="separator:aea24ba0a51333bfbf56ecf94e862938f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed6adb7f808909fb1d262fa424a97fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ed6adb7f808909fb1d262fa424a97fa">AESKEYWR_L</a>&#160;&#160;&#160;(0x0002u)  /* AES All 16 bytes written to AESAKEY */</td></tr>
<tr class="separator:a6ed6adb7f808909fb1d262fa424a97fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5c93859bd175292394aecb17b4a0214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa5c93859bd175292394aecb17b4a0214">AESDINWR_L</a>&#160;&#160;&#160;(0x0004u)  /* AES All 16 bytes written to AESADIN */</td></tr>
<tr class="separator:aa5c93859bd175292394aecb17b4a0214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a463cc0c0d210e3b8707159b7aa65c193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a463cc0c0d210e3b8707159b7aa65c193">AESDOUTRD_L</a>&#160;&#160;&#160;(0x0008u)  /* AES All 16 bytes read from AESADOUT */</td></tr>
<tr class="separator:a463cc0c0d210e3b8707159b7aa65c193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a959ba2123dff4e36b2816634be018600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a959ba2123dff4e36b2816634be018600">AESKEYCNT0_L</a>&#160;&#160;&#160;(0x0010u)  /* AES Bytes written via AESAKEY Bit: 0 */</td></tr>
<tr class="separator:a959ba2123dff4e36b2816634be018600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1a9b8d30478c1f20920f237b7bbf47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada1a9b8d30478c1f20920f237b7bbf47">AESKEYCNT1_L</a>&#160;&#160;&#160;(0x0020u)  /* AES Bytes written via AESAKEY Bit: 1 */</td></tr>
<tr class="separator:ada1a9b8d30478c1f20920f237b7bbf47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad47c9b2392c97cc2e6a46a7061b28fcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad47c9b2392c97cc2e6a46a7061b28fcd">AESKEYCNT2_L</a>&#160;&#160;&#160;(0x0040u)  /* AES Bytes written via AESAKEY Bit: 2 */</td></tr>
<tr class="separator:ad47c9b2392c97cc2e6a46a7061b28fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c14c7fe77a665b2d2647d4781b67de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3c14c7fe77a665b2d2647d4781b67de8">AESKEYCNT3_L</a>&#160;&#160;&#160;(0x0080u)  /* AES Bytes written via AESAKEY Bit: 3 */</td></tr>
<tr class="separator:a3c14c7fe77a665b2d2647d4781b67de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eb8c3f9062e3601e4489176eae46b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7eb8c3f9062e3601e4489176eae46b80">AESDINCNT0_H</a>&#160;&#160;&#160;(0x0001u)  /* AES Bytes written via AESADIN Bit: 0 */</td></tr>
<tr class="separator:a7eb8c3f9062e3601e4489176eae46b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49c4c2aca1da6d1fd7e4387c38c62779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49c4c2aca1da6d1fd7e4387c38c62779">AESDINCNT1_H</a>&#160;&#160;&#160;(0x0002u)  /* AES Bytes written via AESADIN Bit: 1 */</td></tr>
<tr class="separator:a49c4c2aca1da6d1fd7e4387c38c62779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49af04eec6fd9cc03aa51395d6c4977c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49af04eec6fd9cc03aa51395d6c4977c">AESDINCNT2_H</a>&#160;&#160;&#160;(0x0004u)  /* AES Bytes written via AESADIN Bit: 2 */</td></tr>
<tr class="separator:a49af04eec6fd9cc03aa51395d6c4977c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a333bcdc119d18babab8ec7257708814b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a333bcdc119d18babab8ec7257708814b">AESDINCNT3_H</a>&#160;&#160;&#160;(0x0008u)  /* AES Bytes written via AESADIN Bit: 3 */</td></tr>
<tr class="separator:a333bcdc119d18babab8ec7257708814b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3887d8937016182a3df45f61baf85452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3887d8937016182a3df45f61baf85452">AESDOUTCNT0_H</a>&#160;&#160;&#160;(0x0010u)  /* AES Bytes read via AESADOUT Bit: 0 */</td></tr>
<tr class="separator:a3887d8937016182a3df45f61baf85452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0eedd9132e5f1bfeb133d6eb3504f4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab0eedd9132e5f1bfeb133d6eb3504f4a">AESDOUTCNT1_H</a>&#160;&#160;&#160;(0x0020u)  /* AES Bytes read via AESADOUT Bit: 1 */</td></tr>
<tr class="separator:ab0eedd9132e5f1bfeb133d6eb3504f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f45bf365061387cc5d99eca91aabaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa5f45bf365061387cc5d99eca91aabaa">AESDOUTCNT2_H</a>&#160;&#160;&#160;(0x0040u)  /* AES Bytes read via AESADOUT Bit: 2 */</td></tr>
<tr class="separator:aa5f45bf365061387cc5d99eca91aabaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38f82671dbc86297a7910f302fdf065a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a38f82671dbc86297a7910f302fdf065a">AESDOUTCNT3_H</a>&#160;&#160;&#160;(0x0080u)  /* AES Bytes read via AESADOUT Bit: 3 */</td></tr>
<tr class="separator:a38f82671dbc86297a7910f302fdf065a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4340894cc92e24e79d9c9ad6b442cc65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4340894cc92e24e79d9c9ad6b442cc65">OFS_BAKCTL</a>&#160;&#160;&#160;(0x0000u)  /* Battery Backup Control */</td></tr>
<tr class="separator:a4340894cc92e24e79d9c9ad6b442cc65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65dd64ee533f94e5b744dbc19a930822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a65dd64ee533f94e5b744dbc19a930822">OFS_BAKCTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4340894cc92e24e79d9c9ad6b442cc65">OFS_BAKCTL</a></td></tr>
<tr class="separator:a65dd64ee533f94e5b744dbc19a930822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dc686e6b16b5ed709e27f2dcd8660a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5dc686e6b16b5ed709e27f2dcd8660a2">OFS_BAKCTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4340894cc92e24e79d9c9ad6b442cc65">OFS_BAKCTL</a>+1</td></tr>
<tr class="separator:a5dc686e6b16b5ed709e27f2dcd8660a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3814fe9255816ba2172aa1d651db2f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3814fe9255816ba2172aa1d651db2f4f">OFS_BAKCHCTL</a>&#160;&#160;&#160;(0x0002u)  /* Battery Charger Control */</td></tr>
<tr class="separator:a3814fe9255816ba2172aa1d651db2f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4abeac41632eea6e990ab9be27a2297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af4abeac41632eea6e990ab9be27a2297">OFS_BAKCHCTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3814fe9255816ba2172aa1d651db2f4f">OFS_BAKCHCTL</a></td></tr>
<tr class="separator:af4abeac41632eea6e990ab9be27a2297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5da92d771121ef0b534a1b5a3b9912ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5da92d771121ef0b534a1b5a3b9912ea">OFS_BAKCHCTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3814fe9255816ba2172aa1d651db2f4f">OFS_BAKCHCTL</a>+1</td></tr>
<tr class="separator:a5da92d771121ef0b534a1b5a3b9912ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e71080470ccc469b99aa32e4b22bd07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e71080470ccc469b99aa32e4b22bd07">LOCKBAK</a>&#160;&#160;&#160;(0x0001u)    /* Lock backup sub-system */</td></tr>
<tr class="separator:a7e71080470ccc469b99aa32e4b22bd07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecaa59643cbe83431145067898357cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aecaa59643cbe83431145067898357cea">BAKSW</a>&#160;&#160;&#160;(0x0002u)    /* Manual switch to battery backup supply */</td></tr>
<tr class="separator:aecaa59643cbe83431145067898357cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae42df26ca8cbd7292e05eee54141874e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae42df26ca8cbd7292e05eee54141874e">BAKADC</a>&#160;&#160;&#160;(0x0004u)    /* Battery backup supply to ADC. */</td></tr>
<tr class="separator:ae42df26ca8cbd7292e05eee54141874e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28e52e341cc9ea7c6f824f26a33dbf67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a28e52e341cc9ea7c6f824f26a33dbf67">BAKDIS</a>&#160;&#160;&#160;(0x0008u)    /* Disable backup supply switching. */</td></tr>
<tr class="separator:a28e52e341cc9ea7c6f824f26a33dbf67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a165ba58ed783c49c55d03c12a0cd1693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a165ba58ed783c49c55d03c12a0cd1693">LOCKBAK_L</a>&#160;&#160;&#160;(0x0001u)    /* Lock backup sub-system */</td></tr>
<tr class="separator:a165ba58ed783c49c55d03c12a0cd1693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82729194b75bb7899e2169a2967363ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82729194b75bb7899e2169a2967363ab">BAKSW_L</a>&#160;&#160;&#160;(0x0002u)    /* Manual switch to battery backup supply */</td></tr>
<tr class="separator:a82729194b75bb7899e2169a2967363ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae253985a4dd2e69e4f653ba564973fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae253985a4dd2e69e4f653ba564973fd6">BAKADC_L</a>&#160;&#160;&#160;(0x0004u)    /* Battery backup supply to ADC. */</td></tr>
<tr class="separator:ae253985a4dd2e69e4f653ba564973fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d025b59b0b74ba2ba582a917e1d16e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d025b59b0b74ba2ba582a917e1d16e6">BAKDIS_L</a>&#160;&#160;&#160;(0x0008u)    /* Disable backup supply switching. */</td></tr>
<tr class="separator:a9d025b59b0b74ba2ba582a917e1d16e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90416f758a3f009c6216994efd52787f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a90416f758a3f009c6216994efd52787f">CHEN</a>&#160;&#160;&#160;(0x0001u)    /* Charger enable */</td></tr>
<tr class="separator:a90416f758a3f009c6216994efd52787f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f99d7e7f2cfb3bf643a3df99ae2d714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f99d7e7f2cfb3bf643a3df99ae2d714">CHC0</a>&#160;&#160;&#160;(0x0002u)    /* Charger charge current Bit 0 */</td></tr>
<tr class="separator:a1f99d7e7f2cfb3bf643a3df99ae2d714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4df026e8612ba344feb6a59d07c592ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4df026e8612ba344feb6a59d07c592ba">CHC1</a>&#160;&#160;&#160;(0x0004u)    /* Charger charge current Bit 1 */</td></tr>
<tr class="separator:a4df026e8612ba344feb6a59d07c592ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff15b733729aed8b90002ebd754d9028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aff15b733729aed8b90002ebd754d9028">CHV0</a>&#160;&#160;&#160;(0x0010u)    /* Charger end voltage Bit 0 */</td></tr>
<tr class="separator:aff15b733729aed8b90002ebd754d9028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25b68359ce24168f3175477585ce0d37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a25b68359ce24168f3175477585ce0d37">CHV1</a>&#160;&#160;&#160;(0x0020u)    /* Charger end voltage Bit 1 */</td></tr>
<tr class="separator:a25b68359ce24168f3175477585ce0d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67c4ca2cd2c464b8f84fa2b0df71b48a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a67c4ca2cd2c464b8f84fa2b0df71b48a">CHEN_L</a>&#160;&#160;&#160;(0x0001u)    /* Charger enable */</td></tr>
<tr class="separator:a67c4ca2cd2c464b8f84fa2b0df71b48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5039b8f7bb1e3cce715ce77e7dd38fc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5039b8f7bb1e3cce715ce77e7dd38fc9">CHC0_L</a>&#160;&#160;&#160;(0x0002u)    /* Charger charge current Bit 0 */</td></tr>
<tr class="separator:a5039b8f7bb1e3cce715ce77e7dd38fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f1da4bc880a3053958a4274c01db9ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9f1da4bc880a3053958a4274c01db9ce">CHC1_L</a>&#160;&#160;&#160;(0x0004u)    /* Charger charge current Bit 1 */</td></tr>
<tr class="separator:a9f1da4bc880a3053958a4274c01db9ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4ba40e5526660f2a47d3d80e276257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f4ba40e5526660f2a47d3d80e276257">CHV0_L</a>&#160;&#160;&#160;(0x0010u)    /* Charger end voltage Bit 0 */</td></tr>
<tr class="separator:a6f4ba40e5526660f2a47d3d80e276257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad940c012abf35fef9359ef997df836c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad940c012abf35fef9359ef997df836c3">CHV1_L</a>&#160;&#160;&#160;(0x0020u)    /* Charger end voltage Bit 1 */</td></tr>
<tr class="separator:ad940c012abf35fef9359ef997df836c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31bc31b3718c5ea611eb8ca23de9ccc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a31bc31b3718c5ea611eb8ca23de9ccc7">CHPWD</a>&#160;&#160;&#160;(0x6900u)     /* Charger write password. */</td></tr>
<tr class="separator:a31bc31b3718c5ea611eb8ca23de9ccc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa65d81ee94e6630c2f6c56a329e0be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa65d81ee94e6630c2f6c56a329e0be4">OFS_CBCTL0</a>&#160;&#160;&#160;(0x0000u)  /* Comparator B Control Register 0 */</td></tr>
<tr class="separator:aaa65d81ee94e6630c2f6c56a329e0be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4665d35a38cf1a51abbb1666600bf70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4665d35a38cf1a51abbb1666600bf70">OFS_CBCTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa65d81ee94e6630c2f6c56a329e0be4">OFS_CBCTL0</a></td></tr>
<tr class="separator:ab4665d35a38cf1a51abbb1666600bf70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2330bbc01b0c319cd9faf77dc55698d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2330bbc01b0c319cd9faf77dc55698d0">OFS_CBCTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa65d81ee94e6630c2f6c56a329e0be4">OFS_CBCTL0</a>+1</td></tr>
<tr class="separator:a2330bbc01b0c319cd9faf77dc55698d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00f0dbf01c0d07ebd0ff4bf6e656772d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a00f0dbf01c0d07ebd0ff4bf6e656772d">OFS_CBCTL1</a>&#160;&#160;&#160;(0x0002u)  /* Comparator B Control Register 1 */</td></tr>
<tr class="separator:a00f0dbf01c0d07ebd0ff4bf6e656772d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6529497707cdc1e0200e093a7c176c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6529497707cdc1e0200e093a7c176c6b">OFS_CBCTL1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a00f0dbf01c0d07ebd0ff4bf6e656772d">OFS_CBCTL1</a></td></tr>
<tr class="separator:a6529497707cdc1e0200e093a7c176c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e0373389d92f0564eb9ac66b36b676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6e0373389d92f0564eb9ac66b36b676">OFS_CBCTL1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a00f0dbf01c0d07ebd0ff4bf6e656772d">OFS_CBCTL1</a>+1</td></tr>
<tr class="separator:ab6e0373389d92f0564eb9ac66b36b676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54965939795d4c4f96709e9e4d0271de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54965939795d4c4f96709e9e4d0271de">OFS_CBCTL2</a>&#160;&#160;&#160;(0x0004u)  /* Comparator B Control Register 2 */</td></tr>
<tr class="separator:a54965939795d4c4f96709e9e4d0271de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9573bbea6ad5a4b141d4a9fb4d2a8171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9573bbea6ad5a4b141d4a9fb4d2a8171">OFS_CBCTL2_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54965939795d4c4f96709e9e4d0271de">OFS_CBCTL2</a></td></tr>
<tr class="separator:a9573bbea6ad5a4b141d4a9fb4d2a8171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a461af08f997c0212ffdcbf6def1621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8a461af08f997c0212ffdcbf6def1621">OFS_CBCTL2_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54965939795d4c4f96709e9e4d0271de">OFS_CBCTL2</a>+1</td></tr>
<tr class="separator:a8a461af08f997c0212ffdcbf6def1621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab52630ed59637c844def42e1104f9e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab52630ed59637c844def42e1104f9e96">OFS_CBCTL3</a>&#160;&#160;&#160;(0x0006u)  /* Comparator B Control Register 3 */</td></tr>
<tr class="separator:ab52630ed59637c844def42e1104f9e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b15f369a1bdbc0e300414a2b26cf0e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b15f369a1bdbc0e300414a2b26cf0e8">OFS_CBCTL3_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab52630ed59637c844def42e1104f9e96">OFS_CBCTL3</a></td></tr>
<tr class="separator:a0b15f369a1bdbc0e300414a2b26cf0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eab96490e0084ef252472e89a739987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5eab96490e0084ef252472e89a739987">OFS_CBCTL3_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab52630ed59637c844def42e1104f9e96">OFS_CBCTL3</a>+1</td></tr>
<tr class="separator:a5eab96490e0084ef252472e89a739987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acde542646d06b42d28074852b404e31d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acde542646d06b42d28074852b404e31d">OFS_CBINT</a>&#160;&#160;&#160;(0x000Cu)  /* Comparator B Interrupt Register */</td></tr>
<tr class="separator:acde542646d06b42d28074852b404e31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06987ffcba9df34976e5c8fbc5b0301b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a06987ffcba9df34976e5c8fbc5b0301b">OFS_CBINT_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acde542646d06b42d28074852b404e31d">OFS_CBINT</a></td></tr>
<tr class="separator:a06987ffcba9df34976e5c8fbc5b0301b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99c38ea10bc679caa2c1d495b1d4ca4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a99c38ea10bc679caa2c1d495b1d4ca4e">OFS_CBINT_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acde542646d06b42d28074852b404e31d">OFS_CBINT</a>+1</td></tr>
<tr class="separator:a99c38ea10bc679caa2c1d495b1d4ca4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cb716d38292be3957ef2846140d00d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1cb716d38292be3957ef2846140d00d3">OFS_CBIV</a>&#160;&#160;&#160;(0x000Eu)  /* Comparator B Interrupt Vector Word */</td></tr>
<tr class="separator:a1cb716d38292be3957ef2846140d00d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4916eea8319267c1419cc300aaa6b22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa4916eea8319267c1419cc300aaa6b22">CBIPSEL0</a>&#160;&#160;&#160;(0x0001u)  /* Comp. B Pos. Channel Input Select 0 */</td></tr>
<tr class="separator:aa4916eea8319267c1419cc300aaa6b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade34e3f0875ac5556eb6c04148a41c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ade34e3f0875ac5556eb6c04148a41c1e">CBIPSEL1</a>&#160;&#160;&#160;(0x0002u)  /* Comp. B Pos. Channel Input Select 1 */</td></tr>
<tr class="separator:ade34e3f0875ac5556eb6c04148a41c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fa7d26ea66904862e65a70e1a925949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9fa7d26ea66904862e65a70e1a925949">CBIPSEL2</a>&#160;&#160;&#160;(0x0004u)  /* Comp. B Pos. Channel Input Select 2 */</td></tr>
<tr class="separator:a9fa7d26ea66904862e65a70e1a925949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6191681a718b2f5ba6da2f2d33890e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6191681a718b2f5ba6da2f2d33890e3">CBIPSEL3</a>&#160;&#160;&#160;(0x0008u)  /* Comp. B Pos. Channel Input Select 3 */</td></tr>
<tr class="separator:ac6191681a718b2f5ba6da2f2d33890e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a631e2ad29a4fd8fff88bb9bb2318ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a631e2ad29a4fd8fff88bb9bb2318ef">CBIPEN</a>&#160;&#160;&#160;(0x0080u)  /* Comp. B Pos. Channel Input Enable */</td></tr>
<tr class="separator:a1a631e2ad29a4fd8fff88bb9bb2318ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac9d5674e444f536c9d4331cc0e33027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac9d5674e444f536c9d4331cc0e33027">CBIMSEL0</a>&#160;&#160;&#160;(0x0100u)  /* Comp. B Neg. Channel Input Select 0 */</td></tr>
<tr class="separator:aac9d5674e444f536c9d4331cc0e33027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f41a1577bd17205e73857ae82e04975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f41a1577bd17205e73857ae82e04975">CBIMSEL1</a>&#160;&#160;&#160;(0x0200u)  /* Comp. B Neg. Channel Input Select 1 */</td></tr>
<tr class="separator:a4f41a1577bd17205e73857ae82e04975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbb37a25efd64b298f2956fbc5321413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acbb37a25efd64b298f2956fbc5321413">CBIMSEL2</a>&#160;&#160;&#160;(0x0400u)  /* Comp. B Neg. Channel Input Select 2 */</td></tr>
<tr class="separator:acbb37a25efd64b298f2956fbc5321413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc2ea5873bd5374a0b65b48e3ae26511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc2ea5873bd5374a0b65b48e3ae26511">CBIMSEL3</a>&#160;&#160;&#160;(0x0800u)  /* Comp. B Neg. Channel Input Select 3 */</td></tr>
<tr class="separator:acc2ea5873bd5374a0b65b48e3ae26511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b7d3d1a4061399afadb775e78f1ea07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b7d3d1a4061399afadb775e78f1ea07">CBIMEN</a>&#160;&#160;&#160;(0x8000u)  /* Comp. B Neg. Channel Input Enable */</td></tr>
<tr class="separator:a0b7d3d1a4061399afadb775e78f1ea07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24ac350daaf2279a96a2e57ca2ba5aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a24ac350daaf2279a96a2e57ca2ba5aa5">CBIPSEL0_L</a>&#160;&#160;&#160;(0x0001u)  /* Comp. B Pos. Channel Input Select 0 */</td></tr>
<tr class="separator:a24ac350daaf2279a96a2e57ca2ba5aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d8f985dedd92f38e83dcd5edeca6677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6d8f985dedd92f38e83dcd5edeca6677">CBIPSEL1_L</a>&#160;&#160;&#160;(0x0002u)  /* Comp. B Pos. Channel Input Select 1 */</td></tr>
<tr class="separator:a6d8f985dedd92f38e83dcd5edeca6677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc750f6514b0d3a6cc0082301666ca28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc750f6514b0d3a6cc0082301666ca28">CBIPSEL2_L</a>&#160;&#160;&#160;(0x0004u)  /* Comp. B Pos. Channel Input Select 2 */</td></tr>
<tr class="separator:acc750f6514b0d3a6cc0082301666ca28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aeb16bbdbd9b13d7cb52b8e0d756e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2aeb16bbdbd9b13d7cb52b8e0d756e73">CBIPSEL3_L</a>&#160;&#160;&#160;(0x0008u)  /* Comp. B Pos. Channel Input Select 3 */</td></tr>
<tr class="separator:a2aeb16bbdbd9b13d7cb52b8e0d756e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad39fb445e005c02e6e0577edf6d8c8a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad39fb445e005c02e6e0577edf6d8c8a4">CBIPEN_L</a>&#160;&#160;&#160;(0x0080u)  /* Comp. B Pos. Channel Input Enable */</td></tr>
<tr class="separator:ad39fb445e005c02e6e0577edf6d8c8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff71d51bbdf56ec5974d5c171c3b3b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aff71d51bbdf56ec5974d5c171c3b3b78">CBIMSEL0_H</a>&#160;&#160;&#160;(0x0001u)  /* Comp. B Neg. Channel Input Select 0 */</td></tr>
<tr class="separator:aff71d51bbdf56ec5974d5c171c3b3b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d154ea890aabc4f41a99641b524316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a53d154ea890aabc4f41a99641b524316">CBIMSEL1_H</a>&#160;&#160;&#160;(0x0002u)  /* Comp. B Neg. Channel Input Select 1 */</td></tr>
<tr class="separator:a53d154ea890aabc4f41a99641b524316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6656b340a18ca575618b8dd7752ce7ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6656b340a18ca575618b8dd7752ce7ef">CBIMSEL2_H</a>&#160;&#160;&#160;(0x0004u)  /* Comp. B Neg. Channel Input Select 2 */</td></tr>
<tr class="separator:a6656b340a18ca575618b8dd7752ce7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1791fff4e30518e205b5c6e7a6fc05a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1791fff4e30518e205b5c6e7a6fc05a0">CBIMSEL3_H</a>&#160;&#160;&#160;(0x0008u)  /* Comp. B Neg. Channel Input Select 3 */</td></tr>
<tr class="separator:a1791fff4e30518e205b5c6e7a6fc05a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a374061c0ccb67de34430f2f0b05baa13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a374061c0ccb67de34430f2f0b05baa13">CBIMEN_H</a>&#160;&#160;&#160;(0x0080u)  /* Comp. B Neg. Channel Input Enable */</td></tr>
<tr class="separator:a374061c0ccb67de34430f2f0b05baa13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae15d9d5e7a92a87628834232f0b05223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae15d9d5e7a92a87628834232f0b05223">CBIPSEL_0</a>&#160;&#160;&#160;(0x0000u)  /* Comp. B V+ terminal Input Select: Channel 0 */</td></tr>
<tr class="separator:ae15d9d5e7a92a87628834232f0b05223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a247511313c43cf32bcef4841312a6db3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a247511313c43cf32bcef4841312a6db3">CBIPSEL_1</a>&#160;&#160;&#160;(0x0001u)  /* Comp. B V+ terminal Input Select: Channel 1 */</td></tr>
<tr class="separator:a247511313c43cf32bcef4841312a6db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d857141fa3a1287f80c6055024e20ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0d857141fa3a1287f80c6055024e20ce">CBIPSEL_2</a>&#160;&#160;&#160;(0x0002u)  /* Comp. B V+ terminal Input Select: Channel 2 */</td></tr>
<tr class="separator:a0d857141fa3a1287f80c6055024e20ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fc36c5a21a816890bc26b7da1b965ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8fc36c5a21a816890bc26b7da1b965ef">CBIPSEL_3</a>&#160;&#160;&#160;(0x0003u)  /* Comp. B V+ terminal Input Select: Channel 3 */</td></tr>
<tr class="separator:a8fc36c5a21a816890bc26b7da1b965ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d1c74eb1afe5ee328acaf38eabfa480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8d1c74eb1afe5ee328acaf38eabfa480">CBIPSEL_4</a>&#160;&#160;&#160;(0x0004u)  /* Comp. B V+ terminal Input Select: Channel 4 */</td></tr>
<tr class="separator:a8d1c74eb1afe5ee328acaf38eabfa480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a9f5caa15c9cbc7d3d664f75ffa4193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4a9f5caa15c9cbc7d3d664f75ffa4193">CBIPSEL_5</a>&#160;&#160;&#160;(0x0005u)  /* Comp. B V+ terminal Input Select: Channel 5 */</td></tr>
<tr class="separator:a4a9f5caa15c9cbc7d3d664f75ffa4193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa99ed1b0e140ee289247ea5eb737665d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa99ed1b0e140ee289247ea5eb737665d">CBIPSEL_6</a>&#160;&#160;&#160;(0x0006u)  /* Comp. B V+ terminal Input Select: Channel 6 */</td></tr>
<tr class="separator:aa99ed1b0e140ee289247ea5eb737665d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca1a7ac8b2f29014b8fc8324327a7be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ca1a7ac8b2f29014b8fc8324327a7be">CBIPSEL_7</a>&#160;&#160;&#160;(0x0007u)  /* Comp. B V+ terminal Input Select: Channel 7 */</td></tr>
<tr class="separator:a6ca1a7ac8b2f29014b8fc8324327a7be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefb2242f821f02484bc0c673fc0b34e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aefb2242f821f02484bc0c673fc0b34e7">CBIPSEL_8</a>&#160;&#160;&#160;(0x0008u)  /* Comp. B V+ terminal Input Select: Channel 8 */</td></tr>
<tr class="separator:aefb2242f821f02484bc0c673fc0b34e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10a5e8809ceef9455cd7023ed456220b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a10a5e8809ceef9455cd7023ed456220b">CBIPSEL_9</a>&#160;&#160;&#160;(0x0009u)  /* Comp. B V+ terminal Input Select: Channel 9 */</td></tr>
<tr class="separator:a10a5e8809ceef9455cd7023ed456220b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a5a3ac70ae09841bdc0102122b04269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6a5a3ac70ae09841bdc0102122b04269">CBIPSEL_10</a>&#160;&#160;&#160;(0x000Au)  /* Comp. B V+ terminal Input Select: Channel 10 */</td></tr>
<tr class="separator:a6a5a3ac70ae09841bdc0102122b04269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaffed96100f46cfaa2d00254c1fa8393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaffed96100f46cfaa2d00254c1fa8393">CBIPSEL_11</a>&#160;&#160;&#160;(0x000Bu)  /* Comp. B V+ terminal Input Select: Channel 11 */</td></tr>
<tr class="separator:aaffed96100f46cfaa2d00254c1fa8393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca0240757655aa1e7f74d1a31e5e612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0ca0240757655aa1e7f74d1a31e5e612">CBIPSEL_12</a>&#160;&#160;&#160;(0x000Cu)  /* Comp. B V+ terminal Input Select: Channel 12 */</td></tr>
<tr class="separator:a0ca0240757655aa1e7f74d1a31e5e612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f8a41fd4fc9a0af46442cc6294048f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0f8a41fd4fc9a0af46442cc6294048f1">CBIPSEL_13</a>&#160;&#160;&#160;(0x000Du)  /* Comp. B V+ terminal Input Select: Channel 13 */</td></tr>
<tr class="separator:a0f8a41fd4fc9a0af46442cc6294048f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a445b22ff3fb793c4fa6464a6b3f238fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a445b22ff3fb793c4fa6464a6b3f238fa">CBIPSEL_14</a>&#160;&#160;&#160;(0x000Eu)  /* Comp. B V+ terminal Input Select: Channel 14 */</td></tr>
<tr class="separator:a445b22ff3fb793c4fa6464a6b3f238fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d226ebb919d5614a83af4a6b160d0b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0d226ebb919d5614a83af4a6b160d0b5">CBIPSEL_15</a>&#160;&#160;&#160;(0x000Fu)  /* Comp. B V+ terminal Input Select: Channel 15 */</td></tr>
<tr class="separator:a0d226ebb919d5614a83af4a6b160d0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2e7fdca3c230401851798a2afe3d012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2e7fdca3c230401851798a2afe3d012">CBIMSEL_0</a>&#160;&#160;&#160;(0x0000u)  /* Comp. B V- Terminal Input Select: Channel 0 */</td></tr>
<tr class="separator:ad2e7fdca3c230401851798a2afe3d012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace48199274c703239a625da231f1345f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace48199274c703239a625da231f1345f">CBIMSEL_1</a>&#160;&#160;&#160;(0x0100u)  /* Comp. B V- Terminal Input Select: Channel 1 */</td></tr>
<tr class="separator:ace48199274c703239a625da231f1345f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a03ccbeb729a8f51ee3d83ba05a6f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a03ccbeb729a8f51ee3d83ba05a6f31">CBIMSEL_2</a>&#160;&#160;&#160;(0x0200u)  /* Comp. B V- Terminal Input Select: Channel 2 */</td></tr>
<tr class="separator:a5a03ccbeb729a8f51ee3d83ba05a6f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273d6b221db95f8e4330a99f6021e40f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a273d6b221db95f8e4330a99f6021e40f">CBIMSEL_3</a>&#160;&#160;&#160;(0x0300u)  /* Comp. B V- Terminal Input Select: Channel 3 */</td></tr>
<tr class="separator:a273d6b221db95f8e4330a99f6021e40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa47f6df340bf67c64e7cb7b81c4bcccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa47f6df340bf67c64e7cb7b81c4bcccb">CBIMSEL_4</a>&#160;&#160;&#160;(0x0400u)  /* Comp. B V- Terminal Input Select: Channel 4 */</td></tr>
<tr class="separator:aa47f6df340bf67c64e7cb7b81c4bcccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584b9787e3c3f5812fe3f952f08a94db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a584b9787e3c3f5812fe3f952f08a94db">CBIMSEL_5</a>&#160;&#160;&#160;(0x0500u)  /* Comp. B V- Terminal Input Select: Channel 5 */</td></tr>
<tr class="separator:a584b9787e3c3f5812fe3f952f08a94db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5dfd089687e456ea3a4712c00863991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac5dfd089687e456ea3a4712c00863991">CBIMSEL_6</a>&#160;&#160;&#160;(0x0600u)  /* Comp. B V- Terminal Input Select: Channel 6 */</td></tr>
<tr class="separator:ac5dfd089687e456ea3a4712c00863991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accd7bd8362bfa2dd511f2a77f37b52ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#accd7bd8362bfa2dd511f2a77f37b52ed">CBIMSEL_7</a>&#160;&#160;&#160;(0x0700u)  /* Comp. B V- Terminal Input Select: Channel 7 */</td></tr>
<tr class="separator:accd7bd8362bfa2dd511f2a77f37b52ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0db1ae9d1bcbe578a855a44e0062123d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0db1ae9d1bcbe578a855a44e0062123d">CBIMSEL_8</a>&#160;&#160;&#160;(0x0800u)  /* Comp. B V- terminal Input Select: Channel 8 */</td></tr>
<tr class="separator:a0db1ae9d1bcbe578a855a44e0062123d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab354aa8f909c97542d02c61e7914e9c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab354aa8f909c97542d02c61e7914e9c9">CBIMSEL_9</a>&#160;&#160;&#160;(0x0900u)  /* Comp. B V- terminal Input Select: Channel 9 */</td></tr>
<tr class="separator:ab354aa8f909c97542d02c61e7914e9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e00e05f71fff71e3432f8e4f3665b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e00e05f71fff71e3432f8e4f3665b13">CBIMSEL_10</a>&#160;&#160;&#160;(0x0A00u)  /* Comp. B V- terminal Input Select: Channel 10 */</td></tr>
<tr class="separator:a7e00e05f71fff71e3432f8e4f3665b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe5df8d5ea53907d5164bfef40b04a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aefe5df8d5ea53907d5164bfef40b04a6">CBIMSEL_11</a>&#160;&#160;&#160;(0x0B00u)  /* Comp. B V- terminal Input Select: Channel 11 */</td></tr>
<tr class="separator:aefe5df8d5ea53907d5164bfef40b04a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3111fb71d6a10785902584f7980b3827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3111fb71d6a10785902584f7980b3827">CBIMSEL_12</a>&#160;&#160;&#160;(0x0C00u)  /* Comp. B V- terminal Input Select: Channel 12 */</td></tr>
<tr class="separator:a3111fb71d6a10785902584f7980b3827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb485b2e35bbfa565c2231fdc8d47f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adbb485b2e35bbfa565c2231fdc8d47f5">CBIMSEL_13</a>&#160;&#160;&#160;(0x0D00u)  /* Comp. B V- terminal Input Select: Channel 13 */</td></tr>
<tr class="separator:adbb485b2e35bbfa565c2231fdc8d47f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8373696ab66406ecaf35bfc6ad594da5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8373696ab66406ecaf35bfc6ad594da5">CBIMSEL_14</a>&#160;&#160;&#160;(0x0E00u)  /* Comp. B V- terminal Input Select: Channel 14 */</td></tr>
<tr class="separator:a8373696ab66406ecaf35bfc6ad594da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb6a4114c5d0a23399da403ebbc468b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfb6a4114c5d0a23399da403ebbc468b">CBIMSEL_15</a>&#160;&#160;&#160;(0x0F00u)  /* Comp. B V- terminal Input Select: Channel 15 */</td></tr>
<tr class="separator:acfb6a4114c5d0a23399da403ebbc468b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fcaac38a710812bd471ee2ddd1596f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3fcaac38a710812bd471ee2ddd1596f0">CBOUT</a>&#160;&#160;&#160;(0x0001u)  /* Comp. B Output */</td></tr>
<tr class="separator:a3fcaac38a710812bd471ee2ddd1596f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3deb10d6efc3367d4070660643c50c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3deb10d6efc3367d4070660643c50c71">CBOUTPOL</a>&#160;&#160;&#160;(0x0002u)  /* Comp. B Output Polarity */</td></tr>
<tr class="separator:a3deb10d6efc3367d4070660643c50c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10796efff6839635e5d9e49a625d16e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a10796efff6839635e5d9e49a625d16e9">CBF</a>&#160;&#160;&#160;(0x0004u)  /* Comp. B Enable Output Filter */</td></tr>
<tr class="separator:a10796efff6839635e5d9e49a625d16e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4e800ec2245d093609738abc777a2d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4e800ec2245d093609738abc777a2d2">CBIES</a>&#160;&#160;&#160;(0x0008u)  /* Comp. B Interrupt Edge Select */</td></tr>
<tr class="separator:ad4e800ec2245d093609738abc777a2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabe233e69a9527504f081b2e95820085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabe233e69a9527504f081b2e95820085">CBSHORT</a>&#160;&#160;&#160;(0x0010u)  /* Comp. B Input Short */</td></tr>
<tr class="separator:aabe233e69a9527504f081b2e95820085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77c44acb8a76de44b4df8155349d3393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a77c44acb8a76de44b4df8155349d3393">CBEX</a>&#160;&#160;&#160;(0x0020u)  /* Comp. B Exchange Inputs */</td></tr>
<tr class="separator:a77c44acb8a76de44b4df8155349d3393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9853b33dbe603de01cd1b7c0bf2dcc1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9853b33dbe603de01cd1b7c0bf2dcc1f">CBFDLY0</a>&#160;&#160;&#160;(0x0040u)  /* Comp. B Filter delay Bit 0 */</td></tr>
<tr class="separator:a9853b33dbe603de01cd1b7c0bf2dcc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae86e232a7b680203a50d457e43460e14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae86e232a7b680203a50d457e43460e14">CBFDLY1</a>&#160;&#160;&#160;(0x0080u)  /* Comp. B Filter delay Bit 1 */</td></tr>
<tr class="separator:ae86e232a7b680203a50d457e43460e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aa2e8fae551892d2bbb65fdf03d7cc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0aa2e8fae551892d2bbb65fdf03d7cc1">CBPWRMD0</a>&#160;&#160;&#160;(0x0100u)  /* Comp. B Power Mode Bit 0 */</td></tr>
<tr class="separator:a0aa2e8fae551892d2bbb65fdf03d7cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a707dce950b3babc3ecbe87836e94f94c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a707dce950b3babc3ecbe87836e94f94c">CBPWRMD1</a>&#160;&#160;&#160;(0x0200u)  /* Comp. B Power Mode Bit 1 */</td></tr>
<tr class="separator:a707dce950b3babc3ecbe87836e94f94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8d135e9b92fde109e3fbd5dce249883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af8d135e9b92fde109e3fbd5dce249883">CBON</a>&#160;&#160;&#160;(0x0400u)  /* Comp. B enable */</td></tr>
<tr class="separator:af8d135e9b92fde109e3fbd5dce249883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b0aae2930bd7606a90753a8c999e1df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b0aae2930bd7606a90753a8c999e1df">CBMRVL</a>&#160;&#160;&#160;(0x0800u)  /* Comp. B CBMRV Level */</td></tr>
<tr class="separator:a0b0aae2930bd7606a90753a8c999e1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad287cb9f30b4e49ac5d84598502f39f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad287cb9f30b4e49ac5d84598502f39f1">CBMRVS</a>&#160;&#160;&#160;(0x1000u)  /* Comp. B Output selects between VREF0 or VREF1*/</td></tr>
<tr class="separator:ad287cb9f30b4e49ac5d84598502f39f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e81c9e4dc20e94de972e7c884457e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22e81c9e4dc20e94de972e7c884457e7">CBOUT_L</a>&#160;&#160;&#160;(0x0001u)  /* Comp. B Output */</td></tr>
<tr class="separator:a22e81c9e4dc20e94de972e7c884457e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adde8470c9f87cf80cffd2cd5f3c64611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adde8470c9f87cf80cffd2cd5f3c64611">CBOUTPOL_L</a>&#160;&#160;&#160;(0x0002u)  /* Comp. B Output Polarity */</td></tr>
<tr class="separator:adde8470c9f87cf80cffd2cd5f3c64611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3f1d688aa37e19a44d2fca6e03905c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad3f1d688aa37e19a44d2fca6e03905c4">CBF_L</a>&#160;&#160;&#160;(0x0004u)  /* Comp. B Enable Output Filter */</td></tr>
<tr class="separator:ad3f1d688aa37e19a44d2fca6e03905c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f3e5f10a23e24a0ea3815916c106d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9f3e5f10a23e24a0ea3815916c106d32">CBIES_L</a>&#160;&#160;&#160;(0x0008u)  /* Comp. B Interrupt Edge Select */</td></tr>
<tr class="separator:a9f3e5f10a23e24a0ea3815916c106d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2d81eb5f52bbbe876d5c5e3013fc7e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2d81eb5f52bbbe876d5c5e3013fc7e8">CBSHORT_L</a>&#160;&#160;&#160;(0x0010u)  /* Comp. B Input Short */</td></tr>
<tr class="separator:ac2d81eb5f52bbbe876d5c5e3013fc7e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accbaf7bedbb1334131d933e35d15ab90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#accbaf7bedbb1334131d933e35d15ab90">CBEX_L</a>&#160;&#160;&#160;(0x0020u)  /* Comp. B Exchange Inputs */</td></tr>
<tr class="separator:accbaf7bedbb1334131d933e35d15ab90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d4ded49dc3471a2766f101c593bec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab1d4ded49dc3471a2766f101c593bec8">CBFDLY0_L</a>&#160;&#160;&#160;(0x0040u)  /* Comp. B Filter delay Bit 0 */</td></tr>
<tr class="separator:ab1d4ded49dc3471a2766f101c593bec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6846cfb0438d587707be03a9ff92e35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6846cfb0438d587707be03a9ff92e35">CBFDLY1_L</a>&#160;&#160;&#160;(0x0080u)  /* Comp. B Filter delay Bit 1 */</td></tr>
<tr class="separator:ac6846cfb0438d587707be03a9ff92e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fefaef197eb48e38d0629ecd044f2e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0fefaef197eb48e38d0629ecd044f2e7">CBPWRMD0_H</a>&#160;&#160;&#160;(0x0001u)  /* Comp. B Power Mode Bit 0 */</td></tr>
<tr class="separator:a0fefaef197eb48e38d0629ecd044f2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a293f328fd4a4e32c88490f5975ad126a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a293f328fd4a4e32c88490f5975ad126a">CBPWRMD1_H</a>&#160;&#160;&#160;(0x0002u)  /* Comp. B Power Mode Bit 1 */</td></tr>
<tr class="separator:a293f328fd4a4e32c88490f5975ad126a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af16c3a982770eccb55759fed486acc44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af16c3a982770eccb55759fed486acc44">CBON_H</a>&#160;&#160;&#160;(0x0004u)  /* Comp. B enable */</td></tr>
<tr class="separator:af16c3a982770eccb55759fed486acc44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29e33d4c7d995ac61a9c590eb99cf69f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29e33d4c7d995ac61a9c590eb99cf69f">CBMRVL_H</a>&#160;&#160;&#160;(0x0008u)  /* Comp. B CBMRV Level */</td></tr>
<tr class="separator:a29e33d4c7d995ac61a9c590eb99cf69f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0b04cbd2b620cdbeb3b3bb335c9dbc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0b04cbd2b620cdbeb3b3bb335c9dbc9">CBMRVS_H</a>&#160;&#160;&#160;(0x0010u)  /* Comp. B Output selects between VREF0 or VREF1*/</td></tr>
<tr class="separator:ac0b04cbd2b620cdbeb3b3bb335c9dbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f75fabb1fa3d353c84445436e5d47cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f75fabb1fa3d353c84445436e5d47cc">CBFDLY_0</a>&#160;&#160;&#160;(0x0000u)  /* Comp. B Filter delay 0 : 450ns */</td></tr>
<tr class="separator:a6f75fabb1fa3d353c84445436e5d47cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf9d91d314b898cd567608361b62dbf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abf9d91d314b898cd567608361b62dbf3">CBFDLY_1</a>&#160;&#160;&#160;(0x0040u)  /* Comp. B Filter delay 1 : 900ns */</td></tr>
<tr class="separator:abf9d91d314b898cd567608361b62dbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab77711a0793669ac90dd219d11735b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab77711a0793669ac90dd219d11735b7e">CBFDLY_2</a>&#160;&#160;&#160;(0x0080u)  /* Comp. B Filter delay 2 : 1800ns */</td></tr>
<tr class="separator:ab77711a0793669ac90dd219d11735b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bcd1c28c47365ddeba4b721dd1386f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4bcd1c28c47365ddeba4b721dd1386f5">CBFDLY_3</a>&#160;&#160;&#160;(0x00C0u)  /* Comp. B Filter delay 3 : 3600ns */</td></tr>
<tr class="separator:a4bcd1c28c47365ddeba4b721dd1386f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56087b63f9c00a8590e67bb5d1e9dcfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a56087b63f9c00a8590e67bb5d1e9dcfd">CBPWRMD_0</a>&#160;&#160;&#160;(0x0000u)  /* Comp. B Power Mode 0 : High speed */</td></tr>
<tr class="separator:a56087b63f9c00a8590e67bb5d1e9dcfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a880edab8bf725031d995a11e2cc90c2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a880edab8bf725031d995a11e2cc90c2a">CBPWRMD_1</a>&#160;&#160;&#160;(0x0100u)  /* Comp. B Power Mode 1 : Normal */</td></tr>
<tr class="separator:a880edab8bf725031d995a11e2cc90c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0393c2d8efa50536fb68838f5f65943c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0393c2d8efa50536fb68838f5f65943c">CBPWRMD_2</a>&#160;&#160;&#160;(0x0200u)  /* Comp. B Power Mode 2 : Ultra-Low*/</td></tr>
<tr class="separator:a0393c2d8efa50536fb68838f5f65943c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fa22139027caa897f31fff2a8e85d08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6fa22139027caa897f31fff2a8e85d08">CBPWRMD_3</a>&#160;&#160;&#160;(0x0300u)  /* Comp. B Power Mode 3 : Reserved */</td></tr>
<tr class="separator:a6fa22139027caa897f31fff2a8e85d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d648b501a88948bed8fb0ba8a24771f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7d648b501a88948bed8fb0ba8a24771f">CBREF00</a>&#160;&#160;&#160;(0x0001u)  /* Comp. B Reference 0 Resistor Select Bit : 0 */</td></tr>
<tr class="separator:a7d648b501a88948bed8fb0ba8a24771f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36adfbbc4607aaef12f43cdfbd12f14a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a36adfbbc4607aaef12f43cdfbd12f14a">CBREF01</a>&#160;&#160;&#160;(0x0002u)  /* Comp. B Reference 0 Resistor Select Bit : 1 */</td></tr>
<tr class="separator:a36adfbbc4607aaef12f43cdfbd12f14a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6efb6c19f0ecb561ee6c2e1e9f51583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6efb6c19f0ecb561ee6c2e1e9f51583">CBREF02</a>&#160;&#160;&#160;(0x0004u)  /* Comp. B Reference 0 Resistor Select Bit : 2 */</td></tr>
<tr class="separator:ab6efb6c19f0ecb561ee6c2e1e9f51583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a594e3b0e76093f0c99627361049c36b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a594e3b0e76093f0c99627361049c36b9">CBREF03</a>&#160;&#160;&#160;(0x0008u)  /* Comp. B Reference 0 Resistor Select Bit : 3 */</td></tr>
<tr class="separator:a594e3b0e76093f0c99627361049c36b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b4308702ab904c9b8f77a7a1cd19ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8b4308702ab904c9b8f77a7a1cd19ff0">CBREF04</a>&#160;&#160;&#160;(0x0010u)  /* Comp. B Reference 0 Resistor Select Bit : 4 */</td></tr>
<tr class="separator:a8b4308702ab904c9b8f77a7a1cd19ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06bbdc6bcf43f83cc18465d2be7289ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a06bbdc6bcf43f83cc18465d2be7289ee">CBRSEL</a>&#160;&#160;&#160;(0x0020u)  /* Comp. B Reference select */</td></tr>
<tr class="separator:a06bbdc6bcf43f83cc18465d2be7289ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9be3babd2adaa4a1e9e066fe686bb499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9be3babd2adaa4a1e9e066fe686bb499">CBRS0</a>&#160;&#160;&#160;(0x0040u)  /* Comp. B Reference Source Bit : 0 */</td></tr>
<tr class="separator:a9be3babd2adaa4a1e9e066fe686bb499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3655e1a70865a9a3e2d2a440867ef068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3655e1a70865a9a3e2d2a440867ef068">CBRS1</a>&#160;&#160;&#160;(0x0080u)  /* Comp. B Reference Source Bit : 1 */</td></tr>
<tr class="separator:a3655e1a70865a9a3e2d2a440867ef068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affd8d835f0ee1615522e93941bf6c11d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#affd8d835f0ee1615522e93941bf6c11d">CBREF10</a>&#160;&#160;&#160;(0x0100u)  /* Comp. B Reference 1 Resistor Select Bit : 0 */</td></tr>
<tr class="separator:affd8d835f0ee1615522e93941bf6c11d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4688872052dd5cb93878add69a4f067c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4688872052dd5cb93878add69a4f067c">CBREF11</a>&#160;&#160;&#160;(0x0200u)  /* Comp. B Reference 1 Resistor Select Bit : 1 */</td></tr>
<tr class="separator:a4688872052dd5cb93878add69a4f067c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42000bf7fd896c79b31f61dfb8c278c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a42000bf7fd896c79b31f61dfb8c278c7">CBREF12</a>&#160;&#160;&#160;(0x0400u)  /* Comp. B Reference 1 Resistor Select Bit : 2 */</td></tr>
<tr class="separator:a42000bf7fd896c79b31f61dfb8c278c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f1d0dc86a02a70970b0bb75656065e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a66f1d0dc86a02a70970b0bb75656065e">CBREF13</a>&#160;&#160;&#160;(0x0800u)  /* Comp. B Reference 1 Resistor Select Bit : 3 */</td></tr>
<tr class="separator:a66f1d0dc86a02a70970b0bb75656065e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c4543b13bdf57734f61b0aab7054ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9c4543b13bdf57734f61b0aab7054ad7">CBREF14</a>&#160;&#160;&#160;(0x1000u)  /* Comp. B Reference 1 Resistor Select Bit : 4 */</td></tr>
<tr class="separator:a9c4543b13bdf57734f61b0aab7054ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65501b4c1fb40d0004b3595251b14d14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a65501b4c1fb40d0004b3595251b14d14">CBREFL0</a>&#160;&#160;&#160;(0x2000u)  /* Comp. B Reference voltage level Bit : 0 */</td></tr>
<tr class="separator:a65501b4c1fb40d0004b3595251b14d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bc31c66bea4cb14c3a837805eecda49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4bc31c66bea4cb14c3a837805eecda49">CBREFL1</a>&#160;&#160;&#160;(0x4000u)  /* Comp. B Reference voltage level Bit : 1 */</td></tr>
<tr class="separator:a4bc31c66bea4cb14c3a837805eecda49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dcd94bf857f453aa1e0dcaed5a42c8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4dcd94bf857f453aa1e0dcaed5a42c8f">CBREFACC</a>&#160;&#160;&#160;(0x8000u)  /* Comp. B Reference Accuracy */</td></tr>
<tr class="separator:a4dcd94bf857f453aa1e0dcaed5a42c8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafbfe63bb96435229fb377bbe5465343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafbfe63bb96435229fb377bbe5465343">CBREF00_L</a>&#160;&#160;&#160;(0x0001u)  /* Comp. B Reference 0 Resistor Select Bit : 0 */</td></tr>
<tr class="separator:aafbfe63bb96435229fb377bbe5465343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae24c6362a3484525a9d2f9c3373e4e8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae24c6362a3484525a9d2f9c3373e4e8a">CBREF01_L</a>&#160;&#160;&#160;(0x0002u)  /* Comp. B Reference 0 Resistor Select Bit : 1 */</td></tr>
<tr class="separator:ae24c6362a3484525a9d2f9c3373e4e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2d330c3604cf0f846d0d2694107d75b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae2d330c3604cf0f846d0d2694107d75b">CBREF02_L</a>&#160;&#160;&#160;(0x0004u)  /* Comp. B Reference 0 Resistor Select Bit : 2 */</td></tr>
<tr class="separator:ae2d330c3604cf0f846d0d2694107d75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72de1dc9feb5447b9208099ab5155dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a72de1dc9feb5447b9208099ab5155dbf">CBREF03_L</a>&#160;&#160;&#160;(0x0008u)  /* Comp. B Reference 0 Resistor Select Bit : 3 */</td></tr>
<tr class="separator:a72de1dc9feb5447b9208099ab5155dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53ae61744027a1ffea5dbb01ffcdfc79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a53ae61744027a1ffea5dbb01ffcdfc79">CBREF04_L</a>&#160;&#160;&#160;(0x0010u)  /* Comp. B Reference 0 Resistor Select Bit : 4 */</td></tr>
<tr class="separator:a53ae61744027a1ffea5dbb01ffcdfc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adac384766ce6dfd0316019036f2967e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adac384766ce6dfd0316019036f2967e1">CBRSEL_L</a>&#160;&#160;&#160;(0x0020u)  /* Comp. B Reference select */</td></tr>
<tr class="separator:adac384766ce6dfd0316019036f2967e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf381c85455900558b74891324dfbc51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abf381c85455900558b74891324dfbc51">CBRS0_L</a>&#160;&#160;&#160;(0x0040u)  /* Comp. B Reference Source Bit : 0 */</td></tr>
<tr class="separator:abf381c85455900558b74891324dfbc51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3476bd0e64848594b617a659493ecbb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3476bd0e64848594b617a659493ecbb3">CBRS1_L</a>&#160;&#160;&#160;(0x0080u)  /* Comp. B Reference Source Bit : 1 */</td></tr>
<tr class="separator:a3476bd0e64848594b617a659493ecbb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff869d63b2a5395c88ed3832db33434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7ff869d63b2a5395c88ed3832db33434">CBREF10_H</a>&#160;&#160;&#160;(0x0001u)  /* Comp. B Reference 1 Resistor Select Bit : 0 */</td></tr>
<tr class="separator:a7ff869d63b2a5395c88ed3832db33434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4b9fc8f62fc74a336606d71674d6de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac4b9fc8f62fc74a336606d71674d6de8">CBREF11_H</a>&#160;&#160;&#160;(0x0002u)  /* Comp. B Reference 1 Resistor Select Bit : 1 */</td></tr>
<tr class="separator:ac4b9fc8f62fc74a336606d71674d6de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3737fd0ad648ee252d2b2bd8ec816925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3737fd0ad648ee252d2b2bd8ec816925">CBREF12_H</a>&#160;&#160;&#160;(0x0004u)  /* Comp. B Reference 1 Resistor Select Bit : 2 */</td></tr>
<tr class="separator:a3737fd0ad648ee252d2b2bd8ec816925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f2c28fb0ad9d843db96111a9abe17da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0f2c28fb0ad9d843db96111a9abe17da">CBREF13_H</a>&#160;&#160;&#160;(0x0008u)  /* Comp. B Reference 1 Resistor Select Bit : 3 */</td></tr>
<tr class="separator:a0f2c28fb0ad9d843db96111a9abe17da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a8c7e2b1072c5c99540b3175dc33796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8a8c7e2b1072c5c99540b3175dc33796">CBREF14_H</a>&#160;&#160;&#160;(0x0010u)  /* Comp. B Reference 1 Resistor Select Bit : 4 */</td></tr>
<tr class="separator:a8a8c7e2b1072c5c99540b3175dc33796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d74fa63d9c13993425f514eddbbceb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0d74fa63d9c13993425f514eddbbceb8">CBREFL0_H</a>&#160;&#160;&#160;(0x0020u)  /* Comp. B Reference voltage level Bit : 0 */</td></tr>
<tr class="separator:a0d74fa63d9c13993425f514eddbbceb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1ae444c7631ed9554afbec3a006851e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab1ae444c7631ed9554afbec3a006851e">CBREFL1_H</a>&#160;&#160;&#160;(0x0040u)  /* Comp. B Reference voltage level Bit : 1 */</td></tr>
<tr class="separator:ab1ae444c7631ed9554afbec3a006851e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4736a1e09efefca93f4a284e31c3b1e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4736a1e09efefca93f4a284e31c3b1e6">CBREFACC_H</a>&#160;&#160;&#160;(0x0080u)  /* Comp. B Reference Accuracy */</td></tr>
<tr class="separator:a4736a1e09efefca93f4a284e31c3b1e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad36a983245ac3404757b80cb82ca6ea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad36a983245ac3404757b80cb82ca6ea0">CBREF0_0</a>&#160;&#160;&#160;(0x0000u)  /* Comp. B Int. Ref.0 Select 0 : 1/32 */</td></tr>
<tr class="separator:ad36a983245ac3404757b80cb82ca6ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa48bb5357e334e545223bec8a4edae87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa48bb5357e334e545223bec8a4edae87">CBREF0_1</a>&#160;&#160;&#160;(0x0001u)  /* Comp. B Int. Ref.0 Select 1 : 2/32 */</td></tr>
<tr class="separator:aa48bb5357e334e545223bec8a4edae87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2061b6543326fbdf19af627c5eacc3d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2061b6543326fbdf19af627c5eacc3d8">CBREF0_2</a>&#160;&#160;&#160;(0x0002u)  /* Comp. B Int. Ref.0 Select 2 : 3/32 */</td></tr>
<tr class="separator:a2061b6543326fbdf19af627c5eacc3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bb04c6368c8fbb58790dad19a277843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9bb04c6368c8fbb58790dad19a277843">CBREF0_3</a>&#160;&#160;&#160;(0x0003u)  /* Comp. B Int. Ref.0 Select 3 : 4/32 */</td></tr>
<tr class="separator:a9bb04c6368c8fbb58790dad19a277843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d3c473b1fcb26b69d7dc9d2f81d0ba2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3d3c473b1fcb26b69d7dc9d2f81d0ba2">CBREF0_4</a>&#160;&#160;&#160;(0x0004u)  /* Comp. B Int. Ref.0 Select 4 : 5/32 */</td></tr>
<tr class="separator:a3d3c473b1fcb26b69d7dc9d2f81d0ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1264255db0633bfc8fd66a0068af54b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1264255db0633bfc8fd66a0068af54b6">CBREF0_5</a>&#160;&#160;&#160;(0x0005u)  /* Comp. B Int. Ref.0 Select 5 : 6/32 */</td></tr>
<tr class="separator:a1264255db0633bfc8fd66a0068af54b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f1558c29ebfd12b8b184ea3448d0fb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f1558c29ebfd12b8b184ea3448d0fb8">CBREF0_6</a>&#160;&#160;&#160;(0x0006u)  /* Comp. B Int. Ref.0 Select 6 : 7/32 */</td></tr>
<tr class="separator:a3f1558c29ebfd12b8b184ea3448d0fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf2a064f84bbc584296a093acc16ecae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abf2a064f84bbc584296a093acc16ecae">CBREF0_7</a>&#160;&#160;&#160;(0x0007u)  /* Comp. B Int. Ref.0 Select 7 : 8/32 */</td></tr>
<tr class="separator:abf2a064f84bbc584296a093acc16ecae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bbc48d2ac24cab890d9a5ab43653db3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6bbc48d2ac24cab890d9a5ab43653db3">CBREF0_8</a>&#160;&#160;&#160;(0x0008u)  /* Comp. B Int. Ref.0 Select 0 : 9/32 */</td></tr>
<tr class="separator:a6bbc48d2ac24cab890d9a5ab43653db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad223b48f8542d235282dffd5794bab4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad223b48f8542d235282dffd5794bab4d">CBREF0_9</a>&#160;&#160;&#160;(0x0009u)  /* Comp. B Int. Ref.0 Select 1 : 10/32 */</td></tr>
<tr class="separator:ad223b48f8542d235282dffd5794bab4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fb30e3bd8a63fa887d121172cdde91c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7fb30e3bd8a63fa887d121172cdde91c">CBREF0_10</a>&#160;&#160;&#160;(0x000Au)  /* Comp. B Int. Ref.0 Select 2 : 11/32 */</td></tr>
<tr class="separator:a7fb30e3bd8a63fa887d121172cdde91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b0a339eff43fa92aa3548e25f142e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2b0a339eff43fa92aa3548e25f142e2">CBREF0_11</a>&#160;&#160;&#160;(0x000Bu)  /* Comp. B Int. Ref.0 Select 3 : 12/32 */</td></tr>
<tr class="separator:ad2b0a339eff43fa92aa3548e25f142e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c220f6d139c4584870a458fd6f660b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3c220f6d139c4584870a458fd6f660b6">CBREF0_12</a>&#160;&#160;&#160;(0x000Cu)  /* Comp. B Int. Ref.0 Select 4 : 13/32 */</td></tr>
<tr class="separator:a3c220f6d139c4584870a458fd6f660b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94b53dfa03c0b6a9df94b613596f0ef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a94b53dfa03c0b6a9df94b613596f0ef6">CBREF0_13</a>&#160;&#160;&#160;(0x000Du)  /* Comp. B Int. Ref.0 Select 5 : 14/32 */</td></tr>
<tr class="separator:a94b53dfa03c0b6a9df94b613596f0ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a9eca60897e7e11b63243be94ce6bae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a9eca60897e7e11b63243be94ce6bae">CBREF0_14</a>&#160;&#160;&#160;(0x000Eu)  /* Comp. B Int. Ref.0 Select 6 : 15/32 */</td></tr>
<tr class="separator:a1a9eca60897e7e11b63243be94ce6bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d91a2da467354c1582ca4c7257d101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a27d91a2da467354c1582ca4c7257d101">CBREF0_15</a>&#160;&#160;&#160;(0x000Fu)  /* Comp. B Int. Ref.0 Select 7 : 16/32 */</td></tr>
<tr class="separator:a27d91a2da467354c1582ca4c7257d101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd9d40b71dfe7f713aacd1f3c15ff6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6fd9d40b71dfe7f713aacd1f3c15ff6c">CBREF0_16</a>&#160;&#160;&#160;(0x0010u)  /* Comp. B Int. Ref.0 Select 0 : 17/32 */</td></tr>
<tr class="separator:a6fd9d40b71dfe7f713aacd1f3c15ff6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad165068c5b3b2dad551da963999fac3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad165068c5b3b2dad551da963999fac3e">CBREF0_17</a>&#160;&#160;&#160;(0x0011u)  /* Comp. B Int. Ref.0 Select 1 : 18/32 */</td></tr>
<tr class="separator:ad165068c5b3b2dad551da963999fac3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a860bcd23a18e0d667fb3cc72116ff29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a860bcd23a18e0d667fb3cc72116ff29d">CBREF0_18</a>&#160;&#160;&#160;(0x0012u)  /* Comp. B Int. Ref.0 Select 2 : 19/32 */</td></tr>
<tr class="separator:a860bcd23a18e0d667fb3cc72116ff29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8acea0165db38ece6cb622d9b67c01ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8acea0165db38ece6cb622d9b67c01ec">CBREF0_19</a>&#160;&#160;&#160;(0x0013u)  /* Comp. B Int. Ref.0 Select 3 : 20/32 */</td></tr>
<tr class="separator:a8acea0165db38ece6cb622d9b67c01ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f8ac94ac683de689f7423ba8e7d9570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f8ac94ac683de689f7423ba8e7d9570">CBREF0_20</a>&#160;&#160;&#160;(0x0014u)  /* Comp. B Int. Ref.0 Select 4 : 21/32 */</td></tr>
<tr class="separator:a6f8ac94ac683de689f7423ba8e7d9570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5b2d5201cbd1955708d148e696c93ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae5b2d5201cbd1955708d148e696c93ae">CBREF0_21</a>&#160;&#160;&#160;(0x0015u)  /* Comp. B Int. Ref.0 Select 5 : 22/32 */</td></tr>
<tr class="separator:ae5b2d5201cbd1955708d148e696c93ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eba83e79ab632e3262b5e8117e56e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9eba83e79ab632e3262b5e8117e56e66">CBREF0_22</a>&#160;&#160;&#160;(0x0016u)  /* Comp. B Int. Ref.0 Select 6 : 23/32 */</td></tr>
<tr class="separator:a9eba83e79ab632e3262b5e8117e56e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c68c7babe41bfc549f9c89ec635eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a24c68c7babe41bfc549f9c89ec635eac">CBREF0_23</a>&#160;&#160;&#160;(0x0017u)  /* Comp. B Int. Ref.0 Select 7 : 24/32 */</td></tr>
<tr class="separator:a24c68c7babe41bfc549f9c89ec635eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2104c7d7adadc3cc315e75675f55bfb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2104c7d7adadc3cc315e75675f55bfb6">CBREF0_24</a>&#160;&#160;&#160;(0x0018u)  /* Comp. B Int. Ref.0 Select 0 : 25/32 */</td></tr>
<tr class="separator:a2104c7d7adadc3cc315e75675f55bfb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad09d0ea2a3801f9f5bc32d86009a8312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad09d0ea2a3801f9f5bc32d86009a8312">CBREF0_25</a>&#160;&#160;&#160;(0x0019u)  /* Comp. B Int. Ref.0 Select 1 : 26/32 */</td></tr>
<tr class="separator:ad09d0ea2a3801f9f5bc32d86009a8312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af36f214ccdd79b436a8b39f35a974cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af36f214ccdd79b436a8b39f35a974cb0">CBREF0_26</a>&#160;&#160;&#160;(0x001Au)  /* Comp. B Int. Ref.0 Select 2 : 27/32 */</td></tr>
<tr class="separator:af36f214ccdd79b436a8b39f35a974cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1161083203bad9fbfc3a6ea880aac8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1161083203bad9fbfc3a6ea880aac8e2">CBREF0_27</a>&#160;&#160;&#160;(0x001Bu)  /* Comp. B Int. Ref.0 Select 3 : 28/32 */</td></tr>
<tr class="separator:a1161083203bad9fbfc3a6ea880aac8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d147a98e5d964935a0a88a6838d96e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d147a98e5d964935a0a88a6838d96e9">CBREF0_28</a>&#160;&#160;&#160;(0x001Cu)  /* Comp. B Int. Ref.0 Select 4 : 29/32 */</td></tr>
<tr class="separator:a2d147a98e5d964935a0a88a6838d96e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad65603331f821e65d84bcc6d481d7448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad65603331f821e65d84bcc6d481d7448">CBREF0_29</a>&#160;&#160;&#160;(0x001Du)  /* Comp. B Int. Ref.0 Select 5 : 30/32 */</td></tr>
<tr class="separator:ad65603331f821e65d84bcc6d481d7448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af23b1b09cc468910f27a97892fe0d2c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af23b1b09cc468910f27a97892fe0d2c2">CBREF0_30</a>&#160;&#160;&#160;(0x001Eu)  /* Comp. B Int. Ref.0 Select 6 : 31/32 */</td></tr>
<tr class="separator:af23b1b09cc468910f27a97892fe0d2c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69e67028c6f8c71d2a6d97e4100f579a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a69e67028c6f8c71d2a6d97e4100f579a">CBREF0_31</a>&#160;&#160;&#160;(0x001Fu)  /* Comp. B Int. Ref.0 Select 7 : 32/32 */</td></tr>
<tr class="separator:a69e67028c6f8c71d2a6d97e4100f579a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab63294a781d1a14921e77b6e8d368915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab63294a781d1a14921e77b6e8d368915">CBRS_0</a>&#160;&#160;&#160;(0x0000u)  /* Comp. B Reference Source 0 : Off */</td></tr>
<tr class="separator:ab63294a781d1a14921e77b6e8d368915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab990051be426a79e35d7c7cd9a017c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab990051be426a79e35d7c7cd9a017c8b">CBRS_1</a>&#160;&#160;&#160;(0x0040u)  /* Comp. B Reference Source 1 : Vcc */</td></tr>
<tr class="separator:ab990051be426a79e35d7c7cd9a017c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7175b39e92782a76ab281955dc1f3555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7175b39e92782a76ab281955dc1f3555">CBRS_2</a>&#160;&#160;&#160;(0x0080u)  /* Comp. B Reference Source 2 : Shared Ref. */</td></tr>
<tr class="separator:a7175b39e92782a76ab281955dc1f3555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2924d62af9c6eb1e1c6d1c0ffee54486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2924d62af9c6eb1e1c6d1c0ffee54486">CBRS_3</a>&#160;&#160;&#160;(0x00C0u)  /* Comp. B Reference Source 3 : Shared Ref. / Off */</td></tr>
<tr class="separator:a2924d62af9c6eb1e1c6d1c0ffee54486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa63b0055fbc9df7798e4516ef7bf589f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa63b0055fbc9df7798e4516ef7bf589f">CBREF1_0</a>&#160;&#160;&#160;(0x0000u)  /* Comp. B Int. Ref.1 Select 0 : 1/32 */</td></tr>
<tr class="separator:aa63b0055fbc9df7798e4516ef7bf589f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dd7eee071b6beb6c800128a3d085267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6dd7eee071b6beb6c800128a3d085267">CBREF1_1</a>&#160;&#160;&#160;(0x0100u)  /* Comp. B Int. Ref.1 Select 1 : 2/32 */</td></tr>
<tr class="separator:a6dd7eee071b6beb6c800128a3d085267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30565400364908d323d47bda89790c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a30565400364908d323d47bda89790c5f">CBREF1_2</a>&#160;&#160;&#160;(0x0200u)  /* Comp. B Int. Ref.1 Select 2 : 3/32 */</td></tr>
<tr class="separator:a30565400364908d323d47bda89790c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e47dfefe7d62cfd0cbb9a1b2884e33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad1e47dfefe7d62cfd0cbb9a1b2884e33">CBREF1_3</a>&#160;&#160;&#160;(0x0300u)  /* Comp. B Int. Ref.1 Select 3 : 4/32 */</td></tr>
<tr class="separator:ad1e47dfefe7d62cfd0cbb9a1b2884e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8094ecb2ea21502e7ac35af0aa7eab47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8094ecb2ea21502e7ac35af0aa7eab47">CBREF1_4</a>&#160;&#160;&#160;(0x0400u)  /* Comp. B Int. Ref.1 Select 4 : 5/32 */</td></tr>
<tr class="separator:a8094ecb2ea21502e7ac35af0aa7eab47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61fc6a979ec4523ccce7fff74690c874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a61fc6a979ec4523ccce7fff74690c874">CBREF1_5</a>&#160;&#160;&#160;(0x0500u)  /* Comp. B Int. Ref.1 Select 5 : 6/32 */</td></tr>
<tr class="separator:a61fc6a979ec4523ccce7fff74690c874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ab2bea1199e29a3b1ef08586de3c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af8ab2bea1199e29a3b1ef08586de3c0f">CBREF1_6</a>&#160;&#160;&#160;(0x0600u)  /* Comp. B Int. Ref.1 Select 6 : 7/32 */</td></tr>
<tr class="separator:af8ab2bea1199e29a3b1ef08586de3c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc69b2c61c1d879619a6a566ef9c30a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adc69b2c61c1d879619a6a566ef9c30a1">CBREF1_7</a>&#160;&#160;&#160;(0x0700u)  /* Comp. B Int. Ref.1 Select 7 : 8/32 */</td></tr>
<tr class="separator:adc69b2c61c1d879619a6a566ef9c30a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a2ff3aa92c89416fd53c319aec69a0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a2ff3aa92c89416fd53c319aec69a0c">CBREF1_8</a>&#160;&#160;&#160;(0x0800u)  /* Comp. B Int. Ref.1 Select 0 : 9/32 */</td></tr>
<tr class="separator:a7a2ff3aa92c89416fd53c319aec69a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb99801ff6448bf6ac71ca01cdc57863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abb99801ff6448bf6ac71ca01cdc57863">CBREF1_9</a>&#160;&#160;&#160;(0x0900u)  /* Comp. B Int. Ref.1 Select 1 : 10/32 */</td></tr>
<tr class="separator:abb99801ff6448bf6ac71ca01cdc57863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30eaeadf07d3c36fb0ac9719544b619d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a30eaeadf07d3c36fb0ac9719544b619d">CBREF1_10</a>&#160;&#160;&#160;(0x0A00u)  /* Comp. B Int. Ref.1 Select 2 : 11/32 */</td></tr>
<tr class="separator:a30eaeadf07d3c36fb0ac9719544b619d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae32e7253da0b5d9f0535b5fa1ec5082e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae32e7253da0b5d9f0535b5fa1ec5082e">CBREF1_11</a>&#160;&#160;&#160;(0x0B00u)  /* Comp. B Int. Ref.1 Select 3 : 12/32 */</td></tr>
<tr class="separator:ae32e7253da0b5d9f0535b5fa1ec5082e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae35266e9bae2356532d5c4df0ca347c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae35266e9bae2356532d5c4df0ca347c0">CBREF1_12</a>&#160;&#160;&#160;(0x0C00u)  /* Comp. B Int. Ref.1 Select 4 : 13/32 */</td></tr>
<tr class="separator:ae35266e9bae2356532d5c4df0ca347c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81aa98938bdd1453875013161df003d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af81aa98938bdd1453875013161df003d">CBREF1_13</a>&#160;&#160;&#160;(0x0D00u)  /* Comp. B Int. Ref.1 Select 5 : 14/32 */</td></tr>
<tr class="separator:af81aa98938bdd1453875013161df003d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a8750b0e724a4dfc50b00864a885f38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9a8750b0e724a4dfc50b00864a885f38">CBREF1_14</a>&#160;&#160;&#160;(0x0E00u)  /* Comp. B Int. Ref.1 Select 6 : 15/32 */</td></tr>
<tr class="separator:a9a8750b0e724a4dfc50b00864a885f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add218273ee2b08ab8327780657336e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#add218273ee2b08ab8327780657336e67">CBREF1_15</a>&#160;&#160;&#160;(0x0F00u)  /* Comp. B Int. Ref.1 Select 7 : 16/32 */</td></tr>
<tr class="separator:add218273ee2b08ab8327780657336e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a724bed6a643091d7e419cef9c53c3eb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a724bed6a643091d7e419cef9c53c3eb3">CBREF1_16</a>&#160;&#160;&#160;(0x1000u)  /* Comp. B Int. Ref.1 Select 0 : 17/32 */</td></tr>
<tr class="separator:a724bed6a643091d7e419cef9c53c3eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3b74ba02c6f5d221d85101033e48025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3b74ba02c6f5d221d85101033e48025">CBREF1_17</a>&#160;&#160;&#160;(0x1100u)  /* Comp. B Int. Ref.1 Select 1 : 18/32 */</td></tr>
<tr class="separator:ab3b74ba02c6f5d221d85101033e48025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67a3553eeca27b0ba1b7912ad36a54b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a67a3553eeca27b0ba1b7912ad36a54b8">CBREF1_18</a>&#160;&#160;&#160;(0x1200u)  /* Comp. B Int. Ref.1 Select 2 : 19/32 */</td></tr>
<tr class="separator:a67a3553eeca27b0ba1b7912ad36a54b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfc9e01ffd7348604c14ce6d287525f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abfc9e01ffd7348604c14ce6d287525f1">CBREF1_19</a>&#160;&#160;&#160;(0x1300u)  /* Comp. B Int. Ref.1 Select 3 : 20/32 */</td></tr>
<tr class="separator:abfc9e01ffd7348604c14ce6d287525f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeba63ca23b0ada8558cf01e697c6ce94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeba63ca23b0ada8558cf01e697c6ce94">CBREF1_20</a>&#160;&#160;&#160;(0x1400u)  /* Comp. B Int. Ref.1 Select 4 : 21/32 */</td></tr>
<tr class="separator:aeba63ca23b0ada8558cf01e697c6ce94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad59a18b8737784f2805ca3fb602c7cf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad59a18b8737784f2805ca3fb602c7cf0">CBREF1_21</a>&#160;&#160;&#160;(0x1500u)  /* Comp. B Int. Ref.1 Select 5 : 22/32 */</td></tr>
<tr class="separator:ad59a18b8737784f2805ca3fb602c7cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a086d51bf229b95fd40dbfb0765ddb61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a086d51bf229b95fd40dbfb0765ddb61d">CBREF1_22</a>&#160;&#160;&#160;(0x1600u)  /* Comp. B Int. Ref.1 Select 6 : 23/32 */</td></tr>
<tr class="separator:a086d51bf229b95fd40dbfb0765ddb61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b4589ab2d89876c830e56fba19f994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49b4589ab2d89876c830e56fba19f994">CBREF1_23</a>&#160;&#160;&#160;(0x1700u)  /* Comp. B Int. Ref.1 Select 7 : 24/32 */</td></tr>
<tr class="separator:a49b4589ab2d89876c830e56fba19f994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a531c6c69bf25a344d9dd4737bc4b942a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a531c6c69bf25a344d9dd4737bc4b942a">CBREF1_24</a>&#160;&#160;&#160;(0x1800u)  /* Comp. B Int. Ref.1 Select 0 : 25/32 */</td></tr>
<tr class="separator:a531c6c69bf25a344d9dd4737bc4b942a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0b2909e27d055ee7532db1ee52642c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0b2909e27d055ee7532db1ee52642c0">CBREF1_25</a>&#160;&#160;&#160;(0x1900u)  /* Comp. B Int. Ref.1 Select 1 : 26/32 */</td></tr>
<tr class="separator:ac0b2909e27d055ee7532db1ee52642c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c4df642c63cdf6c368d16cd74c95436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6c4df642c63cdf6c368d16cd74c95436">CBREF1_26</a>&#160;&#160;&#160;(0x1A00u)  /* Comp. B Int. Ref.1 Select 2 : 27/32 */</td></tr>
<tr class="separator:a6c4df642c63cdf6c368d16cd74c95436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae84f2c3bca0fc27bf3dc67d814135aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae84f2c3bca0fc27bf3dc67d814135aab">CBREF1_27</a>&#160;&#160;&#160;(0x1B00u)  /* Comp. B Int. Ref.1 Select 3 : 28/32 */</td></tr>
<tr class="separator:ae84f2c3bca0fc27bf3dc67d814135aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a215ca7a50eeb5b4f934f841ce313a004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a215ca7a50eeb5b4f934f841ce313a004">CBREF1_28</a>&#160;&#160;&#160;(0x1C00u)  /* Comp. B Int. Ref.1 Select 4 : 29/32 */</td></tr>
<tr class="separator:a215ca7a50eeb5b4f934f841ce313a004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb84a28b87fe185b0bf9d10176050a6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb84a28b87fe185b0bf9d10176050a6d">CBREF1_29</a>&#160;&#160;&#160;(0x1D00u)  /* Comp. B Int. Ref.1 Select 5 : 30/32 */</td></tr>
<tr class="separator:afb84a28b87fe185b0bf9d10176050a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44a88c2b79a96ddb061590c1df72c300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a44a88c2b79a96ddb061590c1df72c300">CBREF1_30</a>&#160;&#160;&#160;(0x1E00u)  /* Comp. B Int. Ref.1 Select 6 : 31/32 */</td></tr>
<tr class="separator:a44a88c2b79a96ddb061590c1df72c300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8e37d5242c24da07bbc58e8ec9ac14e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa8e37d5242c24da07bbc58e8ec9ac14e">CBREF1_31</a>&#160;&#160;&#160;(0x1F00u)  /* Comp. B Int. Ref.1 Select 7 : 32/32 */</td></tr>
<tr class="separator:aa8e37d5242c24da07bbc58e8ec9ac14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030043cc35a0036f415ae603121d0763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a030043cc35a0036f415ae603121d0763">CBREFL_0</a>&#160;&#160;&#160;(0x0000u)  /* Comp. B Reference voltage level 0 : None */</td></tr>
<tr class="separator:a030043cc35a0036f415ae603121d0763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47782ea34f18995b44342cc797c7c361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a47782ea34f18995b44342cc797c7c361">CBREFL_1</a>&#160;&#160;&#160;(0x2000u)  /* Comp. B Reference voltage level 1 : 1.5V */</td></tr>
<tr class="separator:a47782ea34f18995b44342cc797c7c361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3424f7f7e914d2b063a0d2f2bb88a433"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3424f7f7e914d2b063a0d2f2bb88a433">CBREFL_2</a>&#160;&#160;&#160;(0x4000u)  /* Comp. B Reference voltage level 2 : 2.0V  */</td></tr>
<tr class="separator:a3424f7f7e914d2b063a0d2f2bb88a433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0a163b659b690220e1e4150346338da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad0a163b659b690220e1e4150346338da">CBREFL_3</a>&#160;&#160;&#160;(0x6000u)  /* Comp. B Reference voltage level 3 : 2.5V  */</td></tr>
<tr class="separator:ad0a163b659b690220e1e4150346338da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65d4db0d3e9ea53c5639962e2e70b4d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a65d4db0d3e9ea53c5639962e2e70b4d1">CBPD0</a>&#160;&#160;&#160;(0x0001u)  /* Comp. B Disable Input Buffer of Port Register .0 */</td></tr>
<tr class="separator:a65d4db0d3e9ea53c5639962e2e70b4d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7898038b44402274a52de0d9cacd10a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae7898038b44402274a52de0d9cacd10a">CBPD1</a>&#160;&#160;&#160;(0x0002u)  /* Comp. B Disable Input Buffer of Port Register .1 */</td></tr>
<tr class="separator:ae7898038b44402274a52de0d9cacd10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c39045e4c610aadef9e29db1fb71bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8c39045e4c610aadef9e29db1fb71bf2">CBPD2</a>&#160;&#160;&#160;(0x0004u)  /* Comp. B Disable Input Buffer of Port Register .2 */</td></tr>
<tr class="separator:a8c39045e4c610aadef9e29db1fb71bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a92796d3a8a87085d1b06f5a0f4dea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9a92796d3a8a87085d1b06f5a0f4dea2">CBPD3</a>&#160;&#160;&#160;(0x0008u)  /* Comp. B Disable Input Buffer of Port Register .3 */</td></tr>
<tr class="separator:a9a92796d3a8a87085d1b06f5a0f4dea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5a5253c0a5f8d3c4b4d6b1f257cace0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab5a5253c0a5f8d3c4b4d6b1f257cace0">CBPD4</a>&#160;&#160;&#160;(0x0010u)  /* Comp. B Disable Input Buffer of Port Register .4 */</td></tr>
<tr class="separator:ab5a5253c0a5f8d3c4b4d6b1f257cace0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82f737cbe4c4c880c4f74fb4384d0294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82f737cbe4c4c880c4f74fb4384d0294">CBPD5</a>&#160;&#160;&#160;(0x0020u)  /* Comp. B Disable Input Buffer of Port Register .5 */</td></tr>
<tr class="separator:a82f737cbe4c4c880c4f74fb4384d0294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc57f93570848c2f13bfb43401839b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5cc57f93570848c2f13bfb43401839b6">CBPD6</a>&#160;&#160;&#160;(0x0040u)  /* Comp. B Disable Input Buffer of Port Register .6 */</td></tr>
<tr class="separator:a5cc57f93570848c2f13bfb43401839b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fda95b383d3d65ea9e37bd17cb8ce4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2fda95b383d3d65ea9e37bd17cb8ce4d">CBPD7</a>&#160;&#160;&#160;(0x0080u)  /* Comp. B Disable Input Buffer of Port Register .7 */</td></tr>
<tr class="separator:a2fda95b383d3d65ea9e37bd17cb8ce4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34fa971ff0f2bcc8c560409e87dc9fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34fa971ff0f2bcc8c560409e87dc9fb1">CBPD8</a>&#160;&#160;&#160;(0x0100u)  /* Comp. B Disable Input Buffer of Port Register .8 */</td></tr>
<tr class="separator:a34fa971ff0f2bcc8c560409e87dc9fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d59ce6a21e559a6eb136d9f03a60c59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d59ce6a21e559a6eb136d9f03a60c59">CBPD9</a>&#160;&#160;&#160;(0x0200u)  /* Comp. B Disable Input Buffer of Port Register .9 */</td></tr>
<tr class="separator:a1d59ce6a21e559a6eb136d9f03a60c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af20a54dd8a72c4dedb02ef7bba7a0b61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af20a54dd8a72c4dedb02ef7bba7a0b61">CBPD10</a>&#160;&#160;&#160;(0x0400u)  /* Comp. B Disable Input Buffer of Port Register .10 */</td></tr>
<tr class="separator:af20a54dd8a72c4dedb02ef7bba7a0b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a703d0551829108f4c07894d34c66fc29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a703d0551829108f4c07894d34c66fc29">CBPD11</a>&#160;&#160;&#160;(0x0800u)  /* Comp. B Disable Input Buffer of Port Register .11 */</td></tr>
<tr class="separator:a703d0551829108f4c07894d34c66fc29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a216a5a53dfdcb347ccf18ef67b84b799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a216a5a53dfdcb347ccf18ef67b84b799">CBPD12</a>&#160;&#160;&#160;(0x1000u)  /* Comp. B Disable Input Buffer of Port Register .12 */</td></tr>
<tr class="separator:a216a5a53dfdcb347ccf18ef67b84b799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7fdc3d94ae7d15e0243770b5e9675e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af7fdc3d94ae7d15e0243770b5e9675e8">CBPD13</a>&#160;&#160;&#160;(0x2000u)  /* Comp. B Disable Input Buffer of Port Register .13 */</td></tr>
<tr class="separator:af7fdc3d94ae7d15e0243770b5e9675e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8e04eb27a882af4ab1c7d1d178fb3d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab8e04eb27a882af4ab1c7d1d178fb3d7">CBPD14</a>&#160;&#160;&#160;(0x4000u)  /* Comp. B Disable Input Buffer of Port Register .14 */</td></tr>
<tr class="separator:ab8e04eb27a882af4ab1c7d1d178fb3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc519afac292a3a96d81d32a1fa2ea40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adc519afac292a3a96d81d32a1fa2ea40">CBPD15</a>&#160;&#160;&#160;(0x8000u)  /* Comp. B Disable Input Buffer of Port Register .15 */</td></tr>
<tr class="separator:adc519afac292a3a96d81d32a1fa2ea40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38d5fb093c83b80d25d823f8716165bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a38d5fb093c83b80d25d823f8716165bc">CBPD0_L</a>&#160;&#160;&#160;(0x0001u)  /* Comp. B Disable Input Buffer of Port Register .0 */</td></tr>
<tr class="separator:a38d5fb093c83b80d25d823f8716165bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdb60eca30d9988be98a590ba59dd2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afdb60eca30d9988be98a590ba59dd2d5">CBPD1_L</a>&#160;&#160;&#160;(0x0002u)  /* Comp. B Disable Input Buffer of Port Register .1 */</td></tr>
<tr class="separator:afdb60eca30d9988be98a590ba59dd2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbfeddbe1daea334b1fb8fc9e2bec003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acbfeddbe1daea334b1fb8fc9e2bec003">CBPD2_L</a>&#160;&#160;&#160;(0x0004u)  /* Comp. B Disable Input Buffer of Port Register .2 */</td></tr>
<tr class="separator:acbfeddbe1daea334b1fb8fc9e2bec003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a814098a0405f6f0646b305d668d3dd03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a814098a0405f6f0646b305d668d3dd03">CBPD3_L</a>&#160;&#160;&#160;(0x0008u)  /* Comp. B Disable Input Buffer of Port Register .3 */</td></tr>
<tr class="separator:a814098a0405f6f0646b305d668d3dd03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0770eb8b6f425a540d1ec713ddb232ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0770eb8b6f425a540d1ec713ddb232ba">CBPD4_L</a>&#160;&#160;&#160;(0x0010u)  /* Comp. B Disable Input Buffer of Port Register .4 */</td></tr>
<tr class="separator:a0770eb8b6f425a540d1ec713ddb232ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89b59caeff628fc2bcf32841a6bc64ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a89b59caeff628fc2bcf32841a6bc64ce">CBPD5_L</a>&#160;&#160;&#160;(0x0020u)  /* Comp. B Disable Input Buffer of Port Register .5 */</td></tr>
<tr class="separator:a89b59caeff628fc2bcf32841a6bc64ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4be28f7d7883813df65eaf97ef582a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f4be28f7d7883813df65eaf97ef582a">CBPD6_L</a>&#160;&#160;&#160;(0x0040u)  /* Comp. B Disable Input Buffer of Port Register .6 */</td></tr>
<tr class="separator:a6f4be28f7d7883813df65eaf97ef582a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42379481629e7459f8ca11d930a4837c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a42379481629e7459f8ca11d930a4837c">CBPD7_L</a>&#160;&#160;&#160;(0x0080u)  /* Comp. B Disable Input Buffer of Port Register .7 */</td></tr>
<tr class="separator:a42379481629e7459f8ca11d930a4837c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad79d2b16dd93d44f6900c80d0c855c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad79d2b16dd93d44f6900c80d0c855c80">CBPD8_H</a>&#160;&#160;&#160;(0x0001u)  /* Comp. B Disable Input Buffer of Port Register .8 */</td></tr>
<tr class="separator:ad79d2b16dd93d44f6900c80d0c855c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fe754c53783b940b62de8b2f0099685"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7fe754c53783b940b62de8b2f0099685">CBPD9_H</a>&#160;&#160;&#160;(0x0002u)  /* Comp. B Disable Input Buffer of Port Register .9 */</td></tr>
<tr class="separator:a7fe754c53783b940b62de8b2f0099685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74ff9db9c4129cd94ff9c8542353f569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a74ff9db9c4129cd94ff9c8542353f569">CBPD10_H</a>&#160;&#160;&#160;(0x0004u)  /* Comp. B Disable Input Buffer of Port Register .10 */</td></tr>
<tr class="separator:a74ff9db9c4129cd94ff9c8542353f569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5b21878b0409c45e7f35ca34f7f5c3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad5b21878b0409c45e7f35ca34f7f5c3d">CBPD11_H</a>&#160;&#160;&#160;(0x0008u)  /* Comp. B Disable Input Buffer of Port Register .11 */</td></tr>
<tr class="separator:ad5b21878b0409c45e7f35ca34f7f5c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38e94470352f91b1d9a8e970d7a51b5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a38e94470352f91b1d9a8e970d7a51b5c">CBPD12_H</a>&#160;&#160;&#160;(0x0010u)  /* Comp. B Disable Input Buffer of Port Register .12 */</td></tr>
<tr class="separator:a38e94470352f91b1d9a8e970d7a51b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab51baf79c9c8db7f309b93de0e47f933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab51baf79c9c8db7f309b93de0e47f933">CBPD13_H</a>&#160;&#160;&#160;(0x0020u)  /* Comp. B Disable Input Buffer of Port Register .13 */</td></tr>
<tr class="separator:ab51baf79c9c8db7f309b93de0e47f933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad982f7f6363c20f46de7b06c3e39a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad982f7f6363c20f46de7b06c3e39a96">CBPD14_H</a>&#160;&#160;&#160;(0x0040u)  /* Comp. B Disable Input Buffer of Port Register .14 */</td></tr>
<tr class="separator:aad982f7f6363c20f46de7b06c3e39a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c8d927a6a9dd61529d3f446973aebba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7c8d927a6a9dd61529d3f446973aebba">CBPD15_H</a>&#160;&#160;&#160;(0x0080u)  /* Comp. B Disable Input Buffer of Port Register .15 */</td></tr>
<tr class="separator:a7c8d927a6a9dd61529d3f446973aebba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7630196e9c3ac213d51683fdaf70e1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af7630196e9c3ac213d51683fdaf70e1c">CBIFG</a>&#160;&#160;&#160;(0x0001u)  /* Comp. B Interrupt Flag */</td></tr>
<tr class="separator:af7630196e9c3ac213d51683fdaf70e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9043e8cfc146921efb4e69fbe85d185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab9043e8cfc146921efb4e69fbe85d185">CBIIFG</a>&#160;&#160;&#160;(0x0002u)  /* Comp. B Interrupt Flag Inverted Polarity */</td></tr>
<tr class="separator:ab9043e8cfc146921efb4e69fbe85d185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad09f9ca18887c1e8653b2f8c146daa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad09f9ca18887c1e8653b2f8c146daa4">CBIE</a>&#160;&#160;&#160;(0x0100u)  /* Comp. B Interrupt Enable */</td></tr>
<tr class="separator:aad09f9ca18887c1e8653b2f8c146daa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61c06442a4e219ad386c02563dcec8ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a61c06442a4e219ad386c02563dcec8ea">CBIIE</a>&#160;&#160;&#160;(0x0200u)  /* Comp. B Interrupt Enable Inverted Polarity */</td></tr>
<tr class="separator:a61c06442a4e219ad386c02563dcec8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c72d5f94b4ac2dc01cfa60ad69a7870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2c72d5f94b4ac2dc01cfa60ad69a7870">CBIFG_L</a>&#160;&#160;&#160;(0x0001u)  /* Comp. B Interrupt Flag */</td></tr>
<tr class="separator:a2c72d5f94b4ac2dc01cfa60ad69a7870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab2c313de5905b530e492a4331dee649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab2c313de5905b530e492a4331dee649">CBIIFG_L</a>&#160;&#160;&#160;(0x0002u)  /* Comp. B Interrupt Flag Inverted Polarity */</td></tr>
<tr class="separator:aab2c313de5905b530e492a4331dee649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3defb2269a45d30d3f9c560322ed4f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3defb2269a45d30d3f9c560322ed4f41">CBIE_H</a>&#160;&#160;&#160;(0x0001u)  /* Comp. B Interrupt Enable */</td></tr>
<tr class="separator:a3defb2269a45d30d3f9c560322ed4f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90be9a28d27dbd5d39f0de8d1f4832a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a90be9a28d27dbd5d39f0de8d1f4832a9">CBIIE_H</a>&#160;&#160;&#160;(0x0002u)  /* Comp. B Interrupt Enable Inverted Polarity */</td></tr>
<tr class="separator:a90be9a28d27dbd5d39f0de8d1f4832a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbcabc8effdde23a43c7dd6bf3f2ccc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acbcabc8effdde23a43c7dd6bf3f2ccc9">CBIV_NONE</a>&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td></tr>
<tr class="separator:acbcabc8effdde23a43c7dd6bf3f2ccc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dded9a055c34814acaf46c8b0f96c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9dded9a055c34814acaf46c8b0f96c5c">CBIV_CBIFG</a>&#160;&#160;&#160;(0x0002u)    /* CBIFG */</td></tr>
<tr class="separator:a9dded9a055c34814acaf46c8b0f96c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a282a6e5a8103d4d7b33a89079949f07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a282a6e5a8103d4d7b33a89079949f07b">CBIV_CBIIFG</a>&#160;&#160;&#160;(0x0004u)    /* CBIIFG */</td></tr>
<tr class="separator:a282a6e5a8103d4d7b33a89079949f07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a55792559f4045edfac17ed3c562266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a55792559f4045edfac17ed3c562266">OFS_CRCDI</a>&#160;&#160;&#160;(0x0000u)  /* CRC Data In Register */</td></tr>
<tr class="separator:a3a55792559f4045edfac17ed3c562266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b0b3b22e6beb2a36a470dfa1ee3b5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02b0b3b22e6beb2a36a470dfa1ee3b5c">OFS_CRCDI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a55792559f4045edfac17ed3c562266">OFS_CRCDI</a></td></tr>
<tr class="separator:a02b0b3b22e6beb2a36a470dfa1ee3b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abecb3398b92fc9b34f6cf67db91d1bc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abecb3398b92fc9b34f6cf67db91d1bc0">OFS_CRCDI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a55792559f4045edfac17ed3c562266">OFS_CRCDI</a>+1</td></tr>
<tr class="separator:abecb3398b92fc9b34f6cf67db91d1bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8e2173700b819bffc590deb0965cf6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad8e2173700b819bffc590deb0965cf6e">OFS_CRCDIRB</a>&#160;&#160;&#160;(0x0002u)  /* CRC data in reverse byte Register */</td></tr>
<tr class="separator:ad8e2173700b819bffc590deb0965cf6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22634800323a51a6936783ed5a511b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22634800323a51a6936783ed5a511b0d">OFS_CRCDIRB_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad8e2173700b819bffc590deb0965cf6e">OFS_CRCDIRB</a></td></tr>
<tr class="separator:a22634800323a51a6936783ed5a511b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fca7142024ae1aa788a9928813743fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0fca7142024ae1aa788a9928813743fb">OFS_CRCDIRB_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad8e2173700b819bffc590deb0965cf6e">OFS_CRCDIRB</a>+1</td></tr>
<tr class="separator:a0fca7142024ae1aa788a9928813743fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe0b96580b2b45be71f492e10e7475a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9fe0b96580b2b45be71f492e10e7475a">OFS_CRCINIRES</a>&#160;&#160;&#160;(0x0004u)  /* CRC Initialisation Register and Result Register */</td></tr>
<tr class="separator:a9fe0b96580b2b45be71f492e10e7475a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a131c883ec227635e0c04ee4b08721bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a131c883ec227635e0c04ee4b08721bd4">OFS_CRCINIRES_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9fe0b96580b2b45be71f492e10e7475a">OFS_CRCINIRES</a></td></tr>
<tr class="separator:a131c883ec227635e0c04ee4b08721bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace6ff787c3a3af22852c4139753a3746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace6ff787c3a3af22852c4139753a3746">OFS_CRCINIRES_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9fe0b96580b2b45be71f492e10e7475a">OFS_CRCINIRES</a>+1</td></tr>
<tr class="separator:ace6ff787c3a3af22852c4139753a3746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f022c54b66b327d29b22d8278ae3cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f022c54b66b327d29b22d8278ae3cb9">OFS_CRCRESR</a>&#160;&#160;&#160;(0x0006u)  /* CRC reverse result Register */</td></tr>
<tr class="separator:a2f022c54b66b327d29b22d8278ae3cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3b82e86b57dbaecf42e1949e9d6634d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad3b82e86b57dbaecf42e1949e9d6634d">OFS_CRCRESR_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f022c54b66b327d29b22d8278ae3cb9">OFS_CRCRESR</a></td></tr>
<tr class="separator:ad3b82e86b57dbaecf42e1949e9d6634d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2849a7a21e658941862b68306558487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2849a7a21e658941862b68306558487">OFS_CRCRESR_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f022c54b66b327d29b22d8278ae3cb9">OFS_CRCRESR</a>+1</td></tr>
<tr class="separator:ad2849a7a21e658941862b68306558487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eedaaaf1ff43d4f5a3eaac8674524c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9eedaaaf1ff43d4f5a3eaac8674524c9">OFS_DAC12_0CTL0</a>&#160;&#160;&#160;(0x0000u)    /* DAC12_0 Control Register 0 */</td></tr>
<tr class="separator:a9eedaaaf1ff43d4f5a3eaac8674524c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab52389652f07e2b4aed1bb2efc65eb01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab52389652f07e2b4aed1bb2efc65eb01">OFS_DAC12_0CTL1</a>&#160;&#160;&#160;(0x0002u)    /* DAC12_0 Control Register 1 */</td></tr>
<tr class="separator:ab52389652f07e2b4aed1bb2efc65eb01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa130dcab927004de3b3fe6835c1ea041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa130dcab927004de3b3fe6835c1ea041">OFS_DAC12_0DAT</a>&#160;&#160;&#160;(0x0004u)    /* DAC12_0 Data */</td></tr>
<tr class="separator:aa130dcab927004de3b3fe6835c1ea041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d88ac68db71fb9d3efb1ba81c5b7ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3d88ac68db71fb9d3efb1ba81c5b7ee3">OFS_DAC12_0CALCTL</a>&#160;&#160;&#160;(0x0006u)    /* DAC12_0 Calibration Control Register */</td></tr>
<tr class="separator:a3d88ac68db71fb9d3efb1ba81c5b7ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35079ab9314e3e4bee2e407a04742c7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a35079ab9314e3e4bee2e407a04742c7a">OFS_DAC12_0CALDAT</a>&#160;&#160;&#160;(0x0008u)    /* DAC12_0 Calibration Data Register */</td></tr>
<tr class="separator:a35079ab9314e3e4bee2e407a04742c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a268c8d1f887396d6ff95d0609e42a5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a268c8d1f887396d6ff95d0609e42a5c3">OFS_DAC12_1CTL0</a>&#160;&#160;&#160;(0x0010u)    /* DAC12_1 Control Register 0 */</td></tr>
<tr class="separator:a268c8d1f887396d6ff95d0609e42a5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a740434d32e754703756eeb93f43bbdb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a740434d32e754703756eeb93f43bbdb4">OFS_DAC12_1CTL1</a>&#160;&#160;&#160;(0x0012u)    /* DAC12_1 Control Register 1 */</td></tr>
<tr class="separator:a740434d32e754703756eeb93f43bbdb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeffc996d88b23d2c451998cfca3bdf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeeffc996d88b23d2c451998cfca3bdf2">OFS_DAC12_1DAT</a>&#160;&#160;&#160;(0x0014u)    /* DAC12_1 Data */</td></tr>
<tr class="separator:aeeffc996d88b23d2c451998cfca3bdf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f392f1cb417f7a38eaef43133fe49b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f392f1cb417f7a38eaef43133fe49b1">OFS_DAC12_1CALCTL</a>&#160;&#160;&#160;(0x0016u)    /* DAC12_1 Calibration Control Register */</td></tr>
<tr class="separator:a1f392f1cb417f7a38eaef43133fe49b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26bb9b6a4f6edfd32f7a010c0119f459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a26bb9b6a4f6edfd32f7a010c0119f459">OFS_DAC12_1CALDAT</a>&#160;&#160;&#160;(0x0018u)    /* DAC12_1 Calibration Data Register */</td></tr>
<tr class="separator:a26bb9b6a4f6edfd32f7a010c0119f459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3ad24c807e4787599daad7cbbfb7cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad3ad24c807e4787599daad7cbbfb7cea">OFS_DAC12_IV</a>&#160;&#160;&#160;(0x001Eu)    /* DAC12   Interrupt Vector Word */</td></tr>
<tr class="separator:ad3ad24c807e4787599daad7cbbfb7cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a340aee2f6bfbb0aa66235f6ce50a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4a340aee2f6bfbb0aa66235f6ce50a0a">DAC12GRP</a>&#160;&#160;&#160;(0x0001u)    /* DAC12 group */</td></tr>
<tr class="separator:a4a340aee2f6bfbb0aa66235f6ce50a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34833e9921dc8d3555dba2df1b89724e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34833e9921dc8d3555dba2df1b89724e">DAC12ENC</a>&#160;&#160;&#160;(0x0002u)    /* DAC12 enable conversion */</td></tr>
<tr class="separator:a34833e9921dc8d3555dba2df1b89724e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e895db68337b23b7fb22e0240d3acaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2e895db68337b23b7fb22e0240d3acaa">DAC12IFG</a>&#160;&#160;&#160;(0x0004u)    /* DAC12 interrupt flag */</td></tr>
<tr class="separator:a2e895db68337b23b7fb22e0240d3acaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa85b9d1502d92ed6183e0ac076a5e0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa85b9d1502d92ed6183e0ac076a5e0db">DAC12IE</a>&#160;&#160;&#160;(0x0008u)    /* DAC12 interrupt enable */</td></tr>
<tr class="separator:aa85b9d1502d92ed6183e0ac076a5e0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a714bd90193f4574cf9c6b00476df21a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a714bd90193f4574cf9c6b00476df21a6">DAC12DF</a>&#160;&#160;&#160;(0x0010u)    /* DAC12 data format */</td></tr>
<tr class="separator:a714bd90193f4574cf9c6b00476df21a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2817815c6082bd856c386718f1f3ce22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2817815c6082bd856c386718f1f3ce22">DAC12AMP0</a>&#160;&#160;&#160;(0x0020u)    /* DAC12 amplifier bit 0 */</td></tr>
<tr class="separator:a2817815c6082bd856c386718f1f3ce22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae09dd219eaf33be2df7cf069bc36417a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae09dd219eaf33be2df7cf069bc36417a">DAC12AMP1</a>&#160;&#160;&#160;(0x0040u)    /* DAC12 amplifier bit 1 */</td></tr>
<tr class="separator:ae09dd219eaf33be2df7cf069bc36417a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad26d77edee570068144bfd062706a0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad26d77edee570068144bfd062706a0e9">DAC12AMP2</a>&#160;&#160;&#160;(0x0080u)    /* DAC12 amplifier bit 2 */</td></tr>
<tr class="separator:ad26d77edee570068144bfd062706a0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a654040e7b4886ea2e07fc916407ec984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a654040e7b4886ea2e07fc916407ec984">DAC12IR</a>&#160;&#160;&#160;(0x0100u)    /* DAC12 input reference and output range */</td></tr>
<tr class="separator:a654040e7b4886ea2e07fc916407ec984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ce9d1a64cb42b1400c3525d19dc080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4ce9d1a64cb42b1400c3525d19dc080">DAC12CALON</a>&#160;&#160;&#160;(0x0200u)    /* DAC12 calibration */</td></tr>
<tr class="separator:ad4ce9d1a64cb42b1400c3525d19dc080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae39691aa299faa0501e1d9cb317bb1b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae39691aa299faa0501e1d9cb317bb1b7">DAC12LSEL0</a>&#160;&#160;&#160;(0x0400u)    /* DAC12 load select bit 0 */</td></tr>
<tr class="separator:ae39691aa299faa0501e1d9cb317bb1b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a016986e1ce351b79f423d7badc702d70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a016986e1ce351b79f423d7badc702d70">DAC12LSEL1</a>&#160;&#160;&#160;(0x0800u)    /* DAC12 load select bit 1 */</td></tr>
<tr class="separator:a016986e1ce351b79f423d7badc702d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50eada44de82f347654480e0422c4e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a50eada44de82f347654480e0422c4e79">DAC12RES</a>&#160;&#160;&#160;(0x1000u)    /* DAC12 resolution */</td></tr>
<tr class="separator:a50eada44de82f347654480e0422c4e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abffd7e68c0602c534755b47a2c494bf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abffd7e68c0602c534755b47a2c494bf5">DAC12SREF0</a>&#160;&#160;&#160;(0x2000u)    /* DAC12 reference bit 0 */</td></tr>
<tr class="separator:abffd7e68c0602c534755b47a2c494bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5835212ee84a9160cc6317a4a67cc1d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5835212ee84a9160cc6317a4a67cc1d3">DAC12SREF1</a>&#160;&#160;&#160;(0x4000u)    /* DAC12 reference bit 1 */</td></tr>
<tr class="separator:a5835212ee84a9160cc6317a4a67cc1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3757f1d5ac654df9cde39a7ae894e6db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3757f1d5ac654df9cde39a7ae894e6db">DAC12OPS</a>&#160;&#160;&#160;(0x8000u)    /* DAC12 Operation Amp. */</td></tr>
<tr class="separator:a3757f1d5ac654df9cde39a7ae894e6db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af09a9469e7b2afd6483fcfa9fae1f403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af09a9469e7b2afd6483fcfa9fae1f403">DAC12AMP_0</a>&#160;&#160;&#160;(0*0x0020u)  /* DAC12 amplifier 0: off,    3-state */</td></tr>
<tr class="separator:af09a9469e7b2afd6483fcfa9fae1f403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84e22e223c761b051b9681a82a5f19d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a84e22e223c761b051b9681a82a5f19d8">DAC12AMP_1</a>&#160;&#160;&#160;(1*0x0020u)  /* DAC12 amplifier 1: off,    off */</td></tr>
<tr class="separator:a84e22e223c761b051b9681a82a5f19d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4a366c1ebebc4bed564ac63966abc76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4a366c1ebebc4bed564ac63966abc76">DAC12AMP_2</a>&#160;&#160;&#160;(2*0x0020u)  /* DAC12 amplifier 2: low,    low */</td></tr>
<tr class="separator:ab4a366c1ebebc4bed564ac63966abc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56b5d51375037b0c2563a8880f52ec82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a56b5d51375037b0c2563a8880f52ec82">DAC12AMP_3</a>&#160;&#160;&#160;(3*0x0020u)  /* DAC12 amplifier 3: low,    medium */</td></tr>
<tr class="separator:a56b5d51375037b0c2563a8880f52ec82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad20450b844020b431a8f090e98422d48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad20450b844020b431a8f090e98422d48">DAC12AMP_4</a>&#160;&#160;&#160;(4*0x0020u)  /* DAC12 amplifier 4: low,    high */</td></tr>
<tr class="separator:ad20450b844020b431a8f090e98422d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3515b5983b8ae47a2783b84cd7eaa81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3515b5983b8ae47a2783b84cd7eaa81">DAC12AMP_5</a>&#160;&#160;&#160;(5*0x0020u)  /* DAC12 amplifier 5: medium, medium */</td></tr>
<tr class="separator:ab3515b5983b8ae47a2783b84cd7eaa81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafbbc15fb7c0238f44cb8c7f1e5dac9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafbbc15fb7c0238f44cb8c7f1e5dac9f">DAC12AMP_6</a>&#160;&#160;&#160;(6*0x0020u)  /* DAC12 amplifier 6: medium, high */</td></tr>
<tr class="separator:aafbbc15fb7c0238f44cb8c7f1e5dac9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a857bc7cc6eb863fb0a65aaa53ca56993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a857bc7cc6eb863fb0a65aaa53ca56993">DAC12AMP_7</a>&#160;&#160;&#160;(7*0x0020u)  /* DAC12 amplifier 7: high,   high */</td></tr>
<tr class="separator:a857bc7cc6eb863fb0a65aaa53ca56993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72bb39b1c67c3b005c8bbf350c2fb8f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a72bb39b1c67c3b005c8bbf350c2fb8f0">DAC12LSEL_0</a>&#160;&#160;&#160;(0*0x0400u)  /* DAC12 load select 0: direct */</td></tr>
<tr class="separator:a72bb39b1c67c3b005c8bbf350c2fb8f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e4eece2e9cbba8c8cbd17073c1706b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4e4eece2e9cbba8c8cbd17073c1706b9">DAC12LSEL_1</a>&#160;&#160;&#160;(1*0x0400u)  /* DAC12 load select 1: latched with DAT */</td></tr>
<tr class="separator:a4e4eece2e9cbba8c8cbd17073c1706b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac706fc81b1efc447186a1240a844e3b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac706fc81b1efc447186a1240a844e3b5">DAC12LSEL_2</a>&#160;&#160;&#160;(2*0x0400u)  /* DAC12 load select 2: latched with pos. Timer_A3.OUT1 */</td></tr>
<tr class="separator:ac706fc81b1efc447186a1240a844e3b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fd41105cb3ba4d39d02de9bdf769c10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4fd41105cb3ba4d39d02de9bdf769c10">DAC12LSEL_3</a>&#160;&#160;&#160;(3*0x0400u)  /* DAC12 load select 3: latched with pos. Timer_B7.OUT1 */</td></tr>
<tr class="separator:a4fd41105cb3ba4d39d02de9bdf769c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ef025d1e6b25198c0e35e3c33287c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa5ef025d1e6b25198c0e35e3c33287c6">DAC12SREF_0</a>&#160;&#160;&#160;(0*0x2000u)  /* DAC12 reference 0: Vref+ */</td></tr>
<tr class="separator:aa5ef025d1e6b25198c0e35e3c33287c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b64a22aa7ba4a87ff5758741335ec40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1b64a22aa7ba4a87ff5758741335ec40">DAC12SREF_1</a>&#160;&#160;&#160;(1*0x2000u)  /* DAC12 reference 1: Vref+ */</td></tr>
<tr class="separator:a1b64a22aa7ba4a87ff5758741335ec40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ad4c52e285bf586848808f3885294d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49ad4c52e285bf586848808f3885294d">DAC12SREF_2</a>&#160;&#160;&#160;(2*0x2000u)  /* DAC12 reference 2: Veref+ */</td></tr>
<tr class="separator:a49ad4c52e285bf586848808f3885294d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac72017eb938b5b7b6e52f95f2118e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaac72017eb938b5b7b6e52f95f2118e2">DAC12SREF_3</a>&#160;&#160;&#160;(3*0x2000u)  /* DAC12 reference 3: Veref+ */</td></tr>
<tr class="separator:aaac72017eb938b5b7b6e52f95f2118e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f2c2e81d10d7dbfa7af9c75586abde2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7f2c2e81d10d7dbfa7af9c75586abde2">DAC12DFJ</a>&#160;&#160;&#160;(0x0001u)    /* DAC12 Data Format Justification */</td></tr>
<tr class="separator:a7f2c2e81d10d7dbfa7af9c75586abde2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a321ad4afc9b5363e208904355f477bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a321ad4afc9b5363e208904355f477bd2">DAC12OG</a>&#160;&#160;&#160;(0x0002u)    /* DAC12 output buffer gain: 0: 3x gain / 1: 2x gain */</td></tr>
<tr class="separator:a321ad4afc9b5363e208904355f477bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c2f88298eef41717a21446c046b2a48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9c2f88298eef41717a21446c046b2a48">DAC12LOCK</a>&#160;&#160;&#160;(0x0001u)    /* DAC12 Calibration Lock */</td></tr>
<tr class="separator:a9c2f88298eef41717a21446c046b2a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5755faae5239425da45bd05edd84015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af5755faae5239425da45bd05edd84015">DAC12PW</a>&#160;&#160;&#160;(0xA500u)    /* DAC12 Calibration Register write Password */</td></tr>
<tr class="separator:af5755faae5239425da45bd05edd84015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a7899a86d3d509205e53c592d89365a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0a7899a86d3d509205e53c592d89365a">DACIV_NONE</a>&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td></tr>
<tr class="separator:a0a7899a86d3d509205e53c592d89365a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9eb5472508dc82418c7028215428542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac9eb5472508dc82418c7028215428542">DACIV_DAC12IFG_0</a>&#160;&#160;&#160;(0x0002u)    /* DAC12IFG_0 */</td></tr>
<tr class="separator:ac9eb5472508dc82418c7028215428542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70e9ad1f48783329df01318de77683f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a70e9ad1f48783329df01318de77683f4">DACIV_DAC12IFG_1</a>&#160;&#160;&#160;(0x0004u)    /* DAC12IFG_1 */</td></tr>
<tr class="separator:a70e9ad1f48783329df01318de77683f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a413bda3c2e6ba2c8cc1545158cf8e14e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a413bda3c2e6ba2c8cc1545158cf8e14e">OFS_DMACTL0</a>&#160;&#160;&#160;(0x0000u)    /* DMA Module Control 0 */</td></tr>
<tr class="separator:a413bda3c2e6ba2c8cc1545158cf8e14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60c68b53036c9c1f5ebe5dfa58ecc1dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a60c68b53036c9c1f5ebe5dfa58ecc1dc">OFS_DMACTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a413bda3c2e6ba2c8cc1545158cf8e14e">OFS_DMACTL0</a></td></tr>
<tr class="separator:a60c68b53036c9c1f5ebe5dfa58ecc1dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a6d4767dee3d90d16c3c8dfbccc8e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2a6d4767dee3d90d16c3c8dfbccc8e7a">OFS_DMACTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a413bda3c2e6ba2c8cc1545158cf8e14e">OFS_DMACTL0</a>+1</td></tr>
<tr class="separator:a2a6d4767dee3d90d16c3c8dfbccc8e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac144d2cd05d9ad988394551fb5c0b347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac144d2cd05d9ad988394551fb5c0b347">OFS_DMACTL1</a>&#160;&#160;&#160;(0x0002u)    /* DMA Module Control 1 */</td></tr>
<tr class="separator:ac144d2cd05d9ad988394551fb5c0b347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab06f290438c41c42d7c34d1c7d81b620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab06f290438c41c42d7c34d1c7d81b620">OFS_DMACTL1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac144d2cd05d9ad988394551fb5c0b347">OFS_DMACTL1</a></td></tr>
<tr class="separator:ab06f290438c41c42d7c34d1c7d81b620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36fd129f3d6d3b937372342449098020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a36fd129f3d6d3b937372342449098020">OFS_DMACTL1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac144d2cd05d9ad988394551fb5c0b347">OFS_DMACTL1</a>+1</td></tr>
<tr class="separator:a36fd129f3d6d3b937372342449098020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bcc5bb18fd3694e43a62483e2e0dcfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9bcc5bb18fd3694e43a62483e2e0dcfe">OFS_DMACTL2</a>&#160;&#160;&#160;(0x0004u)    /* DMA Module Control 2 */</td></tr>
<tr class="separator:a9bcc5bb18fd3694e43a62483e2e0dcfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d9f6cbc03b656a6aea439ff0e6c1ec6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d9f6cbc03b656a6aea439ff0e6c1ec6">OFS_DMACTL2_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9bcc5bb18fd3694e43a62483e2e0dcfe">OFS_DMACTL2</a></td></tr>
<tr class="separator:a9d9f6cbc03b656a6aea439ff0e6c1ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a553671208743061f9967065bb54c648e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a553671208743061f9967065bb54c648e">OFS_DMACTL2_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9bcc5bb18fd3694e43a62483e2e0dcfe">OFS_DMACTL2</a>+1</td></tr>
<tr class="separator:a553671208743061f9967065bb54c648e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5bdf12f39344a7b02617d097fed8eb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad5bdf12f39344a7b02617d097fed8eb3">OFS_DMACTL3</a>&#160;&#160;&#160;(0x0006u)    /* DMA Module Control 3 */</td></tr>
<tr class="separator:ad5bdf12f39344a7b02617d097fed8eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac74fdc91acbdb740e02290c0db8cfe64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac74fdc91acbdb740e02290c0db8cfe64">OFS_DMACTL3_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad5bdf12f39344a7b02617d097fed8eb3">OFS_DMACTL3</a></td></tr>
<tr class="separator:ac74fdc91acbdb740e02290c0db8cfe64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b17bf2fe07d71f2b41479e90d9c1c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b17bf2fe07d71f2b41479e90d9c1c5f">OFS_DMACTL3_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad5bdf12f39344a7b02617d097fed8eb3">OFS_DMACTL3</a>+1</td></tr>
<tr class="separator:a3b17bf2fe07d71f2b41479e90d9c1c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b4819c16c929cad00258e07af28402b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b4819c16c929cad00258e07af28402b">OFS_DMACTL4</a>&#160;&#160;&#160;(0x0008u)    /* DMA Module Control 4 */</td></tr>
<tr class="separator:a3b4819c16c929cad00258e07af28402b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80778e6336824224d7353df225575a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a80778e6336824224d7353df225575a75">OFS_DMACTL4_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b4819c16c929cad00258e07af28402b">OFS_DMACTL4</a></td></tr>
<tr class="separator:a80778e6336824224d7353df225575a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54559d739f23b50b347f3fa272a88093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54559d739f23b50b347f3fa272a88093">OFS_DMACTL4_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b4819c16c929cad00258e07af28402b">OFS_DMACTL4</a>+1</td></tr>
<tr class="separator:a54559d739f23b50b347f3fa272a88093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6481f2fe9fb89c611bff9e3313ba6807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6481f2fe9fb89c611bff9e3313ba6807">OFS_DMAIV</a>&#160;&#160;&#160;(0x000Eu)    /* DMA Interrupt Vector Word */</td></tr>
<tr class="separator:a6481f2fe9fb89c611bff9e3313ba6807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54a529e9f1c2c33b343ab9489dfaebb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54a529e9f1c2c33b343ab9489dfaebb8">OFS_DMAIV_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6481f2fe9fb89c611bff9e3313ba6807">OFS_DMAIV</a></td></tr>
<tr class="separator:a54a529e9f1c2c33b343ab9489dfaebb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a529fa081890bf3796aa062d59b216706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a529fa081890bf3796aa062d59b216706">OFS_DMAIV_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6481f2fe9fb89c611bff9e3313ba6807">OFS_DMAIV</a>+1</td></tr>
<tr class="separator:a529fa081890bf3796aa062d59b216706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa52bf63037dcbe9ae8d60e98ef41163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afa52bf63037dcbe9ae8d60e98ef41163">OFS_DMA0CTL</a>&#160;&#160;&#160;(0x0010u)    /* DMA Channel 0 Control */</td></tr>
<tr class="separator:afa52bf63037dcbe9ae8d60e98ef41163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae950582e85b82b1e6f3e193301d4b29c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae950582e85b82b1e6f3e193301d4b29c">OFS_DMA0CTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afa52bf63037dcbe9ae8d60e98ef41163">OFS_DMA0CTL</a></td></tr>
<tr class="separator:ae950582e85b82b1e6f3e193301d4b29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2be638ed2e30398556b984282fad5e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2be638ed2e30398556b984282fad5e8">OFS_DMA0CTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afa52bf63037dcbe9ae8d60e98ef41163">OFS_DMA0CTL</a>+1</td></tr>
<tr class="separator:ad2be638ed2e30398556b984282fad5e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81da65c3bc30612de24113d9ea1e149e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81da65c3bc30612de24113d9ea1e149e">OFS_DMA0SA</a>&#160;&#160;&#160;(0x0012u)    /* DMA Channel 0 Source Address */</td></tr>
<tr class="separator:a81da65c3bc30612de24113d9ea1e149e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e75ddc88371250f224f1708fb1a3392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e75ddc88371250f224f1708fb1a3392">OFS_DMA0DA</a>&#160;&#160;&#160;(0x0016u)    /* DMA Channel 0 Destination Address */</td></tr>
<tr class="separator:a0e75ddc88371250f224f1708fb1a3392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a477cc92f78d396968eed6f44d7c2f624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a477cc92f78d396968eed6f44d7c2f624">OFS_DMA0SZ</a>&#160;&#160;&#160;(0x001Au)    /* DMA Channel 0 Transfer Size */</td></tr>
<tr class="separator:a477cc92f78d396968eed6f44d7c2f624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3346d8924bd4261d9b27bafbb1b83276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3346d8924bd4261d9b27bafbb1b83276">OFS_DMA1CTL</a>&#160;&#160;&#160;(0x0020u)    /* DMA Channel 1 Control */</td></tr>
<tr class="separator:a3346d8924bd4261d9b27bafbb1b83276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46a7484e8296492376d3df6a18b6f19b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a46a7484e8296492376d3df6a18b6f19b">OFS_DMA1CTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3346d8924bd4261d9b27bafbb1b83276">OFS_DMA1CTL</a></td></tr>
<tr class="separator:a46a7484e8296492376d3df6a18b6f19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ae97692f7e975c20237c209bd24349f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8ae97692f7e975c20237c209bd24349f">OFS_DMA1CTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3346d8924bd4261d9b27bafbb1b83276">OFS_DMA1CTL</a>+1</td></tr>
<tr class="separator:a8ae97692f7e975c20237c209bd24349f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a830762e334b9857842f8ecd84453bd28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a830762e334b9857842f8ecd84453bd28">OFS_DMA1SA</a>&#160;&#160;&#160;(0x0022u)    /* DMA Channel 1 Source Address */</td></tr>
<tr class="separator:a830762e334b9857842f8ecd84453bd28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabfc4e99335a5ed95ac14ab6df4bdaed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabfc4e99335a5ed95ac14ab6df4bdaed">OFS_DMA1DA</a>&#160;&#160;&#160;(0x0026u)    /* DMA Channel 1 Destination Address */</td></tr>
<tr class="separator:aabfc4e99335a5ed95ac14ab6df4bdaed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c065b0025ebc59c7acd76ee07321060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9c065b0025ebc59c7acd76ee07321060">OFS_DMA1SZ</a>&#160;&#160;&#160;(0x002Au)    /* DMA Channel 1 Transfer Size */</td></tr>
<tr class="separator:a9c065b0025ebc59c7acd76ee07321060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae259e5aec1c165596f982fafa57f44a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae259e5aec1c165596f982fafa57f44a7">OFS_DMA2CTL</a>&#160;&#160;&#160;(0x0030u)    /* DMA Channel 2 Control */</td></tr>
<tr class="separator:ae259e5aec1c165596f982fafa57f44a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d337c423c5dbc1f923fd3eb272cdd9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d337c423c5dbc1f923fd3eb272cdd9d">OFS_DMA2CTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae259e5aec1c165596f982fafa57f44a7">OFS_DMA2CTL</a></td></tr>
<tr class="separator:a2d337c423c5dbc1f923fd3eb272cdd9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab87f2ecefa95b3e749c9b311c639e4c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab87f2ecefa95b3e749c9b311c639e4c7">OFS_DMA2CTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae259e5aec1c165596f982fafa57f44a7">OFS_DMA2CTL</a>+1</td></tr>
<tr class="separator:ab87f2ecefa95b3e749c9b311c639e4c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab31f1da7b568654b6c27d150153cf681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab31f1da7b568654b6c27d150153cf681">OFS_DMA2SA</a>&#160;&#160;&#160;(0x0032u)    /* DMA Channel 2 Source Address */</td></tr>
<tr class="separator:ab31f1da7b568654b6c27d150153cf681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47d7357054d4e0eabf2169fc2fb311ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a47d7357054d4e0eabf2169fc2fb311ef">OFS_DMA2DA</a>&#160;&#160;&#160;(0x0036u)    /* DMA Channel 2 Destination Address */</td></tr>
<tr class="separator:a47d7357054d4e0eabf2169fc2fb311ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe50948b4759b57e8811faa4306b9d9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afe50948b4759b57e8811faa4306b9d9b">OFS_DMA2SZ</a>&#160;&#160;&#160;(0x003Au)    /* DMA Channel 2 Transfer Size */</td></tr>
<tr class="separator:afe50948b4759b57e8811faa4306b9d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11a53574274272f5d85fd964c57dd3e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a11a53574274272f5d85fd964c57dd3e4">DMA0TSEL0</a>&#160;&#160;&#160;(0x0001u)    /* DMA channel 0 transfer select bit 0 */</td></tr>
<tr class="separator:a11a53574274272f5d85fd964c57dd3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb004e38060a4292dc846e8376aabb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8eb004e38060a4292dc846e8376aabb5">DMA0TSEL1</a>&#160;&#160;&#160;(0x0002u)    /* DMA channel 0 transfer select bit 1 */</td></tr>
<tr class="separator:a8eb004e38060a4292dc846e8376aabb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeedc84a2c9f625ca9cf321138a080f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adeedc84a2c9f625ca9cf321138a080f0">DMA0TSEL2</a>&#160;&#160;&#160;(0x0004u)    /* DMA channel 0 transfer select bit 2 */</td></tr>
<tr class="separator:adeedc84a2c9f625ca9cf321138a080f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59624e59ee2dc0017112f33482b7a18a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a59624e59ee2dc0017112f33482b7a18a">DMA0TSEL3</a>&#160;&#160;&#160;(0x0008u)    /* DMA channel 0 transfer select bit 3 */</td></tr>
<tr class="separator:a59624e59ee2dc0017112f33482b7a18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e6bd7a4de9c079ed417d2e47d62a8aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e6bd7a4de9c079ed417d2e47d62a8aa">DMA0TSEL4</a>&#160;&#160;&#160;(0x0010u)    /* DMA channel 0 transfer select bit 4 */</td></tr>
<tr class="separator:a0e6bd7a4de9c079ed417d2e47d62a8aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a244a44bcb6b780ecacbef9d6ce0159e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a244a44bcb6b780ecacbef9d6ce0159e2">DMA1TSEL0</a>&#160;&#160;&#160;(0x0100u)    /* DMA channel 1 transfer select bit 0 */</td></tr>
<tr class="separator:a244a44bcb6b780ecacbef9d6ce0159e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d882b4e435f492eb3452d3280517cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d882b4e435f492eb3452d3280517cab">DMA1TSEL1</a>&#160;&#160;&#160;(0x0200u)    /* DMA channel 1 transfer select bit 1 */</td></tr>
<tr class="separator:a9d882b4e435f492eb3452d3280517cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6626c80e5e333f9d09c1d1e9af71d3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6626c80e5e333f9d09c1d1e9af71d3f">DMA1TSEL2</a>&#160;&#160;&#160;(0x0400u)    /* DMA channel 1 transfer select bit 2 */</td></tr>
<tr class="separator:ac6626c80e5e333f9d09c1d1e9af71d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabe5b6e8c309497826998c9360a836d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabe5b6e8c309497826998c9360a836d0">DMA1TSEL3</a>&#160;&#160;&#160;(0x0800u)    /* DMA channel 1 transfer select bit 3 */</td></tr>
<tr class="separator:aabe5b6e8c309497826998c9360a836d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa540040d35576af9554bc5cf8adebbf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa540040d35576af9554bc5cf8adebbf1">DMA1TSEL4</a>&#160;&#160;&#160;(0x1000u)    /* DMA channel 1 transfer select bit 4 */</td></tr>
<tr class="separator:aa540040d35576af9554bc5cf8adebbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab552d5f50c10d291557a608e3e1af503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab552d5f50c10d291557a608e3e1af503">DMA0TSEL0_L</a>&#160;&#160;&#160;(0x0001u)    /* DMA channel 0 transfer select bit 0 */</td></tr>
<tr class="separator:ab552d5f50c10d291557a608e3e1af503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c7fbdb50d9f408daacb22729f50f64d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c7fbdb50d9f408daacb22729f50f64d">DMA0TSEL1_L</a>&#160;&#160;&#160;(0x0002u)    /* DMA channel 0 transfer select bit 1 */</td></tr>
<tr class="separator:a5c7fbdb50d9f408daacb22729f50f64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61221a29542bfdf2114c68d28ab8e7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a61221a29542bfdf2114c68d28ab8e7dd">DMA0TSEL2_L</a>&#160;&#160;&#160;(0x0004u)    /* DMA channel 0 transfer select bit 2 */</td></tr>
<tr class="separator:a61221a29542bfdf2114c68d28ab8e7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af34033eb23bea55165c906e760b3fb96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af34033eb23bea55165c906e760b3fb96">DMA0TSEL3_L</a>&#160;&#160;&#160;(0x0008u)    /* DMA channel 0 transfer select bit 3 */</td></tr>
<tr class="separator:af34033eb23bea55165c906e760b3fb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dd6cb8cf22cbfb26e52cc41141c805b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6dd6cb8cf22cbfb26e52cc41141c805b">DMA0TSEL4_L</a>&#160;&#160;&#160;(0x0010u)    /* DMA channel 0 transfer select bit 4 */</td></tr>
<tr class="separator:a6dd6cb8cf22cbfb26e52cc41141c805b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac5325e5219ce199fcb99380901358d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac5325e5219ce199fcb99380901358d3">DMA1TSEL0_H</a>&#160;&#160;&#160;(0x0001u)    /* DMA channel 1 transfer select bit 0 */</td></tr>
<tr class="separator:aac5325e5219ce199fcb99380901358d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2392e914cba01600d1a1812aa34d064d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2392e914cba01600d1a1812aa34d064d">DMA1TSEL1_H</a>&#160;&#160;&#160;(0x0002u)    /* DMA channel 1 transfer select bit 1 */</td></tr>
<tr class="separator:a2392e914cba01600d1a1812aa34d064d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a36d9d62d5ea53021751986cac89158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a36d9d62d5ea53021751986cac89158">DMA1TSEL2_H</a>&#160;&#160;&#160;(0x0004u)    /* DMA channel 1 transfer select bit 2 */</td></tr>
<tr class="separator:a7a36d9d62d5ea53021751986cac89158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f588b8311a7bb20efc89fcc02add6d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f588b8311a7bb20efc89fcc02add6d5">DMA1TSEL3_H</a>&#160;&#160;&#160;(0x0008u)    /* DMA channel 1 transfer select bit 3 */</td></tr>
<tr class="separator:a4f588b8311a7bb20efc89fcc02add6d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae386932adcaa1c338e78fd072f7bbfe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae386932adcaa1c338e78fd072f7bbfe3">DMA1TSEL4_H</a>&#160;&#160;&#160;(0x0010u)    /* DMA channel 1 transfer select bit 4 */</td></tr>
<tr class="separator:ae386932adcaa1c338e78fd072f7bbfe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadcfd83dda08a991aed772f3643024a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aadcfd83dda08a991aed772f3643024a5">DMA2TSEL0</a>&#160;&#160;&#160;(0x0001u)    /* DMA channel 2 transfer select bit 0 */</td></tr>
<tr class="separator:aadcfd83dda08a991aed772f3643024a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8586ac7d752caff2c0983c6dbc1704cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8586ac7d752caff2c0983c6dbc1704cb">DMA2TSEL1</a>&#160;&#160;&#160;(0x0002u)    /* DMA channel 2 transfer select bit 1 */</td></tr>
<tr class="separator:a8586ac7d752caff2c0983c6dbc1704cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a041e71f735b7a89b889bb47a6c6600da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a041e71f735b7a89b889bb47a6c6600da">DMA2TSEL2</a>&#160;&#160;&#160;(0x0004u)    /* DMA channel 2 transfer select bit 2 */</td></tr>
<tr class="separator:a041e71f735b7a89b889bb47a6c6600da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2420c2a665f441a76f34b158c1eeba19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2420c2a665f441a76f34b158c1eeba19">DMA2TSEL3</a>&#160;&#160;&#160;(0x0008u)    /* DMA channel 2 transfer select bit 3 */</td></tr>
<tr class="separator:a2420c2a665f441a76f34b158c1eeba19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e8d21c836e0455659938acadcc0ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a77e8d21c836e0455659938acadcc0ed8">DMA2TSEL4</a>&#160;&#160;&#160;(0x0010u)    /* DMA channel 2 transfer select bit 4 */</td></tr>
<tr class="separator:a77e8d21c836e0455659938acadcc0ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9cf7ffdceb41e31e69a17b4d6940432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad9cf7ffdceb41e31e69a17b4d6940432">DMA2TSEL0_L</a>&#160;&#160;&#160;(0x0001u)    /* DMA channel 2 transfer select bit 0 */</td></tr>
<tr class="separator:ad9cf7ffdceb41e31e69a17b4d6940432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae175c19da5cc03babc7b43ca1249e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae175c19da5cc03babc7b43ca1249e3b">DMA2TSEL1_L</a>&#160;&#160;&#160;(0x0002u)    /* DMA channel 2 transfer select bit 1 */</td></tr>
<tr class="separator:aae175c19da5cc03babc7b43ca1249e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0f328886ee91426628414bf29e3d03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0f328886ee91426628414bf29e3d03b">DMA2TSEL2_L</a>&#160;&#160;&#160;(0x0004u)    /* DMA channel 2 transfer select bit 2 */</td></tr>
<tr class="separator:aa0f328886ee91426628414bf29e3d03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29dda2e25ed5d29b8dbd5801dd918668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29dda2e25ed5d29b8dbd5801dd918668">DMA2TSEL3_L</a>&#160;&#160;&#160;(0x0008u)    /* DMA channel 2 transfer select bit 3 */</td></tr>
<tr class="separator:a29dda2e25ed5d29b8dbd5801dd918668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10d440fb5c66d6c1311a80b64a5441e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a10d440fb5c66d6c1311a80b64a5441e4">DMA2TSEL4_L</a>&#160;&#160;&#160;(0x0010u)    /* DMA channel 2 transfer select bit 4 */</td></tr>
<tr class="separator:a10d440fb5c66d6c1311a80b64a5441e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02bcb3f230648344ddef03d2ccea19eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02bcb3f230648344ddef03d2ccea19eb">ENNMI</a>&#160;&#160;&#160;(0x0001u)    /* Enable NMI interruption of DMA */</td></tr>
<tr class="separator:a02bcb3f230648344ddef03d2ccea19eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1d48ecc012cc80477ac9fe804e3775c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af1d48ecc012cc80477ac9fe804e3775c">ROUNDROBIN</a>&#160;&#160;&#160;(0x0002u)    /* Round-Robin DMA channel priorities */</td></tr>
<tr class="separator:af1d48ecc012cc80477ac9fe804e3775c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a504d3ba8de42fb739343b5a2230adcb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a504d3ba8de42fb739343b5a2230adcb9">DMARMWDIS</a>&#160;&#160;&#160;(0x0004u)    /* Inhibited DMA transfers during read-modify-write CPU operations */</td></tr>
<tr class="separator:a504d3ba8de42fb739343b5a2230adcb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29ffbf51a7d80bf56d2f730ebd589806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29ffbf51a7d80bf56d2f730ebd589806">ENNMI_L</a>&#160;&#160;&#160;(0x0001u)    /* Enable NMI interruption of DMA */</td></tr>
<tr class="separator:a29ffbf51a7d80bf56d2f730ebd589806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abae9f75a7d05ddf6bc76e8ed982027c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abae9f75a7d05ddf6bc76e8ed982027c0">ROUNDROBIN_L</a>&#160;&#160;&#160;(0x0002u)    /* Round-Robin DMA channel priorities */</td></tr>
<tr class="separator:abae9f75a7d05ddf6bc76e8ed982027c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7b65913a3f6470fe8297b222c7ebcb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af7b65913a3f6470fe8297b222c7ebcb2">DMARMWDIS_L</a>&#160;&#160;&#160;(0x0004u)    /* Inhibited DMA transfers during read-modify-write CPU operations */</td></tr>
<tr class="separator:af7b65913a3f6470fe8297b222c7ebcb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e90d17e1521f4f83da649b3bc79b3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e90d17e1521f4f83da649b3bc79b3ef">DMAREQ</a>&#160;&#160;&#160;(0x0001u)    /* Initiate DMA transfer with DMATSEL */</td></tr>
<tr class="separator:a5e90d17e1521f4f83da649b3bc79b3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d7c9f02bb7e738557accb071509e1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a20d7c9f02bb7e738557accb071509e1c">DMAABORT</a>&#160;&#160;&#160;(0x0002u)    /* DMA transfer aborted by NMI */</td></tr>
<tr class="separator:a20d7c9f02bb7e738557accb071509e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b8293f220c6dcf823b6d8220562b81e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6b8293f220c6dcf823b6d8220562b81e">DMAIE</a>&#160;&#160;&#160;(0x0004u)    /* DMA interrupt enable */</td></tr>
<tr class="separator:a6b8293f220c6dcf823b6d8220562b81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39d2154df69c8c9daee7da94496b9325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a39d2154df69c8c9daee7da94496b9325">DMAIFG</a>&#160;&#160;&#160;(0x0008u)    /* DMA interrupt flag */</td></tr>
<tr class="separator:a39d2154df69c8c9daee7da94496b9325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c55cb8ff888a37e6a2811ef35e1dc8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1c55cb8ff888a37e6a2811ef35e1dc8a">DMAEN</a>&#160;&#160;&#160;(0x0010u)    /* DMA enable */</td></tr>
<tr class="separator:a1c55cb8ff888a37e6a2811ef35e1dc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e45390385e7407c81e332b50484dd8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e45390385e7407c81e332b50484dd8c">DMALEVEL</a>&#160;&#160;&#160;(0x0020u)    /* DMA level sensitive trigger select */</td></tr>
<tr class="separator:a5e45390385e7407c81e332b50484dd8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86d3fa5c1c9e2369f56580a663815d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a86d3fa5c1c9e2369f56580a663815d1b">DMASRCBYTE</a>&#160;&#160;&#160;(0x0040u)    /* DMA source byte */</td></tr>
<tr class="separator:a86d3fa5c1c9e2369f56580a663815d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e8ca78dcd79dfb743c5db01787a1161"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e8ca78dcd79dfb743c5db01787a1161">DMADSTBYTE</a>&#160;&#160;&#160;(0x0080u)    /* DMA destination byte */</td></tr>
<tr class="separator:a5e8ca78dcd79dfb743c5db01787a1161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc971c59cde15e31ff2aaa132639c5ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abc971c59cde15e31ff2aaa132639c5ee">DMASRCINCR0</a>&#160;&#160;&#160;(0x0100u)    /* DMA source increment bit 0 */</td></tr>
<tr class="separator:abc971c59cde15e31ff2aaa132639c5ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11e46c245e4e27f382294cbc283036ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a11e46c245e4e27f382294cbc283036ca">DMASRCINCR1</a>&#160;&#160;&#160;(0x0200u)    /* DMA source increment bit 1 */</td></tr>
<tr class="separator:a11e46c245e4e27f382294cbc283036ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ff9870252b55e2c594cfa8cd6bfaf15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1ff9870252b55e2c594cfa8cd6bfaf15">DMADSTINCR0</a>&#160;&#160;&#160;(0x0400u)    /* DMA destination increment bit 0 */</td></tr>
<tr class="separator:a1ff9870252b55e2c594cfa8cd6bfaf15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7be5b1994e7affbefa6eb9f6a7a13abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7be5b1994e7affbefa6eb9f6a7a13abc">DMADSTINCR1</a>&#160;&#160;&#160;(0x0800u)    /* DMA destination increment bit 1 */</td></tr>
<tr class="separator:a7be5b1994e7affbefa6eb9f6a7a13abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a000241ed8b078422d87ba5aed5166c2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a000241ed8b078422d87ba5aed5166c2a">DMADT0</a>&#160;&#160;&#160;(0x1000u)    /* DMA transfer mode bit 0 */</td></tr>
<tr class="separator:a000241ed8b078422d87ba5aed5166c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e841538e65196c12d326395425472b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8e841538e65196c12d326395425472b2">DMADT1</a>&#160;&#160;&#160;(0x2000u)    /* DMA transfer mode bit 1 */</td></tr>
<tr class="separator:a8e841538e65196c12d326395425472b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1945111adb1cf4dc33a079580fe6cef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1945111adb1cf4dc33a079580fe6cef9">DMADT2</a>&#160;&#160;&#160;(0x4000u)    /* DMA transfer mode bit 2 */</td></tr>
<tr class="separator:a1945111adb1cf4dc33a079580fe6cef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe46c7a6f5ccfbd8c421bf4f7003495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adbe46c7a6f5ccfbd8c421bf4f7003495">DMAREQ_L</a>&#160;&#160;&#160;(0x0001u)    /* Initiate DMA transfer with DMATSEL */</td></tr>
<tr class="separator:adbe46c7a6f5ccfbd8c421bf4f7003495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6241e2286b73f536ac61b417c77a753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad6241e2286b73f536ac61b417c77a753">DMAABORT_L</a>&#160;&#160;&#160;(0x0002u)    /* DMA transfer aborted by NMI */</td></tr>
<tr class="separator:ad6241e2286b73f536ac61b417c77a753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae03cdd2e4921b4ac80f2875b2053ea71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae03cdd2e4921b4ac80f2875b2053ea71">DMAIE_L</a>&#160;&#160;&#160;(0x0004u)    /* DMA interrupt enable */</td></tr>
<tr class="separator:ae03cdd2e4921b4ac80f2875b2053ea71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af35ff0ce6b47f8d71db18f278af43b38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af35ff0ce6b47f8d71db18f278af43b38">DMAIFG_L</a>&#160;&#160;&#160;(0x0008u)    /* DMA interrupt flag */</td></tr>
<tr class="separator:af35ff0ce6b47f8d71db18f278af43b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2607a06512c3db1df1f17958e2e5a2dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2607a06512c3db1df1f17958e2e5a2dd">DMAEN_L</a>&#160;&#160;&#160;(0x0010u)    /* DMA enable */</td></tr>
<tr class="separator:a2607a06512c3db1df1f17958e2e5a2dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb697be63c7513dcb96ddc2e7d75e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6eb697be63c7513dcb96ddc2e7d75e6a">DMALEVEL_L</a>&#160;&#160;&#160;(0x0020u)    /* DMA level sensitive trigger select */</td></tr>
<tr class="separator:a6eb697be63c7513dcb96ddc2e7d75e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe386e7773b9dd71790a72d793481c69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abe386e7773b9dd71790a72d793481c69">DMASRCBYTE_L</a>&#160;&#160;&#160;(0x0040u)    /* DMA source byte */</td></tr>
<tr class="separator:abe386e7773b9dd71790a72d793481c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9edda73d37a2216d098727f992a27384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9edda73d37a2216d098727f992a27384">DMADSTBYTE_L</a>&#160;&#160;&#160;(0x0080u)    /* DMA destination byte */</td></tr>
<tr class="separator:a9edda73d37a2216d098727f992a27384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75834c893b7d65d1038e70fa7e28aaa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a75834c893b7d65d1038e70fa7e28aaa8">DMASRCINCR0_H</a>&#160;&#160;&#160;(0x0001u)    /* DMA source increment bit 0 */</td></tr>
<tr class="separator:a75834c893b7d65d1038e70fa7e28aaa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77d4ca27c0f6a526f1b9622c150c7137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a77d4ca27c0f6a526f1b9622c150c7137">DMASRCINCR1_H</a>&#160;&#160;&#160;(0x0002u)    /* DMA source increment bit 1 */</td></tr>
<tr class="separator:a77d4ca27c0f6a526f1b9622c150c7137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3f377cd79cdf2467f168c1d32cb7a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3f377cd79cdf2467f168c1d32cb7a1a">DMADSTINCR0_H</a>&#160;&#160;&#160;(0x0004u)    /* DMA destination increment bit 0 */</td></tr>
<tr class="separator:ac3f377cd79cdf2467f168c1d32cb7a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a197364ebabf15f9165cb04e07187ef3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a197364ebabf15f9165cb04e07187ef3d">DMADSTINCR1_H</a>&#160;&#160;&#160;(0x0008u)    /* DMA destination increment bit 1 */</td></tr>
<tr class="separator:a197364ebabf15f9165cb04e07187ef3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b4a4cacaa7896da9f54946c268bff62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b4a4cacaa7896da9f54946c268bff62">DMADT0_H</a>&#160;&#160;&#160;(0x0010u)    /* DMA transfer mode bit 0 */</td></tr>
<tr class="separator:a5b4a4cacaa7896da9f54946c268bff62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9abcd3388068fd5d84acc7d22400ce25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9abcd3388068fd5d84acc7d22400ce25">DMADT1_H</a>&#160;&#160;&#160;(0x0020u)    /* DMA transfer mode bit 1 */</td></tr>
<tr class="separator:a9abcd3388068fd5d84acc7d22400ce25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5063451bae4f5d134ce7295949308c64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5063451bae4f5d134ce7295949308c64">DMADT2_H</a>&#160;&#160;&#160;(0x0040u)    /* DMA transfer mode bit 2 */</td></tr>
<tr class="separator:a5063451bae4f5d134ce7295949308c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44c123d946f198a3e8c1fa002f165b06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a44c123d946f198a3e8c1fa002f165b06">DMASWDW</a>&#160;&#160;&#160;(0*0x0040u)  /* DMA transfer: source word to destination word */</td></tr>
<tr class="separator:a44c123d946f198a3e8c1fa002f165b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace456b70b0ba64865983fd1ac3825fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace456b70b0ba64865983fd1ac3825fc6">DMASBDW</a>&#160;&#160;&#160;(1*0x0040u)  /* DMA transfer: source byte to destination word */</td></tr>
<tr class="separator:ace456b70b0ba64865983fd1ac3825fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaff8f448ef539e7ca001b301fd41ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeaff8f448ef539e7ca001b301fd41ddd">DMASWDB</a>&#160;&#160;&#160;(2*0x0040u)  /* DMA transfer: source word to destination byte */</td></tr>
<tr class="separator:aeaff8f448ef539e7ca001b301fd41ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf13bbafd38741617f3a28c33b33c22a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaf13bbafd38741617f3a28c33b33c22a">DMASBDB</a>&#160;&#160;&#160;(3*0x0040u)  /* DMA transfer: source byte to destination byte */</td></tr>
<tr class="separator:aaf13bbafd38741617f3a28c33b33c22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3615b03d97e13408d88e3dc08eb713a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af3615b03d97e13408d88e3dc08eb713a">DMASRCINCR_0</a>&#160;&#160;&#160;(0*0x0100u)  /* DMA source increment 0: source address unchanged */</td></tr>
<tr class="separator:af3615b03d97e13408d88e3dc08eb713a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af29d85bbbad141b96d0fa6c7a82bd3f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af29d85bbbad141b96d0fa6c7a82bd3f4">DMASRCINCR_1</a>&#160;&#160;&#160;(1*0x0100u)  /* DMA source increment 1: source address unchanged */</td></tr>
<tr class="separator:af29d85bbbad141b96d0fa6c7a82bd3f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf4d43af6e8c95d79c90c42f5c0286df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abf4d43af6e8c95d79c90c42f5c0286df">DMASRCINCR_2</a>&#160;&#160;&#160;(2*0x0100u)  /* DMA source increment 2: source address decremented */</td></tr>
<tr class="separator:abf4d43af6e8c95d79c90c42f5c0286df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a476f284c870177714d57c3346af18bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a476f284c870177714d57c3346af18bac">DMASRCINCR_3</a>&#160;&#160;&#160;(3*0x0100u)  /* DMA source increment 3: source address incremented */</td></tr>
<tr class="separator:a476f284c870177714d57c3346af18bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9a3b6986422feebe24a354ec801845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d9a3b6986422feebe24a354ec801845">DMADSTINCR_0</a>&#160;&#160;&#160;(0*0x0400u)  /* DMA destination increment 0: destination address unchanged */</td></tr>
<tr class="separator:a2d9a3b6986422feebe24a354ec801845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4184302beb53c9269bd3c57cb4be8fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4184302beb53c9269bd3c57cb4be8fdb">DMADSTINCR_1</a>&#160;&#160;&#160;(1*0x0400u)  /* DMA destination increment 1: destination address unchanged */</td></tr>
<tr class="separator:a4184302beb53c9269bd3c57cb4be8fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09e844d001a06c6c1a5338d4fea9c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab09e844d001a06c6c1a5338d4fea9c48">DMADSTINCR_2</a>&#160;&#160;&#160;(2*0x0400u)  /* DMA destination increment 2: destination address decremented */</td></tr>
<tr class="separator:ab09e844d001a06c6c1a5338d4fea9c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e552c300474e317ab173257e53ec9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a58e552c300474e317ab173257e53ec9f">DMADSTINCR_3</a>&#160;&#160;&#160;(3*0x0400u)  /* DMA destination increment 3: destination address incremented */</td></tr>
<tr class="separator:a58e552c300474e317ab173257e53ec9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22edf5e5c811f780f7c0d53e62ca2a6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22edf5e5c811f780f7c0d53e62ca2a6b">DMADT_0</a>&#160;&#160;&#160;(0*0x1000u)  /* DMA transfer mode 0: Single transfer */</td></tr>
<tr class="separator:a22edf5e5c811f780f7c0d53e62ca2a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9859eed4e74637063084d8ade54efe6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9859eed4e74637063084d8ade54efe6a">DMADT_1</a>&#160;&#160;&#160;(1*0x1000u)  /* DMA transfer mode 1: Block transfer */</td></tr>
<tr class="separator:a9859eed4e74637063084d8ade54efe6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c928cf9f8536af2e9939aa52ce1879c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c928cf9f8536af2e9939aa52ce1879c">DMADT_2</a>&#160;&#160;&#160;(2*0x1000u)  /* DMA transfer mode 2: Burst-Block transfer */</td></tr>
<tr class="separator:a5c928cf9f8536af2e9939aa52ce1879c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fb2cf0764b84da1b7bd75b6cdfcfcf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7fb2cf0764b84da1b7bd75b6cdfcfcf4">DMADT_3</a>&#160;&#160;&#160;(3*0x1000u)  /* DMA transfer mode 3: Burst-Block transfer */</td></tr>
<tr class="separator:a7fb2cf0764b84da1b7bd75b6cdfcfcf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1b03abbfdb6d46263aacf64fbdb9d1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae1b03abbfdb6d46263aacf64fbdb9d1e">DMADT_4</a>&#160;&#160;&#160;(4*0x1000u)  /* DMA transfer mode 4: Repeated Single transfer */</td></tr>
<tr class="separator:ae1b03abbfdb6d46263aacf64fbdb9d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a688e7bbae5f9758f0089b10bc600e825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a688e7bbae5f9758f0089b10bc600e825">DMADT_5</a>&#160;&#160;&#160;(5*0x1000u)  /* DMA transfer mode 5: Repeated Block transfer */</td></tr>
<tr class="separator:a688e7bbae5f9758f0089b10bc600e825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5224cb938a85a09b46ca2aafe113f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac5224cb938a85a09b46ca2aafe113f07">DMADT_6</a>&#160;&#160;&#160;(6*0x1000u)  /* DMA transfer mode 6: Repeated Burst-Block transfer */</td></tr>
<tr class="separator:ac5224cb938a85a09b46ca2aafe113f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a446e703940355b829e111540fe740a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a446e703940355b829e111540fe740a89">DMADT_7</a>&#160;&#160;&#160;(7*0x1000u)  /* DMA transfer mode 7: Repeated Burst-Block transfer */</td></tr>
<tr class="separator:a446e703940355b829e111540fe740a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9a87a40076e4709a2fc39dc6c5d4761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa9a87a40076e4709a2fc39dc6c5d4761">DMAIV_NONE</a>&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td></tr>
<tr class="separator:aa9a87a40076e4709a2fc39dc6c5d4761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98095068d988fda7c7470bdd6d97903f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a98095068d988fda7c7470bdd6d97903f">DMAIV_DMA0IFG</a>&#160;&#160;&#160;(0x0002u)    /* DMA0IFG*/</td></tr>
<tr class="separator:a98095068d988fda7c7470bdd6d97903f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92412944ab558f33b87ed1b4ce207502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a92412944ab558f33b87ed1b4ce207502">DMAIV_DMA1IFG</a>&#160;&#160;&#160;(0x0004u)    /* DMA1IFG*/</td></tr>
<tr class="separator:a92412944ab558f33b87ed1b4ce207502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5571863dea999b098698e60f8e3eedb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5571863dea999b098698e60f8e3eedb7">DMAIV_DMA2IFG</a>&#160;&#160;&#160;(0x0006u)    /* DMA2IFG*/</td></tr>
<tr class="separator:a5571863dea999b098698e60f8e3eedb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a9157cfa2a6a6003fce52355b977fc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9a9157cfa2a6a6003fce52355b977fc1">OFS_FCTL1</a>&#160;&#160;&#160;(0x0000u)  /* FLASH Control 1 */</td></tr>
<tr class="separator:a9a9157cfa2a6a6003fce52355b977fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab29a10b37c668931059b1236697dc9dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab29a10b37c668931059b1236697dc9dd">OFS_FCTL1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9a9157cfa2a6a6003fce52355b977fc1">OFS_FCTL1</a></td></tr>
<tr class="separator:ab29a10b37c668931059b1236697dc9dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a475f82eef3f2718d73d90ac8ace36a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a475f82eef3f2718d73d90ac8ace36a95">OFS_FCTL1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9a9157cfa2a6a6003fce52355b977fc1">OFS_FCTL1</a>+1</td></tr>
<tr class="separator:a475f82eef3f2718d73d90ac8ace36a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa34abdaf40254fc338cd2a67e1759b3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa34abdaf40254fc338cd2a67e1759b3d">OFS_FCTL3</a>&#160;&#160;&#160;(0x0004u)  /* FLASH Control 3 */</td></tr>
<tr class="separator:aa34abdaf40254fc338cd2a67e1759b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab00242b92ce55eb37ccb13391118b1af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab00242b92ce55eb37ccb13391118b1af">OFS_FCTL3_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa34abdaf40254fc338cd2a67e1759b3d">OFS_FCTL3</a></td></tr>
<tr class="separator:ab00242b92ce55eb37ccb13391118b1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f064f023b99ede9a5286d132128a1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9f064f023b99ede9a5286d132128a1e9">OFS_FCTL3_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa34abdaf40254fc338cd2a67e1759b3d">OFS_FCTL3</a>+1</td></tr>
<tr class="separator:a9f064f023b99ede9a5286d132128a1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eff27a22c4f10ffdc2d5cc57c3fb7b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1eff27a22c4f10ffdc2d5cc57c3fb7b1">OFS_FCTL4</a>&#160;&#160;&#160;(0x0006u)  /* FLASH Control 4 */</td></tr>
<tr class="separator:a1eff27a22c4f10ffdc2d5cc57c3fb7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2015b1e0cc32394e7ca8d39a1344696d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2015b1e0cc32394e7ca8d39a1344696d">OFS_FCTL4_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1eff27a22c4f10ffdc2d5cc57c3fb7b1">OFS_FCTL4</a></td></tr>
<tr class="separator:a2015b1e0cc32394e7ca8d39a1344696d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f6f827b8d853441a48fdf53973dfaac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f6f827b8d853441a48fdf53973dfaac">OFS_FCTL4_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1eff27a22c4f10ffdc2d5cc57c3fb7b1">OFS_FCTL4</a>+1</td></tr>
<tr class="separator:a3f6f827b8d853441a48fdf53973dfaac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a406466f4e1407b96f79d2237a550357c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a406466f4e1407b96f79d2237a550357c">FRPW</a>&#160;&#160;&#160;(0x9600u)  /* Flash password returned by read */</td></tr>
<tr class="separator:a406466f4e1407b96f79d2237a550357c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7738fa59caceee2fc5b93ca2b2edeb6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7738fa59caceee2fc5b93ca2b2edeb6c">FWPW</a>&#160;&#160;&#160;(0xA500u)  /* Flash password for write */</td></tr>
<tr class="separator:a7738fa59caceee2fc5b93ca2b2edeb6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cd86fedd463d9e1f724fcc772cbae56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3cd86fedd463d9e1f724fcc772cbae56">FXPW</a>&#160;&#160;&#160;(0x3300u)  /* for use with XOR instruction */</td></tr>
<tr class="separator:a3cd86fedd463d9e1f724fcc772cbae56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5abe8436c479614b24991136c7f92bfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5abe8436c479614b24991136c7f92bfe">FRKEY</a>&#160;&#160;&#160;(0x9600u)  /* (legacy definition) Flash key returned by read */</td></tr>
<tr class="separator:a5abe8436c479614b24991136c7f92bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a63339a28732e5fed8086e52f95109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a60a63339a28732e5fed8086e52f95109">FWKEY</a>&#160;&#160;&#160;(0xA500u)  /* (legacy definition) Flash key for write */</td></tr>
<tr class="separator:a60a63339a28732e5fed8086e52f95109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51372209f9642b083708830500da4f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a51372209f9642b083708830500da4f5a">FXKEY</a>&#160;&#160;&#160;(0x3300u)  /* (legacy definition) for use with XOR instruction */</td></tr>
<tr class="separator:a51372209f9642b083708830500da4f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d4522ecaa66a6e2edacf9cd78b07f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0d4522ecaa66a6e2edacf9cd78b07f89">ERASE</a>&#160;&#160;&#160;(0x0002u)  /* Enable bit for Flash segment erase */</td></tr>
<tr class="separator:a0d4522ecaa66a6e2edacf9cd78b07f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fdaff334c72d44d597f0194f03576a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2fdaff334c72d44d597f0194f03576a6">MERAS</a>&#160;&#160;&#160;(0x0004u)  /* Enable bit for Flash mass erase */</td></tr>
<tr class="separator:a2fdaff334c72d44d597f0194f03576a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97577c9b10c3185f4f523d6207b68182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a97577c9b10c3185f4f523d6207b68182">SWRT</a>&#160;&#160;&#160;(0x0020u)  /* Smart Write enable */</td></tr>
<tr class="separator:a97577c9b10c3185f4f523d6207b68182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd48723c10f35efb40bd1af6cfb1cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6fd48723c10f35efb40bd1af6cfb1cd0">WRT</a>&#160;&#160;&#160;(0x0040u)  /* Enable bit for Flash write */</td></tr>
<tr class="separator:a6fd48723c10f35efb40bd1af6cfb1cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad25a8e3269e21dc8d5a140ed4d769276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad25a8e3269e21dc8d5a140ed4d769276">BLKWRT</a>&#160;&#160;&#160;(0x0080u)  /* Enable bit for Flash segment write */</td></tr>
<tr class="separator:ad25a8e3269e21dc8d5a140ed4d769276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0804f866e3d01fd40bbdccd1dad83ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae0804f866e3d01fd40bbdccd1dad83ba">ERASE_L</a>&#160;&#160;&#160;(0x0002u)  /* Enable bit for Flash segment erase */</td></tr>
<tr class="separator:ae0804f866e3d01fd40bbdccd1dad83ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a169344fc8e2afeffac092bc9c3591b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a169344fc8e2afeffac092bc9c3591b6a">MERAS_L</a>&#160;&#160;&#160;(0x0004u)  /* Enable bit for Flash mass erase */</td></tr>
<tr class="separator:a169344fc8e2afeffac092bc9c3591b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38eeead6a6966cd2fdc53488290aefe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a38eeead6a6966cd2fdc53488290aefe9">SWRT_L</a>&#160;&#160;&#160;(0x0020u)  /* Smart Write enable */</td></tr>
<tr class="separator:a38eeead6a6966cd2fdc53488290aefe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e0d30f087d6ebebe21b05021bc8c540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8e0d30f087d6ebebe21b05021bc8c540">WRT_L</a>&#160;&#160;&#160;(0x0040u)  /* Enable bit for Flash write */</td></tr>
<tr class="separator:a8e0d30f087d6ebebe21b05021bc8c540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6d0471d4c8d5f31d1e3b31dc92662d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad6d0471d4c8d5f31d1e3b31dc92662d9">BLKWRT_L</a>&#160;&#160;&#160;(0x0080u)  /* Enable bit for Flash segment write */</td></tr>
<tr class="separator:ad6d0471d4c8d5f31d1e3b31dc92662d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5be0aaddb58ffb9cb20c12530d66316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab5be0aaddb58ffb9cb20c12530d66316">BUSY</a>&#160;&#160;&#160;(0x0001u)  /* Flash busy: 1 */</td></tr>
<tr class="separator:ab5be0aaddb58ffb9cb20c12530d66316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa05f7fb72110dd49fca81924e8e39366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa05f7fb72110dd49fca81924e8e39366">KEYV</a>&#160;&#160;&#160;(0x0002u)  /* Flash Key violation flag */</td></tr>
<tr class="separator:aa05f7fb72110dd49fca81924e8e39366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5bb57b173dd669993784a17417671f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af5bb57b173dd669993784a17417671f1">ACCVIFG</a>&#160;&#160;&#160;(0x0004u)  /* Flash Access violation flag */</td></tr>
<tr class="separator:af5bb57b173dd669993784a17417671f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef72fe86b7c60b1a86920496456edeac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aef72fe86b7c60b1a86920496456edeac">WAIT</a>&#160;&#160;&#160;(0x0008u)  /* Wait flag for segment write */</td></tr>
<tr class="separator:aef72fe86b7c60b1a86920496456edeac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0376b2ead2de10bb7ab6a4d21ec304e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0376b2ead2de10bb7ab6a4d21ec304e9">LOCK</a>&#160;&#160;&#160;(0x0010u)  /* Lock bit: 1 - Flash is locked (read only) */</td></tr>
<tr class="separator:a0376b2ead2de10bb7ab6a4d21ec304e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b678cfc91a2260fb7ad94e2bac61a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b678cfc91a2260fb7ad94e2bac61a17">EMEX</a>&#160;&#160;&#160;(0x0020u)  /* Flash Emergency Exit */</td></tr>
<tr class="separator:a5b678cfc91a2260fb7ad94e2bac61a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f5c34e700abf075b1a6f7a0558b44aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9f5c34e700abf075b1a6f7a0558b44aa">LOCKA</a>&#160;&#160;&#160;(0x0040u)  /* Segment A Lock bit: read = 1 - Segment is locked (read only) */</td></tr>
<tr class="separator:a9f5c34e700abf075b1a6f7a0558b44aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d6e4f4f49068f137500c28f37de87a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d6e4f4f49068f137500c28f37de87a7">BUSY_L</a>&#160;&#160;&#160;(0x0001u)  /* Flash busy: 1 */</td></tr>
<tr class="separator:a1d6e4f4f49068f137500c28f37de87a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56d2f84fc1187a8245e2eb3de0980c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a56d2f84fc1187a8245e2eb3de0980c07">KEYV_L</a>&#160;&#160;&#160;(0x0002u)  /* Flash Key violation flag */</td></tr>
<tr class="separator:a56d2f84fc1187a8245e2eb3de0980c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8d8548da25ece9b496447a3961279e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad8d8548da25ece9b496447a3961279e5">ACCVIFG_L</a>&#160;&#160;&#160;(0x0004u)  /* Flash Access violation flag */</td></tr>
<tr class="separator:ad8d8548da25ece9b496447a3961279e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4edd8263e86afdbe8bf8e3aa690a9ca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4edd8263e86afdbe8bf8e3aa690a9ca2">WAIT_L</a>&#160;&#160;&#160;(0x0008u)  /* Wait flag for segment write */</td></tr>
<tr class="separator:a4edd8263e86afdbe8bf8e3aa690a9ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad29ad3d313a42999c80112c318aca998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad29ad3d313a42999c80112c318aca998">LOCK_L</a>&#160;&#160;&#160;(0x0010u)  /* Lock bit: 1 - Flash is locked (read only) */</td></tr>
<tr class="separator:ad29ad3d313a42999c80112c318aca998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e8d34f59fa7330b9a89475eaeeff2b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e8d34f59fa7330b9a89475eaeeff2b4">EMEX_L</a>&#160;&#160;&#160;(0x0020u)  /* Flash Emergency Exit */</td></tr>
<tr class="separator:a1e8d34f59fa7330b9a89475eaeeff2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3be3bc76986271b1cb04c153f21784ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3be3bc76986271b1cb04c153f21784ab">LOCKA_L</a>&#160;&#160;&#160;(0x0040u)  /* Segment A Lock bit: read = 1 - Segment is locked (read only) */</td></tr>
<tr class="separator:a3be3bc76986271b1cb04c153f21784ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af46895fa519edd07c598d469643042ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af46895fa519edd07c598d469643042ce">VPE</a>&#160;&#160;&#160;(0x0001u)  /* Voltage Changed during Program Error Flag */</td></tr>
<tr class="separator:af46895fa519edd07c598d469643042ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a00a749d9089c70c44b038e1b4c50de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2a00a749d9089c70c44b038e1b4c50de">MGR0</a>&#160;&#160;&#160;(0x0010u)  /* Marginal read 0 mode. */</td></tr>
<tr class="separator:a2a00a749d9089c70c44b038e1b4c50de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fb1ac8a88c3b6cf8af9a19a89e95f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1fb1ac8a88c3b6cf8af9a19a89e95f3b">MGR1</a>&#160;&#160;&#160;(0x0020u)  /* Marginal read 1 mode. */</td></tr>
<tr class="separator:a1fb1ac8a88c3b6cf8af9a19a89e95f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63c1feb96e8e23b66c4b952415e64486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a63c1feb96e8e23b66c4b952415e64486">LOCKINFO</a>&#160;&#160;&#160;(0x0080u)  /* Lock INFO Memory bit: read = 1 - Segment is locked (read only) */</td></tr>
<tr class="separator:a63c1feb96e8e23b66c4b952415e64486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad91a39aea5c64d71c35d864659e2a56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad91a39aea5c64d71c35d864659e2a56a">VPE_L</a>&#160;&#160;&#160;(0x0001u)  /* Voltage Changed during Program Error Flag */</td></tr>
<tr class="separator:ad91a39aea5c64d71c35d864659e2a56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2f417c25db915734169144029f9e6f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2f417c25db915734169144029f9e6f9">MGR0_L</a>&#160;&#160;&#160;(0x0010u)  /* Marginal read 0 mode. */</td></tr>
<tr class="separator:ac2f417c25db915734169144029f9e6f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59a0d3b2a985ca95055dd0b2879bc60f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a59a0d3b2a985ca95055dd0b2879bc60f">MGR1_L</a>&#160;&#160;&#160;(0x0020u)  /* Marginal read 1 mode. */</td></tr>
<tr class="separator:a59a0d3b2a985ca95055dd0b2879bc60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a153d30d0ebd918601492fe89f1b0a93c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a153d30d0ebd918601492fe89f1b0a93c">LOCKINFO_L</a>&#160;&#160;&#160;(0x0080u)  /* Lock INFO Memory bit: read = 1 - Segment is locked (read only) */</td></tr>
<tr class="separator:a153d30d0ebd918601492fe89f1b0a93c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43fe78ae12bd4174154f17ea148f9bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a43fe78ae12bd4174154f17ea148f9bd4">OFS_MPY</a>&#160;&#160;&#160;(0x0000u)  /* Multiply Unsigned/Operand 1 */</td></tr>
<tr class="separator:a43fe78ae12bd4174154f17ea148f9bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf2dac5a450b38d44ecb30137c4180fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaf2dac5a450b38d44ecb30137c4180fc">OFS_MPY_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a43fe78ae12bd4174154f17ea148f9bd4">OFS_MPY</a></td></tr>
<tr class="separator:aaf2dac5a450b38d44ecb30137c4180fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21403e07a183a524dab9b674ade3da2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a21403e07a183a524dab9b674ade3da2c">OFS_MPY_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a43fe78ae12bd4174154f17ea148f9bd4">OFS_MPY</a>+1</td></tr>
<tr class="separator:a21403e07a183a524dab9b674ade3da2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20639e10ef4172407b5d3fd482f370cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a20639e10ef4172407b5d3fd482f370cd">OFS_MPYS</a>&#160;&#160;&#160;(0x0002u)  /* Multiply Signed/Operand 1 */</td></tr>
<tr class="separator:a20639e10ef4172407b5d3fd482f370cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae953d3ec7a94d09bad5f24221f8d78c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae953d3ec7a94d09bad5f24221f8d78c">OFS_MPYS_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a20639e10ef4172407b5d3fd482f370cd">OFS_MPYS</a></td></tr>
<tr class="separator:aae953d3ec7a94d09bad5f24221f8d78c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a928157fbbb1babc533d88dc5ef6e6204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a928157fbbb1babc533d88dc5ef6e6204">OFS_MPYS_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a20639e10ef4172407b5d3fd482f370cd">OFS_MPYS</a>+1</td></tr>
<tr class="separator:a928157fbbb1babc533d88dc5ef6e6204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b6016d98086f963f0cdba3449d30f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa5b6016d98086f963f0cdba3449d30f3">OFS_MAC</a>&#160;&#160;&#160;(0x0004u)  /* Multiply Unsigned and Accumulate/Operand 1 */</td></tr>
<tr class="separator:aa5b6016d98086f963f0cdba3449d30f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac141aba89c16ed4dd2ba16a155ac43af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac141aba89c16ed4dd2ba16a155ac43af">OFS_MAC_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa5b6016d98086f963f0cdba3449d30f3">OFS_MAC</a></td></tr>
<tr class="separator:ac141aba89c16ed4dd2ba16a155ac43af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1862b6222ae14b933d0ba9a58c8bca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad1862b6222ae14b933d0ba9a58c8bca5">OFS_MAC_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa5b6016d98086f963f0cdba3449d30f3">OFS_MAC</a>+1</td></tr>
<tr class="separator:ad1862b6222ae14b933d0ba9a58c8bca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc73bfedb3df3a62a64ea086b2556d79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afc73bfedb3df3a62a64ea086b2556d79">OFS_MACS</a>&#160;&#160;&#160;(0x0006u)  /* Multiply Signed and Accumulate/Operand 1 */</td></tr>
<tr class="separator:afc73bfedb3df3a62a64ea086b2556d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71e5006c7d4d804265932a9bd722dcbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71e5006c7d4d804265932a9bd722dcbf">OFS_MACS_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afc73bfedb3df3a62a64ea086b2556d79">OFS_MACS</a></td></tr>
<tr class="separator:a71e5006c7d4d804265932a9bd722dcbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9589dd9be0d5c890c51df002860d2fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9589dd9be0d5c890c51df002860d2fbf">OFS_MACS_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afc73bfedb3df3a62a64ea086b2556d79">OFS_MACS</a>+1</td></tr>
<tr class="separator:a9589dd9be0d5c890c51df002860d2fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a509d66403a096ddf0fefb995a96da985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a509d66403a096ddf0fefb995a96da985">OFS_OP2</a>&#160;&#160;&#160;(0x0008u)  /* Operand 2 */</td></tr>
<tr class="separator:a509d66403a096ddf0fefb995a96da985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebcce4980bb60b8e88201099e31f5e83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aebcce4980bb60b8e88201099e31f5e83">OFS_OP2_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a509d66403a096ddf0fefb995a96da985">OFS_OP2</a></td></tr>
<tr class="separator:aebcce4980bb60b8e88201099e31f5e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a468834b32396c5c651a31191a3bff31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a468834b32396c5c651a31191a3bff31c">OFS_OP2_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a509d66403a096ddf0fefb995a96da985">OFS_OP2</a>+1</td></tr>
<tr class="separator:a468834b32396c5c651a31191a3bff31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfe77f28b188c29f9b6a72007a1d284f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfe77f28b188c29f9b6a72007a1d284f">OFS_RESLO</a>&#160;&#160;&#160;(0x000Au)  /* Result Low Word */</td></tr>
<tr class="separator:acfe77f28b188c29f9b6a72007a1d284f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab78bf7f5764c88c4fde13139bdb35ced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab78bf7f5764c88c4fde13139bdb35ced">OFS_RESLO_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfe77f28b188c29f9b6a72007a1d284f">OFS_RESLO</a></td></tr>
<tr class="separator:ab78bf7f5764c88c4fde13139bdb35ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a3acb7f21add864ad44d8a4cdb9820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab9a3acb7f21add864ad44d8a4cdb9820">OFS_RESLO_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfe77f28b188c29f9b6a72007a1d284f">OFS_RESLO</a>+1</td></tr>
<tr class="separator:ab9a3acb7f21add864ad44d8a4cdb9820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af86de4fe0592ee679a3b873ab6bef53e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af86de4fe0592ee679a3b873ab6bef53e">OFS_RESHI</a>&#160;&#160;&#160;(0x000Cu)  /* Result High Word */</td></tr>
<tr class="separator:af86de4fe0592ee679a3b873ab6bef53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36c2c0e197c1faf1ebabc751f04018d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a36c2c0e197c1faf1ebabc751f04018d9">OFS_RESHI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af86de4fe0592ee679a3b873ab6bef53e">OFS_RESHI</a></td></tr>
<tr class="separator:a36c2c0e197c1faf1ebabc751f04018d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a819505312216e409dab0509a66b8d15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a819505312216e409dab0509a66b8d15a">OFS_RESHI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af86de4fe0592ee679a3b873ab6bef53e">OFS_RESHI</a>+1</td></tr>
<tr class="separator:a819505312216e409dab0509a66b8d15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c58a1706bc517f31759c32458e6d1a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0c58a1706bc517f31759c32458e6d1a2">OFS_SUMEXT</a>&#160;&#160;&#160;(0x000Eu)  /* Sum Extend */</td></tr>
<tr class="separator:a0c58a1706bc517f31759c32458e6d1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6016ea374749ce82a648d76f3f6fe56d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6016ea374749ce82a648d76f3f6fe56d">OFS_SUMEXT_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0c58a1706bc517f31759c32458e6d1a2">OFS_SUMEXT</a></td></tr>
<tr class="separator:a6016ea374749ce82a648d76f3f6fe56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54bcba707af8fda5db0e79678e2a4945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54bcba707af8fda5db0e79678e2a4945">OFS_SUMEXT_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0c58a1706bc517f31759c32458e6d1a2">OFS_SUMEXT</a>+1</td></tr>
<tr class="separator:a54bcba707af8fda5db0e79678e2a4945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6273db4bc5bd1150badeb0669d78ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6273db4bc5bd1150badeb0669d78ecd">OFS_MPY32CTL0</a>&#160;&#160;&#160;(0x002Cu)</td></tr>
<tr class="separator:af6273db4bc5bd1150badeb0669d78ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8274aad09c9d869a38382f850b322526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8274aad09c9d869a38382f850b322526">OFS_MPY32CTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6273db4bc5bd1150badeb0669d78ecd">OFS_MPY32CTL0</a></td></tr>
<tr class="separator:a8274aad09c9d869a38382f850b322526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d2cc7f0087423874b2168cd0c63752f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7d2cc7f0087423874b2168cd0c63752f">OFS_MPY32CTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6273db4bc5bd1150badeb0669d78ecd">OFS_MPY32CTL0</a>+1</td></tr>
<tr class="separator:a7d2cc7f0087423874b2168cd0c63752f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23293e7b79758a5385abf0e65532956c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23293e7b79758a5385abf0e65532956c">OFS_MPY32L</a>&#160;&#160;&#160;(0x0010u)  /* 32-bit operand 1 - multiply - low word */</td></tr>
<tr class="separator:a23293e7b79758a5385abf0e65532956c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d23a68243ee36bb54afaaa2841cbd13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4d23a68243ee36bb54afaaa2841cbd13">OFS_MPY32L_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23293e7b79758a5385abf0e65532956c">OFS_MPY32L</a></td></tr>
<tr class="separator:a4d23a68243ee36bb54afaaa2841cbd13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30db8a4cf2f2251e3b2be7fc91f0627d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a30db8a4cf2f2251e3b2be7fc91f0627d">OFS_MPY32L_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23293e7b79758a5385abf0e65532956c">OFS_MPY32L</a>+1</td></tr>
<tr class="separator:a30db8a4cf2f2251e3b2be7fc91f0627d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a991c15c03bb03a644ba68a82a1785581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a991c15c03bb03a644ba68a82a1785581">OFS_MPY32H</a>&#160;&#160;&#160;(0x0012u)  /* 32-bit operand 1 - multiply - high word */</td></tr>
<tr class="separator:a991c15c03bb03a644ba68a82a1785581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0fc1d1b2a8f0d8ea3833ba3bb983995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae0fc1d1b2a8f0d8ea3833ba3bb983995">OFS_MPY32H_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a991c15c03bb03a644ba68a82a1785581">OFS_MPY32H</a></td></tr>
<tr class="separator:ae0fc1d1b2a8f0d8ea3833ba3bb983995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa84e7ed9a2b0eb5969d06dee7b5ecf01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa84e7ed9a2b0eb5969d06dee7b5ecf01">OFS_MPY32H_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a991c15c03bb03a644ba68a82a1785581">OFS_MPY32H</a>+1</td></tr>
<tr class="separator:aa84e7ed9a2b0eb5969d06dee7b5ecf01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aced3bcc79641c5e0737e4ee4de359c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aced3bcc79641c5e0737e4ee4de359c20">OFS_MPYS32L</a>&#160;&#160;&#160;(0x0014u)  /* 32-bit operand 1 - signed multiply - low word */</td></tr>
<tr class="separator:aced3bcc79641c5e0737e4ee4de359c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a278a3620b1d0ee1fb1196105aaeac359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a278a3620b1d0ee1fb1196105aaeac359">OFS_MPYS32L_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aced3bcc79641c5e0737e4ee4de359c20">OFS_MPYS32L</a></td></tr>
<tr class="separator:a278a3620b1d0ee1fb1196105aaeac359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be9fef708a61d8fdc11258d307f5f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8be9fef708a61d8fdc11258d307f5f50">OFS_MPYS32L_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aced3bcc79641c5e0737e4ee4de359c20">OFS_MPYS32L</a>+1</td></tr>
<tr class="separator:a8be9fef708a61d8fdc11258d307f5f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcc6f45060d8c4918ea4f3a9985d0249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afcc6f45060d8c4918ea4f3a9985d0249">OFS_MPYS32H</a>&#160;&#160;&#160;(0x0016u)  /* 32-bit operand 1 - signed multiply - high word */</td></tr>
<tr class="separator:afcc6f45060d8c4918ea4f3a9985d0249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7203ff3faaee88cb60d7f2fa56b3ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac7203ff3faaee88cb60d7f2fa56b3ff6">OFS_MPYS32H_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afcc6f45060d8c4918ea4f3a9985d0249">OFS_MPYS32H</a></td></tr>
<tr class="separator:ac7203ff3faaee88cb60d7f2fa56b3ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a022e64254bb822f01154deb7e767bbd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a022e64254bb822f01154deb7e767bbd2">OFS_MPYS32H_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afcc6f45060d8c4918ea4f3a9985d0249">OFS_MPYS32H</a>+1</td></tr>
<tr class="separator:a022e64254bb822f01154deb7e767bbd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f28ce11dc0053df220cadb60953b80a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f28ce11dc0053df220cadb60953b80a">OFS_MAC32L</a>&#160;&#160;&#160;(0x0018u)  /* 32-bit operand 1 - multiply accumulate - low word */</td></tr>
<tr class="separator:a3f28ce11dc0053df220cadb60953b80a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8170ee1dff8262dd1d59dee7763225bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8170ee1dff8262dd1d59dee7763225bd">OFS_MAC32L_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f28ce11dc0053df220cadb60953b80a">OFS_MAC32L</a></td></tr>
<tr class="separator:a8170ee1dff8262dd1d59dee7763225bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a467319cad1655604e5cb7b35eca31fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a467319cad1655604e5cb7b35eca31fab">OFS_MAC32L_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f28ce11dc0053df220cadb60953b80a">OFS_MAC32L</a>+1</td></tr>
<tr class="separator:a467319cad1655604e5cb7b35eca31fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51d4654b593c136c17024a233e16c856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a51d4654b593c136c17024a233e16c856">OFS_MAC32H</a>&#160;&#160;&#160;(0x001Au)  /* 32-bit operand 1 - multiply accumulate - high word */</td></tr>
<tr class="separator:a51d4654b593c136c17024a233e16c856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c6084890e10cdb20855866e4a509226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2c6084890e10cdb20855866e4a509226">OFS_MAC32H_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a51d4654b593c136c17024a233e16c856">OFS_MAC32H</a></td></tr>
<tr class="separator:a2c6084890e10cdb20855866e4a509226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4e78ddb0432c9963f2bcc7bfd2f8d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4e78ddb0432c9963f2bcc7bfd2f8d64">OFS_MAC32H_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a51d4654b593c136c17024a233e16c856">OFS_MAC32H</a>+1</td></tr>
<tr class="separator:ad4e78ddb0432c9963f2bcc7bfd2f8d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad697d71c657c2fe1a922202f04fe3dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad697d71c657c2fe1a922202f04fe3dab">OFS_MACS32L</a>&#160;&#160;&#160;(0x001Cu)  /* 32-bit operand 1 - signed multiply accumulate - low word */</td></tr>
<tr class="separator:ad697d71c657c2fe1a922202f04fe3dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaca91a04dbad94efa8e11d39783e2146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaca91a04dbad94efa8e11d39783e2146">OFS_MACS32L_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad697d71c657c2fe1a922202f04fe3dab">OFS_MACS32L</a></td></tr>
<tr class="separator:aaca91a04dbad94efa8e11d39783e2146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca26a24923663524b50a0446caa6a1c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aca26a24923663524b50a0446caa6a1c9">OFS_MACS32L_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad697d71c657c2fe1a922202f04fe3dab">OFS_MACS32L</a>+1</td></tr>
<tr class="separator:aca26a24923663524b50a0446caa6a1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeb1361dbfa47d377b334be4465a8125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abeb1361dbfa47d377b334be4465a8125">OFS_MACS32H</a>&#160;&#160;&#160;(0x001Eu)  /* 32-bit operand 1 - signed multiply accumulate - high word */</td></tr>
<tr class="separator:abeb1361dbfa47d377b334be4465a8125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c25306cb3008282edac8735b644635a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4c25306cb3008282edac8735b644635a">OFS_MACS32H_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abeb1361dbfa47d377b334be4465a8125">OFS_MACS32H</a></td></tr>
<tr class="separator:a4c25306cb3008282edac8735b644635a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d2c777953ad8837af1f757514bebc4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d2c777953ad8837af1f757514bebc4e">OFS_MACS32H_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abeb1361dbfa47d377b334be4465a8125">OFS_MACS32H</a>+1</td></tr>
<tr class="separator:a9d2c777953ad8837af1f757514bebc4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1165a23f0179cf0ccaefa3dac6bc356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae1165a23f0179cf0ccaefa3dac6bc356">OFS_OP2L</a>&#160;&#160;&#160;(0x0020u)  /* 32-bit operand 2 - low word */</td></tr>
<tr class="separator:ae1165a23f0179cf0ccaefa3dac6bc356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adada7289b43ebe468bf8f7b3968ce611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adada7289b43ebe468bf8f7b3968ce611">OFS_OP2L_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae1165a23f0179cf0ccaefa3dac6bc356">OFS_OP2L</a></td></tr>
<tr class="separator:adada7289b43ebe468bf8f7b3968ce611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b598ef6078bfec7895ec0473feaa317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7b598ef6078bfec7895ec0473feaa317">OFS_OP2L_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae1165a23f0179cf0ccaefa3dac6bc356">OFS_OP2L</a>+1</td></tr>
<tr class="separator:a7b598ef6078bfec7895ec0473feaa317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35a8ac2fb003eceec3299062857f2090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a35a8ac2fb003eceec3299062857f2090">OFS_OP2H</a>&#160;&#160;&#160;(0x0022u)  /* 32-bit operand 2 - high word */</td></tr>
<tr class="separator:a35a8ac2fb003eceec3299062857f2090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69bc8c2b701eb5d7718226524a16a677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a69bc8c2b701eb5d7718226524a16a677">OFS_OP2H_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a35a8ac2fb003eceec3299062857f2090">OFS_OP2H</a></td></tr>
<tr class="separator:a69bc8c2b701eb5d7718226524a16a677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30a3f4e1b4ee6bc0115efc082c414352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a30a3f4e1b4ee6bc0115efc082c414352">OFS_OP2H_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a35a8ac2fb003eceec3299062857f2090">OFS_OP2H</a>+1</td></tr>
<tr class="separator:a30a3f4e1b4ee6bc0115efc082c414352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3bd7392d13b9023f7adac21988fb09c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3bd7392d13b9023f7adac21988fb09c">OFS_RES0</a>&#160;&#160;&#160;(0x0024u)  /* 32x32-bit result 0 - least significant word */</td></tr>
<tr class="separator:ab3bd7392d13b9023f7adac21988fb09c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1427eebc9ef75959ec900c9229900e6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1427eebc9ef75959ec900c9229900e6b">OFS_RES0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3bd7392d13b9023f7adac21988fb09c">OFS_RES0</a></td></tr>
<tr class="separator:a1427eebc9ef75959ec900c9229900e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b0ccf348409a1205ed45774f0940281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4b0ccf348409a1205ed45774f0940281">OFS_RES0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3bd7392d13b9023f7adac21988fb09c">OFS_RES0</a>+1</td></tr>
<tr class="separator:a4b0ccf348409a1205ed45774f0940281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b4fc07cb46b3dbe9ed621891655b510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1b4fc07cb46b3dbe9ed621891655b510">OFS_RES1</a>&#160;&#160;&#160;(0x0026u)  /* 32x32-bit result 1 */</td></tr>
<tr class="separator:a1b4fc07cb46b3dbe9ed621891655b510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90fe9f9030188b9e2fd811b0311077e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a90fe9f9030188b9e2fd811b0311077e1">OFS_RES1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1b4fc07cb46b3dbe9ed621891655b510">OFS_RES1</a></td></tr>
<tr class="separator:a90fe9f9030188b9e2fd811b0311077e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54975b1ce9aa1195bd14db70d7310d8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54975b1ce9aa1195bd14db70d7310d8f">OFS_RES1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1b4fc07cb46b3dbe9ed621891655b510">OFS_RES1</a>+1</td></tr>
<tr class="separator:a54975b1ce9aa1195bd14db70d7310d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a2f54e20accfefdc9cdb6b3ad63d56c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0a2f54e20accfefdc9cdb6b3ad63d56c">OFS_RES2</a>&#160;&#160;&#160;(0x0028u)  /* 32x32-bit result 2 */</td></tr>
<tr class="separator:a0a2f54e20accfefdc9cdb6b3ad63d56c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a032ab223ba00edeba031ac70f811ff19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a032ab223ba00edeba031ac70f811ff19">OFS_RES2_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0a2f54e20accfefdc9cdb6b3ad63d56c">OFS_RES2</a></td></tr>
<tr class="separator:a032ab223ba00edeba031ac70f811ff19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa8565069ea214b0009a274289d67ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5fa8565069ea214b0009a274289d67ae">OFS_RES2_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0a2f54e20accfefdc9cdb6b3ad63d56c">OFS_RES2</a>+1</td></tr>
<tr class="separator:a5fa8565069ea214b0009a274289d67ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4da581b0109330ebedcab58c5ab897a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4da581b0109330ebedcab58c5ab897a">OFS_RES3</a>&#160;&#160;&#160;(0x002Au)  /* 32x32-bit result 3 - most significant word */</td></tr>
<tr class="separator:ad4da581b0109330ebedcab58c5ab897a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72a0127c0c6307f35de92841ebf4c3d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a72a0127c0c6307f35de92841ebf4c3d7">OFS_RES3_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4da581b0109330ebedcab58c5ab897a">OFS_RES3</a></td></tr>
<tr class="separator:a72a0127c0c6307f35de92841ebf4c3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a333438ff9a3e013c1f66fb60b57f96ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a333438ff9a3e013c1f66fb60b57f96ff">OFS_RES3_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4da581b0109330ebedcab58c5ab897a">OFS_RES3</a>+1</td></tr>
<tr class="separator:a333438ff9a3e013c1f66fb60b57f96ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c58a1706bc517f31759c32458e6d1a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0c58a1706bc517f31759c32458e6d1a2">OFS_SUMEXT</a>&#160;&#160;&#160;(0x000Eu)</td></tr>
<tr class="separator:a0c58a1706bc517f31759c32458e6d1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6016ea374749ce82a648d76f3f6fe56d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6016ea374749ce82a648d76f3f6fe56d">OFS_SUMEXT_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0c58a1706bc517f31759c32458e6d1a2">OFS_SUMEXT</a></td></tr>
<tr class="separator:a6016ea374749ce82a648d76f3f6fe56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54bcba707af8fda5db0e79678e2a4945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54bcba707af8fda5db0e79678e2a4945">OFS_SUMEXT_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0c58a1706bc517f31759c32458e6d1a2">OFS_SUMEXT</a>+1</td></tr>
<tr class="separator:a54bcba707af8fda5db0e79678e2a4945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6273db4bc5bd1150badeb0669d78ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6273db4bc5bd1150badeb0669d78ecd">OFS_MPY32CTL0</a>&#160;&#160;&#160;(0x002Cu)  /* MPY32 Control Register 0 */</td></tr>
<tr class="separator:af6273db4bc5bd1150badeb0669d78ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8274aad09c9d869a38382f850b322526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8274aad09c9d869a38382f850b322526">OFS_MPY32CTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6273db4bc5bd1150badeb0669d78ecd">OFS_MPY32CTL0</a></td></tr>
<tr class="separator:a8274aad09c9d869a38382f850b322526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d2cc7f0087423874b2168cd0c63752f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7d2cc7f0087423874b2168cd0c63752f">OFS_MPY32CTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6273db4bc5bd1150badeb0669d78ecd">OFS_MPY32CTL0</a>+1</td></tr>
<tr class="separator:a7d2cc7f0087423874b2168cd0c63752f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3f8762715ab839833e45715cdd877eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad3f8762715ab839833e45715cdd877eb">MPY_B</a>&#160;&#160;&#160;MPY_L      /* Multiply Unsigned/Operand 1 (Byte Access) */</td></tr>
<tr class="separator:ad3f8762715ab839833e45715cdd877eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcaf7caeb67e8ca4cf610c57fc5ba400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afcaf7caeb67e8ca4cf610c57fc5ba400">MPYS_B</a>&#160;&#160;&#160;MPYS_L     /* Multiply Signed/Operand 1 (Byte Access) */</td></tr>
<tr class="separator:afcaf7caeb67e8ca4cf610c57fc5ba400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb4e74d9186009d4c57ff3de5c967e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabb4e74d9186009d4c57ff3de5c967e9">MAC_B</a>&#160;&#160;&#160;MAC_L      /* Multiply Unsigned and Accumulate/Operand 1 (Byte Access) */</td></tr>
<tr class="separator:aabb4e74d9186009d4c57ff3de5c967e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6be4c8028e309ddb26fa4998006a68df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6be4c8028e309ddb26fa4998006a68df">MACS_B</a>&#160;&#160;&#160;MACS_L     /* Multiply Signed and Accumulate/Operand 1 (Byte Access) */</td></tr>
<tr class="separator:a6be4c8028e309ddb26fa4998006a68df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cf3f557520146d81b61f5c16f3aab27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1cf3f557520146d81b61f5c16f3aab27">OP2_B</a>&#160;&#160;&#160;OP2_L      /* Operand 2 (Byte Access) */</td></tr>
<tr class="separator:a1cf3f557520146d81b61f5c16f3aab27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02d3e80e92da4a0c609e6eea0b5fabd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02d3e80e92da4a0c609e6eea0b5fabd4">MPY32L_B</a>&#160;&#160;&#160;MPY32L_L   /* 32-bit operand 1 - multiply - low word (Byte Access) */</td></tr>
<tr class="separator:a02d3e80e92da4a0c609e6eea0b5fabd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36802ba9dfbf6bd68c1e4153a103effb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a36802ba9dfbf6bd68c1e4153a103effb">MPY32H_B</a>&#160;&#160;&#160;MPY32H_L   /* 32-bit operand 1 - multiply - high word (Byte Access) */</td></tr>
<tr class="separator:a36802ba9dfbf6bd68c1e4153a103effb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0fb78d92774b74f3ba4e3e288c45f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad0fb78d92774b74f3ba4e3e288c45f4e">MPYS32L_B</a>&#160;&#160;&#160;MPYS32L_L  /* 32-bit operand 1 - signed multiply - low word (Byte Access) */</td></tr>
<tr class="separator:ad0fb78d92774b74f3ba4e3e288c45f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23082fd580733d39c859bd2973f250a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23082fd580733d39c859bd2973f250a1">MPYS32H_B</a>&#160;&#160;&#160;MPYS32H_L  /* 32-bit operand 1 - signed multiply - high word (Byte Access) */</td></tr>
<tr class="separator:a23082fd580733d39c859bd2973f250a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29604cf1162b1ea76486d503ed92bb82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29604cf1162b1ea76486d503ed92bb82">MAC32L_B</a>&#160;&#160;&#160;MAC32L_L   /* 32-bit operand 1 - multiply accumulate - low word (Byte Access) */</td></tr>
<tr class="separator:a29604cf1162b1ea76486d503ed92bb82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8410a25abd99d78251403b3478b8734e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8410a25abd99d78251403b3478b8734e">MAC32H_B</a>&#160;&#160;&#160;MAC32H_L   /* 32-bit operand 1 - multiply accumulate - high word (Byte Access) */</td></tr>
<tr class="separator:a8410a25abd99d78251403b3478b8734e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad08c0969a6456b29f30c0a9a98f1f376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad08c0969a6456b29f30c0a9a98f1f376">MACS32L_B</a>&#160;&#160;&#160;MACS32L_L  /* 32-bit operand 1 - signed multiply accumulate - low word (Byte Access) */</td></tr>
<tr class="separator:ad08c0969a6456b29f30c0a9a98f1f376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a718871821cb3841d85001809133fdc2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a718871821cb3841d85001809133fdc2a">MACS32H_B</a>&#160;&#160;&#160;MACS32H_L  /* 32-bit operand 1 - signed multiply accumulate - high word (Byte Access) */</td></tr>
<tr class="separator:a718871821cb3841d85001809133fdc2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d1b885729df6c52972e3199b72b43c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af2d1b885729df6c52972e3199b72b43c">OP2L_B</a>&#160;&#160;&#160;OP2L_L     /* 32-bit operand 2 - low word (Byte Access) */</td></tr>
<tr class="separator:af2d1b885729df6c52972e3199b72b43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02730e5c67ec959081ef597d21eccc02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02730e5c67ec959081ef597d21eccc02">OP2H_B</a>&#160;&#160;&#160;OP2H_L     /* 32-bit operand 2 - high word (Byte Access) */</td></tr>
<tr class="separator:a02730e5c67ec959081ef597d21eccc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f809a04b35cc070e23387e9f13e2da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f809a04b35cc070e23387e9f13e2da7">MPYC</a>&#160;&#160;&#160;(0x0001u)  /* Carry of the multiplier */</td></tr>
<tr class="separator:a4f809a04b35cc070e23387e9f13e2da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c767b9435083f1e7d4d84e2b8db78d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2c767b9435083f1e7d4d84e2b8db78d4">MPYFRAC</a>&#160;&#160;&#160;(0x0004u)  /* Fractional mode */</td></tr>
<tr class="separator:a2c767b9435083f1e7d4d84e2b8db78d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24894360345ef1ad8f534cb144f5eceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a24894360345ef1ad8f534cb144f5eceb">MPYSAT</a>&#160;&#160;&#160;(0x0008u)  /* Saturation mode */</td></tr>
<tr class="separator:a24894360345ef1ad8f534cb144f5eceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a78a0d7c6b600a94b28354c57984408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6a78a0d7c6b600a94b28354c57984408">MPYM0</a>&#160;&#160;&#160;(0x0010u)  /* Multiplier mode Bit:0 */</td></tr>
<tr class="separator:a6a78a0d7c6b600a94b28354c57984408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3da12e08149500229bd2ff69d108f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3da12e08149500229bd2ff69d108f5e">MPYM1</a>&#160;&#160;&#160;(0x0020u)  /* Multiplier mode Bit:1 */</td></tr>
<tr class="separator:ab3da12e08149500229bd2ff69d108f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a317baf25b83723ce0784e615bf2d82c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a317baf25b83723ce0784e615bf2d82c2">OP1_32</a>&#160;&#160;&#160;(0x0040u)  /* Bit-width of operand 1 0:16Bit / 1:32Bit */</td></tr>
<tr class="separator:a317baf25b83723ce0784e615bf2d82c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a675588748a931c45eb9f05067f93160e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a675588748a931c45eb9f05067f93160e">OP2_32</a>&#160;&#160;&#160;(0x0080u)  /* Bit-width of operand 2 0:16Bit / 1:32Bit */</td></tr>
<tr class="separator:a675588748a931c45eb9f05067f93160e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ad0a15e60b79e3fc62fcf81b9e859f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac5ad0a15e60b79e3fc62fcf81b9e859f">MPYDLYWRTEN</a>&#160;&#160;&#160;(0x0100u)  /* Delayed write enable */</td></tr>
<tr class="separator:ac5ad0a15e60b79e3fc62fcf81b9e859f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1065e6be583835c75c3546daa406b270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1065e6be583835c75c3546daa406b270">MPYDLY32</a>&#160;&#160;&#160;(0x0200u)  /* Delayed write mode */</td></tr>
<tr class="separator:a1065e6be583835c75c3546daa406b270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7837e56418ee2dc0a61b51a702094d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada7837e56418ee2dc0a61b51a702094d">MPYC_L</a>&#160;&#160;&#160;(0x0001u)  /* Carry of the multiplier */</td></tr>
<tr class="separator:ada7837e56418ee2dc0a61b51a702094d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d6024ffd0b1e3f5cbc61b7ea6e26b8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8d6024ffd0b1e3f5cbc61b7ea6e26b8f">MPYFRAC_L</a>&#160;&#160;&#160;(0x0004u)  /* Fractional mode */</td></tr>
<tr class="separator:a8d6024ffd0b1e3f5cbc61b7ea6e26b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac0667f089eb8091a0cf228a6f7861af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac0667f089eb8091a0cf228a6f7861af">MPYSAT_L</a>&#160;&#160;&#160;(0x0008u)  /* Saturation mode */</td></tr>
<tr class="separator:aac0667f089eb8091a0cf228a6f7861af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd6e00d82be94b71faa7b27b6591ed02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd6e00d82be94b71faa7b27b6591ed02">MPYM0_L</a>&#160;&#160;&#160;(0x0010u)  /* Multiplier mode Bit:0 */</td></tr>
<tr class="separator:abd6e00d82be94b71faa7b27b6591ed02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c364e73d70f1b047ff97cf5dd1d6c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3c364e73d70f1b047ff97cf5dd1d6c9f">MPYM1_L</a>&#160;&#160;&#160;(0x0020u)  /* Multiplier mode Bit:1 */</td></tr>
<tr class="separator:a3c364e73d70f1b047ff97cf5dd1d6c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08606b563fb3c93dd6d991be84160f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a08606b563fb3c93dd6d991be84160f41">OP1_32_L</a>&#160;&#160;&#160;(0x0040u)  /* Bit-width of operand 1 0:16Bit / 1:32Bit */</td></tr>
<tr class="separator:a08606b563fb3c93dd6d991be84160f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5874a979f310c898310bdb8f2a943cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab5874a979f310c898310bdb8f2a943cd">OP2_32_L</a>&#160;&#160;&#160;(0x0080u)  /* Bit-width of operand 2 0:16Bit / 1:32Bit */</td></tr>
<tr class="separator:ab5874a979f310c898310bdb8f2a943cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a3b33e4251f62b6e23cde980126d4b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a3b33e4251f62b6e23cde980126d4b7">MPYDLYWRTEN_H</a>&#160;&#160;&#160;(0x0001u)  /* Delayed write enable */</td></tr>
<tr class="separator:a3a3b33e4251f62b6e23cde980126d4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e79910c316464a44eddf08e7a06373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6e79910c316464a44eddf08e7a06373">MPYDLY32_H</a>&#160;&#160;&#160;(0x0002u)  /* Delayed write mode */</td></tr>
<tr class="separator:ab6e79910c316464a44eddf08e7a06373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0fcf19a97d3c20c34d5f7f32221786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1b0fcf19a97d3c20c34d5f7f32221786">MPYM_0</a>&#160;&#160;&#160;(0x0000u)  /* Multiplier mode: MPY */</td></tr>
<tr class="separator:a1b0fcf19a97d3c20c34d5f7f32221786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9bc5dae03b0f222386f3995527a54d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab9bc5dae03b0f222386f3995527a54d3">MPYM_1</a>&#160;&#160;&#160;(0x0010u)  /* Multiplier mode: MPYS */</td></tr>
<tr class="separator:ab9bc5dae03b0f222386f3995527a54d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af82c1eb4f6e152bc4a336bb1ee944da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af82c1eb4f6e152bc4a336bb1ee944da6">MPYM_2</a>&#160;&#160;&#160;(0x0020u)  /* Multiplier mode: MAC */</td></tr>
<tr class="separator:af82c1eb4f6e152bc4a336bb1ee944da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59b1ebf7b8a94ea37f2345f839a95388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a59b1ebf7b8a94ea37f2345f839a95388">MPYM_3</a>&#160;&#160;&#160;(0x0030u)  /* Multiplier mode: MACS */</td></tr>
<tr class="separator:a59b1ebf7b8a94ea37f2345f839a95388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98839ecd26856ff99477792e4ab660df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a98839ecd26856ff99477792e4ab660df">MPYM__MPY</a>&#160;&#160;&#160;(0x0000u)  /* Multiplier mode: MPY */</td></tr>
<tr class="separator:a98839ecd26856ff99477792e4ab660df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60c9f521f0785ebcc60fdaeb1f627338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a60c9f521f0785ebcc60fdaeb1f627338">MPYM__MPYS</a>&#160;&#160;&#160;(0x0010u)  /* Multiplier mode: MPYS */</td></tr>
<tr class="separator:a60c9f521f0785ebcc60fdaeb1f627338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d89be5b989a16ad21e2c5f5c1e4d46d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8d89be5b989a16ad21e2c5f5c1e4d46d">MPYM__MAC</a>&#160;&#160;&#160;(0x0020u)  /* Multiplier mode: MAC */</td></tr>
<tr class="separator:a8d89be5b989a16ad21e2c5f5c1e4d46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a964dae3bc24c08f6b2402485a81c9cf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a964dae3bc24c08f6b2402485a81c9cf6">MPYM__MACS</a>&#160;&#160;&#160;(0x0030u)  /* Multiplier mode: MACS */</td></tr>
<tr class="separator:a964dae3bc24c08f6b2402485a81c9cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe81cd637b6107777f11402044195459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afe81cd637b6107777f11402044195459">OFS_PMAPKEYID</a>&#160;&#160;&#160;(0x0000u)  /* Port Mapping Key register */</td></tr>
<tr class="separator:afe81cd637b6107777f11402044195459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5113252b3fd7c940e3fab02d3c7f366c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5113252b3fd7c940e3fab02d3c7f366c">OFS_PMAPKEYID_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afe81cd637b6107777f11402044195459">OFS_PMAPKEYID</a></td></tr>
<tr class="separator:a5113252b3fd7c940e3fab02d3c7f366c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bb35050a4520078bce90f6ec5c1471e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6bb35050a4520078bce90f6ec5c1471e">OFS_PMAPKEYID_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afe81cd637b6107777f11402044195459">OFS_PMAPKEYID</a>+1</td></tr>
<tr class="separator:a6bb35050a4520078bce90f6ec5c1471e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4382dd5dcc4bdf77174d9b2e96f7546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4382dd5dcc4bdf77174d9b2e96f7546">OFS_PMAPCTL</a>&#160;&#160;&#160;(0x0002u)  /* Port Mapping control register */</td></tr>
<tr class="separator:ad4382dd5dcc4bdf77174d9b2e96f7546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aa4818a6afe1518c9ebcb31075f3bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0aa4818a6afe1518c9ebcb31075f3bad">OFS_PMAPCTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4382dd5dcc4bdf77174d9b2e96f7546">OFS_PMAPCTL</a></td></tr>
<tr class="separator:a0aa4818a6afe1518c9ebcb31075f3bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0db21fc4f721a3e92b1235789a98a2f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0db21fc4f721a3e92b1235789a98a2f6">OFS_PMAPCTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4382dd5dcc4bdf77174d9b2e96f7546">OFS_PMAPCTL</a>+1</td></tr>
<tr class="separator:a0db21fc4f721a3e92b1235789a98a2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2077383eabe97a2b4618de7a0a22991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af2077383eabe97a2b4618de7a0a22991">PMAPKEY</a>&#160;&#160;&#160;(0x2D52u)  /* Port Mapping Key */</td></tr>
<tr class="separator:af2077383eabe97a2b4618de7a0a22991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3eb69b8ee8e19177020d9ef629545e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad3eb69b8ee8e19177020d9ef629545e2">PMAPPWD</a>&#160;&#160;&#160;PMAPKEYID /* Legacy Definition: Mapping Key register */</td></tr>
<tr class="separator:ad3eb69b8ee8e19177020d9ef629545e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32ecc7ae163d5e9a4172cc92060f18ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a32ecc7ae163d5e9a4172cc92060f18ef">PMAPPW</a>&#160;&#160;&#160;(0x2D52u)  /* Legacy Definition: Port Mapping Password */</td></tr>
<tr class="separator:a32ecc7ae163d5e9a4172cc92060f18ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a106fccdebf378739ecb52a323617b547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a106fccdebf378739ecb52a323617b547">PMAPLOCKED</a>&#160;&#160;&#160;(0x0001u)  /* Port Mapping Lock bit. Read only */</td></tr>
<tr class="separator:a106fccdebf378739ecb52a323617b547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6da4120a01ccea0bfb1400aec522dbed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6da4120a01ccea0bfb1400aec522dbed">PMAPRECFG</a>&#160;&#160;&#160;(0x0002u)  /* Port Mapping re-configuration control bit */</td></tr>
<tr class="separator:a6da4120a01ccea0bfb1400aec522dbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25efc09486b77ee9266e050d76210d57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a25efc09486b77ee9266e050d76210d57">PMAPLOCKED_L</a>&#160;&#160;&#160;(0x0001u)  /* Port Mapping Lock bit. Read only */</td></tr>
<tr class="separator:a25efc09486b77ee9266e050d76210d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86dee611f9e02eafe86c9f6713e477a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a86dee611f9e02eafe86c9f6713e477a2">PMAPRECFG_L</a>&#160;&#160;&#160;(0x0002u)  /* Port Mapping re-configuration control bit */</td></tr>
<tr class="separator:a86dee611f9e02eafe86c9f6713e477a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a918a328e128fcafd45859d04f39ff2ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a918a328e128fcafd45859d04f39ff2ba">OFS_PMMCTL0</a>&#160;&#160;&#160;(0x0000u)  /* PMM Control 0 */</td></tr>
<tr class="separator:a918a328e128fcafd45859d04f39ff2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5001fb6217e362ca03c82bcbc374bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad5001fb6217e362ca03c82bcbc374bb3">OFS_PMMCTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a918a328e128fcafd45859d04f39ff2ba">OFS_PMMCTL0</a></td></tr>
<tr class="separator:ad5001fb6217e362ca03c82bcbc374bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa76255f4ccf1ea0069b6d7affa855199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa76255f4ccf1ea0069b6d7affa855199">OFS_PMMCTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a918a328e128fcafd45859d04f39ff2ba">OFS_PMMCTL0</a>+1</td></tr>
<tr class="separator:aa76255f4ccf1ea0069b6d7affa855199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ec4cc13d38dcdcd88ce98b5930bcaa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ec4cc13d38dcdcd88ce98b5930bcaa5">OFS_PMMCTL1</a>&#160;&#160;&#160;(0x0002u)  /* PMM Control 1 */</td></tr>
<tr class="separator:a6ec4cc13d38dcdcd88ce98b5930bcaa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc708a389109716a6b423c197b9fd30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abcc708a389109716a6b423c197b9fd30">OFS_PMMCTL1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ec4cc13d38dcdcd88ce98b5930bcaa5">OFS_PMMCTL1</a></td></tr>
<tr class="separator:abcc708a389109716a6b423c197b9fd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfe0283a46ba4c558fdc970b7c4c3775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfe0283a46ba4c558fdc970b7c4c3775">OFS_PMMCTL1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ec4cc13d38dcdcd88ce98b5930bcaa5">OFS_PMMCTL1</a>+1</td></tr>
<tr class="separator:acfe0283a46ba4c558fdc970b7c4c3775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55786c82054f6c4deead9478f11acf56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a55786c82054f6c4deead9478f11acf56">OFS_SVSMHCTL</a>&#160;&#160;&#160;(0x0004u)  /* SVS and SVM high side control register */</td></tr>
<tr class="separator:a55786c82054f6c4deead9478f11acf56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af72627f0795033c69f7a1bdb91d7fa05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af72627f0795033c69f7a1bdb91d7fa05">OFS_SVSMHCTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a55786c82054f6c4deead9478f11acf56">OFS_SVSMHCTL</a></td></tr>
<tr class="separator:af72627f0795033c69f7a1bdb91d7fa05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b64888c867572c6846b7337a6a5ebe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6b64888c867572c6846b7337a6a5ebe8">OFS_SVSMHCTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a55786c82054f6c4deead9478f11acf56">OFS_SVSMHCTL</a>+1</td></tr>
<tr class="separator:a6b64888c867572c6846b7337a6a5ebe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab8b6279c89d754441483ca615b0ab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaab8b6279c89d754441483ca615b0ab8">OFS_SVSMLCTL</a>&#160;&#160;&#160;(0x0006u)  /* SVS and SVM low side control register */</td></tr>
<tr class="separator:aaab8b6279c89d754441483ca615b0ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a517e1a37d28dbb6796e0afb890956d1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a517e1a37d28dbb6796e0afb890956d1e">OFS_SVSMLCTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaab8b6279c89d754441483ca615b0ab8">OFS_SVSMLCTL</a></td></tr>
<tr class="separator:a517e1a37d28dbb6796e0afb890956d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a220275c71926f1d8695062a057cbdbfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a220275c71926f1d8695062a057cbdbfe">OFS_SVSMLCTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaab8b6279c89d754441483ca615b0ab8">OFS_SVSMLCTL</a>+1</td></tr>
<tr class="separator:a220275c71926f1d8695062a057cbdbfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9445d2be5b1a20607e9d541a945463f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9445d2be5b1a20607e9d541a945463f9">OFS_SVSMIO</a>&#160;&#160;&#160;(0x0008u)  /* SVSIN and SVSOUT control register */</td></tr>
<tr class="separator:a9445d2be5b1a20607e9d541a945463f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a927c2ce126c4caa78e212be81382cd18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a927c2ce126c4caa78e212be81382cd18">OFS_SVSMIO_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9445d2be5b1a20607e9d541a945463f9">OFS_SVSMIO</a></td></tr>
<tr class="separator:a927c2ce126c4caa78e212be81382cd18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cbb28cccbe084812f92bb5212a34336"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1cbb28cccbe084812f92bb5212a34336">OFS_SVSMIO_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9445d2be5b1a20607e9d541a945463f9">OFS_SVSMIO</a>+1</td></tr>
<tr class="separator:a1cbb28cccbe084812f92bb5212a34336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7bf5f26319b532d2a37739118c1f8a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad7bf5f26319b532d2a37739118c1f8a8">OFS_PMMIFG</a>&#160;&#160;&#160;(0x000Cu)  /* PMM Interrupt Flag */</td></tr>
<tr class="separator:ad7bf5f26319b532d2a37739118c1f8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a393d2e46fcb6019acc18701b4218abbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a393d2e46fcb6019acc18701b4218abbd">OFS_PMMIFG_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad7bf5f26319b532d2a37739118c1f8a8">OFS_PMMIFG</a></td></tr>
<tr class="separator:a393d2e46fcb6019acc18701b4218abbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac4c1c145da86e66711ead4bcfc60da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2ac4c1c145da86e66711ead4bcfc60da">OFS_PMMIFG_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad7bf5f26319b532d2a37739118c1f8a8">OFS_PMMIFG</a>+1</td></tr>
<tr class="separator:a2ac4c1c145da86e66711ead4bcfc60da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b8cc9c3455e89f126c8451d157e6884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b8cc9c3455e89f126c8451d157e6884">OFS_PMMRIE</a>&#160;&#160;&#160;(0x000Eu)  /* PMM and RESET Interrupt Enable */</td></tr>
<tr class="separator:a0b8cc9c3455e89f126c8451d157e6884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d922c84ab227bf5982a14d3538118b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d922c84ab227bf5982a14d3538118b2">OFS_PMMRIE_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b8cc9c3455e89f126c8451d157e6884">OFS_PMMRIE</a></td></tr>
<tr class="separator:a9d922c84ab227bf5982a14d3538118b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad346057280c82bb8e750b73118830377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad346057280c82bb8e750b73118830377">OFS_PMMRIE_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b8cc9c3455e89f126c8451d157e6884">OFS_PMMRIE</a>+1</td></tr>
<tr class="separator:ad346057280c82bb8e750b73118830377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2192f26122894bc395b49dfccbb0eeb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2192f26122894bc395b49dfccbb0eeb4">PMMPW</a>&#160;&#160;&#160;(0xA500u)  /* PMM Register Write Password */</td></tr>
<tr class="separator:a2192f26122894bc395b49dfccbb0eeb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49e3c0233887d13ad743b4fe9c0c8b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49e3c0233887d13ad743b4fe9c0c8b6e">PMMPW_H</a>&#160;&#160;&#160;(0xA5)    /* PMM Register Write Password for high word access */</td></tr>
<tr class="separator:a49e3c0233887d13ad743b4fe9c0c8b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac93e4073791008944595ee0f2db5315e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac93e4073791008944595ee0f2db5315e">PMMCOREV0</a>&#160;&#160;&#160;(0x0001u)  /* PMM Core Voltage Bit: 0 */</td></tr>
<tr class="separator:ac93e4073791008944595ee0f2db5315e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb4103d93ade051e19079e9ed1ae2ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeb4103d93ade051e19079e9ed1ae2ec7">PMMCOREV1</a>&#160;&#160;&#160;(0x0002u)  /* PMM Core Voltage Bit: 1 */</td></tr>
<tr class="separator:aeb4103d93ade051e19079e9ed1ae2ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9510e7e43812d174f09da846a2a6c0c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9510e7e43812d174f09da846a2a6c0c5">PMMSWBOR</a>&#160;&#160;&#160;(0x0004u)  /* PMM Software BOR */</td></tr>
<tr class="separator:a9510e7e43812d174f09da846a2a6c0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ca726de821b83c3a85b10d06770cd1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4ca726de821b83c3a85b10d06770cd1c">PMMSWPOR</a>&#160;&#160;&#160;(0x0008u)  /* PMM Software POR */</td></tr>
<tr class="separator:a4ca726de821b83c3a85b10d06770cd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e4f8f522dd962a55aade291cc6f5318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e4f8f522dd962a55aade291cc6f5318">PMMREGOFF</a>&#160;&#160;&#160;(0x0010u)  /* PMM Turn Regulator off */</td></tr>
<tr class="separator:a1e4f8f522dd962a55aade291cc6f5318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabe34a84662ee69764526ef86b720a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabe34a84662ee69764526ef86b720a25">PMMHPMRE</a>&#160;&#160;&#160;(0x0080u)  /* PMM Global High Power Module Request Enable */</td></tr>
<tr class="separator:aabe34a84662ee69764526ef86b720a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9032d8f5bb12f4616faa7c503a38d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af9032d8f5bb12f4616faa7c503a38d46">PMMCOREV0_L</a>&#160;&#160;&#160;(0x0001u)  /* PMM Core Voltage Bit: 0 */</td></tr>
<tr class="separator:af9032d8f5bb12f4616faa7c503a38d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab630b8cc424335f03a03207e354968c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab630b8cc424335f03a03207e354968c2">PMMCOREV1_L</a>&#160;&#160;&#160;(0x0002u)  /* PMM Core Voltage Bit: 1 */</td></tr>
<tr class="separator:ab630b8cc424335f03a03207e354968c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eec5806996058502840ce19a8dc808d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3eec5806996058502840ce19a8dc808d">PMMSWBOR_L</a>&#160;&#160;&#160;(0x0004u)  /* PMM Software BOR */</td></tr>
<tr class="separator:a3eec5806996058502840ce19a8dc808d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3fac143314ee136a8c0a19d166845b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa3fac143314ee136a8c0a19d166845b1">PMMSWPOR_L</a>&#160;&#160;&#160;(0x0008u)  /* PMM Software POR */</td></tr>
<tr class="separator:aa3fac143314ee136a8c0a19d166845b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab2167ed0abe167dea36d883600390bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab2167ed0abe167dea36d883600390bc">PMMREGOFF_L</a>&#160;&#160;&#160;(0x0010u)  /* PMM Turn Regulator off */</td></tr>
<tr class="separator:aab2167ed0abe167dea36d883600390bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a248a3812c85a5e20287046b4ce931f69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a248a3812c85a5e20287046b4ce931f69">PMMHPMRE_L</a>&#160;&#160;&#160;(0x0080u)  /* PMM Global High Power Module Request Enable */</td></tr>
<tr class="separator:a248a3812c85a5e20287046b4ce931f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34ca0e5c11c8b5df96c3c0897728ca8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34ca0e5c11c8b5df96c3c0897728ca8f">PMMCOREV_0</a>&#160;&#160;&#160;(0x0000u)  /* PMM Core Voltage 0 (1.35V) */</td></tr>
<tr class="separator:a34ca0e5c11c8b5df96c3c0897728ca8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a503996ac8895fb0561ccb3117f3191f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a503996ac8895fb0561ccb3117f3191f4">PMMCOREV_1</a>&#160;&#160;&#160;(0x0001u)  /* PMM Core Voltage 1 (1.55V) */</td></tr>
<tr class="separator:a503996ac8895fb0561ccb3117f3191f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63b63c1eb90280f6932fa6c20a28ee15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a63b63c1eb90280f6932fa6c20a28ee15">PMMCOREV_2</a>&#160;&#160;&#160;(0x0002u)  /* PMM Core Voltage 2 (1.75V) */</td></tr>
<tr class="separator:a63b63c1eb90280f6932fa6c20a28ee15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aa3f2a0135a48433168c58a596e88da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4aa3f2a0135a48433168c58a596e88da">PMMCOREV_3</a>&#160;&#160;&#160;(0x0003u)  /* PMM Core Voltage 3 (1.85V) */</td></tr>
<tr class="separator:a4aa3f2a0135a48433168c58a596e88da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c25d522a8aab3e9665db6eac6bf923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a03c25d522a8aab3e9665db6eac6bf923">PMMREFMD</a>&#160;&#160;&#160;(0x0001u)  /* PMM Reference Mode */</td></tr>
<tr class="separator:a03c25d522a8aab3e9665db6eac6bf923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a456d20ee62641fb6cc1889eb3ace8a0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a456d20ee62641fb6cc1889eb3ace8a0c">PMMCMD0</a>&#160;&#160;&#160;(0x0010u)  /* PMM Voltage Regulator Current Mode Bit: 0 */</td></tr>
<tr class="separator:a456d20ee62641fb6cc1889eb3ace8a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a850dbf76f57da18db1fb827b04af1eaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a850dbf76f57da18db1fb827b04af1eaf">PMMCMD1</a>&#160;&#160;&#160;(0x0020u)  /* PMM Voltage Regulator Current Mode Bit: 1 */</td></tr>
<tr class="separator:a850dbf76f57da18db1fb827b04af1eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2489ee605f093bda1c212fde5dbf57ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2489ee605f093bda1c212fde5dbf57ff">PMMREFMD_L</a>&#160;&#160;&#160;(0x0001u)  /* PMM Reference Mode */</td></tr>
<tr class="separator:a2489ee605f093bda1c212fde5dbf57ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f713ff5b9696c2f1d49582cc345dd5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f713ff5b9696c2f1d49582cc345dd5e">PMMCMD0_L</a>&#160;&#160;&#160;(0x0010u)  /* PMM Voltage Regulator Current Mode Bit: 0 */</td></tr>
<tr class="separator:a4f713ff5b9696c2f1d49582cc345dd5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b0f7a54c428ecf54c7e247401e8ab65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2b0f7a54c428ecf54c7e247401e8ab65">PMMCMD1_L</a>&#160;&#160;&#160;(0x0020u)  /* PMM Voltage Regulator Current Mode Bit: 1 */</td></tr>
<tr class="separator:a2b0f7a54c428ecf54c7e247401e8ab65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bd1b9882e030ea70619adbd1c8c4995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2bd1b9882e030ea70619adbd1c8c4995">SVSMHRRL0</a>&#160;&#160;&#160;(0x0001u)  /* SVS and SVM high side Reset Release Voltage Level Bit: 0 */</td></tr>
<tr class="separator:a2bd1b9882e030ea70619adbd1c8c4995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5d6404ca0c5b3356f133ece9298ed5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac5d6404ca0c5b3356f133ece9298ed5e">SVSMHRRL1</a>&#160;&#160;&#160;(0x0002u)  /* SVS and SVM high side Reset Release Voltage Level Bit: 1 */</td></tr>
<tr class="separator:ac5d6404ca0c5b3356f133ece9298ed5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59e1d68731a18fc77fb14f1f5d236077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a59e1d68731a18fc77fb14f1f5d236077">SVSMHRRL2</a>&#160;&#160;&#160;(0x0004u)  /* SVS and SVM high side Reset Release Voltage Level Bit: 2 */</td></tr>
<tr class="separator:a59e1d68731a18fc77fb14f1f5d236077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef4c18f635a2380aec14d2ec3e0c0ea3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aef4c18f635a2380aec14d2ec3e0c0ea3">SVSMHDLYST</a>&#160;&#160;&#160;(0x0008u)  /* SVS and SVM high side delay status */</td></tr>
<tr class="separator:aef4c18f635a2380aec14d2ec3e0c0ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae7b3b0f6435a4cbb164ced87f3128aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae7b3b0f6435a4cbb164ced87f3128aa">SVSHMD</a>&#160;&#160;&#160;(0x0010u)  /* SVS high side mode */</td></tr>
<tr class="separator:aae7b3b0f6435a4cbb164ced87f3128aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9335a7d833caf67e1cce14346411b9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad9335a7d833caf67e1cce14346411b9a">SVSMHEVM</a>&#160;&#160;&#160;(0x0040u)  /* SVS and SVM high side event mask */</td></tr>
<tr class="separator:ad9335a7d833caf67e1cce14346411b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f873c8eefc82615b2cd88daedfc875c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7f873c8eefc82615b2cd88daedfc875c">SVSMHACE</a>&#160;&#160;&#160;(0x0080u)  /* SVS and SVM high side auto control enable */</td></tr>
<tr class="separator:a7f873c8eefc82615b2cd88daedfc875c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ca437ed8937ea00138aa24bfc662dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5ca437ed8937ea00138aa24bfc662dc7">SVSHRVL0</a>&#160;&#160;&#160;(0x0100u)  /* SVS high side reset voltage level Bit: 0 */</td></tr>
<tr class="separator:a5ca437ed8937ea00138aa24bfc662dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc5d46b8188e4fbf37ea04aa5db106d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc5d46b8188e4fbf37ea04aa5db106d0">SVSHRVL1</a>&#160;&#160;&#160;(0x0200u)  /* SVS high side reset voltage level Bit: 1 */</td></tr>
<tr class="separator:acc5d46b8188e4fbf37ea04aa5db106d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa303492df56594c301a5d90a85dfcfce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa303492df56594c301a5d90a85dfcfce">SVSHE</a>&#160;&#160;&#160;(0x0400u)  /* SVS high side enable */</td></tr>
<tr class="separator:aa303492df56594c301a5d90a85dfcfce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ced66067fb45c4c012b5a83fec3ad23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4ced66067fb45c4c012b5a83fec3ad23">SVSHFP</a>&#160;&#160;&#160;(0x0800u)  /* SVS high side full performace mode */</td></tr>
<tr class="separator:a4ced66067fb45c4c012b5a83fec3ad23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f518f55f54404afb9386faed66e7fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9f518f55f54404afb9386faed66e7fc8">SVMHOVPE</a>&#160;&#160;&#160;(0x1000u)  /* SVM high side over-voltage enable */</td></tr>
<tr class="separator:a9f518f55f54404afb9386faed66e7fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79ec91d113a53e08d99d7df061bb99cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a79ec91d113a53e08d99d7df061bb99cc">SVMHE</a>&#160;&#160;&#160;(0x4000u)  /* SVM high side enable */</td></tr>
<tr class="separator:a79ec91d113a53e08d99d7df061bb99cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae517f8363962d439584b2f19a8a16734"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae517f8363962d439584b2f19a8a16734">SVMHFP</a>&#160;&#160;&#160;(0x8000u)  /* SVM high side full performace mode */</td></tr>
<tr class="separator:ae517f8363962d439584b2f19a8a16734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f7c0a26573e77ef4704aedadace3294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0f7c0a26573e77ef4704aedadace3294">SVSMHRRL0_L</a>&#160;&#160;&#160;(0x0001u)  /* SVS and SVM high side Reset Release Voltage Level Bit: 0 */</td></tr>
<tr class="separator:a0f7c0a26573e77ef4704aedadace3294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a473de306e464eceb01b22e1c20866c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a473de306e464eceb01b22e1c20866c">SVSMHRRL1_L</a>&#160;&#160;&#160;(0x0002u)  /* SVS and SVM high side Reset Release Voltage Level Bit: 1 */</td></tr>
<tr class="separator:a5a473de306e464eceb01b22e1c20866c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0558fa1d26949dea8daa56771770d5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab0558fa1d26949dea8daa56771770d5e">SVSMHRRL2_L</a>&#160;&#160;&#160;(0x0004u)  /* SVS and SVM high side Reset Release Voltage Level Bit: 2 */</td></tr>
<tr class="separator:ab0558fa1d26949dea8daa56771770d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4e0b3b7a7554ff1540d60bf54b63a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4e0b3b7a7554ff1540d60bf54b63a57">SVSMHDLYST_L</a>&#160;&#160;&#160;(0x0008u)  /* SVS and SVM high side delay status */</td></tr>
<tr class="separator:ad4e0b3b7a7554ff1540d60bf54b63a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b93d2e75c2564f78b01a7aaf4a2b6ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7b93d2e75c2564f78b01a7aaf4a2b6ae">SVSHMD_L</a>&#160;&#160;&#160;(0x0010u)  /* SVS high side mode */</td></tr>
<tr class="separator:a7b93d2e75c2564f78b01a7aaf4a2b6ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae51234aba69ed333f2d0f02659e7d00b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae51234aba69ed333f2d0f02659e7d00b">SVSMHEVM_L</a>&#160;&#160;&#160;(0x0040u)  /* SVS and SVM high side event mask */</td></tr>
<tr class="separator:ae51234aba69ed333f2d0f02659e7d00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acce758ab6032f4655d7f3ea2432bf822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acce758ab6032f4655d7f3ea2432bf822">SVSMHACE_L</a>&#160;&#160;&#160;(0x0080u)  /* SVS and SVM high side auto control enable */</td></tr>
<tr class="separator:acce758ab6032f4655d7f3ea2432bf822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a774a758f35280da84de8cfd3937e3974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a774a758f35280da84de8cfd3937e3974">SVSHRVL0_H</a>&#160;&#160;&#160;(0x0001u)  /* SVS high side reset voltage level Bit: 0 */</td></tr>
<tr class="separator:a774a758f35280da84de8cfd3937e3974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6425c803d38e87f42d2fa26f098306fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6425c803d38e87f42d2fa26f098306fa">SVSHRVL1_H</a>&#160;&#160;&#160;(0x0002u)  /* SVS high side reset voltage level Bit: 1 */</td></tr>
<tr class="separator:a6425c803d38e87f42d2fa26f098306fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98d6b488a38c640162374d38c03cd9d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a98d6b488a38c640162374d38c03cd9d9">SVSHE_H</a>&#160;&#160;&#160;(0x0004u)  /* SVS high side enable */</td></tr>
<tr class="separator:a98d6b488a38c640162374d38c03cd9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d58a62c5416c19857904bdecff20411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5d58a62c5416c19857904bdecff20411">SVSHFP_H</a>&#160;&#160;&#160;(0x0008u)  /* SVS high side full performace mode */</td></tr>
<tr class="separator:a5d58a62c5416c19857904bdecff20411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24e47047818554724256ba132138fe35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a24e47047818554724256ba132138fe35">SVMHOVPE_H</a>&#160;&#160;&#160;(0x0010u)  /* SVM high side over-voltage enable */</td></tr>
<tr class="separator:a24e47047818554724256ba132138fe35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3714d57d7ffa52b6ded0bec5f445455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa3714d57d7ffa52b6ded0bec5f445455">SVMHE_H</a>&#160;&#160;&#160;(0x0040u)  /* SVM high side enable */</td></tr>
<tr class="separator:aa3714d57d7ffa52b6ded0bec5f445455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69c96e28bd91e791476c7a38d709777e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a69c96e28bd91e791476c7a38d709777e">SVMHFP_H</a>&#160;&#160;&#160;(0x0080u)  /* SVM high side full performace mode */</td></tr>
<tr class="separator:a69c96e28bd91e791476c7a38d709777e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81b76437db1610ce338ac1607a3ca695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81b76437db1610ce338ac1607a3ca695">SVSMHRRL_0</a>&#160;&#160;&#160;(0x0000u)  /* SVS and SVM high side Reset Release Voltage Level 0 */</td></tr>
<tr class="separator:a81b76437db1610ce338ac1607a3ca695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b921df43e0ad36372ab1cce4be0d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab2b921df43e0ad36372ab1cce4be0d76">SVSMHRRL_1</a>&#160;&#160;&#160;(0x0001u)  /* SVS and SVM high side Reset Release Voltage Level 1 */</td></tr>
<tr class="separator:ab2b921df43e0ad36372ab1cce4be0d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c6eb4d3a7e770c5f0379f2a79130112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8c6eb4d3a7e770c5f0379f2a79130112">SVSMHRRL_2</a>&#160;&#160;&#160;(0x0002u)  /* SVS and SVM high side Reset Release Voltage Level 2 */</td></tr>
<tr class="separator:a8c6eb4d3a7e770c5f0379f2a79130112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa679d0cb235161a61a93565f07a1274c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa679d0cb235161a61a93565f07a1274c">SVSMHRRL_3</a>&#160;&#160;&#160;(0x0003u)  /* SVS and SVM high side Reset Release Voltage Level 3 */</td></tr>
<tr class="separator:aa679d0cb235161a61a93565f07a1274c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4473602d37e45cce6238c3733f856d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac4473602d37e45cce6238c3733f856d2">SVSMHRRL_4</a>&#160;&#160;&#160;(0x0004u)  /* SVS and SVM high side Reset Release Voltage Level 4 */</td></tr>
<tr class="separator:ac4473602d37e45cce6238c3733f856d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4827b23b8a80c80b677943d273bc965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4827b23b8a80c80b677943d273bc965">SVSMHRRL_5</a>&#160;&#160;&#160;(0x0005u)  /* SVS and SVM high side Reset Release Voltage Level 5 */</td></tr>
<tr class="separator:ad4827b23b8a80c80b677943d273bc965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4de42e3abe38b77f5d2d050818f14c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4de42e3abe38b77f5d2d050818f14c4c">SVSMHRRL_6</a>&#160;&#160;&#160;(0x0006u)  /* SVS and SVM high side Reset Release Voltage Level 6 */</td></tr>
<tr class="separator:a4de42e3abe38b77f5d2d050818f14c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae40c613f405992f30cb494b1a9ff8a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae40c613f405992f30cb494b1a9ff8a0f">SVSMHRRL_7</a>&#160;&#160;&#160;(0x0007u)  /* SVS and SVM high side Reset Release Voltage Level 7 */</td></tr>
<tr class="separator:ae40c613f405992f30cb494b1a9ff8a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a630f3d34677f3453118af180757df2cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a630f3d34677f3453118af180757df2cd">SVSHRVL_0</a>&#160;&#160;&#160;(0x0000u)  /* SVS high side Reset Release Voltage Level 0 */</td></tr>
<tr class="separator:a630f3d34677f3453118af180757df2cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa045f1ced9c5d6aba2b0536ac6337784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa045f1ced9c5d6aba2b0536ac6337784">SVSHRVL_1</a>&#160;&#160;&#160;(0x0100u)  /* SVS high side Reset Release Voltage Level 1 */</td></tr>
<tr class="separator:aa045f1ced9c5d6aba2b0536ac6337784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e04eb4c3dba501de3aceeec80619805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e04eb4c3dba501de3aceeec80619805">SVSHRVL_2</a>&#160;&#160;&#160;(0x0200u)  /* SVS high side Reset Release Voltage Level 2 */</td></tr>
<tr class="separator:a5e04eb4c3dba501de3aceeec80619805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa68ce64af75b003570b88cbb7b218c88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa68ce64af75b003570b88cbb7b218c88">SVSHRVL_3</a>&#160;&#160;&#160;(0x0300u)  /* SVS high side Reset Release Voltage Level 3 */</td></tr>
<tr class="separator:aa68ce64af75b003570b88cbb7b218c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ce40f3d9429cd53526d1c0d5b60136a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2ce40f3d9429cd53526d1c0d5b60136a">SVSMLRRL0</a>&#160;&#160;&#160;(0x0001u)  /* SVS and SVM low side Reset Release Voltage Level Bit: 0 */</td></tr>
<tr class="separator:a2ce40f3d9429cd53526d1c0d5b60136a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a24731066f5e1816ea44f16ca2235df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6a24731066f5e1816ea44f16ca2235df">SVSMLRRL1</a>&#160;&#160;&#160;(0x0002u)  /* SVS and SVM low side Reset Release Voltage Level Bit: 1 */</td></tr>
<tr class="separator:a6a24731066f5e1816ea44f16ca2235df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afced9793b1862636f11630e8929adde5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afced9793b1862636f11630e8929adde5">SVSMLRRL2</a>&#160;&#160;&#160;(0x0004u)  /* SVS and SVM low side Reset Release Voltage Level Bit: 2 */</td></tr>
<tr class="separator:afced9793b1862636f11630e8929adde5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f40d3f15c2ade298b141733054e679a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7f40d3f15c2ade298b141733054e679a">SVSMLDLYST</a>&#160;&#160;&#160;(0x0008u)  /* SVS and SVM low side delay status */</td></tr>
<tr class="separator:a7f40d3f15c2ade298b141733054e679a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6590ae9c9c23ec53f46cd7272033fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6590ae9c9c23ec53f46cd7272033fd9">SVSLMD</a>&#160;&#160;&#160;(0x0010u)  /* SVS low side mode */</td></tr>
<tr class="separator:ac6590ae9c9c23ec53f46cd7272033fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19de50cfb976e67d7f60a071c4ca888b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a19de50cfb976e67d7f60a071c4ca888b">SVSMLEVM</a>&#160;&#160;&#160;(0x0040u)  /* SVS and SVM low side event mask */</td></tr>
<tr class="separator:a19de50cfb976e67d7f60a071c4ca888b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa23d2a7bf55c61f0d59f6571cc68679a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa23d2a7bf55c61f0d59f6571cc68679a">SVSMLACE</a>&#160;&#160;&#160;(0x0080u)  /* SVS and SVM low side auto control enable */</td></tr>
<tr class="separator:aa23d2a7bf55c61f0d59f6571cc68679a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a217447b1a6dc72e1d30b9c8c162e2764"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a217447b1a6dc72e1d30b9c8c162e2764">SVSLRVL0</a>&#160;&#160;&#160;(0x0100u)  /* SVS low side reset voltage level Bit: 0 */</td></tr>
<tr class="separator:a217447b1a6dc72e1d30b9c8c162e2764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa34b51ea590a89057cfd021791e3e2f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa34b51ea590a89057cfd021791e3e2f8">SVSLRVL1</a>&#160;&#160;&#160;(0x0200u)  /* SVS low side reset voltage level Bit: 1 */</td></tr>
<tr class="separator:aa34b51ea590a89057cfd021791e3e2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a775b67a8c2df6ecf7225c8de70631ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a775b67a8c2df6ecf7225c8de70631ead">SVSLE</a>&#160;&#160;&#160;(0x0400u)  /* SVS low side enable */</td></tr>
<tr class="separator:a775b67a8c2df6ecf7225c8de70631ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96da495861511beff7bc15cfda039842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a96da495861511beff7bc15cfda039842">SVSLFP</a>&#160;&#160;&#160;(0x0800u)  /* SVS low side full performace mode */</td></tr>
<tr class="separator:a96da495861511beff7bc15cfda039842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abceb522dc4f8ea86d0d8345de7f323dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abceb522dc4f8ea86d0d8345de7f323dd">SVMLOVPE</a>&#160;&#160;&#160;(0x1000u)  /* SVM low side over-voltage enable */</td></tr>
<tr class="separator:abceb522dc4f8ea86d0d8345de7f323dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80f9b1f14a3e0b92470f442c97da6688"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a80f9b1f14a3e0b92470f442c97da6688">SVMLE</a>&#160;&#160;&#160;(0x4000u)  /* SVM low side enable */</td></tr>
<tr class="separator:a80f9b1f14a3e0b92470f442c97da6688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e2a72c8e226026785a846c22ae4cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a20e2a72c8e226026785a846c22ae4cc4">SVMLFP</a>&#160;&#160;&#160;(0x8000u)  /* SVM low side full performace mode */</td></tr>
<tr class="separator:a20e2a72c8e226026785a846c22ae4cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e30676ec8fd54a6264de0b82d0bc305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e30676ec8fd54a6264de0b82d0bc305">SVSMLRRL0_L</a>&#160;&#160;&#160;(0x0001u)  /* SVS and SVM low side Reset Release Voltage Level Bit: 0 */</td></tr>
<tr class="separator:a5e30676ec8fd54a6264de0b82d0bc305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0f3903e3c3123041882671ac0454b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af0f3903e3c3123041882671ac0454b3b">SVSMLRRL1_L</a>&#160;&#160;&#160;(0x0002u)  /* SVS and SVM low side Reset Release Voltage Level Bit: 1 */</td></tr>
<tr class="separator:af0f3903e3c3123041882671ac0454b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90266856a37118659be9a3817dfa1959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a90266856a37118659be9a3817dfa1959">SVSMLRRL2_L</a>&#160;&#160;&#160;(0x0004u)  /* SVS and SVM low side Reset Release Voltage Level Bit: 2 */</td></tr>
<tr class="separator:a90266856a37118659be9a3817dfa1959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc3adea7b93454606cf60087119fa6f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adc3adea7b93454606cf60087119fa6f3">SVSMLDLYST_L</a>&#160;&#160;&#160;(0x0008u)  /* SVS and SVM low side delay status */</td></tr>
<tr class="separator:adc3adea7b93454606cf60087119fa6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0760af6d5f4cdc5d78348db8087f937b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0760af6d5f4cdc5d78348db8087f937b">SVSLMD_L</a>&#160;&#160;&#160;(0x0010u)  /* SVS low side mode */</td></tr>
<tr class="separator:a0760af6d5f4cdc5d78348db8087f937b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607f16160457e342113206e2ba409bc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a607f16160457e342113206e2ba409bc9">SVSMLEVM_L</a>&#160;&#160;&#160;(0x0040u)  /* SVS and SVM low side event mask */</td></tr>
<tr class="separator:a607f16160457e342113206e2ba409bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa70509bf9407a2df33ef6826ccbd6404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa70509bf9407a2df33ef6826ccbd6404">SVSMLACE_L</a>&#160;&#160;&#160;(0x0080u)  /* SVS and SVM low side auto control enable */</td></tr>
<tr class="separator:aa70509bf9407a2df33ef6826ccbd6404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af531998ca2fca6bc6b0448a357ce98a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af531998ca2fca6bc6b0448a357ce98a5">SVSLRVL0_H</a>&#160;&#160;&#160;(0x0001u)  /* SVS low side reset voltage level Bit: 0 */</td></tr>
<tr class="separator:af531998ca2fca6bc6b0448a357ce98a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0db4fa8cba9665b4f723c359effc209e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0db4fa8cba9665b4f723c359effc209e">SVSLRVL1_H</a>&#160;&#160;&#160;(0x0002u)  /* SVS low side reset voltage level Bit: 1 */</td></tr>
<tr class="separator:a0db4fa8cba9665b4f723c359effc209e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bddbcba04562075d42ae452519cd325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2bddbcba04562075d42ae452519cd325">SVSLE_H</a>&#160;&#160;&#160;(0x0004u)  /* SVS low side enable */</td></tr>
<tr class="separator:a2bddbcba04562075d42ae452519cd325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abad92f318537c747cdc5008c86a1b021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abad92f318537c747cdc5008c86a1b021">SVSLFP_H</a>&#160;&#160;&#160;(0x0008u)  /* SVS low side full performace mode */</td></tr>
<tr class="separator:abad92f318537c747cdc5008c86a1b021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaa950bbe788cd9f026e0c528347bb4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acaa950bbe788cd9f026e0c528347bb4c">SVMLOVPE_H</a>&#160;&#160;&#160;(0x0010u)  /* SVM low side over-voltage enable */</td></tr>
<tr class="separator:acaa950bbe788cd9f026e0c528347bb4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2415df992c4d18bfe32390204549691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af2415df992c4d18bfe32390204549691">SVMLE_H</a>&#160;&#160;&#160;(0x0040u)  /* SVM low side enable */</td></tr>
<tr class="separator:af2415df992c4d18bfe32390204549691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecb1c245dbfc6a8cef2607b6ba4ecadc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aecb1c245dbfc6a8cef2607b6ba4ecadc">SVMLFP_H</a>&#160;&#160;&#160;(0x0080u)  /* SVM low side full performace mode */</td></tr>
<tr class="separator:aecb1c245dbfc6a8cef2607b6ba4ecadc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a935df3bfa6091a7d06d6a1499b19d56c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a935df3bfa6091a7d06d6a1499b19d56c">SVSMLRRL_0</a>&#160;&#160;&#160;(0x0000u)  /* SVS and SVM low side Reset Release Voltage Level 0 */</td></tr>
<tr class="separator:a935df3bfa6091a7d06d6a1499b19d56c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d7c805bba3a506e22f0d3c73bc79b8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d7c805bba3a506e22f0d3c73bc79b8e">SVSMLRRL_1</a>&#160;&#160;&#160;(0x0001u)  /* SVS and SVM low side Reset Release Voltage Level 1 */</td></tr>
<tr class="separator:a1d7c805bba3a506e22f0d3c73bc79b8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae545b647cadcce31122884a614cabb60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae545b647cadcce31122884a614cabb60">SVSMLRRL_2</a>&#160;&#160;&#160;(0x0002u)  /* SVS and SVM low side Reset Release Voltage Level 2 */</td></tr>
<tr class="separator:ae545b647cadcce31122884a614cabb60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a056c715ce8c1d74ad0f649f34d502e9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a056c715ce8c1d74ad0f649f34d502e9f">SVSMLRRL_3</a>&#160;&#160;&#160;(0x0003u)  /* SVS and SVM low side Reset Release Voltage Level 3 */</td></tr>
<tr class="separator:a056c715ce8c1d74ad0f649f34d502e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12c8fbccd75565649f0718138de9b43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a12c8fbccd75565649f0718138de9b43b">SVSMLRRL_4</a>&#160;&#160;&#160;(0x0004u)  /* SVS and SVM low side Reset Release Voltage Level 4 */</td></tr>
<tr class="separator:a12c8fbccd75565649f0718138de9b43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94807059246c5bafb8a0d3b242e0965e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a94807059246c5bafb8a0d3b242e0965e">SVSMLRRL_5</a>&#160;&#160;&#160;(0x0005u)  /* SVS and SVM low side Reset Release Voltage Level 5 */</td></tr>
<tr class="separator:a94807059246c5bafb8a0d3b242e0965e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63814b2cb3994ca0a7445a8dee8c5acb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a63814b2cb3994ca0a7445a8dee8c5acb">SVSMLRRL_6</a>&#160;&#160;&#160;(0x0006u)  /* SVS and SVM low side Reset Release Voltage Level 6 */</td></tr>
<tr class="separator:a63814b2cb3994ca0a7445a8dee8c5acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e469ea069fcc83fdc792a0b93ce3258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e469ea069fcc83fdc792a0b93ce3258">SVSMLRRL_7</a>&#160;&#160;&#160;(0x0007u)  /* SVS and SVM low side Reset Release Voltage Level 7 */</td></tr>
<tr class="separator:a7e469ea069fcc83fdc792a0b93ce3258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab149218315bacc49f70fedcd441a9e56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab149218315bacc49f70fedcd441a9e56">SVSLRVL_0</a>&#160;&#160;&#160;(0x0000u)  /* SVS low side Reset Release Voltage Level 0 */</td></tr>
<tr class="separator:ab149218315bacc49f70fedcd441a9e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d90288ca16c739eadcc482dc3ebe039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3d90288ca16c739eadcc482dc3ebe039">SVSLRVL_1</a>&#160;&#160;&#160;(0x0100u)  /* SVS low side Reset Release Voltage Level 1 */</td></tr>
<tr class="separator:a3d90288ca16c739eadcc482dc3ebe039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f25ce0faffb71b9a280540fd89bf6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac8f25ce0faffb71b9a280540fd89bf6e">SVSLRVL_2</a>&#160;&#160;&#160;(0x0200u)  /* SVS low side Reset Release Voltage Level 2 */</td></tr>
<tr class="separator:ac8f25ce0faffb71b9a280540fd89bf6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa18fb066fe2044ec7a22928707543e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa18fb066fe2044ec7a22928707543e8c">SVSLRVL_3</a>&#160;&#160;&#160;(0x0300u)  /* SVS low side Reset Release Voltage Level 3 */</td></tr>
<tr class="separator:aa18fb066fe2044ec7a22928707543e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9710c6e3c4d5775ced667741f84730ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9710c6e3c4d5775ced667741f84730ac">SVMLOE</a>&#160;&#160;&#160;(0x0008u)  /* SVM low side output enable */</td></tr>
<tr class="separator:a9710c6e3c4d5775ced667741f84730ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a124d0fa8a5dff21efb60c0aef8112731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a124d0fa8a5dff21efb60c0aef8112731">SVMLVLROE</a>&#160;&#160;&#160;(0x0010u)  /* SVM low side voltage level reached output enable */</td></tr>
<tr class="separator:a124d0fa8a5dff21efb60c0aef8112731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a62fa7e1b66ebc5b8d80dff0ec51bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae8a62fa7e1b66ebc5b8d80dff0ec51bf">SVMOUTPOL</a>&#160;&#160;&#160;(0x0020u)  /* SVMOUT pin polarity */</td></tr>
<tr class="separator:ae8a62fa7e1b66ebc5b8d80dff0ec51bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a179fc93fc1d811a91b688c6d0f9d029d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a179fc93fc1d811a91b688c6d0f9d029d">SVMHOE</a>&#160;&#160;&#160;(0x0800u)  /* SVM high side output enable */</td></tr>
<tr class="separator:a179fc93fc1d811a91b688c6d0f9d029d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed22b56524db93ecdee32d725ba71d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aed22b56524db93ecdee32d725ba71d2c">SVMHVLROE</a>&#160;&#160;&#160;(0x1000u)  /* SVM high side voltage level reached output enable */</td></tr>
<tr class="separator:aed22b56524db93ecdee32d725ba71d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ac59ee9e43283b9b8901f4c8a4abc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae6ac59ee9e43283b9b8901f4c8a4abc9">SVMLOE_L</a>&#160;&#160;&#160;(0x0008u)  /* SVM low side output enable */</td></tr>
<tr class="separator:ae6ac59ee9e43283b9b8901f4c8a4abc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7ec79fd9528868a2e24814edf4d7987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac7ec79fd9528868a2e24814edf4d7987">SVMLVLROE_L</a>&#160;&#160;&#160;(0x0010u)  /* SVM low side voltage level reached output enable */</td></tr>
<tr class="separator:ac7ec79fd9528868a2e24814edf4d7987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69ca4716949e61d7e6baee265c6b2df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a69ca4716949e61d7e6baee265c6b2df3">SVMOUTPOL_L</a>&#160;&#160;&#160;(0x0020u)  /* SVMOUT pin polarity */</td></tr>
<tr class="separator:a69ca4716949e61d7e6baee265c6b2df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa23be25d52fe9cdde01d872748a8dddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa23be25d52fe9cdde01d872748a8dddd">SVMHOE_H</a>&#160;&#160;&#160;(0x0008u)  /* SVM high side output enable */</td></tr>
<tr class="separator:aa23be25d52fe9cdde01d872748a8dddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d2a2f68e79048f5b443520926599f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8d2a2f68e79048f5b443520926599f5f">SVMHVLROE_H</a>&#160;&#160;&#160;(0x0010u)  /* SVM high side voltage level reached output enable */</td></tr>
<tr class="separator:a8d2a2f68e79048f5b443520926599f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc7c00658ba40ababefe276f6b0acf39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc7c00658ba40ababefe276f6b0acf39">SVSMLDLYIFG</a>&#160;&#160;&#160;(0x0001u)  /* SVS and SVM low side Delay expired interrupt flag */</td></tr>
<tr class="separator:acc7c00658ba40ababefe276f6b0acf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0486a400b3e8d445da0fde40ab06e1cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0486a400b3e8d445da0fde40ab06e1cc">SVMLIFG</a>&#160;&#160;&#160;(0x0002u)  /* SVM low side interrupt flag */</td></tr>
<tr class="separator:a0486a400b3e8d445da0fde40ab06e1cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48a0d078b02c52dafbd527557c0eee03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a48a0d078b02c52dafbd527557c0eee03">SVMLVLRIFG</a>&#160;&#160;&#160;(0x0004u)  /* SVM low side Voltage Level Reached interrupt flag */</td></tr>
<tr class="separator:a48a0d078b02c52dafbd527557c0eee03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9b13d89a153f6113310b2e67ff1fc2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac9b13d89a153f6113310b2e67ff1fc2b">SVSMHDLYIFG</a>&#160;&#160;&#160;(0x0010u)  /* SVS and SVM high side Delay expired interrupt flag */</td></tr>
<tr class="separator:ac9b13d89a153f6113310b2e67ff1fc2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa494ce65c8161aafe5beb1bad6d637f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa494ce65c8161aafe5beb1bad6d637f6">SVMHIFG</a>&#160;&#160;&#160;(0x0020u)  /* SVM high side interrupt flag */</td></tr>
<tr class="separator:aa494ce65c8161aafe5beb1bad6d637f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85be8bd0bba45f27714e1745107890b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a85be8bd0bba45f27714e1745107890b6">SVMHVLRIFG</a>&#160;&#160;&#160;(0x0040u)  /* SVM high side Voltage Level Reached interrupt flag */</td></tr>
<tr class="separator:a85be8bd0bba45f27714e1745107890b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a922687c524dc555a97196bfe15d87480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a922687c524dc555a97196bfe15d87480">PMMBORIFG</a>&#160;&#160;&#160;(0x0100u)  /* PMM Software BOR interrupt flag */</td></tr>
<tr class="separator:a922687c524dc555a97196bfe15d87480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a4f5cc3d2c07ca94f76fc8a1f3a5ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a4f5cc3d2c07ca94f76fc8a1f3a5ee0">PMMRSTIFG</a>&#160;&#160;&#160;(0x0200u)  /* PMM RESET pin interrupt flag */</td></tr>
<tr class="separator:a3a4f5cc3d2c07ca94f76fc8a1f3a5ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30419e5f57aab47772be0961ce2d7ef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a30419e5f57aab47772be0961ce2d7ef8">PMMPORIFG</a>&#160;&#160;&#160;(0x0400u)  /* PMM Software POR interrupt flag */</td></tr>
<tr class="separator:a30419e5f57aab47772be0961ce2d7ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a325e715ac13f501c494ceafbe7f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a04a325e715ac13f501c494ceafbe7f87">SVSHIFG</a>&#160;&#160;&#160;(0x1000u)  /* SVS low side interrupt flag */</td></tr>
<tr class="separator:a04a325e715ac13f501c494ceafbe7f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47f96fae6add6c73834cf9474e21d462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a47f96fae6add6c73834cf9474e21d462">SVSLIFG</a>&#160;&#160;&#160;(0x2000u)  /* SVS high side interrupt flag */</td></tr>
<tr class="separator:a47f96fae6add6c73834cf9474e21d462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a621a9e4ea9556495805e22c0cd216ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a621a9e4ea9556495805e22c0cd216ab2">PMMLPM5IFG</a>&#160;&#160;&#160;(0x8000u)  /* LPM5 indication Flag */</td></tr>
<tr class="separator:a621a9e4ea9556495805e22c0cd216ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b1e92a6d916f33c33cc864af410244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a27b1e92a6d916f33c33cc864af410244">SVSMLDLYIFG_L</a>&#160;&#160;&#160;(0x0001u)  /* SVS and SVM low side Delay expired interrupt flag */</td></tr>
<tr class="separator:a27b1e92a6d916f33c33cc864af410244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03358fd37b55b11ab8bb9487aafcf982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a03358fd37b55b11ab8bb9487aafcf982">SVMLIFG_L</a>&#160;&#160;&#160;(0x0002u)  /* SVM low side interrupt flag */</td></tr>
<tr class="separator:a03358fd37b55b11ab8bb9487aafcf982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9527440da0c2bf41e22c32f2ba339128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9527440da0c2bf41e22c32f2ba339128">SVMLVLRIFG_L</a>&#160;&#160;&#160;(0x0004u)  /* SVM low side Voltage Level Reached interrupt flag */</td></tr>
<tr class="separator:a9527440da0c2bf41e22c32f2ba339128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd210108fe2c8927d52e4fbe00867489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd210108fe2c8927d52e4fbe00867489">SVSMHDLYIFG_L</a>&#160;&#160;&#160;(0x0010u)  /* SVS and SVM high side Delay expired interrupt flag */</td></tr>
<tr class="separator:afd210108fe2c8927d52e4fbe00867489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae225b6d1e2061f02ed811cc02fe26d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae225b6d1e2061f02ed811cc02fe26d54">SVMHIFG_L</a>&#160;&#160;&#160;(0x0020u)  /* SVM high side interrupt flag */</td></tr>
<tr class="separator:ae225b6d1e2061f02ed811cc02fe26d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58823671eb5413ae83d9f76c4a89dc56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a58823671eb5413ae83d9f76c4a89dc56">SVMHVLRIFG_L</a>&#160;&#160;&#160;(0x0040u)  /* SVM high side Voltage Level Reached interrupt flag */</td></tr>
<tr class="separator:a58823671eb5413ae83d9f76c4a89dc56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9885927e3bcad2479d03c4d2f7d1372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa9885927e3bcad2479d03c4d2f7d1372">PMMBORIFG_H</a>&#160;&#160;&#160;(0x0001u)  /* PMM Software BOR interrupt flag */</td></tr>
<tr class="separator:aa9885927e3bcad2479d03c4d2f7d1372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff51d0a4584279ae080d630bd2987b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaff51d0a4584279ae080d630bd2987b2">PMMRSTIFG_H</a>&#160;&#160;&#160;(0x0002u)  /* PMM RESET pin interrupt flag */</td></tr>
<tr class="separator:aaff51d0a4584279ae080d630bd2987b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e827223c0ab842cdd5e27655663d71d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8e827223c0ab842cdd5e27655663d71d">PMMPORIFG_H</a>&#160;&#160;&#160;(0x0004u)  /* PMM Software POR interrupt flag */</td></tr>
<tr class="separator:a8e827223c0ab842cdd5e27655663d71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcbb2b8791e5e899b5a446c0bfc29c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adcbb2b8791e5e899b5a446c0bfc29c36">SVSHIFG_H</a>&#160;&#160;&#160;(0x0010u)  /* SVS low side interrupt flag */</td></tr>
<tr class="separator:adcbb2b8791e5e899b5a446c0bfc29c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a900a746ddf92a6783a89faa3efa06fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a900a746ddf92a6783a89faa3efa06fcb">SVSLIFG_H</a>&#160;&#160;&#160;(0x0020u)  /* SVS high side interrupt flag */</td></tr>
<tr class="separator:a900a746ddf92a6783a89faa3efa06fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adedfae44d9fb08ba87f07ef373f11241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adedfae44d9fb08ba87f07ef373f11241">PMMLPM5IFG_H</a>&#160;&#160;&#160;(0x0080u)  /* LPM5 indication Flag */</td></tr>
<tr class="separator:adedfae44d9fb08ba87f07ef373f11241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9d34f054e756584204dafbeb3a2f4aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa9d34f054e756584204dafbeb3a2f4aa">PMMRSTLPM5IFG</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a621a9e4ea9556495805e22c0cd216ab2">PMMLPM5IFG</a> /* LPM5 indication Flag */</td></tr>
<tr class="separator:aa9d34f054e756584204dafbeb3a2f4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0869a67380bfb35fbe94f7a317556738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0869a67380bfb35fbe94f7a317556738">SVSMLDLYIE</a>&#160;&#160;&#160;(0x0001u)  /* SVS and SVM low side Delay expired interrupt enable */</td></tr>
<tr class="separator:a0869a67380bfb35fbe94f7a317556738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc7e6ea0a22ef5d91f9eb26885ebd5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4dc7e6ea0a22ef5d91f9eb26885ebd5c">SVMLIE</a>&#160;&#160;&#160;(0x0002u)  /* SVM low side interrupt enable */</td></tr>
<tr class="separator:a4dc7e6ea0a22ef5d91f9eb26885ebd5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dc1f3e39f957958c362384548c6e278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2dc1f3e39f957958c362384548c6e278">SVMLVLRIE</a>&#160;&#160;&#160;(0x0004u)  /* SVM low side Voltage Level Reached interrupt enable */</td></tr>
<tr class="separator:a2dc1f3e39f957958c362384548c6e278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f5a2a237b6b52b0a94e92798427554d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f5a2a237b6b52b0a94e92798427554d">SVSMHDLYIE</a>&#160;&#160;&#160;(0x0010u)  /* SVS and SVM high side Delay expired interrupt enable */</td></tr>
<tr class="separator:a6f5a2a237b6b52b0a94e92798427554d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6b3c709d20b9e730dc46945f751cd2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad6b3c709d20b9e730dc46945f751cd2c">SVMHIE</a>&#160;&#160;&#160;(0x0020u)  /* SVM high side interrupt enable */</td></tr>
<tr class="separator:ad6b3c709d20b9e730dc46945f751cd2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e6ff6c838ebabe8819f2e33018b1888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e6ff6c838ebabe8819f2e33018b1888">SVMHVLRIE</a>&#160;&#160;&#160;(0x0040u)  /* SVM high side Voltage Level Reached interrupt enable */</td></tr>
<tr class="separator:a0e6ff6c838ebabe8819f2e33018b1888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a451f84afdcb72a56993aeb1c00e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae4a451f84afdcb72a56993aeb1c00e17">SVSLPE</a>&#160;&#160;&#160;(0x0100u)  /* SVS low side POR enable */</td></tr>
<tr class="separator:ae4a451f84afdcb72a56993aeb1c00e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ea0d1b45887394f970a7b58960c4def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8ea0d1b45887394f970a7b58960c4def">SVMLVLRPE</a>&#160;&#160;&#160;(0x0200u)  /* SVM low side Voltage Level reached POR enable */</td></tr>
<tr class="separator:a8ea0d1b45887394f970a7b58960c4def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e1fd3337b4307cff0e8981f9e092927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e1fd3337b4307cff0e8981f9e092927">SVSHPE</a>&#160;&#160;&#160;(0x1000u)  /* SVS high side POR enable */</td></tr>
<tr class="separator:a5e1fd3337b4307cff0e8981f9e092927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac63415cc5ce8e7acc29bf5a0cb9d4544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac63415cc5ce8e7acc29bf5a0cb9d4544">SVMHVLRPE</a>&#160;&#160;&#160;(0x2000u)  /* SVM high side Voltage Level reached POR enable */</td></tr>
<tr class="separator:ac63415cc5ce8e7acc29bf5a0cb9d4544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8174f18c551b3901f248dabc9729ba81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8174f18c551b3901f248dabc9729ba81">SVSMLDLYIE_L</a>&#160;&#160;&#160;(0x0001u)  /* SVS and SVM low side Delay expired interrupt enable */</td></tr>
<tr class="separator:a8174f18c551b3901f248dabc9729ba81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d47b2671344f25ca486a7576ff7bad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7d47b2671344f25ca486a7576ff7bad1">SVMLIE_L</a>&#160;&#160;&#160;(0x0002u)  /* SVM low side interrupt enable */</td></tr>
<tr class="separator:a7d47b2671344f25ca486a7576ff7bad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75766c917cf049939b2557f7e1f0814d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a75766c917cf049939b2557f7e1f0814d">SVMLVLRIE_L</a>&#160;&#160;&#160;(0x0004u)  /* SVM low side Voltage Level Reached interrupt enable */</td></tr>
<tr class="separator:a75766c917cf049939b2557f7e1f0814d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9adf143294c4c9a8ae0be82a9844c13f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9adf143294c4c9a8ae0be82a9844c13f">SVSMHDLYIE_L</a>&#160;&#160;&#160;(0x0010u)  /* SVS and SVM high side Delay expired interrupt enable */</td></tr>
<tr class="separator:a9adf143294c4c9a8ae0be82a9844c13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5927c97ee2ed3ad3a2c2a96801bcb88b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5927c97ee2ed3ad3a2c2a96801bcb88b">SVMHIE_L</a>&#160;&#160;&#160;(0x0020u)  /* SVM high side interrupt enable */</td></tr>
<tr class="separator:a5927c97ee2ed3ad3a2c2a96801bcb88b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad337d1c87c8042737208df006f4d99b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad337d1c87c8042737208df006f4d99b0">SVMHVLRIE_L</a>&#160;&#160;&#160;(0x0040u)  /* SVM high side Voltage Level Reached interrupt enable */</td></tr>
<tr class="separator:ad337d1c87c8042737208df006f4d99b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4803e02037ab2ce6d22e492ca0b3da69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4803e02037ab2ce6d22e492ca0b3da69">SVSLPE_H</a>&#160;&#160;&#160;(0x0001u)  /* SVS low side POR enable */</td></tr>
<tr class="separator:a4803e02037ab2ce6d22e492ca0b3da69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedfa200c254e9398a19bd5369dde7b5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aedfa200c254e9398a19bd5369dde7b5a">SVMLVLRPE_H</a>&#160;&#160;&#160;(0x0002u)  /* SVM low side Voltage Level reached POR enable */</td></tr>
<tr class="separator:aedfa200c254e9398a19bd5369dde7b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8955881774482579ca4d5236d72f39e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8955881774482579ca4d5236d72f39e5">SVSHPE_H</a>&#160;&#160;&#160;(0x0010u)  /* SVS high side POR enable */</td></tr>
<tr class="separator:a8955881774482579ca4d5236d72f39e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d584ebfb445cfc672890548b7f7feb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4d584ebfb445cfc672890548b7f7feb4">SVMHVLRPE_H</a>&#160;&#160;&#160;(0x0020u)  /* SVM high side Voltage Level reached POR enable */</td></tr>
<tr class="separator:a4d584ebfb445cfc672890548b7f7feb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a263dfcb663c0d80dae3acb8cdb76a208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a263dfcb663c0d80dae3acb8cdb76a208">OFS_LDOKEYPID</a>&#160;&#160;&#160;(0x0000u)       /* LDO Controller peripheral ID and key register */</td></tr>
<tr class="separator:a263dfcb663c0d80dae3acb8cdb76a208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af93cd78800983febb3c59e20a1e4cf6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af93cd78800983febb3c59e20a1e4cf6b">OFS_LDOKEYPID_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a263dfcb663c0d80dae3acb8cdb76a208">OFS_LDOKEYPID</a></td></tr>
<tr class="separator:af93cd78800983febb3c59e20a1e4cf6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03321d34b73c8f04d4e01d81d92d7b77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a03321d34b73c8f04d4e01d81d92d7b77">OFS_LDOKEYPID_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a263dfcb663c0d80dae3acb8cdb76a208">OFS_LDOKEYPID</a>+1</td></tr>
<tr class="separator:a03321d34b73c8f04d4e01d81d92d7b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee17e288ce1279ab503c5f4e1e79aca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee17e288ce1279ab503c5f4e1e79aca7">OFS_PUCTL</a>&#160;&#160;&#160;(0x0004u)       /* PU Control register */</td></tr>
<tr class="separator:aee17e288ce1279ab503c5f4e1e79aca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3004ddefc9a37789b4cb5af255c62722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3004ddefc9a37789b4cb5af255c62722">OFS_PUCTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee17e288ce1279ab503c5f4e1e79aca7">OFS_PUCTL</a></td></tr>
<tr class="separator:a3004ddefc9a37789b4cb5af255c62722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9113de51591de58b730cf39217c44c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9113de51591de58b730cf39217c44c6b">OFS_PUCTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee17e288ce1279ab503c5f4e1e79aca7">OFS_PUCTL</a>+1</td></tr>
<tr class="separator:a9113de51591de58b730cf39217c44c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bfdb56f07b478a07ec67974ffe46372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4bfdb56f07b478a07ec67974ffe46372">OFS_LDOPWRCTL</a>&#160;&#160;&#160;(0x0008u)       /* LDO Power control register */</td></tr>
<tr class="separator:a4bfdb56f07b478a07ec67974ffe46372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bf24a5110b9d859738604c8c07b04a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8bf24a5110b9d859738604c8c07b04a4">OFS_LDOPWRCTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4bfdb56f07b478a07ec67974ffe46372">OFS_LDOPWRCTL</a></td></tr>
<tr class="separator:a8bf24a5110b9d859738604c8c07b04a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d77e908730a612c4c440e9e95540835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4d77e908730a612c4c440e9e95540835">OFS_LDOPWRCTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4bfdb56f07b478a07ec67974ffe46372">OFS_LDOPWRCTL</a>+1</td></tr>
<tr class="separator:a4d77e908730a612c4c440e9e95540835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca7c6bc7e62f3bc2ec620dbfc331011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7ca7c6bc7e62f3bc2ec620dbfc331011">LDOKEY</a>&#160;&#160;&#160;(0x9628u)       /* LDO Control Register key */</td></tr>
<tr class="separator:a7ca7c6bc7e62f3bc2ec620dbfc331011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726978a9a2efe7b2cfaeb7ef47ede009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a726978a9a2efe7b2cfaeb7ef47ede009">LDOKEYID</a>&#160;&#160;&#160;LDOKEYPID      /* Legacy Definiton */</td></tr>
<tr class="separator:a726978a9a2efe7b2cfaeb7ef47ede009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a016c3ffc13e0051a77f417668cd64795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a016c3ffc13e0051a77f417668cd64795">PUOUT0</a>&#160;&#160;&#160;(0x0001u)  /* PU - PU Output Signal Bit 0 */</td></tr>
<tr class="separator:a016c3ffc13e0051a77f417668cd64795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ea57f13c2c4ccfb7116f48c22baf17e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ea57f13c2c4ccfb7116f48c22baf17e">PUOUT1</a>&#160;&#160;&#160;(0x0002u)  /* PU - PU Output Signal Bit 1 */</td></tr>
<tr class="separator:a3ea57f13c2c4ccfb7116f48c22baf17e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34c339ad78190c92907ce033cdca483c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34c339ad78190c92907ce033cdca483c">PUIN0</a>&#160;&#160;&#160;(0x0004u)  /* PU - PU0/DP Input Data */</td></tr>
<tr class="separator:a34c339ad78190c92907ce033cdca483c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a044383a70c9918dc60d1637851a8519e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a044383a70c9918dc60d1637851a8519e">PUIN1</a>&#160;&#160;&#160;(0x0008u)  /* PU - PU1/DM Input Data */</td></tr>
<tr class="separator:a044383a70c9918dc60d1637851a8519e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40fabfc31a2e6de08e72413d721fc197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40fabfc31a2e6de08e72413d721fc197">PUOPE</a>&#160;&#160;&#160;(0x0020u)  /* PU - Port Output Enable */</td></tr>
<tr class="separator:a40fabfc31a2e6de08e72413d721fc197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04e6b1f9d355ef3cb254ce49bc096ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a04e6b1f9d355ef3cb254ce49bc096ddd">PUIPE</a>&#160;&#160;&#160;(0x0100u)  /* PU - PHY Single Ended Input enable */</td></tr>
<tr class="separator:a04e6b1f9d355ef3cb254ce49bc096ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86afe34f6c60fcd3193f980f429b9706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a86afe34f6c60fcd3193f980f429b9706">PUOUT0_L</a>&#160;&#160;&#160;(0x0001u)  /* PU - PU Output Signal Bit 0 */</td></tr>
<tr class="separator:a86afe34f6c60fcd3193f980f429b9706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab61d7f654a0468cf7731a0a747280ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab61d7f654a0468cf7731a0a747280ef2">PUOUT1_L</a>&#160;&#160;&#160;(0x0002u)  /* PU - PU Output Signal Bit 1 */</td></tr>
<tr class="separator:ab61d7f654a0468cf7731a0a747280ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9bc48d479d15d7d72e527adda96ed1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa9bc48d479d15d7d72e527adda96ed1b">PUIN0_L</a>&#160;&#160;&#160;(0x0004u)  /* PU - PU0/DP Input Data */</td></tr>
<tr class="separator:aa9bc48d479d15d7d72e527adda96ed1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f0c2fac4fe8f2e8f2c40c8783e3647c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f0c2fac4fe8f2e8f2c40c8783e3647c">PUIN1_L</a>&#160;&#160;&#160;(0x0008u)  /* PU - PU1/DM Input Data */</td></tr>
<tr class="separator:a6f0c2fac4fe8f2e8f2c40c8783e3647c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad81a2686197935519a8925fce36ab3cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad81a2686197935519a8925fce36ab3cc">PUOPE_L</a>&#160;&#160;&#160;(0x0020u)  /* PU - Port Output Enable */</td></tr>
<tr class="separator:ad81a2686197935519a8925fce36ab3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9df6773ea70a77010b52578c81a9bb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af9df6773ea70a77010b52578c81a9bb5">PUIPE_H</a>&#160;&#160;&#160;(0x0001u)  /* PU - PHY Single Ended Input enable */</td></tr>
<tr class="separator:af9df6773ea70a77010b52578c81a9bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6782273dcc4eea596a229c07a8a68e1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6782273dcc4eea596a229c07a8a68e1c">PUDIR</a>&#160;&#160;&#160;(0x0020u)  /* Legacy Definiton */</td></tr>
<tr class="separator:a6782273dcc4eea596a229c07a8a68e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c87ad35ceb9fe7ba234c6a3f70af3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab8c87ad35ceb9fe7ba234c6a3f70af3c">PSEIEN</a>&#160;&#160;&#160;(0x0100u)  /* Legacy Definiton */</td></tr>
<tr class="separator:ab8c87ad35ceb9fe7ba234c6a3f70af3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8a672eb54d257bfbe74863ca9759ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af8a672eb54d257bfbe74863ca9759ca1">LDOOVLIFG</a>&#160;&#160;&#160;(0x0001u)  /* PU - LDOO Overload Interrupt Flag */</td></tr>
<tr class="separator:af8a672eb54d257bfbe74863ca9759ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc39bf02142428e2b27f0a457973a1f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adc39bf02142428e2b27f0a457973a1f8">LDOONIFG</a>&#160;&#160;&#160;(0x0002u)  /* PU - LDOI &quot;Coming ON&quot; Interrupt Flag */</td></tr>
<tr class="separator:adc39bf02142428e2b27f0a457973a1f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d0a85dd7f2ba1fa457fe8a5e5d96045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d0a85dd7f2ba1fa457fe8a5e5d96045">LDOOFFIFG</a>&#160;&#160;&#160;(0x0004u)  /* PU - LDOI &quot;Going OFF&quot; Interrupt Flag */</td></tr>
<tr class="separator:a1d0a85dd7f2ba1fa457fe8a5e5d96045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a392e7ced62ab8b58e008c4d9dbe516b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a392e7ced62ab8b58e008c4d9dbe516b9">LDOBGVBV</a>&#160;&#160;&#160;(0x0008u)  /* PU - LDO Bandgap and LDOI valid */</td></tr>
<tr class="separator:a392e7ced62ab8b58e008c4d9dbe516b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1128d23952aed0e472c98240778fc2fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1128d23952aed0e472c98240778fc2fa">OVLAOFF</a>&#160;&#160;&#160;(0x0020u)  /* PU - LDO overload auto off enable */</td></tr>
<tr class="separator:a1128d23952aed0e472c98240778fc2fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30a8c738866ea614a6e067fe9596b055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a30a8c738866ea614a6e067fe9596b055">LDOOVLIE</a>&#160;&#160;&#160;(0x0100u)  /* PU - Overload indication Interrupt Enable */</td></tr>
<tr class="separator:a30a8c738866ea614a6e067fe9596b055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fb2501d593b9c0a87e022b6ad6b7872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5fb2501d593b9c0a87e022b6ad6b7872">LDOONIE</a>&#160;&#160;&#160;(0x0200u)  /* PU - LDOI &quot;Coming ON&quot; Interrupt Enable */</td></tr>
<tr class="separator:a5fb2501d593b9c0a87e022b6ad6b7872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96a7eb2873d3a9c44f794782d065f4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a96a7eb2873d3a9c44f794782d065f4da">LDOOFFIE</a>&#160;&#160;&#160;(0x0400u)  /* PU - LDOI &quot;Going OFF&quot; Interrupt Enable */</td></tr>
<tr class="separator:a96a7eb2873d3a9c44f794782d065f4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae243fa8e1d83931c60dda2fd4f03473a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae243fa8e1d83931c60dda2fd4f03473a">LDOEN</a>&#160;&#160;&#160;(0x0800u)  /* PU - LDO Enable (3.3V) */</td></tr>
<tr class="separator:ae243fa8e1d83931c60dda2fd4f03473a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6046b317f7b732d41a14aaee483aa333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6046b317f7b732d41a14aaee483aa333">LDOOVLIFG_L</a>&#160;&#160;&#160;(0x0001u)  /* PU - LDOO Overload Interrupt Flag */</td></tr>
<tr class="separator:a6046b317f7b732d41a14aaee483aa333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62cdfd8bb3807f9a49065f62ce00b04e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a62cdfd8bb3807f9a49065f62ce00b04e">LDOONIFG_L</a>&#160;&#160;&#160;(0x0002u)  /* PU - LDOI &quot;Coming ON&quot; Interrupt Flag */</td></tr>
<tr class="separator:a62cdfd8bb3807f9a49065f62ce00b04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81c9818ff07f0ad24f98983a8681189f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81c9818ff07f0ad24f98983a8681189f">LDOOFFIFG_L</a>&#160;&#160;&#160;(0x0004u)  /* PU - LDOI &quot;Going OFF&quot; Interrupt Flag */</td></tr>
<tr class="separator:a81c9818ff07f0ad24f98983a8681189f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a325c23553437d7506bdcc5461366db6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a325c23553437d7506bdcc5461366db6d">LDOBGVBV_L</a>&#160;&#160;&#160;(0x0008u)  /* PU - LDO Bandgap and LDOI valid */</td></tr>
<tr class="separator:a325c23553437d7506bdcc5461366db6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2346fcf1be8509b534cc9bce1c5ef631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2346fcf1be8509b534cc9bce1c5ef631">OVLAOFF_L</a>&#160;&#160;&#160;(0x0020u)  /* PU - LDO overload auto off enable */</td></tr>
<tr class="separator:a2346fcf1be8509b534cc9bce1c5ef631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb855b0abb9cc978e2054f3428e817ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adb855b0abb9cc978e2054f3428e817ea">LDOOVLIE_H</a>&#160;&#160;&#160;(0x0001u)  /* PU - Overload indication Interrupt Enable */</td></tr>
<tr class="separator:adb855b0abb9cc978e2054f3428e817ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e330f2c2e9aa6f2c7358eedb5eff54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae7e330f2c2e9aa6f2c7358eedb5eff54">LDOONIE_H</a>&#160;&#160;&#160;(0x0002u)  /* PU - LDOI &quot;Coming ON&quot; Interrupt Enable */</td></tr>
<tr class="separator:ae7e330f2c2e9aa6f2c7358eedb5eff54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c0c3b17d7155a3210b9395791783954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3c0c3b17d7155a3210b9395791783954">LDOOFFIE_H</a>&#160;&#160;&#160;(0x0004u)  /* PU - LDOI &quot;Going OFF&quot; Interrupt Enable */</td></tr>
<tr class="separator:a3c0c3b17d7155a3210b9395791783954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f2c322836ad3e77452894169a83308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a01f2c322836ad3e77452894169a83308">LDOEN_H</a>&#160;&#160;&#160;(0x0008u)  /* PU - LDO Enable (3.3V) */</td></tr>
<tr class="separator:a01f2c322836ad3e77452894169a83308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c3e814059afcf2cd87a4c341e9ae239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c3e814059afcf2cd87a4c341e9ae239">LDOOEN</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae243fa8e1d83931c60dda2fd4f03473a">LDOEN</a>    /* Deprecated support for LDO Enable (3.3V) */</td></tr>
<tr class="separator:a5c3e814059afcf2cd87a4c341e9ae239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a804c3e2685e1a6fc5c741c686bcc7ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a804c3e2685e1a6fc5c741c686bcc7ffb">LDOOEN_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a01f2c322836ad3e77452894169a83308">LDOEN_H</a>  /* Deprecated support for LDO Enable (3.3V) */</td></tr>
<tr class="separator:a804c3e2685e1a6fc5c741c686bcc7ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a083dc5a04d63c01e7fa25aa6807efb98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a083dc5a04d63c01e7fa25aa6807efb98">VUOVLIFG</a>&#160;&#160;&#160;(0x0001u)  /* PU - Legacy Definiton: LDOO Overload Interrupt Flag */</td></tr>
<tr class="separator:a083dc5a04d63c01e7fa25aa6807efb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68fbfdbc265cc62044cecbe8791d246a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a68fbfdbc265cc62044cecbe8791d246a">VBONIFG</a>&#160;&#160;&#160;(0x0002u)  /* PU - Legacy Definiton: LDOI &quot;Coming ON&quot; Interrupt Flag */</td></tr>
<tr class="separator:a68fbfdbc265cc62044cecbe8791d246a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d1a669ea8041bfe92ec9300159cd5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a20d1a669ea8041bfe92ec9300159cd5a">VBOFFIFG</a>&#160;&#160;&#160;(0x0004u)  /* PU - Legacy Definiton: LDOI &quot;Going OFF&quot; Interrupt Flag */</td></tr>
<tr class="separator:a20d1a669ea8041bfe92ec9300159cd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19525ec6706521c9d8ac9824c23e3bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a19525ec6706521c9d8ac9824c23e3bc4">VUOVLIE</a>&#160;&#160;&#160;(0x0100u)  /* PU - Legacy Definiton: Overload indication Interrupt Enable */</td></tr>
<tr class="separator:a19525ec6706521c9d8ac9824c23e3bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf1d80d5d56430f491e876edbcd0b3c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adf1d80d5d56430f491e876edbcd0b3c7">VBONIE</a>&#160;&#160;&#160;(0x0200u)  /* PU - Legacy Definiton: LDOI &quot;Coming ON&quot; Interrupt Enable */</td></tr>
<tr class="separator:adf1d80d5d56430f491e876edbcd0b3c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8552c2c92d0067ba8bfd82f95fcdf38a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8552c2c92d0067ba8bfd82f95fcdf38a">VBOFFIE</a>&#160;&#160;&#160;(0x0400u)  /* PU - Legacy Definiton: LDOI &quot;Going OFF&quot; Interrupt Enable */</td></tr>
<tr class="separator:a8552c2c92d0067ba8bfd82f95fcdf38a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a7edaf14673bc35f9d06c9f32777f93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a7edaf14673bc35f9d06c9f32777f93">OFS_RCCTL0</a>&#160;&#160;&#160;(0x0000u)  /* Ram Controller Control Register */</td></tr>
<tr class="separator:a5a7edaf14673bc35f9d06c9f32777f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a5b71f9e79f24ea1bba609013b0fa66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0a5b71f9e79f24ea1bba609013b0fa66">OFS_RCCTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a7edaf14673bc35f9d06c9f32777f93">OFS_RCCTL0</a></td></tr>
<tr class="separator:a0a5b71f9e79f24ea1bba609013b0fa66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd4aec79b24f07f9578c3cee6834efce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd4aec79b24f07f9578c3cee6834efce">OFS_RCCTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a7edaf14673bc35f9d06c9f32777f93">OFS_RCCTL0</a>+1</td></tr>
<tr class="separator:abd4aec79b24f07f9578c3cee6834efce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab01c628282a04d0dbd2601ec09561aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab01c628282a04d0dbd2601ec09561aad">RCRS0OFF</a>&#160;&#160;&#160;(0x0001u)  /* RAM Controller RAM Sector 0 Off */</td></tr>
<tr class="separator:ab01c628282a04d0dbd2601ec09561aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6368d2bf111ce0c5fae133be45f56aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6368d2bf111ce0c5fae133be45f56aac">RCRS1OFF</a>&#160;&#160;&#160;(0x0002u)  /* RAM Controller RAM Sector 1 Off */</td></tr>
<tr class="separator:a6368d2bf111ce0c5fae133be45f56aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53035bdff0f50da15f52d3f0ae0ef85d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a53035bdff0f50da15f52d3f0ae0ef85d">RCRS2OFF</a>&#160;&#160;&#160;(0x0004u)  /* RAM Controller RAM Sector 2 Off */</td></tr>
<tr class="separator:a53035bdff0f50da15f52d3f0ae0ef85d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a894b2921808ea325ad1b64d6737f7203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a894b2921808ea325ad1b64d6737f7203">RCRS3OFF</a>&#160;&#160;&#160;(0x0008u)  /* RAM Controller RAM Sector 3 Off */</td></tr>
<tr class="separator:a894b2921808ea325ad1b64d6737f7203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7046ef769e84a7e3dabc4e15866054d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad7046ef769e84a7e3dabc4e15866054d">RCRS4OFF</a>&#160;&#160;&#160;(0x0010u)  /* RAM Controller RAM Sector 4 Off */</td></tr>
<tr class="separator:ad7046ef769e84a7e3dabc4e15866054d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7250d9d06af9bd8a9ae78aa9c0ec3330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7250d9d06af9bd8a9ae78aa9c0ec3330">RCRS5OFF</a>&#160;&#160;&#160;(0x0020u)  /* RAM Controller RAM Sector 5 Off */</td></tr>
<tr class="separator:a7250d9d06af9bd8a9ae78aa9c0ec3330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b25b0c67d8b283b53cce25647bb9787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9b25b0c67d8b283b53cce25647bb9787">RCRS6OFF</a>&#160;&#160;&#160;(0x0040u)  /* RAM Controller RAM Sector 6 Off */</td></tr>
<tr class="separator:a9b25b0c67d8b283b53cce25647bb9787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ce034b5440a0348983e5b5e1a2a359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a97ce034b5440a0348983e5b5e1a2a359">RCRS7OFF</a>&#160;&#160;&#160;(0x0080u)  /* RAM Controller RAM Sector 7 (USB) Off */</td></tr>
<tr class="separator:a97ce034b5440a0348983e5b5e1a2a359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf9b31d476ac23c01e1db65b9ab8a10f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaf9b31d476ac23c01e1db65b9ab8a10f">RCRS0OFF_L</a>&#160;&#160;&#160;(0x0001u)  /* RAM Controller RAM Sector 0 Off */</td></tr>
<tr class="separator:aaf9b31d476ac23c01e1db65b9ab8a10f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99492fc3f94c2904363263ca9c24ec65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a99492fc3f94c2904363263ca9c24ec65">RCRS1OFF_L</a>&#160;&#160;&#160;(0x0002u)  /* RAM Controller RAM Sector 1 Off */</td></tr>
<tr class="separator:a99492fc3f94c2904363263ca9c24ec65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab48ac3468825070a1b798f9771f1b54b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab48ac3468825070a1b798f9771f1b54b">RCRS2OFF_L</a>&#160;&#160;&#160;(0x0004u)  /* RAM Controller RAM Sector 2 Off */</td></tr>
<tr class="separator:ab48ac3468825070a1b798f9771f1b54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec2e79992ae7dd953cc8bc980c866544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aec2e79992ae7dd953cc8bc980c866544">RCRS3OFF_L</a>&#160;&#160;&#160;(0x0008u)  /* RAM Controller RAM Sector 3 Off */</td></tr>
<tr class="separator:aec2e79992ae7dd953cc8bc980c866544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff93704e03332fd1d0727adb17dcee83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aff93704e03332fd1d0727adb17dcee83">RCRS4OFF_L</a>&#160;&#160;&#160;(0x0010u)  /* RAM Controller RAM Sector 4 Off */</td></tr>
<tr class="separator:aff93704e03332fd1d0727adb17dcee83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae419791f95f502c06976ccf1a8670b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae419791f95f502c06976ccf1a8670b63">RCRS5OFF_L</a>&#160;&#160;&#160;(0x0020u)  /* RAM Controller RAM Sector 5 Off */</td></tr>
<tr class="separator:ae419791f95f502c06976ccf1a8670b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72a929f46cf597b9ddc63180dcb22718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a72a929f46cf597b9ddc63180dcb22718">RCRS6OFF_L</a>&#160;&#160;&#160;(0x0040u)  /* RAM Controller RAM Sector 6 Off */</td></tr>
<tr class="separator:a72a929f46cf597b9ddc63180dcb22718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0672269c3a9f869e1b3f651523d9a7db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0672269c3a9f869e1b3f651523d9a7db">RCRS7OFF_L</a>&#160;&#160;&#160;(0x0080u)  /* RAM Controller RAM Sector 7 (USB) Off */</td></tr>
<tr class="separator:a0672269c3a9f869e1b3f651523d9a7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af703840d058b4e71519269c50fc4d507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af703840d058b4e71519269c50fc4d507">RCKEY</a>&#160;&#160;&#160;(0x5A00u)</td></tr>
<tr class="separator:af703840d058b4e71519269c50fc4d507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac765e9aaba9178d4d62c20f5667e327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac765e9aaba9178d4d62c20f5667e327">OFS_REFCTL0</a>&#160;&#160;&#160;(0x0000u)  /* REF Shared Reference control register 0 */</td></tr>
<tr class="separator:aac765e9aaba9178d4d62c20f5667e327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8a6c96807a31d11adb15bf763e81372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac8a6c96807a31d11adb15bf763e81372">OFS_REFCTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac765e9aaba9178d4d62c20f5667e327">OFS_REFCTL0</a></td></tr>
<tr class="separator:ac8a6c96807a31d11adb15bf763e81372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53d28b16aac750af91eeffcb72c2f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af53d28b16aac750af91eeffcb72c2f03">OFS_REFCTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac765e9aaba9178d4d62c20f5667e327">OFS_REFCTL0</a>+1</td></tr>
<tr class="separator:af53d28b16aac750af91eeffcb72c2f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34aaea1d5a06d754c951bac82bb57f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34aaea1d5a06d754c951bac82bb57f5c">REFON</a>&#160;&#160;&#160;(0x0001u)  /* REF Reference On */</td></tr>
<tr class="separator:a34aaea1d5a06d754c951bac82bb57f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad535a671a34b4e841c7f494c46e65039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad535a671a34b4e841c7f494c46e65039">REFOUT</a>&#160;&#160;&#160;(0x0002u)  /* REF Reference output Buffer On */</td></tr>
<tr class="separator:ad535a671a34b4e841c7f494c46e65039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ca0da5a3b1bf36fb9f35139a60b052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71ca0da5a3b1bf36fb9f35139a60b052">REFTCOFF</a>&#160;&#160;&#160;(0x0008u)  /* REF Temp.Sensor off */</td></tr>
<tr class="separator:a71ca0da5a3b1bf36fb9f35139a60b052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adecd624280ab1d05fa09b631af4fe0ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adecd624280ab1d05fa09b631af4fe0ae">REFVSEL0</a>&#160;&#160;&#160;(0x0010u)  /* REF Reference Voltage Level Select Bit:0 */</td></tr>
<tr class="separator:adecd624280ab1d05fa09b631af4fe0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95b8fa0a77d0e31bf3c89024c299b2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad95b8fa0a77d0e31bf3c89024c299b2b">REFVSEL1</a>&#160;&#160;&#160;(0x0020u)  /* REF Reference Voltage Level Select Bit:1 */</td></tr>
<tr class="separator:ad95b8fa0a77d0e31bf3c89024c299b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a939c039d8f255be192ce35c954d629ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a939c039d8f255be192ce35c954d629ad">REFMSTR</a>&#160;&#160;&#160;(0x0080u)  /* REF Master Control */</td></tr>
<tr class="separator:a939c039d8f255be192ce35c954d629ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad963394541e13dd4fc0bf80a45d4b5b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad963394541e13dd4fc0bf80a45d4b5b9">REFGENACT</a>&#160;&#160;&#160;(0x0100u)  /* REF Reference generator active */</td></tr>
<tr class="separator:ad963394541e13dd4fc0bf80a45d4b5b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8a930896d7b7d9dedd58a6362c840d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab8a930896d7b7d9dedd58a6362c840d2">REFBGACT</a>&#160;&#160;&#160;(0x0200u)  /* REF Reference bandgap active */</td></tr>
<tr class="separator:ab8a930896d7b7d9dedd58a6362c840d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4c4bc332b1066052e84743fe96f431c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af4c4bc332b1066052e84743fe96f431c">REFGENBUSY</a>&#160;&#160;&#160;(0x0400u)  /* REF Reference generator busy */</td></tr>
<tr class="separator:af4c4bc332b1066052e84743fe96f431c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f7dbedd35c982b53fb3776e8dfac020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5f7dbedd35c982b53fb3776e8dfac020">BGMODE</a>&#160;&#160;&#160;(0x0800u)  /* REF Bandgap mode */</td></tr>
<tr class="separator:a5f7dbedd35c982b53fb3776e8dfac020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eac0c8a61d71804f3453207ab9cf2bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1eac0c8a61d71804f3453207ab9cf2bb">REFON_L</a>&#160;&#160;&#160;(0x0001u)  /* REF Reference On */</td></tr>
<tr class="separator:a1eac0c8a61d71804f3453207ab9cf2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05152a8e7a4042bae246e73ef705037a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a05152a8e7a4042bae246e73ef705037a">REFOUT_L</a>&#160;&#160;&#160;(0x0002u)  /* REF Reference output Buffer On */</td></tr>
<tr class="separator:a05152a8e7a4042bae246e73ef705037a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a921788b882da0f827a839e285ef76016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a921788b882da0f827a839e285ef76016">REFTCOFF_L</a>&#160;&#160;&#160;(0x0008u)  /* REF Temp.Sensor off */</td></tr>
<tr class="separator:a921788b882da0f827a839e285ef76016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67b59b613ec0fa98dfc564f136eb8aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a67b59b613ec0fa98dfc564f136eb8aec">REFVSEL0_L</a>&#160;&#160;&#160;(0x0010u)  /* REF Reference Voltage Level Select Bit:0 */</td></tr>
<tr class="separator:a67b59b613ec0fa98dfc564f136eb8aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b3ed4742085b77d89e210ba67637ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7b3ed4742085b77d89e210ba67637ad0">REFVSEL1_L</a>&#160;&#160;&#160;(0x0020u)  /* REF Reference Voltage Level Select Bit:1 */</td></tr>
<tr class="separator:a7b3ed4742085b77d89e210ba67637ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf06dfaa7f1e24046314112d57855254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abf06dfaa7f1e24046314112d57855254">REFMSTR_L</a>&#160;&#160;&#160;(0x0080u)  /* REF Master Control */</td></tr>
<tr class="separator:abf06dfaa7f1e24046314112d57855254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1454baf8f0365a96c3495193101943e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1454baf8f0365a96c3495193101943e3">REFGENACT_H</a>&#160;&#160;&#160;(0x0001u)  /* REF Reference generator active */</td></tr>
<tr class="separator:a1454baf8f0365a96c3495193101943e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedc48fcc68d28fdd678b7ec353f8a73c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aedc48fcc68d28fdd678b7ec353f8a73c">REFBGACT_H</a>&#160;&#160;&#160;(0x0002u)  /* REF Reference bandgap active */</td></tr>
<tr class="separator:aedc48fcc68d28fdd678b7ec353f8a73c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a745c5f4212d5ef1a5f6241ca3a57be2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a745c5f4212d5ef1a5f6241ca3a57be2c">REFGENBUSY_H</a>&#160;&#160;&#160;(0x0004u)  /* REF Reference generator busy */</td></tr>
<tr class="separator:a745c5f4212d5ef1a5f6241ca3a57be2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab97508389b85513e9062f16a827eb59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab97508389b85513e9062f16a827eb59">BGMODE_H</a>&#160;&#160;&#160;(0x0008u)  /* REF Bandgap mode */</td></tr>
<tr class="separator:aab97508389b85513e9062f16a827eb59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40730b1610fceefe214715737d4e79f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40730b1610fceefe214715737d4e79f7">REFVSEL_0</a>&#160;&#160;&#160;(0x0000u)  /* REF Reference Voltage Level Select 1.5V */</td></tr>
<tr class="separator:a40730b1610fceefe214715737d4e79f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63bcd29b829e2b68bbf201d1e910380f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a63bcd29b829e2b68bbf201d1e910380f">REFVSEL_1</a>&#160;&#160;&#160;(0x0010u)  /* REF Reference Voltage Level Select 2.0V */</td></tr>
<tr class="separator:a63bcd29b829e2b68bbf201d1e910380f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afacafde54c368ab048c7618191ebb27e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afacafde54c368ab048c7618191ebb27e">REFVSEL_2</a>&#160;&#160;&#160;(0x0020u)  /* REF Reference Voltage Level Select 2.5V */</td></tr>
<tr class="separator:afacafde54c368ab048c7618191ebb27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d145f1286120ff179881cf594cb042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a42d145f1286120ff179881cf594cb042">REFVSEL_3</a>&#160;&#160;&#160;(0x0030u)  /* REF Reference Voltage Level Select 2.5V */</td></tr>
<tr class="separator:a42d145f1286120ff179881cf594cb042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac765e9aaba9178d4d62c20f5667e327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac765e9aaba9178d4d62c20f5667e327">OFS_REFCTL0</a>&#160;&#160;&#160;(0x0000u)  /* REF Shared Reference control register 0 */</td></tr>
<tr class="separator:aac765e9aaba9178d4d62c20f5667e327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8a6c96807a31d11adb15bf763e81372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac8a6c96807a31d11adb15bf763e81372">OFS_REFCTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac765e9aaba9178d4d62c20f5667e327">OFS_REFCTL0</a></td></tr>
<tr class="separator:ac8a6c96807a31d11adb15bf763e81372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53d28b16aac750af91eeffcb72c2f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af53d28b16aac750af91eeffcb72c2f03">OFS_REFCTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac765e9aaba9178d4d62c20f5667e327">OFS_REFCTL0</a>+1</td></tr>
<tr class="separator:af53d28b16aac750af91eeffcb72c2f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34aaea1d5a06d754c951bac82bb57f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34aaea1d5a06d754c951bac82bb57f5c">REFON</a>&#160;&#160;&#160;(0x0001u)  /* REF Reference On */</td></tr>
<tr class="separator:a34aaea1d5a06d754c951bac82bb57f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ca0da5a3b1bf36fb9f35139a60b052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71ca0da5a3b1bf36fb9f35139a60b052">REFTCOFF</a>&#160;&#160;&#160;(0x0008u)  /* REF Temp.Sensor off */</td></tr>
<tr class="separator:a71ca0da5a3b1bf36fb9f35139a60b052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adecd624280ab1d05fa09b631af4fe0ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adecd624280ab1d05fa09b631af4fe0ae">REFVSEL0</a>&#160;&#160;&#160;(0x0010u)  /* REF Reference Voltage Level Select Bit:0 */</td></tr>
<tr class="separator:adecd624280ab1d05fa09b631af4fe0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95b8fa0a77d0e31bf3c89024c299b2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad95b8fa0a77d0e31bf3c89024c299b2b">REFVSEL1</a>&#160;&#160;&#160;(0x0020u)  /* REF Reference Voltage Level Select Bit:1 */</td></tr>
<tr class="separator:ad95b8fa0a77d0e31bf3c89024c299b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad963394541e13dd4fc0bf80a45d4b5b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad963394541e13dd4fc0bf80a45d4b5b9">REFGENACT</a>&#160;&#160;&#160;(0x0100u)  /* REF Reference generator active */</td></tr>
<tr class="separator:ad963394541e13dd4fc0bf80a45d4b5b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8a930896d7b7d9dedd58a6362c840d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab8a930896d7b7d9dedd58a6362c840d2">REFBGACT</a>&#160;&#160;&#160;(0x0200u)  /* REF Reference bandgap active */</td></tr>
<tr class="separator:ab8a930896d7b7d9dedd58a6362c840d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4c4bc332b1066052e84743fe96f431c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af4c4bc332b1066052e84743fe96f431c">REFGENBUSY</a>&#160;&#160;&#160;(0x0400u)  /* REF Reference generator busy */</td></tr>
<tr class="separator:af4c4bc332b1066052e84743fe96f431c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f7dbedd35c982b53fb3776e8dfac020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5f7dbedd35c982b53fb3776e8dfac020">BGMODE</a>&#160;&#160;&#160;(0x0800u)  /* REF Bandgap mode */</td></tr>
<tr class="separator:a5f7dbedd35c982b53fb3776e8dfac020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eac0c8a61d71804f3453207ab9cf2bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1eac0c8a61d71804f3453207ab9cf2bb">REFON_L</a>&#160;&#160;&#160;(0x0001u)  /* REF Reference On */</td></tr>
<tr class="separator:a1eac0c8a61d71804f3453207ab9cf2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a921788b882da0f827a839e285ef76016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a921788b882da0f827a839e285ef76016">REFTCOFF_L</a>&#160;&#160;&#160;(0x0008u)  /* REF Temp.Sensor off */</td></tr>
<tr class="separator:a921788b882da0f827a839e285ef76016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67b59b613ec0fa98dfc564f136eb8aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a67b59b613ec0fa98dfc564f136eb8aec">REFVSEL0_L</a>&#160;&#160;&#160;(0x0010u)  /* REF Reference Voltage Level Select Bit:0 */</td></tr>
<tr class="separator:a67b59b613ec0fa98dfc564f136eb8aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b3ed4742085b77d89e210ba67637ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7b3ed4742085b77d89e210ba67637ad0">REFVSEL1_L</a>&#160;&#160;&#160;(0x0020u)  /* REF Reference Voltage Level Select Bit:1 */</td></tr>
<tr class="separator:a7b3ed4742085b77d89e210ba67637ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1454baf8f0365a96c3495193101943e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1454baf8f0365a96c3495193101943e3">REFGENACT_H</a>&#160;&#160;&#160;(0x0001u)  /* REF Reference generator active */</td></tr>
<tr class="separator:a1454baf8f0365a96c3495193101943e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedc48fcc68d28fdd678b7ec353f8a73c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aedc48fcc68d28fdd678b7ec353f8a73c">REFBGACT_H</a>&#160;&#160;&#160;(0x0002u)  /* REF Reference bandgap active */</td></tr>
<tr class="separator:aedc48fcc68d28fdd678b7ec353f8a73c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a745c5f4212d5ef1a5f6241ca3a57be2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a745c5f4212d5ef1a5f6241ca3a57be2c">REFGENBUSY_H</a>&#160;&#160;&#160;(0x0004u)  /* REF Reference generator busy */</td></tr>
<tr class="separator:a745c5f4212d5ef1a5f6241ca3a57be2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab97508389b85513e9062f16a827eb59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab97508389b85513e9062f16a827eb59">BGMODE_H</a>&#160;&#160;&#160;(0x0008u)  /* REF Bandgap mode */</td></tr>
<tr class="separator:aab97508389b85513e9062f16a827eb59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40730b1610fceefe214715737d4e79f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40730b1610fceefe214715737d4e79f7">REFVSEL_0</a>&#160;&#160;&#160;(0x0000u)  /* REF Reference Voltage Level Select 1.5V */</td></tr>
<tr class="separator:a40730b1610fceefe214715737d4e79f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63bcd29b829e2b68bbf201d1e910380f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a63bcd29b829e2b68bbf201d1e910380f">REFVSEL_1</a>&#160;&#160;&#160;(0x0010u)  /* REF Reference Voltage Level Select 2.0V */</td></tr>
<tr class="separator:a63bcd29b829e2b68bbf201d1e910380f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afacafde54c368ab048c7618191ebb27e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afacafde54c368ab048c7618191ebb27e">REFVSEL_2</a>&#160;&#160;&#160;(0x0020u)  /* REF Reference Voltage Level Select 2.5V */</td></tr>
<tr class="separator:afacafde54c368ab048c7618191ebb27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d145f1286120ff179881cf594cb042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a42d145f1286120ff179881cf594cb042">REFVSEL_3</a>&#160;&#160;&#160;(0x0030u)  /* REF Reference Voltage Level Select 2.5V */</td></tr>
<tr class="separator:a42d145f1286120ff179881cf594cb042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ddce15bf65329a143d6d6e46fa08f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ddce15bf65329a143d6d6e46fa08f8b">OFS_RTCCTL01</a>&#160;&#160;&#160;(0x0000u)  /* Real Timer Control 0/1 */</td></tr>
<tr class="separator:a3ddce15bf65329a143d6d6e46fa08f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4786d033077a692344a2b10f3dd9624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa4786d033077a692344a2b10f3dd9624">OFS_RTCCTL01_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ddce15bf65329a143d6d6e46fa08f8b">OFS_RTCCTL01</a></td></tr>
<tr class="separator:aa4786d033077a692344a2b10f3dd9624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ce6522ab27003178e474ac28a0ac856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7ce6522ab27003178e474ac28a0ac856">OFS_RTCCTL01_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ddce15bf65329a143d6d6e46fa08f8b">OFS_RTCCTL01</a>+1</td></tr>
<tr class="separator:a7ce6522ab27003178e474ac28a0ac856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a851478fbc80bbfc51eb044544a05c7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a851478fbc80bbfc51eb044544a05c7dd">OFS_RTCCTL23</a>&#160;&#160;&#160;(0x0002u)  /* Real Timer Control 2/3 */</td></tr>
<tr class="separator:a851478fbc80bbfc51eb044544a05c7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4237cfd9e849b25da24a670736f78b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa4237cfd9e849b25da24a670736f78b0">OFS_RTCCTL23_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a851478fbc80bbfc51eb044544a05c7dd">OFS_RTCCTL23</a></td></tr>
<tr class="separator:aa4237cfd9e849b25da24a670736f78b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad69f773842fb2824af94f6d14a56af62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad69f773842fb2824af94f6d14a56af62">OFS_RTCCTL23_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a851478fbc80bbfc51eb044544a05c7dd">OFS_RTCCTL23</a>+1</td></tr>
<tr class="separator:ad69f773842fb2824af94f6d14a56af62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d6345a60a513cfecf151d96f045351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18d6345a60a513cfecf151d96f045351">OFS_RTCPS0CTL</a>&#160;&#160;&#160;(0x0008u)  /* Real Timer Prescale Timer 0 Control */</td></tr>
<tr class="separator:a18d6345a60a513cfecf151d96f045351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4765ee2f28111917d327caaddc36202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa4765ee2f28111917d327caaddc36202">OFS_RTCPS0CTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18d6345a60a513cfecf151d96f045351">OFS_RTCPS0CTL</a></td></tr>
<tr class="separator:aa4765ee2f28111917d327caaddc36202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6035928cf3509f8cb3364fab59513b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e6035928cf3509f8cb3364fab59513b">OFS_RTCPS0CTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18d6345a60a513cfecf151d96f045351">OFS_RTCPS0CTL</a>+1</td></tr>
<tr class="separator:a1e6035928cf3509f8cb3364fab59513b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd682b2251a50b1115d72493d16c4f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd682b2251a50b1115d72493d16c4f95">OFS_RTCPS1CTL</a>&#160;&#160;&#160;(0x000Au)  /* Real Timer Prescale Timer 1 Control */</td></tr>
<tr class="separator:afd682b2251a50b1115d72493d16c4f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee37b40816c3fed48e004a88599f11fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee37b40816c3fed48e004a88599f11fc">OFS_RTCPS1CTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd682b2251a50b1115d72493d16c4f95">OFS_RTCPS1CTL</a></td></tr>
<tr class="separator:aee37b40816c3fed48e004a88599f11fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b0a0f3de8435dc62974f318a8f5a8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7b0a0f3de8435dc62974f318a8f5a8bb">OFS_RTCPS1CTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd682b2251a50b1115d72493d16c4f95">OFS_RTCPS1CTL</a>+1</td></tr>
<tr class="separator:a7b0a0f3de8435dc62974f318a8f5a8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa74cd53b1cf46cc1ce6a64e5de0892e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa74cd53b1cf46cc1ce6a64e5de0892e">OFS_RTCPS</a>&#160;&#160;&#160;(0x000Cu)  /* Real Timer Prescale Timer Control */</td></tr>
<tr class="separator:aaa74cd53b1cf46cc1ce6a64e5de0892e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383e8970eb543c22271883e1fdc062a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a383e8970eb543c22271883e1fdc062a1">OFS_RTCPS_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa74cd53b1cf46cc1ce6a64e5de0892e">OFS_RTCPS</a></td></tr>
<tr class="separator:a383e8970eb543c22271883e1fdc062a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae76ecee745619ea2aab69c3986feefaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae76ecee745619ea2aab69c3986feefaa">OFS_RTCPS_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa74cd53b1cf46cc1ce6a64e5de0892e">OFS_RTCPS</a>+1</td></tr>
<tr class="separator:ae76ecee745619ea2aab69c3986feefaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac03f2d0e839b1f9d382a65a07aed49f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac03f2d0e839b1f9d382a65a07aed49f8">OFS_RTCIV</a>&#160;&#160;&#160;(0x000Eu)  /* Real Time Clock Interrupt Vector */</td></tr>
<tr class="separator:ac03f2d0e839b1f9d382a65a07aed49f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b8aed962f0912d4485db3ff7c4265a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b8aed962f0912d4485db3ff7c4265a1">OFS_RTCTIM0</a>&#160;&#160;&#160;(0x0010u)  /* Real Time Clock Time 0 */</td></tr>
<tr class="separator:a5b8aed962f0912d4485db3ff7c4265a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4f47fdd57208ede177faeca72279077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4f47fdd57208ede177faeca72279077">OFS_RTCTIM0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b8aed962f0912d4485db3ff7c4265a1">OFS_RTCTIM0</a></td></tr>
<tr class="separator:ab4f47fdd57208ede177faeca72279077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a477ee46c2074515e0eb3d251f47d0627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a477ee46c2074515e0eb3d251f47d0627">OFS_RTCTIM0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b8aed962f0912d4485db3ff7c4265a1">OFS_RTCTIM0</a>+1</td></tr>
<tr class="separator:a477ee46c2074515e0eb3d251f47d0627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6aaf699d62c041b7a7faa9fafe8c6d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6aaf699d62c041b7a7faa9fafe8c6d0">OFS_RTCTIM1</a>&#160;&#160;&#160;(0x0012u)  /* Real Time Clock Time 1 */</td></tr>
<tr class="separator:ac6aaf699d62c041b7a7faa9fafe8c6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aece3cbb57773ce79fa9f8c10de4d9803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aece3cbb57773ce79fa9f8c10de4d9803">OFS_RTCTIM1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6aaf699d62c041b7a7faa9fafe8c6d0">OFS_RTCTIM1</a></td></tr>
<tr class="separator:aece3cbb57773ce79fa9f8c10de4d9803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bd09d2be0f2b68a14ec9bf39112f173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8bd09d2be0f2b68a14ec9bf39112f173">OFS_RTCTIM1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6aaf699d62c041b7a7faa9fafe8c6d0">OFS_RTCTIM1</a>+1</td></tr>
<tr class="separator:a8bd09d2be0f2b68a14ec9bf39112f173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5961d9110dde2bfec1210fe0a3052bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5961d9110dde2bfec1210fe0a3052bc4">OFS_RTCDATE</a>&#160;&#160;&#160;(0x0014u)  /* Real Time Clock Date */</td></tr>
<tr class="separator:a5961d9110dde2bfec1210fe0a3052bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec7563a910a78ad7161ffc5da958976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adec7563a910a78ad7161ffc5da958976">OFS_RTCDATE_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5961d9110dde2bfec1210fe0a3052bc4">OFS_RTCDATE</a></td></tr>
<tr class="separator:adec7563a910a78ad7161ffc5da958976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f804f3c487092c219285a9339326d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5f804f3c487092c219285a9339326d94">OFS_RTCDATE_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5961d9110dde2bfec1210fe0a3052bc4">OFS_RTCDATE</a>+1</td></tr>
<tr class="separator:a5f804f3c487092c219285a9339326d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6040c837cc41cce374323c32c70f7c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6040c837cc41cce374323c32c70f7c1e">OFS_RTCYEAR</a>&#160;&#160;&#160;(0x0016u)  /* Real Time Clock Year */</td></tr>
<tr class="separator:a6040c837cc41cce374323c32c70f7c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac4438707d387df085358fbbb161bb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2ac4438707d387df085358fbbb161bb8">OFS_RTCYEAR_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6040c837cc41cce374323c32c70f7c1e">OFS_RTCYEAR</a></td></tr>
<tr class="separator:a2ac4438707d387df085358fbbb161bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9a8f9e45a26997d8f1d4c034ced3dc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af9a8f9e45a26997d8f1d4c034ced3dc0">OFS_RTCYEAR_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6040c837cc41cce374323c32c70f7c1e">OFS_RTCYEAR</a>+1</td></tr>
<tr class="separator:af9a8f9e45a26997d8f1d4c034ced3dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eeb6a19048760528cb4fe46f887c658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4eeb6a19048760528cb4fe46f887c658">OFS_RTCAMINHR</a>&#160;&#160;&#160;(0x0018u)  /* Real Time Clock Alarm Min/Hour */</td></tr>
<tr class="separator:a4eeb6a19048760528cb4fe46f887c658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64136618e951f68e2dfe2b2e03761dfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a64136618e951f68e2dfe2b2e03761dfd">OFS_RTCAMINHR_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4eeb6a19048760528cb4fe46f887c658">OFS_RTCAMINHR</a></td></tr>
<tr class="separator:a64136618e951f68e2dfe2b2e03761dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68db334c95627593f1140933aaa85c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac68db334c95627593f1140933aaa85c7">OFS_RTCAMINHR_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4eeb6a19048760528cb4fe46f887c658">OFS_RTCAMINHR</a>+1</td></tr>
<tr class="separator:ac68db334c95627593f1140933aaa85c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae53f74cdde62c7f30167a688b55d3428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae53f74cdde62c7f30167a688b55d3428">OFS_RTCADOWDAY</a>&#160;&#160;&#160;(0x001Au)  /* Real Time Clock Alarm day of week/day */</td></tr>
<tr class="separator:ae53f74cdde62c7f30167a688b55d3428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ba2c91544533110f58db6c8d5f9414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a84ba2c91544533110f58db6c8d5f9414">OFS_RTCADOWDAY_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae53f74cdde62c7f30167a688b55d3428">OFS_RTCADOWDAY</a></td></tr>
<tr class="separator:a84ba2c91544533110f58db6c8d5f9414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a891517dd85f61e448ee3566f1b7a4b92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a891517dd85f61e448ee3566f1b7a4b92">OFS_RTCADOWDAY_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae53f74cdde62c7f30167a688b55d3428">OFS_RTCADOWDAY</a>+1</td></tr>
<tr class="separator:a891517dd85f61e448ee3566f1b7a4b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c550de2fee3ffa349ea3deaafe01ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3c550de2fee3ffa349ea3deaafe01ca">OFS_RTCSEC</a>&#160;&#160;&#160;(0x0010u)</td></tr>
<tr class="separator:ab3c550de2fee3ffa349ea3deaafe01ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a052fcd57d54f09775a9086412a2ccb8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a052fcd57d54f09775a9086412a2ccb8b">OFS_RTCMIN</a>&#160;&#160;&#160;(0x0011u)</td></tr>
<tr class="separator:a052fcd57d54f09775a9086412a2ccb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac527536fc22248c8bb87a60ad3d2c671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac527536fc22248c8bb87a60ad3d2c671">OFS_RTCHOUR</a>&#160;&#160;&#160;(0x0012u)</td></tr>
<tr class="separator:ac527536fc22248c8bb87a60ad3d2c671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aff83db53b86c8ac90e430ffa79d417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9aff83db53b86c8ac90e430ffa79d417">OFS_RTCDOW</a>&#160;&#160;&#160;(0x0013u)</td></tr>
<tr class="separator:a9aff83db53b86c8ac90e430ffa79d417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a051ad170c9e1b994292872799022ee4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a051ad170c9e1b994292872799022ee4f">OFS_RTCDAY</a>&#160;&#160;&#160;(0x0014u)</td></tr>
<tr class="separator:a051ad170c9e1b994292872799022ee4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c17a79fbfe19d093c5b57c65f2cf584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3c17a79fbfe19d093c5b57c65f2cf584">OFS_RTCMON</a>&#160;&#160;&#160;(0x0015u)</td></tr>
<tr class="separator:a3c17a79fbfe19d093c5b57c65f2cf584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b9114d35587582f468d384ef0fe79ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4b9114d35587582f468d384ef0fe79ff">OFS_RTCAMIN</a>&#160;&#160;&#160;(0x0018u)</td></tr>
<tr class="separator:a4b9114d35587582f468d384ef0fe79ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad37d3c32dc537db121dbcab15260bcf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad37d3c32dc537db121dbcab15260bcf6">OFS_RTCAHOUR</a>&#160;&#160;&#160;(0x0019u)</td></tr>
<tr class="separator:ad37d3c32dc537db121dbcab15260bcf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a471fe81287745db0065b8d37fb2a16a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a471fe81287745db0065b8d37fb2a16a2">OFS_RTCADOW</a>&#160;&#160;&#160;(0x001Au)</td></tr>
<tr class="separator:a471fe81287745db0065b8d37fb2a16a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae606951f63e5db095fb49c5d2b1803ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae606951f63e5db095fb49c5d2b1803ed">OFS_RTCADAY</a>&#160;&#160;&#160;(0x001Bu)</td></tr>
<tr class="separator:ae606951f63e5db095fb49c5d2b1803ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b161c75a30b4cea5241b85be0e53ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b161c75a30b4cea5241b85be0e53ae9">RTCCTL0</a>&#160;&#160;&#160;RTCCTL01_L  /* Real Time Clock Control 0 */</td></tr>
<tr class="separator:a3b161c75a30b4cea5241b85be0e53ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fb57ef4ce1664374ac01b0ade542b19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7fb57ef4ce1664374ac01b0ade542b19">RTCCTL1</a>&#160;&#160;&#160;RTCCTL01_H  /* Real Time Clock Control 1 */</td></tr>
<tr class="separator:a7fb57ef4ce1664374ac01b0ade542b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40b6154c845f212a7bd8de83c548c30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af40b6154c845f212a7bd8de83c548c30">RTCCTL2</a>&#160;&#160;&#160;RTCCTL23_L  /* Real Time Clock Control 2 */</td></tr>
<tr class="separator:af40b6154c845f212a7bd8de83c548c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82cca142f4871899036057173fafcf79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82cca142f4871899036057173fafcf79">RTCCTL3</a>&#160;&#160;&#160;RTCCTL23_H  /* Real Time Clock Control 3 */</td></tr>
<tr class="separator:a82cca142f4871899036057173fafcf79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904f601e78ef49e1dd7cd94ca377d992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a904f601e78ef49e1dd7cd94ca377d992">RTCNT12</a>&#160;&#160;&#160;RTCTIM0</td></tr>
<tr class="separator:a904f601e78ef49e1dd7cd94ca377d992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a07b2c6928b0ebfabd9005833ca95d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a07b2c6928b0ebfabd9005833ca95d9">RTCNT34</a>&#160;&#160;&#160;RTCTIM1</td></tr>
<tr class="separator:a1a07b2c6928b0ebfabd9005833ca95d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a050d2d08acb5d5b4c0a6c3f11c8b5f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a050d2d08acb5d5b4c0a6c3f11c8b5f86">RTCNT1</a>&#160;&#160;&#160;RTCTIM0_L</td></tr>
<tr class="separator:a050d2d08acb5d5b4c0a6c3f11c8b5f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49466c2c7288053c30c9c12ddb754114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49466c2c7288053c30c9c12ddb754114">RTCNT2</a>&#160;&#160;&#160;RTCTIM0_H</td></tr>
<tr class="separator:a49466c2c7288053c30c9c12ddb754114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f06dd20d54303ed68c48585cdde8adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f06dd20d54303ed68c48585cdde8adb">RTCNT3</a>&#160;&#160;&#160;RTCTIM1_L</td></tr>
<tr class="separator:a6f06dd20d54303ed68c48585cdde8adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4073b990c512b9b2c2c59c9a57cbe39a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4073b990c512b9b2c2c59c9a57cbe39a">RTCNT4</a>&#160;&#160;&#160;RTCTIM1_H</td></tr>
<tr class="separator:a4073b990c512b9b2c2c59c9a57cbe39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6bf21b5a694fa6902ff474b15092254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6bf21b5a694fa6902ff474b15092254">RTCSEC</a>&#160;&#160;&#160;RTCTIM0_L</td></tr>
<tr class="separator:af6bf21b5a694fa6902ff474b15092254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0150d9e65ef842a5636b60239fbc936c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0150d9e65ef842a5636b60239fbc936c">RTCMIN</a>&#160;&#160;&#160;RTCTIM0_H</td></tr>
<tr class="separator:a0150d9e65ef842a5636b60239fbc936c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bada5c628434fc86acaf3e6bee945aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9bada5c628434fc86acaf3e6bee945aa">RTCHOUR</a>&#160;&#160;&#160;RTCTIM1_L</td></tr>
<tr class="separator:a9bada5c628434fc86acaf3e6bee945aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88bb9d5598b88ec9306fddbf48b72692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a88bb9d5598b88ec9306fddbf48b72692">RTCDOW</a>&#160;&#160;&#160;RTCTIM1_H</td></tr>
<tr class="separator:a88bb9d5598b88ec9306fddbf48b72692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fcd74e19a0dbc557fea266e623e2a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0fcd74e19a0dbc557fea266e623e2a6a">RTCDAY</a>&#160;&#160;&#160;RTCDATE_L</td></tr>
<tr class="separator:a0fcd74e19a0dbc557fea266e623e2a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30a9e3e0e70e8b7fe5d6f2b27c445ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a30a9e3e0e70e8b7fe5d6f2b27c445ec8">RTCMON</a>&#160;&#160;&#160;RTCDATE_H</td></tr>
<tr class="separator:a30a9e3e0e70e8b7fe5d6f2b27c445ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3232ec86753b738fc0da37ea870b486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad3232ec86753b738fc0da37ea870b486">RTCYEARL</a>&#160;&#160;&#160;RTCYEAR_L</td></tr>
<tr class="separator:ad3232ec86753b738fc0da37ea870b486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeafc9319915ce334bdb03f182944cc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeeafc9319915ce334bdb03f182944cc2">RTCYEARH</a>&#160;&#160;&#160;RTCYEAR_H</td></tr>
<tr class="separator:aeeafc9319915ce334bdb03f182944cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e887956f69029530681b194cee8c263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e887956f69029530681b194cee8c263">RT0PS</a>&#160;&#160;&#160;RTCPS_L</td></tr>
<tr class="separator:a6e887956f69029530681b194cee8c263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0142c5639a800931fcc7b326a494ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af0142c5639a800931fcc7b326a494ccf">RT1PS</a>&#160;&#160;&#160;RTCPS_H</td></tr>
<tr class="separator:af0142c5639a800931fcc7b326a494ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2179d9442fc323b80f580156a261f51a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2179d9442fc323b80f580156a261f51a">RTCAMIN</a>&#160;&#160;&#160;RTCAMINHR_L  /* Real Time Clock Alarm Min */</td></tr>
<tr class="separator:a2179d9442fc323b80f580156a261f51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f994670fa3f5a4798ce9e901ed5fd72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f994670fa3f5a4798ce9e901ed5fd72">RTCAHOUR</a>&#160;&#160;&#160;RTCAMINHR_H  /* Real Time Clock Alarm Hour */</td></tr>
<tr class="separator:a3f994670fa3f5a4798ce9e901ed5fd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a964dbe6596422ae78777e7e769c494fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a964dbe6596422ae78777e7e769c494fb">RTCADOW</a>&#160;&#160;&#160;RTCADOWDAY_L /* Real Time Clock Alarm day of week */</td></tr>
<tr class="separator:a964dbe6596422ae78777e7e769c494fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46047a7c32a80557bcd9146157dc8817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a46047a7c32a80557bcd9146157dc8817">RTCADAY</a>&#160;&#160;&#160;RTCADOWDAY_H /* Real Time Clock Alarm day */</td></tr>
<tr class="separator:a46047a7c32a80557bcd9146157dc8817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2030a9fe75e4765abcbb0dbdd804b556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2030a9fe75e4765abcbb0dbdd804b556">RTCBCD</a>&#160;&#160;&#160;(0x8000u)     /* RTC BCD  0:Binary / 1:BCD */</td></tr>
<tr class="separator:a2030a9fe75e4765abcbb0dbdd804b556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb02d92660cdbd16e0808f8d14faefeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abb02d92660cdbd16e0808f8d14faefeb">RTCHOLD</a>&#160;&#160;&#160;(0x4000u)     /* RTC Hold */</td></tr>
<tr class="separator:abb02d92660cdbd16e0808f8d14faefeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b31bcc95201a87206bca7ef40ff7c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8b31bcc95201a87206bca7ef40ff7c70">RTCMODE</a>&#160;&#160;&#160;(0x2000u)     /* RTC Mode 0:Counter / 1: Calendar */</td></tr>
<tr class="separator:a8b31bcc95201a87206bca7ef40ff7c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fe04b27e6c34e304cb01369fc23b60a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4fe04b27e6c34e304cb01369fc23b60a">RTCRDY</a>&#160;&#160;&#160;(0x1000u)     /* RTC Ready */</td></tr>
<tr class="separator:a4fe04b27e6c34e304cb01369fc23b60a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b14a81bfa34b1c8879f6beaa8c33fa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b14a81bfa34b1c8879f6beaa8c33fa9">RTCSSEL1</a>&#160;&#160;&#160;(0x0800u)     /* RTC Source Select 1 */</td></tr>
<tr class="separator:a3b14a81bfa34b1c8879f6beaa8c33fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85e0a74ec0b3b8bdd440d5c6c24c1da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad85e0a74ec0b3b8bdd440d5c6c24c1da">RTCSSEL0</a>&#160;&#160;&#160;(0x0400u)     /* RTC Source Select 0 */</td></tr>
<tr class="separator:ad85e0a74ec0b3b8bdd440d5c6c24c1da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe8bfc578c7f1beedc1888791c7f3482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afe8bfc578c7f1beedc1888791c7f3482">RTCTEV1</a>&#160;&#160;&#160;(0x0200u)     /* RTC Time Event 1 */</td></tr>
<tr class="separator:afe8bfc578c7f1beedc1888791c7f3482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aebd96ae27dd3e8310dc79eac4fcec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3aebd96ae27dd3e8310dc79eac4fcec8">RTCTEV0</a>&#160;&#160;&#160;(0x0100u)     /* RTC Time Event 0 */</td></tr>
<tr class="separator:a3aebd96ae27dd3e8310dc79eac4fcec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3f6f251c8b4a00ce4f758791b85600b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3f6f251c8b4a00ce4f758791b85600b">RTCTEVIE</a>&#160;&#160;&#160;(0x0040u)     /* RTC Time Event Interrupt Enable Flag */</td></tr>
<tr class="separator:ac3f6f251c8b4a00ce4f758791b85600b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f00f14a4103fd3910fa8cc6527766df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f00f14a4103fd3910fa8cc6527766df">RTCAIE</a>&#160;&#160;&#160;(0x0020u)     /* RTC Alarm Interrupt Enable Flag */</td></tr>
<tr class="separator:a3f00f14a4103fd3910fa8cc6527766df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b4a560a78ad909cbea5598cb6126313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2b4a560a78ad909cbea5598cb6126313">RTCRDYIE</a>&#160;&#160;&#160;(0x0010u)     /* RTC Ready Interrupt Enable Flag */</td></tr>
<tr class="separator:a2b4a560a78ad909cbea5598cb6126313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cbd04cd883cab2804ce24fb9fc41ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0cbd04cd883cab2804ce24fb9fc41ab5">RTCTEVIFG</a>&#160;&#160;&#160;(0x0004u)     /* RTC Time Event Interrupt Flag */</td></tr>
<tr class="separator:a0cbd04cd883cab2804ce24fb9fc41ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad186139939be7841a27151671f9bf4e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad186139939be7841a27151671f9bf4e5">RTCAIFG</a>&#160;&#160;&#160;(0x0002u)     /* RTC Alarm Interrupt Flag */</td></tr>
<tr class="separator:ad186139939be7841a27151671f9bf4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7620975046d940e2b1b581dd68c19f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7620975046d940e2b1b581dd68c19f4b">RTCRDYIFG</a>&#160;&#160;&#160;(0x0001u)     /* RTC Ready Interrupt Flag */</td></tr>
<tr class="separator:a7620975046d940e2b1b581dd68c19f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95b460482c4fdb4d3ad4b574cb5514bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a95b460482c4fdb4d3ad4b574cb5514bc">RTCTEVIE_L</a>&#160;&#160;&#160;(0x0040u)     /* RTC Time Event Interrupt Enable Flag */</td></tr>
<tr class="separator:a95b460482c4fdb4d3ad4b574cb5514bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a01d385b118428379b8463c4d2fa34a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4a01d385b118428379b8463c4d2fa34a">RTCAIE_L</a>&#160;&#160;&#160;(0x0020u)     /* RTC Alarm Interrupt Enable Flag */</td></tr>
<tr class="separator:a4a01d385b118428379b8463c4d2fa34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7585ee841a8a6c20da80a1bea93f362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa7585ee841a8a6c20da80a1bea93f362">RTCRDYIE_L</a>&#160;&#160;&#160;(0x0010u)     /* RTC Ready Interrupt Enable Flag */</td></tr>
<tr class="separator:aa7585ee841a8a6c20da80a1bea93f362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a312784c65afa6eb5e9908c7202c3ab37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a312784c65afa6eb5e9908c7202c3ab37">RTCTEVIFG_L</a>&#160;&#160;&#160;(0x0004u)     /* RTC Time Event Interrupt Flag */</td></tr>
<tr class="separator:a312784c65afa6eb5e9908c7202c3ab37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a716755159216bafbde6b1b1f68a2582a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a716755159216bafbde6b1b1f68a2582a">RTCAIFG_L</a>&#160;&#160;&#160;(0x0002u)     /* RTC Alarm Interrupt Flag */</td></tr>
<tr class="separator:a716755159216bafbde6b1b1f68a2582a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae03c9f11aa6b2330272494f7dbf25b9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae03c9f11aa6b2330272494f7dbf25b9c">RTCRDYIFG_L</a>&#160;&#160;&#160;(0x0001u)     /* RTC Ready Interrupt Flag */</td></tr>
<tr class="separator:ae03c9f11aa6b2330272494f7dbf25b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad5eed82533988992af2bb9a18fa46a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad5eed82533988992af2bb9a18fa46a4">RTCBCD_H</a>&#160;&#160;&#160;(0x0080u)     /* RTC BCD  0:Binary / 1:BCD */</td></tr>
<tr class="separator:aad5eed82533988992af2bb9a18fa46a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c99106a9cf94c825c6ecd480942d980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3c99106a9cf94c825c6ecd480942d980">RTCHOLD_H</a>&#160;&#160;&#160;(0x0040u)     /* RTC Hold */</td></tr>
<tr class="separator:a3c99106a9cf94c825c6ecd480942d980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54add47e84be1d9340d1cdcda348bb14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54add47e84be1d9340d1cdcda348bb14">RTCMODE_H</a>&#160;&#160;&#160;(0x0020u)     /* RTC Mode 0:Counter / 1: Calendar */</td></tr>
<tr class="separator:a54add47e84be1d9340d1cdcda348bb14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42427c40d69b940b9e31d63a12697c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a42427c40d69b940b9e31d63a12697c71">RTCRDY_H</a>&#160;&#160;&#160;(0x0010u)     /* RTC Ready */</td></tr>
<tr class="separator:a42427c40d69b940b9e31d63a12697c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab685d3d42fd5f30a0953667532761aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab685d3d42fd5f30a0953667532761aaa">RTCSSEL1_H</a>&#160;&#160;&#160;(0x0008u)     /* RTC Source Select 1 */</td></tr>
<tr class="separator:ab685d3d42fd5f30a0953667532761aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06c6267f135b76552956afedb69c0655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a06c6267f135b76552956afedb69c0655">RTCSSEL0_H</a>&#160;&#160;&#160;(0x0004u)     /* RTC Source Select 0 */</td></tr>
<tr class="separator:a06c6267f135b76552956afedb69c0655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ad04f17774da0c47ce92fa566d84f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a01ad04f17774da0c47ce92fa566d84f7">RTCTEV1_H</a>&#160;&#160;&#160;(0x0002u)     /* RTC Time Event 1 */</td></tr>
<tr class="separator:a01ad04f17774da0c47ce92fa566d84f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697d112ed2ef859ccc300bc8ea3a09d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a697d112ed2ef859ccc300bc8ea3a09d6">RTCTEV0_H</a>&#160;&#160;&#160;(0x0001u)     /* RTC Time Event 0 */</td></tr>
<tr class="separator:a697d112ed2ef859ccc300bc8ea3a09d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6a6320cae158aa043a33dcadf88b3aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6a6320cae158aa043a33dcadf88b3aa">RTCSSEL_0</a>&#160;&#160;&#160;(0x0000u)     /* RTC Source Select ACLK */</td></tr>
<tr class="separator:ab6a6320cae158aa043a33dcadf88b3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac34c2e0376b73949dbf7321b68be31eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac34c2e0376b73949dbf7321b68be31eb">RTCSSEL_1</a>&#160;&#160;&#160;(0x0400u)     /* RTC Source Select SMCLK */</td></tr>
<tr class="separator:ac34c2e0376b73949dbf7321b68be31eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa24f4371c3da26cf7e8d1f7b8479c651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa24f4371c3da26cf7e8d1f7b8479c651">RTCSSEL_2</a>&#160;&#160;&#160;(0x0800u)     /* RTC Source Select RT1PS */</td></tr>
<tr class="separator:aa24f4371c3da26cf7e8d1f7b8479c651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af071e41a65ee1b213b9cca31b07deb2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af071e41a65ee1b213b9cca31b07deb2b">RTCSSEL_3</a>&#160;&#160;&#160;(0x0C00u)     /* RTC Source Select RT1PS */</td></tr>
<tr class="separator:af071e41a65ee1b213b9cca31b07deb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66d5eff34d5d3456beeee993da4d82eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a66d5eff34d5d3456beeee993da4d82eb">RTCSSEL__ACLK</a>&#160;&#160;&#160;(0x0000u)     /* RTC Source Select ACLK */</td></tr>
<tr class="separator:a66d5eff34d5d3456beeee993da4d82eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34a0e3929ea24169aa082f851520e3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34a0e3929ea24169aa082f851520e3ed">RTCSSEL__SMCLK</a>&#160;&#160;&#160;(0x0400u)     /* RTC Source Select SMCLK */</td></tr>
<tr class="separator:a34a0e3929ea24169aa082f851520e3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a326016b1b7380bdd1bc8cd4da13d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a326016b1b7380bdd1bc8cd4da13d83">RTCSSEL__RT1PS</a>&#160;&#160;&#160;(0x0800u)     /* RTC Source Select RT1PS */</td></tr>
<tr class="separator:a7a326016b1b7380bdd1bc8cd4da13d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a155c3f7aca7fde221f766475cd26d4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a155c3f7aca7fde221f766475cd26d4e4">RTCTEV_0</a>&#160;&#160;&#160;(0x0000u)     /* RTC Time Event: 0 (Min. changed) */</td></tr>
<tr class="separator:a155c3f7aca7fde221f766475cd26d4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a1b9c88348f09cdd59890d359f0f115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a1b9c88348f09cdd59890d359f0f115">RTCTEV_1</a>&#160;&#160;&#160;(0x0100u)     /* RTC Time Event: 1 (Hour changed) */</td></tr>
<tr class="separator:a7a1b9c88348f09cdd59890d359f0f115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaaabdf54bc6b21789def8bbfe5fef95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeaaabdf54bc6b21789def8bbfe5fef95">RTCTEV_2</a>&#160;&#160;&#160;(0x0200u)     /* RTC Time Event: 2 (12:00 changed) */</td></tr>
<tr class="separator:aeaaabdf54bc6b21789def8bbfe5fef95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a153d8d015cc2396d7b081d2e0ba3bee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a153d8d015cc2396d7b081d2e0ba3bee4">RTCTEV_3</a>&#160;&#160;&#160;(0x0300u)     /* RTC Time Event: 3 (00:00 changed) */</td></tr>
<tr class="separator:a153d8d015cc2396d7b081d2e0ba3bee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee424c44ba80d854572beb7677966244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee424c44ba80d854572beb7677966244">RTCTEV__MIN</a>&#160;&#160;&#160;(0x0000u)     /* RTC Time Event: 0 (Min. changed) */</td></tr>
<tr class="separator:aee424c44ba80d854572beb7677966244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b1260136198f8e3a529eb40e1c7a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a44b1260136198f8e3a529eb40e1c7a91">RTCTEV__HOUR</a>&#160;&#160;&#160;(0x0100u)     /* RTC Time Event: 1 (Hour changed) */</td></tr>
<tr class="separator:a44b1260136198f8e3a529eb40e1c7a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c34965599ace8aa0608d2ce49ea6086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c34965599ace8aa0608d2ce49ea6086">RTCTEV__0000</a>&#160;&#160;&#160;(0x0200u)     /* RTC Time Event: 2 (00:00 changed) */</td></tr>
<tr class="separator:a5c34965599ace8aa0608d2ce49ea6086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd2a8fee0c47789c6237b24f7740a71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd2a8fee0c47789c6237b24f7740a71e">RTCTEV__1200</a>&#160;&#160;&#160;(0x0300u)     /* RTC Time Event: 3 (12:00 changed) */</td></tr>
<tr class="separator:acd2a8fee0c47789c6237b24f7740a71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31bf0dc99a1d8a5d77311fafc13f2b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a31bf0dc99a1d8a5d77311fafc13f2b56">RTCCALF1</a>&#160;&#160;&#160;(0x0200u)     /* RTC Calibration Frequency Bit 1 */</td></tr>
<tr class="separator:a31bf0dc99a1d8a5d77311fafc13f2b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5ed6b05efe5b92abd77af1f02dcd8c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af5ed6b05efe5b92abd77af1f02dcd8c4">RTCCALF0</a>&#160;&#160;&#160;(0x0100u)     /* RTC Calibration Frequency Bit 0 */</td></tr>
<tr class="separator:af5ed6b05efe5b92abd77af1f02dcd8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a997217f19beea1021bd14e220880e775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a997217f19beea1021bd14e220880e775">RTCCALS</a>&#160;&#160;&#160;(0x0080u)     /* RTC Calibration Sign */</td></tr>
<tr class="separator:a997217f19beea1021bd14e220880e775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea956a13427c2e5a10983d2aa54752d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aea956a13427c2e5a10983d2aa54752d5">RTCCAL5</a>&#160;&#160;&#160;(0x0020u)     /* RTC Calibration Bit 5 */</td></tr>
<tr class="separator:aea956a13427c2e5a10983d2aa54752d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d08b1b702bb8329bf99e1e80486b6fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d08b1b702bb8329bf99e1e80486b6fa">RTCCAL4</a>&#160;&#160;&#160;(0x0010u)     /* RTC Calibration Bit 4 */</td></tr>
<tr class="separator:a2d08b1b702bb8329bf99e1e80486b6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8f1dba548663cf1a29ce25a9e3552cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af8f1dba548663cf1a29ce25a9e3552cc">RTCCAL3</a>&#160;&#160;&#160;(0x0008u)     /* RTC Calibration Bit 3 */</td></tr>
<tr class="separator:af8f1dba548663cf1a29ce25a9e3552cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ebf0c34c94a20be76a88fef46aa663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81ebf0c34c94a20be76a88fef46aa663">RTCCAL2</a>&#160;&#160;&#160;(0x0004u)     /* RTC Calibration Bit 2 */</td></tr>
<tr class="separator:a81ebf0c34c94a20be76a88fef46aa663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c0f886f4cc67e40baabaf09205f7b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9c0f886f4cc67e40baabaf09205f7b53">RTCCAL1</a>&#160;&#160;&#160;(0x0002u)     /* RTC Calibration Bit 1 */</td></tr>
<tr class="separator:a9c0f886f4cc67e40baabaf09205f7b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e800bd0450f06b630baab23539a084f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e800bd0450f06b630baab23539a084f">RTCCAL0</a>&#160;&#160;&#160;(0x0001u)     /* RTC Calibration Bit 0 */</td></tr>
<tr class="separator:a3e800bd0450f06b630baab23539a084f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae865257e69c7f925c85dd3dff4af915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae865257e69c7f925c85dd3dff4af915">RTCCALS_L</a>&#160;&#160;&#160;(0x0080u)     /* RTC Calibration Sign */</td></tr>
<tr class="separator:aae865257e69c7f925c85dd3dff4af915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d199ca61599a7512133aca813c7fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34d199ca61599a7512133aca813c7fb7">RTCCAL5_L</a>&#160;&#160;&#160;(0x0020u)     /* RTC Calibration Bit 5 */</td></tr>
<tr class="separator:a34d199ca61599a7512133aca813c7fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a617290fcd6763a87c1b740741ca3a46d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a617290fcd6763a87c1b740741ca3a46d">RTCCAL4_L</a>&#160;&#160;&#160;(0x0010u)     /* RTC Calibration Bit 4 */</td></tr>
<tr class="separator:a617290fcd6763a87c1b740741ca3a46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97f77f9a0460313eb046b2804ea219f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a97f77f9a0460313eb046b2804ea219f3">RTCCAL3_L</a>&#160;&#160;&#160;(0x0008u)     /* RTC Calibration Bit 3 */</td></tr>
<tr class="separator:a97f77f9a0460313eb046b2804ea219f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b3017c4aaadab68c10174c37e631ebe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2b3017c4aaadab68c10174c37e631ebe">RTCCAL2_L</a>&#160;&#160;&#160;(0x0004u)     /* RTC Calibration Bit 2 */</td></tr>
<tr class="separator:a2b3017c4aaadab68c10174c37e631ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1622a6a7b7ebf4d6d8e449dae6c1b81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac1622a6a7b7ebf4d6d8e449dae6c1b81">RTCCAL1_L</a>&#160;&#160;&#160;(0x0002u)     /* RTC Calibration Bit 1 */</td></tr>
<tr class="separator:ac1622a6a7b7ebf4d6d8e449dae6c1b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95f2f00b1b7a1e3bcd180f7ca6a7f925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a95f2f00b1b7a1e3bcd180f7ca6a7f925">RTCCAL0_L</a>&#160;&#160;&#160;(0x0001u)     /* RTC Calibration Bit 0 */</td></tr>
<tr class="separator:a95f2f00b1b7a1e3bcd180f7ca6a7f925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d5129e69d3a967f75f2c425b4af9386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0d5129e69d3a967f75f2c425b4af9386">RTCCALF1_H</a>&#160;&#160;&#160;(0x0002u)     /* RTC Calibration Frequency Bit 1 */</td></tr>
<tr class="separator:a0d5129e69d3a967f75f2c425b4af9386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29ef5a9738fd75560a271aae1c5d26bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29ef5a9738fd75560a271aae1c5d26bd">RTCCALF0_H</a>&#160;&#160;&#160;(0x0001u)     /* RTC Calibration Frequency Bit 0 */</td></tr>
<tr class="separator:a29ef5a9738fd75560a271aae1c5d26bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed403866d53132f688951dded9492e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abed403866d53132f688951dded9492e4">RTCCALF_0</a>&#160;&#160;&#160;(0x0000u)     /* RTC Calibration Frequency: No Output */</td></tr>
<tr class="separator:abed403866d53132f688951dded9492e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a984ef4044cfd13b50cc3a58a92d03775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a984ef4044cfd13b50cc3a58a92d03775">RTCCALF_1</a>&#160;&#160;&#160;(0x0100u)     /* RTC Calibration Frequency: 512 Hz */</td></tr>
<tr class="separator:a984ef4044cfd13b50cc3a58a92d03775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b61b4352caf5f00b61060e22a5176f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29b61b4352caf5f00b61060e22a5176f">RTCCALF_2</a>&#160;&#160;&#160;(0x0200u)     /* RTC Calibration Frequency: 256 Hz */</td></tr>
<tr class="separator:a29b61b4352caf5f00b61060e22a5176f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69596bd3760b6f25332dd55314b50059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a69596bd3760b6f25332dd55314b50059">RTCCALF_3</a>&#160;&#160;&#160;(0x0300u)     /* RTC Calibration Frequency: 1 Hz */</td></tr>
<tr class="separator:a69596bd3760b6f25332dd55314b50059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d8dd5061c60cf4ec7aaf26f45cf35a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a84d8dd5061c60cf4ec7aaf26f45cf35a">RTCAE</a>&#160;&#160;&#160;(0x80)     /* Real Time Clock Alarm enable */</td></tr>
<tr class="separator:a84d8dd5061c60cf4ec7aaf26f45cf35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1d04a5c2ced392073a925a9b2fbff15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af1d04a5c2ced392073a925a9b2fbff15">RT0SSEL</a>&#160;&#160;&#160;(0x4000u)     /* RTC Prescale Timer 0 Source Select 0:ACLK / 1:SMCLK */</td></tr>
<tr class="separator:af1d04a5c2ced392073a925a9b2fbff15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a3afe57c8a7bc2eb22be25a791c4496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a3afe57c8a7bc2eb22be25a791c4496">RT0PSDIV2</a>&#160;&#160;&#160;(0x2000u)     /* RTC Prescale Timer 0 Clock Divide Bit: 2 */</td></tr>
<tr class="separator:a1a3afe57c8a7bc2eb22be25a791c4496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e12670e19e1a7837bd0860b3b5e291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6e12670e19e1a7837bd0860b3b5e291">RT0PSDIV1</a>&#160;&#160;&#160;(0x1000u)     /* RTC Prescale Timer 0 Clock Divide Bit: 1 */</td></tr>
<tr class="separator:ab6e12670e19e1a7837bd0860b3b5e291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3de088fbebc81a530fab8d796e9250d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3de088fbebc81a530fab8d796e9250d9">RT0PSDIV0</a>&#160;&#160;&#160;(0x0800u)     /* RTC Prescale Timer 0 Clock Divide Bit: 0 */</td></tr>
<tr class="separator:a3de088fbebc81a530fab8d796e9250d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61643fa78e811cd97fb01a5ab3ccb0cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a61643fa78e811cd97fb01a5ab3ccb0cb">RT0PSHOLD</a>&#160;&#160;&#160;(0x0100u)     /* RTC Prescale Timer 0 Hold */</td></tr>
<tr class="separator:a61643fa78e811cd97fb01a5ab3ccb0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8df540a1b771cc337fad101d5e652bcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8df540a1b771cc337fad101d5e652bcc">RT0IP2</a>&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</td></tr>
<tr class="separator:a8df540a1b771cc337fad101d5e652bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80a624384d9c1a27789263cb91aca1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a80a624384d9c1a27789263cb91aca1ce">RT0IP1</a>&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</td></tr>
<tr class="separator:a80a624384d9c1a27789263cb91aca1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f3e3a68929ede6af6c884121f8af180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9f3e3a68929ede6af6c884121f8af180">RT0IP0</a>&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</td></tr>
<tr class="separator:a9f3e3a68929ede6af6c884121f8af180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a739b7de6c7ee2986ceb5c32e2d325dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a739b7de6c7ee2986ceb5c32e2d325dfa">RT0PSIE</a>&#160;&#160;&#160;(0x0002u)     /* RTC Prescale Timer 0 Interrupt Enable Flag */</td></tr>
<tr class="separator:a739b7de6c7ee2986ceb5c32e2d325dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a353de96b0083615a72a29bec48838c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a353de96b0083615a72a29bec48838c5c">RT0PSIFG</a>&#160;&#160;&#160;(0x0001u)     /* RTC Prescale Timer 0 Interrupt Flag */</td></tr>
<tr class="separator:a353de96b0083615a72a29bec48838c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7df5c8acbfd81e7e37f186eab096bca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab7df5c8acbfd81e7e37f186eab096bca">RT0IP2_L</a>&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</td></tr>
<tr class="separator:ab7df5c8acbfd81e7e37f186eab096bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ccb8d85394bf76b6a4bef75c2add1c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1ccb8d85394bf76b6a4bef75c2add1c0">RT0IP1_L</a>&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</td></tr>
<tr class="separator:a1ccb8d85394bf76b6a4bef75c2add1c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab12cd83d6c13080785cfbcfe9b0dc28a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab12cd83d6c13080785cfbcfe9b0dc28a">RT0IP0_L</a>&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</td></tr>
<tr class="separator:ab12cd83d6c13080785cfbcfe9b0dc28a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa7d6ff8d4649059a0246ff66a1c5b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa7d6ff8d4649059a0246ff66a1c5b13">RT0PSIE_L</a>&#160;&#160;&#160;(0x0002u)     /* RTC Prescale Timer 0 Interrupt Enable Flag */</td></tr>
<tr class="separator:aaa7d6ff8d4649059a0246ff66a1c5b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a690db286ec3ec7f981c5ba2904aa275b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a690db286ec3ec7f981c5ba2904aa275b">RT0PSIFG_L</a>&#160;&#160;&#160;(0x0001u)     /* RTC Prescale Timer 0 Interrupt Flag */</td></tr>
<tr class="separator:a690db286ec3ec7f981c5ba2904aa275b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b62d0a07f3145395b0cde7ff7aa17b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b62d0a07f3145395b0cde7ff7aa17b6">RT0SSEL_H</a>&#160;&#160;&#160;(0x0040u)     /* RTC Prescale Timer 0 Source Select 0:ACLK / 1:SMCLK */</td></tr>
<tr class="separator:a5b62d0a07f3145395b0cde7ff7aa17b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64094c976519a80bb4f6e44902d8c73b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a64094c976519a80bb4f6e44902d8c73b">RT0PSDIV2_H</a>&#160;&#160;&#160;(0x0020u)     /* RTC Prescale Timer 0 Clock Divide Bit: 2 */</td></tr>
<tr class="separator:a64094c976519a80bb4f6e44902d8c73b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab88e4a68b5c0dd88863642e2780eddbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab88e4a68b5c0dd88863642e2780eddbb">RT0PSDIV1_H</a>&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 0 Clock Divide Bit: 1 */</td></tr>
<tr class="separator:ab88e4a68b5c0dd88863642e2780eddbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff0db234a17bb1a91c92cbf8684b3ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aff0db234a17bb1a91c92cbf8684b3ade">RT0PSDIV0_H</a>&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 0 Clock Divide Bit: 0 */</td></tr>
<tr class="separator:aff0db234a17bb1a91c92cbf8684b3ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a571df3df4c7c61e184f4aabffd9fe196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a571df3df4c7c61e184f4aabffd9fe196">RT0PSHOLD_H</a>&#160;&#160;&#160;(0x0001u)     /* RTC Prescale Timer 0 Hold */</td></tr>
<tr class="separator:a571df3df4c7c61e184f4aabffd9fe196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b91f57249723afeff5b46124acd510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49b91f57249723afeff5b46124acd510">RT0IP_0</a>&#160;&#160;&#160;(0x0000u)     /* RTC Prescale Timer 0 Interrupt Interval /2 */</td></tr>
<tr class="separator:a49b91f57249723afeff5b46124acd510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99150fa82b59ef7f6a4001749d582034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a99150fa82b59ef7f6a4001749d582034">RT0IP_1</a>&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 0 Interrupt Interval /4 */</td></tr>
<tr class="separator:a99150fa82b59ef7f6a4001749d582034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa682448376f9bf9ba94d155af2729d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa682448376f9bf9ba94d155af2729d5d">RT0IP_2</a>&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 0 Interrupt Interval /8 */</td></tr>
<tr class="separator:aa682448376f9bf9ba94d155af2729d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d602e36864e87dbafb28882c85e7933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d602e36864e87dbafb28882c85e7933">RT0IP_3</a>&#160;&#160;&#160;(0x000Cu)     /* RTC Prescale Timer 0 Interrupt Interval /16 */</td></tr>
<tr class="separator:a2d602e36864e87dbafb28882c85e7933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6fef48e0f35ee1640149ea68dea99c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6fef48e0f35ee1640149ea68dea99c0">RT0IP_4</a>&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 0 Interrupt Interval /32 */</td></tr>
<tr class="separator:ab6fef48e0f35ee1640149ea68dea99c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79aafe44119b27513e9d2e33b99d369d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a79aafe44119b27513e9d2e33b99d369d">RT0IP_5</a>&#160;&#160;&#160;(0x0014u)     /* RTC Prescale Timer 0 Interrupt Interval /64 */</td></tr>
<tr class="separator:a79aafe44119b27513e9d2e33b99d369d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a991860554488c62b6ff17762847279e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a991860554488c62b6ff17762847279e0">RT0IP_6</a>&#160;&#160;&#160;(0x0018u)     /* RTC Prescale Timer 0 Interrupt Interval /128 */</td></tr>
<tr class="separator:a991860554488c62b6ff17762847279e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc85af88552d737aeeedd1212f828d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9cc85af88552d737aeeedd1212f828d0">RT0IP_7</a>&#160;&#160;&#160;(0x001Cu)     /* RTC Prescale Timer 0 Interrupt Interval /256 */</td></tr>
<tr class="separator:a9cc85af88552d737aeeedd1212f828d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c9a128f4d0a898fe83b5efe715b3134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0c9a128f4d0a898fe83b5efe715b3134">RT0PSDIV_0</a>&#160;&#160;&#160;(0x0000u)     /* RTC Prescale Timer 0 Clock Divide /2 */</td></tr>
<tr class="separator:a0c9a128f4d0a898fe83b5efe715b3134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb626e3791c655d645a0185e085c14a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb626e3791c655d645a0185e085c14a9">RT0PSDIV_1</a>&#160;&#160;&#160;(0x0800u)     /* RTC Prescale Timer 0 Clock Divide /4 */</td></tr>
<tr class="separator:afb626e3791c655d645a0185e085c14a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c5fc6d0402ab25e0dd8e096b150532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a43c5fc6d0402ab25e0dd8e096b150532">RT0PSDIV_2</a>&#160;&#160;&#160;(0x1000u)     /* RTC Prescale Timer 0 Clock Divide /8 */</td></tr>
<tr class="separator:a43c5fc6d0402ab25e0dd8e096b150532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9742534e2caaa594e90462fdfe220231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9742534e2caaa594e90462fdfe220231">RT0PSDIV_3</a>&#160;&#160;&#160;(0x1800u)     /* RTC Prescale Timer 0 Clock Divide /16 */</td></tr>
<tr class="separator:a9742534e2caaa594e90462fdfe220231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d641b286189c219d927b20a423e5c7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3d641b286189c219d927b20a423e5c7e">RT0PSDIV_4</a>&#160;&#160;&#160;(0x2000u)     /* RTC Prescale Timer 0 Clock Divide /32 */</td></tr>
<tr class="separator:a3d641b286189c219d927b20a423e5c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f4f558dba9fc488a1940117801605c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7f4f558dba9fc488a1940117801605c5">RT0PSDIV_5</a>&#160;&#160;&#160;(0x2800u)     /* RTC Prescale Timer 0 Clock Divide /64 */</td></tr>
<tr class="separator:a7f4f558dba9fc488a1940117801605c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a897b9091d9b2e12366e2aff3465a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae8a897b9091d9b2e12366e2aff3465a5">RT0PSDIV_6</a>&#160;&#160;&#160;(0x3000u)     /* RTC Prescale Timer 0 Clock Divide /128 */</td></tr>
<tr class="separator:ae8a897b9091d9b2e12366e2aff3465a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa77bee7d099ed0c205908c5d60f9a9ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa77bee7d099ed0c205908c5d60f9a9ac">RT0PSDIV_7</a>&#160;&#160;&#160;(0x3800u)     /* RTC Prescale Timer 0 Clock Divide /256 */</td></tr>
<tr class="separator:aa77bee7d099ed0c205908c5d60f9a9ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc0e76f27cbe07e67206ddaaaf3ef86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2fc0e76f27cbe07e67206ddaaaf3ef86">RT1SSEL1</a>&#160;&#160;&#160;(0x8000u)     /* RTC Prescale Timer 1 Source Select Bit 1 */</td></tr>
<tr class="separator:a2fc0e76f27cbe07e67206ddaaaf3ef86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a064390806822b79c72d991e304c12b2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a064390806822b79c72d991e304c12b2f">RT1SSEL0</a>&#160;&#160;&#160;(0x4000u)     /* RTC Prescale Timer 1 Source Select Bit 0 */</td></tr>
<tr class="separator:a064390806822b79c72d991e304c12b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf6e66d5b0c9d8801680fdc31491ff10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abf6e66d5b0c9d8801680fdc31491ff10">RT1PSDIV2</a>&#160;&#160;&#160;(0x2000u)     /* RTC Prescale Timer 1 Clock Divide Bit: 2 */</td></tr>
<tr class="separator:abf6e66d5b0c9d8801680fdc31491ff10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0affe99d446cae73db6e97f41214fc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0affe99d446cae73db6e97f41214fc9">RT1PSDIV1</a>&#160;&#160;&#160;(0x1000u)     /* RTC Prescale Timer 1 Clock Divide Bit: 1 */</td></tr>
<tr class="separator:aa0affe99d446cae73db6e97f41214fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d49280e57b75ea4916fb731a751dd10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d49280e57b75ea4916fb731a751dd10">RT1PSDIV0</a>&#160;&#160;&#160;(0x0800u)     /* RTC Prescale Timer 1 Clock Divide Bit: 0 */</td></tr>
<tr class="separator:a1d49280e57b75ea4916fb731a751dd10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b1615f728d33617f129efde7fafe72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a87b1615f728d33617f129efde7fafe72">RT1PSHOLD</a>&#160;&#160;&#160;(0x0100u)     /* RTC Prescale Timer 1 Hold */</td></tr>
<tr class="separator:a87b1615f728d33617f129efde7fafe72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3157982f465304ead10028351803a229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3157982f465304ead10028351803a229">RT1IP2</a>&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</td></tr>
<tr class="separator:a3157982f465304ead10028351803a229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33268db844853c351d507192bce69115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a33268db844853c351d507192bce69115">RT1IP1</a>&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</td></tr>
<tr class="separator:a33268db844853c351d507192bce69115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2ce5078897e9e5742f6fb1d97e68d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab2ce5078897e9e5742f6fb1d97e68d0f">RT1IP0</a>&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</td></tr>
<tr class="separator:ab2ce5078897e9e5742f6fb1d97e68d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6298dd14e6cc5368f6717a8832649e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6298dd14e6cc5368f6717a8832649e0a">RT1PSIE</a>&#160;&#160;&#160;(0x0002u)     /* RTC Prescale Timer 1 Interrupt Enable Flag */</td></tr>
<tr class="separator:a6298dd14e6cc5368f6717a8832649e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0f50da5338a47ca2c58f09f6a2ec2c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab0f50da5338a47ca2c58f09f6a2ec2c8">RT1PSIFG</a>&#160;&#160;&#160;(0x0001u)     /* RTC Prescale Timer 1 Interrupt Flag */</td></tr>
<tr class="separator:ab0f50da5338a47ca2c58f09f6a2ec2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf5b1fa50ac81d910c042fb993d9f89e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaf5b1fa50ac81d910c042fb993d9f89e">RT1IP2_L</a>&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</td></tr>
<tr class="separator:aaf5b1fa50ac81d910c042fb993d9f89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adde344bfc9ab9cee71bd7c3c1166f738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adde344bfc9ab9cee71bd7c3c1166f738">RT1IP1_L</a>&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</td></tr>
<tr class="separator:adde344bfc9ab9cee71bd7c3c1166f738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae72b296ea33e6a93cc3c92ba9966c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae72b296ea33e6a93cc3c92ba9966c1b">RT1IP0_L</a>&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</td></tr>
<tr class="separator:aae72b296ea33e6a93cc3c92ba9966c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc5d9e7719ed3f3f92133c8278b6a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0bc5d9e7719ed3f3f92133c8278b6a80">RT1PSIE_L</a>&#160;&#160;&#160;(0x0002u)     /* RTC Prescale Timer 1 Interrupt Enable Flag */</td></tr>
<tr class="separator:a0bc5d9e7719ed3f3f92133c8278b6a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57fb6f392fedbd36f2e5f231beea06a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a57fb6f392fedbd36f2e5f231beea06a1">RT1PSIFG_L</a>&#160;&#160;&#160;(0x0001u)     /* RTC Prescale Timer 1 Interrupt Flag */</td></tr>
<tr class="separator:a57fb6f392fedbd36f2e5f231beea06a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a841f875542f94484c4eef0b3e1d70c6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a841f875542f94484c4eef0b3e1d70c6d">RT1SSEL1_H</a>&#160;&#160;&#160;(0x0080u)     /* RTC Prescale Timer 1 Source Select Bit 1 */</td></tr>
<tr class="separator:a841f875542f94484c4eef0b3e1d70c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f69dbed08b77fbe767d339b044c0e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f69dbed08b77fbe767d339b044c0e25">RT1SSEL0_H</a>&#160;&#160;&#160;(0x0040u)     /* RTC Prescale Timer 1 Source Select Bit 0 */</td></tr>
<tr class="separator:a2f69dbed08b77fbe767d339b044c0e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdfa1cca238dc01420cd59d0f7b4f496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abdfa1cca238dc01420cd59d0f7b4f496">RT1PSDIV2_H</a>&#160;&#160;&#160;(0x0020u)     /* RTC Prescale Timer 1 Clock Divide Bit: 2 */</td></tr>
<tr class="separator:abdfa1cca238dc01420cd59d0f7b4f496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4699a9fc246a2292fb5a79503b9b5c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4699a9fc246a2292fb5a79503b9b5c12">RT1PSDIV1_H</a>&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 1 Clock Divide Bit: 1 */</td></tr>
<tr class="separator:a4699a9fc246a2292fb5a79503b9b5c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad617668f653ff231e5d16ae31c2b1dcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad617668f653ff231e5d16ae31c2b1dcd">RT1PSDIV0_H</a>&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 1 Clock Divide Bit: 0 */</td></tr>
<tr class="separator:ad617668f653ff231e5d16ae31c2b1dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a890a26994f662abf4bd82c686fca4c55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a890a26994f662abf4bd82c686fca4c55">RT1PSHOLD_H</a>&#160;&#160;&#160;(0x0001u)     /* RTC Prescale Timer 1 Hold */</td></tr>
<tr class="separator:a890a26994f662abf4bd82c686fca4c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2365b5e8b31825bc8b24206d84f5d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab2365b5e8b31825bc8b24206d84f5d7b">RT1IP_0</a>&#160;&#160;&#160;(0x0000u)     /* RTC Prescale Timer 1 Interrupt Interval /2 */</td></tr>
<tr class="separator:ab2365b5e8b31825bc8b24206d84f5d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d79f36d40336d8889d8f1d2e723477b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6d79f36d40336d8889d8f1d2e723477b">RT1IP_1</a>&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 1 Interrupt Interval /4 */</td></tr>
<tr class="separator:a6d79f36d40336d8889d8f1d2e723477b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed68aa96a094d209cc824f30c3f9298e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aed68aa96a094d209cc824f30c3f9298e">RT1IP_2</a>&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 1 Interrupt Interval /8 */</td></tr>
<tr class="separator:aed68aa96a094d209cc824f30c3f9298e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ea58c1f8d7f56f163aaca4cfa9b8c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab5ea58c1f8d7f56f163aaca4cfa9b8c3">RT1IP_3</a>&#160;&#160;&#160;(0x000Cu)     /* RTC Prescale Timer 1 Interrupt Interval /16 */</td></tr>
<tr class="separator:ab5ea58c1f8d7f56f163aaca4cfa9b8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81a79b9f3e8e73fc1df5951a48210ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81a79b9f3e8e73fc1df5951a48210ee1">RT1IP_4</a>&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 1 Interrupt Interval /32 */</td></tr>
<tr class="separator:a81a79b9f3e8e73fc1df5951a48210ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98475ccefdef43152a0eab0aad5b514c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a98475ccefdef43152a0eab0aad5b514c">RT1IP_5</a>&#160;&#160;&#160;(0x0014u)     /* RTC Prescale Timer 1 Interrupt Interval /64 */</td></tr>
<tr class="separator:a98475ccefdef43152a0eab0aad5b514c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfc775ba97b610b642629f7fc112c10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adfc775ba97b610b642629f7fc112c10d">RT1IP_6</a>&#160;&#160;&#160;(0x0018u)     /* RTC Prescale Timer 1 Interrupt Interval /128 */</td></tr>
<tr class="separator:adfc775ba97b610b642629f7fc112c10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dd97b54dd1fd4234fd3ad499521c76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4dd97b54dd1fd4234fd3ad499521c76c">RT1IP_7</a>&#160;&#160;&#160;(0x001Cu)     /* RTC Prescale Timer 1 Interrupt Interval /256 */</td></tr>
<tr class="separator:a4dd97b54dd1fd4234fd3ad499521c76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab847e5a176d751fe968e547f344a78f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab847e5a176d751fe968e547f344a78f9">RT1PSDIV_0</a>&#160;&#160;&#160;(0x0000u)     /* RTC Prescale Timer 1 Clock Divide /2 */</td></tr>
<tr class="separator:ab847e5a176d751fe968e547f344a78f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9546480f4400a3701a4015f1b6aa1298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9546480f4400a3701a4015f1b6aa1298">RT1PSDIV_1</a>&#160;&#160;&#160;(0x0800u)     /* RTC Prescale Timer 1 Clock Divide /4 */</td></tr>
<tr class="separator:a9546480f4400a3701a4015f1b6aa1298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae530c4e7dd2929b51e19e13a9dffc68c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae530c4e7dd2929b51e19e13a9dffc68c">RT1PSDIV_2</a>&#160;&#160;&#160;(0x1000u)     /* RTC Prescale Timer 1 Clock Divide /8 */</td></tr>
<tr class="separator:ae530c4e7dd2929b51e19e13a9dffc68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a229ddc1b2dbd80fb232c9085b086028d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a229ddc1b2dbd80fb232c9085b086028d">RT1PSDIV_3</a>&#160;&#160;&#160;(0x1800u)     /* RTC Prescale Timer 1 Clock Divide /16 */</td></tr>
<tr class="separator:a229ddc1b2dbd80fb232c9085b086028d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb90dc960bde2ee28313779c2d4b666c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeb90dc960bde2ee28313779c2d4b666c">RT1PSDIV_4</a>&#160;&#160;&#160;(0x2000u)     /* RTC Prescale Timer 1 Clock Divide /32 */</td></tr>
<tr class="separator:aeb90dc960bde2ee28313779c2d4b666c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2a366c0009b294187c94adf55877f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af2a366c0009b294187c94adf55877f4b">RT1PSDIV_5</a>&#160;&#160;&#160;(0x2800u)     /* RTC Prescale Timer 1 Clock Divide /64 */</td></tr>
<tr class="separator:af2a366c0009b294187c94adf55877f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4943894997a12483985da865e39a3aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4943894997a12483985da865e39a3aef">RT1PSDIV_6</a>&#160;&#160;&#160;(0x3000u)     /* RTC Prescale Timer 1 Clock Divide /128 */</td></tr>
<tr class="separator:a4943894997a12483985da865e39a3aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1295941d1ad07b51681263b2cd7b83d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1295941d1ad07b51681263b2cd7b83d5">RT1PSDIV_7</a>&#160;&#160;&#160;(0x3800u)     /* RTC Prescale Timer 1 Clock Divide /256 */</td></tr>
<tr class="separator:a1295941d1ad07b51681263b2cd7b83d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ba0dd9a63ff9af83942d06d642544d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9ba0dd9a63ff9af83942d06d642544d3">RT1SSEL_0</a>&#160;&#160;&#160;(0x0000u)     /* RTC Prescale Timer Source Select ACLK */</td></tr>
<tr class="separator:a9ba0dd9a63ff9af83942d06d642544d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af02a5899ded91699c2c7ef14c7d074af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af02a5899ded91699c2c7ef14c7d074af">RT1SSEL_1</a>&#160;&#160;&#160;(0x4000u)     /* RTC Prescale Timer Source Select SMCLK */</td></tr>
<tr class="separator:af02a5899ded91699c2c7ef14c7d074af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada3f15495b15e530962ec83c37cb036e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada3f15495b15e530962ec83c37cb036e">RT1SSEL_2</a>&#160;&#160;&#160;(0x8000u)     /* RTC Prescale Timer Source Select RT0PS */</td></tr>
<tr class="separator:ada3f15495b15e530962ec83c37cb036e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a7112ff7943fbcaa632c6353fab300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a24a7112ff7943fbcaa632c6353fab300">RT1SSEL_3</a>&#160;&#160;&#160;(0xC000u)     /* RTC Prescale Timer Source Select RT0PS */</td></tr>
<tr class="separator:a24a7112ff7943fbcaa632c6353fab300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d13d48cd82bde3ffdec106ac3b6856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22d13d48cd82bde3ffdec106ac3b6856">RTCIV_NONE</a>&#160;&#160;&#160;(0x0000u)     /* No Interrupt pending */</td></tr>
<tr class="separator:a22d13d48cd82bde3ffdec106ac3b6856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5734d7c4fc2f5654e0ec37cc29f3f227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5734d7c4fc2f5654e0ec37cc29f3f227">RTCIV_RTCRDYIFG</a>&#160;&#160;&#160;(0x0002u)     /* RTC ready: RTCRDYIFG */</td></tr>
<tr class="separator:a5734d7c4fc2f5654e0ec37cc29f3f227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a97ba9e19816cb8644cd3381d0a4020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a97ba9e19816cb8644cd3381d0a4020">RTCIV_RTCTEVIFG</a>&#160;&#160;&#160;(0x0004u)     /* RTC interval timer: RTCTEVIFG */</td></tr>
<tr class="separator:a1a97ba9e19816cb8644cd3381d0a4020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71e95875f5aaf4f6e9930366ce5b35a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71e95875f5aaf4f6e9930366ce5b35a8">RTCIV_RTCAIFG</a>&#160;&#160;&#160;(0x0006u)     /* RTC user alarm: RTCAIFG */</td></tr>
<tr class="separator:a71e95875f5aaf4f6e9930366ce5b35a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad2fa6290cbfd32551d75478b9fe17b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad2fa6290cbfd32551d75478b9fe17b4">RTCIV_RT0PSIFG</a>&#160;&#160;&#160;(0x0008u)     /* RTC prescaler 0: RT0PSIFG */</td></tr>
<tr class="separator:aad2fa6290cbfd32551d75478b9fe17b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f6274959c834437bc6d044213af0525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8f6274959c834437bc6d044213af0525">RTCIV_RT1PSIFG</a>&#160;&#160;&#160;(0x000Au)     /* RTC prescaler 1: RT1PSIFG */</td></tr>
<tr class="separator:a8f6274959c834437bc6d044213af0525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9736cf9a8625de2b2b4d432df7ea60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d9736cf9a8625de2b2b4d432df7ea60">RTC_NONE</a>&#160;&#160;&#160;(0x0000u)     /* No Interrupt pending */</td></tr>
<tr class="separator:a2d9736cf9a8625de2b2b4d432df7ea60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addcb9d30a1feceec836f1b4def919e62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#addcb9d30a1feceec836f1b4def919e62">RTC_RTCRDYIFG</a>&#160;&#160;&#160;(0x0002u)     /* RTC ready: RTCRDYIFG */</td></tr>
<tr class="separator:addcb9d30a1feceec836f1b4def919e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59244f3880918d55bb07a75546a6a501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a59244f3880918d55bb07a75546a6a501">RTC_RTCTEVIFG</a>&#160;&#160;&#160;(0x0004u)     /* RTC interval timer: RTCTEVIFG */</td></tr>
<tr class="separator:a59244f3880918d55bb07a75546a6a501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae074045be5962e4f297ff365fc6536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeae074045be5962e4f297ff365fc6536">RTC_RTCAIFG</a>&#160;&#160;&#160;(0x0006u)     /* RTC user alarm: RTCAIFG */</td></tr>
<tr class="separator:aeae074045be5962e4f297ff365fc6536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa43fdc0a3415202cacce24eff1834c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa43fdc0a3415202cacce24eff1834c01">RTC_RT0PSIFG</a>&#160;&#160;&#160;(0x0008u)     /* RTC prescaler 0: RT0PSIFG */</td></tr>
<tr class="separator:aa43fdc0a3415202cacce24eff1834c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7399d4125d679ac49be87ebd57948247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7399d4125d679ac49be87ebd57948247">RTC_RT1PSIFG</a>&#160;&#160;&#160;(0x000Au)     /* RTC prescaler 1: RT1PSIFG */</td></tr>
<tr class="separator:a7399d4125d679ac49be87ebd57948247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ddce15bf65329a143d6d6e46fa08f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ddce15bf65329a143d6d6e46fa08f8b">OFS_RTCCTL01</a>&#160;&#160;&#160;(0x0000u)  /* Real Timer Control 0/1 */</td></tr>
<tr class="separator:a3ddce15bf65329a143d6d6e46fa08f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4786d033077a692344a2b10f3dd9624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa4786d033077a692344a2b10f3dd9624">OFS_RTCCTL01_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ddce15bf65329a143d6d6e46fa08f8b">OFS_RTCCTL01</a></td></tr>
<tr class="separator:aa4786d033077a692344a2b10f3dd9624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ce6522ab27003178e474ac28a0ac856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7ce6522ab27003178e474ac28a0ac856">OFS_RTCCTL01_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ddce15bf65329a143d6d6e46fa08f8b">OFS_RTCCTL01</a>+1</td></tr>
<tr class="separator:a7ce6522ab27003178e474ac28a0ac856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a851478fbc80bbfc51eb044544a05c7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a851478fbc80bbfc51eb044544a05c7dd">OFS_RTCCTL23</a>&#160;&#160;&#160;(0x0002u)  /* Real Timer Control 2/3 */</td></tr>
<tr class="separator:a851478fbc80bbfc51eb044544a05c7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4237cfd9e849b25da24a670736f78b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa4237cfd9e849b25da24a670736f78b0">OFS_RTCCTL23_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a851478fbc80bbfc51eb044544a05c7dd">OFS_RTCCTL23</a></td></tr>
<tr class="separator:aa4237cfd9e849b25da24a670736f78b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad69f773842fb2824af94f6d14a56af62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad69f773842fb2824af94f6d14a56af62">OFS_RTCCTL23_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a851478fbc80bbfc51eb044544a05c7dd">OFS_RTCCTL23</a>+1</td></tr>
<tr class="separator:ad69f773842fb2824af94f6d14a56af62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d6345a60a513cfecf151d96f045351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18d6345a60a513cfecf151d96f045351">OFS_RTCPS0CTL</a>&#160;&#160;&#160;(0x0008u)  /* Real Timer Prescale Timer 0 Control */</td></tr>
<tr class="separator:a18d6345a60a513cfecf151d96f045351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4765ee2f28111917d327caaddc36202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa4765ee2f28111917d327caaddc36202">OFS_RTCPS0CTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18d6345a60a513cfecf151d96f045351">OFS_RTCPS0CTL</a></td></tr>
<tr class="separator:aa4765ee2f28111917d327caaddc36202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6035928cf3509f8cb3364fab59513b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e6035928cf3509f8cb3364fab59513b">OFS_RTCPS0CTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18d6345a60a513cfecf151d96f045351">OFS_RTCPS0CTL</a>+1</td></tr>
<tr class="separator:a1e6035928cf3509f8cb3364fab59513b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd682b2251a50b1115d72493d16c4f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd682b2251a50b1115d72493d16c4f95">OFS_RTCPS1CTL</a>&#160;&#160;&#160;(0x000Au)  /* Real Timer Prescale Timer 1 Control */</td></tr>
<tr class="separator:afd682b2251a50b1115d72493d16c4f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee37b40816c3fed48e004a88599f11fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee37b40816c3fed48e004a88599f11fc">OFS_RTCPS1CTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd682b2251a50b1115d72493d16c4f95">OFS_RTCPS1CTL</a></td></tr>
<tr class="separator:aee37b40816c3fed48e004a88599f11fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b0a0f3de8435dc62974f318a8f5a8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7b0a0f3de8435dc62974f318a8f5a8bb">OFS_RTCPS1CTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd682b2251a50b1115d72493d16c4f95">OFS_RTCPS1CTL</a>+1</td></tr>
<tr class="separator:a7b0a0f3de8435dc62974f318a8f5a8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa74cd53b1cf46cc1ce6a64e5de0892e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa74cd53b1cf46cc1ce6a64e5de0892e">OFS_RTCPS</a>&#160;&#160;&#160;(0x000Cu)  /* Real Timer Prescale Timer Control */</td></tr>
<tr class="separator:aaa74cd53b1cf46cc1ce6a64e5de0892e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383e8970eb543c22271883e1fdc062a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a383e8970eb543c22271883e1fdc062a1">OFS_RTCPS_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa74cd53b1cf46cc1ce6a64e5de0892e">OFS_RTCPS</a></td></tr>
<tr class="separator:a383e8970eb543c22271883e1fdc062a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae76ecee745619ea2aab69c3986feefaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae76ecee745619ea2aab69c3986feefaa">OFS_RTCPS_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa74cd53b1cf46cc1ce6a64e5de0892e">OFS_RTCPS</a>+1</td></tr>
<tr class="separator:ae76ecee745619ea2aab69c3986feefaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac03f2d0e839b1f9d382a65a07aed49f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac03f2d0e839b1f9d382a65a07aed49f8">OFS_RTCIV</a>&#160;&#160;&#160;(0x000Eu)  /* Real Time Clock Interrupt Vector */</td></tr>
<tr class="separator:ac03f2d0e839b1f9d382a65a07aed49f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b8aed962f0912d4485db3ff7c4265a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b8aed962f0912d4485db3ff7c4265a1">OFS_RTCTIM0</a>&#160;&#160;&#160;(0x0010u)  /* Real Time Clock Time 0 */</td></tr>
<tr class="separator:a5b8aed962f0912d4485db3ff7c4265a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4f47fdd57208ede177faeca72279077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4f47fdd57208ede177faeca72279077">OFS_RTCTIM0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b8aed962f0912d4485db3ff7c4265a1">OFS_RTCTIM0</a></td></tr>
<tr class="separator:ab4f47fdd57208ede177faeca72279077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a477ee46c2074515e0eb3d251f47d0627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a477ee46c2074515e0eb3d251f47d0627">OFS_RTCTIM0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b8aed962f0912d4485db3ff7c4265a1">OFS_RTCTIM0</a>+1</td></tr>
<tr class="separator:a477ee46c2074515e0eb3d251f47d0627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6aaf699d62c041b7a7faa9fafe8c6d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6aaf699d62c041b7a7faa9fafe8c6d0">OFS_RTCTIM1</a>&#160;&#160;&#160;(0x0012u)  /* Real Time Clock Time 1 */</td></tr>
<tr class="separator:ac6aaf699d62c041b7a7faa9fafe8c6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aece3cbb57773ce79fa9f8c10de4d9803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aece3cbb57773ce79fa9f8c10de4d9803">OFS_RTCTIM1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6aaf699d62c041b7a7faa9fafe8c6d0">OFS_RTCTIM1</a></td></tr>
<tr class="separator:aece3cbb57773ce79fa9f8c10de4d9803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bd09d2be0f2b68a14ec9bf39112f173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8bd09d2be0f2b68a14ec9bf39112f173">OFS_RTCTIM1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6aaf699d62c041b7a7faa9fafe8c6d0">OFS_RTCTIM1</a>+1</td></tr>
<tr class="separator:a8bd09d2be0f2b68a14ec9bf39112f173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5961d9110dde2bfec1210fe0a3052bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5961d9110dde2bfec1210fe0a3052bc4">OFS_RTCDATE</a>&#160;&#160;&#160;(0x0014u)  /* Real Time Clock Date */</td></tr>
<tr class="separator:a5961d9110dde2bfec1210fe0a3052bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec7563a910a78ad7161ffc5da958976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adec7563a910a78ad7161ffc5da958976">OFS_RTCDATE_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5961d9110dde2bfec1210fe0a3052bc4">OFS_RTCDATE</a></td></tr>
<tr class="separator:adec7563a910a78ad7161ffc5da958976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f804f3c487092c219285a9339326d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5f804f3c487092c219285a9339326d94">OFS_RTCDATE_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5961d9110dde2bfec1210fe0a3052bc4">OFS_RTCDATE</a>+1</td></tr>
<tr class="separator:a5f804f3c487092c219285a9339326d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6040c837cc41cce374323c32c70f7c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6040c837cc41cce374323c32c70f7c1e">OFS_RTCYEAR</a>&#160;&#160;&#160;(0x0016u)  /* Real Time Clock Year */</td></tr>
<tr class="separator:a6040c837cc41cce374323c32c70f7c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac4438707d387df085358fbbb161bb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2ac4438707d387df085358fbbb161bb8">OFS_RTCYEAR_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6040c837cc41cce374323c32c70f7c1e">OFS_RTCYEAR</a></td></tr>
<tr class="separator:a2ac4438707d387df085358fbbb161bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9a8f9e45a26997d8f1d4c034ced3dc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af9a8f9e45a26997d8f1d4c034ced3dc0">OFS_RTCYEAR_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6040c837cc41cce374323c32c70f7c1e">OFS_RTCYEAR</a>+1</td></tr>
<tr class="separator:af9a8f9e45a26997d8f1d4c034ced3dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eeb6a19048760528cb4fe46f887c658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4eeb6a19048760528cb4fe46f887c658">OFS_RTCAMINHR</a>&#160;&#160;&#160;(0x0018u)  /* Real Time Clock Alarm Min/Hour */</td></tr>
<tr class="separator:a4eeb6a19048760528cb4fe46f887c658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64136618e951f68e2dfe2b2e03761dfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a64136618e951f68e2dfe2b2e03761dfd">OFS_RTCAMINHR_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4eeb6a19048760528cb4fe46f887c658">OFS_RTCAMINHR</a></td></tr>
<tr class="separator:a64136618e951f68e2dfe2b2e03761dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68db334c95627593f1140933aaa85c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac68db334c95627593f1140933aaa85c7">OFS_RTCAMINHR_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4eeb6a19048760528cb4fe46f887c658">OFS_RTCAMINHR</a>+1</td></tr>
<tr class="separator:ac68db334c95627593f1140933aaa85c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae53f74cdde62c7f30167a688b55d3428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae53f74cdde62c7f30167a688b55d3428">OFS_RTCADOWDAY</a>&#160;&#160;&#160;(0x001Au)  /* Real Time Clock Alarm day of week/day */</td></tr>
<tr class="separator:ae53f74cdde62c7f30167a688b55d3428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ba2c91544533110f58db6c8d5f9414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a84ba2c91544533110f58db6c8d5f9414">OFS_RTCADOWDAY_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae53f74cdde62c7f30167a688b55d3428">OFS_RTCADOWDAY</a></td></tr>
<tr class="separator:a84ba2c91544533110f58db6c8d5f9414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a891517dd85f61e448ee3566f1b7a4b92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a891517dd85f61e448ee3566f1b7a4b92">OFS_RTCADOWDAY_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae53f74cdde62c7f30167a688b55d3428">OFS_RTCADOWDAY</a>+1</td></tr>
<tr class="separator:a891517dd85f61e448ee3566f1b7a4b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e4f5f3aec622a6fe251ebe9dc88ba81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9e4f5f3aec622a6fe251ebe9dc88ba81">OFS_BIN2BCD</a>&#160;&#160;&#160;(0x001Cu)  /* Real Time Binary-to-BCD conversion register */</td></tr>
<tr class="separator:a9e4f5f3aec622a6fe251ebe9dc88ba81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51f8edfd711cb194fa958b245b63079d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a51f8edfd711cb194fa958b245b63079d">OFS_BCD2BIN</a>&#160;&#160;&#160;(0x001Eu)  /* Real Time BCD-to-binary conversion register */</td></tr>
<tr class="separator:a51f8edfd711cb194fa958b245b63079d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c550de2fee3ffa349ea3deaafe01ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3c550de2fee3ffa349ea3deaafe01ca">OFS_RTCSEC</a>&#160;&#160;&#160;(0x0010u)</td></tr>
<tr class="separator:ab3c550de2fee3ffa349ea3deaafe01ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a052fcd57d54f09775a9086412a2ccb8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a052fcd57d54f09775a9086412a2ccb8b">OFS_RTCMIN</a>&#160;&#160;&#160;(0x0011u)</td></tr>
<tr class="separator:a052fcd57d54f09775a9086412a2ccb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac527536fc22248c8bb87a60ad3d2c671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac527536fc22248c8bb87a60ad3d2c671">OFS_RTCHOUR</a>&#160;&#160;&#160;(0x0012u)</td></tr>
<tr class="separator:ac527536fc22248c8bb87a60ad3d2c671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aff83db53b86c8ac90e430ffa79d417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9aff83db53b86c8ac90e430ffa79d417">OFS_RTCDOW</a>&#160;&#160;&#160;(0x0013u)</td></tr>
<tr class="separator:a9aff83db53b86c8ac90e430ffa79d417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a051ad170c9e1b994292872799022ee4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a051ad170c9e1b994292872799022ee4f">OFS_RTCDAY</a>&#160;&#160;&#160;(0x0014u)</td></tr>
<tr class="separator:a051ad170c9e1b994292872799022ee4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c17a79fbfe19d093c5b57c65f2cf584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3c17a79fbfe19d093c5b57c65f2cf584">OFS_RTCMON</a>&#160;&#160;&#160;(0x0015u)</td></tr>
<tr class="separator:a3c17a79fbfe19d093c5b57c65f2cf584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b9114d35587582f468d384ef0fe79ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4b9114d35587582f468d384ef0fe79ff">OFS_RTCAMIN</a>&#160;&#160;&#160;(0x0018u)</td></tr>
<tr class="separator:a4b9114d35587582f468d384ef0fe79ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad37d3c32dc537db121dbcab15260bcf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad37d3c32dc537db121dbcab15260bcf6">OFS_RTCAHOUR</a>&#160;&#160;&#160;(0x0019u)</td></tr>
<tr class="separator:ad37d3c32dc537db121dbcab15260bcf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a471fe81287745db0065b8d37fb2a16a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a471fe81287745db0065b8d37fb2a16a2">OFS_RTCADOW</a>&#160;&#160;&#160;(0x001Au)</td></tr>
<tr class="separator:a471fe81287745db0065b8d37fb2a16a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae606951f63e5db095fb49c5d2b1803ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae606951f63e5db095fb49c5d2b1803ed">OFS_RTCADAY</a>&#160;&#160;&#160;(0x001Bu)</td></tr>
<tr class="separator:ae606951f63e5db095fb49c5d2b1803ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b161c75a30b4cea5241b85be0e53ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b161c75a30b4cea5241b85be0e53ae9">RTCCTL0</a>&#160;&#160;&#160;RTCCTL01_L  /* Real Time Clock Control 0 */</td></tr>
<tr class="separator:a3b161c75a30b4cea5241b85be0e53ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fb57ef4ce1664374ac01b0ade542b19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7fb57ef4ce1664374ac01b0ade542b19">RTCCTL1</a>&#160;&#160;&#160;RTCCTL01_H  /* Real Time Clock Control 1 */</td></tr>
<tr class="separator:a7fb57ef4ce1664374ac01b0ade542b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40b6154c845f212a7bd8de83c548c30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af40b6154c845f212a7bd8de83c548c30">RTCCTL2</a>&#160;&#160;&#160;RTCCTL23_L  /* Real Time Clock Control 2 */</td></tr>
<tr class="separator:af40b6154c845f212a7bd8de83c548c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82cca142f4871899036057173fafcf79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82cca142f4871899036057173fafcf79">RTCCTL3</a>&#160;&#160;&#160;RTCCTL23_H  /* Real Time Clock Control 3 */</td></tr>
<tr class="separator:a82cca142f4871899036057173fafcf79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904f601e78ef49e1dd7cd94ca377d992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a904f601e78ef49e1dd7cd94ca377d992">RTCNT12</a>&#160;&#160;&#160;RTCTIM0</td></tr>
<tr class="separator:a904f601e78ef49e1dd7cd94ca377d992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a07b2c6928b0ebfabd9005833ca95d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a07b2c6928b0ebfabd9005833ca95d9">RTCNT34</a>&#160;&#160;&#160;RTCTIM1</td></tr>
<tr class="separator:a1a07b2c6928b0ebfabd9005833ca95d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a050d2d08acb5d5b4c0a6c3f11c8b5f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a050d2d08acb5d5b4c0a6c3f11c8b5f86">RTCNT1</a>&#160;&#160;&#160;RTCTIM0_L</td></tr>
<tr class="separator:a050d2d08acb5d5b4c0a6c3f11c8b5f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49466c2c7288053c30c9c12ddb754114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49466c2c7288053c30c9c12ddb754114">RTCNT2</a>&#160;&#160;&#160;RTCTIM0_H</td></tr>
<tr class="separator:a49466c2c7288053c30c9c12ddb754114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f06dd20d54303ed68c48585cdde8adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f06dd20d54303ed68c48585cdde8adb">RTCNT3</a>&#160;&#160;&#160;RTCTIM1_L</td></tr>
<tr class="separator:a6f06dd20d54303ed68c48585cdde8adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4073b990c512b9b2c2c59c9a57cbe39a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4073b990c512b9b2c2c59c9a57cbe39a">RTCNT4</a>&#160;&#160;&#160;RTCTIM1_H</td></tr>
<tr class="separator:a4073b990c512b9b2c2c59c9a57cbe39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6bf21b5a694fa6902ff474b15092254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6bf21b5a694fa6902ff474b15092254">RTCSEC</a>&#160;&#160;&#160;RTCTIM0_L</td></tr>
<tr class="separator:af6bf21b5a694fa6902ff474b15092254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0150d9e65ef842a5636b60239fbc936c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0150d9e65ef842a5636b60239fbc936c">RTCMIN</a>&#160;&#160;&#160;RTCTIM0_H</td></tr>
<tr class="separator:a0150d9e65ef842a5636b60239fbc936c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bada5c628434fc86acaf3e6bee945aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9bada5c628434fc86acaf3e6bee945aa">RTCHOUR</a>&#160;&#160;&#160;RTCTIM1_L</td></tr>
<tr class="separator:a9bada5c628434fc86acaf3e6bee945aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88bb9d5598b88ec9306fddbf48b72692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a88bb9d5598b88ec9306fddbf48b72692">RTCDOW</a>&#160;&#160;&#160;RTCTIM1_H</td></tr>
<tr class="separator:a88bb9d5598b88ec9306fddbf48b72692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fcd74e19a0dbc557fea266e623e2a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0fcd74e19a0dbc557fea266e623e2a6a">RTCDAY</a>&#160;&#160;&#160;RTCDATE_L</td></tr>
<tr class="separator:a0fcd74e19a0dbc557fea266e623e2a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30a9e3e0e70e8b7fe5d6f2b27c445ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a30a9e3e0e70e8b7fe5d6f2b27c445ec8">RTCMON</a>&#160;&#160;&#160;RTCDATE_H</td></tr>
<tr class="separator:a30a9e3e0e70e8b7fe5d6f2b27c445ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3232ec86753b738fc0da37ea870b486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad3232ec86753b738fc0da37ea870b486">RTCYEARL</a>&#160;&#160;&#160;RTCYEAR_L</td></tr>
<tr class="separator:ad3232ec86753b738fc0da37ea870b486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeafc9319915ce334bdb03f182944cc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeeafc9319915ce334bdb03f182944cc2">RTCYEARH</a>&#160;&#160;&#160;RTCYEAR_H</td></tr>
<tr class="separator:aeeafc9319915ce334bdb03f182944cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e887956f69029530681b194cee8c263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e887956f69029530681b194cee8c263">RT0PS</a>&#160;&#160;&#160;RTCPS_L</td></tr>
<tr class="separator:a6e887956f69029530681b194cee8c263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0142c5639a800931fcc7b326a494ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af0142c5639a800931fcc7b326a494ccf">RT1PS</a>&#160;&#160;&#160;RTCPS_H</td></tr>
<tr class="separator:af0142c5639a800931fcc7b326a494ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2179d9442fc323b80f580156a261f51a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2179d9442fc323b80f580156a261f51a">RTCAMIN</a>&#160;&#160;&#160;RTCAMINHR_L  /* Real Time Clock Alarm Min */</td></tr>
<tr class="separator:a2179d9442fc323b80f580156a261f51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f994670fa3f5a4798ce9e901ed5fd72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f994670fa3f5a4798ce9e901ed5fd72">RTCAHOUR</a>&#160;&#160;&#160;RTCAMINHR_H  /* Real Time Clock Alarm Hour */</td></tr>
<tr class="separator:a3f994670fa3f5a4798ce9e901ed5fd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a964dbe6596422ae78777e7e769c494fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a964dbe6596422ae78777e7e769c494fb">RTCADOW</a>&#160;&#160;&#160;RTCADOWDAY_L /* Real Time Clock Alarm day of week */</td></tr>
<tr class="separator:a964dbe6596422ae78777e7e769c494fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46047a7c32a80557bcd9146157dc8817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a46047a7c32a80557bcd9146157dc8817">RTCADAY</a>&#160;&#160;&#160;RTCADOWDAY_H /* Real Time Clock Alarm day */</td></tr>
<tr class="separator:a46047a7c32a80557bcd9146157dc8817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2030a9fe75e4765abcbb0dbdd804b556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2030a9fe75e4765abcbb0dbdd804b556">RTCBCD</a>&#160;&#160;&#160;(0x8000u)     /* RTC BCD  0:Binary / 1:BCD */</td></tr>
<tr class="separator:a2030a9fe75e4765abcbb0dbdd804b556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb02d92660cdbd16e0808f8d14faefeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abb02d92660cdbd16e0808f8d14faefeb">RTCHOLD</a>&#160;&#160;&#160;(0x4000u)     /* RTC Hold */</td></tr>
<tr class="separator:abb02d92660cdbd16e0808f8d14faefeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fe04b27e6c34e304cb01369fc23b60a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4fe04b27e6c34e304cb01369fc23b60a">RTCRDY</a>&#160;&#160;&#160;(0x1000u)     /* RTC Ready */</td></tr>
<tr class="separator:a4fe04b27e6c34e304cb01369fc23b60a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe8bfc578c7f1beedc1888791c7f3482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afe8bfc578c7f1beedc1888791c7f3482">RTCTEV1</a>&#160;&#160;&#160;(0x0200u)     /* RTC Time Event 1 */</td></tr>
<tr class="separator:afe8bfc578c7f1beedc1888791c7f3482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aebd96ae27dd3e8310dc79eac4fcec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3aebd96ae27dd3e8310dc79eac4fcec8">RTCTEV0</a>&#160;&#160;&#160;(0x0100u)     /* RTC Time Event 0 */</td></tr>
<tr class="separator:a3aebd96ae27dd3e8310dc79eac4fcec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa7920abcb56e58b0bc25aacf82b451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3aa7920abcb56e58b0bc25aacf82b451">RTCOFIE</a>&#160;&#160;&#160;(0x0080u)     /* RTC 32kHz cyrstal oscillator fault interrupt enable */</td></tr>
<tr class="separator:a3aa7920abcb56e58b0bc25aacf82b451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3f6f251c8b4a00ce4f758791b85600b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3f6f251c8b4a00ce4f758791b85600b">RTCTEVIE</a>&#160;&#160;&#160;(0x0040u)     /* RTC Time Event Interrupt Enable Flag */</td></tr>
<tr class="separator:ac3f6f251c8b4a00ce4f758791b85600b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f00f14a4103fd3910fa8cc6527766df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f00f14a4103fd3910fa8cc6527766df">RTCAIE</a>&#160;&#160;&#160;(0x0020u)     /* RTC Alarm Interrupt Enable Flag */</td></tr>
<tr class="separator:a3f00f14a4103fd3910fa8cc6527766df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b4a560a78ad909cbea5598cb6126313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2b4a560a78ad909cbea5598cb6126313">RTCRDYIE</a>&#160;&#160;&#160;(0x0010u)     /* RTC Ready Interrupt Enable Flag */</td></tr>
<tr class="separator:a2b4a560a78ad909cbea5598cb6126313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cce00d1de0803de8c314f6cd6bed01b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5cce00d1de0803de8c314f6cd6bed01b">RTCOFIFG</a>&#160;&#160;&#160;(0x0008u)     /* RTC 32kHz cyrstal oscillator fault interrupt flag */</td></tr>
<tr class="separator:a5cce00d1de0803de8c314f6cd6bed01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cbd04cd883cab2804ce24fb9fc41ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0cbd04cd883cab2804ce24fb9fc41ab5">RTCTEVIFG</a>&#160;&#160;&#160;(0x0004u)     /* RTC Time Event Interrupt Flag */</td></tr>
<tr class="separator:a0cbd04cd883cab2804ce24fb9fc41ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad186139939be7841a27151671f9bf4e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad186139939be7841a27151671f9bf4e5">RTCAIFG</a>&#160;&#160;&#160;(0x0002u)     /* RTC Alarm Interrupt Flag */</td></tr>
<tr class="separator:ad186139939be7841a27151671f9bf4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7620975046d940e2b1b581dd68c19f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7620975046d940e2b1b581dd68c19f4b">RTCRDYIFG</a>&#160;&#160;&#160;(0x0001u)     /* RTC Ready Interrupt Flag */</td></tr>
<tr class="separator:a7620975046d940e2b1b581dd68c19f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d8dff3abe2bce19b8fbac7ea029ed2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3d8dff3abe2bce19b8fbac7ea029ed2a">RTCOFIE_L</a>&#160;&#160;&#160;(0x0080u)     /* RTC 32kHz cyrstal oscillator fault interrupt enable */</td></tr>
<tr class="separator:a3d8dff3abe2bce19b8fbac7ea029ed2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95b460482c4fdb4d3ad4b574cb5514bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a95b460482c4fdb4d3ad4b574cb5514bc">RTCTEVIE_L</a>&#160;&#160;&#160;(0x0040u)     /* RTC Time Event Interrupt Enable Flag */</td></tr>
<tr class="separator:a95b460482c4fdb4d3ad4b574cb5514bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a01d385b118428379b8463c4d2fa34a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4a01d385b118428379b8463c4d2fa34a">RTCAIE_L</a>&#160;&#160;&#160;(0x0020u)     /* RTC Alarm Interrupt Enable Flag */</td></tr>
<tr class="separator:a4a01d385b118428379b8463c4d2fa34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7585ee841a8a6c20da80a1bea93f362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa7585ee841a8a6c20da80a1bea93f362">RTCRDYIE_L</a>&#160;&#160;&#160;(0x0010u)     /* RTC Ready Interrupt Enable Flag */</td></tr>
<tr class="separator:aa7585ee841a8a6c20da80a1bea93f362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1f5dfea7af04ef730636886108b460c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae1f5dfea7af04ef730636886108b460c">RTCOFIFG_L</a>&#160;&#160;&#160;(0x0008u)     /* RTC 32kHz cyrstal oscillator fault interrupt flag */</td></tr>
<tr class="separator:ae1f5dfea7af04ef730636886108b460c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a312784c65afa6eb5e9908c7202c3ab37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a312784c65afa6eb5e9908c7202c3ab37">RTCTEVIFG_L</a>&#160;&#160;&#160;(0x0004u)     /* RTC Time Event Interrupt Flag */</td></tr>
<tr class="separator:a312784c65afa6eb5e9908c7202c3ab37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a716755159216bafbde6b1b1f68a2582a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a716755159216bafbde6b1b1f68a2582a">RTCAIFG_L</a>&#160;&#160;&#160;(0x0002u)     /* RTC Alarm Interrupt Flag */</td></tr>
<tr class="separator:a716755159216bafbde6b1b1f68a2582a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae03c9f11aa6b2330272494f7dbf25b9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae03c9f11aa6b2330272494f7dbf25b9c">RTCRDYIFG_L</a>&#160;&#160;&#160;(0x0001u)     /* RTC Ready Interrupt Flag */</td></tr>
<tr class="separator:ae03c9f11aa6b2330272494f7dbf25b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad5eed82533988992af2bb9a18fa46a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad5eed82533988992af2bb9a18fa46a4">RTCBCD_H</a>&#160;&#160;&#160;(0x0080u)     /* RTC BCD  0:Binary / 1:BCD */</td></tr>
<tr class="separator:aad5eed82533988992af2bb9a18fa46a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c99106a9cf94c825c6ecd480942d980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3c99106a9cf94c825c6ecd480942d980">RTCHOLD_H</a>&#160;&#160;&#160;(0x0040u)     /* RTC Hold */</td></tr>
<tr class="separator:a3c99106a9cf94c825c6ecd480942d980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42427c40d69b940b9e31d63a12697c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a42427c40d69b940b9e31d63a12697c71">RTCRDY_H</a>&#160;&#160;&#160;(0x0010u)     /* RTC Ready */</td></tr>
<tr class="separator:a42427c40d69b940b9e31d63a12697c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ad04f17774da0c47ce92fa566d84f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a01ad04f17774da0c47ce92fa566d84f7">RTCTEV1_H</a>&#160;&#160;&#160;(0x0002u)     /* RTC Time Event 1 */</td></tr>
<tr class="separator:a01ad04f17774da0c47ce92fa566d84f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697d112ed2ef859ccc300bc8ea3a09d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a697d112ed2ef859ccc300bc8ea3a09d6">RTCTEV0_H</a>&#160;&#160;&#160;(0x0001u)     /* RTC Time Event 0 */</td></tr>
<tr class="separator:a697d112ed2ef859ccc300bc8ea3a09d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a155c3f7aca7fde221f766475cd26d4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a155c3f7aca7fde221f766475cd26d4e4">RTCTEV_0</a>&#160;&#160;&#160;(0x0000u)     /* RTC Time Event: 0 (Min. changed) */</td></tr>
<tr class="separator:a155c3f7aca7fde221f766475cd26d4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a1b9c88348f09cdd59890d359f0f115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a1b9c88348f09cdd59890d359f0f115">RTCTEV_1</a>&#160;&#160;&#160;(0x0100u)     /* RTC Time Event: 1 (Hour changed) */</td></tr>
<tr class="separator:a7a1b9c88348f09cdd59890d359f0f115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaaabdf54bc6b21789def8bbfe5fef95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeaaabdf54bc6b21789def8bbfe5fef95">RTCTEV_2</a>&#160;&#160;&#160;(0x0200u)     /* RTC Time Event: 2 (12:00 changed) */</td></tr>
<tr class="separator:aeaaabdf54bc6b21789def8bbfe5fef95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a153d8d015cc2396d7b081d2e0ba3bee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a153d8d015cc2396d7b081d2e0ba3bee4">RTCTEV_3</a>&#160;&#160;&#160;(0x0300u)     /* RTC Time Event: 3 (00:00 changed) */</td></tr>
<tr class="separator:a153d8d015cc2396d7b081d2e0ba3bee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee424c44ba80d854572beb7677966244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee424c44ba80d854572beb7677966244">RTCTEV__MIN</a>&#160;&#160;&#160;(0x0000u)     /* RTC Time Event: 0 (Min. changed) */</td></tr>
<tr class="separator:aee424c44ba80d854572beb7677966244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b1260136198f8e3a529eb40e1c7a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a44b1260136198f8e3a529eb40e1c7a91">RTCTEV__HOUR</a>&#160;&#160;&#160;(0x0100u)     /* RTC Time Event: 1 (Hour changed) */</td></tr>
<tr class="separator:a44b1260136198f8e3a529eb40e1c7a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c34965599ace8aa0608d2ce49ea6086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c34965599ace8aa0608d2ce49ea6086">RTCTEV__0000</a>&#160;&#160;&#160;(0x0200u)     /* RTC Time Event: 2 (00:00 changed) */</td></tr>
<tr class="separator:a5c34965599ace8aa0608d2ce49ea6086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd2a8fee0c47789c6237b24f7740a71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd2a8fee0c47789c6237b24f7740a71e">RTCTEV__1200</a>&#160;&#160;&#160;(0x0300u)     /* RTC Time Event: 3 (12:00 changed) */</td></tr>
<tr class="separator:acd2a8fee0c47789c6237b24f7740a71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31bf0dc99a1d8a5d77311fafc13f2b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a31bf0dc99a1d8a5d77311fafc13f2b56">RTCCALF1</a>&#160;&#160;&#160;(0x0200u)     /* RTC Calibration Frequency Bit 1 */</td></tr>
<tr class="separator:a31bf0dc99a1d8a5d77311fafc13f2b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5ed6b05efe5b92abd77af1f02dcd8c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af5ed6b05efe5b92abd77af1f02dcd8c4">RTCCALF0</a>&#160;&#160;&#160;(0x0100u)     /* RTC Calibration Frequency Bit 0 */</td></tr>
<tr class="separator:af5ed6b05efe5b92abd77af1f02dcd8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a997217f19beea1021bd14e220880e775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a997217f19beea1021bd14e220880e775">RTCCALS</a>&#160;&#160;&#160;(0x0080u)     /* RTC Calibration Sign */</td></tr>
<tr class="separator:a997217f19beea1021bd14e220880e775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea956a13427c2e5a10983d2aa54752d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aea956a13427c2e5a10983d2aa54752d5">RTCCAL5</a>&#160;&#160;&#160;(0x0020u)     /* RTC Calibration Bit 5 */</td></tr>
<tr class="separator:aea956a13427c2e5a10983d2aa54752d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d08b1b702bb8329bf99e1e80486b6fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d08b1b702bb8329bf99e1e80486b6fa">RTCCAL4</a>&#160;&#160;&#160;(0x0010u)     /* RTC Calibration Bit 4 */</td></tr>
<tr class="separator:a2d08b1b702bb8329bf99e1e80486b6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8f1dba548663cf1a29ce25a9e3552cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af8f1dba548663cf1a29ce25a9e3552cc">RTCCAL3</a>&#160;&#160;&#160;(0x0008u)     /* RTC Calibration Bit 3 */</td></tr>
<tr class="separator:af8f1dba548663cf1a29ce25a9e3552cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ebf0c34c94a20be76a88fef46aa663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81ebf0c34c94a20be76a88fef46aa663">RTCCAL2</a>&#160;&#160;&#160;(0x0004u)     /* RTC Calibration Bit 2 */</td></tr>
<tr class="separator:a81ebf0c34c94a20be76a88fef46aa663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c0f886f4cc67e40baabaf09205f7b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9c0f886f4cc67e40baabaf09205f7b53">RTCCAL1</a>&#160;&#160;&#160;(0x0002u)     /* RTC Calibration Bit 1 */</td></tr>
<tr class="separator:a9c0f886f4cc67e40baabaf09205f7b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e800bd0450f06b630baab23539a084f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e800bd0450f06b630baab23539a084f">RTCCAL0</a>&#160;&#160;&#160;(0x0001u)     /* RTC Calibration Bit 0 */</td></tr>
<tr class="separator:a3e800bd0450f06b630baab23539a084f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae865257e69c7f925c85dd3dff4af915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae865257e69c7f925c85dd3dff4af915">RTCCALS_L</a>&#160;&#160;&#160;(0x0080u)     /* RTC Calibration Sign */</td></tr>
<tr class="separator:aae865257e69c7f925c85dd3dff4af915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d199ca61599a7512133aca813c7fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34d199ca61599a7512133aca813c7fb7">RTCCAL5_L</a>&#160;&#160;&#160;(0x0020u)     /* RTC Calibration Bit 5 */</td></tr>
<tr class="separator:a34d199ca61599a7512133aca813c7fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a617290fcd6763a87c1b740741ca3a46d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a617290fcd6763a87c1b740741ca3a46d">RTCCAL4_L</a>&#160;&#160;&#160;(0x0010u)     /* RTC Calibration Bit 4 */</td></tr>
<tr class="separator:a617290fcd6763a87c1b740741ca3a46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97f77f9a0460313eb046b2804ea219f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a97f77f9a0460313eb046b2804ea219f3">RTCCAL3_L</a>&#160;&#160;&#160;(0x0008u)     /* RTC Calibration Bit 3 */</td></tr>
<tr class="separator:a97f77f9a0460313eb046b2804ea219f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b3017c4aaadab68c10174c37e631ebe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2b3017c4aaadab68c10174c37e631ebe">RTCCAL2_L</a>&#160;&#160;&#160;(0x0004u)     /* RTC Calibration Bit 2 */</td></tr>
<tr class="separator:a2b3017c4aaadab68c10174c37e631ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1622a6a7b7ebf4d6d8e449dae6c1b81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac1622a6a7b7ebf4d6d8e449dae6c1b81">RTCCAL1_L</a>&#160;&#160;&#160;(0x0002u)     /* RTC Calibration Bit 1 */</td></tr>
<tr class="separator:ac1622a6a7b7ebf4d6d8e449dae6c1b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95f2f00b1b7a1e3bcd180f7ca6a7f925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a95f2f00b1b7a1e3bcd180f7ca6a7f925">RTCCAL0_L</a>&#160;&#160;&#160;(0x0001u)     /* RTC Calibration Bit 0 */</td></tr>
<tr class="separator:a95f2f00b1b7a1e3bcd180f7ca6a7f925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d5129e69d3a967f75f2c425b4af9386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0d5129e69d3a967f75f2c425b4af9386">RTCCALF1_H</a>&#160;&#160;&#160;(0x0002u)     /* RTC Calibration Frequency Bit 1 */</td></tr>
<tr class="separator:a0d5129e69d3a967f75f2c425b4af9386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29ef5a9738fd75560a271aae1c5d26bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29ef5a9738fd75560a271aae1c5d26bd">RTCCALF0_H</a>&#160;&#160;&#160;(0x0001u)     /* RTC Calibration Frequency Bit 0 */</td></tr>
<tr class="separator:a29ef5a9738fd75560a271aae1c5d26bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed403866d53132f688951dded9492e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abed403866d53132f688951dded9492e4">RTCCALF_0</a>&#160;&#160;&#160;(0x0000u)     /* RTC Calibration Frequency: No Output */</td></tr>
<tr class="separator:abed403866d53132f688951dded9492e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a984ef4044cfd13b50cc3a58a92d03775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a984ef4044cfd13b50cc3a58a92d03775">RTCCALF_1</a>&#160;&#160;&#160;(0x0100u)     /* RTC Calibration Frequency: 512 Hz */</td></tr>
<tr class="separator:a984ef4044cfd13b50cc3a58a92d03775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b61b4352caf5f00b61060e22a5176f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29b61b4352caf5f00b61060e22a5176f">RTCCALF_2</a>&#160;&#160;&#160;(0x0200u)     /* RTC Calibration Frequency: 256 Hz */</td></tr>
<tr class="separator:a29b61b4352caf5f00b61060e22a5176f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69596bd3760b6f25332dd55314b50059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a69596bd3760b6f25332dd55314b50059">RTCCALF_3</a>&#160;&#160;&#160;(0x0300u)     /* RTC Calibration Frequency: 1 Hz */</td></tr>
<tr class="separator:a69596bd3760b6f25332dd55314b50059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d8dd5061c60cf4ec7aaf26f45cf35a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a84d8dd5061c60cf4ec7aaf26f45cf35a">RTCAE</a>&#160;&#160;&#160;(0x80)     /* Real Time Clock Alarm enable */</td></tr>
<tr class="separator:a84d8dd5061c60cf4ec7aaf26f45cf35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8df540a1b771cc337fad101d5e652bcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8df540a1b771cc337fad101d5e652bcc">RT0IP2</a>&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</td></tr>
<tr class="separator:a8df540a1b771cc337fad101d5e652bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80a624384d9c1a27789263cb91aca1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a80a624384d9c1a27789263cb91aca1ce">RT0IP1</a>&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</td></tr>
<tr class="separator:a80a624384d9c1a27789263cb91aca1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f3e3a68929ede6af6c884121f8af180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9f3e3a68929ede6af6c884121f8af180">RT0IP0</a>&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</td></tr>
<tr class="separator:a9f3e3a68929ede6af6c884121f8af180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a739b7de6c7ee2986ceb5c32e2d325dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a739b7de6c7ee2986ceb5c32e2d325dfa">RT0PSIE</a>&#160;&#160;&#160;(0x0002u)     /* RTC Prescale Timer 0 Interrupt Enable Flag */</td></tr>
<tr class="separator:a739b7de6c7ee2986ceb5c32e2d325dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a353de96b0083615a72a29bec48838c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a353de96b0083615a72a29bec48838c5c">RT0PSIFG</a>&#160;&#160;&#160;(0x0001u)     /* RTC Prescale Timer 0 Interrupt Flag */</td></tr>
<tr class="separator:a353de96b0083615a72a29bec48838c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7df5c8acbfd81e7e37f186eab096bca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab7df5c8acbfd81e7e37f186eab096bca">RT0IP2_L</a>&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</td></tr>
<tr class="separator:ab7df5c8acbfd81e7e37f186eab096bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ccb8d85394bf76b6a4bef75c2add1c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1ccb8d85394bf76b6a4bef75c2add1c0">RT0IP1_L</a>&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</td></tr>
<tr class="separator:a1ccb8d85394bf76b6a4bef75c2add1c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab12cd83d6c13080785cfbcfe9b0dc28a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab12cd83d6c13080785cfbcfe9b0dc28a">RT0IP0_L</a>&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</td></tr>
<tr class="separator:ab12cd83d6c13080785cfbcfe9b0dc28a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa7d6ff8d4649059a0246ff66a1c5b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa7d6ff8d4649059a0246ff66a1c5b13">RT0PSIE_L</a>&#160;&#160;&#160;(0x0002u)     /* RTC Prescale Timer 0 Interrupt Enable Flag */</td></tr>
<tr class="separator:aaa7d6ff8d4649059a0246ff66a1c5b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a690db286ec3ec7f981c5ba2904aa275b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a690db286ec3ec7f981c5ba2904aa275b">RT0PSIFG_L</a>&#160;&#160;&#160;(0x0001u)     /* RTC Prescale Timer 0 Interrupt Flag */</td></tr>
<tr class="separator:a690db286ec3ec7f981c5ba2904aa275b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b91f57249723afeff5b46124acd510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49b91f57249723afeff5b46124acd510">RT0IP_0</a>&#160;&#160;&#160;(0x0000u)     /* RTC Prescale Timer 0 Interrupt Interval /2 */</td></tr>
<tr class="separator:a49b91f57249723afeff5b46124acd510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99150fa82b59ef7f6a4001749d582034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a99150fa82b59ef7f6a4001749d582034">RT0IP_1</a>&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 0 Interrupt Interval /4 */</td></tr>
<tr class="separator:a99150fa82b59ef7f6a4001749d582034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa682448376f9bf9ba94d155af2729d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa682448376f9bf9ba94d155af2729d5d">RT0IP_2</a>&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 0 Interrupt Interval /8 */</td></tr>
<tr class="separator:aa682448376f9bf9ba94d155af2729d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d602e36864e87dbafb28882c85e7933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d602e36864e87dbafb28882c85e7933">RT0IP_3</a>&#160;&#160;&#160;(0x000Cu)     /* RTC Prescale Timer 0 Interrupt Interval /16 */</td></tr>
<tr class="separator:a2d602e36864e87dbafb28882c85e7933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6fef48e0f35ee1640149ea68dea99c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6fef48e0f35ee1640149ea68dea99c0">RT0IP_4</a>&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 0 Interrupt Interval /32 */</td></tr>
<tr class="separator:ab6fef48e0f35ee1640149ea68dea99c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79aafe44119b27513e9d2e33b99d369d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a79aafe44119b27513e9d2e33b99d369d">RT0IP_5</a>&#160;&#160;&#160;(0x0014u)     /* RTC Prescale Timer 0 Interrupt Interval /64 */</td></tr>
<tr class="separator:a79aafe44119b27513e9d2e33b99d369d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a991860554488c62b6ff17762847279e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a991860554488c62b6ff17762847279e0">RT0IP_6</a>&#160;&#160;&#160;(0x0018u)     /* RTC Prescale Timer 0 Interrupt Interval /128 */</td></tr>
<tr class="separator:a991860554488c62b6ff17762847279e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc85af88552d737aeeedd1212f828d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9cc85af88552d737aeeedd1212f828d0">RT0IP_7</a>&#160;&#160;&#160;(0x001Cu)     /* RTC Prescale Timer 0 Interrupt Interval /256 */</td></tr>
<tr class="separator:a9cc85af88552d737aeeedd1212f828d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53438e7f9f37d824b1d2809d9242309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af53438e7f9f37d824b1d2809d9242309">RT0IP__2</a>&#160;&#160;&#160;(0x0000u)     /* RTC Prescale Timer 0 Interrupt Interval /2 */</td></tr>
<tr class="separator:af53438e7f9f37d824b1d2809d9242309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f4dbf044879346310e1e4b21c74e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a86f4dbf044879346310e1e4b21c74e32">RT0IP__4</a>&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 0 Interrupt Interval /4 */</td></tr>
<tr class="separator:a86f4dbf044879346310e1e4b21c74e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb5b4587c8a50224d4f87c253fe3f3fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb5b4587c8a50224d4f87c253fe3f3fc">RT0IP__8</a>&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 0 Interrupt Interval /8 */</td></tr>
<tr class="separator:afb5b4587c8a50224d4f87c253fe3f3fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a812d1db6ce449c4c6bfdaf333bc81014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a812d1db6ce449c4c6bfdaf333bc81014">RT0IP__16</a>&#160;&#160;&#160;(0x000Cu)     /* RTC Prescale Timer 0 Interrupt Interval /16 */</td></tr>
<tr class="separator:a812d1db6ce449c4c6bfdaf333bc81014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadf3d0e2c34139752ec3d5fbccd4b544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aadf3d0e2c34139752ec3d5fbccd4b544">RT0IP__32</a>&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 0 Interrupt Interval /32 */</td></tr>
<tr class="separator:aadf3d0e2c34139752ec3d5fbccd4b544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5c1446b0bd262d2ebb8b9ec16c604a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa5c1446b0bd262d2ebb8b9ec16c604a8">RT0IP__64</a>&#160;&#160;&#160;(0x0014u)     /* RTC Prescale Timer 0 Interrupt Interval /64 */</td></tr>
<tr class="separator:aa5c1446b0bd262d2ebb8b9ec16c604a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cb28ff767ae37c885e4adf71af6d769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9cb28ff767ae37c885e4adf71af6d769">RT0IP__128</a>&#160;&#160;&#160;(0x0018u)     /* RTC Prescale Timer 0 Interrupt Interval /128 */</td></tr>
<tr class="separator:a9cb28ff767ae37c885e4adf71af6d769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e1fc265c7f04d70dc41793eb791acce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e1fc265c7f04d70dc41793eb791acce">RT0IP__256</a>&#160;&#160;&#160;(0x001Cu)     /* RTC Prescale Timer 0 Interrupt Interval /256 */</td></tr>
<tr class="separator:a6e1fc265c7f04d70dc41793eb791acce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3157982f465304ead10028351803a229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3157982f465304ead10028351803a229">RT1IP2</a>&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</td></tr>
<tr class="separator:a3157982f465304ead10028351803a229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33268db844853c351d507192bce69115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a33268db844853c351d507192bce69115">RT1IP1</a>&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</td></tr>
<tr class="separator:a33268db844853c351d507192bce69115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2ce5078897e9e5742f6fb1d97e68d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab2ce5078897e9e5742f6fb1d97e68d0f">RT1IP0</a>&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</td></tr>
<tr class="separator:ab2ce5078897e9e5742f6fb1d97e68d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6298dd14e6cc5368f6717a8832649e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6298dd14e6cc5368f6717a8832649e0a">RT1PSIE</a>&#160;&#160;&#160;(0x0002u)     /* RTC Prescale Timer 1 Interrupt Enable Flag */</td></tr>
<tr class="separator:a6298dd14e6cc5368f6717a8832649e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0f50da5338a47ca2c58f09f6a2ec2c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab0f50da5338a47ca2c58f09f6a2ec2c8">RT1PSIFG</a>&#160;&#160;&#160;(0x0001u)     /* RTC Prescale Timer 1 Interrupt Flag */</td></tr>
<tr class="separator:ab0f50da5338a47ca2c58f09f6a2ec2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf5b1fa50ac81d910c042fb993d9f89e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaf5b1fa50ac81d910c042fb993d9f89e">RT1IP2_L</a>&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</td></tr>
<tr class="separator:aaf5b1fa50ac81d910c042fb993d9f89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adde344bfc9ab9cee71bd7c3c1166f738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adde344bfc9ab9cee71bd7c3c1166f738">RT1IP1_L</a>&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</td></tr>
<tr class="separator:adde344bfc9ab9cee71bd7c3c1166f738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae72b296ea33e6a93cc3c92ba9966c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae72b296ea33e6a93cc3c92ba9966c1b">RT1IP0_L</a>&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</td></tr>
<tr class="separator:aae72b296ea33e6a93cc3c92ba9966c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc5d9e7719ed3f3f92133c8278b6a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0bc5d9e7719ed3f3f92133c8278b6a80">RT1PSIE_L</a>&#160;&#160;&#160;(0x0002u)     /* RTC Prescale Timer 1 Interrupt Enable Flag */</td></tr>
<tr class="separator:a0bc5d9e7719ed3f3f92133c8278b6a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57fb6f392fedbd36f2e5f231beea06a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a57fb6f392fedbd36f2e5f231beea06a1">RT1PSIFG_L</a>&#160;&#160;&#160;(0x0001u)     /* RTC Prescale Timer 1 Interrupt Flag */</td></tr>
<tr class="separator:a57fb6f392fedbd36f2e5f231beea06a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2365b5e8b31825bc8b24206d84f5d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab2365b5e8b31825bc8b24206d84f5d7b">RT1IP_0</a>&#160;&#160;&#160;(0x0000u)     /* RTC Prescale Timer 1 Interrupt Interval /2 */</td></tr>
<tr class="separator:ab2365b5e8b31825bc8b24206d84f5d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d79f36d40336d8889d8f1d2e723477b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6d79f36d40336d8889d8f1d2e723477b">RT1IP_1</a>&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 1 Interrupt Interval /4 */</td></tr>
<tr class="separator:a6d79f36d40336d8889d8f1d2e723477b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed68aa96a094d209cc824f30c3f9298e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aed68aa96a094d209cc824f30c3f9298e">RT1IP_2</a>&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 1 Interrupt Interval /8 */</td></tr>
<tr class="separator:aed68aa96a094d209cc824f30c3f9298e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ea58c1f8d7f56f163aaca4cfa9b8c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab5ea58c1f8d7f56f163aaca4cfa9b8c3">RT1IP_3</a>&#160;&#160;&#160;(0x000Cu)     /* RTC Prescale Timer 1 Interrupt Interval /16 */</td></tr>
<tr class="separator:ab5ea58c1f8d7f56f163aaca4cfa9b8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81a79b9f3e8e73fc1df5951a48210ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81a79b9f3e8e73fc1df5951a48210ee1">RT1IP_4</a>&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 1 Interrupt Interval /32 */</td></tr>
<tr class="separator:a81a79b9f3e8e73fc1df5951a48210ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98475ccefdef43152a0eab0aad5b514c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a98475ccefdef43152a0eab0aad5b514c">RT1IP_5</a>&#160;&#160;&#160;(0x0014u)     /* RTC Prescale Timer 1 Interrupt Interval /64 */</td></tr>
<tr class="separator:a98475ccefdef43152a0eab0aad5b514c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfc775ba97b610b642629f7fc112c10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adfc775ba97b610b642629f7fc112c10d">RT1IP_6</a>&#160;&#160;&#160;(0x0018u)     /* RTC Prescale Timer 1 Interrupt Interval /128 */</td></tr>
<tr class="separator:adfc775ba97b610b642629f7fc112c10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dd97b54dd1fd4234fd3ad499521c76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4dd97b54dd1fd4234fd3ad499521c76c">RT1IP_7</a>&#160;&#160;&#160;(0x001Cu)     /* RTC Prescale Timer 1 Interrupt Interval /256 */</td></tr>
<tr class="separator:a4dd97b54dd1fd4234fd3ad499521c76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4939f48ca90973948ff20a09179a1bc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4939f48ca90973948ff20a09179a1bc0">RT1IP__2</a>&#160;&#160;&#160;(0x0000u)     /* RTC Prescale Timer 1 Interrupt Interval /2 */</td></tr>
<tr class="separator:a4939f48ca90973948ff20a09179a1bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a271cb3a953ca64daa4c77431248c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49a271cb3a953ca64daa4c77431248c2">RT1IP__4</a>&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 1 Interrupt Interval /4 */</td></tr>
<tr class="separator:a49a271cb3a953ca64daa4c77431248c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d4d7a087691a3b61e916106ef9179a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d4d7a087691a3b61e916106ef9179a9">RT1IP__8</a>&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 1 Interrupt Interval /8 */</td></tr>
<tr class="separator:a9d4d7a087691a3b61e916106ef9179a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81a89efbb5ace2e790356007f713a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af81a89efbb5ace2e790356007f713a7e">RT1IP__16</a>&#160;&#160;&#160;(0x000Cu)     /* RTC Prescale Timer 1 Interrupt Interval /16 */</td></tr>
<tr class="separator:af81a89efbb5ace2e790356007f713a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fba4509ab5849d6edfbaca450d55221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5fba4509ab5849d6edfbaca450d55221">RT1IP__32</a>&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 1 Interrupt Interval /32 */</td></tr>
<tr class="separator:a5fba4509ab5849d6edfbaca450d55221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35550403ae047bd48e96a698a081f1ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a35550403ae047bd48e96a698a081f1ef">RT1IP__64</a>&#160;&#160;&#160;(0x0014u)     /* RTC Prescale Timer 1 Interrupt Interval /64 */</td></tr>
<tr class="separator:a35550403ae047bd48e96a698a081f1ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e548aaf979f728b27e0067d49e5521a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2e548aaf979f728b27e0067d49e5521a">RT1IP__128</a>&#160;&#160;&#160;(0x0018u)     /* RTC Prescale Timer 1 Interrupt Interval /128 */</td></tr>
<tr class="separator:a2e548aaf979f728b27e0067d49e5521a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b91ccb4f682007d64a2f27fda62f215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9b91ccb4f682007d64a2f27fda62f215">RT1IP__256</a>&#160;&#160;&#160;(0x001Cu)     /* RTC Prescale Timer 1 Interrupt Interval /256 */</td></tr>
<tr class="separator:a9b91ccb4f682007d64a2f27fda62f215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d13d48cd82bde3ffdec106ac3b6856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22d13d48cd82bde3ffdec106ac3b6856">RTCIV_NONE</a>&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td></tr>
<tr class="separator:a22d13d48cd82bde3ffdec106ac3b6856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5734d7c4fc2f5654e0ec37cc29f3f227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5734d7c4fc2f5654e0ec37cc29f3f227">RTCIV_RTCRDYIFG</a>&#160;&#160;&#160;(0x0002u)    /* RTC ready: RTCRDYIFG */</td></tr>
<tr class="separator:a5734d7c4fc2f5654e0ec37cc29f3f227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a97ba9e19816cb8644cd3381d0a4020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a97ba9e19816cb8644cd3381d0a4020">RTCIV_RTCTEVIFG</a>&#160;&#160;&#160;(0x0004u)    /* RTC interval timer: RTCTEVIFG */</td></tr>
<tr class="separator:a1a97ba9e19816cb8644cd3381d0a4020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71e95875f5aaf4f6e9930366ce5b35a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71e95875f5aaf4f6e9930366ce5b35a8">RTCIV_RTCAIFG</a>&#160;&#160;&#160;(0x0006u)    /* RTC user alarm: RTCAIFG */</td></tr>
<tr class="separator:a71e95875f5aaf4f6e9930366ce5b35a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad2fa6290cbfd32551d75478b9fe17b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad2fa6290cbfd32551d75478b9fe17b4">RTCIV_RT0PSIFG</a>&#160;&#160;&#160;(0x0008u)    /* RTC prescaler 0: RT0PSIFG */</td></tr>
<tr class="separator:aad2fa6290cbfd32551d75478b9fe17b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f6274959c834437bc6d044213af0525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8f6274959c834437bc6d044213af0525">RTCIV_RT1PSIFG</a>&#160;&#160;&#160;(0x000Au)    /* RTC prescaler 1: RT1PSIFG */</td></tr>
<tr class="separator:a8f6274959c834437bc6d044213af0525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac38b62abd0fa22121793e0e0ff464988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac38b62abd0fa22121793e0e0ff464988">RTCIV_RTCOFIFG</a>&#160;&#160;&#160;(0x000Cu)    /* RTC Oscillator fault */</td></tr>
<tr class="separator:ac38b62abd0fa22121793e0e0ff464988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9736cf9a8625de2b2b4d432df7ea60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d9736cf9a8625de2b2b4d432df7ea60">RTC_NONE</a>&#160;&#160;&#160;(0x0000u)      /* No Interrupt pending */</td></tr>
<tr class="separator:a2d9736cf9a8625de2b2b4d432df7ea60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addcb9d30a1feceec836f1b4def919e62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#addcb9d30a1feceec836f1b4def919e62">RTC_RTCRDYIFG</a>&#160;&#160;&#160;(0x0002u)      /* RTC ready: RTCRDYIFG */</td></tr>
<tr class="separator:addcb9d30a1feceec836f1b4def919e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59244f3880918d55bb07a75546a6a501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a59244f3880918d55bb07a75546a6a501">RTC_RTCTEVIFG</a>&#160;&#160;&#160;(0x0004u)      /* RTC interval timer: RTCTEVIFG */</td></tr>
<tr class="separator:a59244f3880918d55bb07a75546a6a501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae074045be5962e4f297ff365fc6536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeae074045be5962e4f297ff365fc6536">RTC_RTCAIFG</a>&#160;&#160;&#160;(0x0006u)      /* RTC user alarm: RTCAIFG */</td></tr>
<tr class="separator:aeae074045be5962e4f297ff365fc6536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa43fdc0a3415202cacce24eff1834c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa43fdc0a3415202cacce24eff1834c01">RTC_RT0PSIFG</a>&#160;&#160;&#160;(0x0008u)      /* RTC prescaler 0: RT0PSIFG */</td></tr>
<tr class="separator:aa43fdc0a3415202cacce24eff1834c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7399d4125d679ac49be87ebd57948247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7399d4125d679ac49be87ebd57948247">RTC_RT1PSIFG</a>&#160;&#160;&#160;(0x000Au)      /* RTC prescaler 1: RT1PSIFG */</td></tr>
<tr class="separator:a7399d4125d679ac49be87ebd57948247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad302f37e8bc5ff097e48268f39ad2294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad302f37e8bc5ff097e48268f39ad2294">RTC_RTCOFIFG</a>&#160;&#160;&#160;(0x000Cu)      /* RTC Oscillator fault */</td></tr>
<tr class="separator:ad302f37e8bc5ff097e48268f39ad2294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f3b472452ae4fabd73665c08374882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a70f3b472452ae4fabd73665c08374882">OFS_RTCCTL0</a>&#160;&#160;&#160;(0x0000u)  /* Real Timer Clock Control 0/Key */</td></tr>
<tr class="separator:a70f3b472452ae4fabd73665c08374882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4393b15c053b81aed0f7dee2d0ea43c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4393b15c053b81aed0f7dee2d0ea43c">OFS_RTCCTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a70f3b472452ae4fabd73665c08374882">OFS_RTCCTL0</a></td></tr>
<tr class="separator:ad4393b15c053b81aed0f7dee2d0ea43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff3acf45fdd7c42b6394d3e0bb7fe962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aff3acf45fdd7c42b6394d3e0bb7fe962">OFS_RTCCTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a70f3b472452ae4fabd73665c08374882">OFS_RTCCTL0</a>+1</td></tr>
<tr class="separator:aff3acf45fdd7c42b6394d3e0bb7fe962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3ef10fe30c1514c3318b2536ab36546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3ef10fe30c1514c3318b2536ab36546">OFS_RTCCTL13</a>&#160;&#160;&#160;(0x0002u)  /* Real Timer Clock Control 1/3 */</td></tr>
<tr class="separator:ac3ef10fe30c1514c3318b2536ab36546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f300ee79328e58916d37f736f82aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a90f300ee79328e58916d37f736f82aaa">OFS_RTCCTL13_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3ef10fe30c1514c3318b2536ab36546">OFS_RTCCTL13</a></td></tr>
<tr class="separator:a90f300ee79328e58916d37f736f82aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acab7a2daa194e3f5350ec729bb5b224b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acab7a2daa194e3f5350ec729bb5b224b">OFS_RTCCTL13_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3ef10fe30c1514c3318b2536ab36546">OFS_RTCCTL13</a>+1</td></tr>
<tr class="separator:acab7a2daa194e3f5350ec729bb5b224b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fb57ef4ce1664374ac01b0ade542b19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7fb57ef4ce1664374ac01b0ade542b19">RTCCTL1</a>&#160;&#160;&#160;RTCCTL13_L</td></tr>
<tr class="separator:a7fb57ef4ce1664374ac01b0ade542b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82cca142f4871899036057173fafcf79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82cca142f4871899036057173fafcf79">RTCCTL3</a>&#160;&#160;&#160;RTCCTL13_H</td></tr>
<tr class="separator:a82cca142f4871899036057173fafcf79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab5cf8a113a01421850e9a373f8162d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab5cf8a113a01421850e9a373f8162d8">OFS_RTCOCAL</a>&#160;&#160;&#160;(0x0004u)  /* Real Timer Clock Offset Calibartion */</td></tr>
<tr class="separator:aab5cf8a113a01421850e9a373f8162d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7da7eae6263b2af44a242c8f0146cc1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7da7eae6263b2af44a242c8f0146cc1e">OFS_RTCOCAL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab5cf8a113a01421850e9a373f8162d8">OFS_RTCOCAL</a></td></tr>
<tr class="separator:a7da7eae6263b2af44a242c8f0146cc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4543b8d7b31c956363a7c76a839a4d03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4543b8d7b31c956363a7c76a839a4d03">OFS_RTCOCAL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab5cf8a113a01421850e9a373f8162d8">OFS_RTCOCAL</a>+1</td></tr>
<tr class="separator:a4543b8d7b31c956363a7c76a839a4d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cceda91784a7784ade51138d385594e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1cceda91784a7784ade51138d385594e">OFS_RTCTCMP</a>&#160;&#160;&#160;(0x0006u)  /* Real Timer Temperature Compensation */</td></tr>
<tr class="separator:a1cceda91784a7784ade51138d385594e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7e643a4a8c68b4289ca6f63a5f90534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac7e643a4a8c68b4289ca6f63a5f90534">OFS_RTCTCMP_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1cceda91784a7784ade51138d385594e">OFS_RTCTCMP</a></td></tr>
<tr class="separator:ac7e643a4a8c68b4289ca6f63a5f90534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf036908e151d9304c196b5d0797360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9cf036908e151d9304c196b5d0797360">OFS_RTCTCMP_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1cceda91784a7784ade51138d385594e">OFS_RTCTCMP</a>+1</td></tr>
<tr class="separator:a9cf036908e151d9304c196b5d0797360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d6345a60a513cfecf151d96f045351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18d6345a60a513cfecf151d96f045351">OFS_RTCPS0CTL</a>&#160;&#160;&#160;(0x0008u)  /* Real Timer Prescale Timer 0 Control */</td></tr>
<tr class="separator:a18d6345a60a513cfecf151d96f045351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4765ee2f28111917d327caaddc36202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa4765ee2f28111917d327caaddc36202">OFS_RTCPS0CTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18d6345a60a513cfecf151d96f045351">OFS_RTCPS0CTL</a></td></tr>
<tr class="separator:aa4765ee2f28111917d327caaddc36202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6035928cf3509f8cb3364fab59513b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e6035928cf3509f8cb3364fab59513b">OFS_RTCPS0CTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18d6345a60a513cfecf151d96f045351">OFS_RTCPS0CTL</a>+1</td></tr>
<tr class="separator:a1e6035928cf3509f8cb3364fab59513b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd682b2251a50b1115d72493d16c4f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd682b2251a50b1115d72493d16c4f95">OFS_RTCPS1CTL</a>&#160;&#160;&#160;(0x000Au)  /* Real Timer Prescale Timer 1 Control */</td></tr>
<tr class="separator:afd682b2251a50b1115d72493d16c4f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee37b40816c3fed48e004a88599f11fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee37b40816c3fed48e004a88599f11fc">OFS_RTCPS1CTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd682b2251a50b1115d72493d16c4f95">OFS_RTCPS1CTL</a></td></tr>
<tr class="separator:aee37b40816c3fed48e004a88599f11fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b0a0f3de8435dc62974f318a8f5a8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7b0a0f3de8435dc62974f318a8f5a8bb">OFS_RTCPS1CTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd682b2251a50b1115d72493d16c4f95">OFS_RTCPS1CTL</a>+1</td></tr>
<tr class="separator:a7b0a0f3de8435dc62974f318a8f5a8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa74cd53b1cf46cc1ce6a64e5de0892e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa74cd53b1cf46cc1ce6a64e5de0892e">OFS_RTCPS</a>&#160;&#160;&#160;(0x000Cu)  /* Real Timer Prescale Timer Control */</td></tr>
<tr class="separator:aaa74cd53b1cf46cc1ce6a64e5de0892e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383e8970eb543c22271883e1fdc062a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a383e8970eb543c22271883e1fdc062a1">OFS_RTCPS_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa74cd53b1cf46cc1ce6a64e5de0892e">OFS_RTCPS</a></td></tr>
<tr class="separator:a383e8970eb543c22271883e1fdc062a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae76ecee745619ea2aab69c3986feefaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae76ecee745619ea2aab69c3986feefaa">OFS_RTCPS_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa74cd53b1cf46cc1ce6a64e5de0892e">OFS_RTCPS</a>+1</td></tr>
<tr class="separator:ae76ecee745619ea2aab69c3986feefaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac03f2d0e839b1f9d382a65a07aed49f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac03f2d0e839b1f9d382a65a07aed49f8">OFS_RTCIV</a>&#160;&#160;&#160;(0x000Eu)  /* Real Time Clock Interrupt Vector */</td></tr>
<tr class="separator:ac03f2d0e839b1f9d382a65a07aed49f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b8aed962f0912d4485db3ff7c4265a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b8aed962f0912d4485db3ff7c4265a1">OFS_RTCTIM0</a>&#160;&#160;&#160;(0x0010u)  /* Real Time Clock Time 0 */</td></tr>
<tr class="separator:a5b8aed962f0912d4485db3ff7c4265a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4f47fdd57208ede177faeca72279077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4f47fdd57208ede177faeca72279077">OFS_RTCTIM0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b8aed962f0912d4485db3ff7c4265a1">OFS_RTCTIM0</a></td></tr>
<tr class="separator:ab4f47fdd57208ede177faeca72279077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a477ee46c2074515e0eb3d251f47d0627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a477ee46c2074515e0eb3d251f47d0627">OFS_RTCTIM0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b8aed962f0912d4485db3ff7c4265a1">OFS_RTCTIM0</a>+1</td></tr>
<tr class="separator:a477ee46c2074515e0eb3d251f47d0627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6aaf699d62c041b7a7faa9fafe8c6d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6aaf699d62c041b7a7faa9fafe8c6d0">OFS_RTCTIM1</a>&#160;&#160;&#160;(0x0012u)  /* Real Time Clock Time 1 */</td></tr>
<tr class="separator:ac6aaf699d62c041b7a7faa9fafe8c6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aece3cbb57773ce79fa9f8c10de4d9803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aece3cbb57773ce79fa9f8c10de4d9803">OFS_RTCTIM1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6aaf699d62c041b7a7faa9fafe8c6d0">OFS_RTCTIM1</a></td></tr>
<tr class="separator:aece3cbb57773ce79fa9f8c10de4d9803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bd09d2be0f2b68a14ec9bf39112f173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8bd09d2be0f2b68a14ec9bf39112f173">OFS_RTCTIM1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6aaf699d62c041b7a7faa9fafe8c6d0">OFS_RTCTIM1</a>+1</td></tr>
<tr class="separator:a8bd09d2be0f2b68a14ec9bf39112f173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5961d9110dde2bfec1210fe0a3052bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5961d9110dde2bfec1210fe0a3052bc4">OFS_RTCDATE</a>&#160;&#160;&#160;(0x0014u)  /* Real Time Clock Date */</td></tr>
<tr class="separator:a5961d9110dde2bfec1210fe0a3052bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec7563a910a78ad7161ffc5da958976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adec7563a910a78ad7161ffc5da958976">OFS_RTCDATE_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5961d9110dde2bfec1210fe0a3052bc4">OFS_RTCDATE</a></td></tr>
<tr class="separator:adec7563a910a78ad7161ffc5da958976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f804f3c487092c219285a9339326d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5f804f3c487092c219285a9339326d94">OFS_RTCDATE_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5961d9110dde2bfec1210fe0a3052bc4">OFS_RTCDATE</a>+1</td></tr>
<tr class="separator:a5f804f3c487092c219285a9339326d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6040c837cc41cce374323c32c70f7c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6040c837cc41cce374323c32c70f7c1e">OFS_RTCYEAR</a>&#160;&#160;&#160;(0x0016u)  /* Real Time Clock Year */</td></tr>
<tr class="separator:a6040c837cc41cce374323c32c70f7c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac4438707d387df085358fbbb161bb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2ac4438707d387df085358fbbb161bb8">OFS_RTCYEAR_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6040c837cc41cce374323c32c70f7c1e">OFS_RTCYEAR</a></td></tr>
<tr class="separator:a2ac4438707d387df085358fbbb161bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9a8f9e45a26997d8f1d4c034ced3dc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af9a8f9e45a26997d8f1d4c034ced3dc0">OFS_RTCYEAR_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6040c837cc41cce374323c32c70f7c1e">OFS_RTCYEAR</a>+1</td></tr>
<tr class="separator:af9a8f9e45a26997d8f1d4c034ced3dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eeb6a19048760528cb4fe46f887c658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4eeb6a19048760528cb4fe46f887c658">OFS_RTCAMINHR</a>&#160;&#160;&#160;(0x0018u)  /* Real Time Clock Alarm Min/Hour */</td></tr>
<tr class="separator:a4eeb6a19048760528cb4fe46f887c658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64136618e951f68e2dfe2b2e03761dfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a64136618e951f68e2dfe2b2e03761dfd">OFS_RTCAMINHR_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4eeb6a19048760528cb4fe46f887c658">OFS_RTCAMINHR</a></td></tr>
<tr class="separator:a64136618e951f68e2dfe2b2e03761dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68db334c95627593f1140933aaa85c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac68db334c95627593f1140933aaa85c7">OFS_RTCAMINHR_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4eeb6a19048760528cb4fe46f887c658">OFS_RTCAMINHR</a>+1</td></tr>
<tr class="separator:ac68db334c95627593f1140933aaa85c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae53f74cdde62c7f30167a688b55d3428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae53f74cdde62c7f30167a688b55d3428">OFS_RTCADOWDAY</a>&#160;&#160;&#160;(0x001Au)  /* Real Time Clock Alarm day of week/day */</td></tr>
<tr class="separator:ae53f74cdde62c7f30167a688b55d3428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ba2c91544533110f58db6c8d5f9414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a84ba2c91544533110f58db6c8d5f9414">OFS_RTCADOWDAY_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae53f74cdde62c7f30167a688b55d3428">OFS_RTCADOWDAY</a></td></tr>
<tr class="separator:a84ba2c91544533110f58db6c8d5f9414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a891517dd85f61e448ee3566f1b7a4b92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a891517dd85f61e448ee3566f1b7a4b92">OFS_RTCADOWDAY_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae53f74cdde62c7f30167a688b55d3428">OFS_RTCADOWDAY</a>+1</td></tr>
<tr class="separator:a891517dd85f61e448ee3566f1b7a4b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e4f5f3aec622a6fe251ebe9dc88ba81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9e4f5f3aec622a6fe251ebe9dc88ba81">OFS_BIN2BCD</a>&#160;&#160;&#160;(0x001Cu)  /* Real Time Binary-to-BCD conversion register */</td></tr>
<tr class="separator:a9e4f5f3aec622a6fe251ebe9dc88ba81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51f8edfd711cb194fa958b245b63079d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a51f8edfd711cb194fa958b245b63079d">OFS_BCD2BIN</a>&#160;&#160;&#160;(0x001Eu)  /* Real Time BCD-to-binary conversion register */</td></tr>
<tr class="separator:a51f8edfd711cb194fa958b245b63079d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c550de2fee3ffa349ea3deaafe01ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3c550de2fee3ffa349ea3deaafe01ca">OFS_RTCSEC</a>&#160;&#160;&#160;(0x0010u)</td></tr>
<tr class="separator:ab3c550de2fee3ffa349ea3deaafe01ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a052fcd57d54f09775a9086412a2ccb8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a052fcd57d54f09775a9086412a2ccb8b">OFS_RTCMIN</a>&#160;&#160;&#160;(0x0011u)</td></tr>
<tr class="separator:a052fcd57d54f09775a9086412a2ccb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac527536fc22248c8bb87a60ad3d2c671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac527536fc22248c8bb87a60ad3d2c671">OFS_RTCHOUR</a>&#160;&#160;&#160;(0x0012u)</td></tr>
<tr class="separator:ac527536fc22248c8bb87a60ad3d2c671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aff83db53b86c8ac90e430ffa79d417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9aff83db53b86c8ac90e430ffa79d417">OFS_RTCDOW</a>&#160;&#160;&#160;(0x0013u)</td></tr>
<tr class="separator:a9aff83db53b86c8ac90e430ffa79d417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a051ad170c9e1b994292872799022ee4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a051ad170c9e1b994292872799022ee4f">OFS_RTCDAY</a>&#160;&#160;&#160;(0x0014u)</td></tr>
<tr class="separator:a051ad170c9e1b994292872799022ee4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c17a79fbfe19d093c5b57c65f2cf584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3c17a79fbfe19d093c5b57c65f2cf584">OFS_RTCMON</a>&#160;&#160;&#160;(0x0015u)</td></tr>
<tr class="separator:a3c17a79fbfe19d093c5b57c65f2cf584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b9114d35587582f468d384ef0fe79ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4b9114d35587582f468d384ef0fe79ff">OFS_RTCAMIN</a>&#160;&#160;&#160;(0x0018u)</td></tr>
<tr class="separator:a4b9114d35587582f468d384ef0fe79ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad37d3c32dc537db121dbcab15260bcf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad37d3c32dc537db121dbcab15260bcf6">OFS_RTCAHOUR</a>&#160;&#160;&#160;(0x0019u)</td></tr>
<tr class="separator:ad37d3c32dc537db121dbcab15260bcf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a471fe81287745db0065b8d37fb2a16a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a471fe81287745db0065b8d37fb2a16a2">OFS_RTCADOW</a>&#160;&#160;&#160;(0x001Au)</td></tr>
<tr class="separator:a471fe81287745db0065b8d37fb2a16a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae606951f63e5db095fb49c5d2b1803ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae606951f63e5db095fb49c5d2b1803ed">OFS_RTCADAY</a>&#160;&#160;&#160;(0x001Bu)</td></tr>
<tr class="separator:ae606951f63e5db095fb49c5d2b1803ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6bf21b5a694fa6902ff474b15092254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6bf21b5a694fa6902ff474b15092254">RTCSEC</a>&#160;&#160;&#160;RTCTIM0_L</td></tr>
<tr class="separator:af6bf21b5a694fa6902ff474b15092254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0150d9e65ef842a5636b60239fbc936c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0150d9e65ef842a5636b60239fbc936c">RTCMIN</a>&#160;&#160;&#160;RTCTIM0_H</td></tr>
<tr class="separator:a0150d9e65ef842a5636b60239fbc936c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bada5c628434fc86acaf3e6bee945aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9bada5c628434fc86acaf3e6bee945aa">RTCHOUR</a>&#160;&#160;&#160;RTCTIM1_L</td></tr>
<tr class="separator:a9bada5c628434fc86acaf3e6bee945aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88bb9d5598b88ec9306fddbf48b72692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a88bb9d5598b88ec9306fddbf48b72692">RTCDOW</a>&#160;&#160;&#160;RTCTIM1_H</td></tr>
<tr class="separator:a88bb9d5598b88ec9306fddbf48b72692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fcd74e19a0dbc557fea266e623e2a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0fcd74e19a0dbc557fea266e623e2a6a">RTCDAY</a>&#160;&#160;&#160;RTCDATE_L</td></tr>
<tr class="separator:a0fcd74e19a0dbc557fea266e623e2a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30a9e3e0e70e8b7fe5d6f2b27c445ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a30a9e3e0e70e8b7fe5d6f2b27c445ec8">RTCMON</a>&#160;&#160;&#160;RTCDATE_H</td></tr>
<tr class="separator:a30a9e3e0e70e8b7fe5d6f2b27c445ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3232ec86753b738fc0da37ea870b486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad3232ec86753b738fc0da37ea870b486">RTCYEARL</a>&#160;&#160;&#160;RTCYEAR_L</td></tr>
<tr class="separator:ad3232ec86753b738fc0da37ea870b486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e887956f69029530681b194cee8c263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e887956f69029530681b194cee8c263">RT0PS</a>&#160;&#160;&#160;RTCPS_L</td></tr>
<tr class="separator:a6e887956f69029530681b194cee8c263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0142c5639a800931fcc7b326a494ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af0142c5639a800931fcc7b326a494ccf">RT1PS</a>&#160;&#160;&#160;RTCPS_H</td></tr>
<tr class="separator:af0142c5639a800931fcc7b326a494ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2179d9442fc323b80f580156a261f51a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2179d9442fc323b80f580156a261f51a">RTCAMIN</a>&#160;&#160;&#160;RTCAMINHR_L    /* Real Time Clock Alarm Min */</td></tr>
<tr class="separator:a2179d9442fc323b80f580156a261f51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f994670fa3f5a4798ce9e901ed5fd72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f994670fa3f5a4798ce9e901ed5fd72">RTCAHOUR</a>&#160;&#160;&#160;RTCAMINHR_H    /* Real Time Clock Alarm Hour */</td></tr>
<tr class="separator:a3f994670fa3f5a4798ce9e901ed5fd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a964dbe6596422ae78777e7e769c494fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a964dbe6596422ae78777e7e769c494fb">RTCADOW</a>&#160;&#160;&#160;RTCADOWDAY_L   /* Real Time Clock Alarm day of week */</td></tr>
<tr class="separator:a964dbe6596422ae78777e7e769c494fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46047a7c32a80557bcd9146157dc8817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a46047a7c32a80557bcd9146157dc8817">RTCADAY</a>&#160;&#160;&#160;RTCADOWDAY_H   /* Real Time Clock Alarm day */</td></tr>
<tr class="separator:a46047a7c32a80557bcd9146157dc8817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa7920abcb56e58b0bc25aacf82b451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3aa7920abcb56e58b0bc25aacf82b451">RTCOFIE</a>&#160;&#160;&#160;(0x0080u)   /* RTC 32kHz cyrstal oscillator fault interrupt enable */</td></tr>
<tr class="separator:a3aa7920abcb56e58b0bc25aacf82b451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3f6f251c8b4a00ce4f758791b85600b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3f6f251c8b4a00ce4f758791b85600b">RTCTEVIE</a>&#160;&#160;&#160;(0x0040u)   /* RTC Time Event Interrupt Enable Flag */</td></tr>
<tr class="separator:ac3f6f251c8b4a00ce4f758791b85600b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f00f14a4103fd3910fa8cc6527766df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f00f14a4103fd3910fa8cc6527766df">RTCAIE</a>&#160;&#160;&#160;(0x0020u)   /* RTC Alarm Interrupt Enable Flag */</td></tr>
<tr class="separator:a3f00f14a4103fd3910fa8cc6527766df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b4a560a78ad909cbea5598cb6126313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2b4a560a78ad909cbea5598cb6126313">RTCRDYIE</a>&#160;&#160;&#160;(0x0010u)   /* RTC Ready Interrupt Enable Flag */</td></tr>
<tr class="separator:a2b4a560a78ad909cbea5598cb6126313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cce00d1de0803de8c314f6cd6bed01b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5cce00d1de0803de8c314f6cd6bed01b">RTCOFIFG</a>&#160;&#160;&#160;(0x0008u)   /* RTC 32kHz cyrstal oscillator fault interrupt flag */</td></tr>
<tr class="separator:a5cce00d1de0803de8c314f6cd6bed01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cbd04cd883cab2804ce24fb9fc41ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0cbd04cd883cab2804ce24fb9fc41ab5">RTCTEVIFG</a>&#160;&#160;&#160;(0x0004u)   /* RTC Time Event Interrupt Flag */</td></tr>
<tr class="separator:a0cbd04cd883cab2804ce24fb9fc41ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad186139939be7841a27151671f9bf4e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad186139939be7841a27151671f9bf4e5">RTCAIFG</a>&#160;&#160;&#160;(0x0002u)   /* RTC Alarm Interrupt Flag */</td></tr>
<tr class="separator:ad186139939be7841a27151671f9bf4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7620975046d940e2b1b581dd68c19f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7620975046d940e2b1b581dd68c19f4b">RTCRDYIFG</a>&#160;&#160;&#160;(0x0001u)   /* RTC Ready Interrupt Flag */</td></tr>
<tr class="separator:a7620975046d940e2b1b581dd68c19f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d8dff3abe2bce19b8fbac7ea029ed2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3d8dff3abe2bce19b8fbac7ea029ed2a">RTCOFIE_L</a>&#160;&#160;&#160;(0x0080u)   /* RTC 32kHz cyrstal oscillator fault interrupt enable */</td></tr>
<tr class="separator:a3d8dff3abe2bce19b8fbac7ea029ed2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95b460482c4fdb4d3ad4b574cb5514bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a95b460482c4fdb4d3ad4b574cb5514bc">RTCTEVIE_L</a>&#160;&#160;&#160;(0x0040u)   /* RTC Time Event Interrupt Enable Flag */</td></tr>
<tr class="separator:a95b460482c4fdb4d3ad4b574cb5514bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a01d385b118428379b8463c4d2fa34a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4a01d385b118428379b8463c4d2fa34a">RTCAIE_L</a>&#160;&#160;&#160;(0x0020u)   /* RTC Alarm Interrupt Enable Flag */</td></tr>
<tr class="separator:a4a01d385b118428379b8463c4d2fa34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7585ee841a8a6c20da80a1bea93f362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa7585ee841a8a6c20da80a1bea93f362">RTCRDYIE_L</a>&#160;&#160;&#160;(0x0010u)   /* RTC Ready Interrupt Enable Flag */</td></tr>
<tr class="separator:aa7585ee841a8a6c20da80a1bea93f362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1f5dfea7af04ef730636886108b460c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae1f5dfea7af04ef730636886108b460c">RTCOFIFG_L</a>&#160;&#160;&#160;(0x0008u)   /* RTC 32kHz cyrstal oscillator fault interrupt flag */</td></tr>
<tr class="separator:ae1f5dfea7af04ef730636886108b460c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a312784c65afa6eb5e9908c7202c3ab37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a312784c65afa6eb5e9908c7202c3ab37">RTCTEVIFG_L</a>&#160;&#160;&#160;(0x0004u)   /* RTC Time Event Interrupt Flag */</td></tr>
<tr class="separator:a312784c65afa6eb5e9908c7202c3ab37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a716755159216bafbde6b1b1f68a2582a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a716755159216bafbde6b1b1f68a2582a">RTCAIFG_L</a>&#160;&#160;&#160;(0x0002u)   /* RTC Alarm Interrupt Flag */</td></tr>
<tr class="separator:a716755159216bafbde6b1b1f68a2582a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae03c9f11aa6b2330272494f7dbf25b9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae03c9f11aa6b2330272494f7dbf25b9c">RTCRDYIFG_L</a>&#160;&#160;&#160;(0x0001u)   /* RTC Ready Interrupt Flag */</td></tr>
<tr class="separator:ae03c9f11aa6b2330272494f7dbf25b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e9d162fc26cba1b4f8807efe65fee9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e9d162fc26cba1b4f8807efe65fee9a">RTCKEY</a>&#160;&#160;&#160;(0xA500u)   /* RTC Key for RTC write access */</td></tr>
<tr class="separator:a1e9d162fc26cba1b4f8807efe65fee9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aea6e85dcddb31382ed26b17ce61635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8aea6e85dcddb31382ed26b17ce61635">RTCKEY_H</a>&#160;&#160;&#160;(0xA5)     /* RTC Key for RTC write access (high word) */</td></tr>
<tr class="separator:a8aea6e85dcddb31382ed26b17ce61635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31bf0dc99a1d8a5d77311fafc13f2b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a31bf0dc99a1d8a5d77311fafc13f2b56">RTCCALF1</a>&#160;&#160;&#160;(0x0200u)   /* RTC Calibration Frequency Bit 1 */</td></tr>
<tr class="separator:a31bf0dc99a1d8a5d77311fafc13f2b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5ed6b05efe5b92abd77af1f02dcd8c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af5ed6b05efe5b92abd77af1f02dcd8c4">RTCCALF0</a>&#160;&#160;&#160;(0x0100u)   /* RTC Calibration Frequency Bit 0 */</td></tr>
<tr class="separator:af5ed6b05efe5b92abd77af1f02dcd8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2030a9fe75e4765abcbb0dbdd804b556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2030a9fe75e4765abcbb0dbdd804b556">RTCBCD</a>&#160;&#160;&#160;(0x0080u)   /* RTC BCD  0:Binary / 1:BCD */</td></tr>
<tr class="separator:a2030a9fe75e4765abcbb0dbdd804b556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb02d92660cdbd16e0808f8d14faefeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abb02d92660cdbd16e0808f8d14faefeb">RTCHOLD</a>&#160;&#160;&#160;(0x0040u)   /* RTC Hold */</td></tr>
<tr class="separator:abb02d92660cdbd16e0808f8d14faefeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b31bcc95201a87206bca7ef40ff7c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8b31bcc95201a87206bca7ef40ff7c70">RTCMODE</a>&#160;&#160;&#160;(0x0020u)   /* RTC Mode 0:Counter / 1: Calendar */</td></tr>
<tr class="separator:a8b31bcc95201a87206bca7ef40ff7c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fe04b27e6c34e304cb01369fc23b60a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4fe04b27e6c34e304cb01369fc23b60a">RTCRDY</a>&#160;&#160;&#160;(0x0010u)   /* RTC Ready */</td></tr>
<tr class="separator:a4fe04b27e6c34e304cb01369fc23b60a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b14a81bfa34b1c8879f6beaa8c33fa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b14a81bfa34b1c8879f6beaa8c33fa9">RTCSSEL1</a>&#160;&#160;&#160;(0x0008u)   /* RTC Source Select 1 */</td></tr>
<tr class="separator:a3b14a81bfa34b1c8879f6beaa8c33fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85e0a74ec0b3b8bdd440d5c6c24c1da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad85e0a74ec0b3b8bdd440d5c6c24c1da">RTCSSEL0</a>&#160;&#160;&#160;(0x0004u)   /* RTC Source Select 0 */</td></tr>
<tr class="separator:ad85e0a74ec0b3b8bdd440d5c6c24c1da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe8bfc578c7f1beedc1888791c7f3482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afe8bfc578c7f1beedc1888791c7f3482">RTCTEV1</a>&#160;&#160;&#160;(0x0002u)   /* RTC Time Event 1 */</td></tr>
<tr class="separator:afe8bfc578c7f1beedc1888791c7f3482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aebd96ae27dd3e8310dc79eac4fcec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3aebd96ae27dd3e8310dc79eac4fcec8">RTCTEV0</a>&#160;&#160;&#160;(0x0001u)   /* RTC Time Event 0 */</td></tr>
<tr class="separator:a3aebd96ae27dd3e8310dc79eac4fcec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a777ec97ffa3286659e584341674edb93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a777ec97ffa3286659e584341674edb93">RTCBCD_L</a>&#160;&#160;&#160;(0x0080u)   /* RTC BCD  0:Binary / 1:BCD */</td></tr>
<tr class="separator:a777ec97ffa3286659e584341674edb93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ef2616087cb3468c953fd30f40da332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0ef2616087cb3468c953fd30f40da332">RTCHOLD_L</a>&#160;&#160;&#160;(0x0040u)   /* RTC Hold */</td></tr>
<tr class="separator:a0ef2616087cb3468c953fd30f40da332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecc3fd97a233372ef1ad9272d6efd05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aecc3fd97a233372ef1ad9272d6efd05a">RTCMODE_L</a>&#160;&#160;&#160;(0x0020u)   /* RTC Mode 0:Counter / 1: Calendar */</td></tr>
<tr class="separator:aecc3fd97a233372ef1ad9272d6efd05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e4378333882b0ba5d525f7628166e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e4378333882b0ba5d525f7628166e32">RTCRDY_L</a>&#160;&#160;&#160;(0x0010u)   /* RTC Ready */</td></tr>
<tr class="separator:a3e4378333882b0ba5d525f7628166e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2249b50086207d09c967b5ba2aa5645c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2249b50086207d09c967b5ba2aa5645c">RTCSSEL1_L</a>&#160;&#160;&#160;(0x0008u)   /* RTC Source Select 1 */</td></tr>
<tr class="separator:a2249b50086207d09c967b5ba2aa5645c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb0a69883d2280a6d8e2ede047abf86b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeb0a69883d2280a6d8e2ede047abf86b">RTCSSEL0_L</a>&#160;&#160;&#160;(0x0004u)   /* RTC Source Select 0 */</td></tr>
<tr class="separator:aeb0a69883d2280a6d8e2ede047abf86b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab781172b8fc4db5548a6e59daac6b4a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab781172b8fc4db5548a6e59daac6b4a2">RTCTEV1_L</a>&#160;&#160;&#160;(0x0002u)   /* RTC Time Event 1 */</td></tr>
<tr class="separator:ab781172b8fc4db5548a6e59daac6b4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a661d3eef519eb58a40eb07e9951af0f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a661d3eef519eb58a40eb07e9951af0f8">RTCTEV0_L</a>&#160;&#160;&#160;(0x0001u)   /* RTC Time Event 0 */</td></tr>
<tr class="separator:a661d3eef519eb58a40eb07e9951af0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d5129e69d3a967f75f2c425b4af9386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0d5129e69d3a967f75f2c425b4af9386">RTCCALF1_H</a>&#160;&#160;&#160;(0x0002u)   /* RTC Calibration Frequency Bit 1 */</td></tr>
<tr class="separator:a0d5129e69d3a967f75f2c425b4af9386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29ef5a9738fd75560a271aae1c5d26bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29ef5a9738fd75560a271aae1c5d26bd">RTCCALF0_H</a>&#160;&#160;&#160;(0x0001u)   /* RTC Calibration Frequency Bit 0 */</td></tr>
<tr class="separator:a29ef5a9738fd75560a271aae1c5d26bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6a6320cae158aa043a33dcadf88b3aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6a6320cae158aa043a33dcadf88b3aa">RTCSSEL_0</a>&#160;&#160;&#160;(0x0000u)   /* RTC Source Select ACLK */</td></tr>
<tr class="separator:ab6a6320cae158aa043a33dcadf88b3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac34c2e0376b73949dbf7321b68be31eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac34c2e0376b73949dbf7321b68be31eb">RTCSSEL_1</a>&#160;&#160;&#160;(0x0004u)   /* RTC Source Select SMCLK */</td></tr>
<tr class="separator:ac34c2e0376b73949dbf7321b68be31eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa24f4371c3da26cf7e8d1f7b8479c651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa24f4371c3da26cf7e8d1f7b8479c651">RTCSSEL_2</a>&#160;&#160;&#160;(0x0008u)   /* RTC Source Select RT1PS */</td></tr>
<tr class="separator:aa24f4371c3da26cf7e8d1f7b8479c651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af071e41a65ee1b213b9cca31b07deb2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af071e41a65ee1b213b9cca31b07deb2b">RTCSSEL_3</a>&#160;&#160;&#160;(0x000Cu)   /* RTC Source Select RT1PS */</td></tr>
<tr class="separator:af071e41a65ee1b213b9cca31b07deb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66d5eff34d5d3456beeee993da4d82eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a66d5eff34d5d3456beeee993da4d82eb">RTCSSEL__ACLK</a>&#160;&#160;&#160;(0x0000u)   /* RTC Source Select ACLK */</td></tr>
<tr class="separator:a66d5eff34d5d3456beeee993da4d82eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34a0e3929ea24169aa082f851520e3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34a0e3929ea24169aa082f851520e3ed">RTCSSEL__SMCLK</a>&#160;&#160;&#160;(0x0004u)   /* RTC Source Select SMCLK */</td></tr>
<tr class="separator:a34a0e3929ea24169aa082f851520e3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a326016b1b7380bdd1bc8cd4da13d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a326016b1b7380bdd1bc8cd4da13d83">RTCSSEL__RT1PS</a>&#160;&#160;&#160;(0x0008u)   /* RTC Source Select RT1PS */</td></tr>
<tr class="separator:a7a326016b1b7380bdd1bc8cd4da13d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a155c3f7aca7fde221f766475cd26d4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a155c3f7aca7fde221f766475cd26d4e4">RTCTEV_0</a>&#160;&#160;&#160;(0x0000u)   /* RTC Time Event: 0 (Min. changed) */</td></tr>
<tr class="separator:a155c3f7aca7fde221f766475cd26d4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a1b9c88348f09cdd59890d359f0f115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a1b9c88348f09cdd59890d359f0f115">RTCTEV_1</a>&#160;&#160;&#160;(0x0001u)   /* RTC Time Event: 1 (Hour changed) */</td></tr>
<tr class="separator:a7a1b9c88348f09cdd59890d359f0f115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaaabdf54bc6b21789def8bbfe5fef95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeaaabdf54bc6b21789def8bbfe5fef95">RTCTEV_2</a>&#160;&#160;&#160;(0x0002u)   /* RTC Time Event: 2 (12:00 changed) */</td></tr>
<tr class="separator:aeaaabdf54bc6b21789def8bbfe5fef95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a153d8d015cc2396d7b081d2e0ba3bee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a153d8d015cc2396d7b081d2e0ba3bee4">RTCTEV_3</a>&#160;&#160;&#160;(0x0003u)   /* RTC Time Event: 3 (00:00 changed) */</td></tr>
<tr class="separator:a153d8d015cc2396d7b081d2e0ba3bee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee424c44ba80d854572beb7677966244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee424c44ba80d854572beb7677966244">RTCTEV__MIN</a>&#160;&#160;&#160;(0x0000u)   /* RTC Time Event: 0 (Min. changed) */</td></tr>
<tr class="separator:aee424c44ba80d854572beb7677966244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b1260136198f8e3a529eb40e1c7a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a44b1260136198f8e3a529eb40e1c7a91">RTCTEV__HOUR</a>&#160;&#160;&#160;(0x0001u)   /* RTC Time Event: 1 (Hour changed) */</td></tr>
<tr class="separator:a44b1260136198f8e3a529eb40e1c7a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c34965599ace8aa0608d2ce49ea6086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c34965599ace8aa0608d2ce49ea6086">RTCTEV__0000</a>&#160;&#160;&#160;(0x0002u)   /* RTC Time Event: 2 (00:00 changed) */</td></tr>
<tr class="separator:a5c34965599ace8aa0608d2ce49ea6086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd2a8fee0c47789c6237b24f7740a71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd2a8fee0c47789c6237b24f7740a71e">RTCTEV__1200</a>&#160;&#160;&#160;(0x0003u)   /* RTC Time Event: 3 (12:00 changed) */</td></tr>
<tr class="separator:acd2a8fee0c47789c6237b24f7740a71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed403866d53132f688951dded9492e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abed403866d53132f688951dded9492e4">RTCCALF_0</a>&#160;&#160;&#160;(0x0000u)   /* RTC Calibration Frequency: No Output */</td></tr>
<tr class="separator:abed403866d53132f688951dded9492e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a984ef4044cfd13b50cc3a58a92d03775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a984ef4044cfd13b50cc3a58a92d03775">RTCCALF_1</a>&#160;&#160;&#160;(0x0100u)   /* RTC Calibration Frequency: 512 Hz */</td></tr>
<tr class="separator:a984ef4044cfd13b50cc3a58a92d03775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b61b4352caf5f00b61060e22a5176f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29b61b4352caf5f00b61060e22a5176f">RTCCALF_2</a>&#160;&#160;&#160;(0x0200u)   /* RTC Calibration Frequency: 256 Hz */</td></tr>
<tr class="separator:a29b61b4352caf5f00b61060e22a5176f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69596bd3760b6f25332dd55314b50059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a69596bd3760b6f25332dd55314b50059">RTCCALF_3</a>&#160;&#160;&#160;(0x0300u)   /* RTC Calibration Frequency: 1 Hz */</td></tr>
<tr class="separator:a69596bd3760b6f25332dd55314b50059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa76601393cee0fbcb58487108271390a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa76601393cee0fbcb58487108271390a">RTCOCALS</a>&#160;&#160;&#160;(0x8000u)   /* RTC Offset Calibration Sign */</td></tr>
<tr class="separator:aa76601393cee0fbcb58487108271390a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8c2be95c89164a2ef328389999cdb55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac8c2be95c89164a2ef328389999cdb55">RTCOCAL7</a>&#160;&#160;&#160;(0x0080u)   /* RTC Offset Calibration Bit 7 */</td></tr>
<tr class="separator:ac8c2be95c89164a2ef328389999cdb55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1334eb7c6279523ba19f277f80c90cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae1334eb7c6279523ba19f277f80c90cf">RTCOCAL6</a>&#160;&#160;&#160;(0x0040u)   /* RTC Offset Calibration Bit 6 */</td></tr>
<tr class="separator:ae1334eb7c6279523ba19f277f80c90cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c6eaf7f971cd62b40438c4573023bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4c6eaf7f971cd62b40438c4573023bd4">RTCOCAL5</a>&#160;&#160;&#160;(0x0020u)   /* RTC Offset Calibration Bit 5 */</td></tr>
<tr class="separator:a4c6eaf7f971cd62b40438c4573023bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0399e6fff8851a03d1305e7037e24e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0399e6fff8851a03d1305e7037e24e8">RTCOCAL4</a>&#160;&#160;&#160;(0x0010u)   /* RTC Offset Calibration Bit 4 */</td></tr>
<tr class="separator:aa0399e6fff8851a03d1305e7037e24e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad107c2ed06dadf07297994bbed2d226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad107c2ed06dadf07297994bbed2d226">RTCOCAL3</a>&#160;&#160;&#160;(0x0008u)   /* RTC Offset Calibration Bit 3 */</td></tr>
<tr class="separator:aad107c2ed06dadf07297994bbed2d226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cf5c37d25e696d6542932d967c6c0dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7cf5c37d25e696d6542932d967c6c0dc">RTCOCAL2</a>&#160;&#160;&#160;(0x0004u)   /* RTC Offset Calibration Bit 2 */</td></tr>
<tr class="separator:a7cf5c37d25e696d6542932d967c6c0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a836eda0673382e104eb1afde4e151d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a836eda0673382e104eb1afde4e151d4c">RTCOCAL1</a>&#160;&#160;&#160;(0x0002u)   /* RTC Offset Calibration Bit 1 */</td></tr>
<tr class="separator:a836eda0673382e104eb1afde4e151d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafa2a9b523b5b98b7682afc75638bab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafa2a9b523b5b98b7682afc75638bab8">RTCOCAL0</a>&#160;&#160;&#160;(0x0001u)   /* RTC Offset Calibration Bit 0 */</td></tr>
<tr class="separator:aafa2a9b523b5b98b7682afc75638bab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16e1981af67d176bbc62b6c68b7fac79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a16e1981af67d176bbc62b6c68b7fac79">RTCOCAL7_L</a>&#160;&#160;&#160;(0x0080u)   /* RTC Offset Calibration Bit 7 */</td></tr>
<tr class="separator:a16e1981af67d176bbc62b6c68b7fac79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2daabc5eae0ad2f586e4883fb6f80be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2daabc5eae0ad2f586e4883fb6f80be">RTCOCAL6_L</a>&#160;&#160;&#160;(0x0040u)   /* RTC Offset Calibration Bit 6 */</td></tr>
<tr class="separator:ad2daabc5eae0ad2f586e4883fb6f80be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1dcb8b508b98481438456dace3d2e51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af1dcb8b508b98481438456dace3d2e51">RTCOCAL5_L</a>&#160;&#160;&#160;(0x0020u)   /* RTC Offset Calibration Bit 5 */</td></tr>
<tr class="separator:af1dcb8b508b98481438456dace3d2e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aee199b0ccf2aafd36d33721e5f480e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0aee199b0ccf2aafd36d33721e5f480e">RTCOCAL4_L</a>&#160;&#160;&#160;(0x0010u)   /* RTC Offset Calibration Bit 4 */</td></tr>
<tr class="separator:a0aee199b0ccf2aafd36d33721e5f480e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51b5d6465210ea30266fddbd0db64848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a51b5d6465210ea30266fddbd0db64848">RTCOCAL3_L</a>&#160;&#160;&#160;(0x0008u)   /* RTC Offset Calibration Bit 3 */</td></tr>
<tr class="separator:a51b5d6465210ea30266fddbd0db64848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abccfabe318e22d08239add8f7db1ebee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abccfabe318e22d08239add8f7db1ebee">RTCOCAL2_L</a>&#160;&#160;&#160;(0x0004u)   /* RTC Offset Calibration Bit 2 */</td></tr>
<tr class="separator:abccfabe318e22d08239add8f7db1ebee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa904f1a1ccfb4ed4f0c81d80f8ab253c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa904f1a1ccfb4ed4f0c81d80f8ab253c">RTCOCAL1_L</a>&#160;&#160;&#160;(0x0002u)   /* RTC Offset Calibration Bit 1 */</td></tr>
<tr class="separator:aa904f1a1ccfb4ed4f0c81d80f8ab253c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a982be784c222f000b86a741e9d4eb264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a982be784c222f000b86a741e9d4eb264">RTCOCAL0_L</a>&#160;&#160;&#160;(0x0001u)   /* RTC Offset Calibration Bit 0 */</td></tr>
<tr class="separator:a982be784c222f000b86a741e9d4eb264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9acb462c5fe0188636d726a242197b26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9acb462c5fe0188636d726a242197b26">RTCOCALS_H</a>&#160;&#160;&#160;(0x0080u)   /* RTC Offset Calibration Sign */</td></tr>
<tr class="separator:a9acb462c5fe0188636d726a242197b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40391aa960ec83a99255e689d463b0f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40391aa960ec83a99255e689d463b0f2">RTCTCMPS</a>&#160;&#160;&#160;(0x8000u)   /* RTC Temperature Compensation Sign */</td></tr>
<tr class="separator:a40391aa960ec83a99255e689d463b0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29854f07820dfc3c58907129335d8d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29854f07820dfc3c58907129335d8d0d">RTCTCRDY</a>&#160;&#160;&#160;(0x4000u)   /* RTC Temperature compensation ready */</td></tr>
<tr class="separator:a29854f07820dfc3c58907129335d8d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f95872ec796a872ef80f444436cc49f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f95872ec796a872ef80f444436cc49f">RTCTCOK</a>&#160;&#160;&#160;(0x2000u)   /* RTC Temperature compensation write OK */</td></tr>
<tr class="separator:a6f95872ec796a872ef80f444436cc49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4905487747e97ee1edd22c5ed1ecea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4905487747e97ee1edd22c5ed1ecea8">RTCTCMP7</a>&#160;&#160;&#160;(0x0080u)   /* RTC Temperature Compensation Bit 7 */</td></tr>
<tr class="separator:ab4905487747e97ee1edd22c5ed1ecea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69e1381673b898ae1ac53caba390194f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a69e1381673b898ae1ac53caba390194f">RTCTCMP6</a>&#160;&#160;&#160;(0x0040u)   /* RTC Temperature Compensation Bit 6 */</td></tr>
<tr class="separator:a69e1381673b898ae1ac53caba390194f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32b7e8969e501e12245eb91eeaf85076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a32b7e8969e501e12245eb91eeaf85076">RTCTCMP5</a>&#160;&#160;&#160;(0x0020u)   /* RTC Temperature Compensation Bit 5 */</td></tr>
<tr class="separator:a32b7e8969e501e12245eb91eeaf85076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa28218b8f392ccd7b5670cad5cfbd56f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa28218b8f392ccd7b5670cad5cfbd56f">RTCTCMP4</a>&#160;&#160;&#160;(0x0010u)   /* RTC Temperature Compensation Bit 4 */</td></tr>
<tr class="separator:aa28218b8f392ccd7b5670cad5cfbd56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c0083d3e9bafd37a243da74a2738a6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2c0083d3e9bafd37a243da74a2738a6e">RTCTCMP3</a>&#160;&#160;&#160;(0x0008u)   /* RTC Temperature Compensation Bit 3 */</td></tr>
<tr class="separator:a2c0083d3e9bafd37a243da74a2738a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d8e6cbd0467e820e3c062062c408751"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d8e6cbd0467e820e3c062062c408751">RTCTCMP2</a>&#160;&#160;&#160;(0x0004u)   /* RTC Temperature Compensation Bit 2 */</td></tr>
<tr class="separator:a9d8e6cbd0467e820e3c062062c408751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2210e437fb39546f28e603a41060945b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2210e437fb39546f28e603a41060945b">RTCTCMP1</a>&#160;&#160;&#160;(0x0002u)   /* RTC Temperature Compensation Bit 1 */</td></tr>
<tr class="separator:a2210e437fb39546f28e603a41060945b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9204bc420da16f114ef614d4be123e36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9204bc420da16f114ef614d4be123e36">RTCTCMP0</a>&#160;&#160;&#160;(0x0001u)   /* RTC Temperature Compensation Bit 0 */</td></tr>
<tr class="separator:a9204bc420da16f114ef614d4be123e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0db9dc6bf181af76d59a47ca1df46ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0db9dc6bf181af76d59a47ca1df46ce9">RTCTCMP7_L</a>&#160;&#160;&#160;(0x0080u)   /* RTC Temperature Compensation Bit 7 */</td></tr>
<tr class="separator:a0db9dc6bf181af76d59a47ca1df46ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47058654c8b6771357c715f30376586a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a47058654c8b6771357c715f30376586a">RTCTCMP6_L</a>&#160;&#160;&#160;(0x0040u)   /* RTC Temperature Compensation Bit 6 */</td></tr>
<tr class="separator:a47058654c8b6771357c715f30376586a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94fa6e190fd98a49cd121384ed3821e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a94fa6e190fd98a49cd121384ed3821e4">RTCTCMP5_L</a>&#160;&#160;&#160;(0x0020u)   /* RTC Temperature Compensation Bit 5 */</td></tr>
<tr class="separator:a94fa6e190fd98a49cd121384ed3821e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5993ecc060dfd71fbd3c5a1b91217ea3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5993ecc060dfd71fbd3c5a1b91217ea3">RTCTCMP4_L</a>&#160;&#160;&#160;(0x0010u)   /* RTC Temperature Compensation Bit 4 */</td></tr>
<tr class="separator:a5993ecc060dfd71fbd3c5a1b91217ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a997684da2c4cbfac5dd0a968840104bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a997684da2c4cbfac5dd0a968840104bd">RTCTCMP3_L</a>&#160;&#160;&#160;(0x0008u)   /* RTC Temperature Compensation Bit 3 */</td></tr>
<tr class="separator:a997684da2c4cbfac5dd0a968840104bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb4950c6b70b20663735be3b6ebcd685"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb4950c6b70b20663735be3b6ebcd685">RTCTCMP2_L</a>&#160;&#160;&#160;(0x0004u)   /* RTC Temperature Compensation Bit 2 */</td></tr>
<tr class="separator:afb4950c6b70b20663735be3b6ebcd685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba3fb2b0a7346dd0aad17fe2687640c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aba3fb2b0a7346dd0aad17fe2687640c4">RTCTCMP1_L</a>&#160;&#160;&#160;(0x0002u)   /* RTC Temperature Compensation Bit 1 */</td></tr>
<tr class="separator:aba3fb2b0a7346dd0aad17fe2687640c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeba7054b753b904e63f7fe99b0e301f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeba7054b753b904e63f7fe99b0e301f4">RTCTCMP0_L</a>&#160;&#160;&#160;(0x0001u)   /* RTC Temperature Compensation Bit 0 */</td></tr>
<tr class="separator:aeba7054b753b904e63f7fe99b0e301f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48f234a16f6118e6b3621ba642dd17fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a48f234a16f6118e6b3621ba642dd17fb">RTCTCMPS_H</a>&#160;&#160;&#160;(0x0080u)   /* RTC Temperature Compensation Sign */</td></tr>
<tr class="separator:a48f234a16f6118e6b3621ba642dd17fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a590d431328953f78028a82b7767765dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a590d431328953f78028a82b7767765dd">RTCTCRDY_H</a>&#160;&#160;&#160;(0x0040u)   /* RTC Temperature compensation ready */</td></tr>
<tr class="separator:a590d431328953f78028a82b7767765dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed75ac7d08b02df76e0c48045343b1f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aed75ac7d08b02df76e0c48045343b1f5">RTCTCOK_H</a>&#160;&#160;&#160;(0x0020u)   /* RTC Temperature compensation write OK */</td></tr>
<tr class="separator:aed75ac7d08b02df76e0c48045343b1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d8dd5061c60cf4ec7aaf26f45cf35a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a84d8dd5061c60cf4ec7aaf26f45cf35a">RTCAE</a>&#160;&#160;&#160;(0x80)     /* Real Time Clock Alarm enable */</td></tr>
<tr class="separator:a84d8dd5061c60cf4ec7aaf26f45cf35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a3afe57c8a7bc2eb22be25a791c4496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a3afe57c8a7bc2eb22be25a791c4496">RT0PSDIV2</a>&#160;&#160;&#160;(0x2000u)   /* RTC Prescale Timer 0 Clock Divide Bit: 2 */</td></tr>
<tr class="separator:a1a3afe57c8a7bc2eb22be25a791c4496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e12670e19e1a7837bd0860b3b5e291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6e12670e19e1a7837bd0860b3b5e291">RT0PSDIV1</a>&#160;&#160;&#160;(0x1000u)   /* RTC Prescale Timer 0 Clock Divide Bit: 1 */</td></tr>
<tr class="separator:ab6e12670e19e1a7837bd0860b3b5e291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3de088fbebc81a530fab8d796e9250d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3de088fbebc81a530fab8d796e9250d9">RT0PSDIV0</a>&#160;&#160;&#160;(0x0800u)   /* RTC Prescale Timer 0 Clock Divide Bit: 0 */</td></tr>
<tr class="separator:a3de088fbebc81a530fab8d796e9250d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61643fa78e811cd97fb01a5ab3ccb0cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a61643fa78e811cd97fb01a5ab3ccb0cb">RT0PSHOLD</a>&#160;&#160;&#160;(0x0100u)   /* RTC Prescale Timer 0 Hold */</td></tr>
<tr class="separator:a61643fa78e811cd97fb01a5ab3ccb0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8df540a1b771cc337fad101d5e652bcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8df540a1b771cc337fad101d5e652bcc">RT0IP2</a>&#160;&#160;&#160;(0x0010u)   /* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</td></tr>
<tr class="separator:a8df540a1b771cc337fad101d5e652bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80a624384d9c1a27789263cb91aca1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a80a624384d9c1a27789263cb91aca1ce">RT0IP1</a>&#160;&#160;&#160;(0x0008u)   /* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</td></tr>
<tr class="separator:a80a624384d9c1a27789263cb91aca1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f3e3a68929ede6af6c884121f8af180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9f3e3a68929ede6af6c884121f8af180">RT0IP0</a>&#160;&#160;&#160;(0x0004u)   /* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</td></tr>
<tr class="separator:a9f3e3a68929ede6af6c884121f8af180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a739b7de6c7ee2986ceb5c32e2d325dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a739b7de6c7ee2986ceb5c32e2d325dfa">RT0PSIE</a>&#160;&#160;&#160;(0x0002u)   /* RTC Prescale Timer 0 Interrupt Enable Flag */</td></tr>
<tr class="separator:a739b7de6c7ee2986ceb5c32e2d325dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a353de96b0083615a72a29bec48838c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a353de96b0083615a72a29bec48838c5c">RT0PSIFG</a>&#160;&#160;&#160;(0x0001u)   /* RTC Prescale Timer 0 Interrupt Flag */</td></tr>
<tr class="separator:a353de96b0083615a72a29bec48838c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7df5c8acbfd81e7e37f186eab096bca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab7df5c8acbfd81e7e37f186eab096bca">RT0IP2_L</a>&#160;&#160;&#160;(0x0010u)   /* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</td></tr>
<tr class="separator:ab7df5c8acbfd81e7e37f186eab096bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ccb8d85394bf76b6a4bef75c2add1c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1ccb8d85394bf76b6a4bef75c2add1c0">RT0IP1_L</a>&#160;&#160;&#160;(0x0008u)   /* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</td></tr>
<tr class="separator:a1ccb8d85394bf76b6a4bef75c2add1c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab12cd83d6c13080785cfbcfe9b0dc28a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab12cd83d6c13080785cfbcfe9b0dc28a">RT0IP0_L</a>&#160;&#160;&#160;(0x0004u)   /* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</td></tr>
<tr class="separator:ab12cd83d6c13080785cfbcfe9b0dc28a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa7d6ff8d4649059a0246ff66a1c5b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa7d6ff8d4649059a0246ff66a1c5b13">RT0PSIE_L</a>&#160;&#160;&#160;(0x0002u)   /* RTC Prescale Timer 0 Interrupt Enable Flag */</td></tr>
<tr class="separator:aaa7d6ff8d4649059a0246ff66a1c5b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a690db286ec3ec7f981c5ba2904aa275b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a690db286ec3ec7f981c5ba2904aa275b">RT0PSIFG_L</a>&#160;&#160;&#160;(0x0001u)   /* RTC Prescale Timer 0 Interrupt Flag */</td></tr>
<tr class="separator:a690db286ec3ec7f981c5ba2904aa275b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64094c976519a80bb4f6e44902d8c73b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a64094c976519a80bb4f6e44902d8c73b">RT0PSDIV2_H</a>&#160;&#160;&#160;(0x0020u)   /* RTC Prescale Timer 0 Clock Divide Bit: 2 */</td></tr>
<tr class="separator:a64094c976519a80bb4f6e44902d8c73b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab88e4a68b5c0dd88863642e2780eddbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab88e4a68b5c0dd88863642e2780eddbb">RT0PSDIV1_H</a>&#160;&#160;&#160;(0x0010u)   /* RTC Prescale Timer 0 Clock Divide Bit: 1 */</td></tr>
<tr class="separator:ab88e4a68b5c0dd88863642e2780eddbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff0db234a17bb1a91c92cbf8684b3ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aff0db234a17bb1a91c92cbf8684b3ade">RT0PSDIV0_H</a>&#160;&#160;&#160;(0x0008u)   /* RTC Prescale Timer 0 Clock Divide Bit: 0 */</td></tr>
<tr class="separator:aff0db234a17bb1a91c92cbf8684b3ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a571df3df4c7c61e184f4aabffd9fe196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a571df3df4c7c61e184f4aabffd9fe196">RT0PSHOLD_H</a>&#160;&#160;&#160;(0x0001u)   /* RTC Prescale Timer 0 Hold */</td></tr>
<tr class="separator:a571df3df4c7c61e184f4aabffd9fe196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b91f57249723afeff5b46124acd510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49b91f57249723afeff5b46124acd510">RT0IP_0</a>&#160;&#160;&#160;(0x0000u)   /* RTC Prescale Timer 0 Interrupt Interval /2 */</td></tr>
<tr class="separator:a49b91f57249723afeff5b46124acd510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99150fa82b59ef7f6a4001749d582034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a99150fa82b59ef7f6a4001749d582034">RT0IP_1</a>&#160;&#160;&#160;(0x0004u)   /* RTC Prescale Timer 0 Interrupt Interval /4 */</td></tr>
<tr class="separator:a99150fa82b59ef7f6a4001749d582034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa682448376f9bf9ba94d155af2729d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa682448376f9bf9ba94d155af2729d5d">RT0IP_2</a>&#160;&#160;&#160;(0x0008u)   /* RTC Prescale Timer 0 Interrupt Interval /8 */</td></tr>
<tr class="separator:aa682448376f9bf9ba94d155af2729d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d602e36864e87dbafb28882c85e7933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d602e36864e87dbafb28882c85e7933">RT0IP_3</a>&#160;&#160;&#160;(0x000Cu)   /* RTC Prescale Timer 0 Interrupt Interval /16 */</td></tr>
<tr class="separator:a2d602e36864e87dbafb28882c85e7933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6fef48e0f35ee1640149ea68dea99c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6fef48e0f35ee1640149ea68dea99c0">RT0IP_4</a>&#160;&#160;&#160;(0x0010u)   /* RTC Prescale Timer 0 Interrupt Interval /32 */</td></tr>
<tr class="separator:ab6fef48e0f35ee1640149ea68dea99c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79aafe44119b27513e9d2e33b99d369d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a79aafe44119b27513e9d2e33b99d369d">RT0IP_5</a>&#160;&#160;&#160;(0x0014u)   /* RTC Prescale Timer 0 Interrupt Interval /64 */</td></tr>
<tr class="separator:a79aafe44119b27513e9d2e33b99d369d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a991860554488c62b6ff17762847279e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a991860554488c62b6ff17762847279e0">RT0IP_6</a>&#160;&#160;&#160;(0x0018u)   /* RTC Prescale Timer 0 Interrupt Interval /128 */</td></tr>
<tr class="separator:a991860554488c62b6ff17762847279e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc85af88552d737aeeedd1212f828d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9cc85af88552d737aeeedd1212f828d0">RT0IP_7</a>&#160;&#160;&#160;(0x001Cu)   /* RTC Prescale Timer 0 Interrupt Interval /256 */</td></tr>
<tr class="separator:a9cc85af88552d737aeeedd1212f828d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc0e76f27cbe07e67206ddaaaf3ef86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2fc0e76f27cbe07e67206ddaaaf3ef86">RT1SSEL1</a>&#160;&#160;&#160;(0x8000u)   /* RTC Prescale Timer 1 Source Select Bit 1 */</td></tr>
<tr class="separator:a2fc0e76f27cbe07e67206ddaaaf3ef86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a064390806822b79c72d991e304c12b2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a064390806822b79c72d991e304c12b2f">RT1SSEL0</a>&#160;&#160;&#160;(0x4000u)   /* RTC Prescale Timer 1 Source Select Bit 0 */</td></tr>
<tr class="separator:a064390806822b79c72d991e304c12b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf6e66d5b0c9d8801680fdc31491ff10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abf6e66d5b0c9d8801680fdc31491ff10">RT1PSDIV2</a>&#160;&#160;&#160;(0x2000u)   /* RTC Prescale Timer 1 Clock Divide Bit: 2 */</td></tr>
<tr class="separator:abf6e66d5b0c9d8801680fdc31491ff10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0affe99d446cae73db6e97f41214fc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0affe99d446cae73db6e97f41214fc9">RT1PSDIV1</a>&#160;&#160;&#160;(0x1000u)   /* RTC Prescale Timer 1 Clock Divide Bit: 1 */</td></tr>
<tr class="separator:aa0affe99d446cae73db6e97f41214fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d49280e57b75ea4916fb731a751dd10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d49280e57b75ea4916fb731a751dd10">RT1PSDIV0</a>&#160;&#160;&#160;(0x0800u)   /* RTC Prescale Timer 1 Clock Divide Bit: 0 */</td></tr>
<tr class="separator:a1d49280e57b75ea4916fb731a751dd10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b1615f728d33617f129efde7fafe72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a87b1615f728d33617f129efde7fafe72">RT1PSHOLD</a>&#160;&#160;&#160;(0x0100u)   /* RTC Prescale Timer 1 Hold */</td></tr>
<tr class="separator:a87b1615f728d33617f129efde7fafe72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3157982f465304ead10028351803a229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3157982f465304ead10028351803a229">RT1IP2</a>&#160;&#160;&#160;(0x0010u)   /* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</td></tr>
<tr class="separator:a3157982f465304ead10028351803a229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33268db844853c351d507192bce69115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a33268db844853c351d507192bce69115">RT1IP1</a>&#160;&#160;&#160;(0x0008u)   /* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</td></tr>
<tr class="separator:a33268db844853c351d507192bce69115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2ce5078897e9e5742f6fb1d97e68d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab2ce5078897e9e5742f6fb1d97e68d0f">RT1IP0</a>&#160;&#160;&#160;(0x0004u)   /* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</td></tr>
<tr class="separator:ab2ce5078897e9e5742f6fb1d97e68d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6298dd14e6cc5368f6717a8832649e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6298dd14e6cc5368f6717a8832649e0a">RT1PSIE</a>&#160;&#160;&#160;(0x0002u)   /* RTC Prescale Timer 1 Interrupt Enable Flag */</td></tr>
<tr class="separator:a6298dd14e6cc5368f6717a8832649e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0f50da5338a47ca2c58f09f6a2ec2c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab0f50da5338a47ca2c58f09f6a2ec2c8">RT1PSIFG</a>&#160;&#160;&#160;(0x0001u)   /* RTC Prescale Timer 1 Interrupt Flag */</td></tr>
<tr class="separator:ab0f50da5338a47ca2c58f09f6a2ec2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf5b1fa50ac81d910c042fb993d9f89e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaf5b1fa50ac81d910c042fb993d9f89e">RT1IP2_L</a>&#160;&#160;&#160;(0x0010u)   /* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</td></tr>
<tr class="separator:aaf5b1fa50ac81d910c042fb993d9f89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adde344bfc9ab9cee71bd7c3c1166f738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adde344bfc9ab9cee71bd7c3c1166f738">RT1IP1_L</a>&#160;&#160;&#160;(0x0008u)   /* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</td></tr>
<tr class="separator:adde344bfc9ab9cee71bd7c3c1166f738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae72b296ea33e6a93cc3c92ba9966c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae72b296ea33e6a93cc3c92ba9966c1b">RT1IP0_L</a>&#160;&#160;&#160;(0x0004u)   /* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</td></tr>
<tr class="separator:aae72b296ea33e6a93cc3c92ba9966c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc5d9e7719ed3f3f92133c8278b6a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0bc5d9e7719ed3f3f92133c8278b6a80">RT1PSIE_L</a>&#160;&#160;&#160;(0x0002u)   /* RTC Prescale Timer 1 Interrupt Enable Flag */</td></tr>
<tr class="separator:a0bc5d9e7719ed3f3f92133c8278b6a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57fb6f392fedbd36f2e5f231beea06a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a57fb6f392fedbd36f2e5f231beea06a1">RT1PSIFG_L</a>&#160;&#160;&#160;(0x0001u)   /* RTC Prescale Timer 1 Interrupt Flag */</td></tr>
<tr class="separator:a57fb6f392fedbd36f2e5f231beea06a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a841f875542f94484c4eef0b3e1d70c6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a841f875542f94484c4eef0b3e1d70c6d">RT1SSEL1_H</a>&#160;&#160;&#160;(0x0080u)   /* RTC Prescale Timer 1 Source Select Bit 1 */</td></tr>
<tr class="separator:a841f875542f94484c4eef0b3e1d70c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f69dbed08b77fbe767d339b044c0e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f69dbed08b77fbe767d339b044c0e25">RT1SSEL0_H</a>&#160;&#160;&#160;(0x0040u)   /* RTC Prescale Timer 1 Source Select Bit 0 */</td></tr>
<tr class="separator:a2f69dbed08b77fbe767d339b044c0e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdfa1cca238dc01420cd59d0f7b4f496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abdfa1cca238dc01420cd59d0f7b4f496">RT1PSDIV2_H</a>&#160;&#160;&#160;(0x0020u)   /* RTC Prescale Timer 1 Clock Divide Bit: 2 */</td></tr>
<tr class="separator:abdfa1cca238dc01420cd59d0f7b4f496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4699a9fc246a2292fb5a79503b9b5c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4699a9fc246a2292fb5a79503b9b5c12">RT1PSDIV1_H</a>&#160;&#160;&#160;(0x0010u)   /* RTC Prescale Timer 1 Clock Divide Bit: 1 */</td></tr>
<tr class="separator:a4699a9fc246a2292fb5a79503b9b5c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad617668f653ff231e5d16ae31c2b1dcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad617668f653ff231e5d16ae31c2b1dcd">RT1PSDIV0_H</a>&#160;&#160;&#160;(0x0008u)   /* RTC Prescale Timer 1 Clock Divide Bit: 0 */</td></tr>
<tr class="separator:ad617668f653ff231e5d16ae31c2b1dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a890a26994f662abf4bd82c686fca4c55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a890a26994f662abf4bd82c686fca4c55">RT1PSHOLD_H</a>&#160;&#160;&#160;(0x0001u)   /* RTC Prescale Timer 1 Hold */</td></tr>
<tr class="separator:a890a26994f662abf4bd82c686fca4c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2365b5e8b31825bc8b24206d84f5d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab2365b5e8b31825bc8b24206d84f5d7b">RT1IP_0</a>&#160;&#160;&#160;(0x0000u)   /* RTC Prescale Timer 1 Interrupt Interval /2 */</td></tr>
<tr class="separator:ab2365b5e8b31825bc8b24206d84f5d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d79f36d40336d8889d8f1d2e723477b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6d79f36d40336d8889d8f1d2e723477b">RT1IP_1</a>&#160;&#160;&#160;(0x0004u)   /* RTC Prescale Timer 1 Interrupt Interval /4 */</td></tr>
<tr class="separator:a6d79f36d40336d8889d8f1d2e723477b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed68aa96a094d209cc824f30c3f9298e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aed68aa96a094d209cc824f30c3f9298e">RT1IP_2</a>&#160;&#160;&#160;(0x0008u)   /* RTC Prescale Timer 1 Interrupt Interval /8 */</td></tr>
<tr class="separator:aed68aa96a094d209cc824f30c3f9298e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ea58c1f8d7f56f163aaca4cfa9b8c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab5ea58c1f8d7f56f163aaca4cfa9b8c3">RT1IP_3</a>&#160;&#160;&#160;(0x000Cu)   /* RTC Prescale Timer 1 Interrupt Interval /16 */</td></tr>
<tr class="separator:ab5ea58c1f8d7f56f163aaca4cfa9b8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81a79b9f3e8e73fc1df5951a48210ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81a79b9f3e8e73fc1df5951a48210ee1">RT1IP_4</a>&#160;&#160;&#160;(0x0010u)   /* RTC Prescale Timer 1 Interrupt Interval /32 */</td></tr>
<tr class="separator:a81a79b9f3e8e73fc1df5951a48210ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98475ccefdef43152a0eab0aad5b514c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a98475ccefdef43152a0eab0aad5b514c">RT1IP_5</a>&#160;&#160;&#160;(0x0014u)   /* RTC Prescale Timer 1 Interrupt Interval /64 */</td></tr>
<tr class="separator:a98475ccefdef43152a0eab0aad5b514c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfc775ba97b610b642629f7fc112c10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adfc775ba97b610b642629f7fc112c10d">RT1IP_6</a>&#160;&#160;&#160;(0x0018u)   /* RTC Prescale Timer 1 Interrupt Interval /128 */</td></tr>
<tr class="separator:adfc775ba97b610b642629f7fc112c10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dd97b54dd1fd4234fd3ad499521c76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4dd97b54dd1fd4234fd3ad499521c76c">RT1IP_7</a>&#160;&#160;&#160;(0x001Cu)   /* RTC Prescale Timer 1 Interrupt Interval /256 */</td></tr>
<tr class="separator:a4dd97b54dd1fd4234fd3ad499521c76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d13d48cd82bde3ffdec106ac3b6856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22d13d48cd82bde3ffdec106ac3b6856">RTCIV_NONE</a>&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td></tr>
<tr class="separator:a22d13d48cd82bde3ffdec106ac3b6856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac38b62abd0fa22121793e0e0ff464988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac38b62abd0fa22121793e0e0ff464988">RTCIV_RTCOFIFG</a>&#160;&#160;&#160;(0x0002u)    /* RTC Osc fault: RTCOFIFG */</td></tr>
<tr class="separator:ac38b62abd0fa22121793e0e0ff464988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5734d7c4fc2f5654e0ec37cc29f3f227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5734d7c4fc2f5654e0ec37cc29f3f227">RTCIV_RTCRDYIFG</a>&#160;&#160;&#160;(0x0004u)    /* RTC ready: RTCRDYIFG */</td></tr>
<tr class="separator:a5734d7c4fc2f5654e0ec37cc29f3f227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a97ba9e19816cb8644cd3381d0a4020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a97ba9e19816cb8644cd3381d0a4020">RTCIV_RTCTEVIFG</a>&#160;&#160;&#160;(0x0006u)    /* RTC interval timer: RTCTEVIFG */</td></tr>
<tr class="separator:a1a97ba9e19816cb8644cd3381d0a4020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71e95875f5aaf4f6e9930366ce5b35a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71e95875f5aaf4f6e9930366ce5b35a8">RTCIV_RTCAIFG</a>&#160;&#160;&#160;(0x0008u)    /* RTC user alarm: RTCAIFG */</td></tr>
<tr class="separator:a71e95875f5aaf4f6e9930366ce5b35a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad2fa6290cbfd32551d75478b9fe17b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad2fa6290cbfd32551d75478b9fe17b4">RTCIV_RT0PSIFG</a>&#160;&#160;&#160;(0x000Au)    /* RTC prescaler 0: RT0PSIFG */</td></tr>
<tr class="separator:aad2fa6290cbfd32551d75478b9fe17b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f6274959c834437bc6d044213af0525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8f6274959c834437bc6d044213af0525">RTCIV_RT1PSIFG</a>&#160;&#160;&#160;(0x000Cu)    /* RTC prescaler 1: RT1PSIFG */</td></tr>
<tr class="separator:a8f6274959c834437bc6d044213af0525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9736cf9a8625de2b2b4d432df7ea60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d9736cf9a8625de2b2b4d432df7ea60">RTC_NONE</a>&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td></tr>
<tr class="separator:a2d9736cf9a8625de2b2b4d432df7ea60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad302f37e8bc5ff097e48268f39ad2294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad302f37e8bc5ff097e48268f39ad2294">RTC_RTCOFIFG</a>&#160;&#160;&#160;(0x0002u)    /* RTC Osc fault: RTCOFIFG */</td></tr>
<tr class="separator:ad302f37e8bc5ff097e48268f39ad2294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addcb9d30a1feceec836f1b4def919e62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#addcb9d30a1feceec836f1b4def919e62">RTC_RTCRDYIFG</a>&#160;&#160;&#160;(0x0004u)    /* RTC ready: RTCRDYIFG */</td></tr>
<tr class="separator:addcb9d30a1feceec836f1b4def919e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59244f3880918d55bb07a75546a6a501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a59244f3880918d55bb07a75546a6a501">RTC_RTCTEVIFG</a>&#160;&#160;&#160;(0x0006u)    /* RTC interval timer: RTCTEVIFG */</td></tr>
<tr class="separator:a59244f3880918d55bb07a75546a6a501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae074045be5962e4f297ff365fc6536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeae074045be5962e4f297ff365fc6536">RTC_RTCAIFG</a>&#160;&#160;&#160;(0x0008u)    /* RTC user alarm: RTCAIFG */</td></tr>
<tr class="separator:aeae074045be5962e4f297ff365fc6536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa43fdc0a3415202cacce24eff1834c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa43fdc0a3415202cacce24eff1834c01">RTC_RT0PSIFG</a>&#160;&#160;&#160;(0x000Au)    /* RTC prescaler 0: RT0PSIFG */</td></tr>
<tr class="separator:aa43fdc0a3415202cacce24eff1834c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7399d4125d679ac49be87ebd57948247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7399d4125d679ac49be87ebd57948247">RTC_RT1PSIFG</a>&#160;&#160;&#160;(0x000Cu)    /* RTC prescaler 1: RT1PSIFG */</td></tr>
<tr class="separator:a7399d4125d679ac49be87ebd57948247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b91591a297cc1bd6bce37cf54885ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02b91591a297cc1bd6bce37cf54885ce">OFS_SD24BCTL0</a>&#160;&#160;&#160;(0x0000u)  /* SD24B Control Register 0 */</td></tr>
<tr class="separator:a02b91591a297cc1bd6bce37cf54885ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23ad04a253c885ac5562938ce03c1177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23ad04a253c885ac5562938ce03c1177">OFS_SD24BCTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02b91591a297cc1bd6bce37cf54885ce">OFS_SD24BCTL0</a></td></tr>
<tr class="separator:a23ad04a253c885ac5562938ce03c1177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f51fefe667d9bb4303b560385ac0260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f51fefe667d9bb4303b560385ac0260">OFS_SD24BCTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02b91591a297cc1bd6bce37cf54885ce">OFS_SD24BCTL0</a>+1</td></tr>
<tr class="separator:a4f51fefe667d9bb4303b560385ac0260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0d20503562c9a91a54b17c566938732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0d20503562c9a91a54b17c566938732">OFS_SD24BCTL1</a>&#160;&#160;&#160;(0x0002u)  /* SD24B Control Register 1 */</td></tr>
<tr class="separator:aa0d20503562c9a91a54b17c566938732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09e94b48ea7d9e6bde1f024726074710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a09e94b48ea7d9e6bde1f024726074710">OFS_SD24BCTL1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0d20503562c9a91a54b17c566938732">OFS_SD24BCTL1</a></td></tr>
<tr class="separator:a09e94b48ea7d9e6bde1f024726074710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63716f7333b7caf77451c7b462a216e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a63716f7333b7caf77451c7b462a216e2">OFS_SD24BCTL1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0d20503562c9a91a54b17c566938732">OFS_SD24BCTL1</a>+1</td></tr>
<tr class="separator:a63716f7333b7caf77451c7b462a216e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb6fffe095bec02b4329c2ae46f5e49c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb6fffe095bec02b4329c2ae46f5e49c">OFS_SD24BTRGCTL</a>&#160;&#160;&#160;(0x0004u)  /* SD24B Trigger Control Register */</td></tr>
<tr class="separator:afb6fffe095bec02b4329c2ae46f5e49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a657f6677b6351ee87763622a129fa39b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a657f6677b6351ee87763622a129fa39b">OFS_SD24BTRGCTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb6fffe095bec02b4329c2ae46f5e49c">OFS_SD24BTRGCTL</a></td></tr>
<tr class="separator:a657f6677b6351ee87763622a129fa39b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a844ce94e1ac336e2e0eb56cbb0365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa2a844ce94e1ac336e2e0eb56cbb0365">OFS_SD24BTRGCTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb6fffe095bec02b4329c2ae46f5e49c">OFS_SD24BTRGCTL</a>+1</td></tr>
<tr class="separator:aa2a844ce94e1ac336e2e0eb56cbb0365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9339ff3aaa8e91b8d541579b5aa3c15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae9339ff3aaa8e91b8d541579b5aa3c15">OFS_SD24BTRGOSR</a>&#160;&#160;&#160;(0x0006u)  /* SD24B Trigger OSR Control Register */</td></tr>
<tr class="separator:ae9339ff3aaa8e91b8d541579b5aa3c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23038fa2e4d956babcd78086d48c1935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23038fa2e4d956babcd78086d48c1935">OFS_SD24BTRGOSR_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae9339ff3aaa8e91b8d541579b5aa3c15">OFS_SD24BTRGOSR</a></td></tr>
<tr class="separator:a23038fa2e4d956babcd78086d48c1935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54d0b6881911fafe69529abca2cc77cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54d0b6881911fafe69529abca2cc77cd">OFS_SD24BTRGOSR_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae9339ff3aaa8e91b8d541579b5aa3c15">OFS_SD24BTRGOSR</a>+1</td></tr>
<tr class="separator:a54d0b6881911fafe69529abca2cc77cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2555e3a4b8dd06b42bdf18e1574e378d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2555e3a4b8dd06b42bdf18e1574e378d">OFS_SD24BTRGPRE</a>&#160;&#160;&#160;(0x0008u)  /* SD24B Trigger Preload Register */</td></tr>
<tr class="separator:a2555e3a4b8dd06b42bdf18e1574e378d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94e96b653bff84d96b683f190b8633e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a94e96b653bff84d96b683f190b8633e3">OFS_SD24BTRGPRE_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2555e3a4b8dd06b42bdf18e1574e378d">OFS_SD24BTRGPRE</a></td></tr>
<tr class="separator:a94e96b653bff84d96b683f190b8633e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99d7deab8acd7ae32ebb0dcf9031a236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a99d7deab8acd7ae32ebb0dcf9031a236">OFS_SD24BTRGPRE_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2555e3a4b8dd06b42bdf18e1574e378d">OFS_SD24BTRGPRE</a>+1</td></tr>
<tr class="separator:a99d7deab8acd7ae32ebb0dcf9031a236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0eae05287bcba66933929326af465aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad0eae05287bcba66933929326af465aa">OFS_SD24BIFG</a>&#160;&#160;&#160;(0x000Au)  /* SD24B Interrupt Flag Register */</td></tr>
<tr class="separator:ad0eae05287bcba66933929326af465aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c414ffc000d7c4a5250dc6afd420a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9c414ffc000d7c4a5250dc6afd420a8f">OFS_SD24BIFG_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad0eae05287bcba66933929326af465aa">OFS_SD24BIFG</a></td></tr>
<tr class="separator:a9c414ffc000d7c4a5250dc6afd420a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1306087bb775384a8928965f5c816e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac1306087bb775384a8928965f5c816e3">OFS_SD24BIFG_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad0eae05287bcba66933929326af465aa">OFS_SD24BIFG</a>+1</td></tr>
<tr class="separator:ac1306087bb775384a8928965f5c816e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4670488bdb6acdc682ae2d3e9d4c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9a4670488bdb6acdc682ae2d3e9d4c1a">OFS_SD24BIE</a>&#160;&#160;&#160;(0x000Cu)  /* SD24B Interrupt Enable Register */</td></tr>
<tr class="separator:a9a4670488bdb6acdc682ae2d3e9d4c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0536fee4017dd5c50adf7a5d1545175f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0536fee4017dd5c50adf7a5d1545175f">OFS_SD24BIE_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9a4670488bdb6acdc682ae2d3e9d4c1a">OFS_SD24BIE</a></td></tr>
<tr class="separator:a0536fee4017dd5c50adf7a5d1545175f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d7aeb27f3db1fa96cb8fd5e2aceef63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4d7aeb27f3db1fa96cb8fd5e2aceef63">OFS_SD24BIE_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9a4670488bdb6acdc682ae2d3e9d4c1a">OFS_SD24BIE</a>+1</td></tr>
<tr class="separator:a4d7aeb27f3db1fa96cb8fd5e2aceef63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa712bbf059dfaee5abf5f4ab00f664be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa712bbf059dfaee5abf5f4ab00f664be">OFS_SD24BIV</a>&#160;&#160;&#160;(0x000Eu)  /* SD24B Interrupt Vector Register */</td></tr>
<tr class="separator:aa712bbf059dfaee5abf5f4ab00f664be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a924b01389e36f97d29d20aca7594257a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a924b01389e36f97d29d20aca7594257a">OFS_SD24BIV_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa712bbf059dfaee5abf5f4ab00f664be">OFS_SD24BIV</a></td></tr>
<tr class="separator:a924b01389e36f97d29d20aca7594257a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40d2b9e93d5a824bffe89d87f9953908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40d2b9e93d5a824bffe89d87f9953908">OFS_SD24BIV_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa712bbf059dfaee5abf5f4ab00f664be">OFS_SD24BIV</a>+1</td></tr>
<tr class="separator:a40d2b9e93d5a824bffe89d87f9953908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aa56d53c24c26014357d328232843c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7aa56d53c24c26014357d328232843c3">OFS_SD24BCCTL0</a>&#160;&#160;&#160;(0x0010u)  /* SD24B Channel 0 Control Register */</td></tr>
<tr class="separator:a7aa56d53c24c26014357d328232843c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21985c8c9248baad96602fdc03a18e4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a21985c8c9248baad96602fdc03a18e4e">OFS_SD24BCCTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7aa56d53c24c26014357d328232843c3">OFS_SD24BCCTL0</a></td></tr>
<tr class="separator:a21985c8c9248baad96602fdc03a18e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a824a9c2a457fa26e2f71ab41c71397f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a824a9c2a457fa26e2f71ab41c71397f5">OFS_SD24BCCTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7aa56d53c24c26014357d328232843c3">OFS_SD24BCCTL0</a>+1</td></tr>
<tr class="separator:a824a9c2a457fa26e2f71ab41c71397f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc3aa5d897b38bf1d8501bd4f4283a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7bc3aa5d897b38bf1d8501bd4f4283a7">OFS_SD24BINCTL0</a>&#160;&#160;&#160;(0x0012u)  /* SD24B Channel 0 Input Control Register */</td></tr>
<tr class="separator:a7bc3aa5d897b38bf1d8501bd4f4283a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36b6df93dfd9f70451ce4ffca3b7b22a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a36b6df93dfd9f70451ce4ffca3b7b22a">OFS_SD24BINCTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7bc3aa5d897b38bf1d8501bd4f4283a7">OFS_SD24BINCTL0</a></td></tr>
<tr class="separator:a36b6df93dfd9f70451ce4ffca3b7b22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4075098cb0580d088c2ddcf3dbafa3ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4075098cb0580d088c2ddcf3dbafa3ac">OFS_SD24BINCTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7bc3aa5d897b38bf1d8501bd4f4283a7">OFS_SD24BINCTL0</a>+1</td></tr>
<tr class="separator:a4075098cb0580d088c2ddcf3dbafa3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4bc6b16b23b927a097b01642cb3107d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af4bc6b16b23b927a097b01642cb3107d">OFS_SD24BOSR0</a>&#160;&#160;&#160;(0x0014u)  /* SD24B Channel 0 OSR Control Register */</td></tr>
<tr class="separator:af4bc6b16b23b927a097b01642cb3107d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96e22d9899190cc07e6a45070e652d02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a96e22d9899190cc07e6a45070e652d02">OFS_SD24BOSR0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af4bc6b16b23b927a097b01642cb3107d">OFS_SD24BOSR0</a></td></tr>
<tr class="separator:a96e22d9899190cc07e6a45070e652d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08d3a7ad9879ac3d3069991e590402f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a08d3a7ad9879ac3d3069991e590402f9">OFS_SD24BOSR0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af4bc6b16b23b927a097b01642cb3107d">OFS_SD24BOSR0</a>+1</td></tr>
<tr class="separator:a08d3a7ad9879ac3d3069991e590402f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e7323d3e6e4979de8d31dbd535427eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e7323d3e6e4979de8d31dbd535427eb">OFS_SD24BPRE0</a>&#160;&#160;&#160;(0x0016u)  /* SD24B Channel 0 Preload Register */</td></tr>
<tr class="separator:a1e7323d3e6e4979de8d31dbd535427eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68beb150740966b3bc0f2016826a1df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a68beb150740966b3bc0f2016826a1df4">OFS_SD24BPRE0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e7323d3e6e4979de8d31dbd535427eb">OFS_SD24BPRE0</a></td></tr>
<tr class="separator:a68beb150740966b3bc0f2016826a1df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9772b720d85e143998b404b483d61469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9772b720d85e143998b404b483d61469">OFS_SD24BPRE0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e7323d3e6e4979de8d31dbd535427eb">OFS_SD24BPRE0</a>+1</td></tr>
<tr class="separator:a9772b720d85e143998b404b483d61469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60c95da83293cc30f503f2c8cc5d949b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a60c95da83293cc30f503f2c8cc5d949b">OFS_SD24BMEML0</a>&#160;&#160;&#160;(0x0050u)  /* SD24B Channel 0 Conversion Memory Low word */</td></tr>
<tr class="separator:a60c95da83293cc30f503f2c8cc5d949b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09687210ff45698f8689deec4ca47d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a09687210ff45698f8689deec4ca47d09">OFS_SD24BMEML0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a60c95da83293cc30f503f2c8cc5d949b">OFS_SD24BMEML0</a></td></tr>
<tr class="separator:a09687210ff45698f8689deec4ca47d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909720ae082dd45a4ece70789679e60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a909720ae082dd45a4ece70789679e60d">OFS_SD24BMEML0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a60c95da83293cc30f503f2c8cc5d949b">OFS_SD24BMEML0</a>+1</td></tr>
<tr class="separator:a909720ae082dd45a4ece70789679e60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a839b53b177248a7efbffbde1c603685f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a839b53b177248a7efbffbde1c603685f">OFS_SD24BMEMH0</a>&#160;&#160;&#160;(0x0052u)  /* SD24B Channel 0 Conversion Memory High Word */</td></tr>
<tr class="separator:a839b53b177248a7efbffbde1c603685f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bed7906d70a52c0931c8f928a348aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8bed7906d70a52c0931c8f928a348aab">OFS_SD24BMEMH0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a839b53b177248a7efbffbde1c603685f">OFS_SD24BMEMH0</a></td></tr>
<tr class="separator:a8bed7906d70a52c0931c8f928a348aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae292394393b3e32fe3e9d49ec403ba57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae292394393b3e32fe3e9d49ec403ba57">OFS_SD24BMEMH0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a839b53b177248a7efbffbde1c603685f">OFS_SD24BMEMH0</a>+1</td></tr>
<tr class="separator:ae292394393b3e32fe3e9d49ec403ba57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5b11d20505d29741f6e190ac705a0d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af5b11d20505d29741f6e190ac705a0d9">SD24OV32</a>&#160;&#160;&#160;(0x0002u)  /* SD24B Overflow Control */</td></tr>
<tr class="separator:af5b11d20505d29741f6e190ac705a0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c191437ef6139bf3f34fef68752c147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0c191437ef6139bf3f34fef68752c147">SD24REFS</a>&#160;&#160;&#160;(0x0004u)  /* SD24B Reference Select */</td></tr>
<tr class="separator:a0c191437ef6139bf3f34fef68752c147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe72f5eeb58615bd9340a946be07f371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afe72f5eeb58615bd9340a946be07f371">SD24SSEL0</a>&#160;&#160;&#160;(0x0010u)  /* SD24B Clock Source Select 0 */</td></tr>
<tr class="separator:afe72f5eeb58615bd9340a946be07f371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae09f4613c18de613798f6ce927b56e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae09f4613c18de613798f6ce927b56e6f">SD24SSEL1</a>&#160;&#160;&#160;(0x0020u)  /* SD24B Clock Source Select 1 */</td></tr>
<tr class="separator:ae09f4613c18de613798f6ce927b56e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad395687402ea3149de93381716a5392b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad395687402ea3149de93381716a5392b">SD24M4</a>&#160;&#160;&#160;(0x0040u)  /* SD24B Modulator clock to Manchester decoder clock ratio */</td></tr>
<tr class="separator:ad395687402ea3149de93381716a5392b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3cd91afd643d4966db84c051a09999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abe3cd91afd643d4966db84c051a09999">SD24CLKOS</a>&#160;&#160;&#160;(0x0080u)  /* SD24B Clock Output Select */</td></tr>
<tr class="separator:abe3cd91afd643d4966db84c051a09999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3776e29c4a561df10e0ba405fe925070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3776e29c4a561df10e0ba405fe925070">SD24PDIV0</a>&#160;&#160;&#160;(0x0100u)  /* SD24B Frequency pre-scaler Bit 0 */</td></tr>
<tr class="separator:a3776e29c4a561df10e0ba405fe925070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a483d671f394aa60c1cc9fad01d39860e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a483d671f394aa60c1cc9fad01d39860e">SD24PDIV1</a>&#160;&#160;&#160;(0x0200u)  /* SD24B Frequency pre-scaler Bit 1 */</td></tr>
<tr class="separator:a483d671f394aa60c1cc9fad01d39860e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b884afddfa74f0f34c9c610a836fd0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2b884afddfa74f0f34c9c610a836fd0c">SD24PDIV2</a>&#160;&#160;&#160;(0x0400u)  /* SD24B Frequency pre-scaler Bit 2 */</td></tr>
<tr class="separator:a2b884afddfa74f0f34c9c610a836fd0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ff5d136701f8ac880039e61c022cbf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ff5d136701f8ac880039e61c022cbf3">SD24DIV0</a>&#160;&#160;&#160;(0x0800u)  /* SD24B Frequency Divider Bit 0 */</td></tr>
<tr class="separator:a3ff5d136701f8ac880039e61c022cbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f79babae93303bdded31d8395642843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f79babae93303bdded31d8395642843">SD24DIV1</a>&#160;&#160;&#160;(0x1000u)  /* SD24B Frequency Divider Bit 1 */</td></tr>
<tr class="separator:a2f79babae93303bdded31d8395642843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad02876f7a53525af777350d101861663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad02876f7a53525af777350d101861663">SD24DIV2</a>&#160;&#160;&#160;(0x2000u)  /* SD24B Frequency Divider Bit 2 */</td></tr>
<tr class="separator:ad02876f7a53525af777350d101861663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25260d5d784b32bea12dc6114a51992e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a25260d5d784b32bea12dc6114a51992e">SD24DIV3</a>&#160;&#160;&#160;(0x4000u)  /* SD24B Frequency Divider Bit 3 */</td></tr>
<tr class="separator:a25260d5d784b32bea12dc6114a51992e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a9a62d7881caac510ac4c8a9735380b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a9a62d7881caac510ac4c8a9735380b">SD24DIV4</a>&#160;&#160;&#160;(0x8000u)  /* SD24B Frequency Divider Bit 4 */</td></tr>
<tr class="separator:a1a9a62d7881caac510ac4c8a9735380b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09df0818b11ca28e4fb8c737daf77e26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a09df0818b11ca28e4fb8c737daf77e26">SD24OV32_L</a>&#160;&#160;&#160;(0x0002u)  /* SD24B Overflow Control */</td></tr>
<tr class="separator:a09df0818b11ca28e4fb8c737daf77e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bc514b8c654cee040770b182aea4a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3bc514b8c654cee040770b182aea4a63">SD24REFS_L</a>&#160;&#160;&#160;(0x0004u)  /* SD24B Reference Select */</td></tr>
<tr class="separator:a3bc514b8c654cee040770b182aea4a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80410c937803bec7d71cd0cfa56c6be1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a80410c937803bec7d71cd0cfa56c6be1">SD24SSEL0_L</a>&#160;&#160;&#160;(0x0010u)  /* SD24B Clock Source Select 0 */</td></tr>
<tr class="separator:a80410c937803bec7d71cd0cfa56c6be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c374829d07768615bdcd4eda61733c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82c374829d07768615bdcd4eda61733c">SD24SSEL1_L</a>&#160;&#160;&#160;(0x0020u)  /* SD24B Clock Source Select 1 */</td></tr>
<tr class="separator:a82c374829d07768615bdcd4eda61733c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4588530790abeeb363e2438d9a7cdbb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4588530790abeeb363e2438d9a7cdbb2">SD24M4_L</a>&#160;&#160;&#160;(0x0040u)  /* SD24B Modulator clock to Manchester decoder clock ratio */</td></tr>
<tr class="separator:a4588530790abeeb363e2438d9a7cdbb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51b57b01dcaf36fe4827b737c97dc51a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a51b57b01dcaf36fe4827b737c97dc51a">SD24CLKOS_L</a>&#160;&#160;&#160;(0x0080u)  /* SD24B Clock Output Select */</td></tr>
<tr class="separator:a51b57b01dcaf36fe4827b737c97dc51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec40583650833d0e26c8325cd6af5952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aec40583650833d0e26c8325cd6af5952">SD24PDIV0_H</a>&#160;&#160;&#160;(0x0001u)  /* SD24B Frequency pre-scaler Bit 0 */</td></tr>
<tr class="separator:aec40583650833d0e26c8325cd6af5952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab0f5a34fb2ce0049d5e70dd0ac8cfe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab0f5a34fb2ce0049d5e70dd0ac8cfe6">SD24PDIV1_H</a>&#160;&#160;&#160;(0x0002u)  /* SD24B Frequency pre-scaler Bit 1 */</td></tr>
<tr class="separator:aab0f5a34fb2ce0049d5e70dd0ac8cfe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f8226ed3cbfd7e6b1b8c7fb662e76cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f8226ed3cbfd7e6b1b8c7fb662e76cd">SD24PDIV2_H</a>&#160;&#160;&#160;(0x0004u)  /* SD24B Frequency pre-scaler Bit 2 */</td></tr>
<tr class="separator:a6f8226ed3cbfd7e6b1b8c7fb662e76cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a049a7daa9d6db26b93a8e08a9ebcec86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a049a7daa9d6db26b93a8e08a9ebcec86">SD24DIV0_H</a>&#160;&#160;&#160;(0x0008u)  /* SD24B Frequency Divider Bit 0 */</td></tr>
<tr class="separator:a049a7daa9d6db26b93a8e08a9ebcec86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e7432960409bda619c8c46d1ef1e6f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2e7432960409bda619c8c46d1ef1e6f8">SD24DIV1_H</a>&#160;&#160;&#160;(0x0010u)  /* SD24B Frequency Divider Bit 1 */</td></tr>
<tr class="separator:a2e7432960409bda619c8c46d1ef1e6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca25814a23d840f0d7f17cb9fcfa91f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adca25814a23d840f0d7f17cb9fcfa91f">SD24DIV2_H</a>&#160;&#160;&#160;(0x0020u)  /* SD24B Frequency Divider Bit 2 */</td></tr>
<tr class="separator:adca25814a23d840f0d7f17cb9fcfa91f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abba26bb4a6a2d72ad77931fc7c2e5f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abba26bb4a6a2d72ad77931fc7c2e5f63">SD24DIV3_H</a>&#160;&#160;&#160;(0x0040u)  /* SD24B Frequency Divider Bit 3 */</td></tr>
<tr class="separator:abba26bb4a6a2d72ad77931fc7c2e5f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a750bdce1dcc974ad085e4f7181406d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a750bdce1dcc974ad085e4f7181406d55">SD24DIV4_H</a>&#160;&#160;&#160;(0x0080u)  /* SD24B Frequency Divider Bit 4 */</td></tr>
<tr class="separator:a750bdce1dcc974ad085e4f7181406d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd21014b85c78c55256544ac707b94a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8cd21014b85c78c55256544ac707b94a">SD24SSEL_0</a>&#160;&#160;&#160;(0x0000u)  /* SD24B Clock Source Select MCLK  */</td></tr>
<tr class="separator:a8cd21014b85c78c55256544ac707b94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafcaa96c90540a0d7b41e5270b8e1cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafcaa96c90540a0d7b41e5270b8e1cab">SD24SSEL_1</a>&#160;&#160;&#160;(0x0010u)  /* SD24B Clock Source Select SMCLK */</td></tr>
<tr class="separator:aafcaa96c90540a0d7b41e5270b8e1cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addcb283e30910f6a6bd6432e53091ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#addcb283e30910f6a6bd6432e53091ba3">SD24SSEL_2</a>&#160;&#160;&#160;(0x0020u)  /* SD24B Clock Source Select ACLK  */</td></tr>
<tr class="separator:addcb283e30910f6a6bd6432e53091ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a439ac156893b75dbb23b530c6c691009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a439ac156893b75dbb23b530c6c691009">SD24SSEL_3</a>&#160;&#160;&#160;(0x0030u)  /* SD24B Clock Source Select TACLK */</td></tr>
<tr class="separator:a439ac156893b75dbb23b530c6c691009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6fccd4adc7e387f902b33a5716ca34c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6fccd4adc7e387f902b33a5716ca34c">SD24SSEL__MCLK</a>&#160;&#160;&#160;(0x0000u)  /* SD24B Clock Source Select MCLK  */</td></tr>
<tr class="separator:ac6fccd4adc7e387f902b33a5716ca34c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2097422c225a32c3bd3964556931725d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2097422c225a32c3bd3964556931725d">SD24SSEL__SMCLK</a>&#160;&#160;&#160;(0x0010u)  /* SD24B Clock Source Select SMCLK */</td></tr>
<tr class="separator:a2097422c225a32c3bd3964556931725d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc9a9bf50ee1930c9f939b98463a9a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afc9a9bf50ee1930c9f939b98463a9a64">SD24SSEL__ACLK</a>&#160;&#160;&#160;(0x0020u)  /* SD24B Clock Source Select ACLK  */</td></tr>
<tr class="separator:afc9a9bf50ee1930c9f939b98463a9a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99fd8c5254d13ac0a7248da3065bbc93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a99fd8c5254d13ac0a7248da3065bbc93">SD24SSEL__SD24CLK</a>&#160;&#160;&#160;(0x0030u)  /* SD24B Clock Source Select SD24CLK */</td></tr>
<tr class="separator:a99fd8c5254d13ac0a7248da3065bbc93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f51470918e1d8338fcdf412235f632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a68f51470918e1d8338fcdf412235f632">SD24PDIV_0</a>&#160;&#160;&#160;(0x0000u)  /* SD24B Frequency pre-scaler  /1 */</td></tr>
<tr class="separator:a68f51470918e1d8338fcdf412235f632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5da9e80fa76f3660c86677c74b91c4ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5da9e80fa76f3660c86677c74b91c4ed">SD24PDIV_1</a>&#160;&#160;&#160;(0x0100u)  /* SD24B Frequency pre-scaler  /2 */</td></tr>
<tr class="separator:a5da9e80fa76f3660c86677c74b91c4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c71a6af7d53ead8d8cea5336a8e7fd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2c71a6af7d53ead8d8cea5336a8e7fd5">SD24PDIV_2</a>&#160;&#160;&#160;(0x0200u)  /* SD24B Frequency pre-scaler  /4 */</td></tr>
<tr class="separator:a2c71a6af7d53ead8d8cea5336a8e7fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf1cc8a1a61e207cbf6f961856acf804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adf1cc8a1a61e207cbf6f961856acf804">SD24PDIV_3</a>&#160;&#160;&#160;(0x0300u)  /* SD24B Frequency pre-scaler  /8 */</td></tr>
<tr class="separator:adf1cc8a1a61e207cbf6f961856acf804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addab659a98e3dfa28cc6314e528a872c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#addab659a98e3dfa28cc6314e528a872c">SD24PDIV_4</a>&#160;&#160;&#160;(0x0400u)  /* SD24B Frequency pre-scaler  /16 */</td></tr>
<tr class="separator:addab659a98e3dfa28cc6314e528a872c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b53dc95958b73eac503b9489b64ed12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b53dc95958b73eac503b9489b64ed12">SD24PDIV_5</a>&#160;&#160;&#160;(0x0500u)  /* SD24B Frequency pre-scaler  /32 */</td></tr>
<tr class="separator:a3b53dc95958b73eac503b9489b64ed12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e3dba89ea44769dfc5730ec5ed4d514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e3dba89ea44769dfc5730ec5ed4d514">SD24PDIV_6</a>&#160;&#160;&#160;(0x0600u)  /* SD24B Frequency pre-scaler  /64 */</td></tr>
<tr class="separator:a6e3dba89ea44769dfc5730ec5ed4d514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ab7349daabe8b437d5118e2c1fc5e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0ab7349daabe8b437d5118e2c1fc5e00">SD24PDIV_7</a>&#160;&#160;&#160;(0x0700u)  /* SD24B Frequency pre-scaler  /128 */</td></tr>
<tr class="separator:a0ab7349daabe8b437d5118e2c1fc5e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c246076d09c2e5fc4acfa768b62df44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6c246076d09c2e5fc4acfa768b62df44">SD24GRP0SC</a>&#160;&#160;&#160;(0x0001u)  /* SD24B Group 0 Start Conversion */</td></tr>
<tr class="separator:a6c246076d09c2e5fc4acfa768b62df44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14b6b108504b75b3021e395cd31a9f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a14b6b108504b75b3021e395cd31a9f66">SD24GRP1SC</a>&#160;&#160;&#160;(0x0002u)  /* SD24B Group 1 Start Conversion */</td></tr>
<tr class="separator:a14b6b108504b75b3021e395cd31a9f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac01f095c2bc90b83cfaa19f76b935cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac01f095c2bc90b83cfaa19f76b935cb5">SD24GRP2SC</a>&#160;&#160;&#160;(0x0004u)  /* SD24B Group 2 Start Conversion */</td></tr>
<tr class="separator:ac01f095c2bc90b83cfaa19f76b935cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac37d0c72158c000e6313b935b5b141fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac37d0c72158c000e6313b935b5b141fa">SD24GRP3SC</a>&#160;&#160;&#160;(0x0008u)  /* SD24B Group 3 Start Conversion */</td></tr>
<tr class="separator:ac37d0c72158c000e6313b935b5b141fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac013f10839dadfadc9bb59f899e8cbe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac013f10839dadfadc9bb59f899e8cbe9">SD24DMA0</a>&#160;&#160;&#160;(0x0100u)  /* SD24B DMA Trigger Select Bit 0 */</td></tr>
<tr class="separator:ac013f10839dadfadc9bb59f899e8cbe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64f2eb96bf95d6343e8653d320600a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a64f2eb96bf95d6343e8653d320600a62">SD24DMA1</a>&#160;&#160;&#160;(0x0200u)  /* SD24B DMA Trigger Select Bit 1 */</td></tr>
<tr class="separator:a64f2eb96bf95d6343e8653d320600a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabe662bf5af15485e2abb8d6d1f9a6d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabe662bf5af15485e2abb8d6d1f9a6d2">SD24DMA2</a>&#160;&#160;&#160;(0x0400u)  /* SD24B DMA Trigger Select Bit 2 */</td></tr>
<tr class="separator:aabe662bf5af15485e2abb8d6d1f9a6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcc71689ae847a94b42e2deba1820bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adcc71689ae847a94b42e2deba1820bec">SD24DMA3</a>&#160;&#160;&#160;(0x0800u)  /* SD24B DMA Trigger Select Bit 3 */</td></tr>
<tr class="separator:adcc71689ae847a94b42e2deba1820bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad748e98e2d5881fbf426b6b805425b86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad748e98e2d5881fbf426b6b805425b86">SD24GRP0SC_L</a>&#160;&#160;&#160;(0x0001u)  /* SD24B Group 0 Start Conversion */</td></tr>
<tr class="separator:ad748e98e2d5881fbf426b6b805425b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d02ba6132638eb8b7eff4a76f08c8fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d02ba6132638eb8b7eff4a76f08c8fb">SD24GRP1SC_L</a>&#160;&#160;&#160;(0x0002u)  /* SD24B Group 1 Start Conversion */</td></tr>
<tr class="separator:a9d02ba6132638eb8b7eff4a76f08c8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a41d55d805424c6ecfb94c2505fa0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a39a41d55d805424c6ecfb94c2505fa0b">SD24GRP2SC_L</a>&#160;&#160;&#160;(0x0004u)  /* SD24B Group 2 Start Conversion */</td></tr>
<tr class="separator:a39a41d55d805424c6ecfb94c2505fa0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fe6a052a335c0d84bea23a23356c34b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3fe6a052a335c0d84bea23a23356c34b">SD24GRP3SC_L</a>&#160;&#160;&#160;(0x0008u)  /* SD24B Group 3 Start Conversion */</td></tr>
<tr class="separator:a3fe6a052a335c0d84bea23a23356c34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38776cd68e2349ef41ec7acacf6ed29f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a38776cd68e2349ef41ec7acacf6ed29f">SD24DMA0_H</a>&#160;&#160;&#160;(0x0001u)  /* SD24B DMA Trigger Select Bit 0 */</td></tr>
<tr class="separator:a38776cd68e2349ef41ec7acacf6ed29f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5af25b6e40e0c4ede3c2056eff6140a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5af25b6e40e0c4ede3c2056eff6140a8">SD24DMA1_H</a>&#160;&#160;&#160;(0x0002u)  /* SD24B DMA Trigger Select Bit 1 */</td></tr>
<tr class="separator:a5af25b6e40e0c4ede3c2056eff6140a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1276f0185773c581eec9dff008b38ce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1276f0185773c581eec9dff008b38ce3">SD24DMA2_H</a>&#160;&#160;&#160;(0x0004u)  /* SD24B DMA Trigger Select Bit 2 */</td></tr>
<tr class="separator:a1276f0185773c581eec9dff008b38ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ad3ac4c70068b54880e20c49968ca2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ad3ac4c70068b54880e20c49968ca2e">SD24DMA3_H</a>&#160;&#160;&#160;(0x0008u)  /* SD24B DMA Trigger Select Bit 3 */</td></tr>
<tr class="separator:a3ad3ac4c70068b54880e20c49968ca2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55cedde448aa3277356b50bb324409c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a55cedde448aa3277356b50bb324409c6">SD24DMA_0</a>&#160;&#160;&#160;(0x0000u)  /* SD24B DMA Trigger: 0 */</td></tr>
<tr class="separator:a55cedde448aa3277356b50bb324409c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78fe6cf51190853873b20aff512f192a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a78fe6cf51190853873b20aff512f192a">SD24DMA_1</a>&#160;&#160;&#160;(0x0100u)  /* SD24B DMA Trigger: 1 */</td></tr>
<tr class="separator:a78fe6cf51190853873b20aff512f192a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac057592375a691d2554b8ddc69f42906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac057592375a691d2554b8ddc69f42906">SD24DMA_2</a>&#160;&#160;&#160;(0x0200u)  /* SD24B DMA Trigger: 2 */</td></tr>
<tr class="separator:ac057592375a691d2554b8ddc69f42906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab43b13ffed27e98a976ed59cdc954503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab43b13ffed27e98a976ed59cdc954503">SD24DMA_3</a>&#160;&#160;&#160;(0x0300u)  /* SD24B DMA Trigger: 3 */</td></tr>
<tr class="separator:ab43b13ffed27e98a976ed59cdc954503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e1b3231c2c09c3a21f271367489d41d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2e1b3231c2c09c3a21f271367489d41d">SD24DMA_4</a>&#160;&#160;&#160;(0x0400u)  /* SD24B DMA Trigger: 4 */</td></tr>
<tr class="separator:a2e1b3231c2c09c3a21f271367489d41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a817652fa80786586c418472e609d0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a817652fa80786586c418472e609d0b">SD24DMA_5</a>&#160;&#160;&#160;(0x0500u)  /* SD24B DMA Trigger: 5 */</td></tr>
<tr class="separator:a5a817652fa80786586c418472e609d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a144662bd5a5e00b882251536dcce4469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a144662bd5a5e00b882251536dcce4469">SD24DMA_6</a>&#160;&#160;&#160;(0x0600u)  /* SD24B DMA Trigger: 6 */</td></tr>
<tr class="separator:a144662bd5a5e00b882251536dcce4469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bd4e712c652fe465b9a7c92b6a4968e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0bd4e712c652fe465b9a7c92b6a4968e">SD24DMA_7</a>&#160;&#160;&#160;(0x0700u)  /* SD24B DMA Trigger: 7 */</td></tr>
<tr class="separator:a0bd4e712c652fe465b9a7c92b6a4968e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a415f138a1fede45b25c0b014e8408444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a415f138a1fede45b25c0b014e8408444">SD24DMA_8</a>&#160;&#160;&#160;(0x0800u)  /* SD24B DMA Trigger: 8 */</td></tr>
<tr class="separator:a415f138a1fede45b25c0b014e8408444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa33c1c8a8075d9a2ec574f4a46d4e962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa33c1c8a8075d9a2ec574f4a46d4e962">SD24SC</a>&#160;&#160;&#160;(0x0001u)  /* SD24B Start Conversion */</td></tr>
<tr class="separator:aa33c1c8a8075d9a2ec574f4a46d4e962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ee57738042222a65b076a408f2893a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5ee57738042222a65b076a408f2893a5">SD24SCS0</a>&#160;&#160;&#160;(0x0002u)  /* SD24B Start Conversion Select Bit 0 */</td></tr>
<tr class="separator:a5ee57738042222a65b076a408f2893a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef521f7aac3f78d94daeefdb6e8b46b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aef521f7aac3f78d94daeefdb6e8b46b5">SD24SCS1</a>&#160;&#160;&#160;(0x0004u)  /* SD24B Start Conversion Select Bit 1 */</td></tr>
<tr class="separator:aef521f7aac3f78d94daeefdb6e8b46b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c51e7255f435ed6a7e51d44009bdc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad7c51e7255f435ed6a7e51d44009bdc8">SD24SCS2</a>&#160;&#160;&#160;(0x0008u)  /* SD24B Start Conversion Select Bit 2 */</td></tr>
<tr class="separator:ad7c51e7255f435ed6a7e51d44009bdc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50ecfa0728a57cdc681d23b13e5229ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a50ecfa0728a57cdc681d23b13e5229ef">SD24SNGL</a>&#160;&#160;&#160;(0x0100u)  /* SD24B Single Trigger Mode */</td></tr>
<tr class="separator:a50ecfa0728a57cdc681d23b13e5229ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34e68b12c9b0efab9a9fc8ceb01ad0e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34e68b12c9b0efab9a9fc8ceb01ad0e6">SD24TRGIFG</a>&#160;&#160;&#160;(0x0400u)  /* SD24B Trigger Interrupt Flag */</td></tr>
<tr class="separator:a34e68b12c9b0efab9a9fc8ceb01ad0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ffd3b9387b9d8f2417a499ff57d4e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a90ffd3b9387b9d8f2417a499ff57d4e3">SD24TRGIE</a>&#160;&#160;&#160;(0x0800u)  /* SD24B Trigger Interrupt Enable */</td></tr>
<tr class="separator:a90ffd3b9387b9d8f2417a499ff57d4e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b11d42d0d4cb1088707ee8093dee092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6b11d42d0d4cb1088707ee8093dee092">SD24SC_L</a>&#160;&#160;&#160;(0x0001u)  /* SD24B Start Conversion */</td></tr>
<tr class="separator:a6b11d42d0d4cb1088707ee8093dee092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a037c907ea888faa488c7fb1641b5d431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a037c907ea888faa488c7fb1641b5d431">SD24SCS0_L</a>&#160;&#160;&#160;(0x0002u)  /* SD24B Start Conversion Select Bit 0 */</td></tr>
<tr class="separator:a037c907ea888faa488c7fb1641b5d431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2635c47fcfe3abe8ca60c8521a6c91aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2635c47fcfe3abe8ca60c8521a6c91aa">SD24SCS1_L</a>&#160;&#160;&#160;(0x0004u)  /* SD24B Start Conversion Select Bit 1 */</td></tr>
<tr class="separator:a2635c47fcfe3abe8ca60c8521a6c91aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9efe55ec09645610bbcbecb810bb4540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9efe55ec09645610bbcbecb810bb4540">SD24SCS2_L</a>&#160;&#160;&#160;(0x0008u)  /* SD24B Start Conversion Select Bit 2 */</td></tr>
<tr class="separator:a9efe55ec09645610bbcbecb810bb4540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ac1c4169846feb817d14088be4665b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ac1c4169846feb817d14088be4665b7">SD24SNGL_H</a>&#160;&#160;&#160;(0x0001u)  /* SD24B Single Trigger Mode */</td></tr>
<tr class="separator:a3ac1c4169846feb817d14088be4665b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63c5fe88a44744ac6e17941709e73c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a63c5fe88a44744ac6e17941709e73c2f">SD24TRGIFG_H</a>&#160;&#160;&#160;(0x0004u)  /* SD24B Trigger Interrupt Flag */</td></tr>
<tr class="separator:a63c5fe88a44744ac6e17941709e73c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c45d9812da0f732292731d96cfa7884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2c45d9812da0f732292731d96cfa7884">SD24TRGIE_H</a>&#160;&#160;&#160;(0x0008u)  /* SD24B Trigger Interrupt Enable */</td></tr>
<tr class="separator:a2c45d9812da0f732292731d96cfa7884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e98626a1740eab054aed9730a77f076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e98626a1740eab054aed9730a77f076">SD24SCS_0</a>&#160;&#160;&#160;(0x0000u)  /* SD24B Start Conversion Select: 0 */</td></tr>
<tr class="separator:a3e98626a1740eab054aed9730a77f076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9939f046dc0a000c741ae8bf15cdd5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af9939f046dc0a000c741ae8bf15cdd5e">SD24SCS_1</a>&#160;&#160;&#160;(0x0002u)  /* SD24B Start Conversion Select: 1 */</td></tr>
<tr class="separator:af9939f046dc0a000c741ae8bf15cdd5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7a4d90245f272ba225a188c3e019f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa7a4d90245f272ba225a188c3e019f26">SD24SCS_2</a>&#160;&#160;&#160;(0x0004u)  /* SD24B Start Conversion Select: 2 */</td></tr>
<tr class="separator:aa7a4d90245f272ba225a188c3e019f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03006a83d3d2bec1d05052288acdf968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a03006a83d3d2bec1d05052288acdf968">SD24SCS_3</a>&#160;&#160;&#160;(0x0006u)  /* SD24B Start Conversion Select: 3 */</td></tr>
<tr class="separator:a03006a83d3d2bec1d05052288acdf968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a263c6f640810fd895ec3d867e2960d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a263c6f640810fd895ec3d867e2960d3a">SD24SCS_4</a>&#160;&#160;&#160;(0x0008u)  /* SD24B Start Conversion Select: 4 */</td></tr>
<tr class="separator:a263c6f640810fd895ec3d867e2960d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a376413bfce79a27616ea03e665b54e55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a376413bfce79a27616ea03e665b54e55">SD24SCS_5</a>&#160;&#160;&#160;(0x000Au)  /* SD24B Start Conversion Select: 5 */</td></tr>
<tr class="separator:a376413bfce79a27616ea03e665b54e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa402ba38bdb9862facb932eba466ca5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa402ba38bdb9862facb932eba466ca5d">SD24SCS_6</a>&#160;&#160;&#160;(0x000Cu)  /* SD24B Start Conversion Select: 6 */</td></tr>
<tr class="separator:aa402ba38bdb9862facb932eba466ca5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc7e41a24fdb9c8845bbac3dc6263ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2fc7e41a24fdb9c8845bbac3dc6263ef">SD24SCS_7</a>&#160;&#160;&#160;(0x000Eu)  /* SD24B Start Conversion Select: 7 */</td></tr>
<tr class="separator:a2fc7e41a24fdb9c8845bbac3dc6263ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f64fee5cca057d38804d9e54f57342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a07f64fee5cca057d38804d9e54f57342">SD24SCS__SD24SC</a>&#160;&#160;&#160;(0x0000u)  /* SD24B Start Conversion Select: SD24SC */</td></tr>
<tr class="separator:a07f64fee5cca057d38804d9e54f57342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35632ba3e05644dbafe7569271391cf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a35632ba3e05644dbafe7569271391cf7">SD24SCS__EXT1</a>&#160;&#160;&#160;(0x0002u)  /* SD24B Start Conversion Select: EXT1   */</td></tr>
<tr class="separator:a35632ba3e05644dbafe7569271391cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8740612f2fa507934781e60b4be009e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8740612f2fa507934781e60b4be009e6">SD24SCS__EXT2</a>&#160;&#160;&#160;(0x0004u)  /* SD24B Start Conversion Select: EXT2   */</td></tr>
<tr class="separator:a8740612f2fa507934781e60b4be009e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a107b0aee9294a6c159658145a7fbadc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a107b0aee9294a6c159658145a7fbadc8">SD24SCS__EXT3</a>&#160;&#160;&#160;(0x0006u)  /* SD24B Start Conversion Select: EXT3   */</td></tr>
<tr class="separator:a107b0aee9294a6c159658145a7fbadc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90da170cb045c77f1106663ba9ba34ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a90da170cb045c77f1106663ba9ba34ce">SD24SCS__GROUP0</a>&#160;&#160;&#160;(0x0008u)  /* SD24B Start Conversion Select: GROUP0 */</td></tr>
<tr class="separator:a90da170cb045c77f1106663ba9ba34ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbc51e5eead9e6f21891a5793df9c62f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acbc51e5eead9e6f21891a5793df9c62f">SD24SCS__GROUP1</a>&#160;&#160;&#160;(0x000Au)  /* SD24B Start Conversion Select: GROUP1 */</td></tr>
<tr class="separator:acbc51e5eead9e6f21891a5793df9c62f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a9c90e346ebcbdd5253164667d833ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a9c90e346ebcbdd5253164667d833ca">SD24SCS__GROUP2</a>&#160;&#160;&#160;(0x000Cu)  /* SD24B Start Conversion Select: GROUP2 */</td></tr>
<tr class="separator:a7a9c90e346ebcbdd5253164667d833ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4456fba54080ecf15474a1f0a7c994f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae4456fba54080ecf15474a1f0a7c994f">SD24SCS__GROUP3</a>&#160;&#160;&#160;(0x000Eu)  /* SD24B Start Conversion Select: GROUP3 */</td></tr>
<tr class="separator:ae4456fba54080ecf15474a1f0a7c994f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13b81ad82744de7804803eaba7f63d82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a13b81ad82744de7804803eaba7f63d82">SD24IFG0</a>&#160;&#160;&#160;(0x0001u)  /* SD24B Channel 0 Interrupt Flag */</td></tr>
<tr class="separator:a13b81ad82744de7804803eaba7f63d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62840da2c9c93e808955223c6ed4eef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a62840da2c9c93e808955223c6ed4eef7">SD24OVIFG0</a>&#160;&#160;&#160;(0x0100u)  /* SD24B Channel 0 Overflow Interrupt Flag */</td></tr>
<tr class="separator:a62840da2c9c93e808955223c6ed4eef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e387cfbbcd08c7d45e68e5c9b8717d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae7e387cfbbcd08c7d45e68e5c9b8717d">SD24IFG0_L</a>&#160;&#160;&#160;(0x0001u)  /* SD24B Channel 0 Interrupt Flag */</td></tr>
<tr class="separator:ae7e387cfbbcd08c7d45e68e5c9b8717d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4614c4759e88ff89bb2befedd1eaac8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4614c4759e88ff89bb2befedd1eaac8f">SD24OVIFG0_H</a>&#160;&#160;&#160;(0x0001u)  /* SD24B Channel 0 Overflow Interrupt Flag */</td></tr>
<tr class="separator:a4614c4759e88ff89bb2befedd1eaac8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9064a25f1d15b71ed6501e931cdf13f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9064a25f1d15b71ed6501e931cdf13f0">SD24IE0</a>&#160;&#160;&#160;(0x0001u)  /* SD24B Channel 0 Interrupt Enable */</td></tr>
<tr class="separator:a9064a25f1d15b71ed6501e931cdf13f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18152f4c761f6cd38dcbb023f034f078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18152f4c761f6cd38dcbb023f034f078">SD24OVIE0</a>&#160;&#160;&#160;(0x0100u)  /* SD24B Channel 0 Overflow Interrupt Enable */</td></tr>
<tr class="separator:a18152f4c761f6cd38dcbb023f034f078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d4fd39fa4994d191b77807b1024ad0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d4fd39fa4994d191b77807b1024ad0c">SD24IE0_L</a>&#160;&#160;&#160;(0x0001u)  /* SD24B Channel 0 Interrupt Enable */</td></tr>
<tr class="separator:a1d4fd39fa4994d191b77807b1024ad0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3981d6859b4f43e4380b5ce48eae13a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3981d6859b4f43e4380b5ce48eae13a0">SD24OVIE0_H</a>&#160;&#160;&#160;(0x0001u)  /* SD24B Channel 0 Overflow Interrupt Enable */</td></tr>
<tr class="separator:a3981d6859b4f43e4380b5ce48eae13a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf383a3ec1b073c19c2b643a2254e706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaf383a3ec1b073c19c2b643a2254e706">SD24BIV_NONE</a>&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td></tr>
<tr class="separator:aaf383a3ec1b073c19c2b643a2254e706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87a7414652d1673c307fe0ae4dd8f1b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a87a7414652d1673c307fe0ae4dd8f1b2">SD24BIV_SD24OVIFG</a>&#160;&#160;&#160;(0x0002u)    /* SD24OVIFG */</td></tr>
<tr class="separator:a87a7414652d1673c307fe0ae4dd8f1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7561120296718ab1dec91d004173fcb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7561120296718ab1dec91d004173fcb6">SD24BIV_SD24TRGIFG</a>&#160;&#160;&#160;(0x0004u)    /* SD24TRGIFG */</td></tr>
<tr class="separator:a7561120296718ab1dec91d004173fcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6339e6883407c5f1e7d78bf640a4ad46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6339e6883407c5f1e7d78bf640a4ad46">SD24BIV_SD24IFG0</a>&#160;&#160;&#160;(0x0006u)    /* SD24IFG0 */</td></tr>
<tr class="separator:a6339e6883407c5f1e7d78bf640a4ad46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d15995667aebd407cf692652f7d194e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d15995667aebd407cf692652f7d194e">SD24DF0</a>&#160;&#160;&#160;(0x0010u)  /* SD24B Data Format Bit: 0 */</td></tr>
<tr class="separator:a2d15995667aebd407cf692652f7d194e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea8a058af94769b7b6d9e226a36a32de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aea8a058af94769b7b6d9e226a36a32de">SD24DF1</a>&#160;&#160;&#160;(0x0020u)  /* SD24B Data Format Bit: 1 */</td></tr>
<tr class="separator:aea8a058af94769b7b6d9e226a36a32de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab36405421faf306481fe18eeac3eaea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab36405421faf306481fe18eeac3eaea1">SD24ALGN</a>&#160;&#160;&#160;(0x0040u)  /* SD24B Data Alignment */</td></tr>
<tr class="separator:ab36405421faf306481fe18eeac3eaea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba350cb6b8684c15e928fdad723f7f56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aba350cb6b8684c15e928fdad723f7f56">SD24CAL</a>&#160;&#160;&#160;(0x0200u)  /* SD24B Calibration */</td></tr>
<tr class="separator:aba350cb6b8684c15e928fdad723f7f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39b122dd27fb35a9d27ebb4e3f6bc3af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a39b122dd27fb35a9d27ebb4e3f6bc3af">SD24DFS0</a>&#160;&#160;&#160;(0x0400u)  /* SD24B Digital Filter Bit: 0 */</td></tr>
<tr class="separator:a39b122dd27fb35a9d27ebb4e3f6bc3af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7493bd2510ae7cfa31c1f18ebe74b235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7493bd2510ae7cfa31c1f18ebe74b235">SD24DFS1</a>&#160;&#160;&#160;(0x0800u)  /* SD24B Digital Filter Bit: 1 */</td></tr>
<tr class="separator:a7493bd2510ae7cfa31c1f18ebe74b235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7b042df61983bbc1854f4b492f9985f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af7b042df61983bbc1854f4b492f9985f">SD24DI</a>&#160;&#160;&#160;(0x1000u)  /* SD24B Digital Bitstream Input */</td></tr>
<tr class="separator:af7b042df61983bbc1854f4b492f9985f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a130d7bed4652d6f638f00802b20ee1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a130d7bed4652d6f638f00802b20ee1aa">SD24MC0</a>&#160;&#160;&#160;(0x2000u)  /* SD24B Manchaster Encoding Bit: 0 */</td></tr>
<tr class="separator:a130d7bed4652d6f638f00802b20ee1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b23d8ffdcfc5a442df67b2345852328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b23d8ffdcfc5a442df67b2345852328">SD24MC1</a>&#160;&#160;&#160;(0x4000u)  /* SD24B Manchaster Encoding Bit: 1 */</td></tr>
<tr class="separator:a5b23d8ffdcfc5a442df67b2345852328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9abe329d6d1437069098394ff11c8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab9abe329d6d1437069098394ff11c8ae">SD24DF0_L</a>&#160;&#160;&#160;(0x0010u)  /* SD24B Data Format Bit: 0 */</td></tr>
<tr class="separator:ab9abe329d6d1437069098394ff11c8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a635ed6c4a25afb9153ebaffa5da51cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a635ed6c4a25afb9153ebaffa5da51cad">SD24DF1_L</a>&#160;&#160;&#160;(0x0020u)  /* SD24B Data Format Bit: 1 */</td></tr>
<tr class="separator:a635ed6c4a25afb9153ebaffa5da51cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ad60df516ddaa5212905f0809bc639e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ad60df516ddaa5212905f0809bc639e">SD24ALGN_L</a>&#160;&#160;&#160;(0x0040u)  /* SD24B Data Alignment */</td></tr>
<tr class="separator:a6ad60df516ddaa5212905f0809bc639e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae09796756271415ef880e0bd4aacff6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae09796756271415ef880e0bd4aacff6f">SD24CAL_H</a>&#160;&#160;&#160;(0x0002u)  /* SD24B Calibration */</td></tr>
<tr class="separator:ae09796756271415ef880e0bd4aacff6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c22aaaddd5009996a88e11909279a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae1c22aaaddd5009996a88e11909279a9">SD24DFS0_H</a>&#160;&#160;&#160;(0x0004u)  /* SD24B Digital Filter Bit: 0 */</td></tr>
<tr class="separator:ae1c22aaaddd5009996a88e11909279a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ec0b23b918a767aa14cd2396128e16f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2ec0b23b918a767aa14cd2396128e16f">SD24DFS1_H</a>&#160;&#160;&#160;(0x0008u)  /* SD24B Digital Filter Bit: 1 */</td></tr>
<tr class="separator:a2ec0b23b918a767aa14cd2396128e16f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac18d2c24c93a25670e7888ee05baaf66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac18d2c24c93a25670e7888ee05baaf66">SD24DI_H</a>&#160;&#160;&#160;(0x0010u)  /* SD24B Digital Bitstream Input */</td></tr>
<tr class="separator:ac18d2c24c93a25670e7888ee05baaf66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e4a268c6669e861d86aa2a8aba668fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e4a268c6669e861d86aa2a8aba668fa">SD24MC0_H</a>&#160;&#160;&#160;(0x0020u)  /* SD24B Manchaster Encoding Bit: 0 */</td></tr>
<tr class="separator:a7e4a268c6669e861d86aa2a8aba668fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf3060eeee7f6c3f35ed7d70745a2b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acf3060eeee7f6c3f35ed7d70745a2b53">SD24MC1_H</a>&#160;&#160;&#160;(0x0040u)  /* SD24B Manchaster Encoding Bit: 1 */</td></tr>
<tr class="separator:acf3060eeee7f6c3f35ed7d70745a2b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4426087499c8d1a264ac3e23e1c19e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4426087499c8d1a264ac3e23e1c19e41">SD24DF_0</a>&#160;&#160;&#160;(0x0000u)  /* SD24B Data Format: Offset Binary  */</td></tr>
<tr class="separator:a4426087499c8d1a264ac3e23e1c19e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a713dee6e41379f20b012ff631a6183a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a713dee6e41379f20b012ff631a6183a2">SD24DF_1</a>&#160;&#160;&#160;(0x0010u)  /* SD24B Data Format: 2's complement */</td></tr>
<tr class="separator:a713dee6e41379f20b012ff631a6183a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ffe83fd17cf218c67cfe14cfc2733cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8ffe83fd17cf218c67cfe14cfc2733cb">SD24DFS_0</a>&#160;&#160;&#160;(0x0000u)  /* SD24B Digital Filter 0 */</td></tr>
<tr class="separator:a8ffe83fd17cf218c67cfe14cfc2733cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b8f30fac124d989da5e16d598f24627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4b8f30fac124d989da5e16d598f24627">SD24DFS_1</a>&#160;&#160;&#160;(0x0400u)  /* SD24B Digital Filter 1 */</td></tr>
<tr class="separator:a4b8f30fac124d989da5e16d598f24627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69a2e2d7b66bf81ee0780739078514d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a69a2e2d7b66bf81ee0780739078514d4">SD24DFS_2</a>&#160;&#160;&#160;(0x0800u)  /* SD24B Digital Filter 2 */</td></tr>
<tr class="separator:a69a2e2d7b66bf81ee0780739078514d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a523dd753466fe3494c442d3a5a1537cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a523dd753466fe3494c442d3a5a1537cd">SD24DFS_3</a>&#160;&#160;&#160;(0x0C00u)  /* SD24B Digital Filter 3 */</td></tr>
<tr class="separator:a523dd753466fe3494c442d3a5a1537cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd30182a87056d6bcdf67dd007fa8c4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd30182a87056d6bcdf67dd007fa8c4b">SD24MC_0</a>&#160;&#160;&#160;(0x0000u)  /* SD24B Manchaster Encoding 0 */</td></tr>
<tr class="separator:afd30182a87056d6bcdf67dd007fa8c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af994439a2a408b9e7676ac154e26717d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af994439a2a408b9e7676ac154e26717d">SD24MC_1</a>&#160;&#160;&#160;(0x2000u)  /* SD24B Manchaster Encoding 1 */</td></tr>
<tr class="separator:af994439a2a408b9e7676ac154e26717d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eb2a7ab82f41f5813111b47a4b9ad4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3eb2a7ab82f41f5813111b47a4b9ad4d">SD24MC_2</a>&#160;&#160;&#160;(0x4000u)  /* SD24B Manchaster Encoding 2 */</td></tr>
<tr class="separator:a3eb2a7ab82f41f5813111b47a4b9ad4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a398c2d5c3cced55629a774941fd56c9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a398c2d5c3cced55629a774941fd56c9c">SD24MC_3</a>&#160;&#160;&#160;(0x6000u)  /* SD24B Manchaster Encoding 3 */</td></tr>
<tr class="separator:a398c2d5c3cced55629a774941fd56c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5109efd9a85f0764f08f496e7a706db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5109efd9a85f0764f08f496e7a706db4">SD24GAIN0</a>&#160;&#160;&#160;(0x0008u)  /* SD24B Input Pre-Amplifier Gain Select 0 */</td></tr>
<tr class="separator:a5109efd9a85f0764f08f496e7a706db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a735fb989544295e809635a30a9912c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a735fb989544295e809635a30a9912c1a">SD24GAIN1</a>&#160;&#160;&#160;(0x0010u)  /* SD24B Input Pre-Amplifier Gain Select 1 */</td></tr>
<tr class="separator:a735fb989544295e809635a30a9912c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79265c71d3041241b97633a07eb56ae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a79265c71d3041241b97633a07eb56ae4">SD24GAIN2</a>&#160;&#160;&#160;(0x0020u)  /* SD24B Input Pre-Amplifier Gain Select 2 */</td></tr>
<tr class="separator:a79265c71d3041241b97633a07eb56ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf166df03ef630164a3bfb6187627c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acf166df03ef630164a3bfb6187627c07">SD24INTDLY0</a>&#160;&#160;&#160;(0x0040u)  /* SD24B Interrupt Delay after 1.Conversion 0 */</td></tr>
<tr class="separator:acf166df03ef630164a3bfb6187627c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0b486d183f8d0c994bd1e43cbe0e8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0b486d183f8d0c994bd1e43cbe0e8a6">SD24INTDLY1</a>&#160;&#160;&#160;(0x0080u)  /* SD24B Interrupt Delay after 1.Conversion 1 */</td></tr>
<tr class="separator:ac0b486d183f8d0c994bd1e43cbe0e8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c6d52c6d300523b9d6881392ad2aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a58c6d52c6d300523b9d6881392ad2aeb">SD24GAIN0_L</a>&#160;&#160;&#160;(0x0008u)  /* SD24B Input Pre-Amplifier Gain Select 0 */</td></tr>
<tr class="separator:a58c6d52c6d300523b9d6881392ad2aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a495cc2038d772b70f1af23324e980f24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a495cc2038d772b70f1af23324e980f24">SD24GAIN1_L</a>&#160;&#160;&#160;(0x0010u)  /* SD24B Input Pre-Amplifier Gain Select 1 */</td></tr>
<tr class="separator:a495cc2038d772b70f1af23324e980f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc17ad6bad4ee2afd0334ba2decc037c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adc17ad6bad4ee2afd0334ba2decc037c">SD24GAIN2_L</a>&#160;&#160;&#160;(0x0020u)  /* SD24B Input Pre-Amplifier Gain Select 2 */</td></tr>
<tr class="separator:adc17ad6bad4ee2afd0334ba2decc037c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34bbd1c5461af8f8eebfd17ad547aeda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34bbd1c5461af8f8eebfd17ad547aeda">SD24INTDLY0_L</a>&#160;&#160;&#160;(0x0040u)  /* SD24B Interrupt Delay after 1.Conversion 0 */</td></tr>
<tr class="separator:a34bbd1c5461af8f8eebfd17ad547aeda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5005681b70f82f8d65af92be9aadc3e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5005681b70f82f8d65af92be9aadc3e1">SD24INTDLY1_L</a>&#160;&#160;&#160;(0x0080u)  /* SD24B Interrupt Delay after 1.Conversion 1 */</td></tr>
<tr class="separator:a5005681b70f82f8d65af92be9aadc3e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9bddcd4fc51ada4b89bc2b5a1dd4c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae9bddcd4fc51ada4b89bc2b5a1dd4c2b">SD24GAIN_1</a>&#160;&#160;&#160;(0x0000u)  /* SD24B Input Pre-Amplifier Gain Select *1  */</td></tr>
<tr class="separator:ae9bddcd4fc51ada4b89bc2b5a1dd4c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bad5c9433d20bd78b886e73f799389b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4bad5c9433d20bd78b886e73f799389b">SD24GAIN_2</a>&#160;&#160;&#160;(0x0008u)  /* SD24B Input Pre-Amplifier Gain Select *2  */</td></tr>
<tr class="separator:a4bad5c9433d20bd78b886e73f799389b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a380ea76dc78e8311e743a870e9514a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a380ea76dc78e8311e743a870e9514a58">SD24GAIN_4</a>&#160;&#160;&#160;(0x0010u)  /* SD24B Input Pre-Amplifier Gain Select *4  */</td></tr>
<tr class="separator:a380ea76dc78e8311e743a870e9514a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bf24fa8ae2073656ace588f6d9fa28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0bf24fa8ae2073656ace588f6d9fa28f">SD24GAIN_8</a>&#160;&#160;&#160;(0x0018u)  /* SD24B Input Pre-Amplifier Gain Select *8  */</td></tr>
<tr class="separator:a0bf24fa8ae2073656ace588f6d9fa28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a583c8cebd6e5937df16c9a28475010c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a583c8cebd6e5937df16c9a28475010c0">SD24GAIN_16</a>&#160;&#160;&#160;(0x0020u)  /* SD24B Input Pre-Amplifier Gain Select *16 */</td></tr>
<tr class="separator:a583c8cebd6e5937df16c9a28475010c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae896df4d2dbe672f77af80a02171cd8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae896df4d2dbe672f77af80a02171cd8b">SD24GAIN_32</a>&#160;&#160;&#160;(0x0028u)  /* SD24B Input Pre-Amplifier Gain Select *32 */</td></tr>
<tr class="separator:ae896df4d2dbe672f77af80a02171cd8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a14d0654b32aaa149a66c16f89e10c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad1a14d0654b32aaa149a66c16f89e10c">SD24GAIN_64</a>&#160;&#160;&#160;(0x0030u)  /* SD24B Input Pre-Amplifier Gain Select *64 */</td></tr>
<tr class="separator:ad1a14d0654b32aaa149a66c16f89e10c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdab6b9f239ac93b28dcbad1b01efbfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afdab6b9f239ac93b28dcbad1b01efbfa">SD24GAIN_128</a>&#160;&#160;&#160;(0x0038u)  /* SD24B Input Pre-Amplifier Gain Select *128 */</td></tr>
<tr class="separator:afdab6b9f239ac93b28dcbad1b01efbfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af11077400db546b8c12b5644457b12aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af11077400db546b8c12b5644457b12aa">SD24INTDLY_0</a>&#160;&#160;&#160;(0x0000u)  /* SD24B Interrupt Delay: Int. after 4.Conversion  */</td></tr>
<tr class="separator:af11077400db546b8c12b5644457b12aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9f672aeb16432486588dc49b16581f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae9f672aeb16432486588dc49b16581f4">SD24INTDLY_1</a>&#160;&#160;&#160;(0x0040u)  /* SD24B Interrupt Delay: Int. after 3.Conversion  */</td></tr>
<tr class="separator:ae9f672aeb16432486588dc49b16581f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5d1079fa79b611deb78bbd5bf50b610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab5d1079fa79b611deb78bbd5bf50b610">SD24INTDLY_2</a>&#160;&#160;&#160;(0x0080u)  /* SD24B Interrupt Delay: Int. after 2.Conversion  */</td></tr>
<tr class="separator:ab5d1079fa79b611deb78bbd5bf50b610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf6cc979c13918f3c47e536cdc8cc04c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acf6cc979c13918f3c47e536cdc8cc04c">SD24INTDLY_3</a>&#160;&#160;&#160;(0x00C0u)  /* SD24B Interrupt Delay: Int. after 1.Conversion  */</td></tr>
<tr class="separator:acf6cc979c13918f3c47e536cdc8cc04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4566ea57958e8ebd32480b4fee3e64e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4566ea57958e8ebd32480b4fee3e64e5">OSR0</a>&#160;&#160;&#160;(0x0001u)  /* SD24B Oversampling Rate Bit: 0 */</td></tr>
<tr class="separator:a4566ea57958e8ebd32480b4fee3e64e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36eee86e171d49c37a056d792670deda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a36eee86e171d49c37a056d792670deda">OSR1</a>&#160;&#160;&#160;(0x0002u)  /* SD24B Oversampling Rate Bit: 1 */</td></tr>
<tr class="separator:a36eee86e171d49c37a056d792670deda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a282ec7ba8a624da1c421c4f43f19fbf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a282ec7ba8a624da1c421c4f43f19fbf7">OSR2</a>&#160;&#160;&#160;(0x0004u)  /* SD24B Oversampling Rate Bit: 2 */</td></tr>
<tr class="separator:a282ec7ba8a624da1c421c4f43f19fbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c05c118c26ca09f74657f6ed215ebab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0c05c118c26ca09f74657f6ed215ebab">OSR3</a>&#160;&#160;&#160;(0x0008u)  /* SD24B Oversampling Rate Bit: 3 */</td></tr>
<tr class="separator:a0c05c118c26ca09f74657f6ed215ebab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf0f755100ffae2158efaadbb7296ada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acf0f755100ffae2158efaadbb7296ada">OSR4</a>&#160;&#160;&#160;(0x0010u)  /* SD24B Oversampling Rate Bit: 4 */</td></tr>
<tr class="separator:acf0f755100ffae2158efaadbb7296ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11b24f4e473469de6050906c171bf3d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a11b24f4e473469de6050906c171bf3d5">OSR5</a>&#160;&#160;&#160;(0x0020u)  /* SD24B Oversampling Rate Bit: 5 */</td></tr>
<tr class="separator:a11b24f4e473469de6050906c171bf3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6353456ce93a5debdce2a019fb55180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6353456ce93a5debdce2a019fb55180">OSR6</a>&#160;&#160;&#160;(0x0040u)  /* SD24B Oversampling Rate Bit: 6 */</td></tr>
<tr class="separator:ab6353456ce93a5debdce2a019fb55180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95d960968b6bb254c5b03b6cc3eec72d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a95d960968b6bb254c5b03b6cc3eec72d">OSR7</a>&#160;&#160;&#160;(0x0080u)  /* SD24B Oversampling Rate Bit: 7 */</td></tr>
<tr class="separator:a95d960968b6bb254c5b03b6cc3eec72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f4d39364bd7d662cab506e89d944e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9f4d39364bd7d662cab506e89d944e48">OSR8</a>&#160;&#160;&#160;(0x0100u)  /* SD24B Oversampling Rate Bit: 8 */</td></tr>
<tr class="separator:a9f4d39364bd7d662cab506e89d944e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa58be5c5155384744999250af7bdef1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa58be5c5155384744999250af7bdef1d">OSR9</a>&#160;&#160;&#160;(0x0200u)  /* SD24B Oversampling Rate Bit: 9 */</td></tr>
<tr class="separator:aa58be5c5155384744999250af7bdef1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcd492f8537baae78e72d23e8eabe6be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adcd492f8537baae78e72d23e8eabe6be">OSR10</a>&#160;&#160;&#160;(0x0400u)  /* SD24B Oversampling Rate Bit: 10 */</td></tr>
<tr class="separator:adcd492f8537baae78e72d23e8eabe6be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82865441764158a0c3896a5960ccbc7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82865441764158a0c3896a5960ccbc7c">OSR0_L</a>&#160;&#160;&#160;(0x0001u)  /* SD24B Oversampling Rate Bit: 0 */</td></tr>
<tr class="separator:a82865441764158a0c3896a5960ccbc7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24afff9b201b8aa59c8a7c709fe93563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a24afff9b201b8aa59c8a7c709fe93563">OSR1_L</a>&#160;&#160;&#160;(0x0002u)  /* SD24B Oversampling Rate Bit: 1 */</td></tr>
<tr class="separator:a24afff9b201b8aa59c8a7c709fe93563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a654d9ff87c153faf64d3790005bf87ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a654d9ff87c153faf64d3790005bf87ed">OSR2_L</a>&#160;&#160;&#160;(0x0004u)  /* SD24B Oversampling Rate Bit: 2 */</td></tr>
<tr class="separator:a654d9ff87c153faf64d3790005bf87ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd22e82699e2622d88551bd2284a56b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd22e82699e2622d88551bd2284a56b0">OSR3_L</a>&#160;&#160;&#160;(0x0008u)  /* SD24B Oversampling Rate Bit: 3 */</td></tr>
<tr class="separator:acd22e82699e2622d88551bd2284a56b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f2976312e2dd3ffe5f531573cdcc06b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0f2976312e2dd3ffe5f531573cdcc06b">OSR4_L</a>&#160;&#160;&#160;(0x0010u)  /* SD24B Oversampling Rate Bit: 4 */</td></tr>
<tr class="separator:a0f2976312e2dd3ffe5f531573cdcc06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0168917a021b33ac5f2aec2574e522db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0168917a021b33ac5f2aec2574e522db">OSR5_L</a>&#160;&#160;&#160;(0x0020u)  /* SD24B Oversampling Rate Bit: 5 */</td></tr>
<tr class="separator:a0168917a021b33ac5f2aec2574e522db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a0d52849687a1cac9dc589c6dc4eb1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a0d52849687a1cac9dc589c6dc4eb1e">OSR6_L</a>&#160;&#160;&#160;(0x0040u)  /* SD24B Oversampling Rate Bit: 6 */</td></tr>
<tr class="separator:a3a0d52849687a1cac9dc589c6dc4eb1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d58299333eca941c3f969a568493073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d58299333eca941c3f969a568493073">OSR7_L</a>&#160;&#160;&#160;(0x0080u)  /* SD24B Oversampling Rate Bit: 7 */</td></tr>
<tr class="separator:a2d58299333eca941c3f969a568493073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70d8f661c175e8c94025ff4cbe32a669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a70d8f661c175e8c94025ff4cbe32a669">OSR8_H</a>&#160;&#160;&#160;(0x0001u)  /* SD24B Oversampling Rate Bit: 8 */</td></tr>
<tr class="separator:a70d8f661c175e8c94025ff4cbe32a669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640aacfa85762e8f1d95f5622679b93e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a640aacfa85762e8f1d95f5622679b93e">OSR9_H</a>&#160;&#160;&#160;(0x0002u)  /* SD24B Oversampling Rate Bit: 9 */</td></tr>
<tr class="separator:a640aacfa85762e8f1d95f5622679b93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6c4ac6aa34ff0b0271523159fb0516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad6c4ac6aa34ff0b0271523159fb0516">OSR10_H</a>&#160;&#160;&#160;(0x0004u)  /* SD24B Oversampling Rate Bit: 10 */</td></tr>
<tr class="separator:aad6c4ac6aa34ff0b0271523159fb0516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e30e1aa5e349752634738427556178e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e30e1aa5e349752634738427556178e">OSR__32</a>&#160;&#160;&#160;(32-1)    /* SD24B Oversampling Rate: 32 */</td></tr>
<tr class="separator:a0e30e1aa5e349752634738427556178e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3521ebfaa29a75ac305862f7daed686d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3521ebfaa29a75ac305862f7daed686d">OSR__64</a>&#160;&#160;&#160;(64-1)    /* SD24B Oversampling Rate: 64 */</td></tr>
<tr class="separator:a3521ebfaa29a75ac305862f7daed686d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa94bfc7a981c234d6fbbc83ae8321535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa94bfc7a981c234d6fbbc83ae8321535">OSR__128</a>&#160;&#160;&#160;(128-1)   /* SD24B Oversampling Rate: 128 */</td></tr>
<tr class="separator:aa94bfc7a981c234d6fbbc83ae8321535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d9f3373066ac1cea315198cc06124b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5d9f3373066ac1cea315198cc06124b5">OSR__256</a>&#160;&#160;&#160;(256-1)   /* SD24B Oversampling Rate: 256 */</td></tr>
<tr class="separator:a5d9f3373066ac1cea315198cc06124b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b063dd0741d32dce767f92ed7bb1a41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b063dd0741d32dce767f92ed7bb1a41">OSR__512</a>&#160;&#160;&#160;(512-1)   /* SD24B Oversampling Rate: 512 */</td></tr>
<tr class="separator:a0b063dd0741d32dce767f92ed7bb1a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf18dd76391e125aea2ffb2741057321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaf18dd76391e125aea2ffb2741057321">OSR__1024</a>&#160;&#160;&#160;(1024-1)  /* SD24B Oversampling Rate: 1024 */</td></tr>
<tr class="separator:aaf18dd76391e125aea2ffb2741057321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed2d20072c6cffec659eff367789144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ed2d20072c6cffec659eff367789144">OFS_SFRIE1</a>&#160;&#160;&#160;(0x0000u)  /* Interrupt Enable 1 */</td></tr>
<tr class="separator:a6ed2d20072c6cffec659eff367789144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9917ce8ebba1f54aa524077d89a0524b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9917ce8ebba1f54aa524077d89a0524b">OFS_SFRIE1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ed2d20072c6cffec659eff367789144">OFS_SFRIE1</a></td></tr>
<tr class="separator:a9917ce8ebba1f54aa524077d89a0524b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96f031032d20f9f27e5f96bd301d30a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a96f031032d20f9f27e5f96bd301d30a2">OFS_SFRIE1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ed2d20072c6cffec659eff367789144">OFS_SFRIE1</a>+1</td></tr>
<tr class="separator:a96f031032d20f9f27e5f96bd301d30a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab74209efcc9b0d273e44515c09ca9219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab74209efcc9b0d273e44515c09ca9219">WDTIE</a>&#160;&#160;&#160;(0x0001u)  /* WDT Interrupt Enable */</td></tr>
<tr class="separator:ab74209efcc9b0d273e44515c09ca9219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab066cf7af33154ecefe4d60258c88819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab066cf7af33154ecefe4d60258c88819">OFIE</a>&#160;&#160;&#160;(0x0002u)  /* Osc Fault Enable */</td></tr>
<tr class="separator:ab066cf7af33154ecefe4d60258c88819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d4c0233fc8e918dda795706fbdf1fb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8d4c0233fc8e918dda795706fbdf1fb5">VMAIE</a>&#160;&#160;&#160;(0x0008u)  /* Vacant Memory Interrupt Enable */</td></tr>
<tr class="separator:a8d4c0233fc8e918dda795706fbdf1fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a118048d5ce4a24dacaed04244c16a935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a118048d5ce4a24dacaed04244c16a935">NMIIE</a>&#160;&#160;&#160;(0x0010u)  /* NMI Interrupt Enable */</td></tr>
<tr class="separator:a118048d5ce4a24dacaed04244c16a935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a364f7874e198c9a39e23c5ed8167a859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a364f7874e198c9a39e23c5ed8167a859">ACCVIE</a>&#160;&#160;&#160;(0x0020u)  /* Flash Access Violation Interrupt Enable */</td></tr>
<tr class="separator:a364f7874e198c9a39e23c5ed8167a859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82176a431ba3ae1b79ef5e367316409f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82176a431ba3ae1b79ef5e367316409f">JMBINIE</a>&#160;&#160;&#160;(0x0040u)  /* JTAG Mail Box input Interrupt Enable */</td></tr>
<tr class="separator:a82176a431ba3ae1b79ef5e367316409f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af438ec95f1dd9dee70d673cb1443fbc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af438ec95f1dd9dee70d673cb1443fbc9">JMBOUTIE</a>&#160;&#160;&#160;(0x0080u)  /* JTAG Mail Box output Interrupt Enable */</td></tr>
<tr class="separator:af438ec95f1dd9dee70d673cb1443fbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36436a2ccfa78c9b68e181b1a231afa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a36436a2ccfa78c9b68e181b1a231afa5">WDTIE_L</a>&#160;&#160;&#160;(0x0001u)  /* WDT Interrupt Enable */</td></tr>
<tr class="separator:a36436a2ccfa78c9b68e181b1a231afa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7c3c6b51e60d8aef049136277716dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab7c3c6b51e60d8aef049136277716dd5">OFIE_L</a>&#160;&#160;&#160;(0x0002u)  /* Osc Fault Enable */</td></tr>
<tr class="separator:ab7c3c6b51e60d8aef049136277716dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31e8e6c82fc78816fa0eb6cfdaa58cfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a31e8e6c82fc78816fa0eb6cfdaa58cfc">VMAIE_L</a>&#160;&#160;&#160;(0x0008u)  /* Vacant Memory Interrupt Enable */</td></tr>
<tr class="separator:a31e8e6c82fc78816fa0eb6cfdaa58cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e7e25df69b48df018aea3c086b8e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab9e7e25df69b48df018aea3c086b8e8f">NMIIE_L</a>&#160;&#160;&#160;(0x0010u)  /* NMI Interrupt Enable */</td></tr>
<tr class="separator:ab9e7e25df69b48df018aea3c086b8e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ad7e4c24154ddeb50da66f7ecb48e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8ad7e4c24154ddeb50da66f7ecb48e3d">JMBINIE_L</a>&#160;&#160;&#160;(0x0040u)  /* JTAG Mail Box input Interrupt Enable */</td></tr>
<tr class="separator:a8ad7e4c24154ddeb50da66f7ecb48e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e0eb3d84b72c6126edeb82bd5de8652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e0eb3d84b72c6126edeb82bd5de8652">JMBOUTIE_L</a>&#160;&#160;&#160;(0x0080u)  /* JTAG Mail Box output Interrupt Enable */</td></tr>
<tr class="separator:a6e0eb3d84b72c6126edeb82bd5de8652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac02f1f805304c565935951ab151fff63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac02f1f805304c565935951ab151fff63">OFS_SFRIFG1</a>&#160;&#160;&#160;(0x0002u)  /* Interrupt Flag 1 */</td></tr>
<tr class="separator:ac02f1f805304c565935951ab151fff63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d51b56111159d8eed1ab8906c1c3099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7d51b56111159d8eed1ab8906c1c3099">OFS_SFRIFG1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac02f1f805304c565935951ab151fff63">OFS_SFRIFG1</a></td></tr>
<tr class="separator:a7d51b56111159d8eed1ab8906c1c3099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaefa64d09ff9c575d868fbb68d128db2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaefa64d09ff9c575d868fbb68d128db2">OFS_SFRIFG1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac02f1f805304c565935951ab151fff63">OFS_SFRIFG1</a>+1</td></tr>
<tr class="separator:aaefa64d09ff9c575d868fbb68d128db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ed659059eee81941b3ee453c84968c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af9ed659059eee81941b3ee453c84968c">WDTIFG</a>&#160;&#160;&#160;(0x0001u)  /* WDT Interrupt Flag */</td></tr>
<tr class="separator:af9ed659059eee81941b3ee453c84968c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ea12efc56ad0fb6afcd9a6c3dd134b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab5ea12efc56ad0fb6afcd9a6c3dd134b">OFIFG</a>&#160;&#160;&#160;(0x0002u)  /* Osc Fault Flag */</td></tr>
<tr class="separator:ab5ea12efc56ad0fb6afcd9a6c3dd134b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e0b319f0d45759e0aa1f4a10f8fac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81e0b319f0d45759e0aa1f4a10f8fac5">VMAIFG</a>&#160;&#160;&#160;(0x0008u)  /* Vacant Memory Interrupt Flag */</td></tr>
<tr class="separator:a81e0b319f0d45759e0aa1f4a10f8fac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab030e9aac536543b4d68ffa923bf7a30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab030e9aac536543b4d68ffa923bf7a30">NMIIFG</a>&#160;&#160;&#160;(0x0010u)  /* NMI Interrupt Flag */</td></tr>
<tr class="separator:ab030e9aac536543b4d68ffa923bf7a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac35c554afd4aed29d9b18890d4b33fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac35c554afd4aed29d9b18890d4b33fb">JMBINIFG</a>&#160;&#160;&#160;(0x0040u)  /* JTAG Mail Box input Interrupt Flag */</td></tr>
<tr class="separator:aac35c554afd4aed29d9b18890d4b33fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf5d0fcabb799bc4774b7f5261812da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abf5d0fcabb799bc4774b7f5261812da8">JMBOUTIFG</a>&#160;&#160;&#160;(0x0080u)  /* JTAG Mail Box output Interrupt Flag */</td></tr>
<tr class="separator:abf5d0fcabb799bc4774b7f5261812da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc61fe0a1970368a90c8ccc48b3ccff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adc61fe0a1970368a90c8ccc48b3ccff5">WDTIFG_L</a>&#160;&#160;&#160;(0x0001u)  /* WDT Interrupt Flag */</td></tr>
<tr class="separator:adc61fe0a1970368a90c8ccc48b3ccff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d52c21362999d6d6dc877bf35d8663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af2d52c21362999d6d6dc877bf35d8663">OFIFG_L</a>&#160;&#160;&#160;(0x0002u)  /* Osc Fault Flag */</td></tr>
<tr class="separator:af2d52c21362999d6d6dc877bf35d8663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b05971a3a9567131e6beb1a6a4eda04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9b05971a3a9567131e6beb1a6a4eda04">VMAIFG_L</a>&#160;&#160;&#160;(0x0008u)  /* Vacant Memory Interrupt Flag */</td></tr>
<tr class="separator:a9b05971a3a9567131e6beb1a6a4eda04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27642a1c20a4f23538215198f774ea06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a27642a1c20a4f23538215198f774ea06">NMIIFG_L</a>&#160;&#160;&#160;(0x0010u)  /* NMI Interrupt Flag */</td></tr>
<tr class="separator:a27642a1c20a4f23538215198f774ea06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd08455635591870e6a72c543a7c4c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aedd08455635591870e6a72c543a7c4c0">JMBINIFG_L</a>&#160;&#160;&#160;(0x0040u)  /* JTAG Mail Box input Interrupt Flag */</td></tr>
<tr class="separator:aedd08455635591870e6a72c543a7c4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaa7ff4c123bad10d53572e32afa2718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afaa7ff4c123bad10d53572e32afa2718">JMBOUTIFG_L</a>&#160;&#160;&#160;(0x0080u)  /* JTAG Mail Box output Interrupt Flag */</td></tr>
<tr class="separator:afaa7ff4c123bad10d53572e32afa2718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd660f2dfb7bd21787670366c4f2aa67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd660f2dfb7bd21787670366c4f2aa67">OFS_SFRRPCR</a>&#160;&#160;&#160;(0x0004u)  /* RESET Pin Control Register */</td></tr>
<tr class="separator:acd660f2dfb7bd21787670366c4f2aa67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4de258eebc8a48e1809111925fa3b46e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4de258eebc8a48e1809111925fa3b46e">OFS_SFRRPCR_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd660f2dfb7bd21787670366c4f2aa67">OFS_SFRRPCR</a></td></tr>
<tr class="separator:a4de258eebc8a48e1809111925fa3b46e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae82dec804d53803dd06bc9c1ee8e8f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae82dec804d53803dd06bc9c1ee8e8f63">OFS_SFRRPCR_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd660f2dfb7bd21787670366c4f2aa67">OFS_SFRRPCR</a>+1</td></tr>
<tr class="separator:ae82dec804d53803dd06bc9c1ee8e8f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafc76cd3e63443c3a5fd18e7b33ed8b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafc76cd3e63443c3a5fd18e7b33ed8b8">SYSNMI</a>&#160;&#160;&#160;(0x0001u)  /* NMI select */</td></tr>
<tr class="separator:aafc76cd3e63443c3a5fd18e7b33ed8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a667c3f3d869b58df0171dbb66693bd6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a667c3f3d869b58df0171dbb66693bd6b">SYSNMIIES</a>&#160;&#160;&#160;(0x0002u)  /* NMI edge select */</td></tr>
<tr class="separator:a667c3f3d869b58df0171dbb66693bd6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10656af97e427ad597da2aabe8a6c755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a10656af97e427ad597da2aabe8a6c755">SYSRSTUP</a>&#160;&#160;&#160;(0x0004u)  /* RESET Pin pull down/up select */</td></tr>
<tr class="separator:a10656af97e427ad597da2aabe8a6c755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a009aedc37e00666459fbcecf5dba2c6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a009aedc37e00666459fbcecf5dba2c6e">SYSRSTRE</a>&#160;&#160;&#160;(0x0008u)  /* RESET Pin Resistor enable */</td></tr>
<tr class="separator:a009aedc37e00666459fbcecf5dba2c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c6bd0107a98693637a1945cc2f1f0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4c6bd0107a98693637a1945cc2f1f0b">SYSNMI_L</a>&#160;&#160;&#160;(0x0001u)  /* NMI select */</td></tr>
<tr class="separator:ab4c6bd0107a98693637a1945cc2f1f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80378895b885ed7ba64ed0155df87a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a80378895b885ed7ba64ed0155df87a96">SYSNMIIES_L</a>&#160;&#160;&#160;(0x0002u)  /* NMI edge select */</td></tr>
<tr class="separator:a80378895b885ed7ba64ed0155df87a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab138176fe6b85905e92df6f015de01ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab138176fe6b85905e92df6f015de01ca">SYSRSTUP_L</a>&#160;&#160;&#160;(0x0004u)  /* RESET Pin pull down/up select */</td></tr>
<tr class="separator:ab138176fe6b85905e92df6f015de01ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c10b408fce6721d4c4f588fb9df54fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c10b408fce6721d4c4f588fb9df54fb">SYSRSTRE_L</a>&#160;&#160;&#160;(0x0008u)  /* RESET Pin Resistor enable */</td></tr>
<tr class="separator:a5c10b408fce6721d4c4f588fb9df54fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a4b6e8f203c1ff2cb52e2738bab8bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8a4b6e8f203c1ff2cb52e2738bab8bb4">OFS_SYSCTL</a>&#160;&#160;&#160;(0x0000u)  /* System control */</td></tr>
<tr class="separator:a8a4b6e8f203c1ff2cb52e2738bab8bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62d724705315307ee395ded73100eb40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a62d724705315307ee395ded73100eb40">OFS_SYSCTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8a4b6e8f203c1ff2cb52e2738bab8bb4">OFS_SYSCTL</a></td></tr>
<tr class="separator:a62d724705315307ee395ded73100eb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d579dabaa1fe0ac112a88dfed578d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a30d579dabaa1fe0ac112a88dfed578d6">OFS_SYSCTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8a4b6e8f203c1ff2cb52e2738bab8bb4">OFS_SYSCTL</a>+1</td></tr>
<tr class="separator:a30d579dabaa1fe0ac112a88dfed578d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac827cac688a1e87e5c28255af6f9bb9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac827cac688a1e87e5c28255af6f9bb9b">OFS_SYSBSLC</a>&#160;&#160;&#160;(0x0002u)  /* Boot strap configuration area */</td></tr>
<tr class="separator:ac827cac688a1e87e5c28255af6f9bb9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbdd29c186e34c9ffecb1ba842f106d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abbdd29c186e34c9ffecb1ba842f106d5">OFS_SYSBSLC_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac827cac688a1e87e5c28255af6f9bb9b">OFS_SYSBSLC</a></td></tr>
<tr class="separator:abbdd29c186e34c9ffecb1ba842f106d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a407a3cd21d63836a04753bdbba714167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a407a3cd21d63836a04753bdbba714167">OFS_SYSBSLC_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac827cac688a1e87e5c28255af6f9bb9b">OFS_SYSBSLC</a>+1</td></tr>
<tr class="separator:a407a3cd21d63836a04753bdbba714167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f2ea62ed9887a5e6cdd279f4c51fc8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f2ea62ed9887a5e6cdd279f4c51fc8a">OFS_SYSJMBC</a>&#160;&#160;&#160;(0x0006u)  /* JTAG mailbox control */</td></tr>
<tr class="separator:a3f2ea62ed9887a5e6cdd279f4c51fc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed9be3d79d0f37462b77d3b3b7c80fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7ed9be3d79d0f37462b77d3b3b7c80fb">OFS_SYSJMBC_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f2ea62ed9887a5e6cdd279f4c51fc8a">OFS_SYSJMBC</a></td></tr>
<tr class="separator:a7ed9be3d79d0f37462b77d3b3b7c80fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53268c5457db10041780aa9eead39bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a53268c5457db10041780aa9eead39bbd">OFS_SYSJMBC_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f2ea62ed9887a5e6cdd279f4c51fc8a">OFS_SYSJMBC</a>+1</td></tr>
<tr class="separator:a53268c5457db10041780aa9eead39bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc29bac48114e664c7797cec1ca4fa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3cc29bac48114e664c7797cec1ca4fa6">OFS_SYSJMBI0</a>&#160;&#160;&#160;(0x0008u)  /* JTAG mailbox input 0 */</td></tr>
<tr class="separator:a3cc29bac48114e664c7797cec1ca4fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab37c7ed5db197d9c3337a5954acd8460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab37c7ed5db197d9c3337a5954acd8460">OFS_SYSJMBI0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3cc29bac48114e664c7797cec1ca4fa6">OFS_SYSJMBI0</a></td></tr>
<tr class="separator:ab37c7ed5db197d9c3337a5954acd8460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7354b5c1f2e076771641a4985485ac1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7354b5c1f2e076771641a4985485ac1b">OFS_SYSJMBI0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3cc29bac48114e664c7797cec1ca4fa6">OFS_SYSJMBI0</a>+1</td></tr>
<tr class="separator:a7354b5c1f2e076771641a4985485ac1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f4a493cd6d6762aa04d65b79a2c147d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0f4a493cd6d6762aa04d65b79a2c147d">OFS_SYSJMBI1</a>&#160;&#160;&#160;(0x000Au)  /* JTAG mailbox input 1 */</td></tr>
<tr class="separator:a0f4a493cd6d6762aa04d65b79a2c147d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af73e8b48f7caccb76589e18f94c2e4d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af73e8b48f7caccb76589e18f94c2e4d0">OFS_SYSJMBI1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0f4a493cd6d6762aa04d65b79a2c147d">OFS_SYSJMBI1</a></td></tr>
<tr class="separator:af73e8b48f7caccb76589e18f94c2e4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe47c942c302ba5d0ee9d2ea1d6a4a3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afe47c942c302ba5d0ee9d2ea1d6a4a3d">OFS_SYSJMBI1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0f4a493cd6d6762aa04d65b79a2c147d">OFS_SYSJMBI1</a>+1</td></tr>
<tr class="separator:afe47c942c302ba5d0ee9d2ea1d6a4a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84a3b059eb52c98f30b9ed772681d33a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a84a3b059eb52c98f30b9ed772681d33a">OFS_SYSJMBO0</a>&#160;&#160;&#160;(0x000Cu)  /* JTAG mailbox output 0 */</td></tr>
<tr class="separator:a84a3b059eb52c98f30b9ed772681d33a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae22fee6f55adc41ec722327838be9d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae22fee6f55adc41ec722327838be9d6f">OFS_SYSJMBO0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a84a3b059eb52c98f30b9ed772681d33a">OFS_SYSJMBO0</a></td></tr>
<tr class="separator:ae22fee6f55adc41ec722327838be9d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c766d0c0c4d65804d18ba4bbddfe890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6c766d0c0c4d65804d18ba4bbddfe890">OFS_SYSJMBO0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a84a3b059eb52c98f30b9ed772681d33a">OFS_SYSJMBO0</a>+1</td></tr>
<tr class="separator:a6c766d0c0c4d65804d18ba4bbddfe890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93276d6d82accec069ed541519ef4f57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a93276d6d82accec069ed541519ef4f57">OFS_SYSJMBO1</a>&#160;&#160;&#160;(0x000Eu)  /* JTAG mailbox output 1 */</td></tr>
<tr class="separator:a93276d6d82accec069ed541519ef4f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1282a15a14114d16d01f07368a8409b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab1282a15a14114d16d01f07368a8409b">OFS_SYSJMBO1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a93276d6d82accec069ed541519ef4f57">OFS_SYSJMBO1</a></td></tr>
<tr class="separator:ab1282a15a14114d16d01f07368a8409b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d7acba0097ccc8294afe2f5664e6281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d7acba0097ccc8294afe2f5664e6281">OFS_SYSJMBO1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a93276d6d82accec069ed541519ef4f57">OFS_SYSJMBO1</a>+1</td></tr>
<tr class="separator:a9d7acba0097ccc8294afe2f5664e6281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73eb7128df5ea6232c2dfe08efd28910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a73eb7128df5ea6232c2dfe08efd28910">OFS_SYSBERRIV</a>&#160;&#160;&#160;(0x0018u)  /* Bus Error vector generator */</td></tr>
<tr class="separator:a73eb7128df5ea6232c2dfe08efd28910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4815419be4c7491cdb0bc667e4d34e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4815419be4c7491cdb0bc667e4d34e6a">OFS_SYSBERRIV_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a73eb7128df5ea6232c2dfe08efd28910">OFS_SYSBERRIV</a></td></tr>
<tr class="separator:a4815419be4c7491cdb0bc667e4d34e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4fcb82b13fbee59528f254fa0997a9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4fcb82b13fbee59528f254fa0997a9c">OFS_SYSBERRIV_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a73eb7128df5ea6232c2dfe08efd28910">OFS_SYSBERRIV</a>+1</td></tr>
<tr class="separator:ab4fcb82b13fbee59528f254fa0997a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad96bac11125b13f6df5c307eb0d6b7db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad96bac11125b13f6df5c307eb0d6b7db">OFS_SYSUNIV</a>&#160;&#160;&#160;(0x001Au)  /* User NMI vector generator */</td></tr>
<tr class="separator:ad96bac11125b13f6df5c307eb0d6b7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5b2897a07ffb9bc833e97dced849acf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae5b2897a07ffb9bc833e97dced849acf">OFS_SYSUNIV_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad96bac11125b13f6df5c307eb0d6b7db">OFS_SYSUNIV</a></td></tr>
<tr class="separator:ae5b2897a07ffb9bc833e97dced849acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0506da51c1f11626834e4a8819d4991d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0506da51c1f11626834e4a8819d4991d">OFS_SYSUNIV_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad96bac11125b13f6df5c307eb0d6b7db">OFS_SYSUNIV</a>+1</td></tr>
<tr class="separator:a0506da51c1f11626834e4a8819d4991d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a149a2c266a3e9caa7accafdfa9cc9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a149a2c266a3e9caa7accafdfa9cc9d">OFS_SYSSNIV</a>&#160;&#160;&#160;(0x001Cu)  /* System NMI vector generator */</td></tr>
<tr class="separator:a3a149a2c266a3e9caa7accafdfa9cc9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15aaf972748c004920b4af305e41259c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a15aaf972748c004920b4af305e41259c">OFS_SYSSNIV_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a149a2c266a3e9caa7accafdfa9cc9d">OFS_SYSSNIV</a></td></tr>
<tr class="separator:a15aaf972748c004920b4af305e41259c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4e335f6ba88abeaa6a14615212813a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4e335f6ba88abeaa6a14615212813a8">OFS_SYSSNIV_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a149a2c266a3e9caa7accafdfa9cc9d">OFS_SYSSNIV</a>+1</td></tr>
<tr class="separator:ad4e335f6ba88abeaa6a14615212813a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f3bb50f06e39b9b7a18a51c1bdc241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a75f3bb50f06e39b9b7a18a51c1bdc241">OFS_SYSRSTIV</a>&#160;&#160;&#160;(0x001Eu)  /* Reset vector generator */</td></tr>
<tr class="separator:a75f3bb50f06e39b9b7a18a51c1bdc241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acae0d5bb36b89dfab67481fb327b3bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acae0d5bb36b89dfab67481fb327b3bf7">OFS_SYSRSTIV_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a75f3bb50f06e39b9b7a18a51c1bdc241">OFS_SYSRSTIV</a></td></tr>
<tr class="separator:acae0d5bb36b89dfab67481fb327b3bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a789f91f011ad5067788619dec3b8f68e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a789f91f011ad5067788619dec3b8f68e">OFS_SYSRSTIV_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a75f3bb50f06e39b9b7a18a51c1bdc241">OFS_SYSRSTIV</a>+1</td></tr>
<tr class="separator:a789f91f011ad5067788619dec3b8f68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eb76842b7864e05e8f677d60931e258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4eb76842b7864e05e8f677d60931e258">SYSRIVECT</a>&#160;&#160;&#160;(0x0001u)  /* SYS - RAM based interrupt vectors */</td></tr>
<tr class="separator:a4eb76842b7864e05e8f677d60931e258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d1609a871d5a60e1e30c5d698da779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a27d1609a871d5a60e1e30c5d698da779">SYSPMMPE</a>&#160;&#160;&#160;(0x0004u)  /* SYS - PMM access protect */</td></tr>
<tr class="separator:a27d1609a871d5a60e1e30c5d698da779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabcbbe1f502c1636b0e0e51e4c3524d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabcbbe1f502c1636b0e0e51e4c3524d3">SYSBSLIND</a>&#160;&#160;&#160;(0x0010u)  /* SYS - TCK/RST indication detected */</td></tr>
<tr class="separator:aabcbbe1f502c1636b0e0e51e4c3524d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2585aaa2ee293d488f33c783168bc45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2585aaa2ee293d488f33c783168bc45d">SYSJTAGPIN</a>&#160;&#160;&#160;(0x0020u)  /* SYS - Dedicated JTAG pins enabled */</td></tr>
<tr class="separator:a2585aaa2ee293d488f33c783168bc45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bfb28f112c2708086a45629cfce0ec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3bfb28f112c2708086a45629cfce0ec3">SYSRIVECT_L</a>&#160;&#160;&#160;(0x0001u)  /* SYS - RAM based interrupt vectors */</td></tr>
<tr class="separator:a3bfb28f112c2708086a45629cfce0ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a6d0b7d635972c646c4131f8c04302b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2a6d0b7d635972c646c4131f8c04302b">SYSPMMPE_L</a>&#160;&#160;&#160;(0x0004u)  /* SYS - PMM access protect */</td></tr>
<tr class="separator:a2a6d0b7d635972c646c4131f8c04302b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa64542ff9d89211e0f6121b239692575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa64542ff9d89211e0f6121b239692575">SYSBSLIND_L</a>&#160;&#160;&#160;(0x0010u)  /* SYS - TCK/RST indication detected */</td></tr>
<tr class="separator:aa64542ff9d89211e0f6121b239692575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f7ae0621c87b0df028f418051ec2b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f7ae0621c87b0df028f418051ec2b99">SYSJTAGPIN_L</a>&#160;&#160;&#160;(0x0020u)  /* SYS - Dedicated JTAG pins enabled */</td></tr>
<tr class="separator:a6f7ae0621c87b0df028f418051ec2b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4266a4a221efef078dcd07689c9535b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4266a4a221efef078dcd07689c9535b8">SYSBSLSIZE0</a>&#160;&#160;&#160;(0x0001u)  /* SYS - BSL Protection Size 0 */</td></tr>
<tr class="separator:a4266a4a221efef078dcd07689c9535b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d49a0cf51a58454f1b3c15a83623b2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5d49a0cf51a58454f1b3c15a83623b2e">SYSBSLSIZE1</a>&#160;&#160;&#160;(0x0002u)  /* SYS - BSL Protection Size 1 */</td></tr>
<tr class="separator:a5d49a0cf51a58454f1b3c15a83623b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a071df8043bf164b240d377e6acfe06e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a071df8043bf164b240d377e6acfe06e4">SYSBSLR</a>&#160;&#160;&#160;(0x0004u)  /* SYS - RAM assigned to BSL */</td></tr>
<tr class="separator:a071df8043bf164b240d377e6acfe06e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a129d7a4103693cec3bd0ee9daef6f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6a129d7a4103693cec3bd0ee9daef6f2">SYSBSLOFF</a>&#160;&#160;&#160;(0x4000u)  /* SYS - BSL Memory disabled */</td></tr>
<tr class="separator:a6a129d7a4103693cec3bd0ee9daef6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b4f66a4d099686c674cc9588843c71c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9b4f66a4d099686c674cc9588843c71c">SYSBSLPE</a>&#160;&#160;&#160;(0x8000u)  /* SYS - BSL Memory protection enabled */</td></tr>
<tr class="separator:a9b4f66a4d099686c674cc9588843c71c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa6ce80b0e7e2ca4bb5a45f2392db4c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa6ce80b0e7e2ca4bb5a45f2392db4c2">SYSBSLSIZE0_L</a>&#160;&#160;&#160;(0x0001u)  /* SYS - BSL Protection Size 0 */</td></tr>
<tr class="separator:aaa6ce80b0e7e2ca4bb5a45f2392db4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12fed764ab179801004136ba069cc4d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a12fed764ab179801004136ba069cc4d2">SYSBSLSIZE1_L</a>&#160;&#160;&#160;(0x0002u)  /* SYS - BSL Protection Size 1 */</td></tr>
<tr class="separator:a12fed764ab179801004136ba069cc4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4499a21ea73758d20d76e358cc41c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aea4499a21ea73758d20d76e358cc41c5">SYSBSLR_L</a>&#160;&#160;&#160;(0x0004u)  /* SYS - RAM assigned to BSL */</td></tr>
<tr class="separator:aea4499a21ea73758d20d76e358cc41c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab768a33b5411eae552f71bd9ae97185b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab768a33b5411eae552f71bd9ae97185b">SYSBSLOFF_H</a>&#160;&#160;&#160;(0x0040u)  /* SYS - BSL Memory disabled */</td></tr>
<tr class="separator:ab768a33b5411eae552f71bd9ae97185b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cd3cf672e3ea2aea13b9b2ff30cd148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9cd3cf672e3ea2aea13b9b2ff30cd148">SYSBSLPE_H</a>&#160;&#160;&#160;(0x0080u)  /* SYS - BSL Memory protection enabled */</td></tr>
<tr class="separator:a9cd3cf672e3ea2aea13b9b2ff30cd148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef4e3b022cb5d66af65e7e025183484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afef4e3b022cb5d66af65e7e025183484">JMBIN0FG</a>&#160;&#160;&#160;(0x0001u)  /* SYS - Incoming JTAG Mailbox 0 Flag */</td></tr>
<tr class="separator:afef4e3b022cb5d66af65e7e025183484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6fb4648dd4de775646a4f0ea4daef3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6fb4648dd4de775646a4f0ea4daef3f">JMBIN1FG</a>&#160;&#160;&#160;(0x0002u)  /* SYS - Incoming JTAG Mailbox 1 Flag */</td></tr>
<tr class="separator:ab6fb4648dd4de775646a4f0ea4daef3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67bba6fe75e41c3824d0c9166c15fcb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a67bba6fe75e41c3824d0c9166c15fcb6">JMBOUT0FG</a>&#160;&#160;&#160;(0x0004u)  /* SYS - Outgoing JTAG Mailbox 0 Flag */</td></tr>
<tr class="separator:a67bba6fe75e41c3824d0c9166c15fcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a518929196965c424dcf873193986f3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a518929196965c424dcf873193986f3b4">JMBOUT1FG</a>&#160;&#160;&#160;(0x0008u)  /* SYS - Outgoing JTAG Mailbox 1 Flag */</td></tr>
<tr class="separator:a518929196965c424dcf873193986f3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cd7d5e854e69ea2db9ac39c2148a06f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5cd7d5e854e69ea2db9ac39c2148a06f">JMBMODE</a>&#160;&#160;&#160;(0x0010u)  /* SYS - JMB 16/32 Bit Mode */</td></tr>
<tr class="separator:a5cd7d5e854e69ea2db9ac39c2148a06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6947ab4ae35277711d7db4fcea706b0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6947ab4ae35277711d7db4fcea706b0f">JMBCLR0OFF</a>&#160;&#160;&#160;(0x0040u)  /* SYS - Incoming JTAG Mailbox 0 Flag auto-clear disalbe */</td></tr>
<tr class="separator:a6947ab4ae35277711d7db4fcea706b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25f329db5b762104981e46048be11170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a25f329db5b762104981e46048be11170">JMBCLR1OFF</a>&#160;&#160;&#160;(0x0080u)  /* SYS - Incoming JTAG Mailbox 1 Flag auto-clear disalbe */</td></tr>
<tr class="separator:a25f329db5b762104981e46048be11170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e47470e1b8259a85ec075e8f4b5eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22e47470e1b8259a85ec075e8f4b5eee">JMBIN0FG_L</a>&#160;&#160;&#160;(0x0001u)  /* SYS - Incoming JTAG Mailbox 0 Flag */</td></tr>
<tr class="separator:a22e47470e1b8259a85ec075e8f4b5eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab72671a4300f770472444fe2f0347728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab72671a4300f770472444fe2f0347728">JMBIN1FG_L</a>&#160;&#160;&#160;(0x0002u)  /* SYS - Incoming JTAG Mailbox 1 Flag */</td></tr>
<tr class="separator:ab72671a4300f770472444fe2f0347728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a642a9bdb3907bb85c3cded68cdf58d07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a642a9bdb3907bb85c3cded68cdf58d07">JMBOUT0FG_L</a>&#160;&#160;&#160;(0x0004u)  /* SYS - Outgoing JTAG Mailbox 0 Flag */</td></tr>
<tr class="separator:a642a9bdb3907bb85c3cded68cdf58d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a802cb991cee12ba0b13886225b3657d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a802cb991cee12ba0b13886225b3657d0">JMBOUT1FG_L</a>&#160;&#160;&#160;(0x0008u)  /* SYS - Outgoing JTAG Mailbox 1 Flag */</td></tr>
<tr class="separator:a802cb991cee12ba0b13886225b3657d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd75c82b5cea9e368c6d948ef590dae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd75c82b5cea9e368c6d948ef590dae3">JMBMODE_L</a>&#160;&#160;&#160;(0x0010u)  /* SYS - JMB 16/32 Bit Mode */</td></tr>
<tr class="separator:abd75c82b5cea9e368c6d948ef590dae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd43100008baf56dca3fb1f4f6e4474b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd43100008baf56dca3fb1f4f6e4474b">JMBCLR0OFF_L</a>&#160;&#160;&#160;(0x0040u)  /* SYS - Incoming JTAG Mailbox 0 Flag auto-clear disalbe */</td></tr>
<tr class="separator:acd43100008baf56dca3fb1f4f6e4474b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a830d408d5a2e1b3eaf02f487f03b748e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a830d408d5a2e1b3eaf02f487f03b748e">JMBCLR1OFF_L</a>&#160;&#160;&#160;(0x0080u)  /* SYS - Incoming JTAG Mailbox 1 Flag auto-clear disalbe */</td></tr>
<tr class="separator:a830d408d5a2e1b3eaf02f487f03b748e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904a6b9dfdde23aa1075fb7a0402c808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a904a6b9dfdde23aa1075fb7a0402c808">OFS_TAxCTL</a>&#160;&#160;&#160;(0x0000u)  /* Timerx_A7 Control */</td></tr>
<tr class="separator:a904a6b9dfdde23aa1075fb7a0402c808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef6e065270c70186030bee17cccc319"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeef6e065270c70186030bee17cccc319">OFS_TAxCCTL0</a>&#160;&#160;&#160;(0x0002u)  /* Timerx_A7 Capture/Compare Control 0 */</td></tr>
<tr class="separator:aeef6e065270c70186030bee17cccc319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd4827f0ee28c460fdd400e79aab612c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd4827f0ee28c460fdd400e79aab612c">OFS_TAxCCTL1</a>&#160;&#160;&#160;(0x0004u)  /* Timerx_A7 Capture/Compare Control 1 */</td></tr>
<tr class="separator:abd4827f0ee28c460fdd400e79aab612c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5513bf176c6cfd8f84f9fb2d6fc006a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa5513bf176c6cfd8f84f9fb2d6fc006a">OFS_TAxCCTL2</a>&#160;&#160;&#160;(0x0006u)  /* Timerx_A7 Capture/Compare Control 2 */</td></tr>
<tr class="separator:aa5513bf176c6cfd8f84f9fb2d6fc006a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeaa170b7c856cde20c7a5d8f58986fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abeaa170b7c856cde20c7a5d8f58986fd">OFS_TAxCCTL3</a>&#160;&#160;&#160;(0x0008u)  /* Timerx_A7 Capture/Compare Control 3 */</td></tr>
<tr class="separator:abeaa170b7c856cde20c7a5d8f58986fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3549194ce0cd1ff0a93014294ea74ed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3549194ce0cd1ff0a93014294ea74ed4">OFS_TAxCCTL4</a>&#160;&#160;&#160;(0x000Au)  /* Timerx_A7 Capture/Compare Control 4 */</td></tr>
<tr class="separator:a3549194ce0cd1ff0a93014294ea74ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a620461532b7763081155224c7a7f2d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a620461532b7763081155224c7a7f2d77">OFS_TAxCCTL5</a>&#160;&#160;&#160;(0x000Cu)  /* Timerx_A7 Capture/Compare Control 5 */</td></tr>
<tr class="separator:a620461532b7763081155224c7a7f2d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e5fd49816e281d4093b57376e319614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e5fd49816e281d4093b57376e319614">OFS_TAxCCTL6</a>&#160;&#160;&#160;(0x000Eu)  /* Timerx_A7 Capture/Compare Control 6 */</td></tr>
<tr class="separator:a0e5fd49816e281d4093b57376e319614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a801df62fcb2e7940e48954c22ae04c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a801df62fcb2e7940e48954c22ae04c51">OFS_TAxR</a>&#160;&#160;&#160;(0x0010u)  /* Timerx_A7 */</td></tr>
<tr class="separator:a801df62fcb2e7940e48954c22ae04c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39092db9a4cb16ee44cf22cd1fc78a43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a39092db9a4cb16ee44cf22cd1fc78a43">OFS_TAxCCR0</a>&#160;&#160;&#160;(0x0012u)  /* Timerx_A7 Capture/Compare 0 */</td></tr>
<tr class="separator:a39092db9a4cb16ee44cf22cd1fc78a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60857a8ac3b064bb47445b2eea9292d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a60857a8ac3b064bb47445b2eea9292d0">OFS_TAxCCR1</a>&#160;&#160;&#160;(0x0014u)  /* Timerx_A7 Capture/Compare 1 */</td></tr>
<tr class="separator:a60857a8ac3b064bb47445b2eea9292d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea72971963e396685951c64e82081ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adea72971963e396685951c64e82081ca">OFS_TAxCCR2</a>&#160;&#160;&#160;(0x0016u)  /* Timerx_A7 Capture/Compare 2 */</td></tr>
<tr class="separator:adea72971963e396685951c64e82081ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a959d2b8dd8bb69a05c933869b1c8cb9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a959d2b8dd8bb69a05c933869b1c8cb9d">OFS_TAxCCR3</a>&#160;&#160;&#160;(0x0018u)  /* Timerx_A7 Capture/Compare 3 */</td></tr>
<tr class="separator:a959d2b8dd8bb69a05c933869b1c8cb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0829825ed9e23b78fe05214cabf8b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0829825ed9e23b78fe05214cabf8b6f">OFS_TAxCCR4</a>&#160;&#160;&#160;(0x001Au)  /* Timerx_A7 Capture/Compare 4 */</td></tr>
<tr class="separator:ac0829825ed9e23b78fe05214cabf8b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e5c7bd509fdfc83a64a778935cffa3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e5c7bd509fdfc83a64a778935cffa3d">OFS_TAxCCR5</a>&#160;&#160;&#160;(0x001Cu)  /* Timerx_A7 Capture/Compare 5 */</td></tr>
<tr class="separator:a3e5c7bd509fdfc83a64a778935cffa3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a3ca93da7ac24daa1eb2d121e46e054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4a3ca93da7ac24daa1eb2d121e46e054">OFS_TAxCCR6</a>&#160;&#160;&#160;(0x001Eu)  /* Timerx_A7 Capture/Compare 6 */</td></tr>
<tr class="separator:a4a3ca93da7ac24daa1eb2d121e46e054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd0ad3a3f26716ff3b39d451ba124ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0cd0ad3a3f26716ff3b39d451ba124ea">OFS_TAxIV</a>&#160;&#160;&#160;(0x002Eu)  /* Timerx_A7 Interrupt Vector Word */</td></tr>
<tr class="separator:a0cd0ad3a3f26716ff3b39d451ba124ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff7aef19427380dc0afffd37fec16ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9ff7aef19427380dc0afffd37fec16ff">OFS_TAxEX0</a>&#160;&#160;&#160;(0x0020u)  /* Timerx_A7 Expansion Register 0 */</td></tr>
<tr class="separator:a9ff7aef19427380dc0afffd37fec16ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1bc4cb999b79a68db06bffb618bdb67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae1bc4cb999b79a68db06bffb618bdb67">TAxIV_NONE</a>&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td></tr>
<tr class="separator:ae1bc4cb999b79a68db06bffb618bdb67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6181a23fb5356367653f0be74725a78c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6181a23fb5356367653f0be74725a78c">TAxIV_TACCR1</a>&#160;&#160;&#160;(0x0002u)    /* TAxCCR1_CCIFG */</td></tr>
<tr class="separator:a6181a23fb5356367653f0be74725a78c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e9c232647c8908a66c8a12ce1a37d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e9c232647c8908a66c8a12ce1a37d97">TAxIV_TACCR2</a>&#160;&#160;&#160;(0x0004u)    /* TAxCCR2_CCIFG */</td></tr>
<tr class="separator:a5e9c232647c8908a66c8a12ce1a37d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a522eebab3674767a6853e66a66c55c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a522eebab3674767a6853e66a66c55c81">TAxIV_TACCR3</a>&#160;&#160;&#160;(0x0006u)    /* TAxCCR3_CCIFG */</td></tr>
<tr class="separator:a522eebab3674767a6853e66a66c55c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44a75339df79fd194bd2f17a857d4ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a44a75339df79fd194bd2f17a857d4ff6">TAxIV_TACCR4</a>&#160;&#160;&#160;(0x0008u)    /* TAxCCR4_CCIFG */</td></tr>
<tr class="separator:a44a75339df79fd194bd2f17a857d4ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50caec3a83bf6976054aa049ebac9ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a50caec3a83bf6976054aa049ebac9ee8">TAxIV_TACCR5</a>&#160;&#160;&#160;(0x000Au)    /* TAxCCR5_CCIFG */</td></tr>
<tr class="separator:a50caec3a83bf6976054aa049ebac9ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9559e3760b74ea9788eac21685cadd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae9559e3760b74ea9788eac21685cadd7">TAxIV_TACCR6</a>&#160;&#160;&#160;(0x000Cu)    /* TAxCCR6_CCIFG */</td></tr>
<tr class="separator:ae9559e3760b74ea9788eac21685cadd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a202fa7a78140a562861742eadff903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4a202fa7a78140a562861742eadff903">TAxIV_TAIFG</a>&#160;&#160;&#160;(0x000Eu)    /* TAxIFG */</td></tr>
<tr class="separator:a4a202fa7a78140a562861742eadff903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab48757dfaea4690ade2304f737278290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab48757dfaea4690ade2304f737278290">TAxIV_TAxCCR1</a>&#160;&#160;&#160;(0x0002u)    /* TAxCCR1_CCIFG */</td></tr>
<tr class="separator:ab48757dfaea4690ade2304f737278290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f59d4019527da0fd7cfefb7acc90d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5f59d4019527da0fd7cfefb7acc90d72">TAxIV_TAxCCR2</a>&#160;&#160;&#160;(0x0004u)    /* TAxCCR2_CCIFG */</td></tr>
<tr class="separator:a5f59d4019527da0fd7cfefb7acc90d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9d2706cd9e29c9b606d4312872d71b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af9d2706cd9e29c9b606d4312872d71b8">TAxIV_TAxCCR3</a>&#160;&#160;&#160;(0x0006u)    /* TAxCCR3_CCIFG */</td></tr>
<tr class="separator:af9d2706cd9e29c9b606d4312872d71b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3048cb365fc215bd81a16385898c85d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa3048cb365fc215bd81a16385898c85d">TAxIV_TAxCCR4</a>&#160;&#160;&#160;(0x0008u)    /* TAxCCR4_CCIFG */</td></tr>
<tr class="separator:aa3048cb365fc215bd81a16385898c85d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33dbebfc2177af3a4b766ab3ba57c00e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a33dbebfc2177af3a4b766ab3ba57c00e">TAxIV_TAxCCR5</a>&#160;&#160;&#160;(0x000Au)    /* TAxCCR5_CCIFG */</td></tr>
<tr class="separator:a33dbebfc2177af3a4b766ab3ba57c00e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d2131dba8e7a8cdb52a60d4902c4645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5d2131dba8e7a8cdb52a60d4902c4645">TAxIV_TAxCCR6</a>&#160;&#160;&#160;(0x000Cu)    /* TAxCCR6_CCIFG */</td></tr>
<tr class="separator:a5d2131dba8e7a8cdb52a60d4902c4645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2756b7d212f3b3c0cf6cf47bebc1b5b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2756b7d212f3b3c0cf6cf47bebc1b5b1">TAxIV_TAxIFG</a>&#160;&#160;&#160;(0x000Eu)    /* TAxIFG */</td></tr>
<tr class="separator:a2756b7d212f3b3c0cf6cf47bebc1b5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b0e68d18ef37d739c0e227c52628d08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b0e68d18ef37d739c0e227c52628d08">TASSEL1</a>&#160;&#160;&#160;(0x0200u)  /* Timer A clock source select 1 */</td></tr>
<tr class="separator:a0b0e68d18ef37d739c0e227c52628d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c30b6b10dac8bf5dd1f6493a9462ca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c30b6b10dac8bf5dd1f6493a9462ca9">TASSEL0</a>&#160;&#160;&#160;(0x0100u)  /* Timer A clock source select 0 */</td></tr>
<tr class="separator:a5c30b6b10dac8bf5dd1f6493a9462ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9e0e1185f86f6ae7aa50b109fc423cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae9e0e1185f86f6ae7aa50b109fc423cc">ID1</a>&#160;&#160;&#160;(0x0080u)  /* Timer A clock input divider 1 */</td></tr>
<tr class="separator:ae9e0e1185f86f6ae7aa50b109fc423cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021046fa13e45fe71b336b6bb4d00853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a021046fa13e45fe71b336b6bb4d00853">ID0</a>&#160;&#160;&#160;(0x0040u)  /* Timer A clock input divider 0 */</td></tr>
<tr class="separator:a021046fa13e45fe71b336b6bb4d00853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a605de8bd4c1e03b12e8acdc7f940315a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a605de8bd4c1e03b12e8acdc7f940315a">MC1</a>&#160;&#160;&#160;(0x0020u)  /* Timer A mode control 1 */</td></tr>
<tr class="separator:a605de8bd4c1e03b12e8acdc7f940315a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbabe68524253053e23c4335c4c23006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adbabe68524253053e23c4335c4c23006">MC0</a>&#160;&#160;&#160;(0x0010u)  /* Timer A mode control 0 */</td></tr>
<tr class="separator:adbabe68524253053e23c4335c4c23006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7607a8cc10f5baee93b1238d067d6660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7607a8cc10f5baee93b1238d067d6660">TACLR</a>&#160;&#160;&#160;(0x0004u)  /* Timer A counter clear */</td></tr>
<tr class="separator:a7607a8cc10f5baee93b1238d067d6660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ea12e4823f3e8d6d432b3b14a88014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02ea12e4823f3e8d6d432b3b14a88014">TAIE</a>&#160;&#160;&#160;(0x0002u)  /* Timer A counter interrupt enable */</td></tr>
<tr class="separator:a02ea12e4823f3e8d6d432b3b14a88014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9ab8a5f37e34bbf12c70385c51fec85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad9ab8a5f37e34bbf12c70385c51fec85">TAIFG</a>&#160;&#160;&#160;(0x0001u)  /* Timer A counter interrupt flag */</td></tr>
<tr class="separator:ad9ab8a5f37e34bbf12c70385c51fec85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b2ed176100dbd3914f8d0a6a1da50fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b2ed176100dbd3914f8d0a6a1da50fc">MC_0</a>&#160;&#160;&#160;(0*0x10u)  /* Timer A mode control: 0 - Stop */</td></tr>
<tr class="separator:a3b2ed176100dbd3914f8d0a6a1da50fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac74d5cf24d8aeca91ba722e5229657f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac74d5cf24d8aeca91ba722e5229657f2">MC_1</a>&#160;&#160;&#160;(1*0x10u)  /* Timer A mode control: 1 - Up to CCR0 */</td></tr>
<tr class="separator:ac74d5cf24d8aeca91ba722e5229657f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad367be228fa82c3f35290c9141138710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad367be228fa82c3f35290c9141138710">MC_2</a>&#160;&#160;&#160;(2*0x10u)  /* Timer A mode control: 2 - Continuous up */</td></tr>
<tr class="separator:ad367be228fa82c3f35290c9141138710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5870c8117eb8e885036a6cb254f07716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5870c8117eb8e885036a6cb254f07716">MC_3</a>&#160;&#160;&#160;(3*0x10u)  /* Timer A mode control: 3 - Up/Down */</td></tr>
<tr class="separator:a5870c8117eb8e885036a6cb254f07716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af427c62226a83d08842f752d7a478394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af427c62226a83d08842f752d7a478394">ID_0</a>&#160;&#160;&#160;(0*0x40u)  /* Timer A input divider: 0 - /1 */</td></tr>
<tr class="separator:af427c62226a83d08842f752d7a478394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a340ae0fcd839f336e6174c275bfca131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a340ae0fcd839f336e6174c275bfca131">ID_1</a>&#160;&#160;&#160;(1*0x40u)  /* Timer A input divider: 1 - /2 */</td></tr>
<tr class="separator:a340ae0fcd839f336e6174c275bfca131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9299cab2bdde6c3c3bb272b0cb5530b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9299cab2bdde6c3c3bb272b0cb5530b5">ID_2</a>&#160;&#160;&#160;(2*0x40u)  /* Timer A input divider: 2 - /4 */</td></tr>
<tr class="separator:a9299cab2bdde6c3c3bb272b0cb5530b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a598923d302dfb7410d59cd349a022c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a598923d302dfb7410d59cd349a022c16">ID_3</a>&#160;&#160;&#160;(3*0x40u)  /* Timer A input divider: 3 - /8 */</td></tr>
<tr class="separator:a598923d302dfb7410d59cd349a022c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aaa836fa69872a02ff5ee34acc02b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9aaa836fa69872a02ff5ee34acc02b4b">TASSEL_0</a>&#160;&#160;&#160;(0*0x100u) /* Timer A clock source select: 0 - TACLK */</td></tr>
<tr class="separator:a9aaa836fa69872a02ff5ee34acc02b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49bfbda859edc7236f16819ab9144039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49bfbda859edc7236f16819ab9144039">TASSEL_1</a>&#160;&#160;&#160;(1*0x100u) /* Timer A clock source select: 1 - ACLK  */</td></tr>
<tr class="separator:a49bfbda859edc7236f16819ab9144039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a486e5a5ea3e899fff65c28faf305c8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a486e5a5ea3e899fff65c28faf305c8c1">TASSEL_2</a>&#160;&#160;&#160;(2*0x100u) /* Timer A clock source select: 2 - SMCLK */</td></tr>
<tr class="separator:a486e5a5ea3e899fff65c28faf305c8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e36fa1ab2cf6df4d23a279e033559e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e36fa1ab2cf6df4d23a279e033559e7">TASSEL_3</a>&#160;&#160;&#160;(3*0x100u) /* Timer A clock source select: 3 - INCLK */</td></tr>
<tr class="separator:a6e36fa1ab2cf6df4d23a279e033559e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54863c9fc1ef5c1f5a78463be763b60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54863c9fc1ef5c1f5a78463be763b60d">MC__STOP</a>&#160;&#160;&#160;(0*0x10u)  /* Timer A mode control: 0 - Stop */</td></tr>
<tr class="separator:a54863c9fc1ef5c1f5a78463be763b60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ad6e9743ac726669082e8d0a32ab62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71ad6e9743ac726669082e8d0a32ab62">MC__UP</a>&#160;&#160;&#160;(1*0x10u)  /* Timer A mode control: 1 - Up to CCR0 */</td></tr>
<tr class="separator:a71ad6e9743ac726669082e8d0a32ab62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbce775909a378317f79785d08faed79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afbce775909a378317f79785d08faed79">MC__CONTINUOUS</a>&#160;&#160;&#160;(2*0x10u)  /* Timer A mode control: 2 - Continuous up */</td></tr>
<tr class="separator:afbce775909a378317f79785d08faed79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb5838239c020cd90d31e0429b6159e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afeb5838239c020cd90d31e0429b6159e">MC__CONTINOUS</a>&#160;&#160;&#160;(2*0x10u)  /* Legacy define */</td></tr>
<tr class="separator:afeb5838239c020cd90d31e0429b6159e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ccba23925ecf96b721cf5fae8e3ef90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0ccba23925ecf96b721cf5fae8e3ef90">MC__UPDOWN</a>&#160;&#160;&#160;(3*0x10u)  /* Timer A mode control: 3 - Up/Down */</td></tr>
<tr class="separator:a0ccba23925ecf96b721cf5fae8e3ef90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc6c90c44f1d1ba635a0a99cfb1ccbb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abc6c90c44f1d1ba635a0a99cfb1ccbb5">ID__1</a>&#160;&#160;&#160;(0*0x40u)  /* Timer A input divider: 0 - /1 */</td></tr>
<tr class="separator:abc6c90c44f1d1ba635a0a99cfb1ccbb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a458481f046f7f88323874b1bb416f40c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a458481f046f7f88323874b1bb416f40c">ID__2</a>&#160;&#160;&#160;(1*0x40u)  /* Timer A input divider: 1 - /2 */</td></tr>
<tr class="separator:a458481f046f7f88323874b1bb416f40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86bdf84d42f0606ad81106f74c2078e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a86bdf84d42f0606ad81106f74c2078e2">ID__4</a>&#160;&#160;&#160;(2*0x40u)  /* Timer A input divider: 2 - /4 */</td></tr>
<tr class="separator:a86bdf84d42f0606ad81106f74c2078e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77b0534fd6be1c88d078e585c249fde0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a77b0534fd6be1c88d078e585c249fde0">ID__8</a>&#160;&#160;&#160;(3*0x40u)  /* Timer A input divider: 3 - /8 */</td></tr>
<tr class="separator:a77b0534fd6be1c88d078e585c249fde0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa067c27543bed6e2c3d8eca00e0c27d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa067c27543bed6e2c3d8eca00e0c27d1">TASSEL__TACLK</a>&#160;&#160;&#160;(0*0x100u) /* Timer A clock source select: 0 - TACLK */</td></tr>
<tr class="separator:aa067c27543bed6e2c3d8eca00e0c27d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f96332f6515bc86ed194126da7d82b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8f96332f6515bc86ed194126da7d82b9">TASSEL__ACLK</a>&#160;&#160;&#160;(1*0x100u) /* Timer A clock source select: 1 - ACLK  */</td></tr>
<tr class="separator:a8f96332f6515bc86ed194126da7d82b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd295defc3847b9e454d1033804e1d8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd295defc3847b9e454d1033804e1d8a">TASSEL__SMCLK</a>&#160;&#160;&#160;(2*0x100u) /* Timer A clock source select: 2 - SMCLK */</td></tr>
<tr class="separator:afd295defc3847b9e454d1033804e1d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16bd0c2dcc683f59175541cc6b39addb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a16bd0c2dcc683f59175541cc6b39addb">TASSEL__INCLK</a>&#160;&#160;&#160;(3*0x100u) /* Timer A clock source select: 3 - INCLK */</td></tr>
<tr class="separator:a16bd0c2dcc683f59175541cc6b39addb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab007bdb892562f6c5f7c4198b99caa57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab007bdb892562f6c5f7c4198b99caa57">CM1</a>&#160;&#160;&#160;(0x8000u)  /* Capture mode 1 */</td></tr>
<tr class="separator:ab007bdb892562f6c5f7c4198b99caa57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb028d575f70b61a80d0e87a9f8200cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abb028d575f70b61a80d0e87a9f8200cf">CM0</a>&#160;&#160;&#160;(0x4000u)  /* Capture mode 0 */</td></tr>
<tr class="separator:abb028d575f70b61a80d0e87a9f8200cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9c8f17f2a87ad2845779b4923eaa935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa9c8f17f2a87ad2845779b4923eaa935">CCIS1</a>&#160;&#160;&#160;(0x2000u)  /* Capture input select 1 */</td></tr>
<tr class="separator:aa9c8f17f2a87ad2845779b4923eaa935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e8056d10a025188ff958a69f6917e1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4e8056d10a025188ff958a69f6917e1b">CCIS0</a>&#160;&#160;&#160;(0x1000u)  /* Capture input select 0 */</td></tr>
<tr class="separator:a4e8056d10a025188ff958a69f6917e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d06a9e6a8f5abc296f987d4552894c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a57d06a9e6a8f5abc296f987d4552894c">SCS</a>&#160;&#160;&#160;(0x0800u)  /* Capture sychronize */</td></tr>
<tr class="separator:a57d06a9e6a8f5abc296f987d4552894c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88c8d8afb2796d7b1864df203e7fb5d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a88c8d8afb2796d7b1864df203e7fb5d3">SCCI</a>&#160;&#160;&#160;(0x0400u)  /* Latched capture signal (read) */</td></tr>
<tr class="separator:a88c8d8afb2796d7b1864df203e7fb5d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa216f6d9b942391fc15090d23256e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3aa216f6d9b942391fc15090d23256e5">CAP</a>&#160;&#160;&#160;(0x0100u)  /* Capture mode: 1 /Compare mode : 0 */</td></tr>
<tr class="separator:a3aa216f6d9b942391fc15090d23256e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa49d939c4ca20b7a5ee1324af8d0254a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa49d939c4ca20b7a5ee1324af8d0254a">OUTMOD2</a>&#160;&#160;&#160;(0x0080u)  /* Output mode 2 */</td></tr>
<tr class="separator:aa49d939c4ca20b7a5ee1324af8d0254a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08afb72e7571d1c9380175eca0a5349c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a08afb72e7571d1c9380175eca0a5349c">OUTMOD1</a>&#160;&#160;&#160;(0x0040u)  /* Output mode 1 */</td></tr>
<tr class="separator:a08afb72e7571d1c9380175eca0a5349c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a489b35c385ecc427fe8ed149779ff8d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a489b35c385ecc427fe8ed149779ff8d2">OUTMOD0</a>&#160;&#160;&#160;(0x0020u)  /* Output mode 0 */</td></tr>
<tr class="separator:a489b35c385ecc427fe8ed149779ff8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add8c598d5197e4a93d162b92886a4ebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#add8c598d5197e4a93d162b92886a4ebb">CCIE</a>&#160;&#160;&#160;(0x0010u)  /* Capture/compare interrupt enable */</td></tr>
<tr class="separator:add8c598d5197e4a93d162b92886a4ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb6b7d45cb8d55b36621b55eb3ef5d02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb6b7d45cb8d55b36621b55eb3ef5d02">CCI</a>&#160;&#160;&#160;(0x0008u)  /* Capture input signal (read) */</td></tr>
<tr class="separator:afb6b7d45cb8d55b36621b55eb3ef5d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec78e7a9e90a406a56f859ee456e8eae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aec78e7a9e90a406a56f859ee456e8eae">OUT</a>&#160;&#160;&#160;(0x0004u)  /* PWM Output signal if output mode 0 */</td></tr>
<tr class="separator:aec78e7a9e90a406a56f859ee456e8eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0fda8ba947077492614595b1371c99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1b0fda8ba947077492614595b1371c99">COV</a>&#160;&#160;&#160;(0x0002u)  /* Capture/compare overflow flag */</td></tr>
<tr class="separator:a1b0fda8ba947077492614595b1371c99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55f8164d2f3c7c021c080c7733dd5b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a55f8164d2f3c7c021c080c7733dd5b2c">CCIFG</a>&#160;&#160;&#160;(0x0001u)  /* Capture/compare interrupt flag */</td></tr>
<tr class="separator:a55f8164d2f3c7c021c080c7733dd5b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6b5a1275a8a4f3b423735be13cfd088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6b5a1275a8a4f3b423735be13cfd088">OUTMOD_0</a>&#160;&#160;&#160;(0*0x20u)  /* PWM output mode: 0 - output only */</td></tr>
<tr class="separator:ab6b5a1275a8a4f3b423735be13cfd088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2569da73cf82b4b56598b4aaaaa7b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2569da73cf82b4b56598b4aaaaa7b65">OUTMOD_1</a>&#160;&#160;&#160;(1*0x20u)  /* PWM output mode: 1 - set */</td></tr>
<tr class="separator:ad2569da73cf82b4b56598b4aaaaa7b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0826d934613ae687a76908aef84a1e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0826d934613ae687a76908aef84a1e07">OUTMOD_2</a>&#160;&#160;&#160;(2*0x20u)  /* PWM output mode: 2 - PWM toggle/reset */</td></tr>
<tr class="separator:a0826d934613ae687a76908aef84a1e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa16e48c1b1804f8dc5a2696d4185549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa16e48c1b1804f8dc5a2696d4185549">OUTMOD_3</a>&#160;&#160;&#160;(3*0x20u)  /* PWM output mode: 3 - PWM set/reset */</td></tr>
<tr class="separator:aaa16e48c1b1804f8dc5a2696d4185549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7571c82b1e1603ad944f6ea1c8ef1c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7571c82b1e1603ad944f6ea1c8ef1c51">OUTMOD_4</a>&#160;&#160;&#160;(4*0x20u)  /* PWM output mode: 4 - toggle */</td></tr>
<tr class="separator:a7571c82b1e1603ad944f6ea1c8ef1c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64a3dd5ad57a9cb6b6ea631c74d77c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af64a3dd5ad57a9cb6b6ea631c74d77c3">OUTMOD_5</a>&#160;&#160;&#160;(5*0x20u)  /* PWM output mode: 5 - Reset */</td></tr>
<tr class="separator:af64a3dd5ad57a9cb6b6ea631c74d77c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1452bc24eed82a51a5d2c08563454d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad1452bc24eed82a51a5d2c08563454d5">OUTMOD_6</a>&#160;&#160;&#160;(6*0x20u)  /* PWM output mode: 6 - PWM toggle/set */</td></tr>
<tr class="separator:ad1452bc24eed82a51a5d2c08563454d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04e3415b67621a5ec3077e821a4767c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a04e3415b67621a5ec3077e821a4767c4">OUTMOD_7</a>&#160;&#160;&#160;(7*0x20u)  /* PWM output mode: 7 - PWM reset/set */</td></tr>
<tr class="separator:a04e3415b67621a5ec3077e821a4767c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ba6a151f54a33e229f22f57bba8c7f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9ba6a151f54a33e229f22f57bba8c7f2">CCIS_0</a>&#160;&#160;&#160;(0*0x1000u) /* Capture input select: 0 - CCIxA */</td></tr>
<tr class="separator:a9ba6a151f54a33e229f22f57bba8c7f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaab9ff42b856835386744831ae42aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acaab9ff42b856835386744831ae42aa7">CCIS_1</a>&#160;&#160;&#160;(1*0x1000u) /* Capture input select: 1 - CCIxB */</td></tr>
<tr class="separator:acaab9ff42b856835386744831ae42aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26c18e08c3435e4213ff28a7ec1f3f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a26c18e08c3435e4213ff28a7ec1f3f23">CCIS_2</a>&#160;&#160;&#160;(2*0x1000u) /* Capture input select: 2 - GND */</td></tr>
<tr class="separator:a26c18e08c3435e4213ff28a7ec1f3f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf7be74196631e38799cdff9b8699115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adf7be74196631e38799cdff9b8699115">CCIS_3</a>&#160;&#160;&#160;(3*0x1000u) /* Capture input select: 3 - Vcc */</td></tr>
<tr class="separator:adf7be74196631e38799cdff9b8699115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ac4996357d9a077b9dd574bf68ce81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae4ac4996357d9a077b9dd574bf68ce81">CM_0</a>&#160;&#160;&#160;(0*0x4000u) /* Capture mode: 0 - disabled */</td></tr>
<tr class="separator:ae4ac4996357d9a077b9dd574bf68ce81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b9b380895c28ba129dcb85d222f13c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a87b9b380895c28ba129dcb85d222f13c">CM_1</a>&#160;&#160;&#160;(1*0x4000u) /* Capture mode: 1 - pos. edge */</td></tr>
<tr class="separator:a87b9b380895c28ba129dcb85d222f13c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b1b82d027be49a47ecead06bf6e8750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2b1b82d027be49a47ecead06bf6e8750">CM_2</a>&#160;&#160;&#160;(2*0x4000u) /* Capture mode: 1 - neg. edge */</td></tr>
<tr class="separator:a2b1b82d027be49a47ecead06bf6e8750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a1110659312c37b3e6ed09d8b6d83f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4a1110659312c37b3e6ed09d8b6d83f6">CM_3</a>&#160;&#160;&#160;(3*0x4000u) /* Capture mode: 1 - both edges */</td></tr>
<tr class="separator:a4a1110659312c37b3e6ed09d8b6d83f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3786bb344b573190aa5cc0c0a1b7585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af3786bb344b573190aa5cc0c0a1b7585">TAIDEX0</a>&#160;&#160;&#160;(0x0001u)  /* Timer A Input divider expansion Bit: 0 */</td></tr>
<tr class="separator:af3786bb344b573190aa5cc0c0a1b7585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace0013c244fb31847c0a9a1803158a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace0013c244fb31847c0a9a1803158a26">TAIDEX1</a>&#160;&#160;&#160;(0x0002u)  /* Timer A Input divider expansion Bit: 1 */</td></tr>
<tr class="separator:ace0013c244fb31847c0a9a1803158a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8d4e87136e22495a49adcf875bbb0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abe8d4e87136e22495a49adcf875bbb0e">TAIDEX2</a>&#160;&#160;&#160;(0x0004u)  /* Timer A Input divider expansion Bit: 2 */</td></tr>
<tr class="separator:abe8d4e87136e22495a49adcf875bbb0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a873123b2d3d7922a4aeee0c0550bcfc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a873123b2d3d7922a4aeee0c0550bcfc4">TAIDEX_0</a>&#160;&#160;&#160;(0*0x0001u) /* Timer A Input divider expansion : /1 */</td></tr>
<tr class="separator:a873123b2d3d7922a4aeee0c0550bcfc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f64ded9f8aa1cae18c708e1f63e286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a84f64ded9f8aa1cae18c708e1f63e286">TAIDEX_1</a>&#160;&#160;&#160;(1*0x0001u) /* Timer A Input divider expansion : /2 */</td></tr>
<tr class="separator:a84f64ded9f8aa1cae18c708e1f63e286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1f8014cb2b9cb1f1b26401ac9b13b47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae1f8014cb2b9cb1f1b26401ac9b13b47">TAIDEX_2</a>&#160;&#160;&#160;(2*0x0001u) /* Timer A Input divider expansion : /3 */</td></tr>
<tr class="separator:ae1f8014cb2b9cb1f1b26401ac9b13b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f68674f5032e454a610fc499289e9c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5f68674f5032e454a610fc499289e9c5">TAIDEX_3</a>&#160;&#160;&#160;(3*0x0001u) /* Timer A Input divider expansion : /4 */</td></tr>
<tr class="separator:a5f68674f5032e454a610fc499289e9c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b8e062c74e33efe3c93f1e69c08a30c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b8e062c74e33efe3c93f1e69c08a30c">TAIDEX_4</a>&#160;&#160;&#160;(4*0x0001u) /* Timer A Input divider expansion : /5 */</td></tr>
<tr class="separator:a3b8e062c74e33efe3c93f1e69c08a30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0e4eda482f0e5bd4b8eb99926c2c4cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0e4eda482f0e5bd4b8eb99926c2c4cc">TAIDEX_5</a>&#160;&#160;&#160;(5*0x0001u) /* Timer A Input divider expansion : /6 */</td></tr>
<tr class="separator:aa0e4eda482f0e5bd4b8eb99926c2c4cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab778a02f12dd56c34da71d2696678a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab778a02f12dd56c34da71d2696678a86">TAIDEX_6</a>&#160;&#160;&#160;(6*0x0001u) /* Timer A Input divider expansion : /7 */</td></tr>
<tr class="separator:ab778a02f12dd56c34da71d2696678a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99048dbdd8ae1329fd961a6bfaf85e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a99048dbdd8ae1329fd961a6bfaf85e0c">TAIDEX_7</a>&#160;&#160;&#160;(7*0x0001u) /* Timer A Input divider expansion : /8 */</td></tr>
<tr class="separator:a99048dbdd8ae1329fd961a6bfaf85e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dfa8d7d37effd39f82fcf097c15861b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3dfa8d7d37effd39f82fcf097c15861b">OFS_TBxCTL</a>&#160;&#160;&#160;(0x0000u)  /* Timerx_B7 Control */</td></tr>
<tr class="separator:a3dfa8d7d37effd39f82fcf097c15861b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2abf440ffad7e27e0f7f44759f1d3118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2abf440ffad7e27e0f7f44759f1d3118">OFS_TBxCCTL0</a>&#160;&#160;&#160;(0x0002u)  /* Timerx_B7 Capture/Compare Control 0 */</td></tr>
<tr class="separator:a2abf440ffad7e27e0f7f44759f1d3118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec1e22473299d61aaecddd6bcf5ad90b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aec1e22473299d61aaecddd6bcf5ad90b">OFS_TBxCCTL1</a>&#160;&#160;&#160;(0x0004u)  /* Timerx_B7 Capture/Compare Control 1 */</td></tr>
<tr class="separator:aec1e22473299d61aaecddd6bcf5ad90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a1f52295c24cd185f4c921db8528728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0a1f52295c24cd185f4c921db8528728">OFS_TBxCCTL2</a>&#160;&#160;&#160;(0x0006u)  /* Timerx_B7 Capture/Compare Control 2 */</td></tr>
<tr class="separator:a0a1f52295c24cd185f4c921db8528728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a610ff30faed304e7e195144cc6abf086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a610ff30faed304e7e195144cc6abf086">OFS_TBxCCTL3</a>&#160;&#160;&#160;(0x0008u)  /* Timerx_B7 Capture/Compare Control 3 */</td></tr>
<tr class="separator:a610ff30faed304e7e195144cc6abf086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0592d047d23dc4cddfd29f8fccf02a01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0592d047d23dc4cddfd29f8fccf02a01">OFS_TBxCCTL4</a>&#160;&#160;&#160;(0x000Au)  /* Timerx_B7 Capture/Compare Control 4 */</td></tr>
<tr class="separator:a0592d047d23dc4cddfd29f8fccf02a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac63b7804bd10743690727bf210094d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac63b7804bd10743690727bf210094d5d">OFS_TBxCCTL5</a>&#160;&#160;&#160;(0x000Cu)  /* Timerx_B7 Capture/Compare Control 5 */</td></tr>
<tr class="separator:ac63b7804bd10743690727bf210094d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7761bd1b55f00933fb69ba306a47620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa7761bd1b55f00933fb69ba306a47620">OFS_TBxCCTL6</a>&#160;&#160;&#160;(0x000Eu)  /* Timerx_B7 Capture/Compare Control 6 */</td></tr>
<tr class="separator:aa7761bd1b55f00933fb69ba306a47620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3570f79e13c31c850567e58a23d2ee6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3570f79e13c31c850567e58a23d2ee6c">OFS_TBxR</a>&#160;&#160;&#160;(0x0010u)  /* Timerx_B7 */</td></tr>
<tr class="separator:a3570f79e13c31c850567e58a23d2ee6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5b2074d9c9a5cf1beb1b56ec6187810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af5b2074d9c9a5cf1beb1b56ec6187810">OFS_TBxCCR0</a>&#160;&#160;&#160;(0x0012u)  /* Timerx_B7 Capture/Compare 0 */</td></tr>
<tr class="separator:af5b2074d9c9a5cf1beb1b56ec6187810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa9ab3c5d9678daa06eaeb34a2661897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa9ab3c5d9678daa06eaeb34a2661897">OFS_TBxCCR1</a>&#160;&#160;&#160;(0x0014u)  /* Timerx_B7 Capture/Compare 1 */</td></tr>
<tr class="separator:aaa9ab3c5d9678daa06eaeb34a2661897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a527f322672949d44793f795b9b084527"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a527f322672949d44793f795b9b084527">OFS_TBxCCR2</a>&#160;&#160;&#160;(0x0016u)  /* Timerx_B7 Capture/Compare 2 */</td></tr>
<tr class="separator:a527f322672949d44793f795b9b084527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a729b236b6d6e8b4dad7ae34a1a004a83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a729b236b6d6e8b4dad7ae34a1a004a83">OFS_TBxCCR3</a>&#160;&#160;&#160;(0x0018u)  /* Timerx_B7 Capture/Compare 3 */</td></tr>
<tr class="separator:a729b236b6d6e8b4dad7ae34a1a004a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc5f5df2f517403fd197bb7f57a1f0d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afc5f5df2f517403fd197bb7f57a1f0d9">OFS_TBxCCR4</a>&#160;&#160;&#160;(0x001Au)  /* Timerx_B7 Capture/Compare 4 */</td></tr>
<tr class="separator:afc5f5df2f517403fd197bb7f57a1f0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78b13b3d20cf50cca39325e08bf30ac1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a78b13b3d20cf50cca39325e08bf30ac1">OFS_TBxCCR5</a>&#160;&#160;&#160;(0x001Cu)  /* Timerx_B7 Capture/Compare 5 */</td></tr>
<tr class="separator:a78b13b3d20cf50cca39325e08bf30ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fcb635c994433d080556d8929e02869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9fcb635c994433d080556d8929e02869">OFS_TBxCCR6</a>&#160;&#160;&#160;(0x001Eu)  /* Timerx_B7 Capture/Compare 6 */</td></tr>
<tr class="separator:a9fcb635c994433d080556d8929e02869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabbe5f0397e1151c94b50833b9e0fcf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabbe5f0397e1151c94b50833b9e0fcf4">OFS_TBxIV</a>&#160;&#160;&#160;(0x002Eu)  /* Timerx_B7 Interrupt Vector Word */</td></tr>
<tr class="separator:aabbe5f0397e1151c94b50833b9e0fcf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebe1e45d671659e650b822272f205f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7ebe1e45d671659e650b822272f205f1">OFS_TBxEX0</a>&#160;&#160;&#160;(0x0020u)  /* Timerx_B7 Expansion Register 0 */</td></tr>
<tr class="separator:a7ebe1e45d671659e650b822272f205f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18f2457eed70c67fab47dc6352ef625e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18f2457eed70c67fab47dc6352ef625e">TBxIV_NONE</a>&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td></tr>
<tr class="separator:a18f2457eed70c67fab47dc6352ef625e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12f01bc171f1d4140619113d0bd9040e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a12f01bc171f1d4140619113d0bd9040e">TBxIV_TBCCR1</a>&#160;&#160;&#160;(0x0002u)    /* TBxCCR1_CCIFG */</td></tr>
<tr class="separator:a12f01bc171f1d4140619113d0bd9040e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3165effcaff242299764f6761dc0dc0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3165effcaff242299764f6761dc0dc0a">TBxIV_TBCCR2</a>&#160;&#160;&#160;(0x0004u)    /* TBxCCR2_CCIFG */</td></tr>
<tr class="separator:a3165effcaff242299764f6761dc0dc0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24bdddf2eca596f6db815f7ec75fefa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a24bdddf2eca596f6db815f7ec75fefa7">TBxIV_TBCCR3</a>&#160;&#160;&#160;(0x0006u)    /* TBxCCR3_CCIFG */</td></tr>
<tr class="separator:a24bdddf2eca596f6db815f7ec75fefa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeccf762d0725434c91d2318aa8c01e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adeccf762d0725434c91d2318aa8c01e2">TBxIV_TBCCR4</a>&#160;&#160;&#160;(0x0008u)    /* TBxCCR4_CCIFG */</td></tr>
<tr class="separator:adeccf762d0725434c91d2318aa8c01e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfe78f1a7a5934253f88b14e96026559"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abfe78f1a7a5934253f88b14e96026559">TBxIV_TBCCR5</a>&#160;&#160;&#160;(0x000Au)    /* TBxCCR5_CCIFG */</td></tr>
<tr class="separator:abfe78f1a7a5934253f88b14e96026559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a777e3c002b80c61c1b055473d87dda83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a777e3c002b80c61c1b055473d87dda83">TBxIV_TBCCR6</a>&#160;&#160;&#160;(0x000Cu)    /* TBxCCR6_CCIFG */</td></tr>
<tr class="separator:a777e3c002b80c61c1b055473d87dda83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a9d63e846c06b09c5963333b2c14291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4a9d63e846c06b09c5963333b2c14291">TBxIV_TBIFG</a>&#160;&#160;&#160;(0x000Eu)    /* TBxIFG */</td></tr>
<tr class="separator:a4a9d63e846c06b09c5963333b2c14291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4a7a264d737da372a4396fe4e733aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4a7a264d737da372a4396fe4e733aad">TBxIV_TBxCCR1</a>&#160;&#160;&#160;(0x0002u)    /* TBxCCR1_CCIFG */</td></tr>
<tr class="separator:ab4a7a264d737da372a4396fe4e733aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e0cef9a66921a5202cd12f2a7f8bf28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e0cef9a66921a5202cd12f2a7f8bf28">TBxIV_TBxCCR2</a>&#160;&#160;&#160;(0x0004u)    /* TBxCCR2_CCIFG */</td></tr>
<tr class="separator:a0e0cef9a66921a5202cd12f2a7f8bf28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c8702c65d05e8ab04aa30bb523bc49a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0c8702c65d05e8ab04aa30bb523bc49a">TBxIV_TBxCCR3</a>&#160;&#160;&#160;(0x0006u)    /* TBxCCR3_CCIFG */</td></tr>
<tr class="separator:a0c8702c65d05e8ab04aa30bb523bc49a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6237264a290eb3c25f5dda135f2778c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6237264a290eb3c25f5dda135f2778c">TBxIV_TBxCCR4</a>&#160;&#160;&#160;(0x0008u)    /* TBxCCR4_CCIFG */</td></tr>
<tr class="separator:ac6237264a290eb3c25f5dda135f2778c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a16cfce0ac9799e966848ed8e470911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a16cfce0ac9799e966848ed8e470911">TBxIV_TBxCCR5</a>&#160;&#160;&#160;(0x000Au)    /* TBxCCR5_CCIFG */</td></tr>
<tr class="separator:a7a16cfce0ac9799e966848ed8e470911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa765ba42fec19eb32fc30b6aee61a162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa765ba42fec19eb32fc30b6aee61a162">TBxIV_TBxCCR6</a>&#160;&#160;&#160;(0x000Cu)    /* TBxCCR6_CCIFG */</td></tr>
<tr class="separator:aa765ba42fec19eb32fc30b6aee61a162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a425e8cdd2b274ef430486b944a3fecad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a425e8cdd2b274ef430486b944a3fecad">TBxIV_TBxIFG</a>&#160;&#160;&#160;(0x000Eu)    /* TBxIFG */</td></tr>
<tr class="separator:a425e8cdd2b274ef430486b944a3fecad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d4442aec3398954340f8dba4783bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a21d4442aec3398954340f8dba4783bf0">TBCLGRP1</a>&#160;&#160;&#160;(0x4000u)    /* Timer_B7 Compare latch load group 1 */</td></tr>
<tr class="separator:a21d4442aec3398954340f8dba4783bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0d99bd1dc4b4f56e587e95f9f30079c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae0d99bd1dc4b4f56e587e95f9f30079c">TBCLGRP0</a>&#160;&#160;&#160;(0x2000u)    /* Timer_B7 Compare latch load group 0 */</td></tr>
<tr class="separator:ae0d99bd1dc4b4f56e587e95f9f30079c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3f0e20e7c9fdb1310edb00fa0a18cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3f0e20e7c9fdb1310edb00fa0a18cf8">CNTL1</a>&#160;&#160;&#160;(0x1000u)    /* Counter lenght 1 */</td></tr>
<tr class="separator:ac3f0e20e7c9fdb1310edb00fa0a18cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab34a6b25056e8ca34dfed4765b0de252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab34a6b25056e8ca34dfed4765b0de252">CNTL0</a>&#160;&#160;&#160;(0x0800u)    /* Counter lenght 0 */</td></tr>
<tr class="separator:ab34a6b25056e8ca34dfed4765b0de252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae49710ed11c17f5370ff3fbb630bfec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae49710ed11c17f5370ff3fbb630bfec2">TBSSEL1</a>&#160;&#160;&#160;(0x0200u)    /* Clock source 1 */</td></tr>
<tr class="separator:ae49710ed11c17f5370ff3fbb630bfec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa278f2eb78879be207bb67bd6765b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afa278f2eb78879be207bb67bd6765b7e">TBSSEL0</a>&#160;&#160;&#160;(0x0100u)    /* Clock source 0 */</td></tr>
<tr class="separator:afa278f2eb78879be207bb67bd6765b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1db4abc5cbdcc8cab4bad4d9dc85fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae1db4abc5cbdcc8cab4bad4d9dc85fdc">TBCLR</a>&#160;&#160;&#160;(0x0004u)    /* Timer_B7 counter clear */</td></tr>
<tr class="separator:ae1db4abc5cbdcc8cab4bad4d9dc85fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a507d5cafa45714068c27b8b8f0b54392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a507d5cafa45714068c27b8b8f0b54392">TBIE</a>&#160;&#160;&#160;(0x0002u)    /* Timer_B7 interrupt enable */</td></tr>
<tr class="separator:a507d5cafa45714068c27b8b8f0b54392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e5699a01cb00e7a311d287759d80c43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e5699a01cb00e7a311d287759d80c43">TBIFG</a>&#160;&#160;&#160;(0x0001u)    /* Timer_B7 interrupt flag */</td></tr>
<tr class="separator:a6e5699a01cb00e7a311d287759d80c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42248c96c074104ad2b888092a33fec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a42248c96c074104ad2b888092a33fec3">SHR1</a>&#160;&#160;&#160;(0x4000u)    /* Timer_B7 Compare latch load group 1 */</td></tr>
<tr class="separator:a42248c96c074104ad2b888092a33fec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8f77cd2fdd87fe092e634a2ec00f7f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa8f77cd2fdd87fe092e634a2ec00f7f0">SHR0</a>&#160;&#160;&#160;(0x2000u)    /* Timer_B7 Compare latch load group 0 */</td></tr>
<tr class="separator:aa8f77cd2fdd87fe092e634a2ec00f7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68ce5b91da7a9e2bcf2a1f461a30a65e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a68ce5b91da7a9e2bcf2a1f461a30a65e">TBSSEL_0</a>&#160;&#160;&#160;(0*0x0100u)  /* Clock Source: TBCLK */</td></tr>
<tr class="separator:a68ce5b91da7a9e2bcf2a1f461a30a65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bbc7555b6671fa5034cbdb868db18b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0bbc7555b6671fa5034cbdb868db18b2">TBSSEL_1</a>&#160;&#160;&#160;(1*0x0100u)  /* Clock Source: ACLK  */</td></tr>
<tr class="separator:a0bbc7555b6671fa5034cbdb868db18b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a225c7b32e23f89e7f4815e3033f24123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a225c7b32e23f89e7f4815e3033f24123">TBSSEL_2</a>&#160;&#160;&#160;(2*0x0100u)  /* Clock Source: SMCLK */</td></tr>
<tr class="separator:a225c7b32e23f89e7f4815e3033f24123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0f650542019484ab98adf29b62303b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af0f650542019484ab98adf29b62303b4">TBSSEL_3</a>&#160;&#160;&#160;(3*0x0100u)  /* Clock Source: INCLK */</td></tr>
<tr class="separator:af0f650542019484ab98adf29b62303b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b207bd240b8efb093c18d82eae04b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6b207bd240b8efb093c18d82eae04b43">CNTL_0</a>&#160;&#160;&#160;(0*0x0800u)  /* Counter lenght: 16 bit */</td></tr>
<tr class="separator:a6b207bd240b8efb093c18d82eae04b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a964a2188c29274fa686cf8b782c2499e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a964a2188c29274fa686cf8b782c2499e">CNTL_1</a>&#160;&#160;&#160;(1*0x0800u)  /* Counter lenght: 12 bit */</td></tr>
<tr class="separator:a964a2188c29274fa686cf8b782c2499e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8317a5c70fe228a493481dfbc498cf44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8317a5c70fe228a493481dfbc498cf44">CNTL_2</a>&#160;&#160;&#160;(2*0x0800u)  /* Counter lenght: 10 bit */</td></tr>
<tr class="separator:a8317a5c70fe228a493481dfbc498cf44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ec68fb67e572f60764f24cd04783dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ec68fb67e572f60764f24cd04783dcc">CNTL_3</a>&#160;&#160;&#160;(3*0x0800u)  /* Counter lenght:  8 bit */</td></tr>
<tr class="separator:a3ec68fb67e572f60764f24cd04783dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf4a3a3f1150dfd3106c0c6754d4de21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acf4a3a3f1150dfd3106c0c6754d4de21">SHR_0</a>&#160;&#160;&#160;(0*0x2000u)  /* Timer_B7 Group: 0 - individually */</td></tr>
<tr class="separator:acf4a3a3f1150dfd3106c0c6754d4de21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae59800be6e825b5223694cd4c4f76b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7ae59800be6e825b5223694cd4c4f76b">SHR_1</a>&#160;&#160;&#160;(1*0x2000u)  /* Timer_B7 Group: 1 - 3 groups (1-2, 3-4, 5-6) */</td></tr>
<tr class="separator:a7ae59800be6e825b5223694cd4c4f76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e21ba8d9c0ce9af7523feb0cd67164f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e21ba8d9c0ce9af7523feb0cd67164f">SHR_2</a>&#160;&#160;&#160;(2*0x2000u)  /* Timer_B7 Group: 2 - 2 groups (1-3, 4-6)*/</td></tr>
<tr class="separator:a3e21ba8d9c0ce9af7523feb0cd67164f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0e924b777719a680b7254711654bcfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab0e924b777719a680b7254711654bcfc">SHR_3</a>&#160;&#160;&#160;(3*0x2000u)  /* Timer_B7 Group: 3 - 1 group (all) */</td></tr>
<tr class="separator:ab0e924b777719a680b7254711654bcfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85aade1071ad222ecdf710f36e1815ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a85aade1071ad222ecdf710f36e1815ba">TBCLGRP_0</a>&#160;&#160;&#160;(0*0x2000u)  /* Timer_B7 Group: 0 - individually */</td></tr>
<tr class="separator:a85aade1071ad222ecdf710f36e1815ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b8276a74625d75a328e5fa45ec5a944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7b8276a74625d75a328e5fa45ec5a944">TBCLGRP_1</a>&#160;&#160;&#160;(1*0x2000u)  /* Timer_B7 Group: 1 - 3 groups (1-2, 3-4, 5-6) */</td></tr>
<tr class="separator:a7b8276a74625d75a328e5fa45ec5a944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addf43a3d9808ce9a5d6afb8347461254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#addf43a3d9808ce9a5d6afb8347461254">TBCLGRP_2</a>&#160;&#160;&#160;(2*0x2000u)  /* Timer_B7 Group: 2 - 2 groups (1-3, 4-6)*/</td></tr>
<tr class="separator:addf43a3d9808ce9a5d6afb8347461254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefd0c2abee4b9b10657023ea2e2687b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aefd0c2abee4b9b10657023ea2e2687b8">TBCLGRP_3</a>&#160;&#160;&#160;(3*0x2000u)  /* Timer_B7 Group: 3 - 1 group (all) */</td></tr>
<tr class="separator:aefd0c2abee4b9b10657023ea2e2687b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c30d4b47913d1da7dc219746515c9c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2c30d4b47913d1da7dc219746515c9c6">TBSSEL__TBCLK</a>&#160;&#160;&#160;(0*0x100u) /* Timer0_B7 clock source select: 0 - TBCLK */</td></tr>
<tr class="separator:a2c30d4b47913d1da7dc219746515c9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc6a828df4f306d9c0d1ecd66cddb7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abc6a828df4f306d9c0d1ecd66cddb7b0">TBSSEL__TACLK</a>&#160;&#160;&#160;(0*0x100u) /* Timer0_B7 clock source select: 0 - TBCLK (legacy) */</td></tr>
<tr class="separator:abc6a828df4f306d9c0d1ecd66cddb7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d5bb452814f34426de984d76defb8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab9d5bb452814f34426de984d76defb8d">TBSSEL__ACLK</a>&#160;&#160;&#160;(1*0x100u)  /* Timer_B7 clock source select: 1 - ACLK  */</td></tr>
<tr class="separator:ab9d5bb452814f34426de984d76defb8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96523df016c0e41205f0e3d82467831a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a96523df016c0e41205f0e3d82467831a">TBSSEL__SMCLK</a>&#160;&#160;&#160;(2*0x100u)  /* Timer_B7 clock source select: 2 - SMCLK */</td></tr>
<tr class="separator:a96523df016c0e41205f0e3d82467831a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98d0ca2759945b6df5a4f60548d8073b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a98d0ca2759945b6df5a4f60548d8073b">TBSSEL__INCLK</a>&#160;&#160;&#160;(3*0x100u)  /* Timer_B7 clock source select: 3 - INCLK */</td></tr>
<tr class="separator:a98d0ca2759945b6df5a4f60548d8073b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6f2743a7bfe9a25d2ee46f5f5c38053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae6f2743a7bfe9a25d2ee46f5f5c38053">CNTL__16</a>&#160;&#160;&#160;(0*0x0800u)  /* Counter lenght: 16 bit */</td></tr>
<tr class="separator:ae6f2743a7bfe9a25d2ee46f5f5c38053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa812d0393dc07bb57eaf30d9196d1406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa812d0393dc07bb57eaf30d9196d1406">CNTL__12</a>&#160;&#160;&#160;(1*0x0800u)  /* Counter lenght: 12 bit */</td></tr>
<tr class="separator:aa812d0393dc07bb57eaf30d9196d1406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee7aa78147c955b33aa18f7151c961cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee7aa78147c955b33aa18f7151c961cd">CNTL__10</a>&#160;&#160;&#160;(2*0x0800u)  /* Counter lenght: 10 bit */</td></tr>
<tr class="separator:aee7aa78147c955b33aa18f7151c961cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6e605fa7b951212b518ee0bc9e5210c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6e605fa7b951212b518ee0bc9e5210c">CNTL__8</a>&#160;&#160;&#160;(3*0x0800u)  /* Counter lenght:  8 bit */</td></tr>
<tr class="separator:af6e605fa7b951212b518ee0bc9e5210c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8e5b5e6594c304be4ac9f1d3efafd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1b8e5b5e6594c304be4ac9f1d3efafd5">CLLD1</a>&#160;&#160;&#160;(0x0400u)  /* Compare latch load source 1 */</td></tr>
<tr class="separator:a1b8e5b5e6594c304be4ac9f1d3efafd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03fbf2595d525d86138abc2f6c4c13f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a03fbf2595d525d86138abc2f6c4c13f7">CLLD0</a>&#160;&#160;&#160;(0x0200u)  /* Compare latch load source 0 */</td></tr>
<tr class="separator:a03fbf2595d525d86138abc2f6c4c13f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c66bafe06d6d928abcb729a0e81af8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a78c66bafe06d6d928abcb729a0e81af8">SLSHR1</a>&#160;&#160;&#160;(0x0400u)  /* Compare latch load source 1 */</td></tr>
<tr class="separator:a78c66bafe06d6d928abcb729a0e81af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6b4de4549e12c5e1166c90e244c65a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae6b4de4549e12c5e1166c90e244c65a3">SLSHR0</a>&#160;&#160;&#160;(0x0200u)  /* Compare latch load source 0 */</td></tr>
<tr class="separator:ae6b4de4549e12c5e1166c90e244c65a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8d05ff094101d3a2c16fa6bda180f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad8d05ff094101d3a2c16fa6bda180f8b">SLSHR_0</a>&#160;&#160;&#160;(0*0x0200u) /* Compare latch load sourec : 0 - immediate */</td></tr>
<tr class="separator:ad8d05ff094101d3a2c16fa6bda180f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5533c4a654006de20900508c7d35d00b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5533c4a654006de20900508c7d35d00b">SLSHR_1</a>&#160;&#160;&#160;(1*0x0200u) /* Compare latch load sourec : 1 - TBR counts to 0 */</td></tr>
<tr class="separator:a5533c4a654006de20900508c7d35d00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af409eb4347989e77310efa574bc5d717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af409eb4347989e77310efa574bc5d717">SLSHR_2</a>&#160;&#160;&#160;(2*0x0200u) /* Compare latch load sourec : 2 - up/down */</td></tr>
<tr class="separator:af409eb4347989e77310efa574bc5d717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4260cf4c9c2317984d873b16ba0080ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4260cf4c9c2317984d873b16ba0080ea">SLSHR_3</a>&#160;&#160;&#160;(3*0x0200u) /* Compare latch load sourec : 3 - TBR counts to TBCTL0 */</td></tr>
<tr class="separator:a4260cf4c9c2317984d873b16ba0080ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ac24e9922f4b1575695dbc347b60e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a72ac24e9922f4b1575695dbc347b60e1">CLLD_0</a>&#160;&#160;&#160;(0*0x0200u) /* Compare latch load sourec : 0 - immediate */</td></tr>
<tr class="separator:a72ac24e9922f4b1575695dbc347b60e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21dd401dd8d5e1327e754183097157b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a21dd401dd8d5e1327e754183097157b4">CLLD_1</a>&#160;&#160;&#160;(1*0x0200u) /* Compare latch load sourec : 1 - TBR counts to 0 */</td></tr>
<tr class="separator:a21dd401dd8d5e1327e754183097157b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a27fc4761f67e8a7dbbc4ba8fabbf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a25a27fc4761f67e8a7dbbc4ba8fabbf8">CLLD_2</a>&#160;&#160;&#160;(2*0x0200u) /* Compare latch load sourec : 2 - up/down */</td></tr>
<tr class="separator:a25a27fc4761f67e8a7dbbc4ba8fabbf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa17a8da15ce9d45d20ee8b54f2ca64f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa17a8da15ce9d45d20ee8b54f2ca64f2">CLLD_3</a>&#160;&#160;&#160;(3*0x0200u) /* Compare latch load sourec : 3 - TBR counts to TBCTL0 */</td></tr>
<tr class="separator:aa17a8da15ce9d45d20ee8b54f2ca64f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa292a112fb1c357056f6244d4cbbc716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa292a112fb1c357056f6244d4cbbc716">TBIDEX0</a>&#160;&#160;&#160;(0x0001u)   /* Timer_B7 Input divider expansion Bit: 0 */</td></tr>
<tr class="separator:aa292a112fb1c357056f6244d4cbbc716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e20f394a501845759ef8f95b8728061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e20f394a501845759ef8f95b8728061">TBIDEX1</a>&#160;&#160;&#160;(0x0002u)   /* Timer_B7 Input divider expansion Bit: 1 */</td></tr>
<tr class="separator:a0e20f394a501845759ef8f95b8728061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b74794ad2b3b44b4884604ee7244e82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9b74794ad2b3b44b4884604ee7244e82">TBIDEX2</a>&#160;&#160;&#160;(0x0004u)   /* Timer_B7 Input divider expansion Bit: 2 */</td></tr>
<tr class="separator:a9b74794ad2b3b44b4884604ee7244e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7f9a169ea9b7dd8ff780954fc7be63f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae7f9a169ea9b7dd8ff780954fc7be63f">TBIDEX_0</a>&#160;&#160;&#160;(0*0x0001u) /* Timer_B7 Input divider expansion : /1 */</td></tr>
<tr class="separator:ae7f9a169ea9b7dd8ff780954fc7be63f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad03c1c86f180694bb1bda30a1ff1e716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad03c1c86f180694bb1bda30a1ff1e716">TBIDEX_1</a>&#160;&#160;&#160;(1*0x0001u) /* Timer_B7 Input divider expansion : /2 */</td></tr>
<tr class="separator:ad03c1c86f180694bb1bda30a1ff1e716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f996bf6755607c88a33dea2ed811171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f996bf6755607c88a33dea2ed811171">TBIDEX_2</a>&#160;&#160;&#160;(2*0x0001u) /* Timer_B7 Input divider expansion : /3 */</td></tr>
<tr class="separator:a6f996bf6755607c88a33dea2ed811171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa078f11d22a687ea1dec44e6a7757542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa078f11d22a687ea1dec44e6a7757542">TBIDEX_3</a>&#160;&#160;&#160;(3*0x0001u) /* Timer_B7 Input divider expansion : /4 */</td></tr>
<tr class="separator:aa078f11d22a687ea1dec44e6a7757542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3dd691259694092a66800762b16fd6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3dd691259694092a66800762b16fd6b">TBIDEX_4</a>&#160;&#160;&#160;(4*0x0001u) /* Timer_B7 Input divider expansion : /5 */</td></tr>
<tr class="separator:ab3dd691259694092a66800762b16fd6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a785308727a6c8d9a0df9c1533c6a9283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a785308727a6c8d9a0df9c1533c6a9283">TBIDEX_5</a>&#160;&#160;&#160;(5*0x0001u) /* Timer_B7 Input divider expansion : /6 */</td></tr>
<tr class="separator:a785308727a6c8d9a0df9c1533c6a9283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22330090209d3a90896a5e5d33d6e67c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22330090209d3a90896a5e5d33d6e67c">TBIDEX_6</a>&#160;&#160;&#160;(6*0x0001u) /* Timer_B7 Input divider expansion : /7 */</td></tr>
<tr class="separator:a22330090209d3a90896a5e5d33d6e67c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bbbb61918c23ccaad7ae1f40fb96d8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2bbbb61918c23ccaad7ae1f40fb96d8c">TBIDEX_7</a>&#160;&#160;&#160;(7*0x0001u) /* Timer_B7 Input divider expansion : /8 */</td></tr>
<tr class="separator:a2bbbb61918c23ccaad7ae1f40fb96d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a488fbe76b6a60456ee6ec94596b733c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a488fbe76b6a60456ee6ec94596b733c4">TBIDEX__1</a>&#160;&#160;&#160;(0*0x0001u) /* Timer_B7 Input divider expansion : /1 */</td></tr>
<tr class="separator:a488fbe76b6a60456ee6ec94596b733c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd360f667be28571b4e4b3a74b6c6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1cd360f667be28571b4e4b3a74b6c6fb">TBIDEX__2</a>&#160;&#160;&#160;(1*0x0001u) /* Timer_B7 Input divider expansion : /2 */</td></tr>
<tr class="separator:a1cd360f667be28571b4e4b3a74b6c6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8596155a8b32eedb86ae721e8b2d9e7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8596155a8b32eedb86ae721e8b2d9e7b">TBIDEX__3</a>&#160;&#160;&#160;(2*0x0001u) /* Timer_B7 Input divider expansion : /3 */</td></tr>
<tr class="separator:a8596155a8b32eedb86ae721e8b2d9e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94e74988025b9f85717e06cbcecc7a08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a94e74988025b9f85717e06cbcecc7a08">TBIDEX__4</a>&#160;&#160;&#160;(3*0x0001u) /* Timer_B7 Input divider expansion : /4 */</td></tr>
<tr class="separator:a94e74988025b9f85717e06cbcecc7a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacf3f6839bb4a07fcfc5aa51414ba794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aacf3f6839bb4a07fcfc5aa51414ba794">TBIDEX__5</a>&#160;&#160;&#160;(4*0x0001u) /* Timer_B7 Input divider expansion : /5 */</td></tr>
<tr class="separator:aacf3f6839bb4a07fcfc5aa51414ba794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8341cc5bacec47b736b7b4eb5b968c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8341cc5bacec47b736b7b4eb5b968c2b">TBIDEX__6</a>&#160;&#160;&#160;(5*0x0001u) /* Timer_B7 Input divider expansion : /6 */</td></tr>
<tr class="separator:a8341cc5bacec47b736b7b4eb5b968c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a184262b9998b4fdeda457293d5060332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a184262b9998b4fdeda457293d5060332">TBIDEX__7</a>&#160;&#160;&#160;(6*0x0001u) /* Timer_B7 Input divider expansion : /7 */</td></tr>
<tr class="separator:a184262b9998b4fdeda457293d5060332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff466581461e34c42e3629528f463350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aff466581461e34c42e3629528f463350">TBIDEX__8</a>&#160;&#160;&#160;(7*0x0001u) /* Timer_B7 Input divider expansion : /8 */</td></tr>
<tr class="separator:aff466581461e34c42e3629528f463350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9e0e1185f86f6ae7aa50b109fc423cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae9e0e1185f86f6ae7aa50b109fc423cc">ID1</a>&#160;&#160;&#160;(0x0080u)       /* Timer B clock input divider 1 */</td></tr>
<tr class="separator:ae9e0e1185f86f6ae7aa50b109fc423cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021046fa13e45fe71b336b6bb4d00853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a021046fa13e45fe71b336b6bb4d00853">ID0</a>&#160;&#160;&#160;(0x0040u)       /* Timer B clock input divider 0 */</td></tr>
<tr class="separator:a021046fa13e45fe71b336b6bb4d00853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a605de8bd4c1e03b12e8acdc7f940315a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a605de8bd4c1e03b12e8acdc7f940315a">MC1</a>&#160;&#160;&#160;(0x0020u)       /* Timer B mode control 1 */</td></tr>
<tr class="separator:a605de8bd4c1e03b12e8acdc7f940315a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbabe68524253053e23c4335c4c23006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adbabe68524253053e23c4335c4c23006">MC0</a>&#160;&#160;&#160;(0x0010u)       /* Timer B mode control 0 */</td></tr>
<tr class="separator:adbabe68524253053e23c4335c4c23006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54863c9fc1ef5c1f5a78463be763b60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54863c9fc1ef5c1f5a78463be763b60d">MC__STOP</a>&#160;&#160;&#160;(0*0x10u)      /* Timer B mode control: 0 - Stop */</td></tr>
<tr class="separator:a54863c9fc1ef5c1f5a78463be763b60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ad6e9743ac726669082e8d0a32ab62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71ad6e9743ac726669082e8d0a32ab62">MC__UP</a>&#160;&#160;&#160;(1*0x10u)      /* Timer B mode control: 1 - Up to CCR0 */</td></tr>
<tr class="separator:a71ad6e9743ac726669082e8d0a32ab62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbce775909a378317f79785d08faed79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afbce775909a378317f79785d08faed79">MC__CONTINUOUS</a>&#160;&#160;&#160;(2*0x10u)      /* Timer B mode control: 2 - Continuous up */</td></tr>
<tr class="separator:afbce775909a378317f79785d08faed79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb5838239c020cd90d31e0429b6159e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afeb5838239c020cd90d31e0429b6159e">MC__CONTINOUS</a>&#160;&#160;&#160;(2*0x10u)      /* Legacy define */</td></tr>
<tr class="separator:afeb5838239c020cd90d31e0429b6159e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ccba23925ecf96b721cf5fae8e3ef90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0ccba23925ecf96b721cf5fae8e3ef90">MC__UPDOWN</a>&#160;&#160;&#160;(3*0x10u)      /* Timer B mode control: 3 - Up/Down */</td></tr>
<tr class="separator:a0ccba23925ecf96b721cf5fae8e3ef90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab007bdb892562f6c5f7c4198b99caa57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab007bdb892562f6c5f7c4198b99caa57">CM1</a>&#160;&#160;&#160;(0x8000u)       /* Capture mode 1 */</td></tr>
<tr class="separator:ab007bdb892562f6c5f7c4198b99caa57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb028d575f70b61a80d0e87a9f8200cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abb028d575f70b61a80d0e87a9f8200cf">CM0</a>&#160;&#160;&#160;(0x4000u)       /* Capture mode 0 */</td></tr>
<tr class="separator:abb028d575f70b61a80d0e87a9f8200cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b2ed176100dbd3914f8d0a6a1da50fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b2ed176100dbd3914f8d0a6a1da50fc">MC_0</a>&#160;&#160;&#160;(0*0x10u)      /* Timer B mode control: 0 - Stop */</td></tr>
<tr class="separator:a3b2ed176100dbd3914f8d0a6a1da50fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac74d5cf24d8aeca91ba722e5229657f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac74d5cf24d8aeca91ba722e5229657f2">MC_1</a>&#160;&#160;&#160;(1*0x10u)      /* Timer B mode control: 1 - Up to CCR0 */</td></tr>
<tr class="separator:ac74d5cf24d8aeca91ba722e5229657f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad367be228fa82c3f35290c9141138710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad367be228fa82c3f35290c9141138710">MC_2</a>&#160;&#160;&#160;(2*0x10u)      /* Timer B mode control: 2 - Continuous up */</td></tr>
<tr class="separator:ad367be228fa82c3f35290c9141138710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5870c8117eb8e885036a6cb254f07716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5870c8117eb8e885036a6cb254f07716">MC_3</a>&#160;&#160;&#160;(3*0x10u)      /* Timer B mode control: 3 - Up/Down */</td></tr>
<tr class="separator:a5870c8117eb8e885036a6cb254f07716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa216f6d9b942391fc15090d23256e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3aa216f6d9b942391fc15090d23256e5">CAP</a>&#160;&#160;&#160;(0x0100u)       /* Capture mode: 1 /Compare mode : 0 */</td></tr>
<tr class="separator:a3aa216f6d9b942391fc15090d23256e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add8c598d5197e4a93d162b92886a4ebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#add8c598d5197e4a93d162b92886a4ebb">CCIE</a>&#160;&#160;&#160;(0x0010u)       /* Capture/compare interrupt enable */</td></tr>
<tr class="separator:add8c598d5197e4a93d162b92886a4ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55f8164d2f3c7c021c080c7733dd5b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a55f8164d2f3c7c021c080c7733dd5b2c">CCIFG</a>&#160;&#160;&#160;(0x0001u)       /* Capture/compare interrupt flag */</td></tr>
<tr class="separator:a55f8164d2f3c7c021c080c7733dd5b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ba6a151f54a33e229f22f57bba8c7f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9ba6a151f54a33e229f22f57bba8c7f2">CCIS_0</a>&#160;&#160;&#160;(0*0x1000u)</td></tr>
<tr class="separator:a9ba6a151f54a33e229f22f57bba8c7f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaab9ff42b856835386744831ae42aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acaab9ff42b856835386744831ae42aa7">CCIS_1</a>&#160;&#160;&#160;(1*0x1000u)</td></tr>
<tr class="separator:acaab9ff42b856835386744831ae42aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26c18e08c3435e4213ff28a7ec1f3f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a26c18e08c3435e4213ff28a7ec1f3f23">CCIS_2</a>&#160;&#160;&#160;(2*0x1000u)</td></tr>
<tr class="separator:a26c18e08c3435e4213ff28a7ec1f3f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf7be74196631e38799cdff9b8699115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adf7be74196631e38799cdff9b8699115">CCIS_3</a>&#160;&#160;&#160;(3*0x1000u)</td></tr>
<tr class="separator:adf7be74196631e38799cdff9b8699115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ac4996357d9a077b9dd574bf68ce81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae4ac4996357d9a077b9dd574bf68ce81">CM_0</a>&#160;&#160;&#160;(0*0x4000u)    /* Capture mode: 0 - disabled */</td></tr>
<tr class="separator:ae4ac4996357d9a077b9dd574bf68ce81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b9b380895c28ba129dcb85d222f13c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a87b9b380895c28ba129dcb85d222f13c">CM_1</a>&#160;&#160;&#160;(1*0x4000u)    /* Capture mode: 1 - pos. edge */</td></tr>
<tr class="separator:a87b9b380895c28ba129dcb85d222f13c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b1b82d027be49a47ecead06bf6e8750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2b1b82d027be49a47ecead06bf6e8750">CM_2</a>&#160;&#160;&#160;(2*0x4000u)    /* Capture mode: 1 - neg. edge */</td></tr>
<tr class="separator:a2b1b82d027be49a47ecead06bf6e8750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a1110659312c37b3e6ed09d8b6d83f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4a1110659312c37b3e6ed09d8b6d83f6">CM_3</a>&#160;&#160;&#160;(3*0x4000u)    /* Capture mode: 1 - both edges */</td></tr>
<tr class="separator:a4a1110659312c37b3e6ed09d8b6d83f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec78e7a9e90a406a56f859ee456e8eae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aec78e7a9e90a406a56f859ee456e8eae">OUT</a>&#160;&#160;&#160;(0x0004u)       /* PWM Output signal if output mode 0 */</td></tr>
<tr class="separator:aec78e7a9e90a406a56f859ee456e8eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6b5a1275a8a4f3b423735be13cfd088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6b5a1275a8a4f3b423735be13cfd088">OUTMOD_0</a>&#160;&#160;&#160;(0*0x20u)      /* PWM output mode: 0 - output only */</td></tr>
<tr class="separator:ab6b5a1275a8a4f3b423735be13cfd088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2569da73cf82b4b56598b4aaaaa7b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2569da73cf82b4b56598b4aaaaa7b65">OUTMOD_1</a>&#160;&#160;&#160;(1*0x20u)      /* PWM output mode: 1 - set */</td></tr>
<tr class="separator:ad2569da73cf82b4b56598b4aaaaa7b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0826d934613ae687a76908aef84a1e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0826d934613ae687a76908aef84a1e07">OUTMOD_2</a>&#160;&#160;&#160;(2*0x20u)      /* PWM output mode: 2 - PWM toggle/reset */</td></tr>
<tr class="separator:a0826d934613ae687a76908aef84a1e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa16e48c1b1804f8dc5a2696d4185549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa16e48c1b1804f8dc5a2696d4185549">OUTMOD_3</a>&#160;&#160;&#160;(3*0x20u)      /* PWM output mode: 3 - PWM set/reset */</td></tr>
<tr class="separator:aaa16e48c1b1804f8dc5a2696d4185549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7571c82b1e1603ad944f6ea1c8ef1c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7571c82b1e1603ad944f6ea1c8ef1c51">OUTMOD_4</a>&#160;&#160;&#160;(4*0x20u)      /* PWM output mode: 4 - toggle */</td></tr>
<tr class="separator:a7571c82b1e1603ad944f6ea1c8ef1c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64a3dd5ad57a9cb6b6ea631c74d77c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af64a3dd5ad57a9cb6b6ea631c74d77c3">OUTMOD_5</a>&#160;&#160;&#160;(5*0x20u)      /* PWM output mode: 5 - Reset */</td></tr>
<tr class="separator:af64a3dd5ad57a9cb6b6ea631c74d77c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1452bc24eed82a51a5d2c08563454d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad1452bc24eed82a51a5d2c08563454d5">OUTMOD_6</a>&#160;&#160;&#160;(6*0x20u)      /* PWM output mode: 6 - PWM toggle/set */</td></tr>
<tr class="separator:ad1452bc24eed82a51a5d2c08563454d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04e3415b67621a5ec3077e821a4767c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a04e3415b67621a5ec3077e821a4767c4">OUTMOD_7</a>&#160;&#160;&#160;(7*0x20u)      /* PWM output mode: 7 - PWM reset/set */</td></tr>
<tr class="separator:a04e3415b67621a5ec3077e821a4767c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88c8d8afb2796d7b1864df203e7fb5d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a88c8d8afb2796d7b1864df203e7fb5d3">SCCI</a>&#160;&#160;&#160;(0x0400u)       /* Latched capture signal (read) */</td></tr>
<tr class="separator:a88c8d8afb2796d7b1864df203e7fb5d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d06a9e6a8f5abc296f987d4552894c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a57d06a9e6a8f5abc296f987d4552894c">SCS</a>&#160;&#160;&#160;(0x0800u)       /* Capture sychronize */</td></tr>
<tr class="separator:a57d06a9e6a8f5abc296f987d4552894c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb6b7d45cb8d55b36621b55eb3ef5d02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb6b7d45cb8d55b36621b55eb3ef5d02">CCI</a>&#160;&#160;&#160;(0x0008u)       /* Capture input signal (read) */</td></tr>
<tr class="separator:afb6b7d45cb8d55b36621b55eb3ef5d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc6c90c44f1d1ba635a0a99cfb1ccbb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abc6c90c44f1d1ba635a0a99cfb1ccbb5">ID__1</a>&#160;&#160;&#160;(0*0x40u)      /* Timer B input divider: 0 - /1 */</td></tr>
<tr class="separator:abc6c90c44f1d1ba635a0a99cfb1ccbb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a458481f046f7f88323874b1bb416f40c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a458481f046f7f88323874b1bb416f40c">ID__2</a>&#160;&#160;&#160;(1*0x40u)      /* Timer B input divider: 1 - /2 */</td></tr>
<tr class="separator:a458481f046f7f88323874b1bb416f40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86bdf84d42f0606ad81106f74c2078e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a86bdf84d42f0606ad81106f74c2078e2">ID__4</a>&#160;&#160;&#160;(2*0x40u)      /* Timer B input divider: 2 - /4 */</td></tr>
<tr class="separator:a86bdf84d42f0606ad81106f74c2078e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77b0534fd6be1c88d078e585c249fde0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a77b0534fd6be1c88d078e585c249fde0">ID__8</a>&#160;&#160;&#160;(3*0x40u)      /* Timer B input divider: 3 - /8 */</td></tr>
<tr class="separator:a77b0534fd6be1c88d078e585c249fde0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af427c62226a83d08842f752d7a478394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af427c62226a83d08842f752d7a478394">ID_0</a>&#160;&#160;&#160;(0*0x40u)      /* Timer B input divider: 0 - /1 */</td></tr>
<tr class="separator:af427c62226a83d08842f752d7a478394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a340ae0fcd839f336e6174c275bfca131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a340ae0fcd839f336e6174c275bfca131">ID_1</a>&#160;&#160;&#160;(1*0x40u)      /* Timer B input divider: 1 - /2 */</td></tr>
<tr class="separator:a340ae0fcd839f336e6174c275bfca131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9299cab2bdde6c3c3bb272b0cb5530b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9299cab2bdde6c3c3bb272b0cb5530b5">ID_2</a>&#160;&#160;&#160;(2*0x40u)      /* Timer B input divider: 2 - /4 */</td></tr>
<tr class="separator:a9299cab2bdde6c3c3bb272b0cb5530b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a598923d302dfb7410d59cd349a022c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a598923d302dfb7410d59cd349a022c16">ID_3</a>&#160;&#160;&#160;(3*0x40u)      /* Timer B input divider: 3 - /8 */</td></tr>
<tr class="separator:a598923d302dfb7410d59cd349a022c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bc7eb2453d6f06c3840234a3be856ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6bc7eb2453d6f06c3840234a3be856ed">OFS_TDxCTL0</a>&#160;&#160;&#160;(0x0000u)  /* Timerx_D7 Control 0 */</td></tr>
<tr class="separator:a6bc7eb2453d6f06c3840234a3be856ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3a4a6fe1166ec754c18b21645d7b5dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae3a4a6fe1166ec754c18b21645d7b5dc">OFS_TDxCTL1</a>&#160;&#160;&#160;(0x0002u)  /* Timerx_D7 Control 1 */</td></tr>
<tr class="separator:ae3a4a6fe1166ec754c18b21645d7b5dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affb73d0ab085289e039a60502a5c1263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#affb73d0ab085289e039a60502a5c1263">OFS_TDxCTL2</a>&#160;&#160;&#160;(0x0004u)  /* Timerx_D7 Control 2 */</td></tr>
<tr class="separator:affb73d0ab085289e039a60502a5c1263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc2cdcd91ea64f134ea0861baa8ea41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0bc2cdcd91ea64f134ea0861baa8ea41">OFS_TDxR</a>&#160;&#160;&#160;(0x0006u)  /* Timerx_D7 Counter */</td></tr>
<tr class="separator:a0bc2cdcd91ea64f134ea0861baa8ea41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa58e8efd712464597bde4124d5bf56ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa58e8efd712464597bde4124d5bf56ba">OFS_TDxCCTL0</a>&#160;&#160;&#160;(0x0008u)  /* Timerx_D7 Capture/Compare Control 0 */</td></tr>
<tr class="separator:aa58e8efd712464597bde4124d5bf56ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43249c8424d0f44761c7391aedebd810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a43249c8424d0f44761c7391aedebd810">OFS_TDxCCR0</a>&#160;&#160;&#160;(0x000Au)  /* Timerx_D7 Capture/Compare 0 */</td></tr>
<tr class="separator:a43249c8424d0f44761c7391aedebd810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af657241d52eff7204d105da8481d58b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af657241d52eff7204d105da8481d58b6">OFS_TDxCL0</a>&#160;&#160;&#160;(0x000Cu)  /* Timerx_D7 Capture/Compare Latch 0 */</td></tr>
<tr class="separator:af657241d52eff7204d105da8481d58b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8459ccc0e00078b1d11ab894070cfc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae8459ccc0e00078b1d11ab894070cfc9">OFS_TDxCCTL1</a>&#160;&#160;&#160;(0x000Eu)  /* Timerx_D7 Capture/Compare Control 1 */</td></tr>
<tr class="separator:ae8459ccc0e00078b1d11ab894070cfc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a221916b1f1010345d5bdcb75b9451c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a221916b1f1010345d5bdcb75b9451c57">OFS_TDxCCR1</a>&#160;&#160;&#160;(0x0010u)  /* Timerx_D7 Capture/Compare 1 */</td></tr>
<tr class="separator:a221916b1f1010345d5bdcb75b9451c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b74333e3a2ad0343bcc0eed052314ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b74333e3a2ad0343bcc0eed052314ab">OFS_TDxCL1</a>&#160;&#160;&#160;(0x0012u)  /* Timerx_D7 Capture/Compare Latch 1 */</td></tr>
<tr class="separator:a0b74333e3a2ad0343bcc0eed052314ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbef00ed725fcf3251bb6c87f4a6b7a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adbef00ed725fcf3251bb6c87f4a6b7a5">OFS_TDxCCTL2</a>&#160;&#160;&#160;(0x0014u)  /* Timerx_D7 Capture/Compare Control 2 */</td></tr>
<tr class="separator:adbef00ed725fcf3251bb6c87f4a6b7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0540c06045b45e888b10cc92b8c62bcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0540c06045b45e888b10cc92b8c62bcf">OFS_TDxCCR2</a>&#160;&#160;&#160;(0x0016u)  /* Timerx_D7 Capture/Compare 2 */</td></tr>
<tr class="separator:a0540c06045b45e888b10cc92b8c62bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3b4bb6d4d47d732f682c8902a46b08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad3b4bb6d4d47d732f682c8902a46b08e">OFS_TDxCL2</a>&#160;&#160;&#160;(0x0018u)  /* Timerx_D7 Capture/Compare Latch 2 */</td></tr>
<tr class="separator:ad3b4bb6d4d47d732f682c8902a46b08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a529c3cde2088fe665dc1cd27bcae0696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a529c3cde2088fe665dc1cd27bcae0696">OFS_TDxCCTL3</a>&#160;&#160;&#160;(0x001Au)  /* Timerx_D7 Capture/Compare Control 3 */</td></tr>
<tr class="separator:a529c3cde2088fe665dc1cd27bcae0696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6a79b64076701233454bacc6474a12d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad6a79b64076701233454bacc6474a12d">OFS_TDxCCR3</a>&#160;&#160;&#160;(0x001Cu)  /* Timerx_D7 Capture/Compare 3 */</td></tr>
<tr class="separator:ad6a79b64076701233454bacc6474a12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92c90aabf03deffacefd50e0a5332dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a92c90aabf03deffacefd50e0a5332dc1">OFS_TDxCL3</a>&#160;&#160;&#160;(0x001Eu)  /* Timerx_D7 Capture/Compare Latch 3 */</td></tr>
<tr class="separator:a92c90aabf03deffacefd50e0a5332dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5144ac9780c55056eb05a7661957a97c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5144ac9780c55056eb05a7661957a97c">OFS_TDxCCTL4</a>&#160;&#160;&#160;(0x0020u)  /* Timerx_D7 Capture/Compare Control 4 */</td></tr>
<tr class="separator:a5144ac9780c55056eb05a7661957a97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a843cdece1d837e0a2cb63199d81295f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a843cdece1d837e0a2cb63199d81295f3">OFS_TDxCCR4</a>&#160;&#160;&#160;(0x0022u)  /* Timerx_D7 Capture/Compare 4 */</td></tr>
<tr class="separator:a843cdece1d837e0a2cb63199d81295f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abce26c45f8ed73b931ec78322d15e6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abce26c45f8ed73b931ec78322d15e6fe">OFS_TDxCL4</a>&#160;&#160;&#160;(0x0024u)  /* Timerx_D7 Capture/Compare Latch 4 */</td></tr>
<tr class="separator:abce26c45f8ed73b931ec78322d15e6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af45ca5b0a27fb9cb7135e28b71f3e1d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af45ca5b0a27fb9cb7135e28b71f3e1d6">OFS_TDxCCTL5</a>&#160;&#160;&#160;(0x0026u)  /* Timerx_D7 Capture/Compare Control 5 */</td></tr>
<tr class="separator:af45ca5b0a27fb9cb7135e28b71f3e1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab039ab2a3c22750b38ddb6020f9d743e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab039ab2a3c22750b38ddb6020f9d743e">OFS_TDxCCR5</a>&#160;&#160;&#160;(0x0028u)  /* Timerx_D7 Capture/Compare 5 */</td></tr>
<tr class="separator:ab039ab2a3c22750b38ddb6020f9d743e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a19e6b228cd8900e4ab1069ccb93d45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a19e6b228cd8900e4ab1069ccb93d45">OFS_TDxCL5</a>&#160;&#160;&#160;(0x002Au)  /* Timerx_D7 Capture/Compare Latch 5 */</td></tr>
<tr class="separator:a5a19e6b228cd8900e4ab1069ccb93d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa812d28500fd1ffbdc4139666361e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afa812d28500fd1ffbdc4139666361e00">OFS_TDxCCTL6</a>&#160;&#160;&#160;(0x002Cu)  /* Timerx_D7 Capture/Compare Control 6 */</td></tr>
<tr class="separator:afa812d28500fd1ffbdc4139666361e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdc759b2481bdf9cddbdd49e416755b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afdc759b2481bdf9cddbdd49e416755b8">OFS_TDxCCR6</a>&#160;&#160;&#160;(0x002Eu)  /* Timerx_D7 Capture/Compare 6 */</td></tr>
<tr class="separator:afdc759b2481bdf9cddbdd49e416755b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80777b9e043bae6dce555c4447a0a522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a80777b9e043bae6dce555c4447a0a522">OFS_TDxCL6</a>&#160;&#160;&#160;(0x0030u)  /* Timerx_D7 Capture/Compare Latch 6 */</td></tr>
<tr class="separator:a80777b9e043bae6dce555c4447a0a522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3e11c6ab8738b53fff34425ece4a789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3e11c6ab8738b53fff34425ece4a789">OFS_TDxHCTL0</a>&#160;&#160;&#160;(0x0038u)  /* Timerx_D7 High-resolution Control Register 0 */</td></tr>
<tr class="separator:ab3e11c6ab8738b53fff34425ece4a789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5df2a7f036983106ef96603176cab25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae5df2a7f036983106ef96603176cab25">OFS_TDxHCTL1</a>&#160;&#160;&#160;(0x003Au)  /* Timerx_D7 High-resolution Control Register 1 */</td></tr>
<tr class="separator:ae5df2a7f036983106ef96603176cab25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a285194da8f89c0d32fd17aeff6e2d919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a285194da8f89c0d32fd17aeff6e2d919">OFS_TDxHINT</a>&#160;&#160;&#160;(0x003Cu)  /* Timerx_D7 High-resolution Interrupt Register */</td></tr>
<tr class="separator:a285194da8f89c0d32fd17aeff6e2d919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aead39786dbad9c3beefc8f72147889ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aead39786dbad9c3beefc8f72147889ff">OFS_TDxIV</a>&#160;&#160;&#160;(0x003Eu)  /* Timerx_D7 Interrupt Vector Word */</td></tr>
<tr class="separator:aead39786dbad9c3beefc8f72147889ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0bb99d442fbd59a9858eeeb3b7e2fac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0bb99d442fbd59a9858eeeb3b7e2fac">TDxIV_NONE</a>&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td></tr>
<tr class="separator:ac0bb99d442fbd59a9858eeeb3b7e2fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2c45b4779c9af81dc0fa2bb3d573647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2c45b4779c9af81dc0fa2bb3d573647">TDxIV_TDCCR1</a>&#160;&#160;&#160;(0x0002u)    /* TDxCCR1_CCIFG */</td></tr>
<tr class="separator:ac2c45b4779c9af81dc0fa2bb3d573647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f6bf25abd01b757fa344c403f3e6ece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5f6bf25abd01b757fa344c403f3e6ece">TDxIV_TDCCR2</a>&#160;&#160;&#160;(0x0004u)    /* TDxCCR2_CCIFG */</td></tr>
<tr class="separator:a5f6bf25abd01b757fa344c403f3e6ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ac59dc3485264b6027277d71f63688d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8ac59dc3485264b6027277d71f63688d">TDxIV_TDCCR3</a>&#160;&#160;&#160;(0x0006u)    /* TDxCCR3_CCIFG */</td></tr>
<tr class="separator:a8ac59dc3485264b6027277d71f63688d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcd4b07747f775a538debe8e33cc8c64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afcd4b07747f775a538debe8e33cc8c64">TDxIV_TDCCR4</a>&#160;&#160;&#160;(0x0008u)    /* TDxCCR4_CCIFG */</td></tr>
<tr class="separator:afcd4b07747f775a538debe8e33cc8c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c05809521cc8c3d96261f01954bf601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c05809521cc8c3d96261f01954bf601">TDxIV_TDCCR5</a>&#160;&#160;&#160;(0x000Au)    /* TDxCCR5_CCIFG */</td></tr>
<tr class="separator:a5c05809521cc8c3d96261f01954bf601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60ff8b548b9ddcb2f669e884b9f7d9e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a60ff8b548b9ddcb2f669e884b9f7d9e9">TDxIV_TDCCR6</a>&#160;&#160;&#160;(0x000Cu)    /* TDxCCR6_CCIFG */</td></tr>
<tr class="separator:a60ff8b548b9ddcb2f669e884b9f7d9e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f7bab907e1413cb7d6a8e25cdcf82f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af4f7bab907e1413cb7d6a8e25cdcf82f">TDxIV_RES_14</a>&#160;&#160;&#160;(0x000Eu)    /* Reserverd */</td></tr>
<tr class="separator:af4f7bab907e1413cb7d6a8e25cdcf82f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bf1ad7a53cca9e55c0d9254c18d754e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7bf1ad7a53cca9e55c0d9254c18d754e">TDxIV_TDIFG</a>&#160;&#160;&#160;(0x0010u)    /* TDxIFG */</td></tr>
<tr class="separator:a7bf1ad7a53cca9e55c0d9254c18d754e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b8831c7da81702035c478974624f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af2b8831c7da81702035c478974624f19">TDxIV_TDHFLIFG</a>&#160;&#160;&#160;(0x0012u)    /* TDHFLIFG Clock fail low */</td></tr>
<tr class="separator:af2b8831c7da81702035c478974624f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79a67fc3ba31d31ab757bf6355a82d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a79a67fc3ba31d31ab757bf6355a82d2d">TDxIV_TDHFHIFG</a>&#160;&#160;&#160;(0x0014u)    /* TDHFLIFG Clock fail high */</td></tr>
<tr class="separator:a79a67fc3ba31d31ab757bf6355a82d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb70c2cc6e30a2cc5b1977f2b0515bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeb70c2cc6e30a2cc5b1977f2b0515bb4">TDxIV_TDHLKIFG</a>&#160;&#160;&#160;(0x0016u)    /* TDHLKIE Clock lock*/</td></tr>
<tr class="separator:aeb70c2cc6e30a2cc5b1977f2b0515bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae25a228e59cff9723d43bcbf9683c2a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae25a228e59cff9723d43bcbf9683c2a4">TDxIV_TDHUNLKIFG</a>&#160;&#160;&#160;(0x0018u)    /* TDHUNLKIE Clock unlock */</td></tr>
<tr class="separator:ae25a228e59cff9723d43bcbf9683c2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab82417b9889a42a761cd7f3c3b8ed66d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab82417b9889a42a761cd7f3c3b8ed66d">TDxIV_TDxCCR1</a>&#160;&#160;&#160;(0x0002u)    /* TDxCCR1_CCIFG */</td></tr>
<tr class="separator:ab82417b9889a42a761cd7f3c3b8ed66d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af26fc0f004f35849c6d9e6835c8ea061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af26fc0f004f35849c6d9e6835c8ea061">TDxIV_TDxCCR2</a>&#160;&#160;&#160;(0x0004u)    /* TDxCCR2_CCIFG */</td></tr>
<tr class="separator:af26fc0f004f35849c6d9e6835c8ea061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa84bde6df228cc18e1913d464934a2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa84bde6df228cc18e1913d464934a2af">TDxIV_TDxCCR3</a>&#160;&#160;&#160;(0x0006u)    /* TDxCCR3_CCIFG */</td></tr>
<tr class="separator:aa84bde6df228cc18e1913d464934a2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7cef45da5f1600fbc311aeb3676cf1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af7cef45da5f1600fbc311aeb3676cf1f">TDxIV_TDxCCR4</a>&#160;&#160;&#160;(0x0008u)    /* TDxCCR4_CCIFG */</td></tr>
<tr class="separator:af7cef45da5f1600fbc311aeb3676cf1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6100e938a3f595ae6c8580ad6f9e8ec6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6100e938a3f595ae6c8580ad6f9e8ec6">TDxIV_TDxCCR5</a>&#160;&#160;&#160;(0x000Au)    /* TDxCCR5_CCIFG */</td></tr>
<tr class="separator:a6100e938a3f595ae6c8580ad6f9e8ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adba786ba8555796e7c2dc0f5da3996ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adba786ba8555796e7c2dc0f5da3996ed">TDxIV_TDxCCR6</a>&#160;&#160;&#160;(0x000Cu)    /* TDxCCR6_CCIFG */</td></tr>
<tr class="separator:adba786ba8555796e7c2dc0f5da3996ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a855bb459855d5baf983d8513360fe5eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a855bb459855d5baf983d8513360fe5eb">TDxIV_TDxIFG</a>&#160;&#160;&#160;(0x0010u)    /* TDxIFG */</td></tr>
<tr class="separator:a855bb459855d5baf983d8513360fe5eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad652251d7b195e889a7748a5a3655473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad652251d7b195e889a7748a5a3655473">TDCLGRP1</a>&#160;&#160;&#160;(0x4000u)  /* Timer_D7 Compare latch load group 1 */</td></tr>
<tr class="separator:ad652251d7b195e889a7748a5a3655473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c24db79a3577f4dfc5f1d9bf7d4716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab1c24db79a3577f4dfc5f1d9bf7d4716">TDCLGRP0</a>&#160;&#160;&#160;(0x2000u)  /* Timer_D7 Compare latch load group 0 */</td></tr>
<tr class="separator:ab1c24db79a3577f4dfc5f1d9bf7d4716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3f0e20e7c9fdb1310edb00fa0a18cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3f0e20e7c9fdb1310edb00fa0a18cf8">CNTL1</a>&#160;&#160;&#160;(0x1000u)  /* Counter lenght 1 */</td></tr>
<tr class="separator:ac3f0e20e7c9fdb1310edb00fa0a18cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab34a6b25056e8ca34dfed4765b0de252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab34a6b25056e8ca34dfed4765b0de252">CNTL0</a>&#160;&#160;&#160;(0x0800u)  /* Counter lenght 0 */</td></tr>
<tr class="separator:ab34a6b25056e8ca34dfed4765b0de252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea3183ad249f82c3ed3d3f50d4d45166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aea3183ad249f82c3ed3d3f50d4d45166">TDSSEL1</a>&#160;&#160;&#160;(0x0200u)  /* Clock source 1 */</td></tr>
<tr class="separator:aea3183ad249f82c3ed3d3f50d4d45166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb44f0158bfc6021c8f564f1351d30da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abb44f0158bfc6021c8f564f1351d30da">TDSSEL0</a>&#160;&#160;&#160;(0x0100u)  /* Clock source 0 */</td></tr>
<tr class="separator:abb44f0158bfc6021c8f564f1351d30da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79e69b3482d48b0dcdc43d9e590501d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a79e69b3482d48b0dcdc43d9e590501d6">TDCLR</a>&#160;&#160;&#160;(0x0004u)  /* Timer_D7 counter clear */</td></tr>
<tr class="separator:a79e69b3482d48b0dcdc43d9e590501d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73618255997df687ad76ccc600427af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a73618255997df687ad76ccc600427af2">TDIE</a>&#160;&#160;&#160;(0x0002u)  /* Timer_D7 interrupt enable */</td></tr>
<tr class="separator:a73618255997df687ad76ccc600427af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb70281bceecbde0e5aa9c3a72f17399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acb70281bceecbde0e5aa9c3a72f17399">TDIFG</a>&#160;&#160;&#160;(0x0001u)  /* Timer_D7 interrupt flag */</td></tr>
<tr class="separator:acb70281bceecbde0e5aa9c3a72f17399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42248c96c074104ad2b888092a33fec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a42248c96c074104ad2b888092a33fec3">SHR1</a>&#160;&#160;&#160;(0x4000u)  /* Timer_D7 Compare latch load group 1 */</td></tr>
<tr class="separator:a42248c96c074104ad2b888092a33fec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8f77cd2fdd87fe092e634a2ec00f7f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa8f77cd2fdd87fe092e634a2ec00f7f0">SHR0</a>&#160;&#160;&#160;(0x2000u)  /* Timer_D7 Compare latch load group 0 */</td></tr>
<tr class="separator:aa8f77cd2fdd87fe092e634a2ec00f7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0b89b1a3dff23e34586b8193e57f80a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad0b89b1a3dff23e34586b8193e57f80a">TDSSEL_0</a>&#160;&#160;&#160;(0*0x0100u)  /* Clock Source: TDCLK */</td></tr>
<tr class="separator:ad0b89b1a3dff23e34586b8193e57f80a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa12c8c3591c4405fbcf234edd5bc7619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa12c8c3591c4405fbcf234edd5bc7619">TDSSEL_1</a>&#160;&#160;&#160;(1*0x0100u)  /* Clock Source: ACLK  */</td></tr>
<tr class="separator:aa12c8c3591c4405fbcf234edd5bc7619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ea8ae9bfc8c1bcd6caf22b9c21f7c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af9ea8ae9bfc8c1bcd6caf22b9c21f7c2">TDSSEL_2</a>&#160;&#160;&#160;(2*0x0100u)  /* Clock Source: SMCLK */</td></tr>
<tr class="separator:af9ea8ae9bfc8c1bcd6caf22b9c21f7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25c53353082fc9f4c9a070b4e9ddadde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a25c53353082fc9f4c9a070b4e9ddadde">TDSSEL_3</a>&#160;&#160;&#160;(3*0x0100u)  /* Clock Source: INCLK */</td></tr>
<tr class="separator:a25c53353082fc9f4c9a070b4e9ddadde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b207bd240b8efb093c18d82eae04b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6b207bd240b8efb093c18d82eae04b43">CNTL_0</a>&#160;&#160;&#160;(0*0x0800u)  /* Counter lenght: 16 bit */</td></tr>
<tr class="separator:a6b207bd240b8efb093c18d82eae04b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a964a2188c29274fa686cf8b782c2499e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a964a2188c29274fa686cf8b782c2499e">CNTL_1</a>&#160;&#160;&#160;(1*0x0800u)  /* Counter lenght: 12 bit */</td></tr>
<tr class="separator:a964a2188c29274fa686cf8b782c2499e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8317a5c70fe228a493481dfbc498cf44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8317a5c70fe228a493481dfbc498cf44">CNTL_2</a>&#160;&#160;&#160;(2*0x0800u)  /* Counter lenght: 10 bit */</td></tr>
<tr class="separator:a8317a5c70fe228a493481dfbc498cf44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ec68fb67e572f60764f24cd04783dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ec68fb67e572f60764f24cd04783dcc">CNTL_3</a>&#160;&#160;&#160;(3*0x0800u)  /* Counter lenght:  8 bit */</td></tr>
<tr class="separator:a3ec68fb67e572f60764f24cd04783dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf4a3a3f1150dfd3106c0c6754d4de21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acf4a3a3f1150dfd3106c0c6754d4de21">SHR_0</a>&#160;&#160;&#160;(0*0x2000u)  /* Timer_D7 Group: 0 - individually */</td></tr>
<tr class="separator:acf4a3a3f1150dfd3106c0c6754d4de21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae59800be6e825b5223694cd4c4f76b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7ae59800be6e825b5223694cd4c4f76b">SHR_1</a>&#160;&#160;&#160;(1*0x2000u)  /* Timer_D7 Group: 1 - 3 groups (1-2, 3-4, 5-6) */</td></tr>
<tr class="separator:a7ae59800be6e825b5223694cd4c4f76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e21ba8d9c0ce9af7523feb0cd67164f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e21ba8d9c0ce9af7523feb0cd67164f">SHR_2</a>&#160;&#160;&#160;(2*0x2000u)  /* Timer_D7 Group: 2 - 2 groups (1-3, 4-6)*/</td></tr>
<tr class="separator:a3e21ba8d9c0ce9af7523feb0cd67164f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0e924b777719a680b7254711654bcfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab0e924b777719a680b7254711654bcfc">SHR_3</a>&#160;&#160;&#160;(3*0x2000u)  /* Timer_D7 Group: 3 - 1 group (all) */</td></tr>
<tr class="separator:ab0e924b777719a680b7254711654bcfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09d0d18c3f18dee44bf6011792d70e4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a09d0d18c3f18dee44bf6011792d70e4c">TDCLGRP_0</a>&#160;&#160;&#160;(0*0x2000u)  /* Timer_D7 Group: 0 - individually */</td></tr>
<tr class="separator:a09d0d18c3f18dee44bf6011792d70e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac79f216c4b21bac24949e1be52ed97b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac79f216c4b21bac24949e1be52ed97b6">TDCLGRP_1</a>&#160;&#160;&#160;(1*0x2000u)  /* Timer_D7 Group: 1 - 3 groups (1-2, 3-4, 5-6) */</td></tr>
<tr class="separator:ac79f216c4b21bac24949e1be52ed97b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa04dca576c0d7b7d2d0d7ef7f914cf64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa04dca576c0d7b7d2d0d7ef7f914cf64">TDCLGRP_2</a>&#160;&#160;&#160;(2*0x2000u)  /* Timer_D7 Group: 2 - 2 groups (1-3, 4-6)*/</td></tr>
<tr class="separator:aa04dca576c0d7b7d2d0d7ef7f914cf64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac681ca9ad97fb0d73236647c44f68689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac681ca9ad97fb0d73236647c44f68689">TDCLGRP_3</a>&#160;&#160;&#160;(3*0x2000u)  /* Timer_D7 Group: 3 - 1 group (all) */</td></tr>
<tr class="separator:ac681ca9ad97fb0d73236647c44f68689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3378f54516bd3ddf394626792bb2892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3378f54516bd3ddf394626792bb2892">TDSSEL__TACLK</a>&#160;&#160;&#160;(0*0x0100u)  /* Timer_D7 clock source select: 0 - TACLK */</td></tr>
<tr class="separator:ab3378f54516bd3ddf394626792bb2892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60cc4dca1d50d022b79f1449e9b45cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a60cc4dca1d50d022b79f1449e9b45cbb">TDSSEL__ACLK</a>&#160;&#160;&#160;(1*0x0100u)  /* Timer_D7 clock source select: 1 - ACLK  */</td></tr>
<tr class="separator:a60cc4dca1d50d022b79f1449e9b45cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad34207337055ebbb1834a2b88b033cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad34207337055ebbb1834a2b88b033cf5">TDSSEL__SMCLK</a>&#160;&#160;&#160;(2*0x0100u)  /* Timer_D7 clock source select: 2 - SMCLK */</td></tr>
<tr class="separator:ad34207337055ebbb1834a2b88b033cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a443f7061f85f241f9fd228ec7546960c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a443f7061f85f241f9fd228ec7546960c">TDSSEL__INCLK</a>&#160;&#160;&#160;(3*0x0100u)  /* Timer_D7 clock source select: 3 - INCLK */</td></tr>
<tr class="separator:a443f7061f85f241f9fd228ec7546960c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6f2743a7bfe9a25d2ee46f5f5c38053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae6f2743a7bfe9a25d2ee46f5f5c38053">CNTL__16</a>&#160;&#160;&#160;(0*0x0800u)  /* Counter lenght: 16 bit */</td></tr>
<tr class="separator:ae6f2743a7bfe9a25d2ee46f5f5c38053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa812d0393dc07bb57eaf30d9196d1406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa812d0393dc07bb57eaf30d9196d1406">CNTL__12</a>&#160;&#160;&#160;(1*0x0800u)  /* Counter lenght: 12 bit */</td></tr>
<tr class="separator:aa812d0393dc07bb57eaf30d9196d1406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee7aa78147c955b33aa18f7151c961cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee7aa78147c955b33aa18f7151c961cd">CNTL__10</a>&#160;&#160;&#160;(2*0x0800u)  /* Counter lenght: 10 bit */</td></tr>
<tr class="separator:aee7aa78147c955b33aa18f7151c961cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6e605fa7b951212b518ee0bc9e5210c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6e605fa7b951212b518ee0bc9e5210c">CNTL__8</a>&#160;&#160;&#160;(3*0x0800u)  /* Counter lenght:  8 bit */</td></tr>
<tr class="separator:af6e605fa7b951212b518ee0bc9e5210c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1c87c053a281d9c38f519fe927685fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad1c87c053a281d9c38f519fe927685fb">TDCLKM0</a>&#160;&#160;&#160;(0x0001u)   /* Timer_D7 Clocking Mode Bit: 0 */</td></tr>
<tr class="separator:ad1c87c053a281d9c38f519fe927685fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a410b1592bc911433d681f7dd13c80662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a410b1592bc911433d681f7dd13c80662">TDCLKM1</a>&#160;&#160;&#160;(0x0002u)   /* Timer_D7 Clocking Mode Bit: 1 */</td></tr>
<tr class="separator:a410b1592bc911433d681f7dd13c80662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a61cd108277b154cb20c28e5d134140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a61cd108277b154cb20c28e5d134140">TD2CMB</a>&#160;&#160;&#160;(0x0010u)   /* Timer_D7 TD0CCR Combination in TD2 */</td></tr>
<tr class="separator:a3a61cd108277b154cb20c28e5d134140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c01ce844f0948c07ea7a234367eb09d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6c01ce844f0948c07ea7a234367eb09d">TD4CMB</a>&#160;&#160;&#160;(0x0020u)   /* Timer_D7 TD0CCR Combination in TD4 */</td></tr>
<tr class="separator:a6c01ce844f0948c07ea7a234367eb09d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a018d5cca97232bc6e7c96a35caeb332b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a018d5cca97232bc6e7c96a35caeb332b">TD6CMB</a>&#160;&#160;&#160;(0x0040u)   /* Timer_D7 TD0CCR Combination in TD6 */</td></tr>
<tr class="separator:a018d5cca97232bc6e7c96a35caeb332b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81c984502348a5f452ceadf77de27e1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81c984502348a5f452ceadf77de27e1b">TDIDEX0</a>&#160;&#160;&#160;(0x0100u)   /* Timer_D7 Input divider expansion Bit: 0 */</td></tr>
<tr class="separator:a81c984502348a5f452ceadf77de27e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab309f203ffbf2aabf8c9ab9e5647aa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab309f203ffbf2aabf8c9ab9e5647aa6">TDIDEX1</a>&#160;&#160;&#160;(0x0200u)   /* Timer_D7 Input divider expansion Bit: 1 */</td></tr>
<tr class="separator:aab309f203ffbf2aabf8c9ab9e5647aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32bca5da9b37ed507015e4c171f939fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a32bca5da9b37ed507015e4c171f939fd">TDIDEX2</a>&#160;&#160;&#160;(0x0400u)   /* Timer_D7 Input divider expansion Bit: 2 */</td></tr>
<tr class="separator:a32bca5da9b37ed507015e4c171f939fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2495d16b4d5c0983a7fe836269b1551e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2495d16b4d5c0983a7fe836269b1551e">TDCLKM_0</a>&#160;&#160;&#160;(0x0000u)   /* Timer_D7 Clocking Mode: External */</td></tr>
<tr class="separator:a2495d16b4d5c0983a7fe836269b1551e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4129ed0acb110400d1c0af529af40703"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4129ed0acb110400d1c0af529af40703">TDCLKM_1</a>&#160;&#160;&#160;(0x0001u)   /* Timer_D7 Clocking Mode: High-Res. local clock */</td></tr>
<tr class="separator:a4129ed0acb110400d1c0af529af40703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c93c2fb8a0fd4083ba3e8d1fb8a13f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4c93c2fb8a0fd4083ba3e8d1fb8a13f0">TDCLKM_2</a>&#160;&#160;&#160;(0x0002u)   /* Timer_D7 Clocking Mode: Aux Clock */</td></tr>
<tr class="separator:a4c93c2fb8a0fd4083ba3e8d1fb8a13f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad823c037669802fb3bf2a2ef758cca04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad823c037669802fb3bf2a2ef758cca04">TDCLKM__EXT</a>&#160;&#160;&#160;(0x0000u)   /* Timer_D7 Clocking Mode: External */</td></tr>
<tr class="separator:ad823c037669802fb3bf2a2ef758cca04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada2b999a889a144c7c43b7be136a5130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada2b999a889a144c7c43b7be136a5130">TDCLKM__HIGHRES</a>&#160;&#160;&#160;(0x0001u)   /* Timer_D7 Clocking Mode: High-Res. local clock */</td></tr>
<tr class="separator:ada2b999a889a144c7c43b7be136a5130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2a932787bed7072e4859ad64a33dcfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae2a932787bed7072e4859ad64a33dcfb">TDCLKM__AUX</a>&#160;&#160;&#160;(0x0002u)   /* Timer_D7 Clocking Mode: Aux Clock */</td></tr>
<tr class="separator:ae2a932787bed7072e4859ad64a33dcfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23a78e39895e166dc8cf16fd12d1a235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23a78e39895e166dc8cf16fd12d1a235">TDIDEX_0</a>&#160;&#160;&#160;(0*0x0100u) /* Timer0_D3 Input divider expansion : /1 */</td></tr>
<tr class="separator:a23a78e39895e166dc8cf16fd12d1a235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b27172949fab302ac635ef58e6c9bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2b27172949fab302ac635ef58e6c9bb0">TDIDEX_1</a>&#160;&#160;&#160;(1*0x0100u) /* Timer0_D3 Input divider expansion : /2 */</td></tr>
<tr class="separator:a2b27172949fab302ac635ef58e6c9bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa211a542bd8565168d241b249ea39d85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa211a542bd8565168d241b249ea39d85">TDIDEX_2</a>&#160;&#160;&#160;(2*0x0100u) /* Timer0_D3 Input divider expansion : /3 */</td></tr>
<tr class="separator:aa211a542bd8565168d241b249ea39d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed9b1b64c4de496082bd4a5f45e054bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aed9b1b64c4de496082bd4a5f45e054bd">TDIDEX_3</a>&#160;&#160;&#160;(3*0x0100u) /* Timer0_D3 Input divider expansion : /4 */</td></tr>
<tr class="separator:aed9b1b64c4de496082bd4a5f45e054bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68122998de84bffca047223419c825fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a68122998de84bffca047223419c825fe">TDIDEX_4</a>&#160;&#160;&#160;(4*0x0100u) /* Timer0_D3 Input divider expansion : /5 */</td></tr>
<tr class="separator:a68122998de84bffca047223419c825fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b60cf782bbd7d4300f4151f9eae33f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b60cf782bbd7d4300f4151f9eae33f0">TDIDEX_5</a>&#160;&#160;&#160;(5*0x0100u) /* Timer0_D3 Input divider expansion : /6 */</td></tr>
<tr class="separator:a3b60cf782bbd7d4300f4151f9eae33f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06110735b6f1d18156f1bb9c43217ba4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a06110735b6f1d18156f1bb9c43217ba4">TDIDEX_6</a>&#160;&#160;&#160;(6*0x0100u) /* Timer0_D3 Input divider expansion : /7 */</td></tr>
<tr class="separator:a06110735b6f1d18156f1bb9c43217ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21f1e3480738b970be65c918f5e67adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a21f1e3480738b970be65c918f5e67adc">TDIDEX_7</a>&#160;&#160;&#160;(7*0x0100u) /* Timer0_D3 Input divider expansion : /8 */</td></tr>
<tr class="separator:a21f1e3480738b970be65c918f5e67adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7632d9463ba27751daadcc1eaa7b0f88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7632d9463ba27751daadcc1eaa7b0f88">TDIDEX__1</a>&#160;&#160;&#160;(0*0x0100u) /* Timer0_D3 Input divider expansion : /1 */</td></tr>
<tr class="separator:a7632d9463ba27751daadcc1eaa7b0f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47ac751e75051420f73a5bd7c78cc10a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a47ac751e75051420f73a5bd7c78cc10a">TDIDEX__2</a>&#160;&#160;&#160;(1*0x0100u) /* Timer0_D3 Input divider expansion : /2 */</td></tr>
<tr class="separator:a47ac751e75051420f73a5bd7c78cc10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac56a492dbb0f607b2456d4de59a43789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac56a492dbb0f607b2456d4de59a43789">TDIDEX__3</a>&#160;&#160;&#160;(2*0x0100u) /* Timer0_D3 Input divider expansion : /3 */</td></tr>
<tr class="separator:ac56a492dbb0f607b2456d4de59a43789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68606e3fd1f55157ba258f84525e6d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a68606e3fd1f55157ba258f84525e6d31">TDIDEX__4</a>&#160;&#160;&#160;(3*0x0100u) /* Timer0_D3 Input divider expansion : /4 */</td></tr>
<tr class="separator:a68606e3fd1f55157ba258f84525e6d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe53ef02a452665ae22e74a1c8ac0b30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abe53ef02a452665ae22e74a1c8ac0b30">TDIDEX__5</a>&#160;&#160;&#160;(4*0x0100u) /* Timer0_D3 Input divider expansion : /5 */</td></tr>
<tr class="separator:abe53ef02a452665ae22e74a1c8ac0b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3db804a0def34a1f9e1596a2b965e69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad3db804a0def34a1f9e1596a2b965e69">TDIDEX__6</a>&#160;&#160;&#160;(5*0x0100u) /* Timer0_D3 Input divider expansion : /6 */</td></tr>
<tr class="separator:ad3db804a0def34a1f9e1596a2b965e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a7cba3d80ed9de68235178bdf9e88d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6a7cba3d80ed9de68235178bdf9e88d2">TDIDEX__7</a>&#160;&#160;&#160;(6*0x0100u) /* Timer0_D3 Input divider expansion : /7 */</td></tr>
<tr class="separator:a6a7cba3d80ed9de68235178bdf9e88d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad34e500021427df4fdacbef856663fc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad34e500021427df4fdacbef856663fc1">TDIDEX__8</a>&#160;&#160;&#160;(7*0x0100u) /* Timer0_D3 Input divider expansion : /8 */</td></tr>
<tr class="separator:ad34e500021427df4fdacbef856663fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10fa47b3d4d447a607e7d15ae8f3c0f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a10fa47b3d4d447a607e7d15ae8f3c0f2">TDCAPM0</a>&#160;&#160;&#160;(0x0001u)   /* Timer_D7 Capture Mode of Channel 0 */</td></tr>
<tr class="separator:a10fa47b3d4d447a607e7d15ae8f3c0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abda833108047d0673bed178aec590283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abda833108047d0673bed178aec590283">TDCAPM1</a>&#160;&#160;&#160;(0x0002u)   /* Timer_D7 Capture Mode of Channel 1 */</td></tr>
<tr class="separator:abda833108047d0673bed178aec590283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a312952435f98f0f14a19b60f78523e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a312952435f98f0f14a19b60f78523e28">TDCAPM2</a>&#160;&#160;&#160;(0x0004u)   /* Timer_D7 Capture Mode of Channel 2 */</td></tr>
<tr class="separator:a312952435f98f0f14a19b60f78523e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd1a26c53b22985c052abaf8fedf3605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd1a26c53b22985c052abaf8fedf3605">TDCAPM3</a>&#160;&#160;&#160;(0x0008u)   /* Timer_D7 Capture Mode of Channel 3 */</td></tr>
<tr class="separator:abd1a26c53b22985c052abaf8fedf3605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f78d300f732f933f78ffd708fad4738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f78d300f732f933f78ffd708fad4738">TDCAPM4</a>&#160;&#160;&#160;(0x0010u)   /* Timer_D7 Capture Mode of Channel 4 */</td></tr>
<tr class="separator:a1f78d300f732f933f78ffd708fad4738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dc38f0836948da055a3de10be57d003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5dc38f0836948da055a3de10be57d003">TDCAPM5</a>&#160;&#160;&#160;(0x0020u)   /* Timer_D7 Capture Mode of Channel 5 */</td></tr>
<tr class="separator:a5dc38f0836948da055a3de10be57d003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5631385163f38867180e65a79d599b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5631385163f38867180e65a79d599b17">TDCAPM6</a>&#160;&#160;&#160;(0x0040u)   /* Timer_D7 Capture Mode of Channel 6 */</td></tr>
<tr class="separator:a5631385163f38867180e65a79d599b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8e5b5e6594c304be4ac9f1d3efafd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1b8e5b5e6594c304be4ac9f1d3efafd5">CLLD1</a>&#160;&#160;&#160;(0x0400u)  /* Compare latch load source 1 */</td></tr>
<tr class="separator:a1b8e5b5e6594c304be4ac9f1d3efafd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03fbf2595d525d86138abc2f6c4c13f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a03fbf2595d525d86138abc2f6c4c13f7">CLLD0</a>&#160;&#160;&#160;(0x0200u)  /* Compare latch load source 0 */</td></tr>
<tr class="separator:a03fbf2595d525d86138abc2f6c4c13f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c66bafe06d6d928abcb729a0e81af8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a78c66bafe06d6d928abcb729a0e81af8">SLSHR1</a>&#160;&#160;&#160;(0x0400u)  /* Compare latch load source 1 */</td></tr>
<tr class="separator:a78c66bafe06d6d928abcb729a0e81af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6b4de4549e12c5e1166c90e244c65a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae6b4de4549e12c5e1166c90e244c65a3">SLSHR0</a>&#160;&#160;&#160;(0x0200u)  /* Compare latch load source 0 */</td></tr>
<tr class="separator:ae6b4de4549e12c5e1166c90e244c65a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8d05ff094101d3a2c16fa6bda180f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad8d05ff094101d3a2c16fa6bda180f8b">SLSHR_0</a>&#160;&#160;&#160;(0*0x0200u) /* Compare latch load sourec : 0 - immediate */</td></tr>
<tr class="separator:ad8d05ff094101d3a2c16fa6bda180f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5533c4a654006de20900508c7d35d00b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5533c4a654006de20900508c7d35d00b">SLSHR_1</a>&#160;&#160;&#160;(1*0x0200u) /* Compare latch load sourec : 1 - TDR counts to 0 */</td></tr>
<tr class="separator:a5533c4a654006de20900508c7d35d00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af409eb4347989e77310efa574bc5d717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af409eb4347989e77310efa574bc5d717">SLSHR_2</a>&#160;&#160;&#160;(2*0x0200u) /* Compare latch load sourec : 2 - up/down */</td></tr>
<tr class="separator:af409eb4347989e77310efa574bc5d717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4260cf4c9c2317984d873b16ba0080ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4260cf4c9c2317984d873b16ba0080ea">SLSHR_3</a>&#160;&#160;&#160;(3*0x0200u) /* Compare latch load sourec : 3 - TDR counts to TDCTL0 */</td></tr>
<tr class="separator:a4260cf4c9c2317984d873b16ba0080ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ac24e9922f4b1575695dbc347b60e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a72ac24e9922f4b1575695dbc347b60e1">CLLD_0</a>&#160;&#160;&#160;(0*0x0200u) /* Compare latch load sourec : 0 - immediate */</td></tr>
<tr class="separator:a72ac24e9922f4b1575695dbc347b60e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21dd401dd8d5e1327e754183097157b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a21dd401dd8d5e1327e754183097157b4">CLLD_1</a>&#160;&#160;&#160;(1*0x0200u) /* Compare latch load sourec : 1 - TDR counts to 0 */</td></tr>
<tr class="separator:a21dd401dd8d5e1327e754183097157b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a27fc4761f67e8a7dbbc4ba8fabbf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a25a27fc4761f67e8a7dbbc4ba8fabbf8">CLLD_2</a>&#160;&#160;&#160;(2*0x0200u) /* Compare latch load sourec : 2 - up/down */</td></tr>
<tr class="separator:a25a27fc4761f67e8a7dbbc4ba8fabbf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa17a8da15ce9d45d20ee8b54f2ca64f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa17a8da15ce9d45d20ee8b54f2ca64f2">CLLD_3</a>&#160;&#160;&#160;(3*0x0200u) /* Compare latch load sourec : 3 - TDR counts to TDCTL0 */</td></tr>
<tr class="separator:aa17a8da15ce9d45d20ee8b54f2ca64f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf017a4b85582d6415217bcf5cf0c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9cf017a4b85582d6415217bcf5cf0c48">TDHEN</a>&#160;&#160;&#160;(0x0001u)   /* Timer_D7 High-Resolution Enable */</td></tr>
<tr class="separator:a9cf017a4b85582d6415217bcf5cf0c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e5f4ef50d8ede60f43b72ca9e11914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a44e5f4ef50d8ede60f43b72ca9e11914">TDHREGEN</a>&#160;&#160;&#160;(0x0002u)   /* Timer_D7 High-Resolution Regulatied Mode */</td></tr>
<tr class="separator:a44e5f4ef50d8ede60f43b72ca9e11914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4354e20f0eae3fab4c8d4cba15f8ba26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4354e20f0eae3fab4c8d4cba15f8ba26">TDHEAEN</a>&#160;&#160;&#160;(0x0004u)   /* Timer_D7 High-Resolution clock error accum. enable */</td></tr>
<tr class="separator:a4354e20f0eae3fab4c8d4cba15f8ba26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ec10d7b650ec1206d8a422cd54731ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0ec10d7b650ec1206d8a422cd54731ac">TDHRON</a>&#160;&#160;&#160;(0x0008u)   /* Timer_D7 High-Resolution Generator forced on*/</td></tr>
<tr class="separator:a0ec10d7b650ec1206d8a422cd54731ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d4fce81e5812f4402282edc48a1068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a79d4fce81e5812f4402282edc48a1068">TDHM0</a>&#160;&#160;&#160;(0x0010u)   /* Timer_D7 High-Resoltuion Clock Mult. Bit: 0 */</td></tr>
<tr class="separator:a79d4fce81e5812f4402282edc48a1068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebb11e5157cba1cf4d6472516aaa5229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aebb11e5157cba1cf4d6472516aaa5229">TDHM1</a>&#160;&#160;&#160;(0x0020u)   /* Timer_D7 High-Resoltuion Clock Mult. Bit: 1 */</td></tr>
<tr class="separator:aebb11e5157cba1cf4d6472516aaa5229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff302d0a7db6b6e8285c7ba07f8773ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aff302d0a7db6b6e8285c7ba07f8773ed">TDHD0</a>&#160;&#160;&#160;(0x0040u)   /* Timer_D7 High-Resolution clock divider Bit: 0 */</td></tr>
<tr class="separator:aff302d0a7db6b6e8285c7ba07f8773ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0e59070acded0f1c994ae82c8e349e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0e59070acded0f1c994ae82c8e349e6">TDHD1</a>&#160;&#160;&#160;(0x0080u)   /* Timer_D7 High-Resolution clock divider Bit: 1 */</td></tr>
<tr class="separator:aa0e59070acded0f1c994ae82c8e349e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cde32c2752598ad5f47291ccf90ce5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2cde32c2752598ad5f47291ccf90ce5a">TDHFW</a>&#160;&#160;&#160;(0x0100u)   /* Timer_D7 High-resolution generator fast wakeup enable */</td></tr>
<tr class="separator:a2cde32c2752598ad5f47291ccf90ce5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f481a257ae9d84b7be33058895ef0ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5f481a257ae9d84b7be33058895ef0ea">TDHCALEN</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a44e5f4ef50d8ede60f43b72ca9e11914">TDHREGEN</a>   /* Timer_D7 Lagacy Definition */</td></tr>
<tr class="separator:a5f481a257ae9d84b7be33058895ef0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebcb5dbd56fd587ab456fa1773687379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aebcb5dbd56fd587ab456fa1773687379">TDHM_0</a>&#160;&#160;&#160;(0x0000u)   /* Timer_D7 High-Resoltuion Clock Mult.: 8x TimerD clock */</td></tr>
<tr class="separator:aebcb5dbd56fd587ab456fa1773687379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2720d94e36945f350a785fe3aa51cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab2720d94e36945f350a785fe3aa51cd8">TDHM_1</a>&#160;&#160;&#160;(0x0010u)   /* Timer_D7 High-Resoltuion Clock Mult.: 16x TimerD clock */</td></tr>
<tr class="separator:ab2720d94e36945f350a785fe3aa51cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e86cb4048dbeb35c8959bacc6a4dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a87e86cb4048dbeb35c8959bacc6a4dde">TDHM__8</a>&#160;&#160;&#160;(0x0000u)   /* Timer_D7 High-Resoltuion Clock Mult.: 8x TimerD clock */</td></tr>
<tr class="separator:a87e86cb4048dbeb35c8959bacc6a4dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bd3b26b633490c31b885d2ebb3a276e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2bd3b26b633490c31b885d2ebb3a276e">TDHM__16</a>&#160;&#160;&#160;(0x0010u)   /* Timer_D7 High-Resoltuion Clock Mult.: 16x TimerD clock */</td></tr>
<tr class="separator:a2bd3b26b633490c31b885d2ebb3a276e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af07cab82ee681d7643bab2d7e2018f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af07cab82ee681d7643bab2d7e2018f4c">TDHD_0</a>&#160;&#160;&#160;(0x0000u)   /* Timer_D7 High-Resolution clock divider: /1 */</td></tr>
<tr class="separator:af07cab82ee681d7643bab2d7e2018f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab48302103629a0a6deec10969db6d566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab48302103629a0a6deec10969db6d566">TDHD_1</a>&#160;&#160;&#160;(0x0040u)   /* Timer_D7 High-Resolution clock divider: /2 */</td></tr>
<tr class="separator:ab48302103629a0a6deec10969db6d566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eb07a0bb32df6fe4f084d9869fe4fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2eb07a0bb32df6fe4f084d9869fe4fb1">TDHD_2</a>&#160;&#160;&#160;(0x0080u)   /* Timer_D7 High-Resolution clock divider: /4 */</td></tr>
<tr class="separator:a2eb07a0bb32df6fe4f084d9869fe4fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91aa4a247bc7c8d9ae94528a9699c913"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a91aa4a247bc7c8d9ae94528a9699c913">TDHD_3</a>&#160;&#160;&#160;(0x00C0u)   /* Timer_D7 High-Resolution clock divider: /8 */</td></tr>
<tr class="separator:a91aa4a247bc7c8d9ae94528a9699c913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a518a3cdecc019d2dcdc40018dcfe3a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a518a3cdecc019d2dcdc40018dcfe3a53">TDHD__1</a>&#160;&#160;&#160;(0x0000u)   /* Timer_D7 High-Resolution clock divider: /1 */</td></tr>
<tr class="separator:a518a3cdecc019d2dcdc40018dcfe3a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b8e2eaf64a000098b71d0ff7e77156e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9b8e2eaf64a000098b71d0ff7e77156e">TDHD__2</a>&#160;&#160;&#160;(0x0040u)   /* Timer_D7 High-Resolution clock divider: /2 */</td></tr>
<tr class="separator:a9b8e2eaf64a000098b71d0ff7e77156e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd157ec1d4f90f625e787f1a2048ce20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd157ec1d4f90f625e787f1a2048ce20">TDHD__4</a>&#160;&#160;&#160;(0x0080u)   /* Timer_D7 High-Resolution clock divider: /4 */</td></tr>
<tr class="separator:acd157ec1d4f90f625e787f1a2048ce20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefd6e3f7b2676b7ba325d0ecb87959a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aefd6e3f7b2676b7ba325d0ecb87959a8">TDHD__8</a>&#160;&#160;&#160;(0x00C0u)   /* Timer_D7 High-Resolution clock divider: /8 */</td></tr>
<tr class="separator:aefd6e3f7b2676b7ba325d0ecb87959a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a197d580e87c28b755de4e596718c04e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a197d580e87c28b755de4e596718c04e6">TDHCLKTRIM0</a>&#160;&#160;&#160;(0x0002u)   /* Timer_D7 High-Resolution Clock Trim Bit: 0 */</td></tr>
<tr class="separator:a197d580e87c28b755de4e596718c04e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e818c1224ab2bab9b10f78d08a434a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9e818c1224ab2bab9b10f78d08a434a8">TDHCLKTRIM1</a>&#160;&#160;&#160;(0x0004u)   /* Timer_D7 High-Resolution Clock Trim Bit: 1 */</td></tr>
<tr class="separator:a9e818c1224ab2bab9b10f78d08a434a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a973f891b933338c4c386da97c108f26b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a973f891b933338c4c386da97c108f26b">TDHCLKTRIM2</a>&#160;&#160;&#160;(0x0008u)   /* Timer_D7 High-Resolution Clock Trim Bit: 2 */</td></tr>
<tr class="separator:a973f891b933338c4c386da97c108f26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfdde319f64585b0466c0890f4fb1927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abfdde319f64585b0466c0890f4fb1927">TDHCLKTRIM3</a>&#160;&#160;&#160;(0x0010u)   /* Timer_D7 High-Resolution Clock Trim Bit: 3 */</td></tr>
<tr class="separator:abfdde319f64585b0466c0890f4fb1927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8a634b60a4806728d98dacdae061cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa8a634b60a4806728d98dacdae061cc9">TDHCLKTRIM4</a>&#160;&#160;&#160;(0x0020u)   /* Timer_D7 High-Resolution Clock Trim Bit: 4 */</td></tr>
<tr class="separator:aa8a634b60a4806728d98dacdae061cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af12aa9edf491863933b5c8ce1e8b2cd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af12aa9edf491863933b5c8ce1e8b2cd5">TDHCLKTRIM5</a>&#160;&#160;&#160;(0x0040u)   /* Timer_D7 High-Resolution Clock Trim Bit: 5 */</td></tr>
<tr class="separator:af12aa9edf491863933b5c8ce1e8b2cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08011787eb9fb9983cd7188dbab165f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a08011787eb9fb9983cd7188dbab165f5">TDHCLKTRIM6</a>&#160;&#160;&#160;(0x0080u)   /* Timer_D7 High-Resolution Clock Trim Bit: 6 */</td></tr>
<tr class="separator:a08011787eb9fb9983cd7188dbab165f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eefd11bdb83aedd54c5dc91940fecde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4eefd11bdb83aedd54c5dc91940fecde">TDHCLKSR0</a>&#160;&#160;&#160;(0x0100u)   /* Timer_D7 High-Resolution Clock Sub-Range Bit: 0 */</td></tr>
<tr class="separator:a4eefd11bdb83aedd54c5dc91940fecde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe02bf96f4c320860e610346fa662695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afe02bf96f4c320860e610346fa662695">TDHCLKSR1</a>&#160;&#160;&#160;(0x0200u)   /* Timer_D7 High-Resolution Clock Sub-Range Bit: 1 */</td></tr>
<tr class="separator:afe02bf96f4c320860e610346fa662695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc68a8180408f39e31ead06c246daec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abc68a8180408f39e31ead06c246daec5">TDHCLKSR2</a>&#160;&#160;&#160;(0x0400u)   /* Timer_D7 High-Resolution Clock Sub-Range Bit: 2 */</td></tr>
<tr class="separator:abc68a8180408f39e31ead06c246daec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a423f43430d6f1fa2237bbf254a89b468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a423f43430d6f1fa2237bbf254a89b468">TDHCLKSR3</a>&#160;&#160;&#160;(0x0800u)   /* Timer_D7 High-Resolution Clock Sub-Range Bit: 3 */</td></tr>
<tr class="separator:a423f43430d6f1fa2237bbf254a89b468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad96bae709a930804618fa4a9b24c4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad96bae709a930804618fa4a9b24c4f8">TDHCLKSR4</a>&#160;&#160;&#160;(0x1000u)   /* Timer_D7 High-Resolution Clock Sub-Range Bit: 4 */</td></tr>
<tr class="separator:aad96bae709a930804618fa4a9b24c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc0a619557c302708f24ca4cc2a79c72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc0a619557c302708f24ca4cc2a79c72">TDHCLKR0</a>&#160;&#160;&#160;(0x2000u)   /* Timer_D7 High-Resolution Clock Range Bit: 0 */</td></tr>
<tr class="separator:acc0a619557c302708f24ca4cc2a79c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a791a3cd785af7112e1a33279f3dddb1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a791a3cd785af7112e1a33279f3dddb1b">TDHCLKR1</a>&#160;&#160;&#160;(0x4000u)   /* Timer_D7 High-Resolution Clock Range Bit: 1 */</td></tr>
<tr class="separator:a791a3cd785af7112e1a33279f3dddb1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f554087ab354ae65aca78ed5e52821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a68f554087ab354ae65aca78ed5e52821">TDHCLKCR</a>&#160;&#160;&#160;(0x8000u)   /* Timer_D7 High-Resolution Coarse Clock Range */</td></tr>
<tr class="separator:a68f554087ab354ae65aca78ed5e52821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a764ad3fdb9b1f40bfca2491d24fd25a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a764ad3fdb9b1f40bfca2491d24fd25a5">TDHFLIFG</a>&#160;&#160;&#160;(0x0001u)   /* Timer_D7 High-Res. fail low Interrupt Flag */</td></tr>
<tr class="separator:a764ad3fdb9b1f40bfca2491d24fd25a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeec630e8c2e64abf2922952dcace346c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeec630e8c2e64abf2922952dcace346c">TDHFHIFG</a>&#160;&#160;&#160;(0x0002u)   /* Timer_D7 High-Res. fail high Interrupt Flag */</td></tr>
<tr class="separator:aeec630e8c2e64abf2922952dcace346c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af25cdd1e0c7b88726e8c38dc5bacfac9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af25cdd1e0c7b88726e8c38dc5bacfac9">TDHLKIFG</a>&#160;&#160;&#160;(0x0004u)   /* Timer_D7 High-Res. frequency lock Interrupt Flag */</td></tr>
<tr class="separator:af25cdd1e0c7b88726e8c38dc5bacfac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a922b0443c29e8d9a9ecd53b062dd8c64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a922b0443c29e8d9a9ecd53b062dd8c64">TDHUNLKIFG</a>&#160;&#160;&#160;(0x0008u)   /* Timer_D7 High-Res. frequency unlock Interrupt Flag */</td></tr>
<tr class="separator:a922b0443c29e8d9a9ecd53b062dd8c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb38be00c66bda9db036d6dc905a7afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adb38be00c66bda9db036d6dc905a7afd">TDHFLIE</a>&#160;&#160;&#160;(0x0100u)   /* Timer_D7 High-Res. fail low Interrupt Enable */</td></tr>
<tr class="separator:adb38be00c66bda9db036d6dc905a7afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab87a05f16511a5997f114bc41ddf6b77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab87a05f16511a5997f114bc41ddf6b77">TDHFHIE</a>&#160;&#160;&#160;(0x0200u)   /* Timer_D7 High-Res. fail high Interrupt Enable */</td></tr>
<tr class="separator:ab87a05f16511a5997f114bc41ddf6b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11b94ab0af292a0069abef5d18a5a28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a11b94ab0af292a0069abef5d18a5a28f">TDHLKIE</a>&#160;&#160;&#160;(0x0400u)   /* Timer_D7 High-Res. frequency lock Interrupt Enable */</td></tr>
<tr class="separator:a11b94ab0af292a0069abef5d18a5a28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd10da289be08b96d2885f77e3c3d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aedd10da289be08b96d2885f77e3c3d16">TDHUNLKIE</a>&#160;&#160;&#160;(0x0800u)   /* Timer_D7 High-Res. frequency unlock Interrupt Enable */</td></tr>
<tr class="separator:aedd10da289be08b96d2885f77e3c3d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9e0e1185f86f6ae7aa50b109fc423cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae9e0e1185f86f6ae7aa50b109fc423cc">ID1</a>&#160;&#160;&#160;(0x0080u)       /* Timer D clock input divider 1 */</td></tr>
<tr class="separator:ae9e0e1185f86f6ae7aa50b109fc423cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021046fa13e45fe71b336b6bb4d00853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a021046fa13e45fe71b336b6bb4d00853">ID0</a>&#160;&#160;&#160;(0x0040u)       /* Timer D clock input divider 0 */</td></tr>
<tr class="separator:a021046fa13e45fe71b336b6bb4d00853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a605de8bd4c1e03b12e8acdc7f940315a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a605de8bd4c1e03b12e8acdc7f940315a">MC1</a>&#160;&#160;&#160;(0x0020u)       /* Timer D mode control 1 */</td></tr>
<tr class="separator:a605de8bd4c1e03b12e8acdc7f940315a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbabe68524253053e23c4335c4c23006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adbabe68524253053e23c4335c4c23006">MC0</a>&#160;&#160;&#160;(0x0010u)       /* Timer D mode control 0 */</td></tr>
<tr class="separator:adbabe68524253053e23c4335c4c23006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54863c9fc1ef5c1f5a78463be763b60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54863c9fc1ef5c1f5a78463be763b60d">MC__STOP</a>&#160;&#160;&#160;(0*0x10u)      /* Timer D mode control: 0 - Stop */</td></tr>
<tr class="separator:a54863c9fc1ef5c1f5a78463be763b60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ad6e9743ac726669082e8d0a32ab62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71ad6e9743ac726669082e8d0a32ab62">MC__UP</a>&#160;&#160;&#160;(1*0x10u)      /* Timer D mode control: 1 - Up to CCR0 */</td></tr>
<tr class="separator:a71ad6e9743ac726669082e8d0a32ab62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbce775909a378317f79785d08faed79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afbce775909a378317f79785d08faed79">MC__CONTINUOUS</a>&#160;&#160;&#160;(2*0x10u)      /* Timer D mode control: 2 - Continuous up */</td></tr>
<tr class="separator:afbce775909a378317f79785d08faed79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb5838239c020cd90d31e0429b6159e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afeb5838239c020cd90d31e0429b6159e">MC__CONTINOUS</a>&#160;&#160;&#160;(2*0x10u)      /* Legacy define */</td></tr>
<tr class="separator:afeb5838239c020cd90d31e0429b6159e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ccba23925ecf96b721cf5fae8e3ef90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0ccba23925ecf96b721cf5fae8e3ef90">MC__UPDOWN</a>&#160;&#160;&#160;(3*0x10u)      /* Timer D mode control: 3 - Up/Down */</td></tr>
<tr class="separator:a0ccba23925ecf96b721cf5fae8e3ef90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab007bdb892562f6c5f7c4198b99caa57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab007bdb892562f6c5f7c4198b99caa57">CM1</a>&#160;&#160;&#160;(0x8000u)       /* Capture mode 1 */</td></tr>
<tr class="separator:ab007bdb892562f6c5f7c4198b99caa57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb028d575f70b61a80d0e87a9f8200cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abb028d575f70b61a80d0e87a9f8200cf">CM0</a>&#160;&#160;&#160;(0x4000u)       /* Capture mode 0 */</td></tr>
<tr class="separator:abb028d575f70b61a80d0e87a9f8200cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b2ed176100dbd3914f8d0a6a1da50fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b2ed176100dbd3914f8d0a6a1da50fc">MC_0</a>&#160;&#160;&#160;(0*0x10u)      /* Timer D mode control: 0 - Stop */</td></tr>
<tr class="separator:a3b2ed176100dbd3914f8d0a6a1da50fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac74d5cf24d8aeca91ba722e5229657f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac74d5cf24d8aeca91ba722e5229657f2">MC_1</a>&#160;&#160;&#160;(1*0x10u)      /* Timer D mode control: 1 - Up to CCR0 */</td></tr>
<tr class="separator:ac74d5cf24d8aeca91ba722e5229657f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad367be228fa82c3f35290c9141138710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad367be228fa82c3f35290c9141138710">MC_2</a>&#160;&#160;&#160;(2*0x10u)      /* Timer D mode control: 2 - Continuous up */</td></tr>
<tr class="separator:ad367be228fa82c3f35290c9141138710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5870c8117eb8e885036a6cb254f07716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5870c8117eb8e885036a6cb254f07716">MC_3</a>&#160;&#160;&#160;(3*0x10u)      /* Timer D mode control: 3 - Up/Down */</td></tr>
<tr class="separator:a5870c8117eb8e885036a6cb254f07716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa216f6d9b942391fc15090d23256e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3aa216f6d9b942391fc15090d23256e5">CAP</a>&#160;&#160;&#160;(0x0100u)       /* Capture mode: 1 /Compare mode : 0 */</td></tr>
<tr class="separator:a3aa216f6d9b942391fc15090d23256e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add8c598d5197e4a93d162b92886a4ebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#add8c598d5197e4a93d162b92886a4ebb">CCIE</a>&#160;&#160;&#160;(0x0010u)       /* Capture/compare interrupt enable */</td></tr>
<tr class="separator:add8c598d5197e4a93d162b92886a4ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55f8164d2f3c7c021c080c7733dd5b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a55f8164d2f3c7c021c080c7733dd5b2c">CCIFG</a>&#160;&#160;&#160;(0x0001u)       /* Capture/compare interrupt flag */</td></tr>
<tr class="separator:a55f8164d2f3c7c021c080c7733dd5b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ba6a151f54a33e229f22f57bba8c7f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9ba6a151f54a33e229f22f57bba8c7f2">CCIS_0</a>&#160;&#160;&#160;(0*0x1000u)</td></tr>
<tr class="separator:a9ba6a151f54a33e229f22f57bba8c7f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaab9ff42b856835386744831ae42aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acaab9ff42b856835386744831ae42aa7">CCIS_1</a>&#160;&#160;&#160;(1*0x1000u)</td></tr>
<tr class="separator:acaab9ff42b856835386744831ae42aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26c18e08c3435e4213ff28a7ec1f3f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a26c18e08c3435e4213ff28a7ec1f3f23">CCIS_2</a>&#160;&#160;&#160;(2*0x1000u)</td></tr>
<tr class="separator:a26c18e08c3435e4213ff28a7ec1f3f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf7be74196631e38799cdff9b8699115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adf7be74196631e38799cdff9b8699115">CCIS_3</a>&#160;&#160;&#160;(3*0x1000u)</td></tr>
<tr class="separator:adf7be74196631e38799cdff9b8699115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ac4996357d9a077b9dd574bf68ce81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae4ac4996357d9a077b9dd574bf68ce81">CM_0</a>&#160;&#160;&#160;(0*0x4000u)    /* Capture mode: 0 - disabled */</td></tr>
<tr class="separator:ae4ac4996357d9a077b9dd574bf68ce81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b9b380895c28ba129dcb85d222f13c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a87b9b380895c28ba129dcb85d222f13c">CM_1</a>&#160;&#160;&#160;(1*0x4000u)    /* Capture mode: 1 - pos. edge */</td></tr>
<tr class="separator:a87b9b380895c28ba129dcb85d222f13c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b1b82d027be49a47ecead06bf6e8750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2b1b82d027be49a47ecead06bf6e8750">CM_2</a>&#160;&#160;&#160;(2*0x4000u)    /* Capture mode: 1 - neg. edge */</td></tr>
<tr class="separator:a2b1b82d027be49a47ecead06bf6e8750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a1110659312c37b3e6ed09d8b6d83f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4a1110659312c37b3e6ed09d8b6d83f6">CM_3</a>&#160;&#160;&#160;(3*0x4000u)    /* Capture mode: 1 - both edges */</td></tr>
<tr class="separator:a4a1110659312c37b3e6ed09d8b6d83f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec78e7a9e90a406a56f859ee456e8eae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aec78e7a9e90a406a56f859ee456e8eae">OUT</a>&#160;&#160;&#160;(0x0004u)       /* PWM Output signal if output mode 0 */</td></tr>
<tr class="separator:aec78e7a9e90a406a56f859ee456e8eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6b5a1275a8a4f3b423735be13cfd088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6b5a1275a8a4f3b423735be13cfd088">OUTMOD_0</a>&#160;&#160;&#160;(0*0x20u)      /* PWM output mode: 0 - output only */</td></tr>
<tr class="separator:ab6b5a1275a8a4f3b423735be13cfd088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2569da73cf82b4b56598b4aaaaa7b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2569da73cf82b4b56598b4aaaaa7b65">OUTMOD_1</a>&#160;&#160;&#160;(1*0x20u)      /* PWM output mode: 1 - set */</td></tr>
<tr class="separator:ad2569da73cf82b4b56598b4aaaaa7b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0826d934613ae687a76908aef84a1e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0826d934613ae687a76908aef84a1e07">OUTMOD_2</a>&#160;&#160;&#160;(2*0x20u)      /* PWM output mode: 2 - PWM toggle/reset */</td></tr>
<tr class="separator:a0826d934613ae687a76908aef84a1e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa16e48c1b1804f8dc5a2696d4185549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa16e48c1b1804f8dc5a2696d4185549">OUTMOD_3</a>&#160;&#160;&#160;(3*0x20u)      /* PWM output mode: 3 - PWM set/reset */</td></tr>
<tr class="separator:aaa16e48c1b1804f8dc5a2696d4185549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7571c82b1e1603ad944f6ea1c8ef1c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7571c82b1e1603ad944f6ea1c8ef1c51">OUTMOD_4</a>&#160;&#160;&#160;(4*0x20u)      /* PWM output mode: 4 - toggle */</td></tr>
<tr class="separator:a7571c82b1e1603ad944f6ea1c8ef1c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64a3dd5ad57a9cb6b6ea631c74d77c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af64a3dd5ad57a9cb6b6ea631c74d77c3">OUTMOD_5</a>&#160;&#160;&#160;(5*0x20u)      /* PWM output mode: 5 - Reset */</td></tr>
<tr class="separator:af64a3dd5ad57a9cb6b6ea631c74d77c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1452bc24eed82a51a5d2c08563454d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad1452bc24eed82a51a5d2c08563454d5">OUTMOD_6</a>&#160;&#160;&#160;(6*0x20u)      /* PWM output mode: 6 - PWM toggle/set */</td></tr>
<tr class="separator:ad1452bc24eed82a51a5d2c08563454d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04e3415b67621a5ec3077e821a4767c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a04e3415b67621a5ec3077e821a4767c4">OUTMOD_7</a>&#160;&#160;&#160;(7*0x20u)      /* PWM output mode: 7 - PWM reset/set */</td></tr>
<tr class="separator:a04e3415b67621a5ec3077e821a4767c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88c8d8afb2796d7b1864df203e7fb5d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a88c8d8afb2796d7b1864df203e7fb5d3">SCCI</a>&#160;&#160;&#160;(0x0400u)       /* Latched capture signal (read) */</td></tr>
<tr class="separator:a88c8d8afb2796d7b1864df203e7fb5d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d06a9e6a8f5abc296f987d4552894c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a57d06a9e6a8f5abc296f987d4552894c">SCS</a>&#160;&#160;&#160;(0x0800u)       /* Capture sychronize */</td></tr>
<tr class="separator:a57d06a9e6a8f5abc296f987d4552894c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb6b7d45cb8d55b36621b55eb3ef5d02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb6b7d45cb8d55b36621b55eb3ef5d02">CCI</a>&#160;&#160;&#160;(0x0008u)       /* Capture input signal (read) */</td></tr>
<tr class="separator:afb6b7d45cb8d55b36621b55eb3ef5d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc6c90c44f1d1ba635a0a99cfb1ccbb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abc6c90c44f1d1ba635a0a99cfb1ccbb5">ID__1</a>&#160;&#160;&#160;(0*0x40u)      /* Timer D input divider: 0 - /1 */</td></tr>
<tr class="separator:abc6c90c44f1d1ba635a0a99cfb1ccbb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a458481f046f7f88323874b1bb416f40c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a458481f046f7f88323874b1bb416f40c">ID__2</a>&#160;&#160;&#160;(1*0x40u)      /* Timer D input divider: 1 - /2 */</td></tr>
<tr class="separator:a458481f046f7f88323874b1bb416f40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86bdf84d42f0606ad81106f74c2078e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a86bdf84d42f0606ad81106f74c2078e2">ID__4</a>&#160;&#160;&#160;(2*0x40u)      /* Timer D input divider: 2 - /4 */</td></tr>
<tr class="separator:a86bdf84d42f0606ad81106f74c2078e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77b0534fd6be1c88d078e585c249fde0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a77b0534fd6be1c88d078e585c249fde0">ID__8</a>&#160;&#160;&#160;(3*0x40u)      /* Timer D input divider: 3 - /8 */</td></tr>
<tr class="separator:a77b0534fd6be1c88d078e585c249fde0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af427c62226a83d08842f752d7a478394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af427c62226a83d08842f752d7a478394">ID_0</a>&#160;&#160;&#160;(0*0x40u)      /* Timer D input divider: 0 - /1 */</td></tr>
<tr class="separator:af427c62226a83d08842f752d7a478394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a340ae0fcd839f336e6174c275bfca131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a340ae0fcd839f336e6174c275bfca131">ID_1</a>&#160;&#160;&#160;(1*0x40u)      /* Timer D input divider: 1 - /2 */</td></tr>
<tr class="separator:a340ae0fcd839f336e6174c275bfca131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9299cab2bdde6c3c3bb272b0cb5530b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9299cab2bdde6c3c3bb272b0cb5530b5">ID_2</a>&#160;&#160;&#160;(2*0x40u)      /* Timer D input divider: 2 - /4 */</td></tr>
<tr class="separator:a9299cab2bdde6c3c3bb272b0cb5530b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a598923d302dfb7410d59cd349a022c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a598923d302dfb7410d59cd349a022c16">ID_3</a>&#160;&#160;&#160;(3*0x40u)      /* Timer D input divider: 3 - /8 */</td></tr>
<tr class="separator:a598923d302dfb7410d59cd349a022c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb6a707ab5cc45a93a96ac10dea7e7b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb6a707ab5cc45a93a96ac10dea7e7b4">OFS_TEC0XCTL0</a>&#160;&#160;&#160;(0x0000u)  /* Timer Event Control 0 External Control 0 */</td></tr>
<tr class="separator:afb6a707ab5cc45a93a96ac10dea7e7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe0ca3d725f97db49a03a70c00eca76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afe0ca3d725f97db49a03a70c00eca76c">OFS_TEC0XCTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb6a707ab5cc45a93a96ac10dea7e7b4">OFS_TEC0XCTL0</a></td></tr>
<tr class="separator:afe0ca3d725f97db49a03a70c00eca76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a179fa9e677c2bafcb178f21d57664bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a179fa9e677c2bafcb178f21d57664bbe">OFS_TEC0XCTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb6a707ab5cc45a93a96ac10dea7e7b4">OFS_TEC0XCTL0</a>+1</td></tr>
<tr class="separator:a179fa9e677c2bafcb178f21d57664bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea12f710a09319f1aa95667f5b25e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adea12f710a09319f1aa95667f5b25e16">OFS_TEC0XCTL1</a>&#160;&#160;&#160;(0x0002u)  /* Timer Event Control 0 External Control 1 */</td></tr>
<tr class="separator:adea12f710a09319f1aa95667f5b25e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaef3cbf0facbfb03155680c46023ce21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaef3cbf0facbfb03155680c46023ce21">OFS_TEC0XCTL1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adea12f710a09319f1aa95667f5b25e16">OFS_TEC0XCTL1</a></td></tr>
<tr class="separator:aaef3cbf0facbfb03155680c46023ce21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb62519c275ae8890bff1e4bd140420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8eb62519c275ae8890bff1e4bd140420">OFS_TEC0XCTL1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adea12f710a09319f1aa95667f5b25e16">OFS_TEC0XCTL1</a>+1</td></tr>
<tr class="separator:a8eb62519c275ae8890bff1e4bd140420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfc6ff50808c63979a6a0dac5fca2386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfc6ff50808c63979a6a0dac5fca2386">OFS_TEC0XCTL2</a>&#160;&#160;&#160;(0x0004u)  /* Timer Event Control 0 External Control 2 */</td></tr>
<tr class="separator:acfc6ff50808c63979a6a0dac5fca2386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89eb9ef82da5a42b359a397027a76690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a89eb9ef82da5a42b359a397027a76690">OFS_TEC0XCTL2_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfc6ff50808c63979a6a0dac5fca2386">OFS_TEC0XCTL2</a></td></tr>
<tr class="separator:a89eb9ef82da5a42b359a397027a76690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3be4c92a45c39e7da9af178bfe3ce12a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3be4c92a45c39e7da9af178bfe3ce12a">OFS_TEC0XCTL2_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfc6ff50808c63979a6a0dac5fca2386">OFS_TEC0XCTL2</a>+1</td></tr>
<tr class="separator:a3be4c92a45c39e7da9af178bfe3ce12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab61acd8abac17bde1b173b42139b53f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab61acd8abac17bde1b173b42139b53f6">OFS_TEC0STA</a>&#160;&#160;&#160;(0x0006u)  /* Timer Event Control 0 Status */</td></tr>
<tr class="separator:ab61acd8abac17bde1b173b42139b53f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab8ed7b831adba4cce231b4f1ce97f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab8ed7b831adba4cce231b4f1ce97f9d">OFS_TEC0STA_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab61acd8abac17bde1b173b42139b53f6">OFS_TEC0STA</a></td></tr>
<tr class="separator:aab8ed7b831adba4cce231b4f1ce97f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c1ade7074cda16a9cede90c3430e29b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8c1ade7074cda16a9cede90c3430e29b">OFS_TEC0STA_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab61acd8abac17bde1b173b42139b53f6">OFS_TEC0STA</a>+1</td></tr>
<tr class="separator:a8c1ade7074cda16a9cede90c3430e29b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64c08c3577d915bc8f80ee01be09b282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a64c08c3577d915bc8f80ee01be09b282">OFS_TEC0XINT</a>&#160;&#160;&#160;(0x0008u)  /* Timer Event Control 0 External Interrupt */</td></tr>
<tr class="separator:a64c08c3577d915bc8f80ee01be09b282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09561874fa6deab39bb28e1f678d36d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a09561874fa6deab39bb28e1f678d36d6">OFS_TEC0XINT_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a64c08c3577d915bc8f80ee01be09b282">OFS_TEC0XINT</a></td></tr>
<tr class="separator:a09561874fa6deab39bb28e1f678d36d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a282906a54ccc16cdf2118372458794a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a282906a54ccc16cdf2118372458794a4">OFS_TEC0XINT_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a64c08c3577d915bc8f80ee01be09b282">OFS_TEC0XINT</a>+1</td></tr>
<tr class="separator:a282906a54ccc16cdf2118372458794a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e745ce3e7f86672476d0dec85fe34f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4e745ce3e7f86672476d0dec85fe34f8">OFS_TEC0IV</a>&#160;&#160;&#160;(0x000Au)  /* Timer Event Control 0 Interrupt Vector */</td></tr>
<tr class="separator:a4e745ce3e7f86672476d0dec85fe34f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e967fa420f8f6c7b199897baee9fd08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e967fa420f8f6c7b199897baee9fd08">OFS_TEC0IV_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4e745ce3e7f86672476d0dec85fe34f8">OFS_TEC0IV</a></td></tr>
<tr class="separator:a6e967fa420f8f6c7b199897baee9fd08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6c9a808c95e2874de052cb4aa7c0896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa6c9a808c95e2874de052cb4aa7c0896">OFS_TEC0IV_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4e745ce3e7f86672476d0dec85fe34f8">OFS_TEC0IV</a>+1</td></tr>
<tr class="separator:aa6c9a808c95e2874de052cb4aa7c0896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26031ac0cf3376b7bda57317c6089e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a26031ac0cf3376b7bda57317c6089e6a">TECXFLTHLD0</a>&#160;&#160;&#160;(0x0001u)  /* TEV Ext. fault signal hold for CE0 */</td></tr>
<tr class="separator:a26031ac0cf3376b7bda57317c6089e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18220c3ac6b90d42fb3ca85de703eb96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18220c3ac6b90d42fb3ca85de703eb96">TECXFLTHLD1</a>&#160;&#160;&#160;(0x0002u)  /* TEV Ext. fault signal hold for CE1 */</td></tr>
<tr class="separator:a18220c3ac6b90d42fb3ca85de703eb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b3c20c489ef68e954fe642546a9490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af8b3c20c489ef68e954fe642546a9490">TECXFLTHLD2</a>&#160;&#160;&#160;(0x0004u)  /* TEV Ext. fault signal hold for CE2 */</td></tr>
<tr class="separator:af8b3c20c489ef68e954fe642546a9490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c8a914d76d8da016d046b1226177152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0c8a914d76d8da016d046b1226177152">TECXFLTHLD3</a>&#160;&#160;&#160;(0x0008u)  /* TEV Ext. fault signal hold for CE3 */</td></tr>
<tr class="separator:a0c8a914d76d8da016d046b1226177152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d31d8c0b3b04db1988d157b0330ec73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d31d8c0b3b04db1988d157b0330ec73">TECXFLTHLD4</a>&#160;&#160;&#160;(0x0010u)  /* TEV Ext. fault signal hold for CE4 */</td></tr>
<tr class="separator:a9d31d8c0b3b04db1988d157b0330ec73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3106e83a380aff9c2a470b712b3c0f46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3106e83a380aff9c2a470b712b3c0f46">TECXFLTHLD5</a>&#160;&#160;&#160;(0x0020u)  /* TEV Ext. fault signal hold for CE5 */</td></tr>
<tr class="separator:a3106e83a380aff9c2a470b712b3c0f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61c2ade8a2a99647bc34ccc517719ceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a61c2ade8a2a99647bc34ccc517719ceb">TECXFLTHLD6</a>&#160;&#160;&#160;(0x0040u)  /* TEV Ext. fault signal hold for CE6 */</td></tr>
<tr class="separator:a61c2ade8a2a99647bc34ccc517719ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaef1030e56ae9ec40bbee58d658f349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adaef1030e56ae9ec40bbee58d658f349">TECXFLTEN0</a>&#160;&#160;&#160;(0x0100u)  /* TEV Ext. fault signal enable for CE0 */</td></tr>
<tr class="separator:adaef1030e56ae9ec40bbee58d658f349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31e4820716f57aef63e728bfdafdac48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a31e4820716f57aef63e728bfdafdac48">TECXFLTEN1</a>&#160;&#160;&#160;(0x0200u)  /* TEV Ext. fault signal enable for CE1 */</td></tr>
<tr class="separator:a31e4820716f57aef63e728bfdafdac48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e10ae571c0a2bc6f9c980b1e5bfca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa3e10ae571c0a2bc6f9c980b1e5bfca5">TECXFLTEN2</a>&#160;&#160;&#160;(0x0400u)  /* TEV Ext. fault signal enable for CE2 */</td></tr>
<tr class="separator:aa3e10ae571c0a2bc6f9c980b1e5bfca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c71d1d43fd47009f935c7e387580935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6c71d1d43fd47009f935c7e387580935">TECXFLTEN3</a>&#160;&#160;&#160;(0x0800u)  /* TEV Ext. fault signal enable for CE3 */</td></tr>
<tr class="separator:a6c71d1d43fd47009f935c7e387580935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfb8a697055d581884eb0944ac3d7e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adfb8a697055d581884eb0944ac3d7e13">TECXFLTEN4</a>&#160;&#160;&#160;(0x1000u)  /* TEV Ext. fault signal enable for CE4 */</td></tr>
<tr class="separator:adfb8a697055d581884eb0944ac3d7e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29924a0e770516b7370dfb925653f7bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29924a0e770516b7370dfb925653f7bc">TECXFLTEN5</a>&#160;&#160;&#160;(0x2000u)  /* TEV Ext. fault signal enable for CE5 */</td></tr>
<tr class="separator:a29924a0e770516b7370dfb925653f7bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4946ec233ca25c7e8df493fbb8f713b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4946ec233ca25c7e8df493fbb8f713b">TECXFLTEN6</a>&#160;&#160;&#160;(0x4000u)  /* TEV Ext. fault signal enable for CE6 */</td></tr>
<tr class="separator:ab4946ec233ca25c7e8df493fbb8f713b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ee673aa39c07bf31151ac2fff06cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71ee673aa39c07bf31151ac2fff06cd8">TECXFLTHLD0_L</a>&#160;&#160;&#160;(0x0001u)  /* TEV Ext. fault signal hold for CE0 */</td></tr>
<tr class="separator:a71ee673aa39c07bf31151ac2fff06cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d7ffaaebcdc3eb17846abf287a2c454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3d7ffaaebcdc3eb17846abf287a2c454">TECXFLTHLD1_L</a>&#160;&#160;&#160;(0x0002u)  /* TEV Ext. fault signal hold for CE1 */</td></tr>
<tr class="separator:a3d7ffaaebcdc3eb17846abf287a2c454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa63c40b03a872daeb9ede4fa1823c268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa63c40b03a872daeb9ede4fa1823c268">TECXFLTHLD2_L</a>&#160;&#160;&#160;(0x0004u)  /* TEV Ext. fault signal hold for CE2 */</td></tr>
<tr class="separator:aa63c40b03a872daeb9ede4fa1823c268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ad1b253a60af1395593eada323425a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ad1b253a60af1395593eada323425a2">TECXFLTHLD3_L</a>&#160;&#160;&#160;(0x0008u)  /* TEV Ext. fault signal hold for CE3 */</td></tr>
<tr class="separator:a6ad1b253a60af1395593eada323425a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a6ae1087636400635c4ee8198e3ba2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9a6ae1087636400635c4ee8198e3ba2d">TECXFLTHLD4_L</a>&#160;&#160;&#160;(0x0010u)  /* TEV Ext. fault signal hold for CE4 */</td></tr>
<tr class="separator:a9a6ae1087636400635c4ee8198e3ba2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b8734bca470a02626e9eb0716821e4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4b8734bca470a02626e9eb0716821e4a">TECXFLTHLD5_L</a>&#160;&#160;&#160;(0x0020u)  /* TEV Ext. fault signal hold for CE5 */</td></tr>
<tr class="separator:a4b8734bca470a02626e9eb0716821e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54dc53dec1aaf21fb0ab260d35ab77c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54dc53dec1aaf21fb0ab260d35ab77c0">TECXFLTHLD6_L</a>&#160;&#160;&#160;(0x0040u)  /* TEV Ext. fault signal hold for CE6 */</td></tr>
<tr class="separator:a54dc53dec1aaf21fb0ab260d35ab77c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2677c8bd7a14313c396faf2e606f3247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2677c8bd7a14313c396faf2e606f3247">TECXFLTEN0_H</a>&#160;&#160;&#160;(0x0001u)  /* TEV Ext. fault signal enable for CE0 */</td></tr>
<tr class="separator:a2677c8bd7a14313c396faf2e606f3247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a326cd8e8d2819a307557c6b28148acc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a326cd8e8d2819a307557c6b28148acc1">TECXFLTEN1_H</a>&#160;&#160;&#160;(0x0002u)  /* TEV Ext. fault signal enable for CE1 */</td></tr>
<tr class="separator:a326cd8e8d2819a307557c6b28148acc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7231d5021607f67ce7e0f255cf8a04d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa7231d5021607f67ce7e0f255cf8a04d">TECXFLTEN2_H</a>&#160;&#160;&#160;(0x0004u)  /* TEV Ext. fault signal enable for CE2 */</td></tr>
<tr class="separator:aa7231d5021607f67ce7e0f255cf8a04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab78e344da63c02b76623ec94ed8592c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab78e344da63c02b76623ec94ed8592c6">TECXFLTEN3_H</a>&#160;&#160;&#160;(0x0008u)  /* TEV Ext. fault signal enable for CE3 */</td></tr>
<tr class="separator:ab78e344da63c02b76623ec94ed8592c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a660eb3a16cd7bdefcabc1fa9692c528f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a660eb3a16cd7bdefcabc1fa9692c528f">TECXFLTEN4_H</a>&#160;&#160;&#160;(0x0010u)  /* TEV Ext. fault signal enable for CE4 */</td></tr>
<tr class="separator:a660eb3a16cd7bdefcabc1fa9692c528f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac91e9ba136c3ffcca93a2e01ad1e99ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac91e9ba136c3ffcca93a2e01ad1e99ae">TECXFLTEN5_H</a>&#160;&#160;&#160;(0x0020u)  /* TEV Ext. fault signal enable for CE5 */</td></tr>
<tr class="separator:ac91e9ba136c3ffcca93a2e01ad1e99ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17dbd0ee1bca6a399978cf0924cc8656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a17dbd0ee1bca6a399978cf0924cc8656">TECXFLTEN6_H</a>&#160;&#160;&#160;(0x0040u)  /* TEV Ext. fault signal enable for CE6 */</td></tr>
<tr class="separator:a17dbd0ee1bca6a399978cf0924cc8656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1db0c7e092e87cd938dcb1c6d52f1db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1db0c7e092e87cd938dcb1c6d52f1db4">TECXFLTPOL0</a>&#160;&#160;&#160;(0x0001u)  /* TEV Polarity Bit of ext. fault 0 */</td></tr>
<tr class="separator:a1db0c7e092e87cd938dcb1c6d52f1db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1ac0153e1183af32e39716ff5aaae90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab1ac0153e1183af32e39716ff5aaae90">TECXFLTPOL1</a>&#160;&#160;&#160;(0x0002u)  /* TEV Polarity Bit of ext. fault 1 */</td></tr>
<tr class="separator:ab1ac0153e1183af32e39716ff5aaae90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf94dc75a553d78d30c9406c3bc7ed3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adf94dc75a553d78d30c9406c3bc7ed3e">TECXFLTPOL2</a>&#160;&#160;&#160;(0x0004u)  /* TEV Polarity Bit of ext. fault 2 */</td></tr>
<tr class="separator:adf94dc75a553d78d30c9406c3bc7ed3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af83df31df8613484d1cfb2d70948b060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af83df31df8613484d1cfb2d70948b060">TECXFLTPOL3</a>&#160;&#160;&#160;(0x0008u)  /* TEV Polarity Bit of ext. fault 3 */</td></tr>
<tr class="separator:af83df31df8613484d1cfb2d70948b060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30db6049c77bda247216171888a86e99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a30db6049c77bda247216171888a86e99">TECXFLTPOL4</a>&#160;&#160;&#160;(0x0010u)  /* TEV Polarity Bit of ext. fault 4 */</td></tr>
<tr class="separator:a30db6049c77bda247216171888a86e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a453e5a96d3e1cc6d801c1fdb67aae55a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a453e5a96d3e1cc6d801c1fdb67aae55a">TECXFLTPOL5</a>&#160;&#160;&#160;(0x0020u)  /* TEV Polarity Bit of ext. fault 5 */</td></tr>
<tr class="separator:a453e5a96d3e1cc6d801c1fdb67aae55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b98f38717e6731683c92e9cb8cfcc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8b98f38717e6731683c92e9cb8cfcc48">TECXFLTPOL6</a>&#160;&#160;&#160;(0x0040u)  /* TEV Polarity Bit of ext. fault 6 */</td></tr>
<tr class="separator:a8b98f38717e6731683c92e9cb8cfcc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5820aa942b49c9a9ff0e44900154b46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae5820aa942b49c9a9ff0e44900154b46">TECXFLTLVS0</a>&#160;&#160;&#160;(0x0100u)  /* TEV Signal Type of Ext. fault 0 */</td></tr>
<tr class="separator:ae5820aa942b49c9a9ff0e44900154b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad02cccf3126d02e6e80722d57f6ca2a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad02cccf3126d02e6e80722d57f6ca2a0">TECXFLTLVS1</a>&#160;&#160;&#160;(0x0200u)  /* TEV Signal Type of Ext. fault 1 */</td></tr>
<tr class="separator:ad02cccf3126d02e6e80722d57f6ca2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed074c1649d28aab692683c3e96d22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1ed074c1649d28aab692683c3e96d22f">TECXFLTLVS2</a>&#160;&#160;&#160;(0x0400u)  /* TEV Signal Type of Ext. fault 2 */</td></tr>
<tr class="separator:a1ed074c1649d28aab692683c3e96d22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb9c879b3c532cbb4904ecd421b3238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5eb9c879b3c532cbb4904ecd421b3238">TECXFLTLVS3</a>&#160;&#160;&#160;(0x0800u)  /* TEV Signal Type of Ext. fault 3 */</td></tr>
<tr class="separator:a5eb9c879b3c532cbb4904ecd421b3238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab89b039f1f5b05d7c1c5fd0e05c5577a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab89b039f1f5b05d7c1c5fd0e05c5577a">TECXFLTLVS4</a>&#160;&#160;&#160;(0x1000u)  /* TEV Signal Type of Ext. fault 4 */</td></tr>
<tr class="separator:ab89b039f1f5b05d7c1c5fd0e05c5577a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cbaa678d983150227a80de03f824127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3cbaa678d983150227a80de03f824127">TECXFLTLVS5</a>&#160;&#160;&#160;(0x2000u)  /* TEV Signal Type of Ext. fault 5 */</td></tr>
<tr class="separator:a3cbaa678d983150227a80de03f824127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a07d31995c8e8b08981565102fe493b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a07d31995c8e8b08981565102fe493b">TECXFLTLVS6</a>&#160;&#160;&#160;(0x4000u)  /* TEV Signal Type of Ext. fault 6 */</td></tr>
<tr class="separator:a5a07d31995c8e8b08981565102fe493b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c27613d263ab0d52f8a278a8ed82cd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6c27613d263ab0d52f8a278a8ed82cd4">TECXFLTPOL0_L</a>&#160;&#160;&#160;(0x0001u)  /* TEV Polarity Bit of ext. fault 0 */</td></tr>
<tr class="separator:a6c27613d263ab0d52f8a278a8ed82cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31c71dd01aded4c2cb9da8b1490f8a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a31c71dd01aded4c2cb9da8b1490f8a70">TECXFLTPOL1_L</a>&#160;&#160;&#160;(0x0002u)  /* TEV Polarity Bit of ext. fault 1 */</td></tr>
<tr class="separator:a31c71dd01aded4c2cb9da8b1490f8a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f431d62cb2c0d116894e30f980e1d8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5f431d62cb2c0d116894e30f980e1d8c">TECXFLTPOL2_L</a>&#160;&#160;&#160;(0x0004u)  /* TEV Polarity Bit of ext. fault 2 */</td></tr>
<tr class="separator:a5f431d62cb2c0d116894e30f980e1d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9aef7cf4da7ddb865bf65311499d1bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac9aef7cf4da7ddb865bf65311499d1bc">TECXFLTPOL3_L</a>&#160;&#160;&#160;(0x0008u)  /* TEV Polarity Bit of ext. fault 3 */</td></tr>
<tr class="separator:ac9aef7cf4da7ddb865bf65311499d1bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a567d8c1993691d65987260101f69d474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a567d8c1993691d65987260101f69d474">TECXFLTPOL4_L</a>&#160;&#160;&#160;(0x0010u)  /* TEV Polarity Bit of ext. fault 4 */</td></tr>
<tr class="separator:a567d8c1993691d65987260101f69d474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb48e6754d364510f902f4483e2f78d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afbb48e6754d364510f902f4483e2f78d">TECXFLTPOL5_L</a>&#160;&#160;&#160;(0x0020u)  /* TEV Polarity Bit of ext. fault 5 */</td></tr>
<tr class="separator:afbb48e6754d364510f902f4483e2f78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fb882736caacb87911d485c9d46aa84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2fb882736caacb87911d485c9d46aa84">TECXFLTPOL6_L</a>&#160;&#160;&#160;(0x0040u)  /* TEV Polarity Bit of ext. fault 6 */</td></tr>
<tr class="separator:a2fb882736caacb87911d485c9d46aa84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c81142a91468abb5d46e377dca47fe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9c81142a91468abb5d46e377dca47fe3">TECXFLTLVS0_H</a>&#160;&#160;&#160;(0x0001u)  /* TEV Signal Type of Ext. fault 0 */</td></tr>
<tr class="separator:a9c81142a91468abb5d46e377dca47fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bceecbd7c12b3df7e5263c5c3d3dd07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7bceecbd7c12b3df7e5263c5c3d3dd07">TECXFLTLVS1_H</a>&#160;&#160;&#160;(0x0002u)  /* TEV Signal Type of Ext. fault 1 */</td></tr>
<tr class="separator:a7bceecbd7c12b3df7e5263c5c3d3dd07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb427b8519baa0b1f88d1b2e64544939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb427b8519baa0b1f88d1b2e64544939">TECXFLTLVS2_H</a>&#160;&#160;&#160;(0x0004u)  /* TEV Signal Type of Ext. fault 2 */</td></tr>
<tr class="separator:afb427b8519baa0b1f88d1b2e64544939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa25558d3c48e5ee94645d159b934eed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa25558d3c48e5ee94645d159b934eed0">TECXFLTLVS3_H</a>&#160;&#160;&#160;(0x0008u)  /* TEV Signal Type of Ext. fault 3 */</td></tr>
<tr class="separator:aa25558d3c48e5ee94645d159b934eed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65b9cec02a4fc90e28eb8d1f8959a0d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a65b9cec02a4fc90e28eb8d1f8959a0d0">TECXFLTLVS4_H</a>&#160;&#160;&#160;(0x0010u)  /* TEV Signal Type of Ext. fault 4 */</td></tr>
<tr class="separator:a65b9cec02a4fc90e28eb8d1f8959a0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8391a524599b0337f996bb9f48f0652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa8391a524599b0337f996bb9f48f0652">TECXFLTLVS5_H</a>&#160;&#160;&#160;(0x0020u)  /* TEV Signal Type of Ext. fault 5 */</td></tr>
<tr class="separator:aa8391a524599b0337f996bb9f48f0652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af74ad535a24d5097708b4b649f5e127e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af74ad535a24d5097708b4b649f5e127e">TECXFLTLVS6_H</a>&#160;&#160;&#160;(0x0040u)  /* TEV Signal Type of Ext. fault 6 */</td></tr>
<tr class="separator:af74ad535a24d5097708b4b649f5e127e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaed08dc1618044e74ef152c0b4321be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaed08dc1618044e74ef152c0b4321be7">TECCLKSEL0</a>&#160;&#160;&#160;(0x0001u)  /* TEV Aux. Clock Select Bit: 0 */</td></tr>
<tr class="separator:aaed08dc1618044e74ef152c0b4321be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af99da8e5fb786c5816c5572298cb4f9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af99da8e5fb786c5816c5572298cb4f9e">TECCLKSEL1</a>&#160;&#160;&#160;(0x0002u)  /* TEV Aux. Clock Select Bit: 1 */</td></tr>
<tr class="separator:af99da8e5fb786c5816c5572298cb4f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1cf8106cee4cb140fb67695b414eaa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa1cf8106cee4cb140fb67695b414eaa1">TECAXCLREN</a>&#160;&#160;&#160;(0x0004u)  /* TEV Auxilary clear signal control */</td></tr>
<tr class="separator:aa1cf8106cee4cb140fb67695b414eaa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae005b2da1da5cb6b81ac952e0d1da1d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae005b2da1da5cb6b81ac952e0d1da1d4">TECEXCLREN</a>&#160;&#160;&#160;(0x0008u)  /* TEV Ext. clear signal control */</td></tr>
<tr class="separator:ae005b2da1da5cb6b81ac952e0d1da1d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0a3b5a885d8dbcb4d94dcd82a0e2c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af0a3b5a885d8dbcb4d94dcd82a0e2c26">TECEXCLRHLD</a>&#160;&#160;&#160;(0x0010u)  /* TEV External clear signal hold bit */</td></tr>
<tr class="separator:af0a3b5a885d8dbcb4d94dcd82a0e2c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeee5d02aba1f5a20e05a03dd38b6805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adeee5d02aba1f5a20e05a03dd38b6805">TECEXCLRPOL</a>&#160;&#160;&#160;(0x0020u)  /* TEV Polarity Bit of ext. clear */</td></tr>
<tr class="separator:adeee5d02aba1f5a20e05a03dd38b6805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25b9324a8642979a9ce326cf75c3198c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a25b9324a8642979a9ce326cf75c3198c">TECEXCLRLVS</a>&#160;&#160;&#160;(0x0040u)  /* TEV Signal Type of Ext. clear */</td></tr>
<tr class="separator:a25b9324a8642979a9ce326cf75c3198c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e7a147a50a20f3217d9080aa27f8a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e7a147a50a20f3217d9080aa27f8a09">TECCLKSEL0_L</a>&#160;&#160;&#160;(0x0001u)  /* TEV Aux. Clock Select Bit: 0 */</td></tr>
<tr class="separator:a3e7a147a50a20f3217d9080aa27f8a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1add748a4df9749cc4a91841fac97491"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1add748a4df9749cc4a91841fac97491">TECCLKSEL1_L</a>&#160;&#160;&#160;(0x0002u)  /* TEV Aux. Clock Select Bit: 1 */</td></tr>
<tr class="separator:a1add748a4df9749cc4a91841fac97491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d345784e36015c5b5af13c1934266a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d345784e36015c5b5af13c1934266a0">TECAXCLREN_L</a>&#160;&#160;&#160;(0x0004u)  /* TEV Auxilary clear signal control */</td></tr>
<tr class="separator:a9d345784e36015c5b5af13c1934266a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03b6b3f47c2c1eca84fe1b9810b7718d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a03b6b3f47c2c1eca84fe1b9810b7718d">TECEXCLREN_L</a>&#160;&#160;&#160;(0x0008u)  /* TEV Ext. clear signal control */</td></tr>
<tr class="separator:a03b6b3f47c2c1eca84fe1b9810b7718d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca9cdd520fa6543b670c90187bd5750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adca9cdd520fa6543b670c90187bd5750">TECEXCLRHLD_L</a>&#160;&#160;&#160;(0x0010u)  /* TEV External clear signal hold bit */</td></tr>
<tr class="separator:adca9cdd520fa6543b670c90187bd5750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09838b25afba76337bc05d68021338b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a09838b25afba76337bc05d68021338b8">TECEXCLRPOL_L</a>&#160;&#160;&#160;(0x0020u)  /* TEV Polarity Bit of ext. clear */</td></tr>
<tr class="separator:a09838b25afba76337bc05d68021338b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0154e3dd2e874d750ca423e066e46b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0154e3dd2e874d750ca423e066e46b1e">TECEXCLRLVS_L</a>&#160;&#160;&#160;(0x0040u)  /* TEV Signal Type of Ext. clear */</td></tr>
<tr class="separator:a0154e3dd2e874d750ca423e066e46b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8329374208421a1fd7e661ca852959c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8329374208421a1fd7e661ca852959c5">TECCLKSEL_0</a>&#160;&#160;&#160;(0x0000u)  /* TEV Aux. Clock Select: CLK0 */</td></tr>
<tr class="separator:a8329374208421a1fd7e661ca852959c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a998513808b09c4def554ba6ba51825cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a998513808b09c4def554ba6ba51825cc">TECCLKSEL_1</a>&#160;&#160;&#160;(0x0001u)  /* TEV Aux. Clock Select: CLK1 */</td></tr>
<tr class="separator:a998513808b09c4def554ba6ba51825cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9014e3a0b20c0d2834d67b07523940a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af9014e3a0b20c0d2834d67b07523940a">TECCLKSEL_2</a>&#160;&#160;&#160;(0x0002u)  /* TEV Aux. Clock Select: CLK2 */</td></tr>
<tr class="separator:af9014e3a0b20c0d2834d67b07523940a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af779a57a3d3ea4358d12d4aa7e9e3fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af779a57a3d3ea4358d12d4aa7e9e3fab">TECCLKSEL_3</a>&#160;&#160;&#160;(0x0003u)  /* TEV Aux. Clock Select: CLK3 */</td></tr>
<tr class="separator:af779a57a3d3ea4358d12d4aa7e9e3fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3f318a74db045556f7935d0e710f7f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3f318a74db045556f7935d0e710f7f5">TECXFLT0STA</a>&#160;&#160;&#160;(0x0001u)  /* TEV External fault status flag for CE0 */</td></tr>
<tr class="separator:ac3f318a74db045556f7935d0e710f7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae17578193ebbebca6378371a84282a9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae17578193ebbebca6378371a84282a9a">TECXFLT1STA</a>&#160;&#160;&#160;(0x0002u)  /* TEV External fault status flag for CE1 */</td></tr>
<tr class="separator:ae17578193ebbebca6378371a84282a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59050fe344cb81f0bcfdace46253f14a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a59050fe344cb81f0bcfdace46253f14a">TECXFLT2STA</a>&#160;&#160;&#160;(0x0004u)  /* TEV External fault status flag for CE2 */</td></tr>
<tr class="separator:a59050fe344cb81f0bcfdace46253f14a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e413c6e04b4326ffffa9ffabfab6de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e413c6e04b4326ffffa9ffabfab6de7">TECXFLT3STA</a>&#160;&#160;&#160;(0x0008u)  /* TEV External fault status flag for CE3 */</td></tr>
<tr class="separator:a1e413c6e04b4326ffffa9ffabfab6de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a022aea15aefa08c86c78b3aaa7bafd6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a022aea15aefa08c86c78b3aaa7bafd6b">TECXFLT4STA</a>&#160;&#160;&#160;(0x0010u)  /* TEV External fault status flag for CE4 */</td></tr>
<tr class="separator:a022aea15aefa08c86c78b3aaa7bafd6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86cd073e281d8102f78390f5c046a28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a86cd073e281d8102f78390f5c046a28f">TECXFLT5STA</a>&#160;&#160;&#160;(0x0020u)  /* TEV External fault status flag for CE5 */</td></tr>
<tr class="separator:a86cd073e281d8102f78390f5c046a28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0c646b9bfed3961d905181632162875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0c646b9bfed3961d905181632162875">TECXFLT6STA</a>&#160;&#160;&#160;(0x0040u)  /* TEV External fault status flag for CE6 */</td></tr>
<tr class="separator:aa0c646b9bfed3961d905181632162875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f55b9f6aa9fee891da1ea7848b4c80d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0f55b9f6aa9fee891da1ea7848b4c80d">TECXCLRSTA</a>&#160;&#160;&#160;(0x0100u)  /* TEC External clear status flag */</td></tr>
<tr class="separator:a0f55b9f6aa9fee891da1ea7848b4c80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefc20e325db85c4d91b75e6e7b26cee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aefc20e325db85c4d91b75e6e7b26cee6">TECXFLT0STA_L</a>&#160;&#160;&#160;(0x0001u)  /* TEV External fault status flag for CE0 */</td></tr>
<tr class="separator:aefc20e325db85c4d91b75e6e7b26cee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8c9b03dbd46a7840e892e1fca7e653b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad8c9b03dbd46a7840e892e1fca7e653b">TECXFLT1STA_L</a>&#160;&#160;&#160;(0x0002u)  /* TEV External fault status flag for CE1 */</td></tr>
<tr class="separator:ad8c9b03dbd46a7840e892e1fca7e653b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a782ddfb6c3789432a57f8afa976cace0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a782ddfb6c3789432a57f8afa976cace0">TECXFLT2STA_L</a>&#160;&#160;&#160;(0x0004u)  /* TEV External fault status flag for CE2 */</td></tr>
<tr class="separator:a782ddfb6c3789432a57f8afa976cace0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab2eb62d837d9e2792ac3f104bd1fa2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab2eb62d837d9e2792ac3f104bd1fa2f">TECXFLT3STA_L</a>&#160;&#160;&#160;(0x0008u)  /* TEV External fault status flag for CE3 */</td></tr>
<tr class="separator:aab2eb62d837d9e2792ac3f104bd1fa2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae298ba61c6b2394aac9c0b76166c87c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae298ba61c6b2394aac9c0b76166c87c5">TECXFLT4STA_L</a>&#160;&#160;&#160;(0x0010u)  /* TEV External fault status flag for CE4 */</td></tr>
<tr class="separator:ae298ba61c6b2394aac9c0b76166c87c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a666b5ea0716fa7c9394c78ee45dc73a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a666b5ea0716fa7c9394c78ee45dc73a5">TECXFLT5STA_L</a>&#160;&#160;&#160;(0x0020u)  /* TEV External fault status flag for CE5 */</td></tr>
<tr class="separator:a666b5ea0716fa7c9394c78ee45dc73a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6afe00bdf1a57b0a3ddea133bd6592f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6afe00bdf1a57b0a3ddea133bd6592f5">TECXFLT6STA_L</a>&#160;&#160;&#160;(0x0040u)  /* TEV External fault status flag for CE6 */</td></tr>
<tr class="separator:a6afe00bdf1a57b0a3ddea133bd6592f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c87d32559620e407d9c2cc263bd6cbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9c87d32559620e407d9c2cc263bd6cbd">TECXCLRSTA_H</a>&#160;&#160;&#160;(0x0001u)  /* TEC External clear status flag */</td></tr>
<tr class="separator:a9c87d32559620e407d9c2cc263bd6cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a33747e893242b74448c6c591264c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6a33747e893242b74448c6c591264c5a">TECAXCLRIFG</a>&#160;&#160;&#160;(0x0001u)   /* TEC Aux. Clear Interrupt Flag */</td></tr>
<tr class="separator:a6a33747e893242b74448c6c591264c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe065d8b52a58210eb20a9c63e962f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0fe065d8b52a58210eb20a9c63e962f2">TECEXCLRIFG</a>&#160;&#160;&#160;(0x0002u)   /* TEC External Clear Interrupt Flag */</td></tr>
<tr class="separator:a0fe065d8b52a58210eb20a9c63e962f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40405bcb958dd985bd42b19726af3a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40405bcb958dd985bd42b19726af3a61">TECXFLTIFG</a>&#160;&#160;&#160;(0x0004u)   /* TEC External Fault Interrupt Flag */</td></tr>
<tr class="separator:a40405bcb958dd985bd42b19726af3a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b8a6ecb231511fba10f639317d220a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a31b8a6ecb231511fba10f639317d220a">TECAXCLRIE</a>&#160;&#160;&#160;(0x0100u)   /* TEC Aux. Clear Interrupt Enable */</td></tr>
<tr class="separator:a31b8a6ecb231511fba10f639317d220a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a451b18b6693bb2b7b6077a18ae3226c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a451b18b6693bb2b7b6077a18ae3226c5">TECEXCLRIE</a>&#160;&#160;&#160;(0x0200u)   /* TEC External Clear Interrupt Enable */</td></tr>
<tr class="separator:a451b18b6693bb2b7b6077a18ae3226c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a469aed70e1c396eaadb8cb179f03a217"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a469aed70e1c396eaadb8cb179f03a217">TECXFLTIE</a>&#160;&#160;&#160;(0x0400u)   /* TEC External Fault Interrupt Enable */</td></tr>
<tr class="separator:a469aed70e1c396eaadb8cb179f03a217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27aebb4634cf0cb2134b4940665c8ea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a27aebb4634cf0cb2134b4940665c8ea5">TECAXCLRIFG_L</a>&#160;&#160;&#160;(0x0001u)   /* TEC Aux. Clear Interrupt Flag */</td></tr>
<tr class="separator:a27aebb4634cf0cb2134b4940665c8ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe26e69c29076080b25ef1bf293004a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aefe26e69c29076080b25ef1bf293004a">TECEXCLRIFG_L</a>&#160;&#160;&#160;(0x0002u)   /* TEC External Clear Interrupt Flag */</td></tr>
<tr class="separator:aefe26e69c29076080b25ef1bf293004a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af964982968905633af649c3b7dd5c0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af964982968905633af649c3b7dd5c0af">TECXFLTIFG_L</a>&#160;&#160;&#160;(0x0004u)   /* TEC External Fault Interrupt Flag */</td></tr>
<tr class="separator:af964982968905633af649c3b7dd5c0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb454572da2265bf987e3115463f929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabb454572da2265bf987e3115463f929">TECAXCLRIE_H</a>&#160;&#160;&#160;(0x0001u)   /* TEC Aux. Clear Interrupt Enable */</td></tr>
<tr class="separator:aabb454572da2265bf987e3115463f929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79595cdaff6f636f5c2b59a52a998f9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a79595cdaff6f636f5c2b59a52a998f9b">TECEXCLRIE_H</a>&#160;&#160;&#160;(0x0002u)   /* TEC External Clear Interrupt Enable */</td></tr>
<tr class="separator:a79595cdaff6f636f5c2b59a52a998f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3319db7d62af7e50d509e83e046b23f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3319db7d62af7e50d509e83e046b23f0">TECXFLTIE_H</a>&#160;&#160;&#160;(0x0004u)   /* TEC External Fault Interrupt Enable */</td></tr>
<tr class="separator:a3319db7d62af7e50d509e83e046b23f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecce3f419b3092cc6ee63ab48216f3ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aecce3f419b3092cc6ee63ab48216f3ff">TEC0IV_NONE</a>&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td></tr>
<tr class="separator:aecce3f419b3092cc6ee63ab48216f3ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca5f65f46cf88c7469f19b87d66b47d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aca5f65f46cf88c7469f19b87d66b47d9">TEC0IV_TECXFLTIFG</a>&#160;&#160;&#160;(0x0002u)    /* TEC0XFLTIFG */</td></tr>
<tr class="separator:aca5f65f46cf88c7469f19b87d66b47d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac01704c748874e546f9bd68473beeac9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac01704c748874e546f9bd68473beeac9">TEC0IV_TECEXCLRIFG</a>&#160;&#160;&#160;(0x0004u)    /* TEC0EXCLRIFG */</td></tr>
<tr class="separator:ac01704c748874e546f9bd68473beeac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a156903fcf61232ebe1eaaf16838fb284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a156903fcf61232ebe1eaaf16838fb284">TEC0IV_TECAXCLRIFG</a>&#160;&#160;&#160;(0x0006u)    /* TEC0AXCLRIFG */</td></tr>
<tr class="separator:a156903fcf61232ebe1eaaf16838fb284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afec7d70bc491ce5917cf066e3ffa0517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afec7d70bc491ce5917cf066e3ffa0517">OFS_UCSCTL0</a>&#160;&#160;&#160;(0x0000u)  /* UCS Control Register 0 */</td></tr>
<tr class="separator:afec7d70bc491ce5917cf066e3ffa0517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49bfabd4368bd12817bee76bcbd79360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49bfabd4368bd12817bee76bcbd79360">OFS_UCSCTL0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afec7d70bc491ce5917cf066e3ffa0517">OFS_UCSCTL0</a></td></tr>
<tr class="separator:a49bfabd4368bd12817bee76bcbd79360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3aaf81976ef6396b4ad3a65b383b616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad3aaf81976ef6396b4ad3a65b383b616">OFS_UCSCTL0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afec7d70bc491ce5917cf066e3ffa0517">OFS_UCSCTL0</a>+1</td></tr>
<tr class="separator:ad3aaf81976ef6396b4ad3a65b383b616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafb3987b460195c66f072e5de665421e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafb3987b460195c66f072e5de665421e">OFS_UCSCTL1</a>&#160;&#160;&#160;(0x0002u)  /* UCS Control Register 1 */</td></tr>
<tr class="separator:aafb3987b460195c66f072e5de665421e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbf031d97a4bb0d3e74f53da06455174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adbf031d97a4bb0d3e74f53da06455174">OFS_UCSCTL1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafb3987b460195c66f072e5de665421e">OFS_UCSCTL1</a></td></tr>
<tr class="separator:adbf031d97a4bb0d3e74f53da06455174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4abc47222f252de22189f2378d0881f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af4abc47222f252de22189f2378d0881f">OFS_UCSCTL1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafb3987b460195c66f072e5de665421e">OFS_UCSCTL1</a>+1</td></tr>
<tr class="separator:af4abc47222f252de22189f2378d0881f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6b8a1a3dda11de4f9aae77beef3c60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad6b8a1a3dda11de4f9aae77beef3c60">OFS_UCSCTL2</a>&#160;&#160;&#160;(0x0004u)  /* UCS Control Register 2 */</td></tr>
<tr class="separator:aad6b8a1a3dda11de4f9aae77beef3c60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4e0afc9af1a73e073fd2c30002af015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac4e0afc9af1a73e073fd2c30002af015">OFS_UCSCTL2_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad6b8a1a3dda11de4f9aae77beef3c60">OFS_UCSCTL2</a></td></tr>
<tr class="separator:ac4e0afc9af1a73e073fd2c30002af015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3934e59daa26c991c94363cc6a0ce234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3934e59daa26c991c94363cc6a0ce234">OFS_UCSCTL2_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad6b8a1a3dda11de4f9aae77beef3c60">OFS_UCSCTL2</a>+1</td></tr>
<tr class="separator:a3934e59daa26c991c94363cc6a0ce234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85e0d9dd37f1deaecdab9200c30d2b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad85e0d9dd37f1deaecdab9200c30d2b8">OFS_UCSCTL3</a>&#160;&#160;&#160;(0x0006u)  /* UCS Control Register 3 */</td></tr>
<tr class="separator:ad85e0d9dd37f1deaecdab9200c30d2b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5075635993f9baf37c5874f0feab48e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5075635993f9baf37c5874f0feab48e4">OFS_UCSCTL3_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad85e0d9dd37f1deaecdab9200c30d2b8">OFS_UCSCTL3</a></td></tr>
<tr class="separator:a5075635993f9baf37c5874f0feab48e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a921766cdc57f7e591d14ffecab6249fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a921766cdc57f7e591d14ffecab6249fa">OFS_UCSCTL3_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad85e0d9dd37f1deaecdab9200c30d2b8">OFS_UCSCTL3</a>+1</td></tr>
<tr class="separator:a921766cdc57f7e591d14ffecab6249fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa15a7b74b671fa8dac4dbabb06ad857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa15a7b74b671fa8dac4dbabb06ad857">OFS_UCSCTL4</a>&#160;&#160;&#160;(0x0008u)  /* UCS Control Register 4 */</td></tr>
<tr class="separator:aaa15a7b74b671fa8dac4dbabb06ad857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9cf71ad6ca07346be21e3909ba2afb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae9cf71ad6ca07346be21e3909ba2afb6">OFS_UCSCTL4_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa15a7b74b671fa8dac4dbabb06ad857">OFS_UCSCTL4</a></td></tr>
<tr class="separator:ae9cf71ad6ca07346be21e3909ba2afb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0ee62047779ba3bd11ac8fa136a2ae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad0ee62047779ba3bd11ac8fa136a2ae4">OFS_UCSCTL4_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa15a7b74b671fa8dac4dbabb06ad857">OFS_UCSCTL4</a>+1</td></tr>
<tr class="separator:ad0ee62047779ba3bd11ac8fa136a2ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b6448665de3dc86997fd66fbf63131b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6b6448665de3dc86997fd66fbf63131b">OFS_UCSCTL5</a>&#160;&#160;&#160;(0x000Au)  /* UCS Control Register 5 */</td></tr>
<tr class="separator:a6b6448665de3dc86997fd66fbf63131b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0ae8d827fd28cb3f375cbe879830498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae0ae8d827fd28cb3f375cbe879830498">OFS_UCSCTL5_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6b6448665de3dc86997fd66fbf63131b">OFS_UCSCTL5</a></td></tr>
<tr class="separator:ae0ae8d827fd28cb3f375cbe879830498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b38a77b2c59eb5b74ca5e0ad934d8ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4b38a77b2c59eb5b74ca5e0ad934d8ad">OFS_UCSCTL5_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6b6448665de3dc86997fd66fbf63131b">OFS_UCSCTL5</a>+1</td></tr>
<tr class="separator:a4b38a77b2c59eb5b74ca5e0ad934d8ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d5cadaa585af0f0f4f7cc88c483175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa2d5cadaa585af0f0f4f7cc88c483175">OFS_UCSCTL6</a>&#160;&#160;&#160;(0x000Cu)  /* UCS Control Register 6 */</td></tr>
<tr class="separator:aa2d5cadaa585af0f0f4f7cc88c483175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c4891b5d0fbf1aa468ca81e41e31037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1c4891b5d0fbf1aa468ca81e41e31037">OFS_UCSCTL6_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa2d5cadaa585af0f0f4f7cc88c483175">OFS_UCSCTL6</a></td></tr>
<tr class="separator:a1c4891b5d0fbf1aa468ca81e41e31037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0614f8468539686f912f986d4cbdd3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae0614f8468539686f912f986d4cbdd3d">OFS_UCSCTL6_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa2d5cadaa585af0f0f4f7cc88c483175">OFS_UCSCTL6</a>+1</td></tr>
<tr class="separator:ae0614f8468539686f912f986d4cbdd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54c75445397895963ebc3f26ef92ef35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54c75445397895963ebc3f26ef92ef35">OFS_UCSCTL7</a>&#160;&#160;&#160;(0x000Eu)  /* UCS Control Register 7 */</td></tr>
<tr class="separator:a54c75445397895963ebc3f26ef92ef35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1238a4bcd6a6312dc65d6d84342164f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1238a4bcd6a6312dc65d6d84342164f2">OFS_UCSCTL7_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54c75445397895963ebc3f26ef92ef35">OFS_UCSCTL7</a></td></tr>
<tr class="separator:a1238a4bcd6a6312dc65d6d84342164f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a838cbd423e22bae29ea7baba2a229a6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a838cbd423e22bae29ea7baba2a229a6e">OFS_UCSCTL7_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54c75445397895963ebc3f26ef92ef35">OFS_UCSCTL7</a>+1</td></tr>
<tr class="separator:a838cbd423e22bae29ea7baba2a229a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52a3a5fe9a40027a182988d720aed91d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a52a3a5fe9a40027a182988d720aed91d">OFS_UCSCTL8</a>&#160;&#160;&#160;(0x0010u)  /* UCS Control Register 8 */</td></tr>
<tr class="separator:a52a3a5fe9a40027a182988d720aed91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d5b47f5456f3ce97529e2fe47c82868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5d5b47f5456f3ce97529e2fe47c82868">OFS_UCSCTL8_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a52a3a5fe9a40027a182988d720aed91d">OFS_UCSCTL8</a></td></tr>
<tr class="separator:a5d5b47f5456f3ce97529e2fe47c82868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a893e399eb3e79b89cd94885881e7e2a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a893e399eb3e79b89cd94885881e7e2a2">OFS_UCSCTL8_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a52a3a5fe9a40027a182988d720aed91d">OFS_UCSCTL8</a>+1</td></tr>
<tr class="separator:a893e399eb3e79b89cd94885881e7e2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6841fd8ebf7a101e19770ce291d29c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa6841fd8ebf7a101e19770ce291d29c6">MOD0</a>&#160;&#160;&#160;(0x0008u)    /* Modulation Bit Counter Bit : 0 */</td></tr>
<tr class="separator:aa6841fd8ebf7a101e19770ce291d29c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a131b8ec0eafe940883a970ec3dd858f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a131b8ec0eafe940883a970ec3dd858f8">MOD1</a>&#160;&#160;&#160;(0x0010u)    /* Modulation Bit Counter Bit : 1 */</td></tr>
<tr class="separator:a131b8ec0eafe940883a970ec3dd858f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a073641ab15479d8a7c1ee16a3c394026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a073641ab15479d8a7c1ee16a3c394026">MOD2</a>&#160;&#160;&#160;(0x0020u)    /* Modulation Bit Counter Bit : 2 */</td></tr>
<tr class="separator:a073641ab15479d8a7c1ee16a3c394026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a658a9b8b2571f02b378c843bd8d6f974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a658a9b8b2571f02b378c843bd8d6f974">MOD3</a>&#160;&#160;&#160;(0x0040u)    /* Modulation Bit Counter Bit : 3 */</td></tr>
<tr class="separator:a658a9b8b2571f02b378c843bd8d6f974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad56ff58c02d22dac36a4c6f0ed657294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad56ff58c02d22dac36a4c6f0ed657294">MOD4</a>&#160;&#160;&#160;(0x0080u)    /* Modulation Bit Counter Bit : 4 */</td></tr>
<tr class="separator:ad56ff58c02d22dac36a4c6f0ed657294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af33b2cac857379362f8b4fbef18ff2f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af33b2cac857379362f8b4fbef18ff2f1">DCO0</a>&#160;&#160;&#160;(0x0100u)    /* DCO TAP Bit : 0 */</td></tr>
<tr class="separator:af33b2cac857379362f8b4fbef18ff2f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76b93b1478111cd8d61037f08fd58399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a76b93b1478111cd8d61037f08fd58399">DCO1</a>&#160;&#160;&#160;(0x0200u)    /* DCO TAP Bit : 1 */</td></tr>
<tr class="separator:a76b93b1478111cd8d61037f08fd58399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61ab4cfee86ead437724cd439b2dff63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a61ab4cfee86ead437724cd439b2dff63">DCO2</a>&#160;&#160;&#160;(0x0400u)    /* DCO TAP Bit : 2 */</td></tr>
<tr class="separator:a61ab4cfee86ead437724cd439b2dff63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a474b9e10a36defcdb96ea80572fc05ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a474b9e10a36defcdb96ea80572fc05ec">DCO3</a>&#160;&#160;&#160;(0x0800u)    /* DCO TAP Bit : 3 */</td></tr>
<tr class="separator:a474b9e10a36defcdb96ea80572fc05ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e6224a319b75b29d2767199a5b42611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e6224a319b75b29d2767199a5b42611">DCO4</a>&#160;&#160;&#160;(0x1000u)    /* DCO TAP Bit : 4 */</td></tr>
<tr class="separator:a3e6224a319b75b29d2767199a5b42611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc2e36c50f4ab3cbb9151126f5b48b82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afc2e36c50f4ab3cbb9151126f5b48b82">MOD0_L</a>&#160;&#160;&#160;(0x0008u)    /* Modulation Bit Counter Bit : 0 */</td></tr>
<tr class="separator:afc2e36c50f4ab3cbb9151126f5b48b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a144ef178c3358e23773c3647eab88297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a144ef178c3358e23773c3647eab88297">MOD1_L</a>&#160;&#160;&#160;(0x0010u)    /* Modulation Bit Counter Bit : 1 */</td></tr>
<tr class="separator:a144ef178c3358e23773c3647eab88297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ddc436811ff85026e8bf332fb1f8891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ddc436811ff85026e8bf332fb1f8891">MOD2_L</a>&#160;&#160;&#160;(0x0020u)    /* Modulation Bit Counter Bit : 2 */</td></tr>
<tr class="separator:a3ddc436811ff85026e8bf332fb1f8891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a768ff84c752d9b3ec6a24d914a6210d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a768ff84c752d9b3ec6a24d914a6210d1">MOD3_L</a>&#160;&#160;&#160;(0x0040u)    /* Modulation Bit Counter Bit : 3 */</td></tr>
<tr class="separator:a768ff84c752d9b3ec6a24d914a6210d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac653f286d287dbcbec466d1c2a64c63f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac653f286d287dbcbec466d1c2a64c63f">MOD4_L</a>&#160;&#160;&#160;(0x0080u)    /* Modulation Bit Counter Bit : 4 */</td></tr>
<tr class="separator:ac653f286d287dbcbec466d1c2a64c63f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a200fea723ed61c43bb8c79fde77b4b22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a200fea723ed61c43bb8c79fde77b4b22">DCO0_H</a>&#160;&#160;&#160;(0x0001u)    /* DCO TAP Bit : 0 */</td></tr>
<tr class="separator:a200fea723ed61c43bb8c79fde77b4b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02240873bd83279a28188482c2e03862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02240873bd83279a28188482c2e03862">DCO1_H</a>&#160;&#160;&#160;(0x0002u)    /* DCO TAP Bit : 1 */</td></tr>
<tr class="separator:a02240873bd83279a28188482c2e03862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55e4bd02037e8340ebf6b7010d0b784c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a55e4bd02037e8340ebf6b7010d0b784c">DCO2_H</a>&#160;&#160;&#160;(0x0004u)    /* DCO TAP Bit : 2 */</td></tr>
<tr class="separator:a55e4bd02037e8340ebf6b7010d0b784c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f9044fed2703dbe9c64766ace455e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81f9044fed2703dbe9c64766ace455e8">DCO3_H</a>&#160;&#160;&#160;(0x0008u)    /* DCO TAP Bit : 3 */</td></tr>
<tr class="separator:a81f9044fed2703dbe9c64766ace455e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5ad0b74e20625f4a1586259744b7e83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad5ad0b74e20625f4a1586259744b7e83">DCO4_H</a>&#160;&#160;&#160;(0x0010u)    /* DCO TAP Bit : 4 */</td></tr>
<tr class="separator:ad5ad0b74e20625f4a1586259744b7e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe588aa78592d650bdd500d5f595f35e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abe588aa78592d650bdd500d5f595f35e">DISMOD</a>&#160;&#160;&#160;(0x0001u)    /* Disable Modulation */</td></tr>
<tr class="separator:abe588aa78592d650bdd500d5f595f35e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd76f2787c12440efe969c58c34ff6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd76f2787c12440efe969c58c34ff6fb">DCORSEL0</a>&#160;&#160;&#160;(0x0010u)    /* DCO Freq. Range Select Bit : 0 */</td></tr>
<tr class="separator:acd76f2787c12440efe969c58c34ff6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae13aa29a685cf337f5bfd541741345a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae13aa29a685cf337f5bfd541741345a3">DCORSEL1</a>&#160;&#160;&#160;(0x0020u)    /* DCO Freq. Range Select Bit : 1 */</td></tr>
<tr class="separator:ae13aa29a685cf337f5bfd541741345a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5447bb30fb3ade5ab68f2af6294cc10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5447bb30fb3ade5ab68f2af6294cc10d">DCORSEL2</a>&#160;&#160;&#160;(0x0040u)    /* DCO Freq. Range Select Bit : 2 */</td></tr>
<tr class="separator:a5447bb30fb3ade5ab68f2af6294cc10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a015397da65926ba20311aede464b8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a015397da65926ba20311aede464b8f">DISMOD_L</a>&#160;&#160;&#160;(0x0001u)    /* Disable Modulation */</td></tr>
<tr class="separator:a7a015397da65926ba20311aede464b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa013e3e90572a0be0922d7231847b2f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa013e3e90572a0be0922d7231847b2f1">DCORSEL0_L</a>&#160;&#160;&#160;(0x0010u)    /* DCO Freq. Range Select Bit : 0 */</td></tr>
<tr class="separator:aa013e3e90572a0be0922d7231847b2f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f4e54d89e6ed2daad21c47490b6535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a61f4e54d89e6ed2daad21c47490b6535">DCORSEL1_L</a>&#160;&#160;&#160;(0x0020u)    /* DCO Freq. Range Select Bit : 1 */</td></tr>
<tr class="separator:a61f4e54d89e6ed2daad21c47490b6535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678bc564a1b6b61b7df56cb2a5ecb1d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a678bc564a1b6b61b7df56cb2a5ecb1d8">DCORSEL2_L</a>&#160;&#160;&#160;(0x0040u)    /* DCO Freq. Range Select Bit : 2 */</td></tr>
<tr class="separator:a678bc564a1b6b61b7df56cb2a5ecb1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad39b3e0efab0a6de012f7135f20d82e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad39b3e0efab0a6de012f7135f20d82e5">DCORSEL_0</a>&#160;&#160;&#160;(0x0000u)    /* DCO RSEL 0 */</td></tr>
<tr class="separator:ad39b3e0efab0a6de012f7135f20d82e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0954ee50a12fc6bb455478c5c6737538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0954ee50a12fc6bb455478c5c6737538">DCORSEL_1</a>&#160;&#160;&#160;(0x0010u)    /* DCO RSEL 1 */</td></tr>
<tr class="separator:a0954ee50a12fc6bb455478c5c6737538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea8369c4d72a447c6f942395e9406e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aea8369c4d72a447c6f942395e9406e16">DCORSEL_2</a>&#160;&#160;&#160;(0x0020u)    /* DCO RSEL 2 */</td></tr>
<tr class="separator:aea8369c4d72a447c6f942395e9406e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4a232d5e2644cd265f9544d5201f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8e4a232d5e2644cd265f9544d5201f8b">DCORSEL_3</a>&#160;&#160;&#160;(0x0030u)    /* DCO RSEL 3 */</td></tr>
<tr class="separator:a8e4a232d5e2644cd265f9544d5201f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c0b79c0f9614da8ca208ae40f4e497a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7c0b79c0f9614da8ca208ae40f4e497a">DCORSEL_4</a>&#160;&#160;&#160;(0x0040u)    /* DCO RSEL 4 */</td></tr>
<tr class="separator:a7c0b79c0f9614da8ca208ae40f4e497a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad88f4de36a586549bb0bf82a4a40b4de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad88f4de36a586549bb0bf82a4a40b4de">DCORSEL_5</a>&#160;&#160;&#160;(0x0050u)    /* DCO RSEL 5 */</td></tr>
<tr class="separator:ad88f4de36a586549bb0bf82a4a40b4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a781bb88197645c64ca220b7055ca9d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a781bb88197645c64ca220b7055ca9d63">DCORSEL_6</a>&#160;&#160;&#160;(0x0060u)    /* DCO RSEL 6 */</td></tr>
<tr class="separator:a781bb88197645c64ca220b7055ca9d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c136c86c8f263de6df998230e5b3bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7c136c86c8f263de6df998230e5b3bb3">DCORSEL_7</a>&#160;&#160;&#160;(0x0070u)    /* DCO RSEL 7 */</td></tr>
<tr class="separator:a7c136c86c8f263de6df998230e5b3bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83f8a7563be90f026d75477b2a85a83f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a83f8a7563be90f026d75477b2a85a83f">FLLN0</a>&#160;&#160;&#160;(0x0001u)    /* FLL Multipier Bit : 0 */</td></tr>
<tr class="separator:a83f8a7563be90f026d75477b2a85a83f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafc9c1ae2216e69da4d99b28fc488b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafc9c1ae2216e69da4d99b28fc488b70">FLLN1</a>&#160;&#160;&#160;(0x0002u)    /* FLL Multipier Bit : 1 */</td></tr>
<tr class="separator:aafc9c1ae2216e69da4d99b28fc488b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef1d62fb7690a2b32e14f8d2ea686d6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aef1d62fb7690a2b32e14f8d2ea686d6a">FLLN2</a>&#160;&#160;&#160;(0x0004u)    /* FLL Multipier Bit : 2 */</td></tr>
<tr class="separator:aef1d62fb7690a2b32e14f8d2ea686d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6fdd2810b8c154408279a19c9e1221b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae6fdd2810b8c154408279a19c9e1221b">FLLN3</a>&#160;&#160;&#160;(0x0008u)    /* FLL Multipier Bit : 3 */</td></tr>
<tr class="separator:ae6fdd2810b8c154408279a19c9e1221b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbc8e0eb51d3f0c1e921b00e19f91e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acbc8e0eb51d3f0c1e921b00e19f91e21">FLLN4</a>&#160;&#160;&#160;(0x0010u)    /* FLL Multipier Bit : 4 */</td></tr>
<tr class="separator:acbc8e0eb51d3f0c1e921b00e19f91e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c31084070e068eae7ea991f25b80a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7c31084070e068eae7ea991f25b80a7b">FLLN5</a>&#160;&#160;&#160;(0x0020u)    /* FLL Multipier Bit : 5 */</td></tr>
<tr class="separator:a7c31084070e068eae7ea991f25b80a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80fc11af38a090755b1f4d8ad61a5830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a80fc11af38a090755b1f4d8ad61a5830">FLLN6</a>&#160;&#160;&#160;(0x0040u)    /* FLL Multipier Bit : 6 */</td></tr>
<tr class="separator:a80fc11af38a090755b1f4d8ad61a5830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad48321b0df97e4f6aa210771a329d541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad48321b0df97e4f6aa210771a329d541">FLLN7</a>&#160;&#160;&#160;(0x0080u)    /* FLL Multipier Bit : 7 */</td></tr>
<tr class="separator:ad48321b0df97e4f6aa210771a329d541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a053959ae5c821266187a8d6bae72fd27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a053959ae5c821266187a8d6bae72fd27">FLLN8</a>&#160;&#160;&#160;(0x0100u)    /* FLL Multipier Bit : 8 */</td></tr>
<tr class="separator:a053959ae5c821266187a8d6bae72fd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8808d58e5b1b74dc391af2508165d21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab8808d58e5b1b74dc391af2508165d21">FLLN9</a>&#160;&#160;&#160;(0x0200u)    /* FLL Multipier Bit : 9 */</td></tr>
<tr class="separator:ab8808d58e5b1b74dc391af2508165d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59e7059b414afe00219cce3f48411a16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a59e7059b414afe00219cce3f48411a16">FLLD0</a>&#160;&#160;&#160;(0x1000u)    /* Loop Divider Bit : 0 */</td></tr>
<tr class="separator:a59e7059b414afe00219cce3f48411a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a46178ff18e1f41296f762787a41b04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8a46178ff18e1f41296f762787a41b04">FLLD1</a>&#160;&#160;&#160;(0x2000u)    /* Loop Divider Bit : 1 */</td></tr>
<tr class="separator:a8a46178ff18e1f41296f762787a41b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb1dd1799c4fcece2fca8ec058e4011c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb1dd1799c4fcece2fca8ec058e4011c">FLLD2</a>&#160;&#160;&#160;(0x4000u)    /* Loop Divider Bit : 1 */</td></tr>
<tr class="separator:afb1dd1799c4fcece2fca8ec058e4011c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac53c3852ddc7bd6d235fd63339395999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac53c3852ddc7bd6d235fd63339395999">FLLN0_L</a>&#160;&#160;&#160;(0x0001u)    /* FLL Multipier Bit : 0 */</td></tr>
<tr class="separator:ac53c3852ddc7bd6d235fd63339395999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989e79e481f68f90fea9e854e67fe041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a989e79e481f68f90fea9e854e67fe041">FLLN1_L</a>&#160;&#160;&#160;(0x0002u)    /* FLL Multipier Bit : 1 */</td></tr>
<tr class="separator:a989e79e481f68f90fea9e854e67fe041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab89fb942c466eaa20231f6e45d5678ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab89fb942c466eaa20231f6e45d5678ba">FLLN2_L</a>&#160;&#160;&#160;(0x0004u)    /* FLL Multipier Bit : 2 */</td></tr>
<tr class="separator:ab89fb942c466eaa20231f6e45d5678ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7917ee327a1d6cee494539de54a909af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7917ee327a1d6cee494539de54a909af">FLLN3_L</a>&#160;&#160;&#160;(0x0008u)    /* FLL Multipier Bit : 3 */</td></tr>
<tr class="separator:a7917ee327a1d6cee494539de54a909af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d04af3aa8572acb4e868855e141a1b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d04af3aa8572acb4e868855e141a1b0">FLLN4_L</a>&#160;&#160;&#160;(0x0010u)    /* FLL Multipier Bit : 4 */</td></tr>
<tr class="separator:a1d04af3aa8572acb4e868855e141a1b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adabe4ca9abc38f9ce8b7475047ad8fae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adabe4ca9abc38f9ce8b7475047ad8fae">FLLN5_L</a>&#160;&#160;&#160;(0x0020u)    /* FLL Multipier Bit : 5 */</td></tr>
<tr class="separator:adabe4ca9abc38f9ce8b7475047ad8fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1218a65cf206fdcab924f1e92cf6970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac1218a65cf206fdcab924f1e92cf6970">FLLN6_L</a>&#160;&#160;&#160;(0x0040u)    /* FLL Multipier Bit : 6 */</td></tr>
<tr class="separator:ac1218a65cf206fdcab924f1e92cf6970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20cc8e5845c92ce5b9d13369bd363f47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a20cc8e5845c92ce5b9d13369bd363f47">FLLN7_L</a>&#160;&#160;&#160;(0x0080u)    /* FLL Multipier Bit : 7 */</td></tr>
<tr class="separator:a20cc8e5845c92ce5b9d13369bd363f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4c9a9b0e915edc9db0be020a3487101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4c9a9b0e915edc9db0be020a3487101">FLLN8_H</a>&#160;&#160;&#160;(0x0001u)    /* FLL Multipier Bit : 8 */</td></tr>
<tr class="separator:ad4c9a9b0e915edc9db0be020a3487101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabc706ad46d95e2c0c28a0c471155a6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabc706ad46d95e2c0c28a0c471155a6f">FLLN9_H</a>&#160;&#160;&#160;(0x0002u)    /* FLL Multipier Bit : 9 */</td></tr>
<tr class="separator:aabc706ad46d95e2c0c28a0c471155a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a732197425a59036e2cf3e8dfce4f1a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a732197425a59036e2cf3e8dfce4f1a75">FLLD0_H</a>&#160;&#160;&#160;(0x0010u)    /* Loop Divider Bit : 0 */</td></tr>
<tr class="separator:a732197425a59036e2cf3e8dfce4f1a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5204b74994c52be76fc0196deaf55605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5204b74994c52be76fc0196deaf55605">FLLD1_H</a>&#160;&#160;&#160;(0x0020u)    /* Loop Divider Bit : 1 */</td></tr>
<tr class="separator:a5204b74994c52be76fc0196deaf55605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1815f901bc632e18fde84033192e51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad1815f901bc632e18fde84033192e51b">FLLD2_H</a>&#160;&#160;&#160;(0x0040u)    /* Loop Divider Bit : 1 */</td></tr>
<tr class="separator:ad1815f901bc632e18fde84033192e51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba0723b9ead8e26b058f5d76a98b6b6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aba0723b9ead8e26b058f5d76a98b6b6c">FLLD_0</a>&#160;&#160;&#160;(0x0000u)    /* Multiply Selected Loop Freq. 1 */</td></tr>
<tr class="separator:aba0723b9ead8e26b058f5d76a98b6b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf33051f92c91d200055896dedb081b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abf33051f92c91d200055896dedb081b8">FLLD_1</a>&#160;&#160;&#160;(0x1000u)    /* Multiply Selected Loop Freq. 2 */</td></tr>
<tr class="separator:abf33051f92c91d200055896dedb081b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46e86b1c895620b9af8e8c97c682a9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a46e86b1c895620b9af8e8c97c682a9b5">FLLD_2</a>&#160;&#160;&#160;(0x2000u)    /* Multiply Selected Loop Freq. 4 */</td></tr>
<tr class="separator:a46e86b1c895620b9af8e8c97c682a9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa39f27ca2827c57b192416a46934322a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa39f27ca2827c57b192416a46934322a">FLLD_3</a>&#160;&#160;&#160;(0x3000u)    /* Multiply Selected Loop Freq. 8 */</td></tr>
<tr class="separator:aa39f27ca2827c57b192416a46934322a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45468931b548591bb00ab97ddf6d18b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a45468931b548591bb00ab97ddf6d18b8">FLLD_4</a>&#160;&#160;&#160;(0x4000u)    /* Multiply Selected Loop Freq. 16 */</td></tr>
<tr class="separator:a45468931b548591bb00ab97ddf6d18b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d870b42e3d902db15e50303e587e4ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5d870b42e3d902db15e50303e587e4ea">FLLD_5</a>&#160;&#160;&#160;(0x5000u)    /* Multiply Selected Loop Freq. 32 */</td></tr>
<tr class="separator:a5d870b42e3d902db15e50303e587e4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b638028f3e3de275665606f1ad1483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa5b638028f3e3de275665606f1ad1483">FLLD_6</a>&#160;&#160;&#160;(0x6000u)    /* Multiply Selected Loop Freq. 32 */</td></tr>
<tr class="separator:aa5b638028f3e3de275665606f1ad1483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fb677769ec8963d83d21a16b90bb7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0fb677769ec8963d83d21a16b90bb7a3">FLLD_7</a>&#160;&#160;&#160;(0x7000u)    /* Multiply Selected Loop Freq. 32 */</td></tr>
<tr class="separator:a0fb677769ec8963d83d21a16b90bb7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf07dfb8409fc019008208a9d5379d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adf07dfb8409fc019008208a9d5379d40">FLLD__1</a>&#160;&#160;&#160;(0x0000u)    /* Multiply Selected Loop Freq. By 1 */</td></tr>
<tr class="separator:adf07dfb8409fc019008208a9d5379d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add35074092e3d763be61638076835d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#add35074092e3d763be61638076835d0e">FLLD__2</a>&#160;&#160;&#160;(0x1000u)    /* Multiply Selected Loop Freq. By 2 */</td></tr>
<tr class="separator:add35074092e3d763be61638076835d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05cfae6fab58e8107668acd26515efe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a05cfae6fab58e8107668acd26515efe3">FLLD__4</a>&#160;&#160;&#160;(0x2000u)    /* Multiply Selected Loop Freq. By 4 */</td></tr>
<tr class="separator:a05cfae6fab58e8107668acd26515efe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac63ea08e013e6c670a5c796e6fbd8a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac63ea08e013e6c670a5c796e6fbd8a68">FLLD__8</a>&#160;&#160;&#160;(0x3000u)    /* Multiply Selected Loop Freq. By 8 */</td></tr>
<tr class="separator:ac63ea08e013e6c670a5c796e6fbd8a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e4fa65cc7a773fcd497fbadaae4ffa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a97e4fa65cc7a773fcd497fbadaae4ffa">FLLD__16</a>&#160;&#160;&#160;(0x4000u)    /* Multiply Selected Loop Freq. By 16 */</td></tr>
<tr class="separator:a97e4fa65cc7a773fcd497fbadaae4ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45a756ff34963db724bf4c169dfcb8fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a45a756ff34963db724bf4c169dfcb8fe">FLLD__32</a>&#160;&#160;&#160;(0x5000u)    /* Multiply Selected Loop Freq. By 32 */</td></tr>
<tr class="separator:a45a756ff34963db724bf4c169dfcb8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d66cd6257a615999b7975596c210550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5d66cd6257a615999b7975596c210550">FLLREFDIV0</a>&#160;&#160;&#160;(0x0001u)    /* Reference Divider Bit : 0 */</td></tr>
<tr class="separator:a5d66cd6257a615999b7975596c210550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65c5a8933978b3d0de5b49b1ddbb3d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a65c5a8933978b3d0de5b49b1ddbb3d0e">FLLREFDIV1</a>&#160;&#160;&#160;(0x0002u)    /* Reference Divider Bit : 1 */</td></tr>
<tr class="separator:a65c5a8933978b3d0de5b49b1ddbb3d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6af74c053a8dbda4419c050fcb1f5a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6af74c053a8dbda4419c050fcb1f5a7b">FLLREFDIV2</a>&#160;&#160;&#160;(0x0004u)    /* Reference Divider Bit : 2 */</td></tr>
<tr class="separator:a6af74c053a8dbda4419c050fcb1f5a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e412fd826ca2984fcb6af440b54f2d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8e412fd826ca2984fcb6af440b54f2d2">SELREF0</a>&#160;&#160;&#160;(0x0010u)    /* FLL Reference Clock Select Bit : 0 */</td></tr>
<tr class="separator:a8e412fd826ca2984fcb6af440b54f2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60eac77f2edffb23f1d624694a506ac9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a60eac77f2edffb23f1d624694a506ac9">SELREF1</a>&#160;&#160;&#160;(0x0020u)    /* FLL Reference Clock Select Bit : 1 */</td></tr>
<tr class="separator:a60eac77f2edffb23f1d624694a506ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8555b8714c58b08e43d315ddd665ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb8555b8714c58b08e43d315ddd665ca">SELREF2</a>&#160;&#160;&#160;(0x0040u)    /* FLL Reference Clock Select Bit : 2 */</td></tr>
<tr class="separator:afb8555b8714c58b08e43d315ddd665ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b215105451e86d52488e4ab52b1f7a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7b215105451e86d52488e4ab52b1f7a1">FLLREFDIV0_L</a>&#160;&#160;&#160;(0x0001u)    /* Reference Divider Bit : 0 */</td></tr>
<tr class="separator:a7b215105451e86d52488e4ab52b1f7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae018b834bd2b9214457ff2a6f49ca03e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae018b834bd2b9214457ff2a6f49ca03e">FLLREFDIV1_L</a>&#160;&#160;&#160;(0x0002u)    /* Reference Divider Bit : 1 */</td></tr>
<tr class="separator:ae018b834bd2b9214457ff2a6f49ca03e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec97664ef48050aeb4352d13cfa5bb87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aec97664ef48050aeb4352d13cfa5bb87">FLLREFDIV2_L</a>&#160;&#160;&#160;(0x0004u)    /* Reference Divider Bit : 2 */</td></tr>
<tr class="separator:aec97664ef48050aeb4352d13cfa5bb87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1db9c55acf506b89a7d4283d5b073e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae1db9c55acf506b89a7d4283d5b073e7">SELREF0_L</a>&#160;&#160;&#160;(0x0010u)    /* FLL Reference Clock Select Bit : 0 */</td></tr>
<tr class="separator:ae1db9c55acf506b89a7d4283d5b073e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0192c2921bb31eac0fcfb393a215d7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0192c2921bb31eac0fcfb393a215d7f">SELREF1_L</a>&#160;&#160;&#160;(0x0020u)    /* FLL Reference Clock Select Bit : 1 */</td></tr>
<tr class="separator:aa0192c2921bb31eac0fcfb393a215d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee6c396a2b6d62fc390396361be9662c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee6c396a2b6d62fc390396361be9662c">SELREF2_L</a>&#160;&#160;&#160;(0x0040u)    /* FLL Reference Clock Select Bit : 2 */</td></tr>
<tr class="separator:aee6c396a2b6d62fc390396361be9662c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4032478a6d1e87dd15b2bfdb501f155b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4032478a6d1e87dd15b2bfdb501f155b">FLLREFDIV_0</a>&#160;&#160;&#160;(0x0000u)    /* Reference Divider: f(LFCLK)/1 */</td></tr>
<tr class="separator:a4032478a6d1e87dd15b2bfdb501f155b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726fa42660635d5f56d8f5be3a92761b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a726fa42660635d5f56d8f5be3a92761b">FLLREFDIV_1</a>&#160;&#160;&#160;(0x0001u)    /* Reference Divider: f(LFCLK)/2 */</td></tr>
<tr class="separator:a726fa42660635d5f56d8f5be3a92761b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5893696516ff9541e2c23221a0c7218a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5893696516ff9541e2c23221a0c7218a">FLLREFDIV_2</a>&#160;&#160;&#160;(0x0002u)    /* Reference Divider: f(LFCLK)/4 */</td></tr>
<tr class="separator:a5893696516ff9541e2c23221a0c7218a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0601e2f96c096f24c4cc6f04425c7a38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0601e2f96c096f24c4cc6f04425c7a38">FLLREFDIV_3</a>&#160;&#160;&#160;(0x0003u)    /* Reference Divider: f(LFCLK)/8 */</td></tr>
<tr class="separator:a0601e2f96c096f24c4cc6f04425c7a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5293d464d8ade04d68d974237cf34434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5293d464d8ade04d68d974237cf34434">FLLREFDIV_4</a>&#160;&#160;&#160;(0x0004u)    /* Reference Divider: f(LFCLK)/12 */</td></tr>
<tr class="separator:a5293d464d8ade04d68d974237cf34434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aada4a522a1113850fbc1cb7e5cb4cff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aada4a522a1113850fbc1cb7e5cb4cff7">FLLREFDIV_5</a>&#160;&#160;&#160;(0x0005u)    /* Reference Divider: f(LFCLK)/16 */</td></tr>
<tr class="separator:aada4a522a1113850fbc1cb7e5cb4cff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584fdb3a68d62b2465146ea8136eda11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a584fdb3a68d62b2465146ea8136eda11">FLLREFDIV_6</a>&#160;&#160;&#160;(0x0006u)    /* Reference Divider: f(LFCLK)/16 */</td></tr>
<tr class="separator:a584fdb3a68d62b2465146ea8136eda11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9be532769322274e6040deb49591cb6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9be532769322274e6040deb49591cb6c">FLLREFDIV_7</a>&#160;&#160;&#160;(0x0007u)    /* Reference Divider: f(LFCLK)/16 */</td></tr>
<tr class="separator:a9be532769322274e6040deb49591cb6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a243b209a0a195d6db3ecdca31dfe108c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a243b209a0a195d6db3ecdca31dfe108c">FLLREFDIV__1</a>&#160;&#160;&#160;(0x0000u)    /* Reference Divider: f(LFCLK)/1 */</td></tr>
<tr class="separator:a243b209a0a195d6db3ecdca31dfe108c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19f99cc78d57fefc56d1d2c802b8993c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a19f99cc78d57fefc56d1d2c802b8993c">FLLREFDIV__2</a>&#160;&#160;&#160;(0x0001u)    /* Reference Divider: f(LFCLK)/2 */</td></tr>
<tr class="separator:a19f99cc78d57fefc56d1d2c802b8993c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7acdc776cbdb93ba57a514b7fccc543f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7acdc776cbdb93ba57a514b7fccc543f">FLLREFDIV__4</a>&#160;&#160;&#160;(0x0002u)    /* Reference Divider: f(LFCLK)/4 */</td></tr>
<tr class="separator:a7acdc776cbdb93ba57a514b7fccc543f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aece976bdc3e417d3088f157da59deb08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aece976bdc3e417d3088f157da59deb08">FLLREFDIV__8</a>&#160;&#160;&#160;(0x0003u)    /* Reference Divider: f(LFCLK)/8 */</td></tr>
<tr class="separator:aece976bdc3e417d3088f157da59deb08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add13ccb0d568217b5b885b051cc7488f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#add13ccb0d568217b5b885b051cc7488f">FLLREFDIV__12</a>&#160;&#160;&#160;(0x0004u)    /* Reference Divider: f(LFCLK)/12 */</td></tr>
<tr class="separator:add13ccb0d568217b5b885b051cc7488f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a281d2eaf56c89b8ae9daeafd2adc62e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a281d2eaf56c89b8ae9daeafd2adc62e9">FLLREFDIV__16</a>&#160;&#160;&#160;(0x0005u)    /* Reference Divider: f(LFCLK)/16 */</td></tr>
<tr class="separator:a281d2eaf56c89b8ae9daeafd2adc62e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af28a9eaf0ef2cf6fe4fa5286082416b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af28a9eaf0ef2cf6fe4fa5286082416b1">SELREF_0</a>&#160;&#160;&#160;(0x0000u)    /* FLL Reference Clock Select 0 */</td></tr>
<tr class="separator:af28a9eaf0ef2cf6fe4fa5286082416b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a995052d95cbed48428fb3baf30d355e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a995052d95cbed48428fb3baf30d355e7">SELREF_1</a>&#160;&#160;&#160;(0x0010u)    /* FLL Reference Clock Select 1 */</td></tr>
<tr class="separator:a995052d95cbed48428fb3baf30d355e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f37126bb67be554dacdaf0d76e98df1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f37126bb67be554dacdaf0d76e98df1">SELREF_2</a>&#160;&#160;&#160;(0x0020u)    /* FLL Reference Clock Select 2 */</td></tr>
<tr class="separator:a4f37126bb67be554dacdaf0d76e98df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e526a63f06919415e6a46bf84694732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e526a63f06919415e6a46bf84694732">SELREF_3</a>&#160;&#160;&#160;(0x0030u)    /* FLL Reference Clock Select 3 */</td></tr>
<tr class="separator:a3e526a63f06919415e6a46bf84694732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada661dd9da7ece003814badfc0dd423a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada661dd9da7ece003814badfc0dd423a">SELREF_4</a>&#160;&#160;&#160;(0x0040u)    /* FLL Reference Clock Select 4 */</td></tr>
<tr class="separator:ada661dd9da7ece003814badfc0dd423a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a018630c1fc25c4788fcdf547b10f3758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a018630c1fc25c4788fcdf547b10f3758">SELREF_5</a>&#160;&#160;&#160;(0x0050u)    /* FLL Reference Clock Select 5 */</td></tr>
<tr class="separator:a018630c1fc25c4788fcdf547b10f3758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f7636d0a3feffa6ef892961d7914d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f7636d0a3feffa6ef892961d7914d5a">SELREF_6</a>&#160;&#160;&#160;(0x0060u)    /* FLL Reference Clock Select 6 */</td></tr>
<tr class="separator:a4f7636d0a3feffa6ef892961d7914d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa49ea833c16ad7b79dd98a4f0484d653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa49ea833c16ad7b79dd98a4f0484d653">SELREF_7</a>&#160;&#160;&#160;(0x0070u)    /* FLL Reference Clock Select 7 */</td></tr>
<tr class="separator:aa49ea833c16ad7b79dd98a4f0484d653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23efe8df30c23012fc0693861f5945e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23efe8df30c23012fc0693861f5945e5">SELREF__XT1CLK</a>&#160;&#160;&#160;(0x0000u)    /* Multiply Selected Loop Freq. By XT1CLK */</td></tr>
<tr class="separator:a23efe8df30c23012fc0693861f5945e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac99d34a443aea2a8051ca5977345cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac99d34a443aea2a8051ca5977345cf1">SELREF__REFOCLK</a>&#160;&#160;&#160;(0x0020u)    /* Multiply Selected Loop Freq. By REFOCLK */</td></tr>
<tr class="separator:aac99d34a443aea2a8051ca5977345cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c041fc623aa8235020736653e196c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c041fc623aa8235020736653e196c68">SELREF__XT2CLK</a>&#160;&#160;&#160;(0x0050u)    /* Multiply Selected Loop Freq. By XT2CLK */</td></tr>
<tr class="separator:a5c041fc623aa8235020736653e196c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35cb08212563812ca8386ee526f9a2a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a35cb08212563812ca8386ee526f9a2a2">SELM0</a>&#160;&#160;&#160;(0x0001u)   /* MCLK Source Select Bit: 0 */</td></tr>
<tr class="separator:a35cb08212563812ca8386ee526f9a2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac91d3ee86da4604d663ae790f3333e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac91d3ee86da4604d663ae790f3333e41">SELM1</a>&#160;&#160;&#160;(0x0002u)   /* MCLK Source Select Bit: 1 */</td></tr>
<tr class="separator:ac91d3ee86da4604d663ae790f3333e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13a7ace2e4f14d1a9b164f21d77e52e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a13a7ace2e4f14d1a9b164f21d77e52e5">SELM2</a>&#160;&#160;&#160;(0x0004u)   /* MCLK Source Select Bit: 2 */</td></tr>
<tr class="separator:a13a7ace2e4f14d1a9b164f21d77e52e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeacb2eadaad86ed2fee753a620bd8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaeacb2eadaad86ed2fee753a620bd8bb">SELS0</a>&#160;&#160;&#160;(0x0010u)   /* SMCLK Source Select Bit: 0 */</td></tr>
<tr class="separator:aaeacb2eadaad86ed2fee753a620bd8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84e656bca52912002576313f518a6c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a84e656bca52912002576313f518a6c1f">SELS1</a>&#160;&#160;&#160;(0x0020u)   /* SMCLK Source Select Bit: 1 */</td></tr>
<tr class="separator:a84e656bca52912002576313f518a6c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b73fb14580542bcb8e1b694d1e0925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4b73fb14580542bcb8e1b694d1e0925">SELS2</a>&#160;&#160;&#160;(0x0040u)   /* SMCLK Source Select Bit: 2 */</td></tr>
<tr class="separator:ad4b73fb14580542bcb8e1b694d1e0925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd284a95d7ce994136923ad4db5317ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd284a95d7ce994136923ad4db5317ea">SELA0</a>&#160;&#160;&#160;(0x0100u)   /* ACLK Source Select Bit: 0 */</td></tr>
<tr class="separator:acd284a95d7ce994136923ad4db5317ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d3f71c29b191c717d8bbabb68b8de6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8d3f71c29b191c717d8bbabb68b8de6c">SELA1</a>&#160;&#160;&#160;(0x0200u)   /* ACLK Source Select Bit: 1 */</td></tr>
<tr class="separator:a8d3f71c29b191c717d8bbabb68b8de6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa280edabb59584941f1d0f96926ab90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa280edabb59584941f1d0f96926ab90">SELA2</a>&#160;&#160;&#160;(0x0400u)   /* ACLK Source Select Bit: 2 */</td></tr>
<tr class="separator:aaa280edabb59584941f1d0f96926ab90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c2abdc197c8ab2750ad968c96133b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7c2abdc197c8ab2750ad968c96133b41">SELM0_L</a>&#160;&#160;&#160;(0x0001u)   /* MCLK Source Select Bit: 0 */</td></tr>
<tr class="separator:a7c2abdc197c8ab2750ad968c96133b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0ed85629be6a12c0119836b9ce13ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0ed85629be6a12c0119836b9ce13ac4">SELM1_L</a>&#160;&#160;&#160;(0x0002u)   /* MCLK Source Select Bit: 1 */</td></tr>
<tr class="separator:aa0ed85629be6a12c0119836b9ce13ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa779ae7ab1da1873e3d559602c5bbaaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa779ae7ab1da1873e3d559602c5bbaaf">SELM2_L</a>&#160;&#160;&#160;(0x0004u)   /* MCLK Source Select Bit: 2 */</td></tr>
<tr class="separator:aa779ae7ab1da1873e3d559602c5bbaaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e4e05f5cd8d2c6c60adfae10d5420de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e4e05f5cd8d2c6c60adfae10d5420de">SELS0_L</a>&#160;&#160;&#160;(0x0010u)   /* SMCLK Source Select Bit: 0 */</td></tr>
<tr class="separator:a3e4e05f5cd8d2c6c60adfae10d5420de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86e80d7f43822aa425075302e39b8465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a86e80d7f43822aa425075302e39b8465">SELS1_L</a>&#160;&#160;&#160;(0x0020u)   /* SMCLK Source Select Bit: 1 */</td></tr>
<tr class="separator:a86e80d7f43822aa425075302e39b8465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63cd0c47644d7a6a7f298c6f20b61f60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a63cd0c47644d7a6a7f298c6f20b61f60">SELS2_L</a>&#160;&#160;&#160;(0x0040u)   /* SMCLK Source Select Bit: 2 */</td></tr>
<tr class="separator:a63cd0c47644d7a6a7f298c6f20b61f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a096165f8f06bf6aacf37591ffe895c96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a096165f8f06bf6aacf37591ffe895c96">SELA0_H</a>&#160;&#160;&#160;(0x0001u)   /* ACLK Source Select Bit: 0 */</td></tr>
<tr class="separator:a096165f8f06bf6aacf37591ffe895c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a853470f403ddf294d2209d826bf0c21e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a853470f403ddf294d2209d826bf0c21e">SELA1_H</a>&#160;&#160;&#160;(0x0002u)   /* ACLK Source Select Bit: 1 */</td></tr>
<tr class="separator:a853470f403ddf294d2209d826bf0c21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff68cb964e6eebb2a70359bd24eab31d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aff68cb964e6eebb2a70359bd24eab31d">SELA2_H</a>&#160;&#160;&#160;(0x0004u)   /* ACLK Source Select Bit: 2 */</td></tr>
<tr class="separator:aff68cb964e6eebb2a70359bd24eab31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273560f48c252b85ca3ac7f2dc44c282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a273560f48c252b85ca3ac7f2dc44c282">SELM_0</a>&#160;&#160;&#160;(0x0000u)   /* MCLK Source Select 0 */</td></tr>
<tr class="separator:a273560f48c252b85ca3ac7f2dc44c282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1d237ebd4520f578f7701e48e74cb7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa1d237ebd4520f578f7701e48e74cb7b">SELM_1</a>&#160;&#160;&#160;(0x0001u)   /* MCLK Source Select 1 */</td></tr>
<tr class="separator:aa1d237ebd4520f578f7701e48e74cb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47b6bf513f160004da4f2d8101a4d586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a47b6bf513f160004da4f2d8101a4d586">SELM_2</a>&#160;&#160;&#160;(0x0002u)   /* MCLK Source Select 2 */</td></tr>
<tr class="separator:a47b6bf513f160004da4f2d8101a4d586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaecf3c183a0a6870b1b20bd190b1409f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaecf3c183a0a6870b1b20bd190b1409f">SELM_3</a>&#160;&#160;&#160;(0x0003u)   /* MCLK Source Select 3 */</td></tr>
<tr class="separator:aaecf3c183a0a6870b1b20bd190b1409f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d7c6062431026d8173d91e77cd56ae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d7c6062431026d8173d91e77cd56ae8">SELM_4</a>&#160;&#160;&#160;(0x0004u)   /* MCLK Source Select 4 */</td></tr>
<tr class="separator:a2d7c6062431026d8173d91e77cd56ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a193dab06131dc030b623564edd6fc105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a193dab06131dc030b623564edd6fc105">SELM_5</a>&#160;&#160;&#160;(0x0005u)   /* MCLK Source Select 5 */</td></tr>
<tr class="separator:a193dab06131dc030b623564edd6fc105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f7f467c367a914fd77670d083aff0ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5f7f467c367a914fd77670d083aff0ad">SELM_6</a>&#160;&#160;&#160;(0x0006u)   /* MCLK Source Select 6 */</td></tr>
<tr class="separator:a5f7f467c367a914fd77670d083aff0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc9c8c5f830f123c6e048093ff010c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adc9c8c5f830f123c6e048093ff010c48">SELM_7</a>&#160;&#160;&#160;(0x0007u)   /* MCLK Source Select 7 */</td></tr>
<tr class="separator:adc9c8c5f830f123c6e048093ff010c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e41360deff5be220dbf77b425b539ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4e41360deff5be220dbf77b425b539ca">SELM__XT1CLK</a>&#160;&#160;&#160;(0x0000u)   /* MCLK Source Select XT1CLK */</td></tr>
<tr class="separator:a4e41360deff5be220dbf77b425b539ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3f665910d53f3ba6a84889ca7d548f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3f665910d53f3ba6a84889ca7d548f5">SELM__VLOCLK</a>&#160;&#160;&#160;(0x0001u)   /* MCLK Source Select VLOCLK */</td></tr>
<tr class="separator:ab3f665910d53f3ba6a84889ca7d548f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaefafad7a62787b33f68ae8ccfc320fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaefafad7a62787b33f68ae8ccfc320fe">SELM__REFOCLK</a>&#160;&#160;&#160;(0x0002u)   /* MCLK Source Select REFOCLK */</td></tr>
<tr class="separator:aaefafad7a62787b33f68ae8ccfc320fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbdd72eb50f90ff4c4798b6d2669035e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acbdd72eb50f90ff4c4798b6d2669035e">SELM__DCOCLK</a>&#160;&#160;&#160;(0x0003u)   /* MCLK Source Select DCOCLK */</td></tr>
<tr class="separator:acbdd72eb50f90ff4c4798b6d2669035e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1798118c43018c793b483f095bd8a044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1798118c43018c793b483f095bd8a044">SELM__DCOCLKDIV</a>&#160;&#160;&#160;(0x0004u)   /* MCLK Source Select DCOCLKDIV */</td></tr>
<tr class="separator:a1798118c43018c793b483f095bd8a044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9a106e03ceb2135e331add0155919a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd9a106e03ceb2135e331add0155919a">SELM__XT2CLK</a>&#160;&#160;&#160;(0x0005u)   /* MCLK Source Select XT2CLK */</td></tr>
<tr class="separator:abd9a106e03ceb2135e331add0155919a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a684b927b1cc048e294c42f903d1a19fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a684b927b1cc048e294c42f903d1a19fd">SELS_0</a>&#160;&#160;&#160;(0x0000u)   /* SMCLK Source Select 0 */</td></tr>
<tr class="separator:a684b927b1cc048e294c42f903d1a19fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87265bb596fcbf13344bb1d3b183d807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a87265bb596fcbf13344bb1d3b183d807">SELS_1</a>&#160;&#160;&#160;(0x0010u)   /* SMCLK Source Select 1 */</td></tr>
<tr class="separator:a87265bb596fcbf13344bb1d3b183d807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac77a704ec1920ce6c86b3bec8fa9d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac77a704ec1920ce6c86b3bec8fa9d5b">SELS_2</a>&#160;&#160;&#160;(0x0020u)   /* SMCLK Source Select 2 */</td></tr>
<tr class="separator:aac77a704ec1920ce6c86b3bec8fa9d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528bc54c62417e258df24cdb94c02296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a528bc54c62417e258df24cdb94c02296">SELS_3</a>&#160;&#160;&#160;(0x0030u)   /* SMCLK Source Select 3 */</td></tr>
<tr class="separator:a528bc54c62417e258df24cdb94c02296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a702f29b2147beab052fe9bee895aa189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a702f29b2147beab052fe9bee895aa189">SELS_4</a>&#160;&#160;&#160;(0x0040u)   /* SMCLK Source Select 4 */</td></tr>
<tr class="separator:a702f29b2147beab052fe9bee895aa189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88d2a6a0499d5c8a1af92d5e2c7975e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a88d2a6a0499d5c8a1af92d5e2c7975e7">SELS_5</a>&#160;&#160;&#160;(0x0050u)   /* SMCLK Source Select 5 */</td></tr>
<tr class="separator:a88d2a6a0499d5c8a1af92d5e2c7975e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26d0ddd600e1df06924a19e1d8d1b3e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a26d0ddd600e1df06924a19e1d8d1b3e6">SELS_6</a>&#160;&#160;&#160;(0x0060u)   /* SMCLK Source Select 6 */</td></tr>
<tr class="separator:a26d0ddd600e1df06924a19e1d8d1b3e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf51365529e7db01dd5f89b96036485"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaaf51365529e7db01dd5f89b96036485">SELS_7</a>&#160;&#160;&#160;(0x0070u)   /* SMCLK Source Select 7 */</td></tr>
<tr class="separator:aaaf51365529e7db01dd5f89b96036485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da30523b57fb5d1bbccdba7a6543831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4da30523b57fb5d1bbccdba7a6543831">SELS__XT1CLK</a>&#160;&#160;&#160;(0x0000u)   /* SMCLK Source Select XT1CLK */</td></tr>
<tr class="separator:a4da30523b57fb5d1bbccdba7a6543831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf8a1224f928ccd3ce08c177ce2b07f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abf8a1224f928ccd3ce08c177ce2b07f3">SELS__VLOCLK</a>&#160;&#160;&#160;(0x0010u)   /* SMCLK Source Select VLOCLK */</td></tr>
<tr class="separator:abf8a1224f928ccd3ce08c177ce2b07f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99c2a3447b682b066dd69f1fbccd2ecb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a99c2a3447b682b066dd69f1fbccd2ecb">SELS__REFOCLK</a>&#160;&#160;&#160;(0x0020u)   /* SMCLK Source Select REFOCLK */</td></tr>
<tr class="separator:a99c2a3447b682b066dd69f1fbccd2ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76b7d05471ad9ef3e89eeeda95372cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af76b7d05471ad9ef3e89eeeda95372cb">SELS__DCOCLK</a>&#160;&#160;&#160;(0x0030u)   /* SMCLK Source Select DCOCLK */</td></tr>
<tr class="separator:af76b7d05471ad9ef3e89eeeda95372cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a0a25d51e39daf5a073148a81404a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a0a25d51e39daf5a073148a81404a73">SELS__DCOCLKDIV</a>&#160;&#160;&#160;(0x0040u)   /* SMCLK Source Select DCOCLKDIV */</td></tr>
<tr class="separator:a1a0a25d51e39daf5a073148a81404a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab85625581fb113d23ef179231fbb19c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab85625581fb113d23ef179231fbb19c3">SELS__XT2CLK</a>&#160;&#160;&#160;(0x0050u)   /* SMCLK Source Select XT2CLK */</td></tr>
<tr class="separator:ab85625581fb113d23ef179231fbb19c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9838c1feb082e04b6910253ef1943b1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9838c1feb082e04b6910253ef1943b1c">SELA_0</a>&#160;&#160;&#160;(0x0000u)   /* ACLK Source Select 0 */</td></tr>
<tr class="separator:a9838c1feb082e04b6910253ef1943b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09677a3ba15a179483b1e4126c6ebcf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a09677a3ba15a179483b1e4126c6ebcf3">SELA_1</a>&#160;&#160;&#160;(0x0100u)   /* ACLK Source Select 1 */</td></tr>
<tr class="separator:a09677a3ba15a179483b1e4126c6ebcf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b18e71fe709f84f419cb3d6d3789a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7b18e71fe709f84f419cb3d6d3789a99">SELA_2</a>&#160;&#160;&#160;(0x0200u)   /* ACLK Source Select 2 */</td></tr>
<tr class="separator:a7b18e71fe709f84f419cb3d6d3789a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63bccd5b7b539a45af1a58635f8a3496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a63bccd5b7b539a45af1a58635f8a3496">SELA_3</a>&#160;&#160;&#160;(0x0300u)   /* ACLK Source Select 3 */</td></tr>
<tr class="separator:a63bccd5b7b539a45af1a58635f8a3496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39150cc75e20dcde4928e8f564a66014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a39150cc75e20dcde4928e8f564a66014">SELA_4</a>&#160;&#160;&#160;(0x0400u)   /* ACLK Source Select 4 */</td></tr>
<tr class="separator:a39150cc75e20dcde4928e8f564a66014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc89a0879d7eff93b8493a7877f343ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc89a0879d7eff93b8493a7877f343ed">SELA_5</a>&#160;&#160;&#160;(0x0500u)   /* ACLK Source Select 5 */</td></tr>
<tr class="separator:acc89a0879d7eff93b8493a7877f343ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c131c3b358bc68f59da9e01345fd476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c131c3b358bc68f59da9e01345fd476">SELA_6</a>&#160;&#160;&#160;(0x0600u)   /* ACLK Source Select 6 */</td></tr>
<tr class="separator:a5c131c3b358bc68f59da9e01345fd476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c3aaec7434dbb2eb0294d2e7e1cea80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8c3aaec7434dbb2eb0294d2e7e1cea80">SELA_7</a>&#160;&#160;&#160;(0x0700u)   /* ACLK Source Select 7 */</td></tr>
<tr class="separator:a8c3aaec7434dbb2eb0294d2e7e1cea80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc0d429580d7fef9b941fb91eca83ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9cc0d429580d7fef9b941fb91eca83ec">SELA__XT1CLK</a>&#160;&#160;&#160;(0x0000u)   /* ACLK Source Select XT1CLK */</td></tr>
<tr class="separator:a9cc0d429580d7fef9b941fb91eca83ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6044cd91ab94afeaf9396a10a3a9a5b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6044cd91ab94afeaf9396a10a3a9a5b8">SELA__VLOCLK</a>&#160;&#160;&#160;(0x0100u)   /* ACLK Source Select VLOCLK */</td></tr>
<tr class="separator:a6044cd91ab94afeaf9396a10a3a9a5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6271c9d269074004f2c256789cda24a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa6271c9d269074004f2c256789cda24a">SELA__REFOCLK</a>&#160;&#160;&#160;(0x0200u)   /* ACLK Source Select REFOCLK */</td></tr>
<tr class="separator:aa6271c9d269074004f2c256789cda24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f1d435bded085d50f857b57117cd77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a66f1d435bded085d50f857b57117cd77">SELA__DCOCLK</a>&#160;&#160;&#160;(0x0300u)   /* ACLK Source Select DCOCLK */</td></tr>
<tr class="separator:a66f1d435bded085d50f857b57117cd77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7c1ac959f60a2981762cf9cc3bfd621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab7c1ac959f60a2981762cf9cc3bfd621">SELA__DCOCLKDIV</a>&#160;&#160;&#160;(0x0400u)   /* ACLK Source Select DCOCLKDIV */</td></tr>
<tr class="separator:ab7c1ac959f60a2981762cf9cc3bfd621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5d3604d7adb209b64fbdca8b1a58c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa5d3604d7adb209b64fbdca8b1a58c71">SELA__XT2CLK</a>&#160;&#160;&#160;(0x0500u)   /* ACLK Source Select XT2CLK */</td></tr>
<tr class="separator:aa5d3604d7adb209b64fbdca8b1a58c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afecb194ad6d3cc36efcf71a9e83c9314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afecb194ad6d3cc36efcf71a9e83c9314">DIVM0</a>&#160;&#160;&#160;(0x0001u)   /* MCLK Divider Bit: 0 */</td></tr>
<tr class="separator:afecb194ad6d3cc36efcf71a9e83c9314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9865a617da6c8923f48857689c630fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9865a617da6c8923f48857689c630fb3">DIVM1</a>&#160;&#160;&#160;(0x0002u)   /* MCLK Divider Bit: 1 */</td></tr>
<tr class="separator:a9865a617da6c8923f48857689c630fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5fd6971f511ea9d2eda373ab4e7a513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab5fd6971f511ea9d2eda373ab4e7a513">DIVM2</a>&#160;&#160;&#160;(0x0004u)   /* MCLK Divider Bit: 2 */</td></tr>
<tr class="separator:ab5fd6971f511ea9d2eda373ab4e7a513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a350876fdb12fcdd2cee9508b7c50c7d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a350876fdb12fcdd2cee9508b7c50c7d7">DIVS0</a>&#160;&#160;&#160;(0x0010u)   /* SMCLK Divider Bit: 0 */</td></tr>
<tr class="separator:a350876fdb12fcdd2cee9508b7c50c7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f1311376e4b7fa7406230d48ad9887e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f1311376e4b7fa7406230d48ad9887e">DIVS1</a>&#160;&#160;&#160;(0x0020u)   /* SMCLK Divider Bit: 1 */</td></tr>
<tr class="separator:a4f1311376e4b7fa7406230d48ad9887e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a017a891d197c11061ac00e880f8f9941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a017a891d197c11061ac00e880f8f9941">DIVS2</a>&#160;&#160;&#160;(0x0040u)   /* SMCLK Divider Bit: 2 */</td></tr>
<tr class="separator:a017a891d197c11061ac00e880f8f9941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10b20d07a0481a701a5c5773d90b4970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a10b20d07a0481a701a5c5773d90b4970">DIVA0</a>&#160;&#160;&#160;(0x0100u)   /* ACLK Divider Bit: 0 */</td></tr>
<tr class="separator:a10b20d07a0481a701a5c5773d90b4970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbe0d4b1574a12089441ed75876d6ac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afbe0d4b1574a12089441ed75876d6ac2">DIVA1</a>&#160;&#160;&#160;(0x0200u)   /* ACLK Divider Bit: 1 */</td></tr>
<tr class="separator:afbe0d4b1574a12089441ed75876d6ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ced1cabe84e83ddaba3c35bbde86d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0ced1cabe84e83ddaba3c35bbde86d12">DIVA2</a>&#160;&#160;&#160;(0x0400u)   /* ACLK Divider Bit: 2 */</td></tr>
<tr class="separator:a0ced1cabe84e83ddaba3c35bbde86d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada411716ccbe419758303979523a290d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada411716ccbe419758303979523a290d">DIVPA0</a>&#160;&#160;&#160;(0x1000u)   /* ACLK from Pin Divider Bit: 0 */</td></tr>
<tr class="separator:ada411716ccbe419758303979523a290d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69c0a47333bc9109f4c1b47e98475beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a69c0a47333bc9109f4c1b47e98475beb">DIVPA1</a>&#160;&#160;&#160;(0x2000u)   /* ACLK from Pin Divider Bit: 1 */</td></tr>
<tr class="separator:a69c0a47333bc9109f4c1b47e98475beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a996812c891f294b4899e08fd00aaa545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a996812c891f294b4899e08fd00aaa545">DIVPA2</a>&#160;&#160;&#160;(0x4000u)   /* ACLK from Pin Divider Bit: 2 */</td></tr>
<tr class="separator:a996812c891f294b4899e08fd00aaa545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dd9c3dc64e3f1880b80d5499bc58f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0dd9c3dc64e3f1880b80d5499bc58f41">DIVM0_L</a>&#160;&#160;&#160;(0x0001u)   /* MCLK Divider Bit: 0 */</td></tr>
<tr class="separator:a0dd9c3dc64e3f1880b80d5499bc58f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a388ec74ea87ff898862d9a4228108c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a388ec74ea87ff898862d9a4228108c05">DIVM1_L</a>&#160;&#160;&#160;(0x0002u)   /* MCLK Divider Bit: 1 */</td></tr>
<tr class="separator:a388ec74ea87ff898862d9a4228108c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fd3931424a060f95c21da5126ade70e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0fd3931424a060f95c21da5126ade70e">DIVM2_L</a>&#160;&#160;&#160;(0x0004u)   /* MCLK Divider Bit: 2 */</td></tr>
<tr class="separator:a0fd3931424a060f95c21da5126ade70e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ebe01cea9125e85222b0cb007744474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1ebe01cea9125e85222b0cb007744474">DIVS0_L</a>&#160;&#160;&#160;(0x0010u)   /* SMCLK Divider Bit: 0 */</td></tr>
<tr class="separator:a1ebe01cea9125e85222b0cb007744474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea7ad30a1372f270639954ad5871e10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aea7ad30a1372f270639954ad5871e10d">DIVS1_L</a>&#160;&#160;&#160;(0x0020u)   /* SMCLK Divider Bit: 1 */</td></tr>
<tr class="separator:aea7ad30a1372f270639954ad5871e10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a992bcbb00fda119e1e4b0c89920c25cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a992bcbb00fda119e1e4b0c89920c25cf">DIVS2_L</a>&#160;&#160;&#160;(0x0040u)   /* SMCLK Divider Bit: 2 */</td></tr>
<tr class="separator:a992bcbb00fda119e1e4b0c89920c25cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80aef7d71410b7dd68fa35afcfb83ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a80aef7d71410b7dd68fa35afcfb83ba9">DIVA0_H</a>&#160;&#160;&#160;(0x0001u)   /* ACLK Divider Bit: 0 */</td></tr>
<tr class="separator:a80aef7d71410b7dd68fa35afcfb83ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8754689f6b91302166b11ec2b5984ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac8754689f6b91302166b11ec2b5984ba">DIVA1_H</a>&#160;&#160;&#160;(0x0002u)   /* ACLK Divider Bit: 1 */</td></tr>
<tr class="separator:ac8754689f6b91302166b11ec2b5984ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51fecc327d09c9b291d8d73abd61739d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a51fecc327d09c9b291d8d73abd61739d">DIVA2_H</a>&#160;&#160;&#160;(0x0004u)   /* ACLK Divider Bit: 2 */</td></tr>
<tr class="separator:a51fecc327d09c9b291d8d73abd61739d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9162d57a2f39751ccffe4fafccce564a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9162d57a2f39751ccffe4fafccce564a">DIVPA0_H</a>&#160;&#160;&#160;(0x0010u)   /* ACLK from Pin Divider Bit: 0 */</td></tr>
<tr class="separator:a9162d57a2f39751ccffe4fafccce564a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48374d296639072e922b8648c3bf264a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a48374d296639072e922b8648c3bf264a">DIVPA1_H</a>&#160;&#160;&#160;(0x0020u)   /* ACLK from Pin Divider Bit: 1 */</td></tr>
<tr class="separator:a48374d296639072e922b8648c3bf264a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0e112ffda6e1ad3b07c8dadc02c0d3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae0e112ffda6e1ad3b07c8dadc02c0d3f">DIVPA2_H</a>&#160;&#160;&#160;(0x0040u)   /* ACLK from Pin Divider Bit: 2 */</td></tr>
<tr class="separator:ae0e112ffda6e1ad3b07c8dadc02c0d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a493cf0e2906a5d96d8472be780db4554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a493cf0e2906a5d96d8472be780db4554">DIVM_0</a>&#160;&#160;&#160;(0x0000u)    /* MCLK Source Divider 0 */</td></tr>
<tr class="separator:a493cf0e2906a5d96d8472be780db4554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93ef77fc30258f320665c894475da389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a93ef77fc30258f320665c894475da389">DIVM_1</a>&#160;&#160;&#160;(0x0001u)    /* MCLK Source Divider 1 */</td></tr>
<tr class="separator:a93ef77fc30258f320665c894475da389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a5a893c141dec43db5088c4472ab8c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6a5a893c141dec43db5088c4472ab8c4">DIVM_2</a>&#160;&#160;&#160;(0x0002u)    /* MCLK Source Divider 2 */</td></tr>
<tr class="separator:a6a5a893c141dec43db5088c4472ab8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a650bb6b309d4597a57fac6240eb197e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a650bb6b309d4597a57fac6240eb197e8">DIVM_3</a>&#160;&#160;&#160;(0x0003u)    /* MCLK Source Divider 3 */</td></tr>
<tr class="separator:a650bb6b309d4597a57fac6240eb197e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a045625153ccda5ac59a7763c4abf05dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a045625153ccda5ac59a7763c4abf05dc">DIVM_4</a>&#160;&#160;&#160;(0x0004u)    /* MCLK Source Divider 4 */</td></tr>
<tr class="separator:a045625153ccda5ac59a7763c4abf05dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4388d2490bc43f7f5e21b019da0b5390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4388d2490bc43f7f5e21b019da0b5390">DIVM_5</a>&#160;&#160;&#160;(0x0005u)    /* MCLK Source Divider 5 */</td></tr>
<tr class="separator:a4388d2490bc43f7f5e21b019da0b5390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cda538dd8e4dddb5dea6db6a4a95935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9cda538dd8e4dddb5dea6db6a4a95935">DIVM_6</a>&#160;&#160;&#160;(0x0006u)    /* MCLK Source Divider 6 */</td></tr>
<tr class="separator:a9cda538dd8e4dddb5dea6db6a4a95935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81796d59dc1f56cb6c324d38f90aa65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae81796d59dc1f56cb6c324d38f90aa65">DIVM_7</a>&#160;&#160;&#160;(0x0007u)    /* MCLK Source Divider 7 */</td></tr>
<tr class="separator:ae81796d59dc1f56cb6c324d38f90aa65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22aef947d8ad2de6a046550da4fe1e60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22aef947d8ad2de6a046550da4fe1e60">DIVM__1</a>&#160;&#160;&#160;(0x0000u)    /* MCLK Source Divider f(MCLK)/1 */</td></tr>
<tr class="separator:a22aef947d8ad2de6a046550da4fe1e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6cc7777c096b72d1e247c0a01c6127e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6cc7777c096b72d1e247c0a01c6127e">DIVM__2</a>&#160;&#160;&#160;(0x0001u)    /* MCLK Source Divider f(MCLK)/2 */</td></tr>
<tr class="separator:af6cc7777c096b72d1e247c0a01c6127e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa70bbab33c3a76d82274f09bbf48dc8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa70bbab33c3a76d82274f09bbf48dc8c">DIVM__4</a>&#160;&#160;&#160;(0x0002u)    /* MCLK Source Divider f(MCLK)/4 */</td></tr>
<tr class="separator:aa70bbab33c3a76d82274f09bbf48dc8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e20620264b0962b2bd17c91bc28047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81e20620264b0962b2bd17c91bc28047">DIVM__8</a>&#160;&#160;&#160;(0x0003u)    /* MCLK Source Divider f(MCLK)/8 */</td></tr>
<tr class="separator:a81e20620264b0962b2bd17c91bc28047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd224fb15d2ba3f1d0efd990fd379d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd224fb15d2ba3f1d0efd990fd379d46">DIVM__16</a>&#160;&#160;&#160;(0x0004u)    /* MCLK Source Divider f(MCLK)/16 */</td></tr>
<tr class="separator:afd224fb15d2ba3f1d0efd990fd379d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa06702f082d3a19a92afc03c7cfc02cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa06702f082d3a19a92afc03c7cfc02cd">DIVM__32</a>&#160;&#160;&#160;(0x0005u)    /* MCLK Source Divider f(MCLK)/32 */</td></tr>
<tr class="separator:aa06702f082d3a19a92afc03c7cfc02cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27ee871cb6611578014d4d8630ec1e84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a27ee871cb6611578014d4d8630ec1e84">DIVS_0</a>&#160;&#160;&#160;(0x0000u)    /* SMCLK Source Divider 0 */</td></tr>
<tr class="separator:a27ee871cb6611578014d4d8630ec1e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae27b5aeb7918fcd60dbd876560f50827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae27b5aeb7918fcd60dbd876560f50827">DIVS_1</a>&#160;&#160;&#160;(0x0010u)    /* SMCLK Source Divider 1 */</td></tr>
<tr class="separator:ae27b5aeb7918fcd60dbd876560f50827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80622b3d880944ec119252938b03f6a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a80622b3d880944ec119252938b03f6a8">DIVS_2</a>&#160;&#160;&#160;(0x0020u)    /* SMCLK Source Divider 2 */</td></tr>
<tr class="separator:a80622b3d880944ec119252938b03f6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0d4e200e4678c65037f15b4179ff2f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af0d4e200e4678c65037f15b4179ff2f5">DIVS_3</a>&#160;&#160;&#160;(0x0030u)    /* SMCLK Source Divider 3 */</td></tr>
<tr class="separator:af0d4e200e4678c65037f15b4179ff2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af886ecb240932a240798f6c734f6b4dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af886ecb240932a240798f6c734f6b4dc">DIVS_4</a>&#160;&#160;&#160;(0x0040u)    /* SMCLK Source Divider 4 */</td></tr>
<tr class="separator:af886ecb240932a240798f6c734f6b4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79676fc61530c1dc8f907e1c35f97337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a79676fc61530c1dc8f907e1c35f97337">DIVS_5</a>&#160;&#160;&#160;(0x0050u)    /* SMCLK Source Divider 5 */</td></tr>
<tr class="separator:a79676fc61530c1dc8f907e1c35f97337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad46107c88dab442531c8a23c25308c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad46107c88dab442531c8a23c25308c26">DIVS_6</a>&#160;&#160;&#160;(0x0060u)    /* SMCLK Source Divider 6 */</td></tr>
<tr class="separator:ad46107c88dab442531c8a23c25308c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15f2b301d26bd2ea1a5655011b1171f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a15f2b301d26bd2ea1a5655011b1171f3">DIVS_7</a>&#160;&#160;&#160;(0x0070u)    /* SMCLK Source Divider 7 */</td></tr>
<tr class="separator:a15f2b301d26bd2ea1a5655011b1171f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a045fc358f5c9223afe48681113460b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a045fc358f5c9223afe48681113460b94">DIVS__1</a>&#160;&#160;&#160;(0x0000u)    /* SMCLK Source Divider f(SMCLK)/1 */</td></tr>
<tr class="separator:a045fc358f5c9223afe48681113460b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeaef6a7aee4c91577816759ca78c6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaeaef6a7aee4c91577816759ca78c6b2">DIVS__2</a>&#160;&#160;&#160;(0x0010u)    /* SMCLK Source Divider f(SMCLK)/2 */</td></tr>
<tr class="separator:aaeaef6a7aee4c91577816759ca78c6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c7bb4ddfe343d4b1aeef94d3f7b9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29c7bb4ddfe343d4b1aeef94d3f7b9df">DIVS__4</a>&#160;&#160;&#160;(0x0020u)    /* SMCLK Source Divider f(SMCLK)/4 */</td></tr>
<tr class="separator:a29c7bb4ddfe343d4b1aeef94d3f7b9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf9ea8e3d103825d9176da45aa30bd6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adf9ea8e3d103825d9176da45aa30bd6d">DIVS__8</a>&#160;&#160;&#160;(0x0030u)    /* SMCLK Source Divider f(SMCLK)/8 */</td></tr>
<tr class="separator:adf9ea8e3d103825d9176da45aa30bd6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc9056a7c1e603c839156605b7f5572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#accc9056a7c1e603c839156605b7f5572">DIVS__16</a>&#160;&#160;&#160;(0x0040u)    /* SMCLK Source Divider f(SMCLK)/16 */</td></tr>
<tr class="separator:accc9056a7c1e603c839156605b7f5572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1973dc28967666728421be7ac09eb0a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1973dc28967666728421be7ac09eb0a9">DIVS__32</a>&#160;&#160;&#160;(0x0050u)    /* SMCLK Source Divider f(SMCLK)/32 */</td></tr>
<tr class="separator:a1973dc28967666728421be7ac09eb0a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ec9c8ac9067beef3ae76e33efd64c7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2ec9c8ac9067beef3ae76e33efd64c7d">DIVA_0</a>&#160;&#160;&#160;(0x0000u)    /* ACLK Source Divider 0 */</td></tr>
<tr class="separator:a2ec9c8ac9067beef3ae76e33efd64c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab873013fc2a9cef3487d2eb49fc48e14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab873013fc2a9cef3487d2eb49fc48e14">DIVA_1</a>&#160;&#160;&#160;(0x0100u)    /* ACLK Source Divider 1 */</td></tr>
<tr class="separator:ab873013fc2a9cef3487d2eb49fc48e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcd5687d63c284e9e147c40b09f00961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adcd5687d63c284e9e147c40b09f00961">DIVA_2</a>&#160;&#160;&#160;(0x0200u)    /* ACLK Source Divider 2 */</td></tr>
<tr class="separator:adcd5687d63c284e9e147c40b09f00961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad745323e830b6cc76f49123d305a8117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad745323e830b6cc76f49123d305a8117">DIVA_3</a>&#160;&#160;&#160;(0x0300u)    /* ACLK Source Divider 3 */</td></tr>
<tr class="separator:ad745323e830b6cc76f49123d305a8117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a709c0852560b6eb4024097c98e051493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a709c0852560b6eb4024097c98e051493">DIVA_4</a>&#160;&#160;&#160;(0x0400u)    /* ACLK Source Divider 4 */</td></tr>
<tr class="separator:a709c0852560b6eb4024097c98e051493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f272989547429dd284f892751a79451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9f272989547429dd284f892751a79451">DIVA_5</a>&#160;&#160;&#160;(0x0500u)    /* ACLK Source Divider 5 */</td></tr>
<tr class="separator:a9f272989547429dd284f892751a79451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca2c958b0f76af6a675ec63892abcbc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aca2c958b0f76af6a675ec63892abcbc2">DIVA_6</a>&#160;&#160;&#160;(0x0600u)    /* ACLK Source Divider 6 */</td></tr>
<tr class="separator:aca2c958b0f76af6a675ec63892abcbc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa53b82a6c09c5ab60b38c87669698e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa53b82a6c09c5ab60b38c87669698e93">DIVA_7</a>&#160;&#160;&#160;(0x0700u)    /* ACLK Source Divider 7 */</td></tr>
<tr class="separator:aa53b82a6c09c5ab60b38c87669698e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca535fb8ffb0262a7cec8b96a14e177b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aca535fb8ffb0262a7cec8b96a14e177b">DIVA__1</a>&#160;&#160;&#160;(0x0000u)    /* ACLK Source Divider f(ACLK)/1 */</td></tr>
<tr class="separator:aca535fb8ffb0262a7cec8b96a14e177b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f1e9e927da65fb3ce0df2bfa0404f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f1e9e927da65fb3ce0df2bfa0404f21">DIVA__2</a>&#160;&#160;&#160;(0x0100u)    /* ACLK Source Divider f(ACLK)/2 */</td></tr>
<tr class="separator:a6f1e9e927da65fb3ce0df2bfa0404f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad88b16c2b9dbe85c1e2dfdae1acc992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad88b16c2b9dbe85c1e2dfdae1acc992">DIVA__4</a>&#160;&#160;&#160;(0x0200u)    /* ACLK Source Divider f(ACLK)/4 */</td></tr>
<tr class="separator:aad88b16c2b9dbe85c1e2dfdae1acc992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a636c6870572b18dbfb94fba68e1938c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a636c6870572b18dbfb94fba68e1938c8">DIVA__8</a>&#160;&#160;&#160;(0x0300u)    /* ACLK Source Divider f(ACLK)/8 */</td></tr>
<tr class="separator:a636c6870572b18dbfb94fba68e1938c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d7181364fec6250e79535be80a38c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7d7181364fec6250e79535be80a38c05">DIVA__16</a>&#160;&#160;&#160;(0x0400u)    /* ACLK Source Divider f(ACLK)/16 */</td></tr>
<tr class="separator:a7d7181364fec6250e79535be80a38c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4010f24306ace195dfecdd422569d533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4010f24306ace195dfecdd422569d533">DIVA__32</a>&#160;&#160;&#160;(0x0500u)    /* ACLK Source Divider f(ACLK)/32 */</td></tr>
<tr class="separator:a4010f24306ace195dfecdd422569d533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a038e3c49f5b93023fc2b19a3f176b9a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a038e3c49f5b93023fc2b19a3f176b9a2">DIVPA_0</a>&#160;&#160;&#160;(0x0000u)    /* ACLK from Pin Source Divider 0 */</td></tr>
<tr class="separator:a038e3c49f5b93023fc2b19a3f176b9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3da5e2fb341ed0d105b9ff64ffdef58f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3da5e2fb341ed0d105b9ff64ffdef58f">DIVPA_1</a>&#160;&#160;&#160;(0x1000u)    /* ACLK from Pin Source Divider 1 */</td></tr>
<tr class="separator:a3da5e2fb341ed0d105b9ff64ffdef58f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f565d78afaceb6cf84907de7543a83b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f565d78afaceb6cf84907de7543a83b">DIVPA_2</a>&#160;&#160;&#160;(0x2000u)    /* ACLK from Pin Source Divider 2 */</td></tr>
<tr class="separator:a4f565d78afaceb6cf84907de7543a83b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb8c799020e8826cbe68697ef718d50d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acb8c799020e8826cbe68697ef718d50d">DIVPA_3</a>&#160;&#160;&#160;(0x3000u)    /* ACLK from Pin Source Divider 3 */</td></tr>
<tr class="separator:acb8c799020e8826cbe68697ef718d50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee0615afaa68680bc2924f7ed090c46b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee0615afaa68680bc2924f7ed090c46b">DIVPA_4</a>&#160;&#160;&#160;(0x4000u)    /* ACLK from Pin Source Divider 4 */</td></tr>
<tr class="separator:aee0615afaa68680bc2924f7ed090c46b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e31d12d0e9022221a7b2693c3f4728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2e31d12d0e9022221a7b2693c3f4728">DIVPA_5</a>&#160;&#160;&#160;(0x5000u)    /* ACLK from Pin Source Divider 5 */</td></tr>
<tr class="separator:ac2e31d12d0e9022221a7b2693c3f4728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36dedb84af8cf66b409fab739572e862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a36dedb84af8cf66b409fab739572e862">DIVPA_6</a>&#160;&#160;&#160;(0x6000u)    /* ACLK from Pin Source Divider 6 */</td></tr>
<tr class="separator:a36dedb84af8cf66b409fab739572e862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a427675148de9068d5cb009a1e89ce63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a427675148de9068d5cb009a1e89ce63c">DIVPA_7</a>&#160;&#160;&#160;(0x7000u)    /* ACLK from Pin Source Divider 7 */</td></tr>
<tr class="separator:a427675148de9068d5cb009a1e89ce63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82a2b9be71df43cd1b3b643b319dfda5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82a2b9be71df43cd1b3b643b319dfda5">DIVPA__1</a>&#160;&#160;&#160;(0x0000u)    /* ACLK from Pin Source Divider f(ACLK)/1 */</td></tr>
<tr class="separator:a82a2b9be71df43cd1b3b643b319dfda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a487c1c338fb22d660369f5141e195da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a487c1c338fb22d660369f5141e195da7">DIVPA__2</a>&#160;&#160;&#160;(0x1000u)    /* ACLK from Pin Source Divider f(ACLK)/2 */</td></tr>
<tr class="separator:a487c1c338fb22d660369f5141e195da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5f4a758021c209f45fa071637512bdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad5f4a758021c209f45fa071637512bdc">DIVPA__4</a>&#160;&#160;&#160;(0x2000u)    /* ACLK from Pin Source Divider f(ACLK)/4 */</td></tr>
<tr class="separator:ad5f4a758021c209f45fa071637512bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a45e0832775770a1f3871f4ddea474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a04a45e0832775770a1f3871f4ddea474">DIVPA__8</a>&#160;&#160;&#160;(0x3000u)    /* ACLK from Pin Source Divider f(ACLK)/8 */</td></tr>
<tr class="separator:a04a45e0832775770a1f3871f4ddea474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca2e249ac4941db4d91a025dc90883b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ca2e249ac4941db4d91a025dc90883b">DIVPA__16</a>&#160;&#160;&#160;(0x4000u)    /* ACLK from Pin Source Divider f(ACLK)/16 */</td></tr>
<tr class="separator:a6ca2e249ac4941db4d91a025dc90883b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae863a37c43530af57239925d70cb87c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae863a37c43530af57239925d70cb87c9">DIVPA__32</a>&#160;&#160;&#160;(0x5000u)    /* ACLK from Pin Source Divider f(ACLK)/32 */</td></tr>
<tr class="separator:ae863a37c43530af57239925d70cb87c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa335c7bb1d6559033be57c84b6b5c020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa335c7bb1d6559033be57c84b6b5c020">XT1OFF</a>&#160;&#160;&#160;(0x0001u)    /* High Frequency Oscillator 1 (XT1) disable */</td></tr>
<tr class="separator:aa335c7bb1d6559033be57c84b6b5c020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabec0a0c3b4b38654b80baaf321475f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabec0a0c3b4b38654b80baaf321475f6">SMCLKOFF</a>&#160;&#160;&#160;(0x0002u)    /* SMCLK Off */</td></tr>
<tr class="separator:aabec0a0c3b4b38654b80baaf321475f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb735abef7b97c2987cdaadd915cafd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abb735abef7b97c2987cdaadd915cafd4">XCAP0</a>&#160;&#160;&#160;(0x0004u)   /* XIN/XOUT Cap Bit: 0 */</td></tr>
<tr class="separator:abb735abef7b97c2987cdaadd915cafd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab327561d830a98a319a66fa3444c5f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab327561d830a98a319a66fa3444c5f66">XCAP1</a>&#160;&#160;&#160;(0x0008u)   /* XIN/XOUT Cap Bit: 1 */</td></tr>
<tr class="separator:ab327561d830a98a319a66fa3444c5f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59239ba4dc54670cbd115a8ad1592003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a59239ba4dc54670cbd115a8ad1592003">XT1BYPASS</a>&#160;&#160;&#160;(0x0010u)    /* XT1 bypass mode : 0: internal 1:sourced from external pin */</td></tr>
<tr class="separator:a59239ba4dc54670cbd115a8ad1592003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0ff81b5f5230ddce2bd32a979d5ed3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0ff81b5f5230ddce2bd32a979d5ed3c">XTS</a>&#160;&#160;&#160;(0x0020u)   /* 1: Selects high-freq. oscillator */</td></tr>
<tr class="separator:ac0ff81b5f5230ddce2bd32a979d5ed3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f84f837002240e227fc2979048e5a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8f84f837002240e227fc2979048e5a92">XT1DRIVE0</a>&#160;&#160;&#160;(0x0040u)    /* XT1 Drive Level mode Bit 0 */</td></tr>
<tr class="separator:a8f84f837002240e227fc2979048e5a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91a4c57f7a16bd1c3823a19918409f54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a91a4c57f7a16bd1c3823a19918409f54">XT1DRIVE1</a>&#160;&#160;&#160;(0x0080u)    /* XT1 Drive Level mode Bit 1 */</td></tr>
<tr class="separator:a91a4c57f7a16bd1c3823a19918409f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a052f8b7f8b9dca30943b9523ddee3981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a052f8b7f8b9dca30943b9523ddee3981">XT2OFF</a>&#160;&#160;&#160;(0x0100u)    /* High Frequency Oscillator 2 (XT2) disable */</td></tr>
<tr class="separator:a052f8b7f8b9dca30943b9523ddee3981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab27088dda733b5c4fbb469a3a9398da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab27088dda733b5c4fbb469a3a9398da9">XT2BYPASS</a>&#160;&#160;&#160;(0x1000u)    /* XT2 bypass mode : 0: internal 1:sourced from external pin */</td></tr>
<tr class="separator:ab27088dda733b5c4fbb469a3a9398da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac80958960a899f64e8f4ad988ed2147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac80958960a899f64e8f4ad988ed2147">XT2DRIVE0</a>&#160;&#160;&#160;(0x4000u)    /* XT2 Drive Level mode Bit 0 */</td></tr>
<tr class="separator:aac80958960a899f64e8f4ad988ed2147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd0506fa93d26035d1fa7341c1e05d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd0506fa93d26035d1fa7341c1e05d81">XT2DRIVE1</a>&#160;&#160;&#160;(0x8000u)    /* XT2 Drive Level mode Bit 1 */</td></tr>
<tr class="separator:acd0506fa93d26035d1fa7341c1e05d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a266e0f564121b5c3a184253c771e5ca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a266e0f564121b5c3a184253c771e5ca5">XT1OFF_L</a>&#160;&#160;&#160;(0x0001u)    /* High Frequency Oscillator 1 (XT1) disable */</td></tr>
<tr class="separator:a266e0f564121b5c3a184253c771e5ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fa79db79aa5b8b209de4eabe10ee2c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7fa79db79aa5b8b209de4eabe10ee2c5">SMCLKOFF_L</a>&#160;&#160;&#160;(0x0002u)    /* SMCLK Off */</td></tr>
<tr class="separator:a7fa79db79aa5b8b209de4eabe10ee2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac04c17744b890df92f410cd989d1dd90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac04c17744b890df92f410cd989d1dd90">XCAP0_L</a>&#160;&#160;&#160;(0x0004u)   /* XIN/XOUT Cap Bit: 0 */</td></tr>
<tr class="separator:ac04c17744b890df92f410cd989d1dd90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a614a49190e72cd91524db16fce7d336b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a614a49190e72cd91524db16fce7d336b">XCAP1_L</a>&#160;&#160;&#160;(0x0008u)   /* XIN/XOUT Cap Bit: 1 */</td></tr>
<tr class="separator:a614a49190e72cd91524db16fce7d336b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6052d620f31261cdddaaf16f9e8734d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6052d620f31261cdddaaf16f9e8734d7">XT1BYPASS_L</a>&#160;&#160;&#160;(0x0010u)    /* XT1 bypass mode : 0: internal 1:sourced from external pin */</td></tr>
<tr class="separator:a6052d620f31261cdddaaf16f9e8734d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a42fcc76c654b04e5e0eff51d368c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a42fcc76c654b04e5e0eff51d368c1f">XTS_L</a>&#160;&#160;&#160;(0x0020u)   /* 1: Selects high-freq. oscillator */</td></tr>
<tr class="separator:a7a42fcc76c654b04e5e0eff51d368c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab43beb999df22250be921c8e89caf4ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab43beb999df22250be921c8e89caf4ba">XT1DRIVE0_L</a>&#160;&#160;&#160;(0x0040u)    /* XT1 Drive Level mode Bit 0 */</td></tr>
<tr class="separator:ab43beb999df22250be921c8e89caf4ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7b0849ee859d589ad9d87610b17e8cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab7b0849ee859d589ad9d87610b17e8cf">XT1DRIVE1_L</a>&#160;&#160;&#160;(0x0080u)    /* XT1 Drive Level mode Bit 1 */</td></tr>
<tr class="separator:ab7b0849ee859d589ad9d87610b17e8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a798bd21dc8d41ad56f79488aebbb54b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a798bd21dc8d41ad56f79488aebbb54b2">XT2OFF_H</a>&#160;&#160;&#160;(0x0001u)    /* High Frequency Oscillator 2 (XT2) disable */</td></tr>
<tr class="separator:a798bd21dc8d41ad56f79488aebbb54b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0442a2e664bb8bc176023654b883104b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0442a2e664bb8bc176023654b883104b">XT2BYPASS_H</a>&#160;&#160;&#160;(0x0010u)    /* XT2 bypass mode : 0: internal 1:sourced from external pin */</td></tr>
<tr class="separator:a0442a2e664bb8bc176023654b883104b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6311c0433e0d4eeb5ce0689759115633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6311c0433e0d4eeb5ce0689759115633">XT2DRIVE0_H</a>&#160;&#160;&#160;(0x0040u)    /* XT2 Drive Level mode Bit 0 */</td></tr>
<tr class="separator:a6311c0433e0d4eeb5ce0689759115633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7fba49e8e72d21a638e04d25e2d991c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac7fba49e8e72d21a638e04d25e2d991c">XT2DRIVE1_H</a>&#160;&#160;&#160;(0x0080u)    /* XT2 Drive Level mode Bit 1 */</td></tr>
<tr class="separator:ac7fba49e8e72d21a638e04d25e2d991c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e1ab7354b6b42d7f8aa219af529dbda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e1ab7354b6b42d7f8aa219af529dbda">XCAP_0</a>&#160;&#160;&#160;(0x0000u)    /* XIN/XOUT Cap 0 */</td></tr>
<tr class="separator:a3e1ab7354b6b42d7f8aa219af529dbda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0c275c45d19c84f5edf7d7148935d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af0c275c45d19c84f5edf7d7148935d95">XCAP_1</a>&#160;&#160;&#160;(0x0004u)    /* XIN/XOUT Cap 1 */</td></tr>
<tr class="separator:af0c275c45d19c84f5edf7d7148935d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a589aa43c062ec99964795c11ffe8bf38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a589aa43c062ec99964795c11ffe8bf38">XCAP_2</a>&#160;&#160;&#160;(0x0008u)    /* XIN/XOUT Cap 2 */</td></tr>
<tr class="separator:a589aa43c062ec99964795c11ffe8bf38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87d2ff960bbfa72c9551a76a8bc867d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a87d2ff960bbfa72c9551a76a8bc867d0">XCAP_3</a>&#160;&#160;&#160;(0x000Cu)    /* XIN/XOUT Cap 3 */</td></tr>
<tr class="separator:a87d2ff960bbfa72c9551a76a8bc867d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab0e8b7a54689d412262465614e716b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1ab0e8b7a54689d412262465614e716b">XT1DRIVE_0</a>&#160;&#160;&#160;(0x0000u)    /* XT1 Drive Level mode: 0 */</td></tr>
<tr class="separator:a1ab0e8b7a54689d412262465614e716b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ec43e66327a4474e0347213aa9e44c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9ec43e66327a4474e0347213aa9e44c8">XT1DRIVE_1</a>&#160;&#160;&#160;(0x0040u)    /* XT1 Drive Level mode: 1 */</td></tr>
<tr class="separator:a9ec43e66327a4474e0347213aa9e44c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed5a033cf2823cbbec61f82a2ed22621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aed5a033cf2823cbbec61f82a2ed22621">XT1DRIVE_2</a>&#160;&#160;&#160;(0x0080u)    /* XT1 Drive Level mode: 2 */</td></tr>
<tr class="separator:aed5a033cf2823cbbec61f82a2ed22621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e4896183b159c1975a44f13e8d43c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e4896183b159c1975a44f13e8d43c47">XT1DRIVE_3</a>&#160;&#160;&#160;(0x00C0u)    /* XT1 Drive Level mode: 3 */</td></tr>
<tr class="separator:a5e4896183b159c1975a44f13e8d43c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a5d1da5cace8eed8ed6176a6e54bf79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8a5d1da5cace8eed8ed6176a6e54bf79">XT2DRIVE_0</a>&#160;&#160;&#160;(0x0000u)    /* XT2 Drive Level mode: 0 */</td></tr>
<tr class="separator:a8a5d1da5cace8eed8ed6176a6e54bf79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab230934769bd4d78a016e5a5d3c4dc11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab230934769bd4d78a016e5a5d3c4dc11">XT2DRIVE_1</a>&#160;&#160;&#160;(0x4000u)    /* XT2 Drive Level mode: 1 */</td></tr>
<tr class="separator:ab230934769bd4d78a016e5a5d3c4dc11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0431062a8884bba3510ad96807a16c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab0431062a8884bba3510ad96807a16c2">XT2DRIVE_2</a>&#160;&#160;&#160;(0x8000u)    /* XT2 Drive Level mode: 2 */</td></tr>
<tr class="separator:ab0431062a8884bba3510ad96807a16c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f5c6fea12b574bc23b0c21ac002f5a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f5c6fea12b574bc23b0c21ac002f5a0">XT2DRIVE_3</a>&#160;&#160;&#160;(0xC000u)    /* XT2 Drive Level mode: 3 */</td></tr>
<tr class="separator:a1f5c6fea12b574bc23b0c21ac002f5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a696e593b2c57d55e71e36e64816a65fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a696e593b2c57d55e71e36e64816a65fb">DCOFFG</a>&#160;&#160;&#160;(0x0001u)    /* DCO Fault Flag */</td></tr>
<tr class="separator:a696e593b2c57d55e71e36e64816a65fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c40c9144ddecdf6504f58d0842743d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a24c40c9144ddecdf6504f58d0842743d">XT1LFOFFG</a>&#160;&#160;&#160;(0x0002u)    /* XT1 Low Frequency Oscillator Fault Flag */</td></tr>
<tr class="separator:a24c40c9144ddecdf6504f58d0842743d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aaaa4b6d0c8785ddd571fd6701cb049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2aaaa4b6d0c8785ddd571fd6701cb049">XT1HFOFFG</a>&#160;&#160;&#160;(0x0004u)    /* XT1 High Frequency Oscillator 1 Fault Flag */</td></tr>
<tr class="separator:a2aaaa4b6d0c8785ddd571fd6701cb049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a341a38a370737208b3048c45e588ca72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a341a38a370737208b3048c45e588ca72">XT2OFFG</a>&#160;&#160;&#160;(0x0008u)    /* High Frequency Oscillator 2 Fault Flag */</td></tr>
<tr class="separator:a341a38a370737208b3048c45e588ca72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cad145d6e33b6508bbc696eabf295c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1cad145d6e33b6508bbc696eabf295c9">DCOFFG_L</a>&#160;&#160;&#160;(0x0001u)    /* DCO Fault Flag */</td></tr>
<tr class="separator:a1cad145d6e33b6508bbc696eabf295c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94ab3c790a1a1374aad2175f89e411e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a94ab3c790a1a1374aad2175f89e411e3">XT1LFOFFG_L</a>&#160;&#160;&#160;(0x0002u)    /* XT1 Low Frequency Oscillator Fault Flag */</td></tr>
<tr class="separator:a94ab3c790a1a1374aad2175f89e411e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88abc94d81db5eaa00127e1bed2ab623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a88abc94d81db5eaa00127e1bed2ab623">XT1HFOFFG_L</a>&#160;&#160;&#160;(0x0004u)    /* XT1 High Frequency Oscillator 1 Fault Flag */</td></tr>
<tr class="separator:a88abc94d81db5eaa00127e1bed2ab623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83dd048ffa91cd3000cd52ced9b7f5a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a83dd048ffa91cd3000cd52ced9b7f5a3">XT2OFFG_L</a>&#160;&#160;&#160;(0x0008u)    /* High Frequency Oscillator 2 Fault Flag */</td></tr>
<tr class="separator:a83dd048ffa91cd3000cd52ced9b7f5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a022012321f1f5b0f3315d398c1d54b66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a022012321f1f5b0f3315d398c1d54b66">ACLKREQEN</a>&#160;&#160;&#160;(0x0001u)    /* ACLK Clock Request Enable */</td></tr>
<tr class="separator:a022012321f1f5b0f3315d398c1d54b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d9611b1a541e083a480d589829c714d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6d9611b1a541e083a480d589829c714d">MCLKREQEN</a>&#160;&#160;&#160;(0x0002u)    /* MCLK Clock Request Enable */</td></tr>
<tr class="separator:a6d9611b1a541e083a480d589829c714d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace5ddc929dd8a38d5ef2d2597ba90f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace5ddc929dd8a38d5ef2d2597ba90f2d">SMCLKREQEN</a>&#160;&#160;&#160;(0x0004u)    /* SMCLK Clock Request Enable */</td></tr>
<tr class="separator:ace5ddc929dd8a38d5ef2d2597ba90f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a422623b5602e1ec82e0648ed52d120f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a422623b5602e1ec82e0648ed52d120f3">MODOSCREQEN</a>&#160;&#160;&#160;(0x0008u)    /* MODOSC Clock Request Enable */</td></tr>
<tr class="separator:a422623b5602e1ec82e0648ed52d120f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae22485a246b41f2fc6752bcd5791d9e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae22485a246b41f2fc6752bcd5791d9e2">ACLKREQEN_L</a>&#160;&#160;&#160;(0x0001u)    /* ACLK Clock Request Enable */</td></tr>
<tr class="separator:ae22485a246b41f2fc6752bcd5791d9e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a02e2f924a69feec195c3d284556c95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a02e2f924a69feec195c3d284556c95">MCLKREQEN_L</a>&#160;&#160;&#160;(0x0002u)    /* MCLK Clock Request Enable */</td></tr>
<tr class="separator:a5a02e2f924a69feec195c3d284556c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f8cddabd6540d26c998d040178695f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a90f8cddabd6540d26c998d040178695f">SMCLKREQEN_L</a>&#160;&#160;&#160;(0x0004u)    /* SMCLK Clock Request Enable */</td></tr>
<tr class="separator:a90f8cddabd6540d26c998d040178695f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ddc89f519a5114f46aaa53b2d2c56a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5ddc89f519a5114f46aaa53b2d2c56a2">MODOSCREQEN_L</a>&#160;&#160;&#160;(0x0008u)    /* MODOSC Clock Request Enable */</td></tr>
<tr class="separator:a5ddc89f519a5114f46aaa53b2d2c56a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ab86a5598521128cd9270955d4b1cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>&#160;&#160;&#160;(0x0000u)  /* USCI Ax Control Word Register 0 */</td></tr>
<tr class="separator:a4ab86a5598521128cd9270955d4b1cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3c6355cea7ace48c98e7a503fca73f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af3c6355cea7ace48c98e7a503fca73f3">OFS_UCAxCTLW0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a></td></tr>
<tr class="separator:af3c6355cea7ace48c98e7a503fca73f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6cf3554628c946dc5e1bc1921ac5755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6cf3554628c946dc5e1bc1921ac5755">OFS_UCAxCTLW0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>+1</td></tr>
<tr class="separator:ac6cf3554628c946dc5e1bc1921ac5755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36ec4a7d7148a6a6732cb137b829b532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a36ec4a7d7148a6a6732cb137b829b532">OFS_UCAxCTL0</a>&#160;&#160;&#160;(0x0001u)</td></tr>
<tr class="separator:a36ec4a7d7148a6a6732cb137b829b532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdac4af93a50fac2a7f74de4a0360249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afdac4af93a50fac2a7f74de4a0360249">OFS_UCAxCTL1</a>&#160;&#160;&#160;(0x0000u)</td></tr>
<tr class="separator:afdac4af93a50fac2a7f74de4a0360249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af396abaeff770866497e753364c379dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af396abaeff770866497e753364c379dd">UCAxCTL1</a>&#160;&#160;&#160;UCAxCTLW0_L  /* USCI Ax Control Register 1 */</td></tr>
<tr class="separator:af396abaeff770866497e753364c379dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6684b9d3ee5b249b9c96a208eabe2c91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6684b9d3ee5b249b9c96a208eabe2c91">UCAxCTL0</a>&#160;&#160;&#160;UCAxCTLW0_H  /* USCI Ax Control Register 0 */</td></tr>
<tr class="separator:a6684b9d3ee5b249b9c96a208eabe2c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba3b79c48e09574d5825aa305590b709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709">OFS_UCAxBRW</a>&#160;&#160;&#160;(0x0006u)  /* USCI Ax Baud Word Rate 0 */</td></tr>
<tr class="separator:aba3b79c48e09574d5825aa305590b709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5be5c0c34bf38a3774cc386d66a4b750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5be5c0c34bf38a3774cc386d66a4b750">OFS_UCAxBRW_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709">OFS_UCAxBRW</a></td></tr>
<tr class="separator:a5be5c0c34bf38a3774cc386d66a4b750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc8614e9964c9d5d8d5a1f3e1b5da86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7bc8614e9964c9d5d8d5a1f3e1b5da86">OFS_UCAxBRW_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709">OFS_UCAxBRW</a>+1</td></tr>
<tr class="separator:a7bc8614e9964c9d5d8d5a1f3e1b5da86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce1b646515453e3a5d0bf518372ebfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ce1b646515453e3a5d0bf518372ebfb">OFS_UCAxBR0</a>&#160;&#160;&#160;(0x0006u)</td></tr>
<tr class="separator:a3ce1b646515453e3a5d0bf518372ebfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47741caf04dcbc03e45348aefd09b206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a47741caf04dcbc03e45348aefd09b206">OFS_UCAxBR1</a>&#160;&#160;&#160;(0x0007u)</td></tr>
<tr class="separator:a47741caf04dcbc03e45348aefd09b206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8c594dfa352408bde261e2b422b944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1b8c594dfa352408bde261e2b422b944">UCAxBR0</a>&#160;&#160;&#160;UCAxBRW_L /* USCI Ax Baud Rate 0 */</td></tr>
<tr class="separator:a1b8c594dfa352408bde261e2b422b944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64269a445d788a89eb48e0f85d55a68d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a64269a445d788a89eb48e0f85d55a68d">UCAxBR1</a>&#160;&#160;&#160;UCAxBRW_H /* USCI Ax Baud Rate 1 */</td></tr>
<tr class="separator:a64269a445d788a89eb48e0f85d55a68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2209c2f9030e2cfa108e8341eeb2c7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa2209c2f9030e2cfa108e8341eeb2c7a">OFS_UCAxMCTL</a>&#160;&#160;&#160;(0x0008u)  /* USCI Ax Modulation Control */</td></tr>
<tr class="separator:aa2209c2f9030e2cfa108e8341eeb2c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4839785657c752372f7f0794647008ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4839785657c752372f7f0794647008ee">OFS_UCAxSTAT</a>&#160;&#160;&#160;(0x000Au)  /* USCI Ax Status Register */</td></tr>
<tr class="separator:a4839785657c752372f7f0794647008ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab61adf23c0746df96a079cbd3d5a64a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab61adf23c0746df96a079cbd3d5a64a0">OFS_UCAxRXBUF</a>&#160;&#160;&#160;(0x000Cu)  /* USCI Ax Receive Buffer */</td></tr>
<tr class="separator:ab61adf23c0746df96a079cbd3d5a64a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a814a477e90226bc66c3fce40f022d762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762">OFS_UCAxTXBUF</a>&#160;&#160;&#160;(0x000Eu)  /* USCI Ax Transmit Buffer */</td></tr>
<tr class="separator:a814a477e90226bc66c3fce40f022d762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad871fc772f53a852bb9734b56799819d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad871fc772f53a852bb9734b56799819d">OFS_UCAxABCTL</a>&#160;&#160;&#160;(0x0010u)  /* USCI Ax LIN Control */</td></tr>
<tr class="separator:ad871fc772f53a852bb9734b56799819d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acca2ba1b3973ee5b4c2c9265a79306ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acca2ba1b3973ee5b4c2c9265a79306ba">OFS_UCAxIRCTL</a>&#160;&#160;&#160;(0x0012u)  /* USCI Ax IrDA Transmit Control */</td></tr>
<tr class="separator:acca2ba1b3973ee5b4c2c9265a79306ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72de0e9c0ac946ba17025929890a24e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a72de0e9c0ac946ba17025929890a24e2">OFS_UCAxIRCTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acca2ba1b3973ee5b4c2c9265a79306ba">OFS_UCAxIRCTL</a></td></tr>
<tr class="separator:a72de0e9c0ac946ba17025929890a24e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b65f82264f4906e8706b89d5cfe1487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6b65f82264f4906e8706b89d5cfe1487">OFS_UCAxIRCTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acca2ba1b3973ee5b4c2c9265a79306ba">OFS_UCAxIRCTL</a>+1</td></tr>
<tr class="separator:a6b65f82264f4906e8706b89d5cfe1487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e8630cb1814f615e414169b5191fed7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9e8630cb1814f615e414169b5191fed7">OFS_UCAxIRTCTL</a>&#160;&#160;&#160;(0x0012u)</td></tr>
<tr class="separator:a9e8630cb1814f615e414169b5191fed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a2ba45d130782dce5c8b180b23f7009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a2ba45d130782dce5c8b180b23f7009">OFS_UCAxIRRCTL</a>&#160;&#160;&#160;(0x0013u)</td></tr>
<tr class="separator:a5a2ba45d130782dce5c8b180b23f7009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82386af05739bbe2b3e6a39340f8c8b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82386af05739bbe2b3e6a39340f8c8b1">UCAxIRTCTL</a>&#160;&#160;&#160;UCAxIRCTL_L  /* USCI Ax IrDA Transmit Control */</td></tr>
<tr class="separator:a82386af05739bbe2b3e6a39340f8c8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e737012bc262f9c5823d954eef84f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e737012bc262f9c5823d954eef84f51">UCAxIRRCTL</a>&#160;&#160;&#160;UCAxIRCTL_H  /* USCI Ax IrDA Receive Control */</td></tr>
<tr class="separator:a0e737012bc262f9c5823d954eef84f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a770749c7c6427f1e56868783be3a5150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a770749c7c6427f1e56868783be3a5150">OFS_UCAxICTL</a>&#160;&#160;&#160;(0x001Cu)  /* USCI Ax Interrupt Enable Register */</td></tr>
<tr class="separator:a770749c7c6427f1e56868783be3a5150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfeb9fabf573d7ddb97ec53ab5325422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfeb9fabf573d7ddb97ec53ab5325422">OFS_UCAxICTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a770749c7c6427f1e56868783be3a5150">OFS_UCAxICTL</a></td></tr>
<tr class="separator:acfeb9fabf573d7ddb97ec53ab5325422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d0ed58a6dfedfda922239ceb140f251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d0ed58a6dfedfda922239ceb140f251">OFS_UCAxICTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a770749c7c6427f1e56868783be3a5150">OFS_UCAxICTL</a>+1</td></tr>
<tr class="separator:a1d0ed58a6dfedfda922239ceb140f251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd4c49a7a244d5c3a19d373ec7f79470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470">OFS_UCAxIE</a>&#160;&#160;&#160;(0x001Cu)</td></tr>
<tr class="separator:abd4c49a7a244d5c3a19d373ec7f79470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5be3758d2457f5e3513208582d2030f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0">OFS_UCAxIFG</a>&#160;&#160;&#160;(0x001Du)</td></tr>
<tr class="separator:a5be3758d2457f5e3513208582d2030f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af42ec6752c4d84906c1aedf8f3f8a71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af42ec6752c4d84906c1aedf8f3f8a71e">UCAxIE</a>&#160;&#160;&#160;UCAxICTL_L  /* USCI Ax Interrupt Enable Register */</td></tr>
<tr class="separator:af42ec6752c4d84906c1aedf8f3f8a71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13005d30f82a07f30b3815746ed49807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a13005d30f82a07f30b3815746ed49807">UCAxIFG</a>&#160;&#160;&#160;UCAxICTL_H  /* USCI Ax Interrupt Flags Register */</td></tr>
<tr class="separator:a13005d30f82a07f30b3815746ed49807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76f56e31e51662cba2fb08f0c629b91b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a76f56e31e51662cba2fb08f0c629b91b">OFS_UCAxIV</a>&#160;&#160;&#160;(0x001Eu)  /* USCI Ax Interrupt Vector Register */</td></tr>
<tr class="separator:a76f56e31e51662cba2fb08f0c629b91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02d91e2d6876f4f3c7c14c8a61a91617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02d91e2d6876f4f3c7c14c8a61a91617">OFS_UCAxCTLW0__SPI</a>&#160;&#160;&#160;(0x0000u)</td></tr>
<tr class="separator:a02d91e2d6876f4f3c7c14c8a61a91617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e6cef5791f82c7b1f3104493c4858b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af9e6cef5791f82c7b1f3104493c4858b">OFS_UCAxCTLW0__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02d91e2d6876f4f3c7c14c8a61a91617">OFS_UCAxCTLW0__SPI</a></td></tr>
<tr class="separator:af9e6cef5791f82c7b1f3104493c4858b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a670e192419b026c3211de596e4ca1bd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a670e192419b026c3211de596e4ca1bd0">OFS_UCAxCTLW0__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02d91e2d6876f4f3c7c14c8a61a91617">OFS_UCAxCTLW0__SPI</a>+1</td></tr>
<tr class="separator:a670e192419b026c3211de596e4ca1bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadf6820632b09d500a8482112947c8d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aadf6820632b09d500a8482112947c8d3">OFS_UCAxCTL0__SPI</a>&#160;&#160;&#160;(0x0001u)</td></tr>
<tr class="separator:aadf6820632b09d500a8482112947c8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa97acb658cf42164f723264e1aba1937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa97acb658cf42164f723264e1aba1937">OFS_UCAxCTL1__SPI</a>&#160;&#160;&#160;(0x0000u)</td></tr>
<tr class="separator:aa97acb658cf42164f723264e1aba1937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace430f953b96334cf1f9639a9e676c66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace430f953b96334cf1f9639a9e676c66">OFS_UCAxBRW__SPI</a>&#160;&#160;&#160;(0x0006u)</td></tr>
<tr class="separator:ace430f953b96334cf1f9639a9e676c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c6f5fa62ec82a06dac959b0d3b20917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1c6f5fa62ec82a06dac959b0d3b20917">OFS_UCAxBRW__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace430f953b96334cf1f9639a9e676c66">OFS_UCAxBRW__SPI</a></td></tr>
<tr class="separator:a1c6f5fa62ec82a06dac959b0d3b20917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71b910a30af8d11b60d25f789453acc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71b910a30af8d11b60d25f789453acc3">OFS_UCAxBRW__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace430f953b96334cf1f9639a9e676c66">OFS_UCAxBRW__SPI</a>+1</td></tr>
<tr class="separator:a71b910a30af8d11b60d25f789453acc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabda61a042693563ed455794f82f7b16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabda61a042693563ed455794f82f7b16">OFS_UCAxBR0__SPI</a>&#160;&#160;&#160;(0x0006u)</td></tr>
<tr class="separator:aabda61a042693563ed455794f82f7b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56b30a9fef29904d45ddeaaf4c648804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a56b30a9fef29904d45ddeaaf4c648804">OFS_UCAxBR1__SPI</a>&#160;&#160;&#160;(0x0007u)</td></tr>
<tr class="separator:a56b30a9fef29904d45ddeaaf4c648804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2ed6a2e1d41b7c760744143521771c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2ed6a2e1d41b7c760744143521771c6">OFS_UCAxMCTL__SPI</a>&#160;&#160;&#160;(0x0008u)</td></tr>
<tr class="separator:ad2ed6a2e1d41b7c760744143521771c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a593aca120d20e0ef9c3ccdcd477e7987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a593aca120d20e0ef9c3ccdcd477e7987">OFS_UCAxSTAT__SPI</a>&#160;&#160;&#160;(0x000Au)</td></tr>
<tr class="separator:a593aca120d20e0ef9c3ccdcd477e7987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0823a601f8826b0f0b1358ef8b320c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0823a601f8826b0f0b1358ef8b320c9">OFS_UCAxRXBUF__SPI</a>&#160;&#160;&#160;(0x000Cu)</td></tr>
<tr class="separator:ac0823a601f8826b0f0b1358ef8b320c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7a4c6bbb54b0f5272bde4e545658694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa7a4c6bbb54b0f5272bde4e545658694">OFS_UCAxTXBUF__SPI</a>&#160;&#160;&#160;(0x000Eu)</td></tr>
<tr class="separator:aa7a4c6bbb54b0f5272bde4e545658694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb4f05b0550291d5dafe2e23c3725222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb4f05b0550291d5dafe2e23c3725222">OFS_UCAxICTL__SPI</a>&#160;&#160;&#160;(0x001Cu)</td></tr>
<tr class="separator:afb4f05b0550291d5dafe2e23c3725222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb7ab0a93f43ceecee906a9f5729a89b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abb7ab0a93f43ceecee906a9f5729a89b">OFS_UCAxICTL__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb4f05b0550291d5dafe2e23c3725222">OFS_UCAxICTL__SPI</a></td></tr>
<tr class="separator:abb7ab0a93f43ceecee906a9f5729a89b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a215e8441c6e56b6e37f949f17de19742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a215e8441c6e56b6e37f949f17de19742">OFS_UCAxICTL__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb4f05b0550291d5dafe2e23c3725222">OFS_UCAxICTL__SPI</a>+1</td></tr>
<tr class="separator:a215e8441c6e56b6e37f949f17de19742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97717a8a7c0f2c4668736f2d694937f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a97717a8a7c0f2c4668736f2d694937f5">OFS_UCAxIE__SPI</a>&#160;&#160;&#160;(0x001Cu)</td></tr>
<tr class="separator:a97717a8a7c0f2c4668736f2d694937f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a94327b6700a6986ea23f3d487b26bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a94327b6700a6986ea23f3d487b26bf">OFS_UCAxIFG__SPI</a>&#160;&#160;&#160;(0x001Du)</td></tr>
<tr class="separator:a7a94327b6700a6986ea23f3d487b26bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e7b6b3f049ab9bd56dce1f3de0ddc66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2e7b6b3f049ab9bd56dce1f3de0ddc66">OFS_UCAxIV__SPI</a>&#160;&#160;&#160;(0x001Eu)</td></tr>
<tr class="separator:a2e7b6b3f049ab9bd56dce1f3de0ddc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2ad9365c8d69203e096b5335ca02ed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2ad9365c8d69203e096b5335ca02ed4">OFS_UCBxCTLW0__SPI</a>&#160;&#160;&#160;(0x0000u)</td></tr>
<tr class="separator:ac2ad9365c8d69203e096b5335ca02ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26b9887f1d951195d3b83dadfef76655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a26b9887f1d951195d3b83dadfef76655">OFS_UCBxCTLW0__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2ad9365c8d69203e096b5335ca02ed4">OFS_UCBxCTLW0__SPI</a></td></tr>
<tr class="separator:a26b9887f1d951195d3b83dadfef76655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dd37faedb942a5e126c3cc3fb0b8cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5dd37faedb942a5e126c3cc3fb0b8cf9">OFS_UCBxCTLW0__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2ad9365c8d69203e096b5335ca02ed4">OFS_UCBxCTLW0__SPI</a>+1</td></tr>
<tr class="separator:a5dd37faedb942a5e126c3cc3fb0b8cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a356276a03290e0dd6b2d13d38a02f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6a356276a03290e0dd6b2d13d38a02f2">OFS_UCBxCTL0__SPI</a>&#160;&#160;&#160;(0x0001u)</td></tr>
<tr class="separator:a6a356276a03290e0dd6b2d13d38a02f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38f672c533109f3ad443a3ae67deea93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a38f672c533109f3ad443a3ae67deea93">OFS_UCBxCTL1__SPI</a>&#160;&#160;&#160;(0x0000u)</td></tr>
<tr class="separator:a38f672c533109f3ad443a3ae67deea93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f2c8e5ea8af3fcd446cf7301146c05b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f2c8e5ea8af3fcd446cf7301146c05b">OFS_UCBxBRW__SPI</a>&#160;&#160;&#160;(0x0006u)</td></tr>
<tr class="separator:a2f2c8e5ea8af3fcd446cf7301146c05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6f7f43851c7b697c8818d810f3e1bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6f7f43851c7b697c8818d810f3e1bbe">OFS_UCBxBRW__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f2c8e5ea8af3fcd446cf7301146c05b">OFS_UCBxBRW__SPI</a></td></tr>
<tr class="separator:af6f7f43851c7b697c8818d810f3e1bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f197cb50962e2f4a45ee7a7de5e7f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5f197cb50962e2f4a45ee7a7de5e7f78">OFS_UCBxBRW__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f2c8e5ea8af3fcd446cf7301146c05b">OFS_UCBxBRW__SPI</a>+1</td></tr>
<tr class="separator:a5f197cb50962e2f4a45ee7a7de5e7f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a500c87d7e55290ad0a96fd2d355314c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a500c87d7e55290ad0a96fd2d355314c9">OFS_UCBxBR0__SPI</a>&#160;&#160;&#160;(0x0006u)</td></tr>
<tr class="separator:a500c87d7e55290ad0a96fd2d355314c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb5eade8f981e5d2d1a00c3b8852fce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afbb5eade8f981e5d2d1a00c3b8852fce">OFS_UCBxBR1__SPI</a>&#160;&#160;&#160;(0x0007u)</td></tr>
<tr class="separator:afbb5eade8f981e5d2d1a00c3b8852fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad44a9ac84f9614ceb22101195d48911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad44a9ac84f9614ceb22101195d48911">OFS_UCBxSTAT__SPI</a>&#160;&#160;&#160;(0x000Au)</td></tr>
<tr class="separator:aad44a9ac84f9614ceb22101195d48911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acce953b222f039b124d264b3fd24aa1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acce953b222f039b124d264b3fd24aa1e">OFS_UCBxRXBUF__SPI</a>&#160;&#160;&#160;(0x000Cu)</td></tr>
<tr class="separator:acce953b222f039b124d264b3fd24aa1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26798c2aecc80db4b7b862f9eed93ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a26798c2aecc80db4b7b862f9eed93ac8">OFS_UCBxTXBUF__SPI</a>&#160;&#160;&#160;(0x000Eu)</td></tr>
<tr class="separator:a26798c2aecc80db4b7b862f9eed93ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a513f36a1ada11f50856f6b3ac6781731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a513f36a1ada11f50856f6b3ac6781731">OFS_UCBxICTL__SPI</a>&#160;&#160;&#160;(0x001Cu)</td></tr>
<tr class="separator:a513f36a1ada11f50856f6b3ac6781731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae07cf125398f0f6fff05367950cb7344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae07cf125398f0f6fff05367950cb7344">OFS_UCBxICTL__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a513f36a1ada11f50856f6b3ac6781731">OFS_UCBxICTL__SPI</a></td></tr>
<tr class="separator:ae07cf125398f0f6fff05367950cb7344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bed3a2107d82165c5924cdf1a7ad8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4bed3a2107d82165c5924cdf1a7ad8e4">OFS_UCBxICTL__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a513f36a1ada11f50856f6b3ac6781731">OFS_UCBxICTL__SPI</a>+1</td></tr>
<tr class="separator:a4bed3a2107d82165c5924cdf1a7ad8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae76b9444480e97b1b278c44b7f0f5a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae76b9444480e97b1b278c44b7f0f5a8e">OFS_UCBxIE__SPI</a>&#160;&#160;&#160;(0x001Cu)</td></tr>
<tr class="separator:ae76b9444480e97b1b278c44b7f0f5a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83aa0cfbbdb76b1afd251657b4c8d47c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a83aa0cfbbdb76b1afd251657b4c8d47c">OFS_UCBxIFG__SPI</a>&#160;&#160;&#160;(0x001Du)</td></tr>
<tr class="separator:a83aa0cfbbdb76b1afd251657b4c8d47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c3c007588a9632bb72540e83f69c879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9c3c007588a9632bb72540e83f69c879">OFS_UCBxIV__SPI</a>&#160;&#160;&#160;(0x001Eu)</td></tr>
<tr class="separator:a9c3c007588a9632bb72540e83f69c879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06c03726ba5ccaf7985cb43e67be0761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a06c03726ba5ccaf7985cb43e67be0761">OFS_UCBxCTLW0</a>&#160;&#160;&#160;(0x0000u)  /* USCI Bx Control Word Register 0 */</td></tr>
<tr class="separator:a06c03726ba5ccaf7985cb43e67be0761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d0bc7f764b54f2dc07e285b8613f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a00d0bc7f764b54f2dc07e285b8613f22">OFS_UCBxCTLW0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a06c03726ba5ccaf7985cb43e67be0761">OFS_UCBxCTLW0</a></td></tr>
<tr class="separator:a00d0bc7f764b54f2dc07e285b8613f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9edaf10dceb8d4294e20296fe85663dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9edaf10dceb8d4294e20296fe85663dc">OFS_UCBxCTLW0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a06c03726ba5ccaf7985cb43e67be0761">OFS_UCBxCTLW0</a>+1</td></tr>
<tr class="separator:a9edaf10dceb8d4294e20296fe85663dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371f5305eafd8f08b97969dab2351627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a371f5305eafd8f08b97969dab2351627">OFS_UCBxCTL0</a>&#160;&#160;&#160;(0x0001u)</td></tr>
<tr class="separator:a371f5305eafd8f08b97969dab2351627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa44bd49e3af9caf3ce3e9005c7318eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa44bd49e3af9caf3ce3e9005c7318eb5">OFS_UCBxCTL1</a>&#160;&#160;&#160;(0x0000u)</td></tr>
<tr class="separator:aa44bd49e3af9caf3ce3e9005c7318eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aee76ea210b57f376ea5ecf8ea90655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7aee76ea210b57f376ea5ecf8ea90655">UCBxCTL1</a>&#160;&#160;&#160;UCBxCTLW0_L  /* USCI Bx Control Register 1 */</td></tr>
<tr class="separator:a7aee76ea210b57f376ea5ecf8ea90655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5ad20b2123ddfbe31c9a5ce540fbfc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad5ad20b2123ddfbe31c9a5ce540fbfc2">UCBxCTL0</a>&#160;&#160;&#160;UCBxCTLW0_H  /* USCI Bx Control Register 0 */</td></tr>
<tr class="separator:ad5ad20b2123ddfbe31c9a5ce540fbfc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd1dd8f9fbde1b7a60725d5b701db06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2dd1dd8f9fbde1b7a60725d5b701db06">OFS_UCBxBRW</a>&#160;&#160;&#160;(0x0006u)  /* USCI Bx Baud Word Rate 0 */</td></tr>
<tr class="separator:a2dd1dd8f9fbde1b7a60725d5b701db06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe89872aefe60617ac21f42402d28db3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abe89872aefe60617ac21f42402d28db3">OFS_UCBxBRW_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2dd1dd8f9fbde1b7a60725d5b701db06">OFS_UCBxBRW</a></td></tr>
<tr class="separator:abe89872aefe60617ac21f42402d28db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0806f7da0d6f0f1e5a99ea226a89e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a0806f7da0d6f0f1e5a99ea226a89e4">OFS_UCBxBRW_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2dd1dd8f9fbde1b7a60725d5b701db06">OFS_UCBxBRW</a>+1</td></tr>
<tr class="separator:a5a0806f7da0d6f0f1e5a99ea226a89e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70af776a998ffaee4e57e8d1a24914f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a70af776a998ffaee4e57e8d1a24914f9">OFS_UCBxBR0</a>&#160;&#160;&#160;(0x0006u)</td></tr>
<tr class="separator:a70af776a998ffaee4e57e8d1a24914f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdc4b6bcbf73a62f10503f609824c795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abdc4b6bcbf73a62f10503f609824c795">OFS_UCBxBR1</a>&#160;&#160;&#160;(0x0007u)</td></tr>
<tr class="separator:abdc4b6bcbf73a62f10503f609824c795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3beeacbb80bcf3b5df8cafaa468a84ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3beeacbb80bcf3b5df8cafaa468a84ee">UCBxBR0</a>&#160;&#160;&#160;UCBxBRW_L /* USCI Bx Baud Rate 0 */</td></tr>
<tr class="separator:a3beeacbb80bcf3b5df8cafaa468a84ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d66f8b9a1459017249bb3aa26daccfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3d66f8b9a1459017249bb3aa26daccfe">UCBxBR1</a>&#160;&#160;&#160;UCBxBRW_H /* USCI Bx Baud Rate 1 */</td></tr>
<tr class="separator:a3d66f8b9a1459017249bb3aa26daccfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0c0893987c537e1b809754dd43e34d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0c0893987c537e1b809754dd43e34d9">OFS_UCBxSTAT</a>&#160;&#160;&#160;(0x000Au)  /* USCI Bx Status Register */</td></tr>
<tr class="separator:ac0c0893987c537e1b809754dd43e34d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a857d0ad560c22248331d38f16d7092f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a857d0ad560c22248331d38f16d7092f9">OFS_UCBxRXBUF</a>&#160;&#160;&#160;(0x000Cu)  /* USCI Bx Receive Buffer */</td></tr>
<tr class="separator:a857d0ad560c22248331d38f16d7092f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a754d0fb67d3fca33f0411d5f46a683d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a754d0fb67d3fca33f0411d5f46a683d7">OFS_UCBxTXBUF</a>&#160;&#160;&#160;(0x000Eu)  /* USCI Bx Transmit Buffer */</td></tr>
<tr class="separator:a754d0fb67d3fca33f0411d5f46a683d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa80082f006a03b30f345758851762fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa80082f006a03b30f345758851762fa2">OFS_UCBxI2COA</a>&#160;&#160;&#160;(0x0010u)  /* USCI Bx I2C Own Address */</td></tr>
<tr class="separator:aa80082f006a03b30f345758851762fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2c39f4dcc359ebf018fc4e079b3aa1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae2c39f4dcc359ebf018fc4e079b3aa1c">OFS_UCBxI2COA_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa80082f006a03b30f345758851762fa2">OFS_UCBxI2COA</a></td></tr>
<tr class="separator:ae2c39f4dcc359ebf018fc4e079b3aa1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36f68d80836220b7b9e3ed4cf6123d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a36f68d80836220b7b9e3ed4cf6123d5a">OFS_UCBxI2COA_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa80082f006a03b30f345758851762fa2">OFS_UCBxI2COA</a>+1</td></tr>
<tr class="separator:a36f68d80836220b7b9e3ed4cf6123d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cf9338656bb86d8ad1ec938b9c24962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7cf9338656bb86d8ad1ec938b9c24962">OFS_UCBxI2CSA</a>&#160;&#160;&#160;(0x0012u)  /* USCI Bx I2C Slave Address */</td></tr>
<tr class="separator:a7cf9338656bb86d8ad1ec938b9c24962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb0a4819eb2657514069574fb8d49d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfb0a4819eb2657514069574fb8d49d3">OFS_UCBxI2CSA_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7cf9338656bb86d8ad1ec938b9c24962">OFS_UCBxI2CSA</a></td></tr>
<tr class="separator:acfb0a4819eb2657514069574fb8d49d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4df5ae9d5e9489e846af0c6bf67229b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4df5ae9d5e9489e846af0c6bf67229b">OFS_UCBxI2CSA_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7cf9338656bb86d8ad1ec938b9c24962">OFS_UCBxI2CSA</a>+1</td></tr>
<tr class="separator:ab4df5ae9d5e9489e846af0c6bf67229b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b33937ecca714c988a9a06271dd94a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b33937ecca714c988a9a06271dd94a3">OFS_UCBxICTL</a>&#160;&#160;&#160;(0x001Cu)  /* USCI Bx Interrupt Enable Register */</td></tr>
<tr class="separator:a3b33937ecca714c988a9a06271dd94a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5da5a5cf2e59593093f0808e5758e55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af5da5a5cf2e59593093f0808e5758e55">OFS_UCBxICTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b33937ecca714c988a9a06271dd94a3">OFS_UCBxICTL</a></td></tr>
<tr class="separator:af5da5a5cf2e59593093f0808e5758e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a920df2bf75d02ba8b89b3bcbb71be0ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a920df2bf75d02ba8b89b3bcbb71be0ea">OFS_UCBxICTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b33937ecca714c988a9a06271dd94a3">OFS_UCBxICTL</a>+1</td></tr>
<tr class="separator:a920df2bf75d02ba8b89b3bcbb71be0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab358e6f685aacf496912341db6679c82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab358e6f685aacf496912341db6679c82">OFS_UCBxIE</a>&#160;&#160;&#160;(0x001Cu)</td></tr>
<tr class="separator:ab358e6f685aacf496912341db6679c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fa6ac94204d41c99b88ebcc6a055ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2fa6ac94204d41c99b88ebcc6a055ae9">OFS_UCBxIFG</a>&#160;&#160;&#160;(0x001Du)</td></tr>
<tr class="separator:a2fa6ac94204d41c99b88ebcc6a055ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacec46ae470cfd8f2f6f42b8f3975615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aacec46ae470cfd8f2f6f42b8f3975615">UCBxIE</a>&#160;&#160;&#160;UCBxICTL_L  /* USCI Bx Interrupt Enable Register */</td></tr>
<tr class="separator:aacec46ae470cfd8f2f6f42b8f3975615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c077765d190477b08312f4e73a6f7b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7c077765d190477b08312f4e73a6f7b4">UCBxIFG</a>&#160;&#160;&#160;UCBxICTL_H  /* USCI Bx Interrupt Flags Register */</td></tr>
<tr class="separator:a7c077765d190477b08312f4e73a6f7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7214df9d541d04b35d1bfe081caa545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa7214df9d541d04b35d1bfe081caa545">OFS_UCBxIV</a>&#160;&#160;&#160;(0x001Eu)  /* USCI Bx Interrupt Vector Register */</td></tr>
<tr class="separator:aa7214df9d541d04b35d1bfe081caa545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fb6b3fbbb7fd56c8f11792ffb3e3d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7fb6b3fbbb7fd56c8f11792ffb3e3d6c">UCPEN</a>&#160;&#160;&#160;(0x80)    /* Async. Mode: Parity enable */</td></tr>
<tr class="separator:a7fb6b3fbbb7fd56c8f11792ffb3e3d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05da44320219dcbc56214c9fd424a219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a05da44320219dcbc56214c9fd424a219">UCPAR</a>&#160;&#160;&#160;(0x40)    /* Async. Mode: Parity     0:odd / 1:even */</td></tr>
<tr class="separator:a05da44320219dcbc56214c9fd424a219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a199ca0dc5cd21e551af5c23d9beec934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a199ca0dc5cd21e551af5c23d9beec934">UCMSB</a>&#160;&#160;&#160;(0x20)    /* Async. Mode: MSB first  0:LSB / 1:MSB */</td></tr>
<tr class="separator:a199ca0dc5cd21e551af5c23d9beec934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad69178fe7f891cc7fa438e804cbf92a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad69178fe7f891cc7fa438e804cbf92a4">UC7BIT</a>&#160;&#160;&#160;(0x10)    /* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</td></tr>
<tr class="separator:ad69178fe7f891cc7fa438e804cbf92a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17059906b161d93c430b7ee875e0f356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a17059906b161d93c430b7ee875e0f356">UCSPB</a>&#160;&#160;&#160;(0x08)    /* Async. Mode: Stop Bits  0:one / 1: two */</td></tr>
<tr class="separator:a17059906b161d93c430b7ee875e0f356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f9ff56e2a51f5f23172d9e022eb9d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a42f9ff56e2a51f5f23172d9e022eb9d3">UCMODE1</a>&#160;&#160;&#160;(0x04)    /* Async. Mode: USCI Mode 1 */</td></tr>
<tr class="separator:a42f9ff56e2a51f5f23172d9e022eb9d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c62a73b40e065045c7ce2c2dc4ee54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae7c62a73b40e065045c7ce2c2dc4ee54">UCMODE0</a>&#160;&#160;&#160;(0x02)    /* Async. Mode: USCI Mode 0 */</td></tr>
<tr class="separator:ae7c62a73b40e065045c7ce2c2dc4ee54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13fabf0a0544eb82d9e0896ef8e818c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a13fabf0a0544eb82d9e0896ef8e818c5">UCSYNC</a>&#160;&#160;&#160;(0x01)    /* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</td></tr>
<tr class="separator:a13fabf0a0544eb82d9e0896ef8e818c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ab25e3e65cd1bb9863b0e6d0b7b6bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a51ab25e3e65cd1bb9863b0e6d0b7b6bd">UCCKPH</a>&#160;&#160;&#160;(0x80)    /* Sync. Mode: Clock Phase */</td></tr>
<tr class="separator:a51ab25e3e65cd1bb9863b0e6d0b7b6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4313a6c37c97ba5cdba16c4ca56b517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4313a6c37c97ba5cdba16c4ca56b517">UCCKPL</a>&#160;&#160;&#160;(0x40)    /* Sync. Mode: Clock Polarity */</td></tr>
<tr class="separator:ab4313a6c37c97ba5cdba16c4ca56b517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83010f7d75e7283b79244ce5a4fa7870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a83010f7d75e7283b79244ce5a4fa7870">UCMST</a>&#160;&#160;&#160;(0x08)    /* Sync. Mode: Master Select */</td></tr>
<tr class="separator:a83010f7d75e7283b79244ce5a4fa7870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aaa4e5d0a84cda0e759fe84dc059a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7aaa4e5d0a84cda0e759fe84dc059a75">UCA10</a>&#160;&#160;&#160;(0x80)    /* 10-bit Address Mode */</td></tr>
<tr class="separator:a7aaa4e5d0a84cda0e759fe84dc059a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb866cf9b13ba1891a0184afa7ca19b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6eb866cf9b13ba1891a0184afa7ca19b">UCSLA10</a>&#160;&#160;&#160;(0x40)    /* 10-bit Slave Address Mode */</td></tr>
<tr class="separator:a6eb866cf9b13ba1891a0184afa7ca19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678176f3eb3226c0bb5bd5812e553b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a678176f3eb3226c0bb5bd5812e553b07">UCMM</a>&#160;&#160;&#160;(0x20)    /* Multi-Master Environment */</td></tr>
<tr class="separator:a678176f3eb3226c0bb5bd5812e553b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f02e983d228152bb8491fb6cb0f1228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f02e983d228152bb8491fb6cb0f1228">UCMODE_0</a>&#160;&#160;&#160;(0x00)    /* Sync. Mode: USCI Mode: 0 */</td></tr>
<tr class="separator:a2f02e983d228152bb8491fb6cb0f1228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a207fbbe8ef93ccdd9774348ba0794b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a207fbbe8ef93ccdd9774348ba0794b08">UCMODE_1</a>&#160;&#160;&#160;(0x02)    /* Sync. Mode: USCI Mode: 1 */</td></tr>
<tr class="separator:a207fbbe8ef93ccdd9774348ba0794b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57df40fcf2c24a4605e30a900d2b239e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a57df40fcf2c24a4605e30a900d2b239e">UCMODE_2</a>&#160;&#160;&#160;(0x04)    /* Sync. Mode: USCI Mode: 2 */</td></tr>
<tr class="separator:a57df40fcf2c24a4605e30a900d2b239e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a760c41f322f6e332a3bf8c5a269e1837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a760c41f322f6e332a3bf8c5a269e1837">UCMODE_3</a>&#160;&#160;&#160;(0x06)    /* Sync. Mode: USCI Mode: 3 */</td></tr>
<tr class="separator:a760c41f322f6e332a3bf8c5a269e1837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a847437387b4f7e066bece3a6d16dd629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a847437387b4f7e066bece3a6d16dd629">UCSSEL1</a>&#160;&#160;&#160;(0x80)    /* USCI 0 Clock Source Select 1 */</td></tr>
<tr class="separator:a847437387b4f7e066bece3a6d16dd629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf16135c2738ff3fc116ad82cf48c196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abf16135c2738ff3fc116ad82cf48c196">UCSSEL0</a>&#160;&#160;&#160;(0x40)    /* USCI 0 Clock Source Select 0 */</td></tr>
<tr class="separator:abf16135c2738ff3fc116ad82cf48c196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae54706b57b264155a533ba8673b8ed96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae54706b57b264155a533ba8673b8ed96">UCRXEIE</a>&#160;&#160;&#160;(0x20)    /* RX Error interrupt enable */</td></tr>
<tr class="separator:ae54706b57b264155a533ba8673b8ed96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4f7aaa4d67ed80a4099d40e2dde3ccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac4f7aaa4d67ed80a4099d40e2dde3ccc">UCBRKIE</a>&#160;&#160;&#160;(0x10)    /* Break interrupt enable */</td></tr>
<tr class="separator:ac4f7aaa4d67ed80a4099d40e2dde3ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d58a8e741c77478dafc016c41fd57b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6d58a8e741c77478dafc016c41fd57b2">UCDORM</a>&#160;&#160;&#160;(0x08)    /* Dormant (Sleep) Mode */</td></tr>
<tr class="separator:a6d58a8e741c77478dafc016c41fd57b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaeea39b1576322937c0b9fb40f25def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acaeea39b1576322937c0b9fb40f25def">UCTXADDR</a>&#160;&#160;&#160;(0x04)    /* Send next Data as Address */</td></tr>
<tr class="separator:acaeea39b1576322937c0b9fb40f25def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cabfd22bb4e9eeec238096778f3481a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0cabfd22bb4e9eeec238096778f3481a">UCTXBRK</a>&#160;&#160;&#160;(0x02)    /* Send next Data as Break */</td></tr>
<tr class="separator:a0cabfd22bb4e9eeec238096778f3481a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed16d537b5b0bc2315389cea834a1a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5ed16d537b5b0bc2315389cea834a1a0">UCSWRST</a>&#160;&#160;&#160;(0x01)    /* USCI Software Reset */</td></tr>
<tr class="separator:a5ed16d537b5b0bc2315389cea834a1a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a311c1dc057c97e3b6e6e8fafaa82ffcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a311c1dc057c97e3b6e6e8fafaa82ffcd">UCTR</a>&#160;&#160;&#160;(0x10)    /* Transmit/Receive Select/Flag */</td></tr>
<tr class="separator:a311c1dc057c97e3b6e6e8fafaa82ffcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9047505c0b45bd40203b5bcb99c0f9e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9047505c0b45bd40203b5bcb99c0f9e4">UCTXNACK</a>&#160;&#160;&#160;(0x08)    /* Transmit NACK */</td></tr>
<tr class="separator:a9047505c0b45bd40203b5bcb99c0f9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f09a606879b645c1a3fd42d9cf30b97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f09a606879b645c1a3fd42d9cf30b97">UCTXSTP</a>&#160;&#160;&#160;(0x04)    /* Transmit STOP */</td></tr>
<tr class="separator:a4f09a606879b645c1a3fd42d9cf30b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b01fc2d0d6715b33ba6f2d2a4e5e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29b01fc2d0d6715b33ba6f2d2a4e5e02">UCTXSTT</a>&#160;&#160;&#160;(0x02)    /* Transmit START */</td></tr>
<tr class="separator:a29b01fc2d0d6715b33ba6f2d2a4e5e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc67af00f443bcf35e6864137fc64056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afc67af00f443bcf35e6864137fc64056">UCSSEL_0</a>&#160;&#160;&#160;(0x00)    /* USCI 0 Clock Source: 0 */</td></tr>
<tr class="separator:afc67af00f443bcf35e6864137fc64056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73c578a990628e924d98da6dffaf0629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a73c578a990628e924d98da6dffaf0629">UCSSEL_1</a>&#160;&#160;&#160;(0x40)    /* USCI 0 Clock Source: 1 */</td></tr>
<tr class="separator:a73c578a990628e924d98da6dffaf0629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d80b08053e2c8dcad61e17d520da303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d80b08053e2c8dcad61e17d520da303">UCSSEL_2</a>&#160;&#160;&#160;(0x80)    /* USCI 0 Clock Source: 2 */</td></tr>
<tr class="separator:a1d80b08053e2c8dcad61e17d520da303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae659974d98f91adde08c264fe5fa8165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae659974d98f91adde08c264fe5fa8165">UCSSEL_3</a>&#160;&#160;&#160;(0xC0)    /* USCI 0 Clock Source: 3 */</td></tr>
<tr class="separator:ae659974d98f91adde08c264fe5fa8165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13fa9b9ab47cb8ae4eec8a0ab529b585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a13fa9b9ab47cb8ae4eec8a0ab529b585">UCSSEL__UCLK</a>&#160;&#160;&#160;(0x00)    /* USCI 0 Clock Source: UCLK */</td></tr>
<tr class="separator:a13fa9b9ab47cb8ae4eec8a0ab529b585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f626fe9582cd1346b2f6835b7b10925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0f626fe9582cd1346b2f6835b7b10925">UCSSEL__ACLK</a>&#160;&#160;&#160;(0x40)    /* USCI 0 Clock Source: ACLK */</td></tr>
<tr class="separator:a0f626fe9582cd1346b2f6835b7b10925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe57498c220324a8ac4e7e4a46328216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abe57498c220324a8ac4e7e4a46328216">UCSSEL__SMCLK</a>&#160;&#160;&#160;(0x80)    /* USCI 0 Clock Source: SMCLK */</td></tr>
<tr class="separator:abe57498c220324a8ac4e7e4a46328216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4408d07b05a23e57068b1d285503ce60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4408d07b05a23e57068b1d285503ce60">UCBRF3</a>&#160;&#160;&#160;(0x80)    /* USCI First Stage Modulation Select 3 */</td></tr>
<tr class="separator:a4408d07b05a23e57068b1d285503ce60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a2661da2e5244abfe5e1c74a3aac4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40a2661da2e5244abfe5e1c74a3aac4d">UCBRF2</a>&#160;&#160;&#160;(0x40)    /* USCI First Stage Modulation Select 2 */</td></tr>
<tr class="separator:a40a2661da2e5244abfe5e1c74a3aac4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17208d428772ae7445f645966181217a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a17208d428772ae7445f645966181217a">UCBRF1</a>&#160;&#160;&#160;(0x20)    /* USCI First Stage Modulation Select 1 */</td></tr>
<tr class="separator:a17208d428772ae7445f645966181217a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36581e17f67455f5dc03be51ca47025c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a36581e17f67455f5dc03be51ca47025c">UCBRF0</a>&#160;&#160;&#160;(0x10)    /* USCI First Stage Modulation Select 0 */</td></tr>
<tr class="separator:a36581e17f67455f5dc03be51ca47025c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc6701b0c6d9c81ae08c96bd7e225aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc6701b0c6d9c81ae08c96bd7e225aff">UCBRS2</a>&#160;&#160;&#160;(0x08)    /* USCI Second Stage Modulation Select 2 */</td></tr>
<tr class="separator:acc6701b0c6d9c81ae08c96bd7e225aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac076b7ebd3abd116ea62a8936d517500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac076b7ebd3abd116ea62a8936d517500">UCBRS1</a>&#160;&#160;&#160;(0x04)    /* USCI Second Stage Modulation Select 1 */</td></tr>
<tr class="separator:ac076b7ebd3abd116ea62a8936d517500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae27903702e6f9ebd4dfbf8fd323c0a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae27903702e6f9ebd4dfbf8fd323c0a88">UCBRS0</a>&#160;&#160;&#160;(0x02)    /* USCI Second Stage Modulation Select 0 */</td></tr>
<tr class="separator:ae27903702e6f9ebd4dfbf8fd323c0a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b03700b79b767caf7154e4e96d61276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b03700b79b767caf7154e4e96d61276">UCOS16</a>&#160;&#160;&#160;(0x01)    /* USCI 16-times Oversampling enable */</td></tr>
<tr class="separator:a0b03700b79b767caf7154e4e96d61276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fc653be8a64ea940d2cf2471d293dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4fc653be8a64ea940d2cf2471d293dc9">UCBRF_0</a>&#160;&#160;&#160;(0x00)    /* USCI First Stage Modulation: 0 */</td></tr>
<tr class="separator:a4fc653be8a64ea940d2cf2471d293dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc7c7c82c39a1bfc744c7cc70fcf5538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc7c7c82c39a1bfc744c7cc70fcf5538">UCBRF_1</a>&#160;&#160;&#160;(0x10)    /* USCI First Stage Modulation: 1 */</td></tr>
<tr class="separator:acc7c7c82c39a1bfc744c7cc70fcf5538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a963b53bdf37504320ec6a5139cc7938a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a963b53bdf37504320ec6a5139cc7938a">UCBRF_2</a>&#160;&#160;&#160;(0x20)    /* USCI First Stage Modulation: 2 */</td></tr>
<tr class="separator:a963b53bdf37504320ec6a5139cc7938a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a880cc6131eea504b1d153b8914651c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a880cc6131eea504b1d153b8914651c22">UCBRF_3</a>&#160;&#160;&#160;(0x30)    /* USCI First Stage Modulation: 3 */</td></tr>
<tr class="separator:a880cc6131eea504b1d153b8914651c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a361fac0c8b173e09cc852e023b6428dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a361fac0c8b173e09cc852e023b6428dc">UCBRF_4</a>&#160;&#160;&#160;(0x40)    /* USCI First Stage Modulation: 4 */</td></tr>
<tr class="separator:a361fac0c8b173e09cc852e023b6428dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8035233f6f1e30ece00703060422490b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8035233f6f1e30ece00703060422490b">UCBRF_5</a>&#160;&#160;&#160;(0x50)    /* USCI First Stage Modulation: 5 */</td></tr>
<tr class="separator:a8035233f6f1e30ece00703060422490b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3ba091a140acdf8173f6f0585d6785"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#add3ba091a140acdf8173f6f0585d6785">UCBRF_6</a>&#160;&#160;&#160;(0x60)    /* USCI First Stage Modulation: 6 */</td></tr>
<tr class="separator:add3ba091a140acdf8173f6f0585d6785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d84224ce1273bb07de0fc61e3f0e4cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0d84224ce1273bb07de0fc61e3f0e4cf">UCBRF_7</a>&#160;&#160;&#160;(0x70)    /* USCI First Stage Modulation: 7 */</td></tr>
<tr class="separator:a0d84224ce1273bb07de0fc61e3f0e4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa5a4206271567279ffe60427e7674e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa5a4206271567279ffe60427e7674e4">UCBRF_8</a>&#160;&#160;&#160;(0x80)    /* USCI First Stage Modulation: 8 */</td></tr>
<tr class="separator:aaa5a4206271567279ffe60427e7674e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a93826ded110a057038c77b6f6505d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a93826ded110a057038c77b6f6505d1">UCBRF_9</a>&#160;&#160;&#160;(0x90)    /* USCI First Stage Modulation: 9 */</td></tr>
<tr class="separator:a7a93826ded110a057038c77b6f6505d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf607b8775ece328fafb1c841a2d8959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaf607b8775ece328fafb1c841a2d8959">UCBRF_10</a>&#160;&#160;&#160;(0xA0)    /* USCI First Stage Modulation: A */</td></tr>
<tr class="separator:aaf607b8775ece328fafb1c841a2d8959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a245fe9b5eeaea55856bcb9528196942c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a245fe9b5eeaea55856bcb9528196942c">UCBRF_11</a>&#160;&#160;&#160;(0xB0)    /* USCI First Stage Modulation: B */</td></tr>
<tr class="separator:a245fe9b5eeaea55856bcb9528196942c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1833b13696cdde3098b048b8cfcbcc3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1833b13696cdde3098b048b8cfcbcc3d">UCBRF_12</a>&#160;&#160;&#160;(0xC0)    /* USCI First Stage Modulation: C */</td></tr>
<tr class="separator:a1833b13696cdde3098b048b8cfcbcc3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e0c5e3778ca4add4e180ad11f972836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8e0c5e3778ca4add4e180ad11f972836">UCBRF_13</a>&#160;&#160;&#160;(0xD0)    /* USCI First Stage Modulation: D */</td></tr>
<tr class="separator:a8e0c5e3778ca4add4e180ad11f972836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ee82a97b0f09bc0369ee12dd785267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22ee82a97b0f09bc0369ee12dd785267">UCBRF_14</a>&#160;&#160;&#160;(0xE0)    /* USCI First Stage Modulation: E */</td></tr>
<tr class="separator:a22ee82a97b0f09bc0369ee12dd785267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9c004757456785ee5c65b5e16d69bf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac9c004757456785ee5c65b5e16d69bf6">UCBRF_15</a>&#160;&#160;&#160;(0xF0)    /* USCI First Stage Modulation: F */</td></tr>
<tr class="separator:ac9c004757456785ee5c65b5e16d69bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a814c0b45d1f6fc0d1ce4ffb989ef4109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a814c0b45d1f6fc0d1ce4ffb989ef4109">UCBRS_0</a>&#160;&#160;&#160;(0x00)    /* USCI Second Stage Modulation: 0 */</td></tr>
<tr class="separator:a814c0b45d1f6fc0d1ce4ffb989ef4109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcfe685f67a15683b1729540697fd430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adcfe685f67a15683b1729540697fd430">UCBRS_1</a>&#160;&#160;&#160;(0x02)    /* USCI Second Stage Modulation: 1 */</td></tr>
<tr class="separator:adcfe685f67a15683b1729540697fd430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae9529b17505fc526b793694453a755c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae9529b17505fc526b793694453a755c">UCBRS_2</a>&#160;&#160;&#160;(0x04)    /* USCI Second Stage Modulation: 2 */</td></tr>
<tr class="separator:aae9529b17505fc526b793694453a755c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a695a424a15af787bf22d46aae6af4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2a695a424a15af787bf22d46aae6af4e">UCBRS_3</a>&#160;&#160;&#160;(0x06)    /* USCI Second Stage Modulation: 3 */</td></tr>
<tr class="separator:a2a695a424a15af787bf22d46aae6af4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c5dd6e1c6869863e15dc3ab96f6ee0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3c5dd6e1c6869863e15dc3ab96f6ee0e">UCBRS_4</a>&#160;&#160;&#160;(0x08)    /* USCI Second Stage Modulation: 4 */</td></tr>
<tr class="separator:a3c5dd6e1c6869863e15dc3ab96f6ee0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e04e49c1a7f3c15f228317f82c271ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e04e49c1a7f3c15f228317f82c271ab">UCBRS_5</a>&#160;&#160;&#160;(0x0A)    /* USCI Second Stage Modulation: 5 */</td></tr>
<tr class="separator:a3e04e49c1a7f3c15f228317f82c271ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1fc9e86d44fbbd9dbfb340a3e04a224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad1fc9e86d44fbbd9dbfb340a3e04a224">UCBRS_6</a>&#160;&#160;&#160;(0x0C)    /* USCI Second Stage Modulation: 6 */</td></tr>
<tr class="separator:ad1fc9e86d44fbbd9dbfb340a3e04a224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26ab12c05ce35bd334c9076407468bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a26ab12c05ce35bd334c9076407468bcd">UCBRS_7</a>&#160;&#160;&#160;(0x0E)    /* USCI Second Stage Modulation: 7 */</td></tr>
<tr class="separator:a26ab12c05ce35bd334c9076407468bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae085d44dc023baad3b7c17e8da7aa6a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae085d44dc023baad3b7c17e8da7aa6a5">UCLISTEN</a>&#160;&#160;&#160;(0x80)    /* USCI Listen mode */</td></tr>
<tr class="separator:ae085d44dc023baad3b7c17e8da7aa6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eba4323e39b8f5b2fc6120b58310ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8eba4323e39b8f5b2fc6120b58310ba5">UCFE</a>&#160;&#160;&#160;(0x40)    /* USCI Frame Error Flag */</td></tr>
<tr class="separator:a8eba4323e39b8f5b2fc6120b58310ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6cb2162cfafbf147ec28f39bc356ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6cb2162cfafbf147ec28f39bc356ba8">UCOE</a>&#160;&#160;&#160;(0x20)    /* USCI Overrun Error Flag */</td></tr>
<tr class="separator:af6cb2162cfafbf147ec28f39bc356ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5eed65048711c570c134f944a13ab57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae5eed65048711c570c134f944a13ab57">UCPE</a>&#160;&#160;&#160;(0x10)    /* USCI Parity Error Flag */</td></tr>
<tr class="separator:ae5eed65048711c570c134f944a13ab57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7b81fb11a9cafee09d8cdddbd1bd8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada7b81fb11a9cafee09d8cdddbd1bd8a">UCBRK</a>&#160;&#160;&#160;(0x08)    /* USCI Break received */</td></tr>
<tr class="separator:ada7b81fb11a9cafee09d8cdddbd1bd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ad357d23c96c81325f76fcd79c646f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a84ad357d23c96c81325f76fcd79c646f">UCRXERR</a>&#160;&#160;&#160;(0x04)    /* USCI RX Error Flag */</td></tr>
<tr class="separator:a84ad357d23c96c81325f76fcd79c646f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada5d77bcc1b35c10a0bcc18eb29862eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada5d77bcc1b35c10a0bcc18eb29862eb">UCADDR</a>&#160;&#160;&#160;(0x02)    /* USCI Address received Flag */</td></tr>
<tr class="separator:ada5d77bcc1b35c10a0bcc18eb29862eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae5503cf88ab5680e1bbb5f49e59e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9ae5503cf88ab5680e1bbb5f49e59e67">UCBUSY</a>&#160;&#160;&#160;(0x01)    /* USCI Busy Flag */</td></tr>
<tr class="separator:a9ae5503cf88ab5680e1bbb5f49e59e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83c683af4314d47842847c90c289f449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a83c683af4314d47842847c90c289f449">UCIDLE</a>&#160;&#160;&#160;(0x02)    /* USCI Idle line detected Flag */</td></tr>
<tr class="separator:a83c683af4314d47842847c90c289f449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34cb4b920b18fde5c1f2a2fe00a9fa89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34cb4b920b18fde5c1f2a2fe00a9fa89">UCSCLLOW</a>&#160;&#160;&#160;(0x40)    /* SCL low */</td></tr>
<tr class="separator:a34cb4b920b18fde5c1f2a2fe00a9fa89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365242c9fc30f5ee5135968394e580f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a365242c9fc30f5ee5135968394e580f7">UCGC</a>&#160;&#160;&#160;(0x20)    /* General Call address received Flag */</td></tr>
<tr class="separator:a365242c9fc30f5ee5135968394e580f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d9592d79881ade638e6bbe2f5d19efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d9592d79881ade638e6bbe2f5d19efa">UCBBUSY</a>&#160;&#160;&#160;(0x10)    /* Bus Busy Flag */</td></tr>
<tr class="separator:a1d9592d79881ade638e6bbe2f5d19efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4af2a43b89e2a5d5da389ddddab7862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4af2a43b89e2a5d5da389ddddab7862">UCIRTXPL5</a>&#160;&#160;&#160;(0x80)    /* IRDA Transmit Pulse Length 5 */</td></tr>
<tr class="separator:ab4af2a43b89e2a5d5da389ddddab7862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a91974e5e0e11d5f1f6621871b2aee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8a91974e5e0e11d5f1f6621871b2aee4">UCIRTXPL4</a>&#160;&#160;&#160;(0x40)    /* IRDA Transmit Pulse Length 4 */</td></tr>
<tr class="separator:a8a91974e5e0e11d5f1f6621871b2aee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14deb1ebc9bb5db24444a90a7f47fea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a14deb1ebc9bb5db24444a90a7f47fea2">UCIRTXPL3</a>&#160;&#160;&#160;(0x20)    /* IRDA Transmit Pulse Length 3 */</td></tr>
<tr class="separator:a14deb1ebc9bb5db24444a90a7f47fea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8ddc881f9612939211f21663b873a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab8ddc881f9612939211f21663b873a82">UCIRTXPL2</a>&#160;&#160;&#160;(0x10)    /* IRDA Transmit Pulse Length 2 */</td></tr>
<tr class="separator:ab8ddc881f9612939211f21663b873a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2923815fcf54a0c125fa6e165ef09d4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2923815fcf54a0c125fa6e165ef09d4e">UCIRTXPL1</a>&#160;&#160;&#160;(0x08)    /* IRDA Transmit Pulse Length 1 */</td></tr>
<tr class="separator:a2923815fcf54a0c125fa6e165ef09d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe03ec309cde7e68fcd071a5e4dc965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0fe03ec309cde7e68fcd071a5e4dc965">UCIRTXPL0</a>&#160;&#160;&#160;(0x04)    /* IRDA Transmit Pulse Length 0 */</td></tr>
<tr class="separator:a0fe03ec309cde7e68fcd071a5e4dc965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91913c7686c3db97a2fcd5362b697d79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a91913c7686c3db97a2fcd5362b697d79">UCIRTXCLK</a>&#160;&#160;&#160;(0x02)    /* IRDA Transmit Pulse Clock Select */</td></tr>
<tr class="separator:a91913c7686c3db97a2fcd5362b697d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79bc9df6c8baa0e2cd1929e2244c8fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a79bc9df6c8baa0e2cd1929e2244c8fc0">UCIREN</a>&#160;&#160;&#160;(0x01)    /* IRDA Encoder/Decoder enable */</td></tr>
<tr class="separator:a79bc9df6c8baa0e2cd1929e2244c8fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87d3b2fdebe96ec52bfc65000d765f9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a87d3b2fdebe96ec52bfc65000d765f9e">UCIRRXFL5</a>&#160;&#160;&#160;(0x80)    /* IRDA Receive Filter Length 5 */</td></tr>
<tr class="separator:a87d3b2fdebe96ec52bfc65000d765f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa83fd3a68ad9430c72c124964829d647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa83fd3a68ad9430c72c124964829d647">UCIRRXFL4</a>&#160;&#160;&#160;(0x40)    /* IRDA Receive Filter Length 4 */</td></tr>
<tr class="separator:aa83fd3a68ad9430c72c124964829d647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8861eba5f1e56d2d7b3d92dc9b38493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae8861eba5f1e56d2d7b3d92dc9b38493">UCIRRXFL3</a>&#160;&#160;&#160;(0x20)    /* IRDA Receive Filter Length 3 */</td></tr>
<tr class="separator:ae8861eba5f1e56d2d7b3d92dc9b38493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d4128ac2bf039306346144a065be92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d4128ac2bf039306346144a065be92b">UCIRRXFL2</a>&#160;&#160;&#160;(0x10)    /* IRDA Receive Filter Length 2 */</td></tr>
<tr class="separator:a1d4128ac2bf039306346144a065be92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14cc4e637b513c43f90f2ad9c27d8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae14cc4e637b513c43f90f2ad9c27d8e2">UCIRRXFL1</a>&#160;&#160;&#160;(0x08)    /* IRDA Receive Filter Length 1 */</td></tr>
<tr class="separator:ae14cc4e637b513c43f90f2ad9c27d8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd5376421befbeaaff0989659acb89a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd5376421befbeaaff0989659acb89a7">UCIRRXFL0</a>&#160;&#160;&#160;(0x04)    /* IRDA Receive Filter Length 0 */</td></tr>
<tr class="separator:afd5376421befbeaaff0989659acb89a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6da73b1dfca37a6994b6239a41d3e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aff6da73b1dfca37a6994b6239a41d3e3">UCIRRXPL</a>&#160;&#160;&#160;(0x02)    /* IRDA Receive Input Polarity */</td></tr>
<tr class="separator:aff6da73b1dfca37a6994b6239a41d3e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e49a3dac01669021d009ae679dc5d71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e49a3dac01669021d009ae679dc5d71">UCIRRXFE</a>&#160;&#160;&#160;(0x01)    /* IRDA Receive Filter enable */</td></tr>
<tr class="separator:a0e49a3dac01669021d009ae679dc5d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb5328c617d763ceccd98432daacab20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb5328c617d763ceccd98432daacab20">UCDELIM1</a>&#160;&#160;&#160;(0x20)    /* Break Sync Delimiter 1 */</td></tr>
<tr class="separator:afb5328c617d763ceccd98432daacab20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5f69bbf65646554040de549c8eec3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab5f69bbf65646554040de549c8eec3f9">UCDELIM0</a>&#160;&#160;&#160;(0x10)    /* Break Sync Delimiter 0 */</td></tr>
<tr class="separator:ab5f69bbf65646554040de549c8eec3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a330c3954a27b153b17b4a83815eb502b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a330c3954a27b153b17b4a83815eb502b">UCSTOE</a>&#160;&#160;&#160;(0x08)    /* Sync-Field Timeout error */</td></tr>
<tr class="separator:a330c3954a27b153b17b4a83815eb502b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa02211aae2addea00ba79924f3b19045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa02211aae2addea00ba79924f3b19045">UCBTOE</a>&#160;&#160;&#160;(0x04)    /* Break Timeout error */</td></tr>
<tr class="separator:aa02211aae2addea00ba79924f3b19045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeeeeed290c44855540b9ca36d71978f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adeeeeed290c44855540b9ca36d71978f">UCABDEN</a>&#160;&#160;&#160;(0x01)    /* Auto Baud Rate detect enable */</td></tr>
<tr class="separator:adeeeeed290c44855540b9ca36d71978f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca82d1b80751597351fb7f9e7a42a19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7ca82d1b80751597351fb7f9e7a42a19">UCGCEN</a>&#160;&#160;&#160;(0x8000u)  /* I2C General Call enable */</td></tr>
<tr class="separator:a7ca82d1b80751597351fb7f9e7a42a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1267b49d9249bf11e74031be96e31b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad1267b49d9249bf11e74031be96e31b8">UCOA9</a>&#160;&#160;&#160;(0x0200u)  /* I2C Own Address 9 */</td></tr>
<tr class="separator:ad1267b49d9249bf11e74031be96e31b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a702a180caec4004d3f9b0d010cd9ffd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a702a180caec4004d3f9b0d010cd9ffd8">UCOA8</a>&#160;&#160;&#160;(0x0100u)  /* I2C Own Address 8 */</td></tr>
<tr class="separator:a702a180caec4004d3f9b0d010cd9ffd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33df4713e6d3a7f213eab756bd4ad92f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a33df4713e6d3a7f213eab756bd4ad92f">UCOA7</a>&#160;&#160;&#160;(0x0080u)  /* I2C Own Address 7 */</td></tr>
<tr class="separator:a33df4713e6d3a7f213eab756bd4ad92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0724c1818b59a7fa568da48f3a50983a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0724c1818b59a7fa568da48f3a50983a">UCOA6</a>&#160;&#160;&#160;(0x0040u)  /* I2C Own Address 6 */</td></tr>
<tr class="separator:a0724c1818b59a7fa568da48f3a50983a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca78f8b03492172d593c6a272533a000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aca78f8b03492172d593c6a272533a000">UCOA5</a>&#160;&#160;&#160;(0x0020u)  /* I2C Own Address 5 */</td></tr>
<tr class="separator:aca78f8b03492172d593c6a272533a000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a076aebed65faeef44c4ffc1ac92a0c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a076aebed65faeef44c4ffc1ac92a0c63">UCOA4</a>&#160;&#160;&#160;(0x0010u)  /* I2C Own Address 4 */</td></tr>
<tr class="separator:a076aebed65faeef44c4ffc1ac92a0c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c433d1f5cc8c90b57b06e6906def36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18c433d1f5cc8c90b57b06e6906def36">UCOA3</a>&#160;&#160;&#160;(0x0008u)  /* I2C Own Address 3 */</td></tr>
<tr class="separator:a18c433d1f5cc8c90b57b06e6906def36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72c4b733295c5cd896c79638eaeae0b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a72c4b733295c5cd896c79638eaeae0b5">UCOA2</a>&#160;&#160;&#160;(0x0004u)  /* I2C Own Address 2 */</td></tr>
<tr class="separator:a72c4b733295c5cd896c79638eaeae0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedf7d29569e22eaf504e9d19852edf27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aedf7d29569e22eaf504e9d19852edf27">UCOA1</a>&#160;&#160;&#160;(0x0002u)  /* I2C Own Address 1 */</td></tr>
<tr class="separator:aedf7d29569e22eaf504e9d19852edf27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71eac9172783e6d6d757eee9a2e1529a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71eac9172783e6d6d757eee9a2e1529a">UCOA0</a>&#160;&#160;&#160;(0x0001u)  /* I2C Own Address 0 */</td></tr>
<tr class="separator:a71eac9172783e6d6d757eee9a2e1529a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d192c17d0e940a51e28a03bfe38b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa2d192c17d0e940a51e28a03bfe38b58">UCOA7_L</a>&#160;&#160;&#160;(0x0080u)  /* I2C Own Address 7 */</td></tr>
<tr class="separator:aa2d192c17d0e940a51e28a03bfe38b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708c06ddda05d2a740e3242bdb304d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a708c06ddda05d2a740e3242bdb304d51">UCOA6_L</a>&#160;&#160;&#160;(0x0040u)  /* I2C Own Address 6 */</td></tr>
<tr class="separator:a708c06ddda05d2a740e3242bdb304d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d03c06d7bbdcca2be15e039f2cde027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8d03c06d7bbdcca2be15e039f2cde027">UCOA5_L</a>&#160;&#160;&#160;(0x0020u)  /* I2C Own Address 5 */</td></tr>
<tr class="separator:a8d03c06d7bbdcca2be15e039f2cde027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e63f53590870c6c2f4a918c3c4df29e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e63f53590870c6c2f4a918c3c4df29e">UCOA4_L</a>&#160;&#160;&#160;(0x0010u)  /* I2C Own Address 4 */</td></tr>
<tr class="separator:a5e63f53590870c6c2f4a918c3c4df29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb93c32f6d99a59240bdb634f38ae09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5eb93c32f6d99a59240bdb634f38ae09">UCOA3_L</a>&#160;&#160;&#160;(0x0008u)  /* I2C Own Address 3 */</td></tr>
<tr class="separator:a5eb93c32f6d99a59240bdb634f38ae09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39910f39ddebb891b0b1ab1b12419ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a39910f39ddebb891b0b1ab1b12419ca3">UCOA2_L</a>&#160;&#160;&#160;(0x0004u)  /* I2C Own Address 2 */</td></tr>
<tr class="separator:a39910f39ddebb891b0b1ab1b12419ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c0cecedb7de23aeb61a5fac461b328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a21c0cecedb7de23aeb61a5fac461b328">UCOA1_L</a>&#160;&#160;&#160;(0x0002u)  /* I2C Own Address 1 */</td></tr>
<tr class="separator:a21c0cecedb7de23aeb61a5fac461b328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787f05608b7e54253d67637bc2eddf8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a787f05608b7e54253d67637bc2eddf8f">UCOA0_L</a>&#160;&#160;&#160;(0x0001u)  /* I2C Own Address 0 */</td></tr>
<tr class="separator:a787f05608b7e54253d67637bc2eddf8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1e9c50f01b78a7afe062d32bc12a30e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af1e9c50f01b78a7afe062d32bc12a30e">UCGCEN_H</a>&#160;&#160;&#160;(0x0080u)  /* I2C General Call enable */</td></tr>
<tr class="separator:af1e9c50f01b78a7afe062d32bc12a30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd56c75a1fb025ab9e88e26a90b0f7e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd56c75a1fb025ab9e88e26a90b0f7e4">UCOA9_H</a>&#160;&#160;&#160;(0x0002u)  /* I2C Own Address 9 */</td></tr>
<tr class="separator:abd56c75a1fb025ab9e88e26a90b0f7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09862b727f612fb2a85bfd7e4309dd43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a09862b727f612fb2a85bfd7e4309dd43">UCOA8_H</a>&#160;&#160;&#160;(0x0001u)  /* I2C Own Address 8 */</td></tr>
<tr class="separator:a09862b727f612fb2a85bfd7e4309dd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f2c05616fa7a6f40976bfcfdb26484b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f2c05616fa7a6f40976bfcfdb26484b">UCSA9</a>&#160;&#160;&#160;(0x0200u)  /* I2C Slave Address 9 */</td></tr>
<tr class="separator:a4f2c05616fa7a6f40976bfcfdb26484b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c0e8b37403f927740711a4b6e96c587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7c0e8b37403f927740711a4b6e96c587">UCSA8</a>&#160;&#160;&#160;(0x0100u)  /* I2C Slave Address 8 */</td></tr>
<tr class="separator:a7c0e8b37403f927740711a4b6e96c587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4785e47a3bd98904891307075358506b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4785e47a3bd98904891307075358506b">UCSA7</a>&#160;&#160;&#160;(0x0080u)  /* I2C Slave Address 7 */</td></tr>
<tr class="separator:a4785e47a3bd98904891307075358506b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41536b70ab3f0d5c8f44a21aa1c28fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a41536b70ab3f0d5c8f44a21aa1c28fb6">UCSA6</a>&#160;&#160;&#160;(0x0040u)  /* I2C Slave Address 6 */</td></tr>
<tr class="separator:a41536b70ab3f0d5c8f44a21aa1c28fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef723f772b964be95b1111c343454ad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aef723f772b964be95b1111c343454ad1">UCSA5</a>&#160;&#160;&#160;(0x0020u)  /* I2C Slave Address 5 */</td></tr>
<tr class="separator:aef723f772b964be95b1111c343454ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a813c806a3731761ac8a946585a44250d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a813c806a3731761ac8a946585a44250d">UCSA4</a>&#160;&#160;&#160;(0x0010u)  /* I2C Slave Address 4 */</td></tr>
<tr class="separator:a813c806a3731761ac8a946585a44250d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fd0206b817f75b420b231e3c00659ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1fd0206b817f75b420b231e3c00659ae">UCSA3</a>&#160;&#160;&#160;(0x0008u)  /* I2C Slave Address 3 */</td></tr>
<tr class="separator:a1fd0206b817f75b420b231e3c00659ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad2fe387d794752fd2629628cd7f26aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad2fe387d794752fd2629628cd7f26aa">UCSA2</a>&#160;&#160;&#160;(0x0004u)  /* I2C Slave Address 2 */</td></tr>
<tr class="separator:aad2fe387d794752fd2629628cd7f26aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5daaad6fd339addfb7fb9718d931bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa5daaad6fd339addfb7fb9718d931bda">UCSA1</a>&#160;&#160;&#160;(0x0002u)  /* I2C Slave Address 1 */</td></tr>
<tr class="separator:aa5daaad6fd339addfb7fb9718d931bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae299acfa6145b342f61f66151b69de10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae299acfa6145b342f61f66151b69de10">UCSA0</a>&#160;&#160;&#160;(0x0001u)  /* I2C Slave Address 0 */</td></tr>
<tr class="separator:ae299acfa6145b342f61f66151b69de10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2d3afa1acc5767930194c099c13dd5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2d3afa1acc5767930194c099c13dd5a">UCSA7_L</a>&#160;&#160;&#160;(0x0080u)  /* I2C Slave Address 7 */</td></tr>
<tr class="separator:ac2d3afa1acc5767930194c099c13dd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56f059d88e0fc75da9a145c05f51fa63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a56f059d88e0fc75da9a145c05f51fa63">UCSA6_L</a>&#160;&#160;&#160;(0x0040u)  /* I2C Slave Address 6 */</td></tr>
<tr class="separator:a56f059d88e0fc75da9a145c05f51fa63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2eb2fa656cb84e44317d23f6e625b5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae2eb2fa656cb84e44317d23f6e625b5a">UCSA5_L</a>&#160;&#160;&#160;(0x0020u)  /* I2C Slave Address 5 */</td></tr>
<tr class="separator:ae2eb2fa656cb84e44317d23f6e625b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a903b4f417728853b35198686a347d495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a903b4f417728853b35198686a347d495">UCSA4_L</a>&#160;&#160;&#160;(0x0010u)  /* I2C Slave Address 4 */</td></tr>
<tr class="separator:a903b4f417728853b35198686a347d495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7944488b1efae23bce5120523def3be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7944488b1efae23bce5120523def3be2">UCSA3_L</a>&#160;&#160;&#160;(0x0008u)  /* I2C Slave Address 3 */</td></tr>
<tr class="separator:a7944488b1efae23bce5120523def3be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e378ef2f3f39d946d5925c51b7b665c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e378ef2f3f39d946d5925c51b7b665c">UCSA2_L</a>&#160;&#160;&#160;(0x0004u)  /* I2C Slave Address 2 */</td></tr>
<tr class="separator:a3e378ef2f3f39d946d5925c51b7b665c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fa579d6fe4d918bfa58eb9370d30991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3fa579d6fe4d918bfa58eb9370d30991">UCSA1_L</a>&#160;&#160;&#160;(0x0002u)  /* I2C Slave Address 1 */</td></tr>
<tr class="separator:a3fa579d6fe4d918bfa58eb9370d30991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0a87b720017eabdf49647c7838b39b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afa0a87b720017eabdf49647c7838b39b">UCSA0_L</a>&#160;&#160;&#160;(0x0001u)  /* I2C Slave Address 0 */</td></tr>
<tr class="separator:afa0a87b720017eabdf49647c7838b39b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaed3b240a46db34396f1b7ad2afd85a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acaed3b240a46db34396f1b7ad2afd85a">UCSA9_H</a>&#160;&#160;&#160;(0x0002u)  /* I2C Slave Address 9 */</td></tr>
<tr class="separator:acaed3b240a46db34396f1b7ad2afd85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7f2aed244b5c504fbd361c59db90b2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab7f2aed244b5c504fbd361c59db90b2b">UCSA8_H</a>&#160;&#160;&#160;(0x0001u)  /* I2C Slave Address 8 */</td></tr>
<tr class="separator:ab7f2aed244b5c504fbd361c59db90b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca4c79c701e7f5505d1297702b1deb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ca4c79c701e7f5505d1297702b1deb7">UCTXIE</a>&#160;&#160;&#160;(0x0002u)  /* USCI Transmit Interrupt Enable */</td></tr>
<tr class="separator:a6ca4c79c701e7f5505d1297702b1deb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98473de149e0c0eafdfe9c1d4e4bc13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad98473de149e0c0eafdfe9c1d4e4bc13">UCRXIE</a>&#160;&#160;&#160;(0x0001u)  /* USCI Receive Interrupt Enable */</td></tr>
<tr class="separator:ad98473de149e0c0eafdfe9c1d4e4bc13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65fb768d8a7060a605ae3093840d45e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a65fb768d8a7060a605ae3093840d45e6">UCTXIE_L</a>&#160;&#160;&#160;(0x0002u)  /* USCI Transmit Interrupt Enable */</td></tr>
<tr class="separator:a65fb768d8a7060a605ae3093840d45e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b51cf035e2e4e1985df32aeeb022b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac5b51cf035e2e4e1985df32aeeb022b7">UCRXIE_L</a>&#160;&#160;&#160;(0x0001u)  /* USCI Receive Interrupt Enable */</td></tr>
<tr class="separator:ac5b51cf035e2e4e1985df32aeeb022b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a807b95c77966b1a98602f758dd3574c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a807b95c77966b1a98602f758dd3574c3">UCNACKIE</a>&#160;&#160;&#160;(0x0020u)  /* NACK Condition interrupt enable */</td></tr>
<tr class="separator:a807b95c77966b1a98602f758dd3574c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af15d0aea857d03c13db91c4a9cc09d30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af15d0aea857d03c13db91c4a9cc09d30">UCALIE</a>&#160;&#160;&#160;(0x0010u)  /* Arbitration Lost interrupt enable */</td></tr>
<tr class="separator:af15d0aea857d03c13db91c4a9cc09d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5582dba1b54706acaef2ee956de19b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5582dba1b54706acaef2ee956de19b56">UCSTPIE</a>&#160;&#160;&#160;(0x0008u)  /* STOP Condition interrupt enable */</td></tr>
<tr class="separator:a5582dba1b54706acaef2ee956de19b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac42e8480323eb6fb27540dbc63c4683d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac42e8480323eb6fb27540dbc63c4683d">UCSTTIE</a>&#160;&#160;&#160;(0x0004u)  /* START Condition interrupt enable */</td></tr>
<tr class="separator:ac42e8480323eb6fb27540dbc63c4683d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca4c79c701e7f5505d1297702b1deb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ca4c79c701e7f5505d1297702b1deb7">UCTXIE</a>&#160;&#160;&#160;(0x0002u)  /* USCI Transmit Interrupt Enable */</td></tr>
<tr class="separator:a6ca4c79c701e7f5505d1297702b1deb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98473de149e0c0eafdfe9c1d4e4bc13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad98473de149e0c0eafdfe9c1d4e4bc13">UCRXIE</a>&#160;&#160;&#160;(0x0001u)  /* USCI Receive Interrupt Enable */</td></tr>
<tr class="separator:ad98473de149e0c0eafdfe9c1d4e4bc13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678cd44dfc3467185ec11e8301cd5fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a678cd44dfc3467185ec11e8301cd5fbf">UCNACKIE_L</a>&#160;&#160;&#160;(0x0020u)  /* NACK Condition interrupt enable */</td></tr>
<tr class="separator:a678cd44dfc3467185ec11e8301cd5fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b3a6045ac7205a60814a2330521f5ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b3a6045ac7205a60814a2330521f5ec">UCALIE_L</a>&#160;&#160;&#160;(0x0010u)  /* Arbitration Lost interrupt enable */</td></tr>
<tr class="separator:a3b3a6045ac7205a60814a2330521f5ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa9668ac2e61ba456b4414782f260635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afa9668ac2e61ba456b4414782f260635">UCSTPIE_L</a>&#160;&#160;&#160;(0x0008u)  /* STOP Condition interrupt enable */</td></tr>
<tr class="separator:afa9668ac2e61ba456b4414782f260635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7cdb15c2fc93cbdd908b1b2e6b3acf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada7cdb15c2fc93cbdd908b1b2e6b3acf">UCSTTIE_L</a>&#160;&#160;&#160;(0x0004u)  /* START Condition interrupt enable */</td></tr>
<tr class="separator:ada7cdb15c2fc93cbdd908b1b2e6b3acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65fb768d8a7060a605ae3093840d45e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a65fb768d8a7060a605ae3093840d45e6">UCTXIE_L</a>&#160;&#160;&#160;(0x0002u)  /* USCI Transmit Interrupt Enable */</td></tr>
<tr class="separator:a65fb768d8a7060a605ae3093840d45e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b51cf035e2e4e1985df32aeeb022b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac5b51cf035e2e4e1985df32aeeb022b7">UCRXIE_L</a>&#160;&#160;&#160;(0x0001u)  /* USCI Receive Interrupt Enable */</td></tr>
<tr class="separator:ac5b51cf035e2e4e1985df32aeeb022b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75aabfe7574015e407c4c33a8ed39b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a75aabfe7574015e407c4c33a8ed39b87">UCTXIFG</a>&#160;&#160;&#160;(0x0002u)  /* USCI Transmit Interrupt Flag */</td></tr>
<tr class="separator:a75aabfe7574015e407c4c33a8ed39b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec002d2c3f94454804b4438c0cddafe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aec002d2c3f94454804b4438c0cddafe8">UCRXIFG</a>&#160;&#160;&#160;(0x0001u)  /* USCI Receive Interrupt Flag */</td></tr>
<tr class="separator:aec002d2c3f94454804b4438c0cddafe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d0427d0e5cf72b5dfdb7bea67f966e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d0427d0e5cf72b5dfdb7bea67f966e5">UCTXIFG_L</a>&#160;&#160;&#160;(0x0002u)  /* USCI Transmit Interrupt Flag */</td></tr>
<tr class="separator:a2d0427d0e5cf72b5dfdb7bea67f966e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2adac5df849d129e8a3ba9633aec248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2adac5df849d129e8a3ba9633aec248">UCRXIFG_L</a>&#160;&#160;&#160;(0x0001u)  /* USCI Receive Interrupt Flag */</td></tr>
<tr class="separator:ad2adac5df849d129e8a3ba9633aec248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf889d04bb8c7e834a6c97919a27206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abcf889d04bb8c7e834a6c97919a27206">UCNACKIFG</a>&#160;&#160;&#160;(0x0020u)  /* NAK Condition interrupt Flag */</td></tr>
<tr class="separator:abcf889d04bb8c7e834a6c97919a27206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1110f82dacad8e86491fe3a183ca6767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1110f82dacad8e86491fe3a183ca6767">UCALIFG</a>&#160;&#160;&#160;(0x0010u)  /* Arbitration Lost interrupt Flag */</td></tr>
<tr class="separator:a1110f82dacad8e86491fe3a183ca6767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58eea93e916c37e9a53b1a867a952460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a58eea93e916c37e9a53b1a867a952460">UCSTPIFG</a>&#160;&#160;&#160;(0x0008u)  /* STOP Condition interrupt Flag */</td></tr>
<tr class="separator:a58eea93e916c37e9a53b1a867a952460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb0fe432e6af4f5e1e8074c10cfae5cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adb0fe432e6af4f5e1e8074c10cfae5cf">UCSTTIFG</a>&#160;&#160;&#160;(0x0004u)  /* START Condition interrupt Flag */</td></tr>
<tr class="separator:adb0fe432e6af4f5e1e8074c10cfae5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75aabfe7574015e407c4c33a8ed39b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a75aabfe7574015e407c4c33a8ed39b87">UCTXIFG</a>&#160;&#160;&#160;(0x0002u)  /* USCI Transmit Interrupt Flag */</td></tr>
<tr class="separator:a75aabfe7574015e407c4c33a8ed39b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec002d2c3f94454804b4438c0cddafe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aec002d2c3f94454804b4438c0cddafe8">UCRXIFG</a>&#160;&#160;&#160;(0x0001u)  /* USCI Receive Interrupt Flag */</td></tr>
<tr class="separator:aec002d2c3f94454804b4438c0cddafe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c402809277e636c77a22f29c97736ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7c402809277e636c77a22f29c97736ef">UCNACKIFG_L</a>&#160;&#160;&#160;(0x0020u)  /* NAK Condition interrupt Flag */</td></tr>
<tr class="separator:a7c402809277e636c77a22f29c97736ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39f9c3ce6faaec983fd42668634854eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a39f9c3ce6faaec983fd42668634854eb">UCALIFG_L</a>&#160;&#160;&#160;(0x0010u)  /* Arbitration Lost interrupt Flag */</td></tr>
<tr class="separator:a39f9c3ce6faaec983fd42668634854eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f691255b56aec9aebb2b1afbb58b986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7f691255b56aec9aebb2b1afbb58b986">UCSTPIFG_L</a>&#160;&#160;&#160;(0x0008u)  /* STOP Condition interrupt Flag */</td></tr>
<tr class="separator:a7f691255b56aec9aebb2b1afbb58b986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a470291e84760b788f16d79cf5f08fcba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a470291e84760b788f16d79cf5f08fcba">UCSTTIFG_L</a>&#160;&#160;&#160;(0x0004u)  /* START Condition interrupt Flag */</td></tr>
<tr class="separator:a470291e84760b788f16d79cf5f08fcba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d0427d0e5cf72b5dfdb7bea67f966e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d0427d0e5cf72b5dfdb7bea67f966e5">UCTXIFG_L</a>&#160;&#160;&#160;(0x0002u)  /* USCI Transmit Interrupt Flag */</td></tr>
<tr class="separator:a2d0427d0e5cf72b5dfdb7bea67f966e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2adac5df849d129e8a3ba9633aec248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2adac5df849d129e8a3ba9633aec248">UCRXIFG_L</a>&#160;&#160;&#160;(0x0001u)  /* USCI Receive Interrupt Flag */</td></tr>
<tr class="separator:ad2adac5df849d129e8a3ba9633aec248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f6de64041bdd0523af9d653bd3d939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a46f6de64041bdd0523af9d653bd3d939">USCI_NONE</a>&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td></tr>
<tr class="separator:a46f6de64041bdd0523af9d653bd3d939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1377a640056f94dbbc03872478d2dd35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1377a640056f94dbbc03872478d2dd35">USCI_UCRXIFG</a>&#160;&#160;&#160;(0x0002u)    /* USCI UCRXIFG */</td></tr>
<tr class="separator:a1377a640056f94dbbc03872478d2dd35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54e0fdd7d1c9d92a3579ca6bfc807b18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54e0fdd7d1c9d92a3579ca6bfc807b18">USCI_UCTXIFG</a>&#160;&#160;&#160;(0x0004u)    /* USCI UCTXIFG */</td></tr>
<tr class="separator:a54e0fdd7d1c9d92a3579ca6bfc807b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8224b68ea3728b2f506e8866b7ebc805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8224b68ea3728b2f506e8866b7ebc805">USCI_I2C_UCALIFG</a>&#160;&#160;&#160;(0x0002u)    /* USCI I2C Mode: UCALIFG */</td></tr>
<tr class="separator:a8224b68ea3728b2f506e8866b7ebc805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a596ff18ecfb547771443b154de66750f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a596ff18ecfb547771443b154de66750f">USCI_I2C_UCNACKIFG</a>&#160;&#160;&#160;(0x0004u)    /* USCI I2C Mode: UCNACKIFG */</td></tr>
<tr class="separator:a596ff18ecfb547771443b154de66750f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf6bc5e7c75434543c77f0feb69bfe6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acf6bc5e7c75434543c77f0feb69bfe6b">USCI_I2C_UCSTTIFG</a>&#160;&#160;&#160;(0x0006u)    /* USCI I2C Mode: UCSTTIFG*/</td></tr>
<tr class="separator:acf6bc5e7c75434543c77f0feb69bfe6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5c1c13d3c62c626e11cffba71cad0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af5c1c13d3c62c626e11cffba71cad0ac">USCI_I2C_UCSTPIFG</a>&#160;&#160;&#160;(0x0008u)    /* USCI I2C Mode: UCSTPIFG*/</td></tr>
<tr class="separator:af5c1c13d3c62c626e11cffba71cad0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafa7fd3f28a878849528b7590ba6b03a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafa7fd3f28a878849528b7590ba6b03a">USCI_I2C_UCRXIFG</a>&#160;&#160;&#160;(0x000Au)    /* USCI I2C Mode: UCRXIFG */</td></tr>
<tr class="separator:aafa7fd3f28a878849528b7590ba6b03a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbdd444514b867ce39ea944f51d3add9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afbdd444514b867ce39ea944f51d3add9">USCI_I2C_UCTXIFG</a>&#160;&#160;&#160;(0x000Cu)    /* USCI I2C Mode: UCTXIFG */</td></tr>
<tr class="separator:afbdd444514b867ce39ea944f51d3add9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ab86a5598521128cd9270955d4b1cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>&#160;&#160;&#160;(0x0000u)  /* USCI Ax Control Word Register 0 */</td></tr>
<tr class="separator:a4ab86a5598521128cd9270955d4b1cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3c6355cea7ace48c98e7a503fca73f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af3c6355cea7ace48c98e7a503fca73f3">OFS_UCAxCTLW0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a></td></tr>
<tr class="separator:af3c6355cea7ace48c98e7a503fca73f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6cf3554628c946dc5e1bc1921ac5755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6cf3554628c946dc5e1bc1921ac5755">OFS_UCAxCTLW0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>+1</td></tr>
<tr class="separator:ac6cf3554628c946dc5e1bc1921ac5755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36ec4a7d7148a6a6732cb137b829b532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a36ec4a7d7148a6a6732cb137b829b532">OFS_UCAxCTL0</a>&#160;&#160;&#160;(0x0001u)</td></tr>
<tr class="separator:a36ec4a7d7148a6a6732cb137b829b532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdac4af93a50fac2a7f74de4a0360249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afdac4af93a50fac2a7f74de4a0360249">OFS_UCAxCTL1</a>&#160;&#160;&#160;(0x0000u)</td></tr>
<tr class="separator:afdac4af93a50fac2a7f74de4a0360249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af396abaeff770866497e753364c379dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af396abaeff770866497e753364c379dd">UCAxCTL1</a>&#160;&#160;&#160;UCAxCTLW0_L  /* USCI Ax Control Register 1 */</td></tr>
<tr class="separator:af396abaeff770866497e753364c379dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6684b9d3ee5b249b9c96a208eabe2c91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6684b9d3ee5b249b9c96a208eabe2c91">UCAxCTL0</a>&#160;&#160;&#160;UCAxCTLW0_H  /* USCI Ax Control Register 0 */</td></tr>
<tr class="separator:a6684b9d3ee5b249b9c96a208eabe2c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd0bd9443a80f96da95850610092c793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd0bd9443a80f96da95850610092c793">OFS_UCAxCTLW1</a>&#160;&#160;&#160;(0x0002u)  /* USCI Ax Control Word Register 1 */</td></tr>
<tr class="separator:abd0bd9443a80f96da95850610092c793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726357c890f85c6d17af9eab59be7e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a726357c890f85c6d17af9eab59be7e6d">OFS_UCAxCTLW1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd0bd9443a80f96da95850610092c793">OFS_UCAxCTLW1</a></td></tr>
<tr class="separator:a726357c890f85c6d17af9eab59be7e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a593280d2852ee03d8d9f7da5d853aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1a593280d2852ee03d8d9f7da5d853aa">OFS_UCAxCTLW1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd0bd9443a80f96da95850610092c793">OFS_UCAxCTLW1</a>+1</td></tr>
<tr class="separator:a1a593280d2852ee03d8d9f7da5d853aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba3b79c48e09574d5825aa305590b709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709">OFS_UCAxBRW</a>&#160;&#160;&#160;(0x0006u)  /* USCI Ax Baud Word Rate 0 */</td></tr>
<tr class="separator:aba3b79c48e09574d5825aa305590b709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5be5c0c34bf38a3774cc386d66a4b750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5be5c0c34bf38a3774cc386d66a4b750">OFS_UCAxBRW_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709">OFS_UCAxBRW</a></td></tr>
<tr class="separator:a5be5c0c34bf38a3774cc386d66a4b750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc8614e9964c9d5d8d5a1f3e1b5da86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7bc8614e9964c9d5d8d5a1f3e1b5da86">OFS_UCAxBRW_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709">OFS_UCAxBRW</a>+1</td></tr>
<tr class="separator:a7bc8614e9964c9d5d8d5a1f3e1b5da86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce1b646515453e3a5d0bf518372ebfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ce1b646515453e3a5d0bf518372ebfb">OFS_UCAxBR0</a>&#160;&#160;&#160;(0x0006u)</td></tr>
<tr class="separator:a3ce1b646515453e3a5d0bf518372ebfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47741caf04dcbc03e45348aefd09b206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a47741caf04dcbc03e45348aefd09b206">OFS_UCAxBR1</a>&#160;&#160;&#160;(0x0007u)</td></tr>
<tr class="separator:a47741caf04dcbc03e45348aefd09b206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8c594dfa352408bde261e2b422b944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1b8c594dfa352408bde261e2b422b944">UCAxBR0</a>&#160;&#160;&#160;UCAxBRW_L /* USCI Ax Baud Rate 0 */</td></tr>
<tr class="separator:a1b8c594dfa352408bde261e2b422b944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64269a445d788a89eb48e0f85d55a68d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a64269a445d788a89eb48e0f85d55a68d">UCAxBR1</a>&#160;&#160;&#160;UCAxBRW_H /* USCI Ax Baud Rate 1 */</td></tr>
<tr class="separator:a64269a445d788a89eb48e0f85d55a68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a719c113d31cdb7e55ad62d0cbbd7c68c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a719c113d31cdb7e55ad62d0cbbd7c68c">OFS_UCAxMCTLW</a>&#160;&#160;&#160;(0x0008u)  /* USCI Ax Modulation Control */</td></tr>
<tr class="separator:a719c113d31cdb7e55ad62d0cbbd7c68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58349ad63b0d8ea1b6ad8c6ad92230fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a58349ad63b0d8ea1b6ad8c6ad92230fc">OFS_UCAxMCTLW_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a719c113d31cdb7e55ad62d0cbbd7c68c">OFS_UCAxMCTLW</a></td></tr>
<tr class="separator:a58349ad63b0d8ea1b6ad8c6ad92230fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d132633972c218bbf8b787f49661a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a27d132633972c218bbf8b787f49661a1">OFS_UCAxMCTLW_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a719c113d31cdb7e55ad62d0cbbd7c68c">OFS_UCAxMCTLW</a>+1</td></tr>
<tr class="separator:a27d132633972c218bbf8b787f49661a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a193dec2a4713072e1bdeb19ac180e71c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a193dec2a4713072e1bdeb19ac180e71c">OFS_UCAxSTATW</a>&#160;&#160;&#160;(0x000Au)  /* USCI Ax Status Register */</td></tr>
<tr class="separator:a193dec2a4713072e1bdeb19ac180e71c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab61adf23c0746df96a079cbd3d5a64a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab61adf23c0746df96a079cbd3d5a64a0">OFS_UCAxRXBUF</a>&#160;&#160;&#160;(0x000Cu)  /* USCI Ax Receive Buffer */</td></tr>
<tr class="separator:ab61adf23c0746df96a079cbd3d5a64a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6822509986c1e251b9b20617ad81fac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6822509986c1e251b9b20617ad81fac8">OFS_UCAxRXBUF_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab61adf23c0746df96a079cbd3d5a64a0">OFS_UCAxRXBUF</a></td></tr>
<tr class="separator:a6822509986c1e251b9b20617ad81fac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93afe7ce8a28bc308a09de4ceb048b5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a93afe7ce8a28bc308a09de4ceb048b5c">OFS_UCAxRXBUF_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab61adf23c0746df96a079cbd3d5a64a0">OFS_UCAxRXBUF</a>+1</td></tr>
<tr class="separator:a93afe7ce8a28bc308a09de4ceb048b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a814a477e90226bc66c3fce40f022d762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762">OFS_UCAxTXBUF</a>&#160;&#160;&#160;(0x000Eu)  /* USCI Ax Transmit Buffer */</td></tr>
<tr class="separator:a814a477e90226bc66c3fce40f022d762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371607443d0f70a716a6b2a769cc1f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a371607443d0f70a716a6b2a769cc1f9d">OFS_UCAxTXBUF_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762">OFS_UCAxTXBUF</a></td></tr>
<tr class="separator:a371607443d0f70a716a6b2a769cc1f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97dfc64e35fe1541efdeb2e04e6d84c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a97dfc64e35fe1541efdeb2e04e6d84c4">OFS_UCAxTXBUF_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762">OFS_UCAxTXBUF</a>+1</td></tr>
<tr class="separator:a97dfc64e35fe1541efdeb2e04e6d84c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad871fc772f53a852bb9734b56799819d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad871fc772f53a852bb9734b56799819d">OFS_UCAxABCTL</a>&#160;&#160;&#160;(0x0010u)  /* USCI Ax LIN Control */</td></tr>
<tr class="separator:ad871fc772f53a852bb9734b56799819d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acca2ba1b3973ee5b4c2c9265a79306ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acca2ba1b3973ee5b4c2c9265a79306ba">OFS_UCAxIRCTL</a>&#160;&#160;&#160;(0x0012u)  /* USCI Ax IrDA Transmit Control */</td></tr>
<tr class="separator:acca2ba1b3973ee5b4c2c9265a79306ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72de0e9c0ac946ba17025929890a24e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a72de0e9c0ac946ba17025929890a24e2">OFS_UCAxIRCTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acca2ba1b3973ee5b4c2c9265a79306ba">OFS_UCAxIRCTL</a></td></tr>
<tr class="separator:a72de0e9c0ac946ba17025929890a24e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b65f82264f4906e8706b89d5cfe1487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6b65f82264f4906e8706b89d5cfe1487">OFS_UCAxIRCTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acca2ba1b3973ee5b4c2c9265a79306ba">OFS_UCAxIRCTL</a>+1</td></tr>
<tr class="separator:a6b65f82264f4906e8706b89d5cfe1487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e8630cb1814f615e414169b5191fed7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9e8630cb1814f615e414169b5191fed7">OFS_UCAxIRTCTL</a>&#160;&#160;&#160;(0x0012u)</td></tr>
<tr class="separator:a9e8630cb1814f615e414169b5191fed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a2ba45d130782dce5c8b180b23f7009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a2ba45d130782dce5c8b180b23f7009">OFS_UCAxIRRCTL</a>&#160;&#160;&#160;(0x0013u)</td></tr>
<tr class="separator:a5a2ba45d130782dce5c8b180b23f7009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82386af05739bbe2b3e6a39340f8c8b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82386af05739bbe2b3e6a39340f8c8b1">UCAxIRTCTL</a>&#160;&#160;&#160;UCAxIRCTL_L  /* USCI Ax IrDA Transmit Control */</td></tr>
<tr class="separator:a82386af05739bbe2b3e6a39340f8c8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e737012bc262f9c5823d954eef84f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e737012bc262f9c5823d954eef84f51">UCAxIRRCTL</a>&#160;&#160;&#160;UCAxIRCTL_H  /* USCI Ax IrDA Receive Control */</td></tr>
<tr class="separator:a0e737012bc262f9c5823d954eef84f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd4c49a7a244d5c3a19d373ec7f79470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470">OFS_UCAxIE</a>&#160;&#160;&#160;(0x001Au)  /* USCI Ax Interrupt Enable Register */</td></tr>
<tr class="separator:abd4c49a7a244d5c3a19d373ec7f79470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9cbbdedfd4fb55a21d6fccc86cf479c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab9cbbdedfd4fb55a21d6fccc86cf479c">OFS_UCAxIE_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470">OFS_UCAxIE</a></td></tr>
<tr class="separator:ab9cbbdedfd4fb55a21d6fccc86cf479c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a853c9630d20c38ae383a280f4b324d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a853c9630d20c38ae383a280f4b324d11">OFS_UCAxIE_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470">OFS_UCAxIE</a>+1</td></tr>
<tr class="separator:a853c9630d20c38ae383a280f4b324d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5be3758d2457f5e3513208582d2030f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0">OFS_UCAxIFG</a>&#160;&#160;&#160;(0x001Cu)  /* USCI Ax Interrupt Flags Register */</td></tr>
<tr class="separator:a5be3758d2457f5e3513208582d2030f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6dc90ea9bf40956e088a7ecc9fc3361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab6dc90ea9bf40956e088a7ecc9fc3361">OFS_UCAxIFG_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0">OFS_UCAxIFG</a></td></tr>
<tr class="separator:ab6dc90ea9bf40956e088a7ecc9fc3361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdd602855ae1016921dec1da2153d98c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acdd602855ae1016921dec1da2153d98c">OFS_UCAxIFG_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0">OFS_UCAxIFG</a>+1</td></tr>
<tr class="separator:acdd602855ae1016921dec1da2153d98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a008dc3073533eacec47d073e78aafb25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a008dc3073533eacec47d073e78aafb25">OFS_UCAxIE__UART</a>&#160;&#160;&#160;(0x001Au)</td></tr>
<tr class="separator:a008dc3073533eacec47d073e78aafb25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49655a54167eab32535734ca216b52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac49655a54167eab32535734ca216b52f">OFS_UCAxIE__UART_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a008dc3073533eacec47d073e78aafb25">OFS_UCAxIE__UART</a></td></tr>
<tr class="separator:ac49655a54167eab32535734ca216b52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e98ca30ba881b3a5819de508b38b733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e98ca30ba881b3a5819de508b38b733">OFS_UCAxIE__UART_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a008dc3073533eacec47d073e78aafb25">OFS_UCAxIE__UART</a>+1</td></tr>
<tr class="separator:a6e98ca30ba881b3a5819de508b38b733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e784d501d8aaba759b9cf0fdefb4b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e784d501d8aaba759b9cf0fdefb4b48">OFS_UCAxIFG__UART</a>&#160;&#160;&#160;(0x001Cu)</td></tr>
<tr class="separator:a3e784d501d8aaba759b9cf0fdefb4b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4956d8fb4a36562deafb7402277da70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af4956d8fb4a36562deafb7402277da70">OFS_UCAxIFG__UART_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e784d501d8aaba759b9cf0fdefb4b48">OFS_UCAxIFG__UART</a></td></tr>
<tr class="separator:af4956d8fb4a36562deafb7402277da70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7599ed7e68462e403916fb36c32d35e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac7599ed7e68462e403916fb36c32d35e">OFS_UCAxIFG__UART_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e784d501d8aaba759b9cf0fdefb4b48">OFS_UCAxIFG__UART</a>+1</td></tr>
<tr class="separator:ac7599ed7e68462e403916fb36c32d35e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76f56e31e51662cba2fb08f0c629b91b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a76f56e31e51662cba2fb08f0c629b91b">OFS_UCAxIV</a>&#160;&#160;&#160;(0x001Eu)  /* USCI Ax Interrupt Vector Register */</td></tr>
<tr class="separator:a76f56e31e51662cba2fb08f0c629b91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02d91e2d6876f4f3c7c14c8a61a91617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02d91e2d6876f4f3c7c14c8a61a91617">OFS_UCAxCTLW0__SPI</a>&#160;&#160;&#160;(0x0000u)</td></tr>
<tr class="separator:a02d91e2d6876f4f3c7c14c8a61a91617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e6cef5791f82c7b1f3104493c4858b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af9e6cef5791f82c7b1f3104493c4858b">OFS_UCAxCTLW0__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02d91e2d6876f4f3c7c14c8a61a91617">OFS_UCAxCTLW0__SPI</a></td></tr>
<tr class="separator:af9e6cef5791f82c7b1f3104493c4858b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a670e192419b026c3211de596e4ca1bd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a670e192419b026c3211de596e4ca1bd0">OFS_UCAxCTLW0__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02d91e2d6876f4f3c7c14c8a61a91617">OFS_UCAxCTLW0__SPI</a>+1</td></tr>
<tr class="separator:a670e192419b026c3211de596e4ca1bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadf6820632b09d500a8482112947c8d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aadf6820632b09d500a8482112947c8d3">OFS_UCAxCTL0__SPI</a>&#160;&#160;&#160;(0x0001u)</td></tr>
<tr class="separator:aadf6820632b09d500a8482112947c8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa97acb658cf42164f723264e1aba1937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa97acb658cf42164f723264e1aba1937">OFS_UCAxCTL1__SPI</a>&#160;&#160;&#160;(0x0000u)</td></tr>
<tr class="separator:aa97acb658cf42164f723264e1aba1937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace430f953b96334cf1f9639a9e676c66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace430f953b96334cf1f9639a9e676c66">OFS_UCAxBRW__SPI</a>&#160;&#160;&#160;(0x0006u)</td></tr>
<tr class="separator:ace430f953b96334cf1f9639a9e676c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c6f5fa62ec82a06dac959b0d3b20917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1c6f5fa62ec82a06dac959b0d3b20917">OFS_UCAxBRW__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace430f953b96334cf1f9639a9e676c66">OFS_UCAxBRW__SPI</a></td></tr>
<tr class="separator:a1c6f5fa62ec82a06dac959b0d3b20917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71b910a30af8d11b60d25f789453acc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71b910a30af8d11b60d25f789453acc3">OFS_UCAxBRW__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace430f953b96334cf1f9639a9e676c66">OFS_UCAxBRW__SPI</a>+1</td></tr>
<tr class="separator:a71b910a30af8d11b60d25f789453acc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabda61a042693563ed455794f82f7b16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabda61a042693563ed455794f82f7b16">OFS_UCAxBR0__SPI</a>&#160;&#160;&#160;(0x0006u)</td></tr>
<tr class="separator:aabda61a042693563ed455794f82f7b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56b30a9fef29904d45ddeaaf4c648804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a56b30a9fef29904d45ddeaaf4c648804">OFS_UCAxBR1__SPI</a>&#160;&#160;&#160;(0x0007u)</td></tr>
<tr class="separator:a56b30a9fef29904d45ddeaaf4c648804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab3160e1464221ad57d5ec28cbf4c0b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab3160e1464221ad57d5ec28cbf4c0b2">OFS_UCAxSTATW__SPI</a>&#160;&#160;&#160;(0x000Au)</td></tr>
<tr class="separator:aab3160e1464221ad57d5ec28cbf4c0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0823a601f8826b0f0b1358ef8b320c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0823a601f8826b0f0b1358ef8b320c9">OFS_UCAxRXBUF__SPI</a>&#160;&#160;&#160;(0x000Cu)</td></tr>
<tr class="separator:ac0823a601f8826b0f0b1358ef8b320c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ededfa7420483ef23394aaf185d741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac8ededfa7420483ef23394aaf185d741">OFS_UCAxRXBUF__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0823a601f8826b0f0b1358ef8b320c9">OFS_UCAxRXBUF__SPI</a></td></tr>
<tr class="separator:ac8ededfa7420483ef23394aaf185d741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a164fb8e2383b1fa719a02f062685768c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a164fb8e2383b1fa719a02f062685768c">OFS_UCAxRXBUF__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0823a601f8826b0f0b1358ef8b320c9">OFS_UCAxRXBUF__SPI</a>+1</td></tr>
<tr class="separator:a164fb8e2383b1fa719a02f062685768c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7a4c6bbb54b0f5272bde4e545658694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa7a4c6bbb54b0f5272bde4e545658694">OFS_UCAxTXBUF__SPI</a>&#160;&#160;&#160;(0x000Eu)</td></tr>
<tr class="separator:aa7a4c6bbb54b0f5272bde4e545658694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a6b4f3cb93bea9c5f9acd26346042c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a04a6b4f3cb93bea9c5f9acd26346042c">OFS_UCAxTXBUF__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa7a4c6bbb54b0f5272bde4e545658694">OFS_UCAxTXBUF__SPI</a></td></tr>
<tr class="separator:a04a6b4f3cb93bea9c5f9acd26346042c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47459defe879eb616497a9237fd33767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a47459defe879eb616497a9237fd33767">OFS_UCAxTXBUF__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa7a4c6bbb54b0f5272bde4e545658694">OFS_UCAxTXBUF__SPI</a>+1</td></tr>
<tr class="separator:a47459defe879eb616497a9237fd33767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97717a8a7c0f2c4668736f2d694937f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a97717a8a7c0f2c4668736f2d694937f5">OFS_UCAxIE__SPI</a>&#160;&#160;&#160;(0x001Au)</td></tr>
<tr class="separator:a97717a8a7c0f2c4668736f2d694937f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a94327b6700a6986ea23f3d487b26bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a94327b6700a6986ea23f3d487b26bf">OFS_UCAxIFG__SPI</a>&#160;&#160;&#160;(0x001Cu)</td></tr>
<tr class="separator:a7a94327b6700a6986ea23f3d487b26bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e7b6b3f049ab9bd56dce1f3de0ddc66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2e7b6b3f049ab9bd56dce1f3de0ddc66">OFS_UCAxIV__SPI</a>&#160;&#160;&#160;(0x001Eu)</td></tr>
<tr class="separator:a2e7b6b3f049ab9bd56dce1f3de0ddc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2ad9365c8d69203e096b5335ca02ed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2ad9365c8d69203e096b5335ca02ed4">OFS_UCBxCTLW0__SPI</a>&#160;&#160;&#160;(0x0000u)</td></tr>
<tr class="separator:ac2ad9365c8d69203e096b5335ca02ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26b9887f1d951195d3b83dadfef76655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a26b9887f1d951195d3b83dadfef76655">OFS_UCBxCTLW0__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2ad9365c8d69203e096b5335ca02ed4">OFS_UCBxCTLW0__SPI</a></td></tr>
<tr class="separator:a26b9887f1d951195d3b83dadfef76655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dd37faedb942a5e126c3cc3fb0b8cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5dd37faedb942a5e126c3cc3fb0b8cf9">OFS_UCBxCTLW0__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2ad9365c8d69203e096b5335ca02ed4">OFS_UCBxCTLW0__SPI</a>+1</td></tr>
<tr class="separator:a5dd37faedb942a5e126c3cc3fb0b8cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a356276a03290e0dd6b2d13d38a02f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6a356276a03290e0dd6b2d13d38a02f2">OFS_UCBxCTL0__SPI</a>&#160;&#160;&#160;(0x0001u)</td></tr>
<tr class="separator:a6a356276a03290e0dd6b2d13d38a02f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38f672c533109f3ad443a3ae67deea93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a38f672c533109f3ad443a3ae67deea93">OFS_UCBxCTL1__SPI</a>&#160;&#160;&#160;(0x0000u)</td></tr>
<tr class="separator:a38f672c533109f3ad443a3ae67deea93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f2c8e5ea8af3fcd446cf7301146c05b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f2c8e5ea8af3fcd446cf7301146c05b">OFS_UCBxBRW__SPI</a>&#160;&#160;&#160;(0x0006u)</td></tr>
<tr class="separator:a2f2c8e5ea8af3fcd446cf7301146c05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6f7f43851c7b697c8818d810f3e1bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6f7f43851c7b697c8818d810f3e1bbe">OFS_UCBxBRW__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f2c8e5ea8af3fcd446cf7301146c05b">OFS_UCBxBRW__SPI</a></td></tr>
<tr class="separator:af6f7f43851c7b697c8818d810f3e1bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f197cb50962e2f4a45ee7a7de5e7f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5f197cb50962e2f4a45ee7a7de5e7f78">OFS_UCBxBRW__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f2c8e5ea8af3fcd446cf7301146c05b">OFS_UCBxBRW__SPI</a>+1</td></tr>
<tr class="separator:a5f197cb50962e2f4a45ee7a7de5e7f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a500c87d7e55290ad0a96fd2d355314c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a500c87d7e55290ad0a96fd2d355314c9">OFS_UCBxBR0__SPI</a>&#160;&#160;&#160;(0x0006u)</td></tr>
<tr class="separator:a500c87d7e55290ad0a96fd2d355314c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb5eade8f981e5d2d1a00c3b8852fce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afbb5eade8f981e5d2d1a00c3b8852fce">OFS_UCBxBR1__SPI</a>&#160;&#160;&#160;(0x0007u)</td></tr>
<tr class="separator:afbb5eade8f981e5d2d1a00c3b8852fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b1afc5fb4ff6b7a922ce5cf64c3d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40b1afc5fb4ff6b7a922ce5cf64c3d05">OFS_UCBxSTATW__SPI</a>&#160;&#160;&#160;(0x0008u)</td></tr>
<tr class="separator:a40b1afc5fb4ff6b7a922ce5cf64c3d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8bea863d4a8946dc863729c9be81452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa8bea863d4a8946dc863729c9be81452">OFS_UCBxSTATW__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40b1afc5fb4ff6b7a922ce5cf64c3d05">OFS_UCBxSTATW__SPI</a></td></tr>
<tr class="separator:aa8bea863d4a8946dc863729c9be81452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a408ec20658efefd807d8ff61e590f93e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a408ec20658efefd807d8ff61e590f93e">OFS_UCBxSTATW__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40b1afc5fb4ff6b7a922ce5cf64c3d05">OFS_UCBxSTATW__SPI</a>+1</td></tr>
<tr class="separator:a408ec20658efefd807d8ff61e590f93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acce953b222f039b124d264b3fd24aa1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acce953b222f039b124d264b3fd24aa1e">OFS_UCBxRXBUF__SPI</a>&#160;&#160;&#160;(0x000Cu)</td></tr>
<tr class="separator:acce953b222f039b124d264b3fd24aa1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab754fb01cbe2b108df196f5c6a1391c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab754fb01cbe2b108df196f5c6a1391c1">OFS_UCBxRXBUF__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acce953b222f039b124d264b3fd24aa1e">OFS_UCBxRXBUF__SPI</a></td></tr>
<tr class="separator:ab754fb01cbe2b108df196f5c6a1391c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e225d1e90175e19989dbf644545c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0e225d1e90175e19989dbf644545c75">OFS_UCBxRXBUF__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acce953b222f039b124d264b3fd24aa1e">OFS_UCBxRXBUF__SPI</a>+1</td></tr>
<tr class="separator:ac0e225d1e90175e19989dbf644545c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26798c2aecc80db4b7b862f9eed93ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a26798c2aecc80db4b7b862f9eed93ac8">OFS_UCBxTXBUF__SPI</a>&#160;&#160;&#160;(0x000Eu)</td></tr>
<tr class="separator:a26798c2aecc80db4b7b862f9eed93ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91da03309b8e0770ca86c8be2e23d3d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a91da03309b8e0770ca86c8be2e23d3d7">OFS_UCBxTXBUF__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a26798c2aecc80db4b7b862f9eed93ac8">OFS_UCBxTXBUF__SPI</a></td></tr>
<tr class="separator:a91da03309b8e0770ca86c8be2e23d3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf39d1276bc4cd2ed22996bb8c0ec111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acf39d1276bc4cd2ed22996bb8c0ec111">OFS_UCBxTXBUF__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a26798c2aecc80db4b7b862f9eed93ac8">OFS_UCBxTXBUF__SPI</a>+1</td></tr>
<tr class="separator:acf39d1276bc4cd2ed22996bb8c0ec111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae76b9444480e97b1b278c44b7f0f5a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae76b9444480e97b1b278c44b7f0f5a8e">OFS_UCBxIE__SPI</a>&#160;&#160;&#160;(0x002Au)</td></tr>
<tr class="separator:ae76b9444480e97b1b278c44b7f0f5a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29037a3ba6840059d6ff60589cc53e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29037a3ba6840059d6ff60589cc53e1d">OFS_UCBxIE__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae76b9444480e97b1b278c44b7f0f5a8e">OFS_UCBxIE__SPI</a></td></tr>
<tr class="separator:a29037a3ba6840059d6ff60589cc53e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49fb99127d3cd7a7f9ec7c4fd5c6a467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49fb99127d3cd7a7f9ec7c4fd5c6a467">OFS_UCBxIE__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae76b9444480e97b1b278c44b7f0f5a8e">OFS_UCBxIE__SPI</a>+1</td></tr>
<tr class="separator:a49fb99127d3cd7a7f9ec7c4fd5c6a467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83aa0cfbbdb76b1afd251657b4c8d47c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a83aa0cfbbdb76b1afd251657b4c8d47c">OFS_UCBxIFG__SPI</a>&#160;&#160;&#160;(0x002Cu)</td></tr>
<tr class="separator:a83aa0cfbbdb76b1afd251657b4c8d47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e35c21a48d38600c1580b43d8722bcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e35c21a48d38600c1580b43d8722bcb">OFS_UCBxIFG__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a83aa0cfbbdb76b1afd251657b4c8d47c">OFS_UCBxIFG__SPI</a></td></tr>
<tr class="separator:a5e35c21a48d38600c1580b43d8722bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0baec68b56e76102dd553673ce39b51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0baec68b56e76102dd553673ce39b51">OFS_UCBxIFG__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a83aa0cfbbdb76b1afd251657b4c8d47c">OFS_UCBxIFG__SPI</a>+1</td></tr>
<tr class="separator:ac0baec68b56e76102dd553673ce39b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c3c007588a9632bb72540e83f69c879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9c3c007588a9632bb72540e83f69c879">OFS_UCBxIV__SPI</a>&#160;&#160;&#160;(0x002Eu)</td></tr>
<tr class="separator:a9c3c007588a9632bb72540e83f69c879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06c03726ba5ccaf7985cb43e67be0761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a06c03726ba5ccaf7985cb43e67be0761">OFS_UCBxCTLW0</a>&#160;&#160;&#160;(0x0000u)  /* USCI Bx Control Word Register 0 */</td></tr>
<tr class="separator:a06c03726ba5ccaf7985cb43e67be0761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d0bc7f764b54f2dc07e285b8613f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a00d0bc7f764b54f2dc07e285b8613f22">OFS_UCBxCTLW0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a06c03726ba5ccaf7985cb43e67be0761">OFS_UCBxCTLW0</a></td></tr>
<tr class="separator:a00d0bc7f764b54f2dc07e285b8613f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9edaf10dceb8d4294e20296fe85663dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9edaf10dceb8d4294e20296fe85663dc">OFS_UCBxCTLW0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a06c03726ba5ccaf7985cb43e67be0761">OFS_UCBxCTLW0</a>+1</td></tr>
<tr class="separator:a9edaf10dceb8d4294e20296fe85663dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371f5305eafd8f08b97969dab2351627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a371f5305eafd8f08b97969dab2351627">OFS_UCBxCTL0</a>&#160;&#160;&#160;(0x0001u)</td></tr>
<tr class="separator:a371f5305eafd8f08b97969dab2351627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa44bd49e3af9caf3ce3e9005c7318eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa44bd49e3af9caf3ce3e9005c7318eb5">OFS_UCBxCTL1</a>&#160;&#160;&#160;(0x0000u)</td></tr>
<tr class="separator:aa44bd49e3af9caf3ce3e9005c7318eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aee76ea210b57f376ea5ecf8ea90655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7aee76ea210b57f376ea5ecf8ea90655">UCBxCTL1</a>&#160;&#160;&#160;UCBxCTLW0_L  /* USCI Bx Control Register 1 */</td></tr>
<tr class="separator:a7aee76ea210b57f376ea5ecf8ea90655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5ad20b2123ddfbe31c9a5ce540fbfc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad5ad20b2123ddfbe31c9a5ce540fbfc2">UCBxCTL0</a>&#160;&#160;&#160;UCBxCTLW0_H  /* USCI Bx Control Register 0 */</td></tr>
<tr class="separator:ad5ad20b2123ddfbe31c9a5ce540fbfc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5214b348fae2457c3f78a6bb5607679d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5214b348fae2457c3f78a6bb5607679d">OFS_UCBxCTLW1</a>&#160;&#160;&#160;(0x0002u)  /* USCI Bx Control Word Register 1 */</td></tr>
<tr class="separator:a5214b348fae2457c3f78a6bb5607679d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac03ad3bac9acbbea54bfcd0467829a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acac03ad3bac9acbbea54bfcd0467829a">OFS_UCBxCTLW1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5214b348fae2457c3f78a6bb5607679d">OFS_UCBxCTLW1</a></td></tr>
<tr class="separator:acac03ad3bac9acbbea54bfcd0467829a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e2ce358cf4ce75e42e0f5dc0fbf94dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e2ce358cf4ce75e42e0f5dc0fbf94dd">OFS_UCBxCTLW1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5214b348fae2457c3f78a6bb5607679d">OFS_UCBxCTLW1</a>+1</td></tr>
<tr class="separator:a1e2ce358cf4ce75e42e0f5dc0fbf94dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd1dd8f9fbde1b7a60725d5b701db06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2dd1dd8f9fbde1b7a60725d5b701db06">OFS_UCBxBRW</a>&#160;&#160;&#160;(0x0006u)  /* USCI Bx Baud Word Rate 0 */</td></tr>
<tr class="separator:a2dd1dd8f9fbde1b7a60725d5b701db06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe89872aefe60617ac21f42402d28db3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abe89872aefe60617ac21f42402d28db3">OFS_UCBxBRW_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2dd1dd8f9fbde1b7a60725d5b701db06">OFS_UCBxBRW</a></td></tr>
<tr class="separator:abe89872aefe60617ac21f42402d28db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0806f7da0d6f0f1e5a99ea226a89e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a0806f7da0d6f0f1e5a99ea226a89e4">OFS_UCBxBRW_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2dd1dd8f9fbde1b7a60725d5b701db06">OFS_UCBxBRW</a>+1</td></tr>
<tr class="separator:a5a0806f7da0d6f0f1e5a99ea226a89e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70af776a998ffaee4e57e8d1a24914f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a70af776a998ffaee4e57e8d1a24914f9">OFS_UCBxBR0</a>&#160;&#160;&#160;(0x0006u)</td></tr>
<tr class="separator:a70af776a998ffaee4e57e8d1a24914f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdc4b6bcbf73a62f10503f609824c795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abdc4b6bcbf73a62f10503f609824c795">OFS_UCBxBR1</a>&#160;&#160;&#160;(0x0007u)</td></tr>
<tr class="separator:abdc4b6bcbf73a62f10503f609824c795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3beeacbb80bcf3b5df8cafaa468a84ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3beeacbb80bcf3b5df8cafaa468a84ee">UCBxBR0</a>&#160;&#160;&#160;UCBxBRW_L /* USCI Bx Baud Rate 0 */</td></tr>
<tr class="separator:a3beeacbb80bcf3b5df8cafaa468a84ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d66f8b9a1459017249bb3aa26daccfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3d66f8b9a1459017249bb3aa26daccfe">UCBxBR1</a>&#160;&#160;&#160;UCBxBRW_H /* USCI Bx Baud Rate 1 */</td></tr>
<tr class="separator:a3d66f8b9a1459017249bb3aa26daccfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a723fb32b6641d53ffa76f22a0dcc174d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a723fb32b6641d53ffa76f22a0dcc174d">OFS_UCBxSTATW</a>&#160;&#160;&#160;(0x0008u)  /* USCI Bx Status Word Register */</td></tr>
<tr class="separator:a723fb32b6641d53ffa76f22a0dcc174d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3764e8aa427027e71cdee40ba6efcd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3764e8aa427027e71cdee40ba6efcd6">OFS_UCBxSTATW_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a723fb32b6641d53ffa76f22a0dcc174d">OFS_UCBxSTATW</a></td></tr>
<tr class="separator:ab3764e8aa427027e71cdee40ba6efcd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ce58cea0c326d03f7f1166be569b03f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7ce58cea0c326d03f7f1166be569b03f">OFS_UCBxSTATW_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a723fb32b6641d53ffa76f22a0dcc174d">OFS_UCBxSTATW</a>+1</td></tr>
<tr class="separator:a7ce58cea0c326d03f7f1166be569b03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7dc7486273820883a9a703cd2987fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa7dc7486273820883a9a703cd2987fc8">OFS_UCBxSTATW__I2C</a>&#160;&#160;&#160;(0x0008u)</td></tr>
<tr class="separator:aa7dc7486273820883a9a703cd2987fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3c46c2850bda8dfceb28b27d45289cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae3c46c2850bda8dfceb28b27d45289cc">OFS_UCBxSTAT__I2C</a>&#160;&#160;&#160;(0x0008u)</td></tr>
<tr class="separator:ae3c46c2850bda8dfceb28b27d45289cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8604ff6e88c3683c6db8e6cf0aac1776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8604ff6e88c3683c6db8e6cf0aac1776">OFS_UCBxBCNT__I2C</a>&#160;&#160;&#160;(0x0009u)</td></tr>
<tr class="separator:a8604ff6e88c3683c6db8e6cf0aac1776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab190f5ce6337364e9cd122bd5d3303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1ab190f5ce6337364e9cd122bd5d3303">UCBxSTAT</a>&#160;&#160;&#160;UCBxSTATW_L /* USCI Bx Status Register */</td></tr>
<tr class="separator:a1ab190f5ce6337364e9cd122bd5d3303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fabcb4a17e5c8559e4f747aa5649254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4fabcb4a17e5c8559e4f747aa5649254">UCBxBCNT</a>&#160;&#160;&#160;UCBxSTATW_H /* USCI Bx Byte Counter Register */</td></tr>
<tr class="separator:a4fabcb4a17e5c8559e4f747aa5649254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40328014a78c8ae8cece266788091ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40328014a78c8ae8cece266788091ae0">OFS_UCBxTBCNT</a>&#160;&#160;&#160;(0x000Au)  /* USCI Bx Byte Counter Threshold Register */</td></tr>
<tr class="separator:a40328014a78c8ae8cece266788091ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade1f61733167df4e0ed79d1c7c7b0d8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ade1f61733167df4e0ed79d1c7c7b0d8d">OFS_UCBxTBCNT_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40328014a78c8ae8cece266788091ae0">OFS_UCBxTBCNT</a></td></tr>
<tr class="separator:ade1f61733167df4e0ed79d1c7c7b0d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac736bb0916deb8e63328c541f6c5598f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac736bb0916deb8e63328c541f6c5598f">OFS_UCBxTBCNT_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40328014a78c8ae8cece266788091ae0">OFS_UCBxTBCNT</a>+1</td></tr>
<tr class="separator:ac736bb0916deb8e63328c541f6c5598f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a857d0ad560c22248331d38f16d7092f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a857d0ad560c22248331d38f16d7092f9">OFS_UCBxRXBUF</a>&#160;&#160;&#160;(0x000Cu)  /* USCI Bx Receive Buffer */</td></tr>
<tr class="separator:a857d0ad560c22248331d38f16d7092f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95e5881a7538fe39c159673c37c13ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a95e5881a7538fe39c159673c37c13ae0">OFS_UCBxRXBUF_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a857d0ad560c22248331d38f16d7092f9">OFS_UCBxRXBUF</a></td></tr>
<tr class="separator:a95e5881a7538fe39c159673c37c13ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360abc49c6b944cb588e654c6ebf3417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a360abc49c6b944cb588e654c6ebf3417">OFS_UCBxRXBUF_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a857d0ad560c22248331d38f16d7092f9">OFS_UCBxRXBUF</a>+1</td></tr>
<tr class="separator:a360abc49c6b944cb588e654c6ebf3417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a754d0fb67d3fca33f0411d5f46a683d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a754d0fb67d3fca33f0411d5f46a683d7">OFS_UCBxTXBUF</a>&#160;&#160;&#160;(0x000Eu)  /* USCI Bx Transmit Buffer */</td></tr>
<tr class="separator:a754d0fb67d3fca33f0411d5f46a683d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5f4dc46477e7c97284eca13be6fd211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af5f4dc46477e7c97284eca13be6fd211">OFS_UCBxTXBUF_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a754d0fb67d3fca33f0411d5f46a683d7">OFS_UCBxTXBUF</a></td></tr>
<tr class="separator:af5f4dc46477e7c97284eca13be6fd211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02bdae5612af84959fc13c45b5d7f287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02bdae5612af84959fc13c45b5d7f287">OFS_UCBxTXBUF_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a754d0fb67d3fca33f0411d5f46a683d7">OFS_UCBxTXBUF</a>+1</td></tr>
<tr class="separator:a02bdae5612af84959fc13c45b5d7f287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4b38448c776d37b3fcb9b0d0d42ea83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac4b38448c776d37b3fcb9b0d0d42ea83">OFS_UCBxI2COA0</a>&#160;&#160;&#160;(0x0014u)  /* USCI Bx I2C Own Address 0 */</td></tr>
<tr class="separator:ac4b38448c776d37b3fcb9b0d0d42ea83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78fab9c77f085bcca2a6103c991ad898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a78fab9c77f085bcca2a6103c991ad898">OFS_UCBxI2COA0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac4b38448c776d37b3fcb9b0d0d42ea83">OFS_UCBxI2COA0</a></td></tr>
<tr class="separator:a78fab9c77f085bcca2a6103c991ad898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c21900d9128f2c13202112ad32f6a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad5c21900d9128f2c13202112ad32f6a8">OFS_UCBxI2COA0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac4b38448c776d37b3fcb9b0d0d42ea83">OFS_UCBxI2COA0</a>+1</td></tr>
<tr class="separator:ad5c21900d9128f2c13202112ad32f6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb0498c1e43a856ad0506b81c06ec813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeb0498c1e43a856ad0506b81c06ec813">OFS_UCBxI2COA1</a>&#160;&#160;&#160;(0x0016u)  /* USCI Bx I2C Own Address 1 */</td></tr>
<tr class="separator:aeb0498c1e43a856ad0506b81c06ec813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71c8fc2c6c94abd5686933263c02c8d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71c8fc2c6c94abd5686933263c02c8d6">OFS_UCBxI2COA1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeb0498c1e43a856ad0506b81c06ec813">OFS_UCBxI2COA1</a></td></tr>
<tr class="separator:a71c8fc2c6c94abd5686933263c02c8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8eac44e7342ee34e8c8f55fa6f8e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adb8eac44e7342ee34e8c8f55fa6f8e0b">OFS_UCBxI2COA1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeb0498c1e43a856ad0506b81c06ec813">OFS_UCBxI2COA1</a>+1</td></tr>
<tr class="separator:adb8eac44e7342ee34e8c8f55fa6f8e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44cf9cbecb662da96e1fc69fde10a9d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a44cf9cbecb662da96e1fc69fde10a9d2">OFS_UCBxI2COA2</a>&#160;&#160;&#160;(0x0018u)  /* USCI Bx I2C Own Address 2 */</td></tr>
<tr class="separator:a44cf9cbecb662da96e1fc69fde10a9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5cbcc2288fef362dc3cc1890ac27448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac5cbcc2288fef362dc3cc1890ac27448">OFS_UCBxI2COA2_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a44cf9cbecb662da96e1fc69fde10a9d2">OFS_UCBxI2COA2</a></td></tr>
<tr class="separator:ac5cbcc2288fef362dc3cc1890ac27448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4857c3ea5be0dc0b34cd0cf0a523e474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4857c3ea5be0dc0b34cd0cf0a523e474">OFS_UCBxI2COA2_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a44cf9cbecb662da96e1fc69fde10a9d2">OFS_UCBxI2COA2</a>+1</td></tr>
<tr class="separator:a4857c3ea5be0dc0b34cd0cf0a523e474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e1f32836949e88a9045263b17311bab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e1f32836949e88a9045263b17311bab">OFS_UCBxI2COA3</a>&#160;&#160;&#160;(0x001Au)  /* USCI Bx I2C Own Address 3 */</td></tr>
<tr class="separator:a7e1f32836949e88a9045263b17311bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512a862c316dc81103f20a8101bdf232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a512a862c316dc81103f20a8101bdf232">OFS_UCBxI2COA3_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e1f32836949e88a9045263b17311bab">OFS_UCBxI2COA3</a></td></tr>
<tr class="separator:a512a862c316dc81103f20a8101bdf232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5026e826b4d1b99721fcf4707c25d955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5026e826b4d1b99721fcf4707c25d955">OFS_UCBxI2COA3_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e1f32836949e88a9045263b17311bab">OFS_UCBxI2COA3</a>+1</td></tr>
<tr class="separator:a5026e826b4d1b99721fcf4707c25d955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c3fcc5724ff4bc6375031a3d942972c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c3fcc5724ff4bc6375031a3d942972c">OFS_UCBxADDRX</a>&#160;&#160;&#160;(0x001Cu)  /* USCI Bx Received Address Register */</td></tr>
<tr class="separator:a5c3fcc5724ff4bc6375031a3d942972c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8ac4edef6f35c9355fb63090494c318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab8ac4edef6f35c9355fb63090494c318">OFS_UCBxADDRX_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c3fcc5724ff4bc6375031a3d942972c">OFS_UCBxADDRX</a></td></tr>
<tr class="separator:ab8ac4edef6f35c9355fb63090494c318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89c3bc397ae9123d149ccd37b8f4ced4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a89c3bc397ae9123d149ccd37b8f4ced4">OFS_UCBxADDRX_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c3fcc5724ff4bc6375031a3d942972c">OFS_UCBxADDRX</a>+1</td></tr>
<tr class="separator:a89c3bc397ae9123d149ccd37b8f4ced4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac457f7f46b4f754996b84de0c0c5c555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac457f7f46b4f754996b84de0c0c5c555">OFS_UCBxADDMASK</a>&#160;&#160;&#160;(0x001Eu)  /* USCI Bx Address Mask Register */</td></tr>
<tr class="separator:ac457f7f46b4f754996b84de0c0c5c555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6f37b5a71f3d8927c3b95c18dbab599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6f37b5a71f3d8927c3b95c18dbab599">OFS_UCBxADDMASK_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac457f7f46b4f754996b84de0c0c5c555">OFS_UCBxADDMASK</a></td></tr>
<tr class="separator:ac6f37b5a71f3d8927c3b95c18dbab599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a608a3c32f45fe0acdf002aa7047e8711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a608a3c32f45fe0acdf002aa7047e8711">OFS_UCBxADDMASK_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac457f7f46b4f754996b84de0c0c5c555">OFS_UCBxADDMASK</a>+1</td></tr>
<tr class="separator:a608a3c32f45fe0acdf002aa7047e8711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cf9338656bb86d8ad1ec938b9c24962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7cf9338656bb86d8ad1ec938b9c24962">OFS_UCBxI2CSA</a>&#160;&#160;&#160;(0x0020u)  /* USCI Bx I2C Slave Address */</td></tr>
<tr class="separator:a7cf9338656bb86d8ad1ec938b9c24962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb0a4819eb2657514069574fb8d49d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfb0a4819eb2657514069574fb8d49d3">OFS_UCBxI2CSA_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7cf9338656bb86d8ad1ec938b9c24962">OFS_UCBxI2CSA</a></td></tr>
<tr class="separator:acfb0a4819eb2657514069574fb8d49d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4df5ae9d5e9489e846af0c6bf67229b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4df5ae9d5e9489e846af0c6bf67229b">OFS_UCBxI2CSA_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7cf9338656bb86d8ad1ec938b9c24962">OFS_UCBxI2CSA</a>+1</td></tr>
<tr class="separator:ab4df5ae9d5e9489e846af0c6bf67229b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab358e6f685aacf496912341db6679c82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab358e6f685aacf496912341db6679c82">OFS_UCBxIE</a>&#160;&#160;&#160;(0x002Au)  /* USCI Bx Interrupt Enable Register */</td></tr>
<tr class="separator:ab358e6f685aacf496912341db6679c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada16816c16c8dcf93adc8a310f412348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada16816c16c8dcf93adc8a310f412348">OFS_UCBxIE_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab358e6f685aacf496912341db6679c82">OFS_UCBxIE</a></td></tr>
<tr class="separator:ada16816c16c8dcf93adc8a310f412348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd4aa48c7a0165e8446c2f4161174741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd4aa48c7a0165e8446c2f4161174741">OFS_UCBxIE_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab358e6f685aacf496912341db6679c82">OFS_UCBxIE</a>+1</td></tr>
<tr class="separator:acd4aa48c7a0165e8446c2f4161174741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fa6ac94204d41c99b88ebcc6a055ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2fa6ac94204d41c99b88ebcc6a055ae9">OFS_UCBxIFG</a>&#160;&#160;&#160;(0x002Cu)  /* USCI Bx Interrupt Flags Register */</td></tr>
<tr class="separator:a2fa6ac94204d41c99b88ebcc6a055ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1767f01b85c1d7cc6a6e77b7ba6e467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac1767f01b85c1d7cc6a6e77b7ba6e467">OFS_UCBxIFG_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2fa6ac94204d41c99b88ebcc6a055ae9">OFS_UCBxIFG</a></td></tr>
<tr class="separator:ac1767f01b85c1d7cc6a6e77b7ba6e467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e4823ac0e18692f7a40ee5c96af75e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e4823ac0e18692f7a40ee5c96af75e9">OFS_UCBxIFG_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2fa6ac94204d41c99b88ebcc6a055ae9">OFS_UCBxIFG</a>+1</td></tr>
<tr class="separator:a7e4823ac0e18692f7a40ee5c96af75e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9aff7c640b798f8d8ae66f6fb5360a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab9aff7c640b798f8d8ae66f6fb5360a9">OFS_UCBxIE__I2C</a>&#160;&#160;&#160;(0x002Au)</td></tr>
<tr class="separator:ab9aff7c640b798f8d8ae66f6fb5360a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de32715cec579cf00fa0f5250b0d1df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8de32715cec579cf00fa0f5250b0d1df">OFS_UCBxIE__I2C_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab9aff7c640b798f8d8ae66f6fb5360a9">OFS_UCBxIE__I2C</a></td></tr>
<tr class="separator:a8de32715cec579cf00fa0f5250b0d1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb1c21eb41b4581586af9a595edaa94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aabb1c21eb41b4581586af9a595edaa94">OFS_UCBxIE__I2C_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab9aff7c640b798f8d8ae66f6fb5360a9">OFS_UCBxIE__I2C</a>+1</td></tr>
<tr class="separator:aabb1c21eb41b4581586af9a595edaa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaff2f6c81eb021bbd28b3aede4c5dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afaff2f6c81eb021bbd28b3aede4c5dd7">OFS_UCBxIFG__I2C</a>&#160;&#160;&#160;(0x002Cu)</td></tr>
<tr class="separator:afaff2f6c81eb021bbd28b3aede4c5dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7d70fa7a11d88d7c488bc8a892cbad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada7d70fa7a11d88d7c488bc8a892cbad">OFS_UCBxIFG__I2C_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afaff2f6c81eb021bbd28b3aede4c5dd7">OFS_UCBxIFG__I2C</a></td></tr>
<tr class="separator:ada7d70fa7a11d88d7c488bc8a892cbad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4ba41de9c453a73b38c1c67c8d8826f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4ba41de9c453a73b38c1c67c8d8826f">OFS_UCBxIFG__I2C_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afaff2f6c81eb021bbd28b3aede4c5dd7">OFS_UCBxIFG__I2C</a>+1</td></tr>
<tr class="separator:ab4ba41de9c453a73b38c1c67c8d8826f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7214df9d541d04b35d1bfe081caa545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa7214df9d541d04b35d1bfe081caa545">OFS_UCBxIV</a>&#160;&#160;&#160;(0x002Eu)  /* USCI Bx Interrupt Vector Register */</td></tr>
<tr class="separator:aa7214df9d541d04b35d1bfe081caa545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fb6b3fbbb7fd56c8f11792ffb3e3d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7fb6b3fbbb7fd56c8f11792ffb3e3d6c">UCPEN</a>&#160;&#160;&#160;(0x8000u)    /* Async. Mode: Parity enable */</td></tr>
<tr class="separator:a7fb6b3fbbb7fd56c8f11792ffb3e3d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05da44320219dcbc56214c9fd424a219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a05da44320219dcbc56214c9fd424a219">UCPAR</a>&#160;&#160;&#160;(0x4000u)    /* Async. Mode: Parity     0:odd / 1:even */</td></tr>
<tr class="separator:a05da44320219dcbc56214c9fd424a219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a199ca0dc5cd21e551af5c23d9beec934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a199ca0dc5cd21e551af5c23d9beec934">UCMSB</a>&#160;&#160;&#160;(0x2000u)    /* Async. Mode: MSB first  0:LSB / 1:MSB */</td></tr>
<tr class="separator:a199ca0dc5cd21e551af5c23d9beec934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad69178fe7f891cc7fa438e804cbf92a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad69178fe7f891cc7fa438e804cbf92a4">UC7BIT</a>&#160;&#160;&#160;(0x1000u)    /* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</td></tr>
<tr class="separator:ad69178fe7f891cc7fa438e804cbf92a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17059906b161d93c430b7ee875e0f356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a17059906b161d93c430b7ee875e0f356">UCSPB</a>&#160;&#160;&#160;(0x0800u)    /* Async. Mode: Stop Bits  0:one / 1: two */</td></tr>
<tr class="separator:a17059906b161d93c430b7ee875e0f356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f9ff56e2a51f5f23172d9e022eb9d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a42f9ff56e2a51f5f23172d9e022eb9d3">UCMODE1</a>&#160;&#160;&#160;(0x0400u)    /* Async. Mode: USCI Mode 1 */</td></tr>
<tr class="separator:a42f9ff56e2a51f5f23172d9e022eb9d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c62a73b40e065045c7ce2c2dc4ee54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae7c62a73b40e065045c7ce2c2dc4ee54">UCMODE0</a>&#160;&#160;&#160;(0x0200u)    /* Async. Mode: USCI Mode 0 */</td></tr>
<tr class="separator:ae7c62a73b40e065045c7ce2c2dc4ee54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13fabf0a0544eb82d9e0896ef8e818c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a13fabf0a0544eb82d9e0896ef8e818c5">UCSYNC</a>&#160;&#160;&#160;(0x0100u)    /* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</td></tr>
<tr class="separator:a13fabf0a0544eb82d9e0896ef8e818c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a847437387b4f7e066bece3a6d16dd629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a847437387b4f7e066bece3a6d16dd629">UCSSEL1</a>&#160;&#160;&#160;(0x0080u)    /* USCI 0 Clock Source Select 1 */</td></tr>
<tr class="separator:a847437387b4f7e066bece3a6d16dd629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf16135c2738ff3fc116ad82cf48c196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abf16135c2738ff3fc116ad82cf48c196">UCSSEL0</a>&#160;&#160;&#160;(0x0040u)    /* USCI 0 Clock Source Select 0 */</td></tr>
<tr class="separator:abf16135c2738ff3fc116ad82cf48c196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae54706b57b264155a533ba8673b8ed96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae54706b57b264155a533ba8673b8ed96">UCRXEIE</a>&#160;&#160;&#160;(0x0020u)    /* RX Error interrupt enable */</td></tr>
<tr class="separator:ae54706b57b264155a533ba8673b8ed96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4f7aaa4d67ed80a4099d40e2dde3ccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac4f7aaa4d67ed80a4099d40e2dde3ccc">UCBRKIE</a>&#160;&#160;&#160;(0x0010u)    /* Break interrupt enable */</td></tr>
<tr class="separator:ac4f7aaa4d67ed80a4099d40e2dde3ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d58a8e741c77478dafc016c41fd57b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6d58a8e741c77478dafc016c41fd57b2">UCDORM</a>&#160;&#160;&#160;(0x0008u)    /* Dormant (Sleep) Mode */</td></tr>
<tr class="separator:a6d58a8e741c77478dafc016c41fd57b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaeea39b1576322937c0b9fb40f25def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acaeea39b1576322937c0b9fb40f25def">UCTXADDR</a>&#160;&#160;&#160;(0x0004u)    /* Send next Data as Address */</td></tr>
<tr class="separator:acaeea39b1576322937c0b9fb40f25def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cabfd22bb4e9eeec238096778f3481a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0cabfd22bb4e9eeec238096778f3481a">UCTXBRK</a>&#160;&#160;&#160;(0x0002u)    /* Send next Data as Break */</td></tr>
<tr class="separator:a0cabfd22bb4e9eeec238096778f3481a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed16d537b5b0bc2315389cea834a1a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5ed16d537b5b0bc2315389cea834a1a0">UCSWRST</a>&#160;&#160;&#160;(0x0001u)    /* USCI Software Reset */</td></tr>
<tr class="separator:a5ed16d537b5b0bc2315389cea834a1a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ad21136e361b888d22330da22af809e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ad21136e361b888d22330da22af809e">UCSSEL1_L</a>&#160;&#160;&#160;(0x0080u)    /* USCI 0 Clock Source Select 1 */</td></tr>
<tr class="separator:a6ad21136e361b888d22330da22af809e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f24e03349142905c48d72610eaa7d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a90f24e03349142905c48d72610eaa7d2">UCSSEL0_L</a>&#160;&#160;&#160;(0x0040u)    /* USCI 0 Clock Source Select 0 */</td></tr>
<tr class="separator:a90f24e03349142905c48d72610eaa7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4913f71d3ad6a689345ca64ab3a9815a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4913f71d3ad6a689345ca64ab3a9815a">UCRXEIE_L</a>&#160;&#160;&#160;(0x0020u)    /* RX Error interrupt enable */</td></tr>
<tr class="separator:a4913f71d3ad6a689345ca64ab3a9815a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73ee51d61bdb3d9df1f05e8e36fff01c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a73ee51d61bdb3d9df1f05e8e36fff01c">UCBRKIE_L</a>&#160;&#160;&#160;(0x0010u)    /* Break interrupt enable */</td></tr>
<tr class="separator:a73ee51d61bdb3d9df1f05e8e36fff01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd4603aea7a1f2f97fe341108e3649d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0cd4603aea7a1f2f97fe341108e3649d">UCDORM_L</a>&#160;&#160;&#160;(0x0008u)    /* Dormant (Sleep) Mode */</td></tr>
<tr class="separator:a0cd4603aea7a1f2f97fe341108e3649d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b78b4e0d70bbb64687107fbdb5fe927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8b78b4e0d70bbb64687107fbdb5fe927">UCTXADDR_L</a>&#160;&#160;&#160;(0x0004u)    /* Send next Data as Address */</td></tr>
<tr class="separator:a8b78b4e0d70bbb64687107fbdb5fe927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec3388fe3a1fd66bbf192dbc57d5528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1ec3388fe3a1fd66bbf192dbc57d5528">UCTXBRK_L</a>&#160;&#160;&#160;(0x0002u)    /* Send next Data as Break */</td></tr>
<tr class="separator:a1ec3388fe3a1fd66bbf192dbc57d5528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9de182e755fc7ffd9b3f543fc6f52f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab9de182e755fc7ffd9b3f543fc6f52f2">UCSWRST_L</a>&#160;&#160;&#160;(0x0001u)    /* USCI Software Reset */</td></tr>
<tr class="separator:ab9de182e755fc7ffd9b3f543fc6f52f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34a25e4ba8c2573e3a658e30f882c110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34a25e4ba8c2573e3a658e30f882c110">UCPEN_H</a>&#160;&#160;&#160;(0x0080u)    /* Async. Mode: Parity enable */</td></tr>
<tr class="separator:a34a25e4ba8c2573e3a658e30f882c110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40feb435070c3e94cc11bdd9011e8b81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40feb435070c3e94cc11bdd9011e8b81">UCPAR_H</a>&#160;&#160;&#160;(0x0040u)    /* Async. Mode: Parity     0:odd / 1:even */</td></tr>
<tr class="separator:a40feb435070c3e94cc11bdd9011e8b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6562daedbc1af28302e85e1777483fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6562daedbc1af28302e85e1777483fb3">UCMSB_H</a>&#160;&#160;&#160;(0x0020u)    /* Async. Mode: MSB first  0:LSB / 1:MSB */</td></tr>
<tr class="separator:a6562daedbc1af28302e85e1777483fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf5e51ac1412af742c2647ea69eb3be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adf5e51ac1412af742c2647ea69eb3be4">UC7BIT_H</a>&#160;&#160;&#160;(0x0010u)    /* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</td></tr>
<tr class="separator:adf5e51ac1412af742c2647ea69eb3be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4655f7900a8bc3bc6b9f13f4f152116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4655f7900a8bc3bc6b9f13f4f152116">UCSPB_H</a>&#160;&#160;&#160;(0x0008u)    /* Async. Mode: Stop Bits  0:one / 1: two */</td></tr>
<tr class="separator:ad4655f7900a8bc3bc6b9f13f4f152116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec79a2e94f6de6d5ffdcace34f7ad8f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aec79a2e94f6de6d5ffdcace34f7ad8f2">UCMODE1_H</a>&#160;&#160;&#160;(0x0004u)    /* Async. Mode: USCI Mode 1 */</td></tr>
<tr class="separator:aec79a2e94f6de6d5ffdcace34f7ad8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8da843935b66d01d92a8ab534acfb1f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8da843935b66d01d92a8ab534acfb1f4">UCMODE0_H</a>&#160;&#160;&#160;(0x0002u)    /* Async. Mode: USCI Mode 0 */</td></tr>
<tr class="separator:a8da843935b66d01d92a8ab534acfb1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8baa5a3b2ac5e0b1407e178918a0d59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af8baa5a3b2ac5e0b1407e178918a0d59">UCSYNC_H</a>&#160;&#160;&#160;(0x0001u)    /* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</td></tr>
<tr class="separator:af8baa5a3b2ac5e0b1407e178918a0d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ab25e3e65cd1bb9863b0e6d0b7b6bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a51ab25e3e65cd1bb9863b0e6d0b7b6bd">UCCKPH</a>&#160;&#160;&#160;(0x8000u)    /* Sync. Mode: Clock Phase */</td></tr>
<tr class="separator:a51ab25e3e65cd1bb9863b0e6d0b7b6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4313a6c37c97ba5cdba16c4ca56b517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4313a6c37c97ba5cdba16c4ca56b517">UCCKPL</a>&#160;&#160;&#160;(0x4000u)    /* Sync. Mode: Clock Polarity */</td></tr>
<tr class="separator:ab4313a6c37c97ba5cdba16c4ca56b517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83010f7d75e7283b79244ce5a4fa7870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a83010f7d75e7283b79244ce5a4fa7870">UCMST</a>&#160;&#160;&#160;(0x0800u)    /* Sync. Mode: Master Select */</td></tr>
<tr class="separator:a83010f7d75e7283b79244ce5a4fa7870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79ee71255420290478cab23fbce237f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a79ee71255420290478cab23fbce237f7">UCSTEM</a>&#160;&#160;&#160;(0x0002u)    /* USCI STE Mode */</td></tr>
<tr class="separator:a79ee71255420290478cab23fbce237f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aaa4e5d0a84cda0e759fe84dc059a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7aaa4e5d0a84cda0e759fe84dc059a75">UCA10</a>&#160;&#160;&#160;(0x8000u)    /* 10-bit Address Mode */</td></tr>
<tr class="separator:a7aaa4e5d0a84cda0e759fe84dc059a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb866cf9b13ba1891a0184afa7ca19b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6eb866cf9b13ba1891a0184afa7ca19b">UCSLA10</a>&#160;&#160;&#160;(0x4000u)    /* 10-bit Slave Address Mode */</td></tr>
<tr class="separator:a6eb866cf9b13ba1891a0184afa7ca19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678176f3eb3226c0bb5bd5812e553b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a678176f3eb3226c0bb5bd5812e553b07">UCMM</a>&#160;&#160;&#160;(0x2000u)    /* Multi-Master Environment */</td></tr>
<tr class="separator:a678176f3eb3226c0bb5bd5812e553b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fbef7c6bc9c25d0823ecdba5178877a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9fbef7c6bc9c25d0823ecdba5178877a">UCTXACK</a>&#160;&#160;&#160;(0x0020u)    /* Transmit ACK */</td></tr>
<tr class="separator:a9fbef7c6bc9c25d0823ecdba5178877a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a311c1dc057c97e3b6e6e8fafaa82ffcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a311c1dc057c97e3b6e6e8fafaa82ffcd">UCTR</a>&#160;&#160;&#160;(0x0010u)    /* Transmit/Receive Select/Flag */</td></tr>
<tr class="separator:a311c1dc057c97e3b6e6e8fafaa82ffcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9047505c0b45bd40203b5bcb99c0f9e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9047505c0b45bd40203b5bcb99c0f9e4">UCTXNACK</a>&#160;&#160;&#160;(0x0008u)    /* Transmit NACK */</td></tr>
<tr class="separator:a9047505c0b45bd40203b5bcb99c0f9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f09a606879b645c1a3fd42d9cf30b97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f09a606879b645c1a3fd42d9cf30b97">UCTXSTP</a>&#160;&#160;&#160;(0x0004u)    /* Transmit STOP */</td></tr>
<tr class="separator:a4f09a606879b645c1a3fd42d9cf30b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b01fc2d0d6715b33ba6f2d2a4e5e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29b01fc2d0d6715b33ba6f2d2a4e5e02">UCTXSTT</a>&#160;&#160;&#160;(0x0002u)    /* Transmit START */</td></tr>
<tr class="separator:a29b01fc2d0d6715b33ba6f2d2a4e5e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05bd019eedee5df8b37f9f894edb868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab05bd019eedee5df8b37f9f894edb868">UCTXACK_L</a>&#160;&#160;&#160;(0x0020u)    /* Transmit ACK */</td></tr>
<tr class="separator:ab05bd019eedee5df8b37f9f894edb868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86a94f451679111344a4acd7c8a661a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a86a94f451679111344a4acd7c8a661a2">UCTR_L</a>&#160;&#160;&#160;(0x0010u)    /* Transmit/Receive Select/Flag */</td></tr>
<tr class="separator:a86a94f451679111344a4acd7c8a661a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f159a3f085c2c18b9e3dfc07d96a5a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f159a3f085c2c18b9e3dfc07d96a5a2">UCTXNACK_L</a>&#160;&#160;&#160;(0x0008u)    /* Transmit NACK */</td></tr>
<tr class="separator:a2f159a3f085c2c18b9e3dfc07d96a5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12f96208f0501aabdb8a0b4a45079774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a12f96208f0501aabdb8a0b4a45079774">UCTXSTP_L</a>&#160;&#160;&#160;(0x0004u)    /* Transmit STOP */</td></tr>
<tr class="separator:a12f96208f0501aabdb8a0b4a45079774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad87be2c58cc91c9830bf24f4a3d934cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad87be2c58cc91c9830bf24f4a3d934cb">UCTXSTT_L</a>&#160;&#160;&#160;(0x0002u)    /* Transmit START */</td></tr>
<tr class="separator:ad87be2c58cc91c9830bf24f4a3d934cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba9f907dade4f19739ea291d64ae3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ba9f907dade4f19739ea291d64ae3b4">UCA10_H</a>&#160;&#160;&#160;(0x0080u)    /* 10-bit Address Mode */</td></tr>
<tr class="separator:a3ba9f907dade4f19739ea291d64ae3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a4ba73a83a70f37db61844942a561f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a4ba73a83a70f37db61844942a561f6">UCSLA10_H</a>&#160;&#160;&#160;(0x0040u)    /* 10-bit Slave Address Mode */</td></tr>
<tr class="separator:a3a4ba73a83a70f37db61844942a561f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc956ab165e98bcd2473b08c3245e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3cc956ab165e98bcd2473b08c3245e8f">UCMM_H</a>&#160;&#160;&#160;(0x0020u)    /* Multi-Master Environment */</td></tr>
<tr class="separator:a3cc956ab165e98bcd2473b08c3245e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f02e983d228152bb8491fb6cb0f1228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f02e983d228152bb8491fb6cb0f1228">UCMODE_0</a>&#160;&#160;&#160;(0x0000u)    /* Sync. Mode: USCI Mode: 0 */</td></tr>
<tr class="separator:a2f02e983d228152bb8491fb6cb0f1228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a207fbbe8ef93ccdd9774348ba0794b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a207fbbe8ef93ccdd9774348ba0794b08">UCMODE_1</a>&#160;&#160;&#160;(0x0200u)    /* Sync. Mode: USCI Mode: 1 */</td></tr>
<tr class="separator:a207fbbe8ef93ccdd9774348ba0794b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57df40fcf2c24a4605e30a900d2b239e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a57df40fcf2c24a4605e30a900d2b239e">UCMODE_2</a>&#160;&#160;&#160;(0x0400u)    /* Sync. Mode: USCI Mode: 2 */</td></tr>
<tr class="separator:a57df40fcf2c24a4605e30a900d2b239e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a760c41f322f6e332a3bf8c5a269e1837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a760c41f322f6e332a3bf8c5a269e1837">UCMODE_3</a>&#160;&#160;&#160;(0x0600u)    /* Sync. Mode: USCI Mode: 3 */</td></tr>
<tr class="separator:a760c41f322f6e332a3bf8c5a269e1837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc67af00f443bcf35e6864137fc64056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afc67af00f443bcf35e6864137fc64056">UCSSEL_0</a>&#160;&#160;&#160;(0x0000u)    /* USCI 0 Clock Source: 0 */</td></tr>
<tr class="separator:afc67af00f443bcf35e6864137fc64056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73c578a990628e924d98da6dffaf0629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a73c578a990628e924d98da6dffaf0629">UCSSEL_1</a>&#160;&#160;&#160;(0x0040u)    /* USCI 0 Clock Source: 1 */</td></tr>
<tr class="separator:a73c578a990628e924d98da6dffaf0629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d80b08053e2c8dcad61e17d520da303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d80b08053e2c8dcad61e17d520da303">UCSSEL_2</a>&#160;&#160;&#160;(0x0080u)    /* USCI 0 Clock Source: 2 */</td></tr>
<tr class="separator:a1d80b08053e2c8dcad61e17d520da303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae659974d98f91adde08c264fe5fa8165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae659974d98f91adde08c264fe5fa8165">UCSSEL_3</a>&#160;&#160;&#160;(0x00C0u)    /* USCI 0 Clock Source: 3 */</td></tr>
<tr class="separator:ae659974d98f91adde08c264fe5fa8165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13fa9b9ab47cb8ae4eec8a0ab529b585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a13fa9b9ab47cb8ae4eec8a0ab529b585">UCSSEL__UCLK</a>&#160;&#160;&#160;(0x0000u)    /* USCI 0 Clock Source: UCLK */</td></tr>
<tr class="separator:a13fa9b9ab47cb8ae4eec8a0ab529b585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f626fe9582cd1346b2f6835b7b10925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0f626fe9582cd1346b2f6835b7b10925">UCSSEL__ACLK</a>&#160;&#160;&#160;(0x0040u)    /* USCI 0 Clock Source: ACLK */</td></tr>
<tr class="separator:a0f626fe9582cd1346b2f6835b7b10925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe57498c220324a8ac4e7e4a46328216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abe57498c220324a8ac4e7e4a46328216">UCSSEL__SMCLK</a>&#160;&#160;&#160;(0x0080u)    /* USCI 0 Clock Source: SMCLK */</td></tr>
<tr class="separator:abe57498c220324a8ac4e7e4a46328216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade2090ac8c5d7f806402d48542fa9628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ade2090ac8c5d7f806402d48542fa9628">UCGLIT1</a>&#160;&#160;&#160;(0x0002u)    /* USCI Deglitch Time Bit 1 */</td></tr>
<tr class="separator:ade2090ac8c5d7f806402d48542fa9628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e93cf72362993adb61beced50672bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e93cf72362993adb61beced50672bb2">UCGLIT0</a>&#160;&#160;&#160;(0x0001u)    /* USCI Deglitch Time Bit 0 */</td></tr>
<tr class="separator:a0e93cf72362993adb61beced50672bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29d79cfd4ee60bfd941a04621ad4ae15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29d79cfd4ee60bfd941a04621ad4ae15">UCGLIT1_L</a>&#160;&#160;&#160;(0x0002u)    /* USCI Deglitch Time Bit 1 */</td></tr>
<tr class="separator:a29d79cfd4ee60bfd941a04621ad4ae15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee8e9e0091d583f36a73c2faa72ec8bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee8e9e0091d583f36a73c2faa72ec8bf">UCGLIT0_L</a>&#160;&#160;&#160;(0x0001u)    /* USCI Deglitch Time Bit 0 */</td></tr>
<tr class="separator:aee8e9e0091d583f36a73c2faa72ec8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a099ec0912beccfe702f247e15ef23245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a099ec0912beccfe702f247e15ef23245">UCETXINT</a>&#160;&#160;&#160;(0x0100u)    /* USCI Early UCTXIFG0 */</td></tr>
<tr class="separator:a099ec0912beccfe702f247e15ef23245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e319f36da133c9a18ce7ac8bff1f4a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e319f36da133c9a18ce7ac8bff1f4a4">UCCLTO1</a>&#160;&#160;&#160;(0x0080u)    /* USCI Clock low timeout Bit: 1 */</td></tr>
<tr class="separator:a7e319f36da133c9a18ce7ac8bff1f4a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c1288af80493511552cc1bc9ee480cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8c1288af80493511552cc1bc9ee480cb">UCCLTO0</a>&#160;&#160;&#160;(0x0040u)    /* USCI Clock low timeout Bit: 0 */</td></tr>
<tr class="separator:a8c1288af80493511552cc1bc9ee480cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7daacac5d5dca8927d61b83a7c65900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad7daacac5d5dca8927d61b83a7c65900">UCSTPNACK</a>&#160;&#160;&#160;(0x0020u)    /* USCI Acknowledge Stop last byte */</td></tr>
<tr class="separator:ad7daacac5d5dca8927d61b83a7c65900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6876e7802640c4966395f74e6a0c6c7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6876e7802640c4966395f74e6a0c6c7d">UCSWACK</a>&#160;&#160;&#160;(0x0010u)    /* USCI Software controlled ACK */</td></tr>
<tr class="separator:a6876e7802640c4966395f74e6a0c6c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04500b38737a54221405205c552680dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a04500b38737a54221405205c552680dd">UCASTP1</a>&#160;&#160;&#160;(0x0008u)    /* USCI Automatic Stop condition generation Bit: 1 */</td></tr>
<tr class="separator:a04500b38737a54221405205c552680dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee0eb64e4d2777c8aaa1d38d3cdf599c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee0eb64e4d2777c8aaa1d38d3cdf599c">UCASTP0</a>&#160;&#160;&#160;(0x0004u)    /* USCI Automatic Stop condition generation Bit: 0 */</td></tr>
<tr class="separator:aee0eb64e4d2777c8aaa1d38d3cdf599c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade2090ac8c5d7f806402d48542fa9628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ade2090ac8c5d7f806402d48542fa9628">UCGLIT1</a>&#160;&#160;&#160;(0x0002u)    /* USCI Deglitch time Bit: 1 */</td></tr>
<tr class="separator:ade2090ac8c5d7f806402d48542fa9628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e93cf72362993adb61beced50672bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e93cf72362993adb61beced50672bb2">UCGLIT0</a>&#160;&#160;&#160;(0x0001u)    /* USCI Deglitch time Bit: 0 */</td></tr>
<tr class="separator:a0e93cf72362993adb61beced50672bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d8a38d7a208aded44a67fdef0b5392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a76d8a38d7a208aded44a67fdef0b5392">UCCLTO1_L</a>&#160;&#160;&#160;(0x0080u)    /* USCI Clock low timeout Bit: 1 */</td></tr>
<tr class="separator:a76d8a38d7a208aded44a67fdef0b5392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca1cf5887a67b6b3f23ee786c1db7660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aca1cf5887a67b6b3f23ee786c1db7660">UCCLTO0_L</a>&#160;&#160;&#160;(0x0040u)    /* USCI Clock low timeout Bit: 0 */</td></tr>
<tr class="separator:aca1cf5887a67b6b3f23ee786c1db7660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa88e3f2c7d34b1b6cdba8c4b6653209c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa88e3f2c7d34b1b6cdba8c4b6653209c">UCSTPNACK_L</a>&#160;&#160;&#160;(0x0020u)    /* USCI Acknowledge Stop last byte */</td></tr>
<tr class="separator:aa88e3f2c7d34b1b6cdba8c4b6653209c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c303450a66bab5780a67a11727fd8ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8c303450a66bab5780a67a11727fd8ef">UCSWACK_L</a>&#160;&#160;&#160;(0x0010u)    /* USCI Software controlled ACK */</td></tr>
<tr class="separator:a8c303450a66bab5780a67a11727fd8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a668476a2fbca32c476e5d9529fea0d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a668476a2fbca32c476e5d9529fea0d9e">UCASTP1_L</a>&#160;&#160;&#160;(0x0008u)    /* USCI Automatic Stop condition generation Bit: 1 */</td></tr>
<tr class="separator:a668476a2fbca32c476e5d9529fea0d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5909592b6ff0188b051012f66f0e79a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5909592b6ff0188b051012f66f0e79a6">UCASTP0_L</a>&#160;&#160;&#160;(0x0004u)    /* USCI Automatic Stop condition generation Bit: 0 */</td></tr>
<tr class="separator:a5909592b6ff0188b051012f66f0e79a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29d79cfd4ee60bfd941a04621ad4ae15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29d79cfd4ee60bfd941a04621ad4ae15">UCGLIT1_L</a>&#160;&#160;&#160;(0x0002u)    /* USCI Deglitch time Bit: 1 */</td></tr>
<tr class="separator:a29d79cfd4ee60bfd941a04621ad4ae15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee8e9e0091d583f36a73c2faa72ec8bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee8e9e0091d583f36a73c2faa72ec8bf">UCGLIT0_L</a>&#160;&#160;&#160;(0x0001u)    /* USCI Deglitch time Bit: 0 */</td></tr>
<tr class="separator:aee8e9e0091d583f36a73c2faa72ec8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2615cfc5a90b1b0838dcb94be5f89df1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2615cfc5a90b1b0838dcb94be5f89df1">UCETXINT_H</a>&#160;&#160;&#160;(0x0001u)    /* USCI Early UCTXIFG0 */</td></tr>
<tr class="separator:a2615cfc5a90b1b0838dcb94be5f89df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a152878110822bf8d0d88196cdee1e41b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a152878110822bf8d0d88196cdee1e41b">UCGLIT_0</a>&#160;&#160;&#160;(0x0000u)    /* USCI Deglitch time: 0 */</td></tr>
<tr class="separator:a152878110822bf8d0d88196cdee1e41b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac384e49c6f2331d312d7332b528e2faa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac384e49c6f2331d312d7332b528e2faa">UCGLIT_1</a>&#160;&#160;&#160;(0x0001u)    /* USCI Deglitch time: 1 */</td></tr>
<tr class="separator:ac384e49c6f2331d312d7332b528e2faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d703e5046307a5f96f650de7f44af28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2d703e5046307a5f96f650de7f44af28">UCGLIT_2</a>&#160;&#160;&#160;(0x0002u)    /* USCI Deglitch time: 2 */</td></tr>
<tr class="separator:a2d703e5046307a5f96f650de7f44af28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6010003e3ba1204f793fbe2e97c4189d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6010003e3ba1204f793fbe2e97c4189d">UCGLIT_3</a>&#160;&#160;&#160;(0x0003u)    /* USCI Deglitch time: 3 */</td></tr>
<tr class="separator:a6010003e3ba1204f793fbe2e97c4189d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a435325b518f7a4c0822549764d414564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a435325b518f7a4c0822549764d414564">UCASTP_0</a>&#160;&#160;&#160;(0x0000u)    /* USCI Automatic Stop condition generation: 0 */</td></tr>
<tr class="separator:a435325b518f7a4c0822549764d414564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43981b2d12cf3da73977c82e3699afa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a43981b2d12cf3da73977c82e3699afa1">UCASTP_1</a>&#160;&#160;&#160;(0x0004u)    /* USCI Automatic Stop condition generation: 1 */</td></tr>
<tr class="separator:a43981b2d12cf3da73977c82e3699afa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d2676ef49d86296e31b29af402b7df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a57d2676ef49d86296e31b29af402b7df">UCASTP_2</a>&#160;&#160;&#160;(0x0008u)    /* USCI Automatic Stop condition generation: 2 */</td></tr>
<tr class="separator:a57d2676ef49d86296e31b29af402b7df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3c4be716e6eb890c25e9c050f31e2dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af3c4be716e6eb890c25e9c050f31e2dc">UCASTP_3</a>&#160;&#160;&#160;(0x000Cu)    /* USCI Automatic Stop condition generation: 3 */</td></tr>
<tr class="separator:af3c4be716e6eb890c25e9c050f31e2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa55df3e567715561f8c7954e04fc06a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa55df3e567715561f8c7954e04fc06a4">UCCLTO_0</a>&#160;&#160;&#160;(0x0000u)    /* USCI Clock low timeout: 0 */</td></tr>
<tr class="separator:aa55df3e567715561f8c7954e04fc06a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33ee9efbf324dd75bc9ded49faff923a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a33ee9efbf324dd75bc9ded49faff923a">UCCLTO_1</a>&#160;&#160;&#160;(0x0040u)    /* USCI Clock low timeout: 1 */</td></tr>
<tr class="separator:a33ee9efbf324dd75bc9ded49faff923a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bbc054809f7d60ef744802f11e6d7ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9bbc054809f7d60ef744802f11e6d7ac">UCCLTO_2</a>&#160;&#160;&#160;(0x0080u)    /* USCI Clock low timeout: 2 */</td></tr>
<tr class="separator:a9bbc054809f7d60ef744802f11e6d7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c582c078ad396a44751d8f1dc8ef60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a58c582c078ad396a44751d8f1dc8ef60">UCCLTO_3</a>&#160;&#160;&#160;(0x00C0u)    /* USCI Clock low timeout: 3 */</td></tr>
<tr class="separator:a58c582c078ad396a44751d8f1dc8ef60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0ff9df1df88074e62f26d8a6b61e0ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad0ff9df1df88074e62f26d8a6b61e0ef">UCBRS7</a>&#160;&#160;&#160;(0x8000u)    /* USCI Second Stage Modulation Select 7 */</td></tr>
<tr class="separator:ad0ff9df1df88074e62f26d8a6b61e0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b5658ec246032fa93e33de53096a0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af8b5658ec246032fa93e33de53096a0c">UCBRS6</a>&#160;&#160;&#160;(0x4000u)    /* USCI Second Stage Modulation Select 6 */</td></tr>
<tr class="separator:af8b5658ec246032fa93e33de53096a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae05b67dced193417b51dc98f1a302ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae05b67dced193417b51dc98f1a302ab5">UCBRS5</a>&#160;&#160;&#160;(0x2000u)    /* USCI Second Stage Modulation Select 5 */</td></tr>
<tr class="separator:ae05b67dced193417b51dc98f1a302ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9f7776a09f3bf517e69aae5b8664c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc9f7776a09f3bf517e69aae5b8664c0">UCBRS4</a>&#160;&#160;&#160;(0x1000u)    /* USCI Second Stage Modulation Select 4 */</td></tr>
<tr class="separator:acc9f7776a09f3bf517e69aae5b8664c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7637d87a9e5d13e39bdaf7eece2a633b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7637d87a9e5d13e39bdaf7eece2a633b">UCBRS3</a>&#160;&#160;&#160;(0x0800u)    /* USCI Second Stage Modulation Select 3 */</td></tr>
<tr class="separator:a7637d87a9e5d13e39bdaf7eece2a633b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc6701b0c6d9c81ae08c96bd7e225aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc6701b0c6d9c81ae08c96bd7e225aff">UCBRS2</a>&#160;&#160;&#160;(0x0400u)    /* USCI Second Stage Modulation Select 2 */</td></tr>
<tr class="separator:acc6701b0c6d9c81ae08c96bd7e225aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac076b7ebd3abd116ea62a8936d517500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac076b7ebd3abd116ea62a8936d517500">UCBRS1</a>&#160;&#160;&#160;(0x0200u)    /* USCI Second Stage Modulation Select 1 */</td></tr>
<tr class="separator:ac076b7ebd3abd116ea62a8936d517500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae27903702e6f9ebd4dfbf8fd323c0a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae27903702e6f9ebd4dfbf8fd323c0a88">UCBRS0</a>&#160;&#160;&#160;(0x0100u)    /* USCI Second Stage Modulation Select 0 */</td></tr>
<tr class="separator:ae27903702e6f9ebd4dfbf8fd323c0a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4408d07b05a23e57068b1d285503ce60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4408d07b05a23e57068b1d285503ce60">UCBRF3</a>&#160;&#160;&#160;(0x0080u)    /* USCI First Stage Modulation Select 3 */</td></tr>
<tr class="separator:a4408d07b05a23e57068b1d285503ce60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a2661da2e5244abfe5e1c74a3aac4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40a2661da2e5244abfe5e1c74a3aac4d">UCBRF2</a>&#160;&#160;&#160;(0x0040u)    /* USCI First Stage Modulation Select 2 */</td></tr>
<tr class="separator:a40a2661da2e5244abfe5e1c74a3aac4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17208d428772ae7445f645966181217a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a17208d428772ae7445f645966181217a">UCBRF1</a>&#160;&#160;&#160;(0x0020u)    /* USCI First Stage Modulation Select 1 */</td></tr>
<tr class="separator:a17208d428772ae7445f645966181217a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36581e17f67455f5dc03be51ca47025c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a36581e17f67455f5dc03be51ca47025c">UCBRF0</a>&#160;&#160;&#160;(0x0010u)    /* USCI First Stage Modulation Select 0 */</td></tr>
<tr class="separator:a36581e17f67455f5dc03be51ca47025c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b03700b79b767caf7154e4e96d61276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b03700b79b767caf7154e4e96d61276">UCOS16</a>&#160;&#160;&#160;(0x0001u)    /* USCI 16-times Oversampling enable */</td></tr>
<tr class="separator:a0b03700b79b767caf7154e4e96d61276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2205d0f23adae25d6806d1b4c59ccfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2205d0f23adae25d6806d1b4c59ccfd">UCBRF3_L</a>&#160;&#160;&#160;(0x0080u)    /* USCI First Stage Modulation Select 3 */</td></tr>
<tr class="separator:ac2205d0f23adae25d6806d1b4c59ccfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67ea6ac1b764b2535018ccf0585f80e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a67ea6ac1b764b2535018ccf0585f80e9">UCBRF2_L</a>&#160;&#160;&#160;(0x0040u)    /* USCI First Stage Modulation Select 2 */</td></tr>
<tr class="separator:a67ea6ac1b764b2535018ccf0585f80e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa60e1d35ad51f480642ff2fcef8048de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa60e1d35ad51f480642ff2fcef8048de">UCBRF1_L</a>&#160;&#160;&#160;(0x0020u)    /* USCI First Stage Modulation Select 1 */</td></tr>
<tr class="separator:aa60e1d35ad51f480642ff2fcef8048de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2392ae21d66c80b91c5fe1d9b70ccec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab2392ae21d66c80b91c5fe1d9b70ccec">UCBRF0_L</a>&#160;&#160;&#160;(0x0010u)    /* USCI First Stage Modulation Select 0 */</td></tr>
<tr class="separator:ab2392ae21d66c80b91c5fe1d9b70ccec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a919db13b38c062a685b27f9c47a2411f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a919db13b38c062a685b27f9c47a2411f">UCOS16_L</a>&#160;&#160;&#160;(0x0001u)    /* USCI 16-times Oversampling enable */</td></tr>
<tr class="separator:a919db13b38c062a685b27f9c47a2411f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83ed827a086ad87ed9f31e8a891fc6dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a83ed827a086ad87ed9f31e8a891fc6dd">UCBRS7_H</a>&#160;&#160;&#160;(0x0080u)    /* USCI Second Stage Modulation Select 7 */</td></tr>
<tr class="separator:a83ed827a086ad87ed9f31e8a891fc6dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a248a0ed661de569020d082c74e3c3a8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a248a0ed661de569020d082c74e3c3a8a">UCBRS6_H</a>&#160;&#160;&#160;(0x0040u)    /* USCI Second Stage Modulation Select 6 */</td></tr>
<tr class="separator:a248a0ed661de569020d082c74e3c3a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a724998aebb3007f13e998c6d6c44d53b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a724998aebb3007f13e998c6d6c44d53b">UCBRS5_H</a>&#160;&#160;&#160;(0x0020u)    /* USCI Second Stage Modulation Select 5 */</td></tr>
<tr class="separator:a724998aebb3007f13e998c6d6c44d53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc680a41114ca5eb92d12cf927758864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adc680a41114ca5eb92d12cf927758864">UCBRS4_H</a>&#160;&#160;&#160;(0x0010u)    /* USCI Second Stage Modulation Select 4 */</td></tr>
<tr class="separator:adc680a41114ca5eb92d12cf927758864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2541bc27c1a32b603a39806cbf423456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2541bc27c1a32b603a39806cbf423456">UCBRS3_H</a>&#160;&#160;&#160;(0x0008u)    /* USCI Second Stage Modulation Select 3 */</td></tr>
<tr class="separator:a2541bc27c1a32b603a39806cbf423456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa185729e5d5195f429400b42307ce7ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa185729e5d5195f429400b42307ce7ba">UCBRS2_H</a>&#160;&#160;&#160;(0x0004u)    /* USCI Second Stage Modulation Select 2 */</td></tr>
<tr class="separator:aa185729e5d5195f429400b42307ce7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f91e3ebb44c594896cc637c1b77434a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f91e3ebb44c594896cc637c1b77434a">UCBRS1_H</a>&#160;&#160;&#160;(0x0002u)    /* USCI Second Stage Modulation Select 1 */</td></tr>
<tr class="separator:a3f91e3ebb44c594896cc637c1b77434a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a498d088f81eda28fbb95de40c3a5da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a498d088f81eda28fbb95de40c3a5da">UCBRS0_H</a>&#160;&#160;&#160;(0x0001u)    /* USCI Second Stage Modulation Select 0 */</td></tr>
<tr class="separator:a7a498d088f81eda28fbb95de40c3a5da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fc653be8a64ea940d2cf2471d293dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4fc653be8a64ea940d2cf2471d293dc9">UCBRF_0</a>&#160;&#160;&#160;(0x00)    /* USCI First Stage Modulation: 0 */</td></tr>
<tr class="separator:a4fc653be8a64ea940d2cf2471d293dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc7c7c82c39a1bfc744c7cc70fcf5538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc7c7c82c39a1bfc744c7cc70fcf5538">UCBRF_1</a>&#160;&#160;&#160;(0x10)    /* USCI First Stage Modulation: 1 */</td></tr>
<tr class="separator:acc7c7c82c39a1bfc744c7cc70fcf5538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a963b53bdf37504320ec6a5139cc7938a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a963b53bdf37504320ec6a5139cc7938a">UCBRF_2</a>&#160;&#160;&#160;(0x20)    /* USCI First Stage Modulation: 2 */</td></tr>
<tr class="separator:a963b53bdf37504320ec6a5139cc7938a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a880cc6131eea504b1d153b8914651c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a880cc6131eea504b1d153b8914651c22">UCBRF_3</a>&#160;&#160;&#160;(0x30)    /* USCI First Stage Modulation: 3 */</td></tr>
<tr class="separator:a880cc6131eea504b1d153b8914651c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a361fac0c8b173e09cc852e023b6428dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a361fac0c8b173e09cc852e023b6428dc">UCBRF_4</a>&#160;&#160;&#160;(0x40)    /* USCI First Stage Modulation: 4 */</td></tr>
<tr class="separator:a361fac0c8b173e09cc852e023b6428dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8035233f6f1e30ece00703060422490b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8035233f6f1e30ece00703060422490b">UCBRF_5</a>&#160;&#160;&#160;(0x50)    /* USCI First Stage Modulation: 5 */</td></tr>
<tr class="separator:a8035233f6f1e30ece00703060422490b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3ba091a140acdf8173f6f0585d6785"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#add3ba091a140acdf8173f6f0585d6785">UCBRF_6</a>&#160;&#160;&#160;(0x60)    /* USCI First Stage Modulation: 6 */</td></tr>
<tr class="separator:add3ba091a140acdf8173f6f0585d6785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d84224ce1273bb07de0fc61e3f0e4cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0d84224ce1273bb07de0fc61e3f0e4cf">UCBRF_7</a>&#160;&#160;&#160;(0x70)    /* USCI First Stage Modulation: 7 */</td></tr>
<tr class="separator:a0d84224ce1273bb07de0fc61e3f0e4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa5a4206271567279ffe60427e7674e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa5a4206271567279ffe60427e7674e4">UCBRF_8</a>&#160;&#160;&#160;(0x80)    /* USCI First Stage Modulation: 8 */</td></tr>
<tr class="separator:aaa5a4206271567279ffe60427e7674e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a93826ded110a057038c77b6f6505d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a93826ded110a057038c77b6f6505d1">UCBRF_9</a>&#160;&#160;&#160;(0x90)    /* USCI First Stage Modulation: 9 */</td></tr>
<tr class="separator:a7a93826ded110a057038c77b6f6505d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf607b8775ece328fafb1c841a2d8959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaf607b8775ece328fafb1c841a2d8959">UCBRF_10</a>&#160;&#160;&#160;(0xA0)    /* USCI First Stage Modulation: A */</td></tr>
<tr class="separator:aaf607b8775ece328fafb1c841a2d8959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a245fe9b5eeaea55856bcb9528196942c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a245fe9b5eeaea55856bcb9528196942c">UCBRF_11</a>&#160;&#160;&#160;(0xB0)    /* USCI First Stage Modulation: B */</td></tr>
<tr class="separator:a245fe9b5eeaea55856bcb9528196942c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1833b13696cdde3098b048b8cfcbcc3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1833b13696cdde3098b048b8cfcbcc3d">UCBRF_12</a>&#160;&#160;&#160;(0xC0)    /* USCI First Stage Modulation: C */</td></tr>
<tr class="separator:a1833b13696cdde3098b048b8cfcbcc3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e0c5e3778ca4add4e180ad11f972836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8e0c5e3778ca4add4e180ad11f972836">UCBRF_13</a>&#160;&#160;&#160;(0xD0)    /* USCI First Stage Modulation: D */</td></tr>
<tr class="separator:a8e0c5e3778ca4add4e180ad11f972836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ee82a97b0f09bc0369ee12dd785267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22ee82a97b0f09bc0369ee12dd785267">UCBRF_14</a>&#160;&#160;&#160;(0xE0)    /* USCI First Stage Modulation: E */</td></tr>
<tr class="separator:a22ee82a97b0f09bc0369ee12dd785267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9c004757456785ee5c65b5e16d69bf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac9c004757456785ee5c65b5e16d69bf6">UCBRF_15</a>&#160;&#160;&#160;(0xF0)    /* USCI First Stage Modulation: F */</td></tr>
<tr class="separator:ac9c004757456785ee5c65b5e16d69bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae085d44dc023baad3b7c17e8da7aa6a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae085d44dc023baad3b7c17e8da7aa6a5">UCLISTEN</a>&#160;&#160;&#160;(0x0080u)  /* USCI Listen mode */</td></tr>
<tr class="separator:ae085d44dc023baad3b7c17e8da7aa6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eba4323e39b8f5b2fc6120b58310ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8eba4323e39b8f5b2fc6120b58310ba5">UCFE</a>&#160;&#160;&#160;(0x0040u)  /* USCI Frame Error Flag */</td></tr>
<tr class="separator:a8eba4323e39b8f5b2fc6120b58310ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6cb2162cfafbf147ec28f39bc356ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6cb2162cfafbf147ec28f39bc356ba8">UCOE</a>&#160;&#160;&#160;(0x0020u)  /* USCI Overrun Error Flag */</td></tr>
<tr class="separator:af6cb2162cfafbf147ec28f39bc356ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5eed65048711c570c134f944a13ab57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae5eed65048711c570c134f944a13ab57">UCPE</a>&#160;&#160;&#160;(0x0010u)  /* USCI Parity Error Flag */</td></tr>
<tr class="separator:ae5eed65048711c570c134f944a13ab57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7b81fb11a9cafee09d8cdddbd1bd8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada7b81fb11a9cafee09d8cdddbd1bd8a">UCBRK</a>&#160;&#160;&#160;(0x0008u)  /* USCI Break received */</td></tr>
<tr class="separator:ada7b81fb11a9cafee09d8cdddbd1bd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ad357d23c96c81325f76fcd79c646f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a84ad357d23c96c81325f76fcd79c646f">UCRXERR</a>&#160;&#160;&#160;(0x0004u)  /* USCI RX Error Flag */</td></tr>
<tr class="separator:a84ad357d23c96c81325f76fcd79c646f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada5d77bcc1b35c10a0bcc18eb29862eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada5d77bcc1b35c10a0bcc18eb29862eb">UCADDR</a>&#160;&#160;&#160;(0x0002u)  /* USCI Address received Flag */</td></tr>
<tr class="separator:ada5d77bcc1b35c10a0bcc18eb29862eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae5503cf88ab5680e1bbb5f49e59e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9ae5503cf88ab5680e1bbb5f49e59e67">UCBUSY</a>&#160;&#160;&#160;(0x0001u)  /* USCI Busy Flag */</td></tr>
<tr class="separator:a9ae5503cf88ab5680e1bbb5f49e59e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83c683af4314d47842847c90c289f449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a83c683af4314d47842847c90c289f449">UCIDLE</a>&#160;&#160;&#160;(0x0002u)  /* USCI Idle line detected Flag */</td></tr>
<tr class="separator:a83c683af4314d47842847c90c289f449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7cef8438ec42f18bbbb4f0d6783aa6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae7cef8438ec42f18bbbb4f0d6783aa6c">UCBCNT7</a>&#160;&#160;&#160;(0x8000u)  /* USCI Byte Counter Bit 7 */</td></tr>
<tr class="separator:ae7cef8438ec42f18bbbb4f0d6783aa6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc5d18ed4829928bb1ed36cbb4ed81a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afc5d18ed4829928bb1ed36cbb4ed81a0">UCBCNT6</a>&#160;&#160;&#160;(0x4000u)  /* USCI Byte Counter Bit 6 */</td></tr>
<tr class="separator:afc5d18ed4829928bb1ed36cbb4ed81a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2da59215bcddefe18166ea94ec03a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa2da59215bcddefe18166ea94ec03a93">UCBCNT5</a>&#160;&#160;&#160;(0x2000u)  /* USCI Byte Counter Bit 5 */</td></tr>
<tr class="separator:aa2da59215bcddefe18166ea94ec03a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a062da7a045e94b9e810f52f116b3f613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a062da7a045e94b9e810f52f116b3f613">UCBCNT4</a>&#160;&#160;&#160;(0x1000u)  /* USCI Byte Counter Bit 4 */</td></tr>
<tr class="separator:a062da7a045e94b9e810f52f116b3f613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d3ec36724ab8b3e966b9ec7e37a105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a21d3ec36724ab8b3e966b9ec7e37a105">UCBCNT3</a>&#160;&#160;&#160;(0x0800u)  /* USCI Byte Counter Bit 3 */</td></tr>
<tr class="separator:a21d3ec36724ab8b3e966b9ec7e37a105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aba6fde74a54bd59aa1f1c25e40f425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2aba6fde74a54bd59aa1f1c25e40f425">UCBCNT2</a>&#160;&#160;&#160;(0x0400u)  /* USCI Byte Counter Bit 2 */</td></tr>
<tr class="separator:a2aba6fde74a54bd59aa1f1c25e40f425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14d80b0636ab8522005c87725725be71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a14d80b0636ab8522005c87725725be71">UCBCNT1</a>&#160;&#160;&#160;(0x0200u)  /* USCI Byte Counter Bit 1 */</td></tr>
<tr class="separator:a14d80b0636ab8522005c87725725be71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c95c9fdbe0f45bcd521d43f9cfb458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40c95c9fdbe0f45bcd521d43f9cfb458">UCBCNT0</a>&#160;&#160;&#160;(0x0100u)  /* USCI Byte Counter Bit 0 */</td></tr>
<tr class="separator:a40c95c9fdbe0f45bcd521d43f9cfb458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34cb4b920b18fde5c1f2a2fe00a9fa89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34cb4b920b18fde5c1f2a2fe00a9fa89">UCSCLLOW</a>&#160;&#160;&#160;(0x0040u)  /* SCL low */</td></tr>
<tr class="separator:a34cb4b920b18fde5c1f2a2fe00a9fa89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365242c9fc30f5ee5135968394e580f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a365242c9fc30f5ee5135968394e580f7">UCGC</a>&#160;&#160;&#160;(0x0020u)  /* General Call address received Flag */</td></tr>
<tr class="separator:a365242c9fc30f5ee5135968394e580f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d9592d79881ade638e6bbe2f5d19efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d9592d79881ade638e6bbe2f5d19efa">UCBBUSY</a>&#160;&#160;&#160;(0x0010u)  /* Bus Busy Flag */</td></tr>
<tr class="separator:a1d9592d79881ade638e6bbe2f5d19efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27f1fb62a0d2f2e4acf9e132478bf39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a27f1fb62a0d2f2e4acf9e132478bf39d">UCTBCNT7</a>&#160;&#160;&#160;(0x0080u)  /* USCI Byte Counter Bit 7 */</td></tr>
<tr class="separator:a27f1fb62a0d2f2e4acf9e132478bf39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad477d4045cf7e09b9bbe65e632ef13ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad477d4045cf7e09b9bbe65e632ef13ef">UCTBCNT6</a>&#160;&#160;&#160;(0x0040u)  /* USCI Byte Counter Bit 6 */</td></tr>
<tr class="separator:ad477d4045cf7e09b9bbe65e632ef13ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e098b0e392bf606ad70bb8f28973c61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e098b0e392bf606ad70bb8f28973c61">UCTBCNT5</a>&#160;&#160;&#160;(0x0020u)  /* USCI Byte Counter Bit 5 */</td></tr>
<tr class="separator:a7e098b0e392bf606ad70bb8f28973c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a1e15492d7f03701be53d57f61d84c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6a1e15492d7f03701be53d57f61d84c1">UCTBCNT4</a>&#160;&#160;&#160;(0x0010u)  /* USCI Byte Counter Bit 4 */</td></tr>
<tr class="separator:a6a1e15492d7f03701be53d57f61d84c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd4f26f5ef43b63d9e33f516389110b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd4f26f5ef43b63d9e33f516389110b5">UCTBCNT3</a>&#160;&#160;&#160;(0x0008u)  /* USCI Byte Counter Bit 3 */</td></tr>
<tr class="separator:abd4f26f5ef43b63d9e33f516389110b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8378a3791b037c131d300a1c638739bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8378a3791b037c131d300a1c638739bd">UCTBCNT2</a>&#160;&#160;&#160;(0x0004u)  /* USCI Byte Counter Bit 2 */</td></tr>
<tr class="separator:a8378a3791b037c131d300a1c638739bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbcc44a6d1568863b0267213fe129cce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afbcc44a6d1568863b0267213fe129cce">UCTBCNT1</a>&#160;&#160;&#160;(0x0002u)  /* USCI Byte Counter Bit 1 */</td></tr>
<tr class="separator:afbcc44a6d1568863b0267213fe129cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6081adecca2a04c8179b9ad8833d27c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa6081adecca2a04c8179b9ad8833d27c">UCTBCNT0</a>&#160;&#160;&#160;(0x0001u)  /* USCI Byte Counter Bit 0 */</td></tr>
<tr class="separator:aa6081adecca2a04c8179b9ad8833d27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87d3b2fdebe96ec52bfc65000d765f9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a87d3b2fdebe96ec52bfc65000d765f9e">UCIRRXFL5</a>&#160;&#160;&#160;(0x8000u)  /* IRDA Receive Filter Length 5 */</td></tr>
<tr class="separator:a87d3b2fdebe96ec52bfc65000d765f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa83fd3a68ad9430c72c124964829d647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa83fd3a68ad9430c72c124964829d647">UCIRRXFL4</a>&#160;&#160;&#160;(0x4000u)  /* IRDA Receive Filter Length 4 */</td></tr>
<tr class="separator:aa83fd3a68ad9430c72c124964829d647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8861eba5f1e56d2d7b3d92dc9b38493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae8861eba5f1e56d2d7b3d92dc9b38493">UCIRRXFL3</a>&#160;&#160;&#160;(0x2000u)  /* IRDA Receive Filter Length 3 */</td></tr>
<tr class="separator:ae8861eba5f1e56d2d7b3d92dc9b38493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d4128ac2bf039306346144a065be92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1d4128ac2bf039306346144a065be92b">UCIRRXFL2</a>&#160;&#160;&#160;(0x1000u)  /* IRDA Receive Filter Length 2 */</td></tr>
<tr class="separator:a1d4128ac2bf039306346144a065be92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14cc4e637b513c43f90f2ad9c27d8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae14cc4e637b513c43f90f2ad9c27d8e2">UCIRRXFL1</a>&#160;&#160;&#160;(0x0800u)  /* IRDA Receive Filter Length 1 */</td></tr>
<tr class="separator:ae14cc4e637b513c43f90f2ad9c27d8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd5376421befbeaaff0989659acb89a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd5376421befbeaaff0989659acb89a7">UCIRRXFL0</a>&#160;&#160;&#160;(0x0400u)  /* IRDA Receive Filter Length 0 */</td></tr>
<tr class="separator:afd5376421befbeaaff0989659acb89a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6da73b1dfca37a6994b6239a41d3e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aff6da73b1dfca37a6994b6239a41d3e3">UCIRRXPL</a>&#160;&#160;&#160;(0x0200u)  /* IRDA Receive Input Polarity */</td></tr>
<tr class="separator:aff6da73b1dfca37a6994b6239a41d3e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e49a3dac01669021d009ae679dc5d71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0e49a3dac01669021d009ae679dc5d71">UCIRRXFE</a>&#160;&#160;&#160;(0x0100u)  /* IRDA Receive Filter enable */</td></tr>
<tr class="separator:a0e49a3dac01669021d009ae679dc5d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4af2a43b89e2a5d5da389ddddab7862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4af2a43b89e2a5d5da389ddddab7862">UCIRTXPL5</a>&#160;&#160;&#160;(0x0080u)  /* IRDA Transmit Pulse Length 5 */</td></tr>
<tr class="separator:ab4af2a43b89e2a5d5da389ddddab7862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a91974e5e0e11d5f1f6621871b2aee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8a91974e5e0e11d5f1f6621871b2aee4">UCIRTXPL4</a>&#160;&#160;&#160;(0x0040u)  /* IRDA Transmit Pulse Length 4 */</td></tr>
<tr class="separator:a8a91974e5e0e11d5f1f6621871b2aee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14deb1ebc9bb5db24444a90a7f47fea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a14deb1ebc9bb5db24444a90a7f47fea2">UCIRTXPL3</a>&#160;&#160;&#160;(0x0020u)  /* IRDA Transmit Pulse Length 3 */</td></tr>
<tr class="separator:a14deb1ebc9bb5db24444a90a7f47fea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8ddc881f9612939211f21663b873a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab8ddc881f9612939211f21663b873a82">UCIRTXPL2</a>&#160;&#160;&#160;(0x0010u)  /* IRDA Transmit Pulse Length 2 */</td></tr>
<tr class="separator:ab8ddc881f9612939211f21663b873a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2923815fcf54a0c125fa6e165ef09d4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2923815fcf54a0c125fa6e165ef09d4e">UCIRTXPL1</a>&#160;&#160;&#160;(0x0008u)  /* IRDA Transmit Pulse Length 1 */</td></tr>
<tr class="separator:a2923815fcf54a0c125fa6e165ef09d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe03ec309cde7e68fcd071a5e4dc965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0fe03ec309cde7e68fcd071a5e4dc965">UCIRTXPL0</a>&#160;&#160;&#160;(0x0004u)  /* IRDA Transmit Pulse Length 0 */</td></tr>
<tr class="separator:a0fe03ec309cde7e68fcd071a5e4dc965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91913c7686c3db97a2fcd5362b697d79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a91913c7686c3db97a2fcd5362b697d79">UCIRTXCLK</a>&#160;&#160;&#160;(0x0002u)  /* IRDA Transmit Pulse Clock Select */</td></tr>
<tr class="separator:a91913c7686c3db97a2fcd5362b697d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79bc9df6c8baa0e2cd1929e2244c8fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a79bc9df6c8baa0e2cd1929e2244c8fc0">UCIREN</a>&#160;&#160;&#160;(0x0001u)  /* IRDA Encoder/Decoder enable */</td></tr>
<tr class="separator:a79bc9df6c8baa0e2cd1929e2244c8fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d239fb4158910ecc08d3109b94f91ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3d239fb4158910ecc08d3109b94f91ed">UCIRTXPL5_L</a>&#160;&#160;&#160;(0x0080u)  /* IRDA Transmit Pulse Length 5 */</td></tr>
<tr class="separator:a3d239fb4158910ecc08d3109b94f91ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30e14fd4aba980b4b286de539ce1558e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a30e14fd4aba980b4b286de539ce1558e">UCIRTXPL4_L</a>&#160;&#160;&#160;(0x0040u)  /* IRDA Transmit Pulse Length 4 */</td></tr>
<tr class="separator:a30e14fd4aba980b4b286de539ce1558e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab10f2d707c3357d11075b8917ce8c24d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab10f2d707c3357d11075b8917ce8c24d">UCIRTXPL3_L</a>&#160;&#160;&#160;(0x0020u)  /* IRDA Transmit Pulse Length 3 */</td></tr>
<tr class="separator:ab10f2d707c3357d11075b8917ce8c24d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a361496bae3e6aaf31d66d9559f1bf94b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a361496bae3e6aaf31d66d9559f1bf94b">UCIRTXPL2_L</a>&#160;&#160;&#160;(0x0010u)  /* IRDA Transmit Pulse Length 2 */</td></tr>
<tr class="separator:a361496bae3e6aaf31d66d9559f1bf94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9852d2aa8b627c3d30a0515a54e1423f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9852d2aa8b627c3d30a0515a54e1423f">UCIRTXPL1_L</a>&#160;&#160;&#160;(0x0008u)  /* IRDA Transmit Pulse Length 1 */</td></tr>
<tr class="separator:a9852d2aa8b627c3d30a0515a54e1423f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1400ad36e6632ece0797e52d836b11b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1400ad36e6632ece0797e52d836b11b8">UCIRTXPL0_L</a>&#160;&#160;&#160;(0x0004u)  /* IRDA Transmit Pulse Length 0 */</td></tr>
<tr class="separator:a1400ad36e6632ece0797e52d836b11b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d9dac50f30980303c7add08b58c4dcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0d9dac50f30980303c7add08b58c4dcb">UCIRTXCLK_L</a>&#160;&#160;&#160;(0x0002u)  /* IRDA Transmit Pulse Clock Select */</td></tr>
<tr class="separator:a0d9dac50f30980303c7add08b58c4dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab7584aad452f9497d1bfa397b6f69c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab7584aad452f9497d1bfa397b6f69c3">UCIREN_L</a>&#160;&#160;&#160;(0x0001u)  /* IRDA Encoder/Decoder enable */</td></tr>
<tr class="separator:aab7584aad452f9497d1bfa397b6f69c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c11f7bbeff2ab59bd4d5d53629d868c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7c11f7bbeff2ab59bd4d5d53629d868c">UCIRRXFL5_H</a>&#160;&#160;&#160;(0x0080u)  /* IRDA Receive Filter Length 5 */</td></tr>
<tr class="separator:a7c11f7bbeff2ab59bd4d5d53629d868c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f300707123fa09ea6424e54684eb158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f300707123fa09ea6424e54684eb158">UCIRRXFL4_H</a>&#160;&#160;&#160;(0x0040u)  /* IRDA Receive Filter Length 4 */</td></tr>
<tr class="separator:a4f300707123fa09ea6424e54684eb158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e3ff6519f767f3f33bd0fb73d9d772d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8e3ff6519f767f3f33bd0fb73d9d772d">UCIRRXFL3_H</a>&#160;&#160;&#160;(0x0020u)  /* IRDA Receive Filter Length 3 */</td></tr>
<tr class="separator:a8e3ff6519f767f3f33bd0fb73d9d772d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad433e68d880a955c3cd0997d8923fe94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad433e68d880a955c3cd0997d8923fe94">UCIRRXFL2_H</a>&#160;&#160;&#160;(0x0010u)  /* IRDA Receive Filter Length 2 */</td></tr>
<tr class="separator:ad433e68d880a955c3cd0997d8923fe94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed78e2816cc75cfd021afd0f7b07443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1ed78e2816cc75cfd021afd0f7b07443">UCIRRXFL1_H</a>&#160;&#160;&#160;(0x0008u)  /* IRDA Receive Filter Length 1 */</td></tr>
<tr class="separator:a1ed78e2816cc75cfd021afd0f7b07443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3c2e184756fe97644b1a55472072094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3c2e184756fe97644b1a55472072094">UCIRRXFL0_H</a>&#160;&#160;&#160;(0x0004u)  /* IRDA Receive Filter Length 0 */</td></tr>
<tr class="separator:ac3c2e184756fe97644b1a55472072094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aa964173900e467e4def6d3d3076fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8aa964173900e467e4def6d3d3076fb6">UCIRRXPL_H</a>&#160;&#160;&#160;(0x0002u)  /* IRDA Receive Input Polarity */</td></tr>
<tr class="separator:a8aa964173900e467e4def6d3d3076fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e89323bb0e15263076ce7f3a71684fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e89323bb0e15263076ce7f3a71684fa">UCIRRXFE_H</a>&#160;&#160;&#160;(0x0001u)  /* IRDA Receive Filter enable */</td></tr>
<tr class="separator:a5e89323bb0e15263076ce7f3a71684fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb5328c617d763ceccd98432daacab20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb5328c617d763ceccd98432daacab20">UCDELIM1</a>&#160;&#160;&#160;(0x20)    /* Break Sync Delimiter 1 */</td></tr>
<tr class="separator:afb5328c617d763ceccd98432daacab20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5f69bbf65646554040de549c8eec3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab5f69bbf65646554040de549c8eec3f9">UCDELIM0</a>&#160;&#160;&#160;(0x10)    /* Break Sync Delimiter 0 */</td></tr>
<tr class="separator:ab5f69bbf65646554040de549c8eec3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a330c3954a27b153b17b4a83815eb502b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a330c3954a27b153b17b4a83815eb502b">UCSTOE</a>&#160;&#160;&#160;(0x08)    /* Sync-Field Timeout error */</td></tr>
<tr class="separator:a330c3954a27b153b17b4a83815eb502b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa02211aae2addea00ba79924f3b19045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa02211aae2addea00ba79924f3b19045">UCBTOE</a>&#160;&#160;&#160;(0x04)    /* Break Timeout error */</td></tr>
<tr class="separator:aa02211aae2addea00ba79924f3b19045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeeeeed290c44855540b9ca36d71978f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adeeeeed290c44855540b9ca36d71978f">UCABDEN</a>&#160;&#160;&#160;(0x01)    /* Auto Baud Rate detect enable */</td></tr>
<tr class="separator:adeeeeed290c44855540b9ca36d71978f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca82d1b80751597351fb7f9e7a42a19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7ca82d1b80751597351fb7f9e7a42a19">UCGCEN</a>&#160;&#160;&#160;(0x8000u)  /* I2C General Call enable */</td></tr>
<tr class="separator:a7ca82d1b80751597351fb7f9e7a42a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a453e0b858cdb1a3e2dcf9f92432bdd76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a453e0b858cdb1a3e2dcf9f92432bdd76">UCOAEN</a>&#160;&#160;&#160;(0x0400u)  /* I2C Own Address enable */</td></tr>
<tr class="separator:a453e0b858cdb1a3e2dcf9f92432bdd76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1267b49d9249bf11e74031be96e31b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad1267b49d9249bf11e74031be96e31b8">UCOA9</a>&#160;&#160;&#160;(0x0200u)  /* I2C Own Address Bit 9 */</td></tr>
<tr class="separator:ad1267b49d9249bf11e74031be96e31b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a702a180caec4004d3f9b0d010cd9ffd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a702a180caec4004d3f9b0d010cd9ffd8">UCOA8</a>&#160;&#160;&#160;(0x0100u)  /* I2C Own Address Bit 8 */</td></tr>
<tr class="separator:a702a180caec4004d3f9b0d010cd9ffd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33df4713e6d3a7f213eab756bd4ad92f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a33df4713e6d3a7f213eab756bd4ad92f">UCOA7</a>&#160;&#160;&#160;(0x0080u)  /* I2C Own Address Bit 7 */</td></tr>
<tr class="separator:a33df4713e6d3a7f213eab756bd4ad92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0724c1818b59a7fa568da48f3a50983a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0724c1818b59a7fa568da48f3a50983a">UCOA6</a>&#160;&#160;&#160;(0x0040u)  /* I2C Own Address Bit 6 */</td></tr>
<tr class="separator:a0724c1818b59a7fa568da48f3a50983a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca78f8b03492172d593c6a272533a000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aca78f8b03492172d593c6a272533a000">UCOA5</a>&#160;&#160;&#160;(0x0020u)  /* I2C Own Address Bit 5 */</td></tr>
<tr class="separator:aca78f8b03492172d593c6a272533a000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a076aebed65faeef44c4ffc1ac92a0c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a076aebed65faeef44c4ffc1ac92a0c63">UCOA4</a>&#160;&#160;&#160;(0x0010u)  /* I2C Own Address Bit 4 */</td></tr>
<tr class="separator:a076aebed65faeef44c4ffc1ac92a0c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c433d1f5cc8c90b57b06e6906def36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18c433d1f5cc8c90b57b06e6906def36">UCOA3</a>&#160;&#160;&#160;(0x0008u)  /* I2C Own Address Bit 3 */</td></tr>
<tr class="separator:a18c433d1f5cc8c90b57b06e6906def36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72c4b733295c5cd896c79638eaeae0b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a72c4b733295c5cd896c79638eaeae0b5">UCOA2</a>&#160;&#160;&#160;(0x0004u)  /* I2C Own Address Bit 2 */</td></tr>
<tr class="separator:a72c4b733295c5cd896c79638eaeae0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedf7d29569e22eaf504e9d19852edf27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aedf7d29569e22eaf504e9d19852edf27">UCOA1</a>&#160;&#160;&#160;(0x0002u)  /* I2C Own Address Bit 1 */</td></tr>
<tr class="separator:aedf7d29569e22eaf504e9d19852edf27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71eac9172783e6d6d757eee9a2e1529a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71eac9172783e6d6d757eee9a2e1529a">UCOA0</a>&#160;&#160;&#160;(0x0001u)  /* I2C Own Address Bit 0 */</td></tr>
<tr class="separator:a71eac9172783e6d6d757eee9a2e1529a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d192c17d0e940a51e28a03bfe38b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa2d192c17d0e940a51e28a03bfe38b58">UCOA7_L</a>&#160;&#160;&#160;(0x0080u)  /* I2C Own Address Bit 7 */</td></tr>
<tr class="separator:aa2d192c17d0e940a51e28a03bfe38b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708c06ddda05d2a740e3242bdb304d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a708c06ddda05d2a740e3242bdb304d51">UCOA6_L</a>&#160;&#160;&#160;(0x0040u)  /* I2C Own Address Bit 6 */</td></tr>
<tr class="separator:a708c06ddda05d2a740e3242bdb304d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d03c06d7bbdcca2be15e039f2cde027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8d03c06d7bbdcca2be15e039f2cde027">UCOA5_L</a>&#160;&#160;&#160;(0x0020u)  /* I2C Own Address Bit 5 */</td></tr>
<tr class="separator:a8d03c06d7bbdcca2be15e039f2cde027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e63f53590870c6c2f4a918c3c4df29e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e63f53590870c6c2f4a918c3c4df29e">UCOA4_L</a>&#160;&#160;&#160;(0x0010u)  /* I2C Own Address Bit 4 */</td></tr>
<tr class="separator:a5e63f53590870c6c2f4a918c3c4df29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb93c32f6d99a59240bdb634f38ae09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5eb93c32f6d99a59240bdb634f38ae09">UCOA3_L</a>&#160;&#160;&#160;(0x0008u)  /* I2C Own Address Bit 3 */</td></tr>
<tr class="separator:a5eb93c32f6d99a59240bdb634f38ae09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39910f39ddebb891b0b1ab1b12419ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a39910f39ddebb891b0b1ab1b12419ca3">UCOA2_L</a>&#160;&#160;&#160;(0x0004u)  /* I2C Own Address Bit 2 */</td></tr>
<tr class="separator:a39910f39ddebb891b0b1ab1b12419ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c0cecedb7de23aeb61a5fac461b328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a21c0cecedb7de23aeb61a5fac461b328">UCOA1_L</a>&#160;&#160;&#160;(0x0002u)  /* I2C Own Address Bit 1 */</td></tr>
<tr class="separator:a21c0cecedb7de23aeb61a5fac461b328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787f05608b7e54253d67637bc2eddf8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a787f05608b7e54253d67637bc2eddf8f">UCOA0_L</a>&#160;&#160;&#160;(0x0001u)  /* I2C Own Address Bit 0 */</td></tr>
<tr class="separator:a787f05608b7e54253d67637bc2eddf8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1e9c50f01b78a7afe062d32bc12a30e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af1e9c50f01b78a7afe062d32bc12a30e">UCGCEN_H</a>&#160;&#160;&#160;(0x0080u)  /* I2C General Call enable */</td></tr>
<tr class="separator:af1e9c50f01b78a7afe062d32bc12a30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a42df07223aa10f61f8007e830b2229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a42df07223aa10f61f8007e830b2229">UCOAEN_H</a>&#160;&#160;&#160;(0x0004u)  /* I2C Own Address enable */</td></tr>
<tr class="separator:a5a42df07223aa10f61f8007e830b2229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd56c75a1fb025ab9e88e26a90b0f7e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd56c75a1fb025ab9e88e26a90b0f7e4">UCOA9_H</a>&#160;&#160;&#160;(0x0002u)  /* I2C Own Address Bit 9 */</td></tr>
<tr class="separator:abd56c75a1fb025ab9e88e26a90b0f7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09862b727f612fb2a85bfd7e4309dd43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a09862b727f612fb2a85bfd7e4309dd43">UCOA8_H</a>&#160;&#160;&#160;(0x0001u)  /* I2C Own Address Bit 8 */</td></tr>
<tr class="separator:a09862b727f612fb2a85bfd7e4309dd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a453e0b858cdb1a3e2dcf9f92432bdd76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a453e0b858cdb1a3e2dcf9f92432bdd76">UCOAEN</a>&#160;&#160;&#160;(0x0400u)  /* I2C Own Address enable */</td></tr>
<tr class="separator:a453e0b858cdb1a3e2dcf9f92432bdd76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1267b49d9249bf11e74031be96e31b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad1267b49d9249bf11e74031be96e31b8">UCOA9</a>&#160;&#160;&#160;(0x0200u)  /* I2C Own Address Bit 9 */</td></tr>
<tr class="separator:ad1267b49d9249bf11e74031be96e31b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a702a180caec4004d3f9b0d010cd9ffd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a702a180caec4004d3f9b0d010cd9ffd8">UCOA8</a>&#160;&#160;&#160;(0x0100u)  /* I2C Own Address Bit 8 */</td></tr>
<tr class="separator:a702a180caec4004d3f9b0d010cd9ffd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33df4713e6d3a7f213eab756bd4ad92f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a33df4713e6d3a7f213eab756bd4ad92f">UCOA7</a>&#160;&#160;&#160;(0x0080u)  /* I2C Own Address Bit 7 */</td></tr>
<tr class="separator:a33df4713e6d3a7f213eab756bd4ad92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0724c1818b59a7fa568da48f3a50983a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0724c1818b59a7fa568da48f3a50983a">UCOA6</a>&#160;&#160;&#160;(0x0040u)  /* I2C Own Address Bit 6 */</td></tr>
<tr class="separator:a0724c1818b59a7fa568da48f3a50983a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca78f8b03492172d593c6a272533a000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aca78f8b03492172d593c6a272533a000">UCOA5</a>&#160;&#160;&#160;(0x0020u)  /* I2C Own Address Bit 5 */</td></tr>
<tr class="separator:aca78f8b03492172d593c6a272533a000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a076aebed65faeef44c4ffc1ac92a0c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a076aebed65faeef44c4ffc1ac92a0c63">UCOA4</a>&#160;&#160;&#160;(0x0010u)  /* I2C Own Address Bit 4 */</td></tr>
<tr class="separator:a076aebed65faeef44c4ffc1ac92a0c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c433d1f5cc8c90b57b06e6906def36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18c433d1f5cc8c90b57b06e6906def36">UCOA3</a>&#160;&#160;&#160;(0x0008u)  /* I2C Own Address Bit 3 */</td></tr>
<tr class="separator:a18c433d1f5cc8c90b57b06e6906def36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72c4b733295c5cd896c79638eaeae0b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a72c4b733295c5cd896c79638eaeae0b5">UCOA2</a>&#160;&#160;&#160;(0x0004u)  /* I2C Own Address Bit 2 */</td></tr>
<tr class="separator:a72c4b733295c5cd896c79638eaeae0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedf7d29569e22eaf504e9d19852edf27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aedf7d29569e22eaf504e9d19852edf27">UCOA1</a>&#160;&#160;&#160;(0x0002u)  /* I2C Own Address Bit 1 */</td></tr>
<tr class="separator:aedf7d29569e22eaf504e9d19852edf27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71eac9172783e6d6d757eee9a2e1529a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71eac9172783e6d6d757eee9a2e1529a">UCOA0</a>&#160;&#160;&#160;(0x0001u)  /* I2C Own Address Bit 0 */</td></tr>
<tr class="separator:a71eac9172783e6d6d757eee9a2e1529a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d192c17d0e940a51e28a03bfe38b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa2d192c17d0e940a51e28a03bfe38b58">UCOA7_L</a>&#160;&#160;&#160;(0x0080u)  /* I2C Own Address Bit 7 */</td></tr>
<tr class="separator:aa2d192c17d0e940a51e28a03bfe38b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708c06ddda05d2a740e3242bdb304d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a708c06ddda05d2a740e3242bdb304d51">UCOA6_L</a>&#160;&#160;&#160;(0x0040u)  /* I2C Own Address Bit 6 */</td></tr>
<tr class="separator:a708c06ddda05d2a740e3242bdb304d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d03c06d7bbdcca2be15e039f2cde027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8d03c06d7bbdcca2be15e039f2cde027">UCOA5_L</a>&#160;&#160;&#160;(0x0020u)  /* I2C Own Address Bit 5 */</td></tr>
<tr class="separator:a8d03c06d7bbdcca2be15e039f2cde027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e63f53590870c6c2f4a918c3c4df29e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e63f53590870c6c2f4a918c3c4df29e">UCOA4_L</a>&#160;&#160;&#160;(0x0010u)  /* I2C Own Address Bit 4 */</td></tr>
<tr class="separator:a5e63f53590870c6c2f4a918c3c4df29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb93c32f6d99a59240bdb634f38ae09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5eb93c32f6d99a59240bdb634f38ae09">UCOA3_L</a>&#160;&#160;&#160;(0x0008u)  /* I2C Own Address Bit 3 */</td></tr>
<tr class="separator:a5eb93c32f6d99a59240bdb634f38ae09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39910f39ddebb891b0b1ab1b12419ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a39910f39ddebb891b0b1ab1b12419ca3">UCOA2_L</a>&#160;&#160;&#160;(0x0004u)  /* I2C Own Address Bit 2 */</td></tr>
<tr class="separator:a39910f39ddebb891b0b1ab1b12419ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c0cecedb7de23aeb61a5fac461b328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a21c0cecedb7de23aeb61a5fac461b328">UCOA1_L</a>&#160;&#160;&#160;(0x0002u)  /* I2C Own Address Bit 1 */</td></tr>
<tr class="separator:a21c0cecedb7de23aeb61a5fac461b328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787f05608b7e54253d67637bc2eddf8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a787f05608b7e54253d67637bc2eddf8f">UCOA0_L</a>&#160;&#160;&#160;(0x0001u)  /* I2C Own Address Bit 0 */</td></tr>
<tr class="separator:a787f05608b7e54253d67637bc2eddf8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a42df07223aa10f61f8007e830b2229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a42df07223aa10f61f8007e830b2229">UCOAEN_H</a>&#160;&#160;&#160;(0x0004u)  /* I2C Own Address enable */</td></tr>
<tr class="separator:a5a42df07223aa10f61f8007e830b2229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd56c75a1fb025ab9e88e26a90b0f7e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd56c75a1fb025ab9e88e26a90b0f7e4">UCOA9_H</a>&#160;&#160;&#160;(0x0002u)  /* I2C Own Address Bit 9 */</td></tr>
<tr class="separator:abd56c75a1fb025ab9e88e26a90b0f7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09862b727f612fb2a85bfd7e4309dd43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a09862b727f612fb2a85bfd7e4309dd43">UCOA8_H</a>&#160;&#160;&#160;(0x0001u)  /* I2C Own Address Bit 8 */</td></tr>
<tr class="separator:a09862b727f612fb2a85bfd7e4309dd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a424c034edf16f22a49d8df97fb429f9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a424c034edf16f22a49d8df97fb429f9e">UCADDRX9</a>&#160;&#160;&#160;(0x0200u)  /* I2C Receive Address Bit 9 */</td></tr>
<tr class="separator:a424c034edf16f22a49d8df97fb429f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a4590fd7addbe1d631f76f74d4c6a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0a4590fd7addbe1d631f76f74d4c6a6c">UCADDRX8</a>&#160;&#160;&#160;(0x0100u)  /* I2C Receive Address Bit 8 */</td></tr>
<tr class="separator:a0a4590fd7addbe1d631f76f74d4c6a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4cc236b98a6c9440d6c53382971644a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae4cc236b98a6c9440d6c53382971644a">UCADDRX7</a>&#160;&#160;&#160;(0x0080u)  /* I2C Receive Address Bit 7 */</td></tr>
<tr class="separator:ae4cc236b98a6c9440d6c53382971644a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9415b835ffd4ff7aed94a4dfeeb567c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9415b835ffd4ff7aed94a4dfeeb567c8">UCADDRX6</a>&#160;&#160;&#160;(0x0040u)  /* I2C Receive Address Bit 6 */</td></tr>
<tr class="separator:a9415b835ffd4ff7aed94a4dfeeb567c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a494f77f92d3bfd17d544bee2ffd7a6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a494f77f92d3bfd17d544bee2ffd7a6b6">UCADDRX5</a>&#160;&#160;&#160;(0x0020u)  /* I2C Receive Address Bit 5 */</td></tr>
<tr class="separator:a494f77f92d3bfd17d544bee2ffd7a6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49c2b4676ca8f2c8c1446024d7827464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a49c2b4676ca8f2c8c1446024d7827464">UCADDRX4</a>&#160;&#160;&#160;(0x0010u)  /* I2C Receive Address Bit 4 */</td></tr>
<tr class="separator:a49c2b4676ca8f2c8c1446024d7827464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1afc1e49a1b23ccc4192a2c7c2dd05a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1afc1e49a1b23ccc4192a2c7c2dd05a3">UCADDRX3</a>&#160;&#160;&#160;(0x0008u)  /* I2C Receive Address Bit 3 */</td></tr>
<tr class="separator:a1afc1e49a1b23ccc4192a2c7c2dd05a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ddb048b2f4901a9804df6b83064a461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0ddb048b2f4901a9804df6b83064a461">UCADDRX2</a>&#160;&#160;&#160;(0x0004u)  /* I2C Receive Address Bit 2 */</td></tr>
<tr class="separator:a0ddb048b2f4901a9804df6b83064a461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3951e8ea7ae7cb545c657f2a1a11fb51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3951e8ea7ae7cb545c657f2a1a11fb51">UCADDRX1</a>&#160;&#160;&#160;(0x0002u)  /* I2C Receive Address Bit 1 */</td></tr>
<tr class="separator:a3951e8ea7ae7cb545c657f2a1a11fb51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a107cdf1a4104cc05802904ab7cdacd8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a107cdf1a4104cc05802904ab7cdacd8e">UCADDRX0</a>&#160;&#160;&#160;(0x0001u)  /* I2C Receive Address Bit 0 */</td></tr>
<tr class="separator:a107cdf1a4104cc05802904ab7cdacd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3b9bf253948b8b870fe6bfb05425e60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa3b9bf253948b8b870fe6bfb05425e60">UCADDRX7_L</a>&#160;&#160;&#160;(0x0080u)  /* I2C Receive Address Bit 7 */</td></tr>
<tr class="separator:aa3b9bf253948b8b870fe6bfb05425e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc487bac859a4900f462d2c1df7c43c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2bc487bac859a4900f462d2c1df7c43c">UCADDRX6_L</a>&#160;&#160;&#160;(0x0040u)  /* I2C Receive Address Bit 6 */</td></tr>
<tr class="separator:a2bc487bac859a4900f462d2c1df7c43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56aeda9458b9dd3e873f76fa8bb62331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a56aeda9458b9dd3e873f76fa8bb62331">UCADDRX5_L</a>&#160;&#160;&#160;(0x0020u)  /* I2C Receive Address Bit 5 */</td></tr>
<tr class="separator:a56aeda9458b9dd3e873f76fa8bb62331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab221554751cca65ca96852443e7e4f24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab221554751cca65ca96852443e7e4f24">UCADDRX4_L</a>&#160;&#160;&#160;(0x0010u)  /* I2C Receive Address Bit 4 */</td></tr>
<tr class="separator:ab221554751cca65ca96852443e7e4f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a537ae4efc2e8a2f82902ccdbe30d6d86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a537ae4efc2e8a2f82902ccdbe30d6d86">UCADDRX3_L</a>&#160;&#160;&#160;(0x0008u)  /* I2C Receive Address Bit 3 */</td></tr>
<tr class="separator:a537ae4efc2e8a2f82902ccdbe30d6d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0006d0a31b50c8cf37c45e3dad8fef0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0006d0a31b50c8cf37c45e3dad8fef0c">UCADDRX2_L</a>&#160;&#160;&#160;(0x0004u)  /* I2C Receive Address Bit 2 */</td></tr>
<tr class="separator:a0006d0a31b50c8cf37c45e3dad8fef0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e59e46221201c365610f9dccb4e71c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2e59e46221201c365610f9dccb4e71c4">UCADDRX1_L</a>&#160;&#160;&#160;(0x0002u)  /* I2C Receive Address Bit 1 */</td></tr>
<tr class="separator:a2e59e46221201c365610f9dccb4e71c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2581a211f2ae4ba92ba202f9a56170ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2581a211f2ae4ba92ba202f9a56170ae">UCADDRX0_L</a>&#160;&#160;&#160;(0x0001u)  /* I2C Receive Address Bit 0 */</td></tr>
<tr class="separator:a2581a211f2ae4ba92ba202f9a56170ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81f280e7bd049393f0db24a2cff2443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae81f280e7bd049393f0db24a2cff2443">UCADDRX9_H</a>&#160;&#160;&#160;(0x0002u)  /* I2C Receive Address Bit 9 */</td></tr>
<tr class="separator:ae81f280e7bd049393f0db24a2cff2443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31d6e60fa4affcbdeaf61feea771f388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a31d6e60fa4affcbdeaf61feea771f388">UCADDRX8_H</a>&#160;&#160;&#160;(0x0001u)  /* I2C Receive Address Bit 8 */</td></tr>
<tr class="separator:a31d6e60fa4affcbdeaf61feea771f388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6be3c92090bb9da45dd2d440b40f73a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6be3c92090bb9da45dd2d440b40f73a8">UCADDMASK9</a>&#160;&#160;&#160;(0x0200u)  /* I2C Address Mask Bit 9 */</td></tr>
<tr class="separator:a6be3c92090bb9da45dd2d440b40f73a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a934a946cb326f5e257ed37bbfd36a76a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a934a946cb326f5e257ed37bbfd36a76a">UCADDMASK8</a>&#160;&#160;&#160;(0x0100u)  /* I2C Address Mask Bit 8 */</td></tr>
<tr class="separator:a934a946cb326f5e257ed37bbfd36a76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34fca3a1bb8991fca6628b37212d1956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a34fca3a1bb8991fca6628b37212d1956">UCADDMASK7</a>&#160;&#160;&#160;(0x0080u)  /* I2C Address Mask Bit 7 */</td></tr>
<tr class="separator:a34fca3a1bb8991fca6628b37212d1956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af98df2a47411b3a2cc8608dcbad11ceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af98df2a47411b3a2cc8608dcbad11ceb">UCADDMASK6</a>&#160;&#160;&#160;(0x0040u)  /* I2C Address Mask Bit 6 */</td></tr>
<tr class="separator:af98df2a47411b3a2cc8608dcbad11ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a031fe87f7e2dcae6be19d98b736edda8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a031fe87f7e2dcae6be19d98b736edda8">UCADDMASK5</a>&#160;&#160;&#160;(0x0020u)  /* I2C Address Mask Bit 5 */</td></tr>
<tr class="separator:a031fe87f7e2dcae6be19d98b736edda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae784f9ff59cb31fb7bffb64263f423c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae784f9ff59cb31fb7bffb64263f423c6">UCADDMASK4</a>&#160;&#160;&#160;(0x0010u)  /* I2C Address Mask Bit 4 */</td></tr>
<tr class="separator:ae784f9ff59cb31fb7bffb64263f423c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f77dd39d1acf9be2018e391d161799e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f77dd39d1acf9be2018e391d161799e">UCADDMASK3</a>&#160;&#160;&#160;(0x0008u)  /* I2C Address Mask Bit 3 */</td></tr>
<tr class="separator:a4f77dd39d1acf9be2018e391d161799e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcb2888ea11c3b42bd3b45bcebe6c584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adcb2888ea11c3b42bd3b45bcebe6c584">UCADDMASK2</a>&#160;&#160;&#160;(0x0004u)  /* I2C Address Mask Bit 2 */</td></tr>
<tr class="separator:adcb2888ea11c3b42bd3b45bcebe6c584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6455dae83b1a1469d7b8426aabb85341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6455dae83b1a1469d7b8426aabb85341">UCADDMASK1</a>&#160;&#160;&#160;(0x0002u)  /* I2C Address Mask Bit 1 */</td></tr>
<tr class="separator:a6455dae83b1a1469d7b8426aabb85341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b878e773238ce34d895d96b9c760be1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6b878e773238ce34d895d96b9c760be1">UCADDMASK0</a>&#160;&#160;&#160;(0x0001u)  /* I2C Address Mask Bit 0 */</td></tr>
<tr class="separator:a6b878e773238ce34d895d96b9c760be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56d79f7ecf5e135a2f262e21d54c2c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a56d79f7ecf5e135a2f262e21d54c2c22">UCADDMASK7_L</a>&#160;&#160;&#160;(0x0080u)  /* I2C Address Mask Bit 7 */</td></tr>
<tr class="separator:a56d79f7ecf5e135a2f262e21d54c2c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afefa901f943f5de58749cf6effe824c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afefa901f943f5de58749cf6effe824c2">UCADDMASK6_L</a>&#160;&#160;&#160;(0x0040u)  /* I2C Address Mask Bit 6 */</td></tr>
<tr class="separator:afefa901f943f5de58749cf6effe824c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac10ddb049b3254274bb5ee87ca4af72f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac10ddb049b3254274bb5ee87ca4af72f">UCADDMASK5_L</a>&#160;&#160;&#160;(0x0020u)  /* I2C Address Mask Bit 5 */</td></tr>
<tr class="separator:ac10ddb049b3254274bb5ee87ca4af72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f9f748bddf1bc6d625ae1f4be6354c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6f9f748bddf1bc6d625ae1f4be6354c8">UCADDMASK4_L</a>&#160;&#160;&#160;(0x0010u)  /* I2C Address Mask Bit 4 */</td></tr>
<tr class="separator:a6f9f748bddf1bc6d625ae1f4be6354c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae30bfe45aed1f2ddef30e6036d5c9b8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae30bfe45aed1f2ddef30e6036d5c9b8c">UCADDMASK3_L</a>&#160;&#160;&#160;(0x0008u)  /* I2C Address Mask Bit 3 */</td></tr>
<tr class="separator:ae30bfe45aed1f2ddef30e6036d5c9b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a463e00cc55eb37be4d78c5f4d63f7ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a463e00cc55eb37be4d78c5f4d63f7ba9">UCADDMASK2_L</a>&#160;&#160;&#160;(0x0004u)  /* I2C Address Mask Bit 2 */</td></tr>
<tr class="separator:a463e00cc55eb37be4d78c5f4d63f7ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0414a2c1b3eddbe4b35cc76cd7705f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0414a2c1b3eddbe4b35cc76cd7705f7e">UCADDMASK1_L</a>&#160;&#160;&#160;(0x0002u)  /* I2C Address Mask Bit 1 */</td></tr>
<tr class="separator:a0414a2c1b3eddbe4b35cc76cd7705f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09dfe49673cacbb888781e5caf035645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a09dfe49673cacbb888781e5caf035645">UCADDMASK0_L</a>&#160;&#160;&#160;(0x0001u)  /* I2C Address Mask Bit 0 */</td></tr>
<tr class="separator:a09dfe49673cacbb888781e5caf035645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ba6b0ef99e345813a24218d1820471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a10ba6b0ef99e345813a24218d1820471">UCADDMASK9_H</a>&#160;&#160;&#160;(0x0002u)  /* I2C Address Mask Bit 9 */</td></tr>
<tr class="separator:a10ba6b0ef99e345813a24218d1820471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cdb557d69554e85bb74c210b7497601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6cdb557d69554e85bb74c210b7497601">UCADDMASK8_H</a>&#160;&#160;&#160;(0x0001u)  /* I2C Address Mask Bit 8 */</td></tr>
<tr class="separator:a6cdb557d69554e85bb74c210b7497601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f2c05616fa7a6f40976bfcfdb26484b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4f2c05616fa7a6f40976bfcfdb26484b">UCSA9</a>&#160;&#160;&#160;(0x0200u)  /* I2C Slave Address Bit 9 */</td></tr>
<tr class="separator:a4f2c05616fa7a6f40976bfcfdb26484b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c0e8b37403f927740711a4b6e96c587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7c0e8b37403f927740711a4b6e96c587">UCSA8</a>&#160;&#160;&#160;(0x0100u)  /* I2C Slave Address Bit 8 */</td></tr>
<tr class="separator:a7c0e8b37403f927740711a4b6e96c587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4785e47a3bd98904891307075358506b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4785e47a3bd98904891307075358506b">UCSA7</a>&#160;&#160;&#160;(0x0080u)  /* I2C Slave Address Bit 7 */</td></tr>
<tr class="separator:a4785e47a3bd98904891307075358506b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41536b70ab3f0d5c8f44a21aa1c28fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a41536b70ab3f0d5c8f44a21aa1c28fb6">UCSA6</a>&#160;&#160;&#160;(0x0040u)  /* I2C Slave Address Bit 6 */</td></tr>
<tr class="separator:a41536b70ab3f0d5c8f44a21aa1c28fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef723f772b964be95b1111c343454ad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aef723f772b964be95b1111c343454ad1">UCSA5</a>&#160;&#160;&#160;(0x0020u)  /* I2C Slave Address Bit 5 */</td></tr>
<tr class="separator:aef723f772b964be95b1111c343454ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a813c806a3731761ac8a946585a44250d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a813c806a3731761ac8a946585a44250d">UCSA4</a>&#160;&#160;&#160;(0x0010u)  /* I2C Slave Address Bit 4 */</td></tr>
<tr class="separator:a813c806a3731761ac8a946585a44250d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fd0206b817f75b420b231e3c00659ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1fd0206b817f75b420b231e3c00659ae">UCSA3</a>&#160;&#160;&#160;(0x0008u)  /* I2C Slave Address Bit 3 */</td></tr>
<tr class="separator:a1fd0206b817f75b420b231e3c00659ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad2fe387d794752fd2629628cd7f26aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad2fe387d794752fd2629628cd7f26aa">UCSA2</a>&#160;&#160;&#160;(0x0004u)  /* I2C Slave Address Bit 2 */</td></tr>
<tr class="separator:aad2fe387d794752fd2629628cd7f26aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5daaad6fd339addfb7fb9718d931bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa5daaad6fd339addfb7fb9718d931bda">UCSA1</a>&#160;&#160;&#160;(0x0002u)  /* I2C Slave Address Bit 1 */</td></tr>
<tr class="separator:aa5daaad6fd339addfb7fb9718d931bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae299acfa6145b342f61f66151b69de10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae299acfa6145b342f61f66151b69de10">UCSA0</a>&#160;&#160;&#160;(0x0001u)  /* I2C Slave Address Bit 0 */</td></tr>
<tr class="separator:ae299acfa6145b342f61f66151b69de10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2d3afa1acc5767930194c099c13dd5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2d3afa1acc5767930194c099c13dd5a">UCSA7_L</a>&#160;&#160;&#160;(0x0080u)  /* I2C Slave Address Bit 7 */</td></tr>
<tr class="separator:ac2d3afa1acc5767930194c099c13dd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56f059d88e0fc75da9a145c05f51fa63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a56f059d88e0fc75da9a145c05f51fa63">UCSA6_L</a>&#160;&#160;&#160;(0x0040u)  /* I2C Slave Address Bit 6 */</td></tr>
<tr class="separator:a56f059d88e0fc75da9a145c05f51fa63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2eb2fa656cb84e44317d23f6e625b5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae2eb2fa656cb84e44317d23f6e625b5a">UCSA5_L</a>&#160;&#160;&#160;(0x0020u)  /* I2C Slave Address Bit 5 */</td></tr>
<tr class="separator:ae2eb2fa656cb84e44317d23f6e625b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a903b4f417728853b35198686a347d495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a903b4f417728853b35198686a347d495">UCSA4_L</a>&#160;&#160;&#160;(0x0010u)  /* I2C Slave Address Bit 4 */</td></tr>
<tr class="separator:a903b4f417728853b35198686a347d495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7944488b1efae23bce5120523def3be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7944488b1efae23bce5120523def3be2">UCSA3_L</a>&#160;&#160;&#160;(0x0008u)  /* I2C Slave Address Bit 3 */</td></tr>
<tr class="separator:a7944488b1efae23bce5120523def3be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e378ef2f3f39d946d5925c51b7b665c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e378ef2f3f39d946d5925c51b7b665c">UCSA2_L</a>&#160;&#160;&#160;(0x0004u)  /* I2C Slave Address Bit 2 */</td></tr>
<tr class="separator:a3e378ef2f3f39d946d5925c51b7b665c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fa579d6fe4d918bfa58eb9370d30991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3fa579d6fe4d918bfa58eb9370d30991">UCSA1_L</a>&#160;&#160;&#160;(0x0002u)  /* I2C Slave Address Bit 1 */</td></tr>
<tr class="separator:a3fa579d6fe4d918bfa58eb9370d30991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0a87b720017eabdf49647c7838b39b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afa0a87b720017eabdf49647c7838b39b">UCSA0_L</a>&#160;&#160;&#160;(0x0001u)  /* I2C Slave Address Bit 0 */</td></tr>
<tr class="separator:afa0a87b720017eabdf49647c7838b39b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaed3b240a46db34396f1b7ad2afd85a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acaed3b240a46db34396f1b7ad2afd85a">UCSA9_H</a>&#160;&#160;&#160;(0x0002u)  /* I2C Slave Address Bit 9 */</td></tr>
<tr class="separator:acaed3b240a46db34396f1b7ad2afd85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7f2aed244b5c504fbd361c59db90b2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab7f2aed244b5c504fbd361c59db90b2b">UCSA8_H</a>&#160;&#160;&#160;(0x0001u)  /* I2C Slave Address Bit 8 */</td></tr>
<tr class="separator:ab7f2aed244b5c504fbd361c59db90b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab06e4879e63387314239b1d5456f505f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab06e4879e63387314239b1d5456f505f">UCTXCPTIE</a>&#160;&#160;&#160;(0x0008u)  /* UART Transmit Complete Interrupt Enable */</td></tr>
<tr class="separator:ab06e4879e63387314239b1d5456f505f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac42e8480323eb6fb27540dbc63c4683d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac42e8480323eb6fb27540dbc63c4683d">UCSTTIE</a>&#160;&#160;&#160;(0x0004u)  /* UART Start Bit Interrupt Enalble */</td></tr>
<tr class="separator:ac42e8480323eb6fb27540dbc63c4683d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca4c79c701e7f5505d1297702b1deb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ca4c79c701e7f5505d1297702b1deb7">UCTXIE</a>&#160;&#160;&#160;(0x0002u)  /* UART Transmit Interrupt Enable */</td></tr>
<tr class="separator:a6ca4c79c701e7f5505d1297702b1deb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98473de149e0c0eafdfe9c1d4e4bc13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad98473de149e0c0eafdfe9c1d4e4bc13">UCRXIE</a>&#160;&#160;&#160;(0x0001u)  /* UART Receive Interrupt Enable */</td></tr>
<tr class="separator:ad98473de149e0c0eafdfe9c1d4e4bc13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57be624e4818c758e4b1911c05cf85e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a57be624e4818c758e4b1911c05cf85e1">UCBIT9IE</a>&#160;&#160;&#160;(0x4000u)  /* I2C Bit 9 Position Interrupt Enable 3 */</td></tr>
<tr class="separator:a57be624e4818c758e4b1911c05cf85e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1642445ea92106e134418b532f51e731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1642445ea92106e134418b532f51e731">UCTXIE3</a>&#160;&#160;&#160;(0x2000u)  /* I2C Transmit Interrupt Enable 3 */</td></tr>
<tr class="separator:a1642445ea92106e134418b532f51e731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a727801517f9df1011f147058fc242c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a727801517f9df1011f147058fc242c48">UCRXIE3</a>&#160;&#160;&#160;(0x1000u)  /* I2C Receive Interrupt Enable 3 */</td></tr>
<tr class="separator:a727801517f9df1011f147058fc242c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cdbceb5b234b66acfa3d02062411a16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3cdbceb5b234b66acfa3d02062411a16">UCTXIE2</a>&#160;&#160;&#160;(0x0800u)  /* I2C Transmit Interrupt Enable 2 */</td></tr>
<tr class="separator:a3cdbceb5b234b66acfa3d02062411a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a369f3fdabdb5c5ffcb193591234077dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a369f3fdabdb5c5ffcb193591234077dd">UCRXIE2</a>&#160;&#160;&#160;(0x0400u)  /* I2C Receive Interrupt Enable 2 */</td></tr>
<tr class="separator:a369f3fdabdb5c5ffcb193591234077dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc10813672358dd5be129019e315f0ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afc10813672358dd5be129019e315f0ca">UCTXIE1</a>&#160;&#160;&#160;(0x0200u)  /* I2C Transmit Interrupt Enable 1 */</td></tr>
<tr class="separator:afc10813672358dd5be129019e315f0ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add37ee6fd8640a309a275e6ba226efa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#add37ee6fd8640a309a275e6ba226efa2">UCRXIE1</a>&#160;&#160;&#160;(0x0100u)  /* I2C Receive Interrupt Enable 1 */</td></tr>
<tr class="separator:add37ee6fd8640a309a275e6ba226efa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab25c3ecbe623bfab3597f86354812d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab25c3ecbe623bfab3597f86354812d28">UCCLTOIE</a>&#160;&#160;&#160;(0x0080u)  /* I2C Clock Low Timeout interrupt enable */</td></tr>
<tr class="separator:ab25c3ecbe623bfab3597f86354812d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af56a167f12767f17cfef268d93dfd6e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af56a167f12767f17cfef268d93dfd6e6">UCBCNTIE</a>&#160;&#160;&#160;(0x0040u)  /* I2C Automatic stop assertion interrupt enable */</td></tr>
<tr class="separator:af56a167f12767f17cfef268d93dfd6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a807b95c77966b1a98602f758dd3574c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a807b95c77966b1a98602f758dd3574c3">UCNACKIE</a>&#160;&#160;&#160;(0x0020u)  /* I2C NACK Condition interrupt enable */</td></tr>
<tr class="separator:a807b95c77966b1a98602f758dd3574c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af15d0aea857d03c13db91c4a9cc09d30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af15d0aea857d03c13db91c4a9cc09d30">UCALIE</a>&#160;&#160;&#160;(0x0010u)  /* I2C Arbitration Lost interrupt enable */</td></tr>
<tr class="separator:af15d0aea857d03c13db91c4a9cc09d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5582dba1b54706acaef2ee956de19b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5582dba1b54706acaef2ee956de19b56">UCSTPIE</a>&#160;&#160;&#160;(0x0008u)  /* I2C STOP Condition interrupt enable */</td></tr>
<tr class="separator:a5582dba1b54706acaef2ee956de19b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac42e8480323eb6fb27540dbc63c4683d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac42e8480323eb6fb27540dbc63c4683d">UCSTTIE</a>&#160;&#160;&#160;(0x0004u)  /* I2C START Condition interrupt enable */</td></tr>
<tr class="separator:ac42e8480323eb6fb27540dbc63c4683d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa41617538d722931e262fcf255ead024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa41617538d722931e262fcf255ead024">UCTXIE0</a>&#160;&#160;&#160;(0x0002u)  /* I2C Transmit Interrupt Enable 0 */</td></tr>
<tr class="separator:aa41617538d722931e262fcf255ead024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8f4cd872738ebaf2d8c5eacf886c15b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af8f4cd872738ebaf2d8c5eacf886c15b">UCRXIE0</a>&#160;&#160;&#160;(0x0001u)  /* I2C Receive Interrupt Enable 0 */</td></tr>
<tr class="separator:af8f4cd872738ebaf2d8c5eacf886c15b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6bd2a160b43ecac27ad4f8597258cba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad6bd2a160b43ecac27ad4f8597258cba">UCTXCPTIFG</a>&#160;&#160;&#160;(0x0008u)  /* UART Transmit Complete Interrupt Flag */</td></tr>
<tr class="separator:ad6bd2a160b43ecac27ad4f8597258cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb0fe432e6af4f5e1e8074c10cfae5cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adb0fe432e6af4f5e1e8074c10cfae5cf">UCSTTIFG</a>&#160;&#160;&#160;(0x0004u)  /* UART Start Bit Interrupt Flag */</td></tr>
<tr class="separator:adb0fe432e6af4f5e1e8074c10cfae5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75aabfe7574015e407c4c33a8ed39b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a75aabfe7574015e407c4c33a8ed39b87">UCTXIFG</a>&#160;&#160;&#160;(0x0002u)  /* UART Transmit Interrupt Flag */</td></tr>
<tr class="separator:a75aabfe7574015e407c4c33a8ed39b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec002d2c3f94454804b4438c0cddafe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aec002d2c3f94454804b4438c0cddafe8">UCRXIFG</a>&#160;&#160;&#160;(0x0001u)  /* UART Receive Interrupt Flag */</td></tr>
<tr class="separator:aec002d2c3f94454804b4438c0cddafe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75aabfe7574015e407c4c33a8ed39b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a75aabfe7574015e407c4c33a8ed39b87">UCTXIFG</a>&#160;&#160;&#160;(0x0002u)  /* SPI Transmit Interrupt Flag */</td></tr>
<tr class="separator:a75aabfe7574015e407c4c33a8ed39b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec002d2c3f94454804b4438c0cddafe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aec002d2c3f94454804b4438c0cddafe8">UCRXIFG</a>&#160;&#160;&#160;(0x0001u)  /* SPI Receive Interrupt Flag */</td></tr>
<tr class="separator:aec002d2c3f94454804b4438c0cddafe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0739ef436ba3ffa7c211b019ddbf524c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0739ef436ba3ffa7c211b019ddbf524c">UCBIT9IFG</a>&#160;&#160;&#160;(0x4000u)  /* I2C Bit 9 Possition Interrupt Flag 3 */</td></tr>
<tr class="separator:a0739ef436ba3ffa7c211b019ddbf524c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e916c9ab951a1dbcd6c70fbf51dd7ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8e916c9ab951a1dbcd6c70fbf51dd7ca">UCTXIFG3</a>&#160;&#160;&#160;(0x2000u)  /* I2C Transmit Interrupt Flag 3 */</td></tr>
<tr class="separator:a8e916c9ab951a1dbcd6c70fbf51dd7ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af82f51253135bfb50715140a02dcb407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af82f51253135bfb50715140a02dcb407">UCRXIFG3</a>&#160;&#160;&#160;(0x1000u)  /* I2C Receive Interrupt Flag 3 */</td></tr>
<tr class="separator:af82f51253135bfb50715140a02dcb407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c73697d52e3e6cd3a3bd5bce0e5dcf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4c73697d52e3e6cd3a3bd5bce0e5dcf9">UCTXIFG2</a>&#160;&#160;&#160;(0x0800u)  /* I2C Transmit Interrupt Flag 2 */</td></tr>
<tr class="separator:a4c73697d52e3e6cd3a3bd5bce0e5dcf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ce38d51b051ee05720adea37d2798df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8ce38d51b051ee05720adea37d2798df">UCRXIFG2</a>&#160;&#160;&#160;(0x0400u)  /* I2C Receive Interrupt Flag 2 */</td></tr>
<tr class="separator:a8ce38d51b051ee05720adea37d2798df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826b92d6da7ac533292b802de22ed6ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a826b92d6da7ac533292b802de22ed6ee">UCTXIFG1</a>&#160;&#160;&#160;(0x0200u)  /* I2C Transmit Interrupt Flag 1 */</td></tr>
<tr class="separator:a826b92d6da7ac533292b802de22ed6ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1935981de3064d0488b4a1bfccdcc79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac1935981de3064d0488b4a1bfccdcc79">UCRXIFG1</a>&#160;&#160;&#160;(0x0100u)  /* I2C Receive Interrupt Flag 1 */</td></tr>
<tr class="separator:ac1935981de3064d0488b4a1bfccdcc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ae6248557136f9398cea3e4251339ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0ae6248557136f9398cea3e4251339ff">UCCLTOIFG</a>&#160;&#160;&#160;(0x0080u)  /* I2C Clock low Timeout interrupt Flag */</td></tr>
<tr class="separator:a0ae6248557136f9398cea3e4251339ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a609fa01b94dc3b06861dbf0ea2a32307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a609fa01b94dc3b06861dbf0ea2a32307">UCBCNTIFG</a>&#160;&#160;&#160;(0x0040u)  /* I2C Byte counter interrupt flag */</td></tr>
<tr class="separator:a609fa01b94dc3b06861dbf0ea2a32307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf889d04bb8c7e834a6c97919a27206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abcf889d04bb8c7e834a6c97919a27206">UCNACKIFG</a>&#160;&#160;&#160;(0x0020u)  /* I2C NACK Condition interrupt Flag */</td></tr>
<tr class="separator:abcf889d04bb8c7e834a6c97919a27206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1110f82dacad8e86491fe3a183ca6767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1110f82dacad8e86491fe3a183ca6767">UCALIFG</a>&#160;&#160;&#160;(0x0010u)  /* I2C Arbitration Lost interrupt Flag */</td></tr>
<tr class="separator:a1110f82dacad8e86491fe3a183ca6767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58eea93e916c37e9a53b1a867a952460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a58eea93e916c37e9a53b1a867a952460">UCSTPIFG</a>&#160;&#160;&#160;(0x0008u)  /* I2C STOP Condition interrupt Flag */</td></tr>
<tr class="separator:a58eea93e916c37e9a53b1a867a952460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb0fe432e6af4f5e1e8074c10cfae5cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adb0fe432e6af4f5e1e8074c10cfae5cf">UCSTTIFG</a>&#160;&#160;&#160;(0x0004u)  /* I2C START Condition interrupt Flag */</td></tr>
<tr class="separator:adb0fe432e6af4f5e1e8074c10cfae5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef2318afb8008ff546c3a84c00863344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aef2318afb8008ff546c3a84c00863344">UCTXIFG0</a>&#160;&#160;&#160;(0x0002u)  /* I2C Transmit Interrupt Flag 0 */</td></tr>
<tr class="separator:aef2318afb8008ff546c3a84c00863344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee25ddb379c33829a03433af934bdd7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee25ddb379c33829a03433af934bdd7a">UCRXIFG0</a>&#160;&#160;&#160;(0x0001u)  /* I2C Receive Interrupt Flag 0 */</td></tr>
<tr class="separator:aee25ddb379c33829a03433af934bdd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f6de64041bdd0523af9d653bd3d939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a46f6de64041bdd0523af9d653bd3d939">USCI_NONE</a>&#160;&#160;&#160;(0x0000u)   /* No Interrupt pending */</td></tr>
<tr class="separator:a46f6de64041bdd0523af9d653bd3d939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4774554e16714f447f43e917413e73af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4774554e16714f447f43e917413e73af">USCI_UART_UCRXIFG</a>&#160;&#160;&#160;(0x0002u)   /* USCI UCRXIFG */</td></tr>
<tr class="separator:a4774554e16714f447f43e917413e73af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40ab1fd995e5dd45d7b2264d7882c0a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40ab1fd995e5dd45d7b2264d7882c0a1">USCI_UART_UCTXIFG</a>&#160;&#160;&#160;(0x0004u)   /* USCI UCTXIFG */</td></tr>
<tr class="separator:a40ab1fd995e5dd45d7b2264d7882c0a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b004407145f98a46a558de25541f881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7b004407145f98a46a558de25541f881">USCI_UART_UCSTTIFG</a>&#160;&#160;&#160;(0x0006u)   /* USCI UCSTTIFG */</td></tr>
<tr class="separator:a7b004407145f98a46a558de25541f881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8662f6231a596d23d498d73b890e165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac8662f6231a596d23d498d73b890e165">USCI_UART_UCTXCPTIFG</a>&#160;&#160;&#160;(0x0008u)   /* USCI UCTXCPTIFG */</td></tr>
<tr class="separator:ac8662f6231a596d23d498d73b890e165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeedbb8c2537fda4307cde48b272b9103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeedbb8c2537fda4307cde48b272b9103">USCI_SPI_UCRXIFG</a>&#160;&#160;&#160;(0x0002u)    /* USCI UCRXIFG */</td></tr>
<tr class="separator:aeedbb8c2537fda4307cde48b272b9103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d8fbd96560e1146a9890b6087726c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d8fbd96560e1146a9890b6087726c4a">USCI_SPI_UCTXIFG</a>&#160;&#160;&#160;(0x0004u)    /* USCI UCTXIFG */</td></tr>
<tr class="separator:a9d8fbd96560e1146a9890b6087726c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8224b68ea3728b2f506e8866b7ebc805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8224b68ea3728b2f506e8866b7ebc805">USCI_I2C_UCALIFG</a>&#160;&#160;&#160;(0x0002u)    /* USCI I2C Mode: UCALIFG */</td></tr>
<tr class="separator:a8224b68ea3728b2f506e8866b7ebc805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a596ff18ecfb547771443b154de66750f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a596ff18ecfb547771443b154de66750f">USCI_I2C_UCNACKIFG</a>&#160;&#160;&#160;(0x0004u)    /* USCI I2C Mode: UCNACKIFG */</td></tr>
<tr class="separator:a596ff18ecfb547771443b154de66750f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf6bc5e7c75434543c77f0feb69bfe6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acf6bc5e7c75434543c77f0feb69bfe6b">USCI_I2C_UCSTTIFG</a>&#160;&#160;&#160;(0x0006u)    /* USCI I2C Mode: UCSTTIFG*/</td></tr>
<tr class="separator:acf6bc5e7c75434543c77f0feb69bfe6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5c1c13d3c62c626e11cffba71cad0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af5c1c13d3c62c626e11cffba71cad0ac">USCI_I2C_UCSTPIFG</a>&#160;&#160;&#160;(0x0008u)    /* USCI I2C Mode: UCSTPIFG*/</td></tr>
<tr class="separator:af5c1c13d3c62c626e11cffba71cad0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e8f516aad8259936da766f8b4093f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6e8f516aad8259936da766f8b4093f7a">USCI_I2C_UCRXIFG3</a>&#160;&#160;&#160;(0x000Au)    /* USCI I2C Mode: UCRXIFG3 */</td></tr>
<tr class="separator:a6e8f516aad8259936da766f8b4093f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff4e463d9c3ea789361113775c34ada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7ff4e463d9c3ea789361113775c34ada">USCI_I2C_UCTXIFG3</a>&#160;&#160;&#160;(0x000Cu)    /* USCI I2C Mode: UCTXIFG3 */</td></tr>
<tr class="separator:a7ff4e463d9c3ea789361113775c34ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c93ba2ae6f926cf5d4c6eefff9750d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a82c93ba2ae6f926cf5d4c6eefff9750d">USCI_I2C_UCRXIFG2</a>&#160;&#160;&#160;(0x000Eu)    /* USCI I2C Mode: UCRXIFG2 */</td></tr>
<tr class="separator:a82c93ba2ae6f926cf5d4c6eefff9750d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a631f062d8d50ff40b9956dccf5d2eef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a631f062d8d50ff40b9956dccf5d2eef1">USCI_I2C_UCTXIFG2</a>&#160;&#160;&#160;(0x0010u)    /* USCI I2C Mode: UCTXIFG2 */</td></tr>
<tr class="separator:a631f062d8d50ff40b9956dccf5d2eef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab33b81ceb0321a3aee5c1419a4422be3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab33b81ceb0321a3aee5c1419a4422be3">USCI_I2C_UCRXIFG1</a>&#160;&#160;&#160;(0x0012u)    /* USCI I2C Mode: UCRXIFG1 */</td></tr>
<tr class="separator:ab33b81ceb0321a3aee5c1419a4422be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e8c573d21174018d886085aad486686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e8c573d21174018d886085aad486686">USCI_I2C_UCTXIFG1</a>&#160;&#160;&#160;(0x0014u)    /* USCI I2C Mode: UCTXIFG1 */</td></tr>
<tr class="separator:a5e8c573d21174018d886085aad486686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3a1403eee38b94e39b1a837451c6240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3a1403eee38b94e39b1a837451c6240">USCI_I2C_UCRXIFG0</a>&#160;&#160;&#160;(0x0016u)    /* USCI I2C Mode: UCRXIFG0 */</td></tr>
<tr class="separator:ab3a1403eee38b94e39b1a837451c6240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9432fb2b91c053289e71b33338ec97e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae9432fb2b91c053289e71b33338ec97e">USCI_I2C_UCTXIFG0</a>&#160;&#160;&#160;(0x0018u)    /* USCI I2C Mode: UCTXIFG0 */</td></tr>
<tr class="separator:ae9432fb2b91c053289e71b33338ec97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf0348e728c3934e9e858570f3450144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abf0348e728c3934e9e858570f3450144">USCI_I2C_UCBCNTIFG</a>&#160;&#160;&#160;(0x001Au)    /* USCI I2C Mode: UCBCNTIFG */</td></tr>
<tr class="separator:abf0348e728c3934e9e858570f3450144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade5a5696805599105b7e5584fd57f582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ade5a5696805599105b7e5584fd57f582">USCI_I2C_UCCLTOIFG</a>&#160;&#160;&#160;(0x001Cu)    /* USCI I2C Mode: UCCLTOIFG */</td></tr>
<tr class="separator:ade5a5696805599105b7e5584fd57f582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06ade0875f7cb0e2d93817f87b0e6010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a06ade0875f7cb0e2d93817f87b0e6010">USCI_I2C_UCBIT9IFG</a>&#160;&#160;&#160;(0x001Eu)    /* USCI I2C Mode: UCBIT9IFG */</td></tr>
<tr class="separator:a06ade0875f7cb0e2d93817f87b0e6010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2f66d5f7365b9a0577db65376442c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2f66d5f7365b9a0577db65376442c5d">OFS_WDTCTL</a>&#160;&#160;&#160;(0x000Cu)  /* Watchdog Timer Control */</td></tr>
<tr class="separator:ad2f66d5f7365b9a0577db65376442c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad65c94424e3031e60d3b49463ff4f466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad65c94424e3031e60d3b49463ff4f466">OFS_WDTCTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2f66d5f7365b9a0577db65376442c5d">OFS_WDTCTL</a></td></tr>
<tr class="separator:ad65c94424e3031e60d3b49463ff4f466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d5bf66992071a3ca73295768e6e3b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9d5bf66992071a3ca73295768e6e3b58">OFS_WDTCTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2f66d5f7365b9a0577db65376442c5d">OFS_WDTCTL</a>+1</td></tr>
<tr class="separator:a9d5bf66992071a3ca73295768e6e3b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d95a61a18a31b3b1f58d4dd748dc36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>&#160;&#160;&#160;(0x0001u)  /* WDT - Timer Interval Select 0 */</td></tr>
<tr class="separator:a48d95a61a18a31b3b1f58d4dd748dc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7267af954dbc64c6569376baf2624fcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>&#160;&#160;&#160;(0x0002u)  /* WDT - Timer Interval Select 1 */</td></tr>
<tr class="separator:a7267af954dbc64c6569376baf2624fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81136418b6577d7314f0b47d32093401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>&#160;&#160;&#160;(0x0004u)  /* WDT - Timer Interval Select 2 */</td></tr>
<tr class="separator:a81136418b6577d7314f0b47d32093401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f55bcfc2520cbd26b4caad641ae1c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>&#160;&#160;&#160;(0x0008u)  /* WDT - Timer Clear */</td></tr>
<tr class="separator:a1f55bcfc2520cbd26b4caad641ae1c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8515ee8943dee4b6402faffe8482266f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>&#160;&#160;&#160;(0x0010u)  /* WDT - Timer Mode Select */</td></tr>
<tr class="separator:a8515ee8943dee4b6402faffe8482266f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0206b1a722f01da26652f8b9403bf706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>&#160;&#160;&#160;(0x0020u)  /* WDT - Timer Clock Source Select 0 */</td></tr>
<tr class="separator:a0206b1a722f01da26652f8b9403bf706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa491348630f0b0001a24ec9a0d2df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0fa491348630f0b0001a24ec9a0d2df6">WDTSSEL1</a>&#160;&#160;&#160;(0x0040u)  /* WDT - Timer Clock Source Select 1 */</td></tr>
<tr class="separator:a0fa491348630f0b0001a24ec9a0d2df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a828ad95ff2264e83fff9d2442e11d0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a828ad95ff2264e83fff9d2442e11d0a4">WDTHOLD</a>&#160;&#160;&#160;(0x0080u)  /* WDT - Timer hold */</td></tr>
<tr class="separator:a828ad95ff2264e83fff9d2442e11d0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a114d6cf83a00f06631ef737d9924a9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a114d6cf83a00f06631ef737d9924a9a4">WDTIS0_L</a>&#160;&#160;&#160;(0x0001u)  /* WDT - Timer Interval Select 0 */</td></tr>
<tr class="separator:a114d6cf83a00f06631ef737d9924a9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadb79f695639192192b31748b58d4f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aadb79f695639192192b31748b58d4f00">WDTIS1_L</a>&#160;&#160;&#160;(0x0002u)  /* WDT - Timer Interval Select 1 */</td></tr>
<tr class="separator:aadb79f695639192192b31748b58d4f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb4754dce12bd3d0beb711f1ed586597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeb4754dce12bd3d0beb711f1ed586597">WDTIS2_L</a>&#160;&#160;&#160;(0x0004u)  /* WDT - Timer Interval Select 2 */</td></tr>
<tr class="separator:aeb4754dce12bd3d0beb711f1ed586597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acabd203a418fdb3b55f4d39936e0ef00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acabd203a418fdb3b55f4d39936e0ef00">WDTCNTCL_L</a>&#160;&#160;&#160;(0x0008u)  /* WDT - Timer Clear */</td></tr>
<tr class="separator:acabd203a418fdb3b55f4d39936e0ef00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbf5c47b2c1b495728a47fca4cf218c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acbf5c47b2c1b495728a47fca4cf218c7">WDTTMSEL_L</a>&#160;&#160;&#160;(0x0010u)  /* WDT - Timer Mode Select */</td></tr>
<tr class="separator:acbf5c47b2c1b495728a47fca4cf218c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f120130540cb8b5a16b7308905618b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a68f120130540cb8b5a16b7308905618b">WDTSSEL0_L</a>&#160;&#160;&#160;(0x0020u)  /* WDT - Timer Clock Source Select 0 */</td></tr>
<tr class="separator:a68f120130540cb8b5a16b7308905618b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcb1db0be8f682de13462aaab6828a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afcb1db0be8f682de13462aaab6828a66">WDTSSEL1_L</a>&#160;&#160;&#160;(0x0040u)  /* WDT - Timer Clock Source Select 1 */</td></tr>
<tr class="separator:afcb1db0be8f682de13462aaab6828a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae608f8908c8b88d33c871e8eb1f08809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae608f8908c8b88d33c871e8eb1f08809">WDTHOLD_L</a>&#160;&#160;&#160;(0x0080u)  /* WDT - Timer hold */</td></tr>
<tr class="separator:ae608f8908c8b88d33c871e8eb1f08809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23abcd1f3bd7f79a552481e21dc97f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>&#160;&#160;&#160;(0x5A00u)</td></tr>
<tr class="separator:a23abcd1f3bd7f79a552481e21dc97f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4344e99513ef0c97fe3d82e5f19fbce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4344e99513ef0c97fe3d82e5f19fbce">WDTIS_0</a>&#160;&#160;&#160;(0*0x0001u)  /* WDT - Timer Interval Select: /2G */</td></tr>
<tr class="separator:ad4344e99513ef0c97fe3d82e5f19fbce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad419fd7daba845f5a844bb312128942d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad419fd7daba845f5a844bb312128942d">WDTIS_1</a>&#160;&#160;&#160;(1*0x0001u)  /* WDT - Timer Interval Select: /128M */</td></tr>
<tr class="separator:ad419fd7daba845f5a844bb312128942d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f7c07569badf9caaa17c92878b60f79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8f7c07569badf9caaa17c92878b60f79">WDTIS_2</a>&#160;&#160;&#160;(2*0x0001u)  /* WDT - Timer Interval Select: /8192k */</td></tr>
<tr class="separator:a8f7c07569badf9caaa17c92878b60f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa486b8fb8a6c389a281ad295be2112e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afa486b8fb8a6c389a281ad295be2112e">WDTIS_3</a>&#160;&#160;&#160;(3*0x0001u)  /* WDT - Timer Interval Select: /512k */</td></tr>
<tr class="separator:afa486b8fb8a6c389a281ad295be2112e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc674820fbf1a5caf571a0f1f1e561d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acc674820fbf1a5caf571a0f1f1e561d1">WDTIS_4</a>&#160;&#160;&#160;(4*0x0001u)  /* WDT - Timer Interval Select: /32k */</td></tr>
<tr class="separator:acc674820fbf1a5caf571a0f1f1e561d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad436e5db9e5d4644d0fea5e9e8974121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad436e5db9e5d4644d0fea5e9e8974121">WDTIS_5</a>&#160;&#160;&#160;(5*0x0001u)  /* WDT - Timer Interval Select: /8192 */</td></tr>
<tr class="separator:ad436e5db9e5d4644d0fea5e9e8974121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59cdc6b85521efbc5670a68a322f9c59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a59cdc6b85521efbc5670a68a322f9c59">WDTIS_6</a>&#160;&#160;&#160;(6*0x0001u)  /* WDT - Timer Interval Select: /512 */</td></tr>
<tr class="separator:a59cdc6b85521efbc5670a68a322f9c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71542fd9695a3cfec3db23112cf9c73d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a71542fd9695a3cfec3db23112cf9c73d">WDTIS_7</a>&#160;&#160;&#160;(7*0x0001u)  /* WDT - Timer Interval Select: /64 */</td></tr>
<tr class="separator:a71542fd9695a3cfec3db23112cf9c73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace554c323bb109ac5eeb11331face467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace554c323bb109ac5eeb11331face467">WDTIS__2G</a>&#160;&#160;&#160;(0*0x0001u)  /* WDT - Timer Interval Select: /2G */</td></tr>
<tr class="separator:ace554c323bb109ac5eeb11331face467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e20ac12d3387bea286e5727221231f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5e20ac12d3387bea286e5727221231f6">WDTIS__128M</a>&#160;&#160;&#160;(1*0x0001u)  /* WDT - Timer Interval Select: /128M */</td></tr>
<tr class="separator:a5e20ac12d3387bea286e5727221231f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a112e314dca55be7d8a165b98035695ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a112e314dca55be7d8a165b98035695ed">WDTIS__8192K</a>&#160;&#160;&#160;(2*0x0001u)  /* WDT - Timer Interval Select: /8192k */</td></tr>
<tr class="separator:a112e314dca55be7d8a165b98035695ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd6f768026df1be247dce267b9acf01f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd6f768026df1be247dce267b9acf01f">WDTIS__512K</a>&#160;&#160;&#160;(3*0x0001u)  /* WDT - Timer Interval Select: /512k */</td></tr>
<tr class="separator:abd6f768026df1be247dce267b9acf01f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4e447b7eb99626de9023dfd45a7ff24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab4e447b7eb99626de9023dfd45a7ff24">WDTIS__32K</a>&#160;&#160;&#160;(4*0x0001u)  /* WDT - Timer Interval Select: /32k */</td></tr>
<tr class="separator:ab4e447b7eb99626de9023dfd45a7ff24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0441912e98d06ff722fa49df8497d118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0441912e98d06ff722fa49df8497d118">WDTIS__8192</a>&#160;&#160;&#160;(5*0x0001u)  /* WDT - Timer Interval Select: /8192 */</td></tr>
<tr class="separator:a0441912e98d06ff722fa49df8497d118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd332ff8ac6ea6470703013eefd5d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0cd332ff8ac6ea6470703013eefd5d94">WDTIS__512</a>&#160;&#160;&#160;(6*0x0001u)  /* WDT - Timer Interval Select: /512 */</td></tr>
<tr class="separator:a0cd332ff8ac6ea6470703013eefd5d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2be71b51892d0d8df2970df699f4d45f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2be71b51892d0d8df2970df699f4d45f">WDTIS__64</a>&#160;&#160;&#160;(7*0x0001u)  /* WDT - Timer Interval Select: /64 */</td></tr>
<tr class="separator:a2be71b51892d0d8df2970df699f4d45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e5e48fd896c1bb1b5a8f5a87aacbd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa3e5e48fd896c1bb1b5a8f5a87aacbd8">WDTSSEL_0</a>&#160;&#160;&#160;(0*0x0020u)  /* WDT - Timer Clock Source Select: SMCLK */</td></tr>
<tr class="separator:aa3e5e48fd896c1bb1b5a8f5a87aacbd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3823c38958f53abb4cdcae9ad063471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad3823c38958f53abb4cdcae9ad063471">WDTSSEL_1</a>&#160;&#160;&#160;(1*0x0020u)  /* WDT - Timer Clock Source Select: ACLK */</td></tr>
<tr class="separator:ad3823c38958f53abb4cdcae9ad063471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b0f69147bc04a806056d23711d3e883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9b0f69147bc04a806056d23711d3e883">WDTSSEL_2</a>&#160;&#160;&#160;(2*0x0020u)  /* WDT - Timer Clock Source Select: VLO_CLK */</td></tr>
<tr class="separator:a9b0f69147bc04a806056d23711d3e883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae34548009de80f955195f27ecf843dea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae34548009de80f955195f27ecf843dea">WDTSSEL_3</a>&#160;&#160;&#160;(3*0x0020u)  /* WDT - Timer Clock Source Select: reserved */</td></tr>
<tr class="separator:ae34548009de80f955195f27ecf843dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a85cee2c94cc958d2b37b8944d071e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7a85cee2c94cc958d2b37b8944d071e2">WDTSSEL__SMCLK</a>&#160;&#160;&#160;(0*0x0020u)  /* WDT - Timer Clock Source Select: SMCLK */</td></tr>
<tr class="separator:a7a85cee2c94cc958d2b37b8944d071e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a894b918149fa06ef63d0a4ca835287f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a894b918149fa06ef63d0a4ca835287f3">WDTSSEL__ACLK</a>&#160;&#160;&#160;(1*0x0020u)  /* WDT - Timer Clock Source Select: ACLK */</td></tr>
<tr class="separator:a894b918149fa06ef63d0a4ca835287f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61e6baec23528e9b6eb9a2ba37a7fa38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a61e6baec23528e9b6eb9a2ba37a7fa38">WDTSSEL__VLO</a>&#160;&#160;&#160;(2*0x0020u)  /* WDT - Timer Clock Source Select: VLO_CLK */</td></tr>
<tr class="separator:a61e6baec23528e9b6eb9a2ba37a7fa38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ad7fce92237f747de12fe7c4b39bc04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8ad7fce92237f747de12fe7c4b39bc04">WDT_MDLY_32</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>)                         /* 32ms interval (default) */</td></tr>
<tr class="separator:a8ad7fce92237f747de12fe7c4b39bc04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ec025dd4289bf1e2083e0563136268b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4ec025dd4289bf1e2083e0563136268b">WDT_MDLY_8</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)                  /* 8ms     &quot; */</td></tr>
<tr class="separator:a4ec025dd4289bf1e2083e0563136268b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace11c301d6e1e3162b1239d645e97c5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace11c301d6e1e3162b1239d645e97c5b">WDT_MDLY_0_5</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>)                  /* 0.5ms   &quot; */</td></tr>
<tr class="separator:ace11c301d6e1e3162b1239d645e97c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab02c656e88af035996ea5917077426bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab02c656e88af035996ea5917077426bc">WDT_MDLY_0_064</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)           /* 0.064ms &quot; */</td></tr>
<tr class="separator:ab02c656e88af035996ea5917077426bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1344f6dc6d787174163e1b46473428b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1344f6dc6d787174163e1b46473428b6">WDT_ADLY_1000</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>)                /* 1000ms  &quot; */</td></tr>
<tr class="separator:a1344f6dc6d787174163e1b46473428b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1031d4a9a951dd04b6c2bafe5875ac2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1031d4a9a951dd04b6c2bafe5875ac2e">WDT_ADLY_250</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)         /* 250ms   &quot; */</td></tr>
<tr class="separator:a1031d4a9a951dd04b6c2bafe5875ac2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a125e7b704eaea55d87677f75bdb29feb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a125e7b704eaea55d87677f75bdb29feb">WDT_ADLY_16</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>)         /* 16ms    &quot; */</td></tr>
<tr class="separator:a125e7b704eaea55d87677f75bdb29feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58991561855e4927b3ffb5c407765859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a58991561855e4927b3ffb5c407765859">WDT_ADLY_1_9</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)  /* 1.9ms   &quot; */</td></tr>
<tr class="separator:a58991561855e4927b3ffb5c407765859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b86276617a1a7feebb81218ab4cd3b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8b86276617a1a7feebb81218ab4cd3b0">WDT_MRST_32</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>)                                  /* 32ms interval (default) */</td></tr>
<tr class="separator:a8b86276617a1a7feebb81218ab4cd3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15214cc0e5d6c6834399c3a7c40386e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a15214cc0e5d6c6834399c3a7c40386e3">WDT_MRST_8</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)                           /* 8ms     &quot; */</td></tr>
<tr class="separator:a15214cc0e5d6c6834399c3a7c40386e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e377d6605a1694ad61a723b8941b206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e377d6605a1694ad61a723b8941b206">WDT_MRST_0_5</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>)                           /* 0.5ms   &quot; */</td></tr>
<tr class="separator:a1e377d6605a1694ad61a723b8941b206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a799f88f6dae1d6cb6fb57b6e61fdefef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a799f88f6dae1d6cb6fb57b6e61fdefef">WDT_MRST_0_064</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)                    /* 0.064ms &quot; */</td></tr>
<tr class="separator:a799f88f6dae1d6cb6fb57b6e61fdefef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8076d3f6c36282c3e866c910717b3ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad8076d3f6c36282c3e866c910717b3ce">WDT_ARST_1000</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>)                         /* 1000ms  &quot; */</td></tr>
<tr class="separator:ad8076d3f6c36282c3e866c910717b3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4545588dd3b5430f07b9b3397c70698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa4545588dd3b5430f07b9b3397c70698">WDT_ARST_250</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)                  /* 250ms   &quot; */</td></tr>
<tr class="separator:aa4545588dd3b5430f07b9b3397c70698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dd4fb072594e97a48042f9716180c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3dd4fb072594e97a48042f9716180c08">WDT_ARST_16</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>)                  /* 16ms    &quot; */</td></tr>
<tr class="separator:a3dd4fb072594e97a48042f9716180c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac28cfe91830b1e7f71269bf39f307928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac28cfe91830b1e7f71269bf39f307928">WDT_ARST_1_9</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)           /* 1.9ms   &quot; */</td></tr>
<tr class="separator:ac28cfe91830b1e7f71269bf39f307928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc48132eb990536a25383fd032baeec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0bc48132eb990536a25383fd032baeec">__MSP430_HAS_TLV__</a>&#160;&#160;&#160;/* Definition to show that Module is available */</td></tr>
<tr class="separator:a0bc48132eb990536a25383fd032baeec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ebe81c73e5c54216ddfd624972a1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a90ebe81c73e5c54216ddfd624972a1e9">TLV_BASE</a>&#160;&#160;&#160;__MSP430_BASEADDRESS_TLV__</td></tr>
<tr class="separator:a90ebe81c73e5c54216ddfd624972a1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f2902197dc6ef9f691916b1454006ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f2902197dc6ef9f691916b1454006ca">TLV_START</a>&#160;&#160;&#160;(0x1A08u)    /* Start Address of the TLV structure */</td></tr>
<tr class="separator:a3f2902197dc6ef9f691916b1454006ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac95ecb647a4c1f1cc41685af4248b58d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac95ecb647a4c1f1cc41685af4248b58d">TLV_END</a>&#160;&#160;&#160;(0x1AFFu)    /* End Address of the TLV structure */</td></tr>
<tr class="separator:ac95ecb647a4c1f1cc41685af4248b58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfce44c423e1a442442325211403dbd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adfce44c423e1a442442325211403dbd2">TLV_LDTAG</a>&#160;&#160;&#160;(0x01)      /*  Legacy descriptor (1xx, 2xx, 4xx families) */</td></tr>
<tr class="separator:adfce44c423e1a442442325211403dbd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aece20c9fedfc40f829fba7bbe11c4772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aece20c9fedfc40f829fba7bbe11c4772">TLV_PDTAG</a>&#160;&#160;&#160;(0x02)      /*  Peripheral discovery descriptor */</td></tr>
<tr class="separator:aece20c9fedfc40f829fba7bbe11c4772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc5e3f9b2bccb75bad5652c44e395dac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afc5e3f9b2bccb75bad5652c44e395dac">TLV_Reserved3</a>&#160;&#160;&#160;(0x03)      /*  Future usage */</td></tr>
<tr class="separator:afc5e3f9b2bccb75bad5652c44e395dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4741ab60ec343caf1f262d2aa942f43f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4741ab60ec343caf1f262d2aa942f43f">TLV_Reserved4</a>&#160;&#160;&#160;(0x04)      /*  Future usage */</td></tr>
<tr class="separator:a4741ab60ec343caf1f262d2aa942f43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe47d4196e2c9ea6638a7e946b4d43a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afe47d4196e2c9ea6638a7e946b4d43a7">TLV_BLANK</a>&#160;&#160;&#160;(0x05)      /*  Blank descriptor */</td></tr>
<tr class="separator:afe47d4196e2c9ea6638a7e946b4d43a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae44afc4b678039295dddb989012aa0c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae44afc4b678039295dddb989012aa0c8">TLV_Reserved6</a>&#160;&#160;&#160;(0x06)      /*  Future usage */</td></tr>
<tr class="separator:ae44afc4b678039295dddb989012aa0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22a9fa59a7d8e3727234864bcb82c316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22a9fa59a7d8e3727234864bcb82c316">TLV_Reserved7</a>&#160;&#160;&#160;(0x07)      /*  Serial Number */</td></tr>
<tr class="separator:a22a9fa59a7d8e3727234864bcb82c316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaec1507ca60b9cefdd050d3d8760778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeaec1507ca60b9cefdd050d3d8760778">TLV_DIERECORD</a>&#160;&#160;&#160;(0x08)      /*  Die Record  */</td></tr>
<tr class="separator:aeaec1507ca60b9cefdd050d3d8760778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74b01a17793b5bde9e6e16001996e3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a74b01a17793b5bde9e6e16001996e3b4">TLV_ADCCAL</a>&#160;&#160;&#160;(0x11)      /*  ADC12 calibration */</td></tr>
<tr class="separator:a74b01a17793b5bde9e6e16001996e3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705977844312a275696f04a03d0f8342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a705977844312a275696f04a03d0f8342">TLV_ADC12CAL</a>&#160;&#160;&#160;(0x11)      /*  ADC12 calibration */</td></tr>
<tr class="separator:a705977844312a275696f04a03d0f8342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee14810940aa9ee4f2543886d1cb2253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee14810940aa9ee4f2543886d1cb2253">TLV_REFCAL</a>&#160;&#160;&#160;(0x12)      /*  REF calibration */</td></tr>
<tr class="separator:aee14810940aa9ee4f2543886d1cb2253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a437b56896ac8bbd6a752a8a41c9af769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a437b56896ac8bbd6a752a8a41c9af769">TLV_ADC10CAL</a>&#160;&#160;&#160;(0x13)      /*  ADC10 calibration */</td></tr>
<tr class="separator:a437b56896ac8bbd6a752a8a41c9af769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4673c48d6981b108694ce0085ca04170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4673c48d6981b108694ce0085ca04170">TLV_TIMERDCAL</a>&#160;&#160;&#160;(0x15)      /*  TIMER_D calibration */</td></tr>
<tr class="separator:a4673c48d6981b108694ce0085ca04170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace35a875a10e42a450af150d7ee54788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace35a875a10e42a450af150d7ee54788">TLV_TAGEXT</a>&#160;&#160;&#160;(0xFE)      /*  Tag extender */</td></tr>
<tr class="separator:ace35a875a10e42a450af150d7ee54788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a5e6daa859fbdab835deb50cc02d935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4a5e6daa859fbdab835deb50cc02d935">TLV_TAGEND</a>&#160;&#160;&#160;(0xFF)      /*  Tag End of Table */</td></tr>
<tr class="separator:a4a5e6daa859fbdab835deb50cc02d935"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="af035426824dc95b1a1ceb1b591e82a57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define READ_ONLY&#160;&#160;&#160;const</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4d43f8748b542bce39e18790f845ecc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT0&#160;&#160;&#160;(0x0001u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a601923eba46784638244c1ebf2622a2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT1&#160;&#160;&#160;(0x0002u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c9560bccccb00174801c728f1ed1399"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT2&#160;&#160;&#160;(0x0004u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e44574a8a8becc885b05f3bc367ef6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT3&#160;&#160;&#160;(0x0008u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa731e0b6cf75f4e637ee88959315f5e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT4&#160;&#160;&#160;(0x0010u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae692bc3df48028ceb1ddc2534a993bb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT5&#160;&#160;&#160;(0x0020u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc2d074401e2b6322ee8f03476c24677"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT6&#160;&#160;&#160;(0x0040u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa6b8f3261ae9e2e1043380c192f7b5f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT7&#160;&#160;&#160;(0x0080u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e80e65237843fa1ff15c68cd78066f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT8&#160;&#160;&#160;(0x0100u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3aa20ab5eb33383fa31b0e94f4401cdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT9&#160;&#160;&#160;(0x0200u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afb13aa9f7ebc9baba968e346029972de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITA&#160;&#160;&#160;(0x0400u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f98eadb57d7d0fc2687a55cefa0a3ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITB&#160;&#160;&#160;(0x0800u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c52e5fc182b1bff3088ccfbefe20c96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITC&#160;&#160;&#160;(0x1000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a661469a4e8ce6126c54a3b864516842c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITD&#160;&#160;&#160;(0x2000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2c52871d737790ece753991c6fcafebc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITE&#160;&#160;&#160;(0x4000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aab6a537fff60ab22bd575f17d68ee3e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITF&#160;&#160;&#160;(0x8000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac4cf4b2ab929bd23951a8676eeac086b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C&#160;&#160;&#160;(0x0001u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a51591cf51bdd6c1f6015532422e7770e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z&#160;&#160;&#160;(0x0002u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0240ac851181b84ac374872dc5434ee4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define N&#160;&#160;&#160;(0x0004u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af40a326b23c68a27cebe60f16634a2cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define V&#160;&#160;&#160;(0x0100u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e3cee306f51b98da4e4c97ab118f506"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIE&#160;&#160;&#160;(0x0008u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acb24a5cd5fd8e152af2dae98b3883013"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUOFF&#160;&#160;&#160;(0x0010u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a402257652efd4f64cdd1cfc95f9ed210"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCOFF&#160;&#160;&#160;(0x0020u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a196a05515c9476be96443ccb3aa6004d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCG0&#160;&#160;&#160;(0x0040u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4c235c9d99c61027fc1db9624116a389"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCG1&#160;&#160;&#160;(0x0080u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d3b793a044ad5aafdd58f96e0b50fee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM0&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f98cfefe7b049599397267aa768646e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM1&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a196a05515c9476be96443ccb3aa6004d">SCG0</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4e51ea7da24d55c620d25beeceafa2d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM2&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4c235c9d99c61027fc1db9624116a389">SCG1</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af8f28c18bdecbdeeba6dbde2e3f23992"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM3&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4c235c9d99c61027fc1db9624116a389">SCG1</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a196a05515c9476be96443ccb3aa6004d">SCG0</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a470d55339b58ef63a94524ea045d187c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM4&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4c235c9d99c61027fc1db9624116a389">SCG1</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a196a05515c9476be96443ccb3aa6004d">SCG0</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a402257652efd4f64cdd1cfc95f9ed210">OSCOFF</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae8c7335b7f1dae7d357a48f0fb620929"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __MSP430_HAS_MSP430XV2_CPU__&#160;&#160;&#160;/* Definition to show that it has MSP430XV2 CPU */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8bba1094b31e25b6e0dbf02f4b597c2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10CTL0&#160;&#160;&#160;(0x0000u)  /* ADC10 Control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ef6745c90a0e2df3c7f51f5b2a6e6ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10CTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8bba1094b31e25b6e0dbf02f4b597c2b">OFS_ADC10CTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa36c1321cc7bfc1775a3e0dcc05eeaec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10CTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8bba1094b31e25b6e0dbf02f4b597c2b">OFS_ADC10CTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aae62548276462b93581785c9b36b353a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10CTL1&#160;&#160;&#160;(0x0002u)  /* ADC10 Control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acfb721f8a59df85133909df0dd8ba49a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10CTL1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae62548276462b93581785c9b36b353a">OFS_ADC10CTL1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0b0faf77ae5694f2635825b41651ad12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10CTL1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aae62548276462b93581785c9b36b353a">OFS_ADC10CTL1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0a6b50850d4abe09d6e4cc5e290c3e57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10CTL2&#160;&#160;&#160;(0x0004u)  /* ADC10 Control 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4dcda28376defd6a5bdc3232823f00ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10CTL2_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0a6b50850d4abe09d6e4cc5e290c3e57">OFS_ADC10CTL2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0dec63f1acb68571476ae2f2841f8deb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10CTL2_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0a6b50850d4abe09d6e4cc5e290c3e57">OFS_ADC10CTL2</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1359c068e1b15f053002e802e28c2f68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10LO&#160;&#160;&#160;(0x0006u)  /* ADC10 Window Comparator High Threshold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af30a73a423dbef4bc3be8892ca540eb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10LO_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1359c068e1b15f053002e802e28c2f68">OFS_ADC10LO</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac712ea5352911e3436629134b260192f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10LO_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1359c068e1b15f053002e802e28c2f68">OFS_ADC10LO</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a70cda4fa12528e671d0c0874af07ddfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10HI&#160;&#160;&#160;(0x0008u)  /* ADC10 Window Comparator High Threshold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a51f455caa934a1ea40ed8cd6b50bed71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10HI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a70cda4fa12528e671d0c0874af07ddfd">OFS_ADC10HI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e47b21263ab6c3fb4e3177b42d9ce4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10HI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a70cda4fa12528e671d0c0874af07ddfd">OFS_ADC10HI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa0f4b9a5ab15a57439eeda5d66886890"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10MCTL0&#160;&#160;&#160;(0x000Au)  /* ADC10 Memory Control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad10902b88ff9157d91c3a64590a4bdce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10MCTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0f4b9a5ab15a57439eeda5d66886890">OFS_ADC10MCTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6c6b08b4aa97e0e5a1befdf1119de342"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10MCTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0f4b9a5ab15a57439eeda5d66886890">OFS_ADC10MCTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6731833f13a164a7a48839afc735c11a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10MEM0&#160;&#160;&#160;(0x0012u)  /* ADC10 Conversion Memory 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a85c87c6c685534a409c17b59dfa8edfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10MEM0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6731833f13a164a7a48839afc735c11a">OFS_ADC10MEM0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a857fbc58c7299e89c812a1e6af8e3936"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10MEM0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6731833f13a164a7a48839afc735c11a">OFS_ADC10MEM0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a297cd40a2178d1ea74827ffccd709e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10IE&#160;&#160;&#160;(0x001Au)  /* ADC10 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab1c46c44fce1617d2f47635ecdae25ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10IE_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a297cd40a2178d1ea74827ffccd709e4d">OFS_ADC10IE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a02887ab73e5abb1b32fa2ff38b78b739"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10IE_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a297cd40a2178d1ea74827ffccd709e4d">OFS_ADC10IE</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1cb29fb8941a295ea57b47e1db65e3b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10IFG&#160;&#160;&#160;(0x001Cu)  /* ADC10 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afbab47128d7f6f9e0819fecc8eb81354"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10IFG_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1cb29fb8941a295ea57b47e1db65e3b9">OFS_ADC10IFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a44a58725b0a7994ce9f931307e9416b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10IFG_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1cb29fb8941a295ea57b47e1db65e3b9">OFS_ADC10IFG</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a22826d0c55d9938854735d9a4f800d0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10IV&#160;&#160;&#160;(0x001Eu)  /* ADC10 Interrupt Vector Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae29886d15525e9072f16ad65afdafacb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10IV_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22826d0c55d9938854735d9a4f800d0a">OFS_ADC10IV</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9347901522a11113e2f1464e0f785437"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC10IV_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a22826d0c55d9938854735d9a4f800d0a">OFS_ADC10IV</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afe5a6e3eeab45dff702f17d11a35324e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SC&#160;&#160;&#160;(0x0001u)  /* ADC10 Start Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a939189ce54756036e51157ccda8c742a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10ENC&#160;&#160;&#160;(0x0002u)  /* ADC10 Enable Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a08f056ec95bff7f7595ad9eddab784"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10ON&#160;&#160;&#160;(0x0010u)  /* ADC10 On/enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e694dada3062d9b41768c637239dfc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10MSC&#160;&#160;&#160;(0x0080u)  /* ADC10 Multiple SampleConversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad04e5483dd87cea9cff502e05814fe2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT0&#160;&#160;&#160;(0x0100u)  /* ADC10 Sample Hold Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1199440ce1d1d495baa2ad0bc85f85de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT1&#160;&#160;&#160;(0x0200u)  /* ADC10 Sample Hold Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2807a8afb50fae34d6fd176c6ca2e6f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT2&#160;&#160;&#160;(0x0400u)  /* ADC10 Sample Hold Select Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a65f7eb5f622e3bbfdb7aaf1c28d2561a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT3&#160;&#160;&#160;(0x0800u)  /* ADC10 Sample Hold Select Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a20cd41f88703b95b47888dd4cf8abd39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SC_L&#160;&#160;&#160;(0x0001u)  /* ADC10 Start Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adf34b2f4022bd61b30f702b996f2445e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10ENC_L&#160;&#160;&#160;(0x0002u)  /* ADC10 Enable Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac17fde754a4d656e0279d40371231804"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10ON_L&#160;&#160;&#160;(0x0010u)  /* ADC10 On/enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a857572726f2480d9ab35c3f89cde8492"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10MSC_L&#160;&#160;&#160;(0x0080u)  /* ADC10 Multiple SampleConversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac7ca2d1588deaea67953c6d453614d1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT0_H&#160;&#160;&#160;(0x0001u)  /* ADC10 Sample Hold Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a87f31db199eac1f39ac618d7d5374c20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT1_H&#160;&#160;&#160;(0x0002u)  /* ADC10 Sample Hold Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a413b172506741317d66835d56d78aaaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT2_H&#160;&#160;&#160;(0x0004u)  /* ADC10 Sample Hold Select Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ad77207104a87e226bcf51bc928ac68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT3_H&#160;&#160;&#160;(0x0008u)  /* ADC10 Sample Hold Select Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae4142323b1abeca2f7bf81d476247804"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_0&#160;&#160;&#160;(0*0x100u) /* ADC10 Sample Hold Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabfcc6bb169a7b2df3324ff59717d349"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_1&#160;&#160;&#160;(1*0x100u) /* ADC10 Sample Hold Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a27ccce705e22c04b63cab79ec9b55688"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_2&#160;&#160;&#160;(2*0x100u) /* ADC10 Sample Hold Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a35a3ec175f2c2d50c908d9d5342c2a0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_3&#160;&#160;&#160;(3*0x100u) /* ADC10 Sample Hold Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad0538c6ce245fc8bd63264207306c735"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_4&#160;&#160;&#160;(4*0x100u) /* ADC10 Sample Hold Select 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a158db6ded0a9ed509f477dc75a1ccd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_5&#160;&#160;&#160;(5*0x100u) /* ADC10 Sample Hold Select 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8a401c073778a8bc38b424dc6039d08d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_6&#160;&#160;&#160;(6*0x100u) /* ADC10 Sample Hold Select 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5615c8a463ac19a4755e5625322ed16f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_7&#160;&#160;&#160;(7*0x100u) /* ADC10 Sample Hold Select 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac094946e6639c8adf34471f5cbc4ea71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_8&#160;&#160;&#160;(8*0x100u) /* ADC10 Sample Hold Select 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1f70c75cd7a8f6187458417377773ca0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_9&#160;&#160;&#160;(9*0x100u) /* ADC10 Sample Hold Select 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac72ff6a9288960f3a62113f02741b3d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_10&#160;&#160;&#160;(10*0x100u) /* ADC10 Sample Hold Select 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a3a84ec9c990f77a61d83abe837387f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_11&#160;&#160;&#160;(11*0x100u) /* ADC10 Sample Hold Select 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a69bee179040306a34089b01371059ad3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_12&#160;&#160;&#160;(12*0x100u) /* ADC10 Sample Hold Select 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac83d9aff9b9dbf3420eedc7d9d031a18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_13&#160;&#160;&#160;(13*0x100u) /* ADC10 Sample Hold Select 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab687da7d124bc8760d48f027bd050aa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_14&#160;&#160;&#160;(14*0x100u) /* ADC10 Sample Hold Select 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aedbae8337b3a07ce3a17db81f4096f2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHT_15&#160;&#160;&#160;(15*0x100u) /* ADC10 Sample Hold Select 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3059a187b9bc67f2d9ba76e00fb6c8b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10BUSY&#160;&#160;&#160;(0x0001u)    /* ADC10 Busy */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7cda4d97b49126f8ebb7ac2af8057c43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10CONSEQ0&#160;&#160;&#160;(0x0002u)    /* ADC10 Conversion Sequence Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afada146ea21dfd8d361f3469f5fb1985"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10CONSEQ1&#160;&#160;&#160;(0x0004u)    /* ADC10 Conversion Sequence Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee439fe9647683d3b6a221a5e0083d46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SSEL0&#160;&#160;&#160;(0x0008u)    /* ADC10 Clock Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9a657906aaa5dbca37602d571d7bf4d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SSEL1&#160;&#160;&#160;(0x0010u)    /* ADC10 Clock Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a19dd13143689ae5d882b14046524b947"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV0&#160;&#160;&#160;(0x0020u)    /* ADC10 Clock Divider Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a664505626149c40b4d8fda352f9f4dec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV1&#160;&#160;&#160;(0x0040u)    /* ADC10 Clock Divider Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae75b766971ba39f19d3ca17ee37b8610"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV2&#160;&#160;&#160;(0x0080u)    /* ADC10 Clock Divider Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec51f51f01ebf4c34013ccec27989e3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10ISSH&#160;&#160;&#160;(0x0100u)    /* ADC10 Invert Sample Hold Signal */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad32f57a706842a092ced5d3733cfb1a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHP&#160;&#160;&#160;(0x0200u)    /* ADC10 Sample/Hold Pulse Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e45b771221b64bcbe75ad3d8c7984e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHS0&#160;&#160;&#160;(0x0400u)    /* ADC10 Sample/Hold Source 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acef913b925303c12fb89d882492f55b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHS1&#160;&#160;&#160;(0x0800u)    /* ADC10 Sample/Hold Source 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a24facae5578a1ba963dc14e1becda40a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10BUSY_L&#160;&#160;&#160;(0x0001u)    /* ADC10 Busy */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3794b8860646eae8600e82fc769b832d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10CONSEQ0_L&#160;&#160;&#160;(0x0002u)    /* ADC10 Conversion Sequence Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a53037787c10247d053bd6c63af1b91e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10CONSEQ1_L&#160;&#160;&#160;(0x0004u)    /* ADC10 Conversion Sequence Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a259af94e998abd220c9d0fc7e6f4f818"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SSEL0_L&#160;&#160;&#160;(0x0008u)    /* ADC10 Clock Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a20c50653df62ae6c5968e3307acbc441"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SSEL1_L&#160;&#160;&#160;(0x0010u)    /* ADC10 Clock Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a545961a09873d499ba15f1ea6d56e45c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV0_L&#160;&#160;&#160;(0x0020u)    /* ADC10 Clock Divider Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acb6c77f8ff66b4430484dab756b960e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV1_L&#160;&#160;&#160;(0x0040u)    /* ADC10 Clock Divider Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2a61f0faf674300a8570f518a682c3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV2_L&#160;&#160;&#160;(0x0080u)    /* ADC10 Clock Divider Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29c676f192ba3bfc70c36601bd1d92e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10ISSH_H&#160;&#160;&#160;(0x0001u)    /* ADC10 Invert Sample Hold Signal */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad9b2fef5e8ce21f8570b741ffc8ac75b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHP_H&#160;&#160;&#160;(0x0002u)    /* ADC10 Sample/Hold Pulse Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6060f63fb29c445fbb152b7fd4e0d75f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHS0_H&#160;&#160;&#160;(0x0004u)    /* ADC10 Sample/Hold Source 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7916b70ca7e85119bdffc1340abbb4b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHS1_H&#160;&#160;&#160;(0x0008u)    /* ADC10 Sample/Hold Source 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f993272e9dc17dab09d81c07e32a34a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10CONSEQ_0&#160;&#160;&#160;(0*2u)      /* ADC10 Conversion Sequence Select: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9260f04b7590d09e824b73d53810294c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10CONSEQ_1&#160;&#160;&#160;(1*2u)      /* ADC10 Conversion Sequence Select: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7424f4f850eac3e23c1735630af81e28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10CONSEQ_2&#160;&#160;&#160;(2*2u)      /* ADC10 Conversion Sequence Select: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a03d39802986ecfd667fac61119e1e0af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10CONSEQ_3&#160;&#160;&#160;(3*2u)      /* ADC10 Conversion Sequence Select: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0916360b5233d8fe027424e8cdbe014c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SSEL_0&#160;&#160;&#160;(0*8u)      /* ADC10 Clock Source Select: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa650f0c0d6fb63ef7f5742b158bef408"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SSEL_1&#160;&#160;&#160;(1*8u)      /* ADC10 Clock Source Select: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3289cdeab0004d01a1189493babcdeb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SSEL_2&#160;&#160;&#160;(2*8u)      /* ADC10 Clock Source Select: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a31e1eb683f1c01ff2c84b7f2affe0cc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SSEL_3&#160;&#160;&#160;(3*8u)      /* ADC10 Clock Source Select: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a304d66eedbb947b26f33f59d5f11696a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV_0&#160;&#160;&#160;(0*0x20u)   /* ADC10 Clock Divider Select: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad9258f829ec7b814dc0e8efe55a4a5a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV_1&#160;&#160;&#160;(1*0x20u)   /* ADC10 Clock Divider Select: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a01ef5bb3ed76cfd4ccf4f62b4f5427ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV_2&#160;&#160;&#160;(2*0x20u)   /* ADC10 Clock Divider Select: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ecf5c4614f0a2d9992b546c6a39df7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV_3&#160;&#160;&#160;(3*0x20u)   /* ADC10 Clock Divider Select: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6dade254f8a2ed894586fb62d9e1bbc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV_4&#160;&#160;&#160;(4*0x20u)   /* ADC10 Clock Divider Select: 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8fef65f6b3a6580520d8c7ada1902f06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV_5&#160;&#160;&#160;(5*0x20u)   /* ADC10 Clock Divider Select: 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c9379257e9ffb2fe767c0d5cd81d5d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV_6&#160;&#160;&#160;(6*0x20u)   /* ADC10 Clock Divider Select: 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c01224925367104eaf93fce39f22dcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DIV_7&#160;&#160;&#160;(7*0x20u)   /* ADC10 Clock Divider Select: 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae32045c5ceee5a88475928803deb4364"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHS_0&#160;&#160;&#160;(0*0x400u)  /* ADC10 Sample/Hold Source: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9797610701af836de717d85bd3fd8caa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHS_1&#160;&#160;&#160;(1*0x400u)  /* ADC10 Sample/Hold Source: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af9dbecf2dc13bd26ed97274e329cc363"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHS_2&#160;&#160;&#160;(2*0x400u)  /* ADC10 Sample/Hold Source: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a549ddb177f48c564253ea07dd05a8568"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SHS_3&#160;&#160;&#160;(3*0x400u)  /* ADC10 Sample/Hold Source: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5ed2767bcf43883aae3c970a7f442ffb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10REFBURST&#160;&#160;&#160;(0x0001u)    /* ADC10 Reference Burst */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6cac23dfa9676387ffc7b062f37ffd3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SR&#160;&#160;&#160;(0x0004u)    /* ADC10 Sampling Rate */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aafbf1f40053381f44bde9a1b72a827db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DF&#160;&#160;&#160;(0x0008u)    /* ADC10 Data Format */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5ef1f1c1dd06bb0b514311ba6a785657"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10RES&#160;&#160;&#160;(0x0010u)    /* ADC10 Resolution Bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5ed9604eb677105e6b09442db119ecf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10PDIV0&#160;&#160;&#160;(0x0100u)    /* ADC10 predivider Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa48b9e56a21cca3867ca3b6ef5dba94d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10PDIV1&#160;&#160;&#160;(0x0200u)    /* ADC10 predivider Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af00a479009f4a1f8002ddd8e8430aa05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10REFBURST_L&#160;&#160;&#160;(0x0001u)    /* ADC10 Reference Burst */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0522e0d838d8c76487fcaf93d94ca500"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SR_L&#160;&#160;&#160;(0x0004u)    /* ADC10 Sampling Rate */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aacc5506e416ac2b87df51f8b17a40b2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10DF_L&#160;&#160;&#160;(0x0008u)    /* ADC10 Data Format */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee55b4e91cfc7751040115ccb26414ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10RES_L&#160;&#160;&#160;(0x0010u)    /* ADC10 Resolution Bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4b547b674786f4d6f1c26944aa7f0516"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10PDIV0_H&#160;&#160;&#160;(0x0001u)    /* ADC10 predivider Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e1c9d4f6165601d44258132acd72d27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10PDIV1_H&#160;&#160;&#160;(0x0002u)    /* ADC10 predivider Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a09573c5d1c08c249f650045451d68921"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10PDIV_0&#160;&#160;&#160;(0x0000u)    /* ADC10 predivider /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6c91a2a11d662b06bdd932557a620382"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10PDIV_1&#160;&#160;&#160;(0x0100u)    /* ADC10 predivider /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5b67029e13fb6368f465bcc043335152"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10PDIV_2&#160;&#160;&#160;(0x0200u)    /* ADC10 predivider /64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a69194e491d8132cc34ff359d6a4dc5b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10PDIV_3&#160;&#160;&#160;(0x0300u)    /* ADC10 predivider reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac57f787ab14a617cdaff3d09b48815aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10PDIV__1&#160;&#160;&#160;(0x0000u)    /* ADC10 predivider /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af69c663ee907096756d9357a4794329e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10PDIV__4&#160;&#160;&#160;(0x0100u)    /* ADC10 predivider /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae5c0f0179b8b6e81644d004afd81097c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10PDIV__64&#160;&#160;&#160;(0x0200u)    /* ADC10 predivider /64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9110fbd15a6f8b3eec3275289a53de0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH0&#160;&#160;&#160;(0x0001u)    /* ADC10 Input Channel Select Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a11a9ce1d06f401c6ef897920fe42c290"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH1&#160;&#160;&#160;(0x0002u)    /* ADC10 Input Channel Select Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6d379ca70df0f820b33b7d1d6a0f9562"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH2&#160;&#160;&#160;(0x0004u)    /* ADC10 Input Channel Select Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a68f63202d8629284ec8a361411cc6a68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH3&#160;&#160;&#160;(0x0008u)    /* ADC10 Input Channel Select Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeeb5cf7191b5ab832d8dd5614e811379"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF0&#160;&#160;&#160;(0x0010u)    /* ADC10 Select Reference Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d726d3509a182bbb663bc4348e71ef7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF1&#160;&#160;&#160;(0x0020u)    /* ADC10 Select Reference Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a318a1ecc3cd6e41674d5ddecd50994b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF2&#160;&#160;&#160;(0x0040u)    /* ADC10 Select Reference Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c2982b6240efb88c018ee9e782ccd72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH0_L&#160;&#160;&#160;(0x0001u)    /* ADC10 Input Channel Select Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace15b72f6fef0b52aa0b77b0d7945898"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH1_L&#160;&#160;&#160;(0x0002u)    /* ADC10 Input Channel Select Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a552fd8919538c77a2acc4cba350363de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH2_L&#160;&#160;&#160;(0x0004u)    /* ADC10 Input Channel Select Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1357173e5da9778f155f04133647a65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH3_L&#160;&#160;&#160;(0x0008u)    /* ADC10 Input Channel Select Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2551d9315a28a11188fa754a0b422cb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF0_L&#160;&#160;&#160;(0x0010u)    /* ADC10 Select Reference Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a69b8794fb10ed8a53b5d97d45e2e5f73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF1_L&#160;&#160;&#160;(0x0020u)    /* ADC10 Select Reference Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a652f47307232bd4b405fbe338272f57c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF2_L&#160;&#160;&#160;(0x0040u)    /* ADC10 Select Reference Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2acfead4ca11461ba8c3f20d187fcebb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_0&#160;&#160;&#160;(0)         /* ADC10 Input Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a317466306d1f6355bcea34173ea5b51c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_1&#160;&#160;&#160;(1)         /* ADC10 Input Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8a5719260200e8f4434958ca400e45fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_2&#160;&#160;&#160;(2)         /* ADC10 Input Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a721a3dca252cae739bb6e172f77357b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_3&#160;&#160;&#160;(3)         /* ADC10 Input Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab37fec345d3c40a7c3561d045f031e73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_4&#160;&#160;&#160;(4)         /* ADC10 Input Channel 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa25ad7cac5d7f455a826eac5959554d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_5&#160;&#160;&#160;(5)         /* ADC10 Input Channel 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a982b03d4abbba858cdfe1b0bc9fba649"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_6&#160;&#160;&#160;(6)         /* ADC10 Input Channel 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adcf9b6bf071f08db42a05f3eeee15efd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_7&#160;&#160;&#160;(7)         /* ADC10 Input Channel 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a728598b8b72597c4b336960f3adbee37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_8&#160;&#160;&#160;(8)         /* ADC10 Input Channel 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a404b32042101a21869516fb8c396eab7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_9&#160;&#160;&#160;(9)         /* ADC10 Input Channel 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a37bbc7695ed64d2b6f033f9feb2ba013"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_10&#160;&#160;&#160;(10)        /* ADC10 Input Channel 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4397c3b1d246aa5a2dbe0c8be1beacca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_11&#160;&#160;&#160;(11)        /* ADC10 Input Channel 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6fee804a642ef589a3922b9f4ae1fd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_12&#160;&#160;&#160;(12)        /* ADC10 Input Channel 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b4ab79ea449490a9d6ae32171b1f139"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_13&#160;&#160;&#160;(13)        /* ADC10 Input Channel 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae0df38f6d8b1ab1636159811d089ad45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_14&#160;&#160;&#160;(14)        /* ADC10 Input Channel 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a39c756d22a6d4f3eefe83f625f4a242d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INCH_15&#160;&#160;&#160;(15)        /* ADC10 Input Channel 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ec70cdaca19d2db58e6079a11632909"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF_0&#160;&#160;&#160;(0*0x10u)    /* ADC10 Select Reference 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0497020f959587643aa7e45edc0a86a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF_1&#160;&#160;&#160;(1*0x10u)    /* ADC10 Select Reference 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc96a18b0e78a7dcf174628f6404685f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF_2&#160;&#160;&#160;(2*0x10u)    /* ADC10 Select Reference 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae2cb5daba379d8a2bccccc658ba41471"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF_3&#160;&#160;&#160;(3*0x10u)    /* ADC10 Select Reference 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad214865209e4ab02e2c07924a21204c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF_4&#160;&#160;&#160;(4*0x10u)    /* ADC10 Select Reference 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac341765b3eca0c419dd36c9b3d9d13e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF_5&#160;&#160;&#160;(5*0x10u)    /* ADC10 Select Reference 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6bd84b57e9b1dc58b0e3d6e69730a0fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF_6&#160;&#160;&#160;(6*0x10u)    /* ADC10 Select Reference 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aafd0408abeae2c384e33ad6d1acedd67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10SREF_7&#160;&#160;&#160;(7*0x10u)    /* ADC10 Select Reference 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabb595a63324c29b96384f188d82b3b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10IE0&#160;&#160;&#160;(0x0001u)    /* ADC10_A Interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a78bac3e73a9e1fef6ba5d082c920ffcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INIE&#160;&#160;&#160;(0x0002u)    /* ADC10_A Interrupt enable for the inside of window of the Window comparator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34043a999d933d0aa9f82523bfdac34f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10LOIE&#160;&#160;&#160;(0x0004u)    /* ADC10_A Interrupt enable for lower threshold of the Window comparator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af4bd3a1151ea3610493f174acac5a889"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10HIIE&#160;&#160;&#160;(0x0008u)    /* ADC10_A Interrupt enable for upper threshold of the Window comparator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0fbf434ffcc6bf90eaf13d4cb9f16192"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10OVIE&#160;&#160;&#160;(0x0010u)    /* ADC10_A ADC10MEM overflow Interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="accff983733c0bac1a26a7560039d43d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10TOVIE&#160;&#160;&#160;(0x0020u)    /* ADC10_A conversion-time-overflow Interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4727e4cfabd16f9eef63fdca6b09292d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10IE0_L&#160;&#160;&#160;(0x0001u)    /* ADC10_A Interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2548117532bede2e83739df5ffa99c32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INIE_L&#160;&#160;&#160;(0x0002u)    /* ADC10_A Interrupt enable for the inside of window of the Window comparator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac8e326973e52cba63fa441b3c6f81a86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10LOIE_L&#160;&#160;&#160;(0x0004u)    /* ADC10_A Interrupt enable for lower threshold of the Window comparator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a56578a95b3a9dfe9d69dd66b0d22985a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10HIIE_L&#160;&#160;&#160;(0x0008u)    /* ADC10_A Interrupt enable for upper threshold of the Window comparator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e2b5b2a51a666c3ccc78f0bd18c98d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10OVIE_L&#160;&#160;&#160;(0x0010u)    /* ADC10_A ADC10MEM overflow Interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abeb7c8f630e92a7935498e833dedc282"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10TOVIE_L&#160;&#160;&#160;(0x0020u)    /* ADC10_A conversion-time-overflow Interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a22d8a96086b9d3cd548d3903910b24fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10IFG0&#160;&#160;&#160;(0x0001u)    /* ADC10_A Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2ed5b6c1391def2aeeb8bb5e0956dca8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INIFG&#160;&#160;&#160;(0x0002u)    /* ADC10_A Interrupt Flag for the inside of window of the Window comparator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e12164469f8b0b5dbd2e3c2c110c01a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10LOIFG&#160;&#160;&#160;(0x0004u)    /* ADC10_A Interrupt Flag for lower threshold of the Window comparator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ade26aeb4eb767116928a86e27638b729"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10HIIFG&#160;&#160;&#160;(0x0008u)    /* ADC10_A Interrupt Flag for upper threshold of the Window comparator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aca243d41fb693f6915ead8407ecb58cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10OVIFG&#160;&#160;&#160;(0x0010u)    /* ADC10_A ADC10MEM overflow Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2004ecdbde34bae10b96a95aa73da22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10TOVIFG&#160;&#160;&#160;(0x0020u)    /* ADC10_A conversion-time-overflow Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5426f0c207f6d0fda9cea30f9412920c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10IFG0_L&#160;&#160;&#160;(0x0001u)    /* ADC10_A Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81f6dd143336990a0569218a440a688d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10INIFG_L&#160;&#160;&#160;(0x0002u)    /* ADC10_A Interrupt Flag for the inside of window of the Window comparator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a01db79eb3772f88e0d10f0ab34ce3f4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10LOIFG_L&#160;&#160;&#160;(0x0004u)    /* ADC10_A Interrupt Flag for lower threshold of the Window comparator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a810db92161bfceeef6d16f35136ca98e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10HIIFG_L&#160;&#160;&#160;(0x0008u)    /* ADC10_A Interrupt Flag for upper threshold of the Window comparator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d2d9213fc77f01c34e9ceb2664db957"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10OVIFG_L&#160;&#160;&#160;(0x0010u)    /* ADC10_A ADC10MEM overflow Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a37ab187c9d20896f9437ac39d289b8bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10TOVIFG_L&#160;&#160;&#160;(0x0020u)    /* ADC10_A conversion-time-overflow Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6812be274b05cecf93925e6a5fa1bf63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10IV_NONE&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad8ce05a10764aba56ad8be494f99243"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10IV_ADC10OVIFG&#160;&#160;&#160;(0x0002u)    /* ADC10OVIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a385a81394dc504510fb8b1111dc18909"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10IV_ADC10TOVIFG&#160;&#160;&#160;(0x0004u)    /* ADC10TOVIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab32e521497b3959e6c2b2dc78ac93ccd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10IV_ADC10HIIFG&#160;&#160;&#160;(0x0006u)    /* ADC10HIIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa91e7a9c8f0e58a6ab9d4ef8d54e5d50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10IV_ADC10LOIFG&#160;&#160;&#160;(0x0008u)    /* ADC10LOIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec646eab0a35ac69da5c66f5ce4ecf76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10IV_ADC10INIFG&#160;&#160;&#160;(0x000Au)    /* ADC10INIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9e2ddc49e6b3b257a585965a62ac6e1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC10IV_ADC10IFG&#160;&#160;&#160;(0x000Cu)    /* ADC10IFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b8001a9696d707263e8b88311d5fcb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12CTL0&#160;&#160;&#160;(0x0000u)  /* ADC12+ Control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad86ee87b4e57f74433c4147ecae9e0f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12CTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b8001a9696d707263e8b88311d5fcb8">OFS_ADC12CTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa367dad580d29478995233ce70f9f003"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12CTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b8001a9696d707263e8b88311d5fcb8">OFS_ADC12CTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af155359f5e3d4a1178c6af05eee0afe7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12CTL1&#160;&#160;&#160;(0x0002u)  /* ADC12+ Control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab551ffffeab60869d6773e9d3c8f7e20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12CTL1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af155359f5e3d4a1178c6af05eee0afe7">OFS_ADC12CTL1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a27a4b313605eb9a7871df4af57a626fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12CTL1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af155359f5e3d4a1178c6af05eee0afe7">OFS_ADC12CTL1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a433b46afa3dec712ab4716047639f98b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12CTL2&#160;&#160;&#160;(0x0004u)  /* ADC12+ Control 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a036599166cec83fb3f128ae3e4090229"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12CTL2_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a433b46afa3dec712ab4716047639f98b">OFS_ADC12CTL2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a57759aa42ad8ffce5a18103e96929b60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12CTL2_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a433b46afa3dec712ab4716047639f98b">OFS_ADC12CTL2</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a47ad0eb2775e51558c417c13c20e5879"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12IFG&#160;&#160;&#160;(0x000Au)  /* ADC12+ Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4db3680d56c1c84e1db9b2ab2454c0b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12IFG_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a47ad0eb2775e51558c417c13c20e5879">OFS_ADC12IFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aae240ef59dd4baa4c7a5e1bc91e58216"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12IFG_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a47ad0eb2775e51558c417c13c20e5879">OFS_ADC12IFG</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ad1be4d391eb35c7d7a068d2b5084a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12IE&#160;&#160;&#160;(0x000Cu)  /* ADC12+ Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af129b701e957b893a9328eb4ffd9d929"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12IE_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9ad1be4d391eb35c7d7a068d2b5084a8">OFS_ADC12IE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2bc96c7d80f93242f85fec9936eef46a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12IE_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9ad1be4d391eb35c7d7a068d2b5084a8">OFS_ADC12IE</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace15ad4aa21b5b9ac3d36c7e648e4903"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12IV&#160;&#160;&#160;(0x000Eu)  /* ADC12+ Interrupt Vector Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a85927b7248650c96bbdc1350aff45752"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12IV_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace15ad4aa21b5b9ac3d36c7e648e4903">OFS_ADC12IV</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8fb2f1aa275b5cfb9deaf716b9fb1395"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12IV_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace15ad4aa21b5b9ac3d36c7e648e4903">OFS_ADC12IV</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada20a6b941a989383d0099df1a220288"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM0&#160;&#160;&#160;(0x0020u)  /* ADC12 Conversion Memory 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af1158c59b23f42a53b9b7712e750c45b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada20a6b941a989383d0099df1a220288">OFS_ADC12MEM0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af12aff6ec9022fbbebb0b672957e9335"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ada20a6b941a989383d0099df1a220288">OFS_ADC12MEM0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3de3993853099e578dd66a86c8574ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM1&#160;&#160;&#160;(0x0022u)  /* ADC12 Conversion Memory 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2cdcd2b6e2396099d2e1526fcc40178c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3de3993853099e578dd66a86c8574ab">OFS_ADC12MEM1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e9fc9a27bdd6e361fc76c175a99a402"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3de3993853099e578dd66a86c8574ab">OFS_ADC12MEM1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4583c66a9b77b792a251ae48dea48ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM2&#160;&#160;&#160;(0x0024u)  /* ADC12 Conversion Memory 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9da0b1a78e220a090074f6e14a77fc6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM2_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4583c66a9b77b792a251ae48dea48ff">OFS_ADC12MEM2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aae6a7a3cc3c31b91b1e8a0ac729787c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM2_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4583c66a9b77b792a251ae48dea48ff">OFS_ADC12MEM2</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9318878cd6d3eee22314c95014515613"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM3&#160;&#160;&#160;(0x0026u)  /* ADC12 Conversion Memory 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2640585494cdc8b29ab7a3b737ebd333"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM3_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9318878cd6d3eee22314c95014515613">OFS_ADC12MEM3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a363551bccc4c4deb7843b64bfc9e5da4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM3_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9318878cd6d3eee22314c95014515613">OFS_ADC12MEM3</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac9eb6881bf264c61919a5d8a523925f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM4&#160;&#160;&#160;(0x0028u)  /* ADC12 Conversion Memory 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2467778c65497a1b2bf2608ff07eb86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM4_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac9eb6881bf264c61919a5d8a523925f9">OFS_ADC12MEM4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab8714ff9424a950605efb51b29ff5a0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM4_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac9eb6881bf264c61919a5d8a523925f9">OFS_ADC12MEM4</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3b4f11beae0201abffefd9a20395066"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM5&#160;&#160;&#160;(0x002Au)  /* ADC12 Conversion Memory 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaee3eb5250bdd9a1d302397a2f0b499d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM5_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3b4f11beae0201abffefd9a20395066">OFS_ADC12MEM5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a559476c6135e6710dff2126f1603b08c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM5_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3b4f11beae0201abffefd9a20395066">OFS_ADC12MEM5</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af72e63537061addbb08da203ae09dd43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM6&#160;&#160;&#160;(0x002Cu)  /* ADC12 Conversion Memory 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac089d2c0b1cd6acf04cd33eb4fe31180"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM6_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af72e63537061addbb08da203ae09dd43">OFS_ADC12MEM6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2793cab1a7bcfe0d1eab54f679307d1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM6_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af72e63537061addbb08da203ae09dd43">OFS_ADC12MEM6</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7840a331d34ee78fea806a7516e8062e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM7&#160;&#160;&#160;(0x002Eu)  /* ADC12 Conversion Memory 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae837552ce2bb747ccfce7d0cb0bb4a39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM7_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7840a331d34ee78fea806a7516e8062e">OFS_ADC12MEM7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3de02f6fa31b9ebe6e051ca62a5d8877"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM7_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7840a331d34ee78fea806a7516e8062e">OFS_ADC12MEM7</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afaf1c49a0d078fba242797e0265c4803"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM8&#160;&#160;&#160;(0x0030u)  /* ADC12 Conversion Memory 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1f5d950a1f31b0c472d17de01ff5bb51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM8_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afaf1c49a0d078fba242797e0265c4803">OFS_ADC12MEM8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3010cb27ad17819ad069a9a49b74584"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM8_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afaf1c49a0d078fba242797e0265c4803">OFS_ADC12MEM8</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3dfb2a9e841ce3f70fdb50ac553d1910"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM9&#160;&#160;&#160;(0x0032u)  /* ADC12 Conversion Memory 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a098d8a0c3c2b5376009cbe34d59eb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM9_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3dfb2a9e841ce3f70fdb50ac553d1910">OFS_ADC12MEM9</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a726cea8d0bd86f34dad6985268f09330"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM9_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3dfb2a9e841ce3f70fdb50ac553d1910">OFS_ADC12MEM9</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5d1242060b93c1cbeeba34d963806196"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM10&#160;&#160;&#160;(0x0034u)  /* ADC12 Conversion Memory 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3329af88ea1f90049a7ea91c043409e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM10_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5d1242060b93c1cbeeba34d963806196">OFS_ADC12MEM10</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d9cd09e531fdab5c62ba48556009d5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM10_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5d1242060b93c1cbeeba34d963806196">OFS_ADC12MEM10</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a932a9252edd133225afbc9756e53bdd6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM11&#160;&#160;&#160;(0x0036u)  /* ADC12 Conversion Memory 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afffc86ffe0ca29843453f85924f55c6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM11_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a932a9252edd133225afbc9756e53bdd6">OFS_ADC12MEM11</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaddf3b8a945317fbf03aba01d885a2bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM11_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a932a9252edd133225afbc9756e53bdd6">OFS_ADC12MEM11</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeef7ff812ade71407afc051a3bbed0be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM12&#160;&#160;&#160;(0x0038u)  /* ADC12 Conversion Memory 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adddb5f45bbdf9d31ba8c5c3c762a1a45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM12_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeef7ff812ade71407afc051a3bbed0be">OFS_ADC12MEM12</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa68eea1d05d5e44725b256c0a255de64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM12_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeef7ff812ade71407afc051a3bbed0be">OFS_ADC12MEM12</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1169a791c177e2b1ae3ad02933b0cbb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM13&#160;&#160;&#160;(0x003Au)  /* ADC12 Conversion Memory 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a728759fff57ac3b53cbe2c4ba70202e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM13_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1169a791c177e2b1ae3ad02933b0cbb2">OFS_ADC12MEM13</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3867edb8220a32146ac4e5c49715599f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM13_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1169a791c177e2b1ae3ad02933b0cbb2">OFS_ADC12MEM13</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aea43eef99dd496c9f2fd9447c1322796"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM14&#160;&#160;&#160;(0x003Cu)  /* ADC12 Conversion Memory 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a97e12717da5b7f8b43bd7fb1279fd325"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM14_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aea43eef99dd496c9f2fd9447c1322796">OFS_ADC12MEM14</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd1776255d873dbcb45e02747c5b9033"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM14_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aea43eef99dd496c9f2fd9447c1322796">OFS_ADC12MEM14</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e18b9c53c786c8d249b6d0d7fa1ec70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM15&#160;&#160;&#160;(0x003Eu)  /* ADC12 Conversion Memory 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4431eb2d8c446d689cc991fdb61bf929"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM15_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e18b9c53c786c8d249b6d0d7fa1ec70">OFS_ADC12MEM15</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a92fd9aef71e7ba21ba4a9f3a298a32c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MEM15_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e18b9c53c786c8d249b6d0d7fa1ec70">OFS_ADC12MEM15</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4855b48221440f42ce3c73b914bb7d23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12MEM_&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3226ff296c4cd43b8bde4b3dda48063f">ADC12MEM</a>  /* ADC12 Conversion Memory */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3226ff296c4cd43b8bde4b3dda48063f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12MEM&#160;&#160;&#160;ADC12MEM0 /* ADC12 Conversion Memory (for assembler) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac108ed59076dd10da79fa2a60e4dbed1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MCTL0&#160;&#160;&#160;(0x0010u)  /* ADC12 Memory Control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a159d37f212a176e7690d8a261e591f8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MCTL1&#160;&#160;&#160;(0x0011u)  /* ADC12 Memory Control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4431730fb0c36c793d9c43747a97b8cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MCTL2&#160;&#160;&#160;(0x0012u)  /* ADC12 Memory Control 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e2d7ba201f4244f9d04d864c735a52e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MCTL3&#160;&#160;&#160;(0x0013u)  /* ADC12 Memory Control 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4d239b463c1a49191709ee137c0d8dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MCTL4&#160;&#160;&#160;(0x0014u)  /* ADC12 Memory Control 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a00a583131c6b83622c786a71b51588e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MCTL5&#160;&#160;&#160;(0x0015u)  /* ADC12 Memory Control 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abde3ccb249edd50c4bdb3d51ded01b8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MCTL6&#160;&#160;&#160;(0x0016u)  /* ADC12 Memory Control 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afce01ab7917966cf7a060765a0ec1f70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MCTL7&#160;&#160;&#160;(0x0017u)  /* ADC12 Memory Control 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a451cb18f52f914a7c4e8e7c43bfdc954"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MCTL8&#160;&#160;&#160;(0x0018u)  /* ADC12 Memory Control 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7f642ac44acead903af53d1affa6eb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MCTL9&#160;&#160;&#160;(0x0019u)  /* ADC12 Memory Control 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada28202f8f0f9f2f39e890f6025c4846"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MCTL10&#160;&#160;&#160;(0x001Au)  /* ADC12 Memory Control 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2923e995cd17a5651a9b8046c5807a07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MCTL11&#160;&#160;&#160;(0x001Bu)  /* ADC12 Memory Control 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add46b4e589057d3cf1cc4bf2de464367"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MCTL12&#160;&#160;&#160;(0x001Cu)  /* ADC12 Memory Control 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a280941833a0f5bb3a50795d787a75eed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MCTL13&#160;&#160;&#160;(0x001Du)  /* ADC12 Memory Control 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad123df14967003ed72af7e1467d4be20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MCTL14&#160;&#160;&#160;(0x001Eu)  /* ADC12 Memory Control 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f2d7d193089c0424e775b9f1effe0fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_ADC12MCTL15&#160;&#160;&#160;(0x001Fu)  /* ADC12 Memory Control 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abde1a67fda063246578f77d48a0e43eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12MCTL_&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0607a646e6acfcd38483e838c4e3d045">ADC12MCTL</a> /* ADC12 Memory Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0607a646e6acfcd38483e838c4e3d045"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12MCTL&#160;&#160;&#160;ADC12MCTL0 /* ADC12 Memory Control (for assembler) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3944e53294d18cc4a82f65f9238c82a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SC&#160;&#160;&#160;(0x0001u)  /* ADC12 Start Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a87740f831ba3f5f9963b6745c78e713c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12ENC&#160;&#160;&#160;(0x0002u)  /* ADC12 Enable Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae9f47e6347892781a80e83e90890e037"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12TOVIE&#160;&#160;&#160;(0x0004u)  /* ADC12 Timer Overflow interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd7be0fb0cf4f511f5549de2810337dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12OVIE&#160;&#160;&#160;(0x0008u)  /* ADC12 Overflow interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a33226cf6b99395472e9379e4b6042c88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12ON&#160;&#160;&#160;(0x0010u)  /* ADC12 On/enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa512270a768e132b51fd86286d124600"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12REFON&#160;&#160;&#160;(0x0020u)  /* ADC12 Reference on */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e081daba862f03d0aecd959a7104fe1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12REF2_5V&#160;&#160;&#160;(0x0040u)  /* ADC12 Ref 0:1.5V / 1:2.5V */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a21c4854de9e965e37113d4b4288e4d6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12MSC&#160;&#160;&#160;(0x0080u)  /* ADC12 Multiple SampleConversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4afa51a790df6a2b550bfb0028f6d7fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT00&#160;&#160;&#160;(0x0100u)  /* ADC12 Sample Hold 0 Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab5d9cdf1d59c1f1567aafc3860ef8e05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT01&#160;&#160;&#160;(0x0200u)  /* ADC12 Sample Hold 0 Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afca6f471b0dfd474ca69868f797be869"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT02&#160;&#160;&#160;(0x0400u)  /* ADC12 Sample Hold 0 Select Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a013fedd5e443f02b3d0d95e66ae4db19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT03&#160;&#160;&#160;(0x0800u)  /* ADC12 Sample Hold 0 Select Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad07b282d5f85fedad7ffa5456cc23c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT10&#160;&#160;&#160;(0x1000u)  /* ADC12 Sample Hold 1 Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1b8b596f74201bef97d416826f929ea9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT11&#160;&#160;&#160;(0x2000u)  /* ADC12 Sample Hold 1 Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa75def8aaf197449e2b9be350f7cfd13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT12&#160;&#160;&#160;(0x4000u)  /* ADC12 Sample Hold 1 Select Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acfefaf555e8ef50ea7632e637129dc59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT13&#160;&#160;&#160;(0x8000u)  /* ADC12 Sample Hold 1 Select Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa9efb2645b97a858e56c8835ebfa6901"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SC_L&#160;&#160;&#160;(0x0001u)  /* ADC12 Start Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7cb56165e00e9ce8d864f135e140f6ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12ENC_L&#160;&#160;&#160;(0x0002u)  /* ADC12 Enable Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a359dcc6fda7f52adbfd4b19126aba7f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12TOVIE_L&#160;&#160;&#160;(0x0004u)  /* ADC12 Timer Overflow interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a711a62fdbdd6e483347ec9e910283d16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12OVIE_L&#160;&#160;&#160;(0x0008u)  /* ADC12 Overflow interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af770ad3027baf35bdd660013767b8ad0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12ON_L&#160;&#160;&#160;(0x0010u)  /* ADC12 On/enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a91067f5f379bd9476110e1452de2af69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12REFON_L&#160;&#160;&#160;(0x0020u)  /* ADC12 Reference on */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a12c30bb81a398d9982a2cee6d0f64123"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12REF2_5V_L&#160;&#160;&#160;(0x0040u)  /* ADC12 Ref 0:1.5V / 1:2.5V */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab0271d720cdcd8163e40e98398df5f11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12MSC_L&#160;&#160;&#160;(0x0080u)  /* ADC12 Multiple SampleConversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ff10052ddb32029344b219d32d6a7cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT00_H&#160;&#160;&#160;(0x0001u)  /* ADC12 Sample Hold 0 Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aadb2d327564948df866adf683bfd25dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT01_H&#160;&#160;&#160;(0x0002u)  /* ADC12 Sample Hold 0 Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a27ddf8420acac70bf359c65bdc4d9faf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT02_H&#160;&#160;&#160;(0x0004u)  /* ADC12 Sample Hold 0 Select Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a83bd055330a0fdba6d96f67fb70f5205"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT03_H&#160;&#160;&#160;(0x0008u)  /* ADC12 Sample Hold 0 Select Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a08693f14bf978efcbb27ccf264026d4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT10_H&#160;&#160;&#160;(0x0010u)  /* ADC12 Sample Hold 1 Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac817db26a4528558c12ede36597098ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT11_H&#160;&#160;&#160;(0x0020u)  /* ADC12 Sample Hold 1 Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a31153f6d614b10a634b3c9c18e7bb53e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT12_H&#160;&#160;&#160;(0x0040u)  /* ADC12 Sample Hold 1 Select Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab517d2b0cf217bcb4588d0743800e4f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT13_H&#160;&#160;&#160;(0x0080u)  /* ADC12 Sample Hold 1 Select Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae86fb354bdde2f59e3f22df56f8243a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT0_0&#160;&#160;&#160;(0*0x100u)  /* ADC12 Sample Hold 0 Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a55ab2d2c0e831de71dd81dad23152d37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT0_1&#160;&#160;&#160;(1*0x100u)  /* ADC12 Sample Hold 0 Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aae1b29e4446c1cab5e663f2af69a5913"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT0_2&#160;&#160;&#160;(2*0x100u)  /* ADC12 Sample Hold 0 Select Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae439bad05608dd0a0f09c44fa2ef9bad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT0_3&#160;&#160;&#160;(3*0x100u)  /* ADC12 Sample Hold 0 Select Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabf6bca29ca5fe029917c243e2f7469b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT0_4&#160;&#160;&#160;(4*0x100u)  /* ADC12 Sample Hold 0 Select Bit: 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a6d1863eb08fb2474ce080aa69d7b46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT0_5&#160;&#160;&#160;(5*0x100u)  /* ADC12 Sample Hold 0 Select Bit: 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af7d1df0a9fd6e0f2f88517fe3c43a503"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT0_6&#160;&#160;&#160;(6*0x100u)  /* ADC12 Sample Hold 0 Select Bit: 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2714cf3d242a20630d46a0e04bde0e80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT0_7&#160;&#160;&#160;(7*0x100u)  /* ADC12 Sample Hold 0 Select Bit: 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7f63ec12b8b600caddb535c771b5df46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT0_8&#160;&#160;&#160;(8*0x100u)  /* ADC12 Sample Hold 0 Select Bit: 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0dc03795a66b114e12d7f7e73a6c70b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT0_9&#160;&#160;&#160;(9*0x100u)  /* ADC12 Sample Hold 0 Select Bit: 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad7bcc65ec56910a15a623ca838c7f4fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT0_10&#160;&#160;&#160;(10*0x100u) /* ADC12 Sample Hold 0 Select Bit: 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4d6249f3f6caa1342821e837355b254a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT0_11&#160;&#160;&#160;(11*0x100u) /* ADC12 Sample Hold 0 Select Bit: 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5eedd624793f7ebe1c74bb1ee49d86f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT0_12&#160;&#160;&#160;(12*0x100u) /* ADC12 Sample Hold 0 Select Bit: 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7788719acaccfbd4370dc51960a9f6ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT0_13&#160;&#160;&#160;(13*0x100u) /* ADC12 Sample Hold 0 Select Bit: 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a18d9d3a0c02332cf1e78835f5c9cd403"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT0_14&#160;&#160;&#160;(14*0x100u) /* ADC12 Sample Hold 0 Select Bit: 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adec73de83500211145925f2f6b909f70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT0_15&#160;&#160;&#160;(15*0x100u) /* ADC12 Sample Hold 0 Select Bit: 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a16c51ff90074ae69a9f6038093eff46b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT1_0&#160;&#160;&#160;(0*0x1000u)  /* ADC12 Sample Hold 1 Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6894aaba4ae6aefcd9c1aab9b2fab23c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT1_1&#160;&#160;&#160;(1*0x1000u)  /* ADC12 Sample Hold 1 Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee85694b9bef2868f0bdc4c2d2120c49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT1_2&#160;&#160;&#160;(2*0x1000u)  /* ADC12 Sample Hold 1 Select Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a603c85ed63325d797ca38d306718411f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT1_3&#160;&#160;&#160;(3*0x1000u)  /* ADC12 Sample Hold 1 Select Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad45ee6d0387b0bcc996bdbc780411cab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT1_4&#160;&#160;&#160;(4*0x1000u)  /* ADC12 Sample Hold 1 Select Bit: 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae74efcf3d21e56a5074540882eb6ea14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT1_5&#160;&#160;&#160;(5*0x1000u)  /* ADC12 Sample Hold 1 Select Bit: 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ddd3696b42e5da3beb0640e9838d0b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT1_6&#160;&#160;&#160;(6*0x1000u)  /* ADC12 Sample Hold 1 Select Bit: 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a56ee97387a70af1ba63a03aa54ab95f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT1_7&#160;&#160;&#160;(7*0x1000u)  /* ADC12 Sample Hold 1 Select Bit: 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a97fd3415bb1b3d92495e0aa228e5b2ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT1_8&#160;&#160;&#160;(8*0x1000u)  /* ADC12 Sample Hold 1 Select Bit: 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa1acd81b09f6bb430bc791cc79419701"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT1_9&#160;&#160;&#160;(9*0x1000u)  /* ADC12 Sample Hold 1 Select Bit: 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2eae942125d85dec25ebf24538c321f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT1_10&#160;&#160;&#160;(10*0x1000u) /* ADC12 Sample Hold 1 Select Bit: 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c46c445cf62d1aa05bd457635eafa2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT1_11&#160;&#160;&#160;(11*0x1000u) /* ADC12 Sample Hold 1 Select Bit: 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e5f6c39b204efb922bbf972d9d82490"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT1_12&#160;&#160;&#160;(12*0x1000u) /* ADC12 Sample Hold 1 Select Bit: 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a04c78f4866f88aa082d29366fa938d56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT1_13&#160;&#160;&#160;(13*0x1000u) /* ADC12 Sample Hold 1 Select Bit: 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acf90a0cdf08a4265b6037042e5006801"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT1_14&#160;&#160;&#160;(14*0x1000u) /* ADC12 Sample Hold 1 Select Bit: 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a006950a66082d27d318936a532faa758"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHT1_15&#160;&#160;&#160;(15*0x1000u) /* ADC12 Sample Hold 1 Select Bit: 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab8cb23413816af3999cf4cc0491a0113"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12BUSY&#160;&#160;&#160;(0x0001u)    /* ADC12 Busy */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8bc48c7a9b4ff03f94edc2ec283e1c4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CONSEQ0&#160;&#160;&#160;(0x0002u)    /* ADC12 Conversion Sequence Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adb2a47dbaf5847947b147a3f8646c108"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CONSEQ1&#160;&#160;&#160;(0x0004u)    /* ADC12 Conversion Sequence Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab965bd2cfec22cafb1aed8f5a7880c35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SSEL0&#160;&#160;&#160;(0x0008u)    /* ADC12 Clock Source Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad151f7d0b44ea32f6afc2a00a0ca770a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SSEL1&#160;&#160;&#160;(0x0010u)    /* ADC12 Clock Source Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a590c2a8cf2d0e49e1c545899fa48cfb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12DIV0&#160;&#160;&#160;(0x0020u)    /* ADC12 Clock Divider Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aef1dd56cfc41e6a75e51756da633279b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12DIV1&#160;&#160;&#160;(0x0040u)    /* ADC12 Clock Divider Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acae161911238b7c3de9f2c87f9d81c63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12DIV2&#160;&#160;&#160;(0x0080u)    /* ADC12 Clock Divider Select Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add1fa792e3af462b66cbeaa8b8795a00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12ISSH&#160;&#160;&#160;(0x0100u)    /* ADC12 Invert Sample Hold Signal */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a15a8cf0e7ff93e202883e08792009c73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHP&#160;&#160;&#160;(0x0200u)    /* ADC12 Sample/Hold Pulse Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a953a2570a4a4f7e3bbd384ea821b9eb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHS0&#160;&#160;&#160;(0x0400u)    /* ADC12 Sample/Hold Source Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1b830c57b3deec7c28231992494f7f90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHS1&#160;&#160;&#160;(0x0800u)    /* ADC12 Sample/Hold Source Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8a72d23849be9742ae6a534310b77f53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CSTARTADD0&#160;&#160;&#160;(0x1000u)    /* ADC12 Conversion Start Address Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a148e26eaab83d046c3e36d918eabe1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CSTARTADD1&#160;&#160;&#160;(0x2000u)    /* ADC12 Conversion Start Address Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a341fa35b1783e6f805ba6c4eec1d9921"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CSTARTADD2&#160;&#160;&#160;(0x4000u)    /* ADC12 Conversion Start Address Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac497e782c27c2d40a12cc42236423b76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CSTARTADD3&#160;&#160;&#160;(0x8000u)    /* ADC12 Conversion Start Address Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad03a74f7d0e2c26dc24e651c70fa0dc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12BUSY_L&#160;&#160;&#160;(0x0001u)    /* ADC12 Busy */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40491cea184ecb0cf2a024f0f36ce9c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CONSEQ0_L&#160;&#160;&#160;(0x0002u)    /* ADC12 Conversion Sequence Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8fdfaba10ac489f354ae98e9028cfdb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CONSEQ1_L&#160;&#160;&#160;(0x0004u)    /* ADC12 Conversion Sequence Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adf3bca1ccb39fdcc0caa62b489629240"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SSEL0_L&#160;&#160;&#160;(0x0008u)    /* ADC12 Clock Source Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae72ae9c218480d8967ae9971552ea5d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SSEL1_L&#160;&#160;&#160;(0x0010u)    /* ADC12 Clock Source Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8667dee145cfdbb3c6194b10243c7ce2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12DIV0_L&#160;&#160;&#160;(0x0020u)    /* ADC12 Clock Divider Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd4c1e7f891507d71c4164b7d2b1da4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12DIV1_L&#160;&#160;&#160;(0x0040u)    /* ADC12 Clock Divider Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af2199f5b6ac99a4208352e5e3da12a31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12DIV2_L&#160;&#160;&#160;(0x0080u)    /* ADC12 Clock Divider Select Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab7ebee37552043e190dc7aca7d3d6f61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12ISSH_H&#160;&#160;&#160;(0x0001u)    /* ADC12 Invert Sample Hold Signal */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4600ef8211355e02569af27cc7530679"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHP_H&#160;&#160;&#160;(0x0002u)    /* ADC12 Sample/Hold Pulse Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0de8aab4db4845b5d51d5116da2939e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHS0_H&#160;&#160;&#160;(0x0004u)    /* ADC12 Sample/Hold Source Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a93492bd10d24e252e392a20f714a689b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHS1_H&#160;&#160;&#160;(0x0008u)    /* ADC12 Sample/Hold Source Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae9a24237acafe9d2552f6218a37c4f90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CSTARTADD0_H&#160;&#160;&#160;(0x0010u)    /* ADC12 Conversion Start Address Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a82f4737ff52fa481f819e40961f6b898"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CSTARTADD1_H&#160;&#160;&#160;(0x0020u)    /* ADC12 Conversion Start Address Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a657b3cc05c2349705990138c2e4d2946"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CSTARTADD2_H&#160;&#160;&#160;(0x0040u)    /* ADC12 Conversion Start Address Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ade6f93be70bf12cf9dd4c80765c0fd27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CSTARTADD3_H&#160;&#160;&#160;(0x0080u)    /* ADC12 Conversion Start Address Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4fcfb573a52ecf1e196f6d46e040f2d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CONSEQ_0&#160;&#160;&#160;(0*2u)      /* ADC12 Conversion Sequence Select: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2ab8250effa13fb1005bf20b26ba953d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CONSEQ_1&#160;&#160;&#160;(1*2u)      /* ADC12 Conversion Sequence Select: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a73bd5978cfc652c2f3fadf86c0988d09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CONSEQ_2&#160;&#160;&#160;(2*2u)      /* ADC12 Conversion Sequence Select: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e50063edd30394f17edfbe111c24e0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CONSEQ_3&#160;&#160;&#160;(3*2u)      /* ADC12 Conversion Sequence Select: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f9982631672657a083aff3e82b32492"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SSEL_0&#160;&#160;&#160;(0*8u)      /* ADC12 Clock Source Select: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c57e0e83e0a96533030692b6abeadba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SSEL_1&#160;&#160;&#160;(1*8u)      /* ADC12 Clock Source Select: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a20cbce19a3587ddf32321d4bf4b3ccd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SSEL_2&#160;&#160;&#160;(2*8u)      /* ADC12 Clock Source Select: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a282ad49c607bc593b130e6baf42713e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SSEL_3&#160;&#160;&#160;(3*8u)      /* ADC12 Clock Source Select: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a42fec7ac31706cd848e51b06a313cfbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12DIV_0&#160;&#160;&#160;(0*0x20u)   /* ADC12 Clock Divider Select: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e3cdde93affa5b151ececa89ecbcf55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12DIV_1&#160;&#160;&#160;(1*0x20u)   /* ADC12 Clock Divider Select: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae61bed7b3ba4f78cc4656f14c296fd89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12DIV_2&#160;&#160;&#160;(2*0x20u)   /* ADC12 Clock Divider Select: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa1ca417793bffca012d423fcee19e7b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12DIV_3&#160;&#160;&#160;(3*0x20u)   /* ADC12 Clock Divider Select: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abb8741c7fcd859182216e0c607b6de08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12DIV_4&#160;&#160;&#160;(4*0x20u)   /* ADC12 Clock Divider Select: 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a848b4b2438398e25e1a068a239a56b4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12DIV_5&#160;&#160;&#160;(5*0x20u)   /* ADC12 Clock Divider Select: 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a74db7ea8220551f9677dfa893ef80ccb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12DIV_6&#160;&#160;&#160;(6*0x20u)   /* ADC12 Clock Divider Select: 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a13f56ea1e43b1fbf26051f33c9963e40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12DIV_7&#160;&#160;&#160;(7*0x20u)   /* ADC12 Clock Divider Select: 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af1fc0b5c419ddc004096d5aac81deb36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHS_0&#160;&#160;&#160;(0*0x400u)  /* ADC12 Sample/Hold Source: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acbd90fb88c5f5703545191a38988d65d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHS_1&#160;&#160;&#160;(1*0x400u)  /* ADC12 Sample/Hold Source: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4d04ccf2e5c35689d0e93da95518fbb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHS_2&#160;&#160;&#160;(2*0x400u)  /* ADC12 Sample/Hold Source: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3518a5ad46ddac878608ee0a8052045"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SHS_3&#160;&#160;&#160;(3*0x400u)  /* ADC12 Sample/Hold Source: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a58fee089ebe96903733e19097b787ec0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CSTARTADD_0&#160;&#160;&#160;(0*0x1000u) /* ADC12 Conversion Start Address: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a25225001aafdae77d778ea89b7940615"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CSTARTADD_1&#160;&#160;&#160;(1*0x1000u) /* ADC12 Conversion Start Address: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0fb1c1d0b286ebdc7cbf979ecf28de0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CSTARTADD_2&#160;&#160;&#160;(2*0x1000u) /* ADC12 Conversion Start Address: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e175b27652b8270278ecbca0a5e367c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CSTARTADD_3&#160;&#160;&#160;(3*0x1000u) /* ADC12 Conversion Start Address: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a196f862b518bb7feaa3e4bd0a7a6e8f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CSTARTADD_4&#160;&#160;&#160;(4*0x1000u) /* ADC12 Conversion Start Address: 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac5080d93f7ef5e6a84e80727bb976b6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CSTARTADD_5&#160;&#160;&#160;(5*0x1000u) /* ADC12 Conversion Start Address: 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a82a577242b60d4e254876b8c0afaa99d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CSTARTADD_6&#160;&#160;&#160;(6*0x1000u) /* ADC12 Conversion Start Address: 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac1fef0a41c317c43c2464901167d32df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CSTARTADD_7&#160;&#160;&#160;(7*0x1000u) /* ADC12 Conversion Start Address: 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a16b46e1eb4c8646dfd50e9a9e0af6e54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CSTARTADD_8&#160;&#160;&#160;(8*0x1000u) /* ADC12 Conversion Start Address: 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a21711201a02160d7139e81285be3f316"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CSTARTADD_9&#160;&#160;&#160;(9*0x1000u) /* ADC12 Conversion Start Address: 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a42f645a92e0e90574489d6ef63e3db20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CSTARTADD_10&#160;&#160;&#160;(10*0x1000u) /* ADC12 Conversion Start Address: 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34ff5032c96a0e39c4060343ce65cef4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CSTARTADD_11&#160;&#160;&#160;(11*0x1000u) /* ADC12 Conversion Start Address: 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4ac13d984d9672c3a284996d850a8d74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CSTARTADD_12&#160;&#160;&#160;(12*0x1000u) /* ADC12 Conversion Start Address: 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a01b87c2907d81ba7f96ce0226a44af71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CSTARTADD_13&#160;&#160;&#160;(13*0x1000u) /* ADC12 Conversion Start Address: 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1f9e038f047ff9fa86c57ddb39588cfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CSTARTADD_14&#160;&#160;&#160;(14*0x1000u) /* ADC12 Conversion Start Address: 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6dd4bbc6853cb4bf36c0bcb3e8d8d08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12CSTARTADD_15&#160;&#160;&#160;(15*0x1000u) /* ADC12 Conversion Start Address: 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a53658e1c43e0ce96b97ab24b164bb1a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12REFBURST&#160;&#160;&#160;(0x0001u)    /* ADC12+ Reference Burst */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2c2e44dcfd4c014c07491d71f69f93df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12REFOUT&#160;&#160;&#160;(0x0002u)    /* ADC12+ Reference Out */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7555c42a628e0deed16f828ae62f210e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SR&#160;&#160;&#160;(0x0004u)    /* ADC12+ Sampling Rate */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7e028808c7c2c058d0dc22e58ad4931"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12DF&#160;&#160;&#160;(0x0008u)    /* ADC12+ Data Format */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a111dbaee0c18399668a7020e35371122"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12RES0&#160;&#160;&#160;(0x0010u)    /* ADC12+ Resolution Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a91ed814223208dda965ad3736e80a54d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12RES1&#160;&#160;&#160;(0x0020u)    /* ADC12+ Resolution Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a273f13861fdb491f3e9eb873403a3946"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12TCOFF&#160;&#160;&#160;(0x0080u)    /* ADC12+ Temperature Sensor Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4fe7ecdce0a70dfd4de26c2f5cbdedc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12PDIV&#160;&#160;&#160;(0x0100u)    /* ADC12+ predivider 0:/1   1:/4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a22f76668e34b4cadc1ea3183b4e133c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12REFBURST_L&#160;&#160;&#160;(0x0001u)    /* ADC12+ Reference Burst */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd6ee1b2882379f84563913ce6020ca8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12REFOUT_L&#160;&#160;&#160;(0x0002u)    /* ADC12+ Reference Out */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a04bc47c01a2895fa34a231808d57035a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SR_L&#160;&#160;&#160;(0x0004u)    /* ADC12+ Sampling Rate */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a856df883eef1fadeca9f1591a960cfe4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12DF_L&#160;&#160;&#160;(0x0008u)    /* ADC12+ Data Format */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a05a7c21f504457f7efb3cb31f8e9bcc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12RES0_L&#160;&#160;&#160;(0x0010u)    /* ADC12+ Resolution Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2149dff2cef95dd052911ef38e6b3cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12RES1_L&#160;&#160;&#160;(0x0020u)    /* ADC12+ Resolution Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1aba89c27548ab1f5d10656659db297"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12TCOFF_L&#160;&#160;&#160;(0x0080u)    /* ADC12+ Temperature Sensor Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9308f4faef1c0414d8ffafacca0dc096"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12PDIV_H&#160;&#160;&#160;(0x0001u)    /* ADC12+ predivider 0:/1   1:/4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab0137665389b6f4ce2dbe76a59ca7b7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12RES_0&#160;&#160;&#160;(0x0000u)    /* ADC12+ Resolution : 8 Bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afb82661af75e674ac3998d4cf55a8183"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12RES_1&#160;&#160;&#160;(0x0010u)    /* ADC12+ Resolution : 10 Bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a257fb5c1133d59529309dee083fbe57d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12RES_2&#160;&#160;&#160;(0x0020u)    /* ADC12+ Resolution : 12 Bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa08e32146188bb209401fd3ad06d7eb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12RES_3&#160;&#160;&#160;(0x0030u)    /* ADC12+ Resolution : reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ab1aca530fcaba6ee53e52c2a31c23f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12INCH0&#160;&#160;&#160;(0x0001u)    /* ADC12 Input Channel Select Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6466889bf618c7fcd81d5a8c4322a94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12INCH1&#160;&#160;&#160;(0x0002u)    /* ADC12 Input Channel Select Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af278604414a015eed6095f47ebcc315f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12INCH2&#160;&#160;&#160;(0x0004u)    /* ADC12 Input Channel Select Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adb1e5d7d607718c9dceff4738a4ea391"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12INCH3&#160;&#160;&#160;(0x0008u)    /* ADC12 Input Channel Select Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acce05f3b118ff594d5e4f020fb509f3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SREF0&#160;&#160;&#160;(0x0010u)    /* ADC12 Select Reference Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8544bd11c37d8ed4af03f36740a3bb85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SREF1&#160;&#160;&#160;(0x0020u)    /* ADC12 Select Reference Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aafdfcc1f1dd8a4c8ea533c3833e923fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SREF2&#160;&#160;&#160;(0x0040u)    /* ADC12 Select Reference Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3823024d9ad94d226f70d3838dffbd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12EOS&#160;&#160;&#160;(0x0080u)    /* ADC12 End of Sequence */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae2a31c60b62831a9485a6bee5433f950"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12INCH_0&#160;&#160;&#160;(0x0000u)    /* ADC12 Input Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ade7ea11cd5b7da4b558f88417ace0baa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12INCH_1&#160;&#160;&#160;(0x0001u)    /* ADC12 Input Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a08dbeba2873e1cd8046d2618114cf7da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12INCH_2&#160;&#160;&#160;(0x0002u)    /* ADC12 Input Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a76ffb68f76325000f30a385c4402f4d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12INCH_3&#160;&#160;&#160;(0x0003u)    /* ADC12 Input Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9262d7ea618d587db408bfe83444b75b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12INCH_4&#160;&#160;&#160;(0x0004u)    /* ADC12 Input Channel 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9297c0b7d36558df3ad130aac8dd2e38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12INCH_5&#160;&#160;&#160;(0x0005u)    /* ADC12 Input Channel 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae0b2006aaa79ca71bf6e3b677633ab4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12INCH_6&#160;&#160;&#160;(0x0006u)    /* ADC12 Input Channel 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a73ee9db4d85d0a609a7be0e1c186adde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12INCH_7&#160;&#160;&#160;(0x0007u)    /* ADC12 Input Channel 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa6fb2f1ff529f6e34cebbfa29afe9f8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12INCH_8&#160;&#160;&#160;(0x0008u)    /* ADC12 Input Channel 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a930703368ba42e35da7750c1a7c9e587"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12INCH_9&#160;&#160;&#160;(0x0009u)    /* ADC12 Input Channel 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e51e0ba7a5018e0ec03750074d211de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12INCH_10&#160;&#160;&#160;(0x000Au)    /* ADC12 Input Channel 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad5759318d014bb41850c62833a0b96f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12INCH_11&#160;&#160;&#160;(0x000Bu)    /* ADC12 Input Channel 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e34ac24a0e321dc98ec141296ff3588"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12INCH_12&#160;&#160;&#160;(0x000Cu)    /* ADC12 Input Channel 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a66d2e094f1be21b88dbf45e58a7ec804"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12INCH_13&#160;&#160;&#160;(0x000Du)    /* ADC12 Input Channel 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af765ab23d089b90dd9dbe221d3d00c0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12INCH_14&#160;&#160;&#160;(0x000Eu)    /* ADC12 Input Channel 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adacd429adcb1d7e9fcec8da1031880c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12INCH_15&#160;&#160;&#160;(0x000Fu)    /* ADC12 Input Channel 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd2c872a5e5a7e752122fba118fd89e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SREF_0&#160;&#160;&#160;(0*0x10u)    /* ADC12 Select Reference 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2750edd236b6f0ed8e5b4ffc73742868"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SREF_1&#160;&#160;&#160;(1*0x10u)    /* ADC12 Select Reference 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7b6fa70bedf86b2a31912268fbbe4dbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SREF_2&#160;&#160;&#160;(2*0x10u)    /* ADC12 Select Reference 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b68e89333492dceb4030c1757eee938"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SREF_3&#160;&#160;&#160;(3*0x10u)    /* ADC12 Select Reference 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d7c1c3b14f7979d03e9807efefd0987"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SREF_4&#160;&#160;&#160;(4*0x10u)    /* ADC12 Select Reference 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa1e2cf526586173966a665959f6e2bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SREF_5&#160;&#160;&#160;(5*0x10u)    /* ADC12 Select Reference 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab68378572d087897a00bb9a4701f6322"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SREF_6&#160;&#160;&#160;(6*0x10u)    /* ADC12 Select Reference 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2ec3c468ccef806c2e3f5347bf45cf65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12SREF_7&#160;&#160;&#160;(7*0x10u)    /* ADC12 Select Reference 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6fbd9ee52b0b6c674ec42090eb96f70d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE0&#160;&#160;&#160;(0x0001u)  /* ADC12 Memory 0 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3a708e4211db06dc45d549f229c9c453"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE1&#160;&#160;&#160;(0x0002u)  /* ADC12 Memory 1 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc9a1bf72ad049af5986c56ab80edef5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE2&#160;&#160;&#160;(0x0004u)  /* ADC12 Memory 2 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7db947f78a796062005c3f0e163ac2f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE3&#160;&#160;&#160;(0x0008u)  /* ADC12 Memory 3 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7234d20a5caffa5844e65e921ad88082"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE4&#160;&#160;&#160;(0x0010u)  /* ADC12 Memory 4 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="accdd5453cb692a6b9669ef4eb82a42e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE5&#160;&#160;&#160;(0x0020u)  /* ADC12 Memory 5 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a823b25f161b56b757ef065e1ca02a141"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE6&#160;&#160;&#160;(0x0040u)  /* ADC12 Memory 6 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad62386ce019d8248e39233561ebcaf75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE7&#160;&#160;&#160;(0x0080u)  /* ADC12 Memory 7 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adaa7d37a3625066e1169bb7ab8194517"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE8&#160;&#160;&#160;(0x0100u)  /* ADC12 Memory 8 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a99c765cad9e05606911beb7d3b413ce2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE9&#160;&#160;&#160;(0x0200u)  /* ADC12 Memory 9 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a61fb1a0fb1b4e0edb703e6360973ca8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE10&#160;&#160;&#160;(0x0400u)  /* ADC12 Memory 10 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1601e737b8caa13a6b1dd1c9807df333"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE11&#160;&#160;&#160;(0x0800u)  /* ADC12 Memory 11 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa3d9ef22707e2dbfb2a907567799ae87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE12&#160;&#160;&#160;(0x1000u)  /* ADC12 Memory 12 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa16867b62b6c035516874a37231217ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE13&#160;&#160;&#160;(0x2000u)  /* ADC12 Memory 13 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ba9430b30e3f52ce033930172a73945"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE14&#160;&#160;&#160;(0x4000u)  /* ADC12 Memory 14 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7d90f2cca62bd2b7408fadd2b7f0e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE15&#160;&#160;&#160;(0x8000u)  /* ADC12 Memory 15 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a253161d7577cd99cc0b4d8e4b3a45a75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE0_L&#160;&#160;&#160;(0x0001u)  /* ADC12 Memory 0 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a143256468c7db1c5e37679245c244b3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE1_L&#160;&#160;&#160;(0x0002u)  /* ADC12 Memory 1 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c1f9013ea1df4988067d059198e034b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE2_L&#160;&#160;&#160;(0x0004u)  /* ADC12 Memory 2 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac9518cb5da2e2ddb350f3ffe6173f3ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE3_L&#160;&#160;&#160;(0x0008u)  /* ADC12 Memory 3 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a139bc97cde5be251f5a942ebf6d312ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE4_L&#160;&#160;&#160;(0x0010u)  /* ADC12 Memory 4 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a92b1728fe47aede4f51ef2f15d2e03bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE5_L&#160;&#160;&#160;(0x0020u)  /* ADC12 Memory 5 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a97778434ea4413b716ff7c61d26836"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE6_L&#160;&#160;&#160;(0x0040u)  /* ADC12 Memory 6 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7854b18285054baa3cd4c19f8c8e5aaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE7_L&#160;&#160;&#160;(0x0080u)  /* ADC12 Memory 7 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a112444de784e9af9a7a90628c83da5c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE8_H&#160;&#160;&#160;(0x0001u)  /* ADC12 Memory 8 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab0cdc66cf02f287b79749484b568974f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE9_H&#160;&#160;&#160;(0x0002u)  /* ADC12 Memory 9 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad8ec3d3e3e9e11ecad8871907c8568d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE10_H&#160;&#160;&#160;(0x0004u)  /* ADC12 Memory 10 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a13363e24f285206d580d02e7f4a58869"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE11_H&#160;&#160;&#160;(0x0008u)  /* ADC12 Memory 11 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a73a1994e151dafd351f843fc00ccb636"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE12_H&#160;&#160;&#160;(0x0010u)  /* ADC12 Memory 12 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afdbc7a4980b66e346e3725f27ab48f9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE13_H&#160;&#160;&#160;(0x0020u)  /* ADC12 Memory 13 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d99ee505e7b9bccb0eb2cd54645b508"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE14_H&#160;&#160;&#160;(0x0040u)  /* ADC12 Memory 14 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7efbf2b61c1a979ec697f288710358a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IE15_H&#160;&#160;&#160;(0x0080u)  /* ADC12 Memory 15 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afefc7b4febd3f29a654c8a3258822ac9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG0&#160;&#160;&#160;(0x0001u)  /* ADC12 Memory 0 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2adac45bf6d4d008f2fb2899b03a6f9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG1&#160;&#160;&#160;(0x0002u)  /* ADC12 Memory 1 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae0cc3f8dec0ff173fefeba24de05928b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG2&#160;&#160;&#160;(0x0004u)  /* ADC12 Memory 2 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1de0a30d190d5e7824544bb8316a80d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG3&#160;&#160;&#160;(0x0008u)  /* ADC12 Memory 3 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3545bfed203be44b013b294b709a5244"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG4&#160;&#160;&#160;(0x0010u)  /* ADC12 Memory 4 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7dfa9dcf813d8b76543b97563555d0cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG5&#160;&#160;&#160;(0x0020u)  /* ADC12 Memory 5 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a923434c6f1ff14c0d2c7b18d9b59b557"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG6&#160;&#160;&#160;(0x0040u)  /* ADC12 Memory 6 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7048ba88f0e213695d8fcd5d48d8d38a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG7&#160;&#160;&#160;(0x0080u)  /* ADC12 Memory 7 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7efd882a13cbc1d774d626e7615378f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG8&#160;&#160;&#160;(0x0100u)  /* ADC12 Memory 8 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae58b13b43ce8e09b94c37ff8da88156d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG9&#160;&#160;&#160;(0x0200u)  /* ADC12 Memory 9 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad6dff207fa1b68c99eccb7129264c3c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG10&#160;&#160;&#160;(0x0400u)  /* ADC12 Memory 10 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a608064463d014661c7c893b81cbc04ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG11&#160;&#160;&#160;(0x0800u)  /* ADC12 Memory 11 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5415c2f6ed044b49e6a606878e5bde7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG12&#160;&#160;&#160;(0x1000u)  /* ADC12 Memory 12 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a431ff15d6026baf301364cd8bd9122"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG13&#160;&#160;&#160;(0x2000u)  /* ADC12 Memory 13 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a527b34527fc56441ee3d902da3b104fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG14&#160;&#160;&#160;(0x4000u)  /* ADC12 Memory 14 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4646f6b834777b22078132a296be9c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG15&#160;&#160;&#160;(0x8000u)  /* ADC12 Memory 15 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b5b9e545963a8c4dfc36c6209081cb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG0_L&#160;&#160;&#160;(0x0001u)  /* ADC12 Memory 0 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a311fd644b32a1d0073598d3013a40867"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG1_L&#160;&#160;&#160;(0x0002u)  /* ADC12 Memory 1 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0b7b3aed305dab33d2db03a1ae7a3337"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG2_L&#160;&#160;&#160;(0x0004u)  /* ADC12 Memory 2 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6009156310d4727384364feb48df93f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG3_L&#160;&#160;&#160;(0x0008u)  /* ADC12 Memory 3 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af66f00c14e1e570b6f888a8464493de5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG4_L&#160;&#160;&#160;(0x0010u)  /* ADC12 Memory 4 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab40301297a87022baa097c08253029eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG5_L&#160;&#160;&#160;(0x0020u)  /* ADC12 Memory 5 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af261976aaae6d4aca8d5d837549bafea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG6_L&#160;&#160;&#160;(0x0040u)  /* ADC12 Memory 6 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8106a7a3a2df068b1a350046b83c1ab5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG7_L&#160;&#160;&#160;(0x0080u)  /* ADC12 Memory 7 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3a38bdaa53e75aa6b115ad95a397c233"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG8_H&#160;&#160;&#160;(0x0001u)  /* ADC12 Memory 8 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3c61bd3c4b8056c8d0fc4f66d0ed1ad2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG9_H&#160;&#160;&#160;(0x0002u)  /* ADC12 Memory 9 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acf5b1349880a71acb55211aff4dee16c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG10_H&#160;&#160;&#160;(0x0004u)  /* ADC12 Memory 10 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e5600e9ee5b20f222cefb70c5cae877"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG11_H&#160;&#160;&#160;(0x0008u)  /* ADC12 Memory 11 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a398ffa79d2fa1fcabc48286eb33e1cd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG12_H&#160;&#160;&#160;(0x0010u)  /* ADC12 Memory 12 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a17518781e2e826571b5da0b4daf36b6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG13_H&#160;&#160;&#160;(0x0020u)  /* ADC12 Memory 13 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac977fdf9cbe3b0894a7bf16cc7932144"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG14_H&#160;&#160;&#160;(0x0040u)  /* ADC12 Memory 14 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0f3d2c8fe522fcc5f366b11141803fb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IFG15_H&#160;&#160;&#160;(0x0080u)  /* ADC12 Memory 15 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd56a9c0743db8f7fcef3d8900c64003"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IV_NONE&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa82792b63af5fcb465f781ce122f9b95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IV_ADC12OVIFG&#160;&#160;&#160;(0x0002u)    /* ADC12OVIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa83d076d29990fff8d7e9289e5738d3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IV_ADC12TOVIFG&#160;&#160;&#160;(0x0004u)    /* ADC12TOVIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6c0ba566affed82da45d8040a792e06f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IV_ADC12IFG0&#160;&#160;&#160;(0x0006u)    /* ADC12IFG0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d224b6176d6cc90ac195aa48bd60465"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IV_ADC12IFG1&#160;&#160;&#160;(0x0008u)    /* ADC12IFG1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a96244b78ec8c3fb9b491eb7e481c9584"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IV_ADC12IFG2&#160;&#160;&#160;(0x000Au)    /* ADC12IFG2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a33a9ff84f80d590bae6f4a102da26b26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IV_ADC12IFG3&#160;&#160;&#160;(0x000Cu)    /* ADC12IFG3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af075c38ed3420cc432ea11e8a8d09d04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IV_ADC12IFG4&#160;&#160;&#160;(0x000Eu)    /* ADC12IFG4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae6ee77b34844b6eb33c30be0ae78177e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IV_ADC12IFG5&#160;&#160;&#160;(0x0010u)    /* ADC12IFG5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acdabdf4cf5f042830aa39d7a35a36e6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IV_ADC12IFG6&#160;&#160;&#160;(0x0012u)    /* ADC12IFG6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8cbce04a7a0e22a10e5e2066883bd3c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IV_ADC12IFG7&#160;&#160;&#160;(0x0014u)    /* ADC12IFG7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29147dd57cd51a8ac6f9ccf4128f7952"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IV_ADC12IFG8&#160;&#160;&#160;(0x0016u)    /* ADC12IFG8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a969a46f8ffcc8b778381a235b31f411d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IV_ADC12IFG9&#160;&#160;&#160;(0x0018u)    /* ADC12IFG9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afd4ef9a501150aab082f67911ef53cb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IV_ADC12IFG10&#160;&#160;&#160;(0x001Au)    /* ADC12IFG10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29c93760625f2bfdfe467de99d908b1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IV_ADC12IFG11&#160;&#160;&#160;(0x001Cu)    /* ADC12IFG11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a12e6f766823bd61e51ea14d42ef3efb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IV_ADC12IFG12&#160;&#160;&#160;(0x001Eu)    /* ADC12IFG12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b79963cd2b43e021a38196bddb4a4c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IV_ADC12IFG13&#160;&#160;&#160;(0x0020u)    /* ADC12IFG13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0c880085ac08046fa1eb4c94466b840a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IV_ADC12IFG14&#160;&#160;&#160;(0x0022u)    /* ADC12IFG14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add45a678eefc2306bab063d21db11c0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC12IV_ADC12IFG15&#160;&#160;&#160;(0x0024u)    /* ADC12IFG15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9132bee4398ea0e7ac705f39ae027ce0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_AESACTL0&#160;&#160;&#160;(0x0000u)  /* AES accelerator control register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abb5f92dac18963e2aeaecbf83b5de4dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_AESACTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9132bee4398ea0e7ac705f39ae027ce0">OFS_AESACTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a710e7eedf28b4ea89926cd91c954add8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_AESACTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9132bee4398ea0e7ac705f39ae027ce0">OFS_AESACTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6d8cfed2c8b15955edd8d471db30755e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_AESASTAT&#160;&#160;&#160;(0x0004u)  /* AES accelerator status register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e2cbb0f748beceafb1d31717785da8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_AESASTAT_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6d8cfed2c8b15955edd8d471db30755e">OFS_AESASTAT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34ee9572a9a18d4c605002101df57ea4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_AESASTAT_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6d8cfed2c8b15955edd8d471db30755e">OFS_AESASTAT</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29e1cfeeff262f51911e7144c0c5fa7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_AESAKEY&#160;&#160;&#160;(0x0006u)  /* AES accelerator key register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a411dae0a8b88807a4c81aab84667456b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_AESAKEY_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29e1cfeeff262f51911e7144c0c5fa7a">OFS_AESAKEY</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a96b2e31e322b6463005e35ea35d09575"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_AESAKEY_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a29e1cfeeff262f51911e7144c0c5fa7a">OFS_AESAKEY</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a32c947de595a46bc2df625a0cdff4776"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_AESADIN&#160;&#160;&#160;(0x0008u)  /* AES accelerator data in register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a08585de5b27497f22f63c0e5f2379c67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_AESADIN_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a32c947de595a46bc2df625a0cdff4776">OFS_AESADIN</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9bb4a4ad8bfd4792d3d7bfa9cd52a640"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_AESADIN_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a32c947de595a46bc2df625a0cdff4776">OFS_AESADIN</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1dfc3969bb0cb5bfc475e5edf85522b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_AESADOUT&#160;&#160;&#160;(0x000Au)  /* AES accelerator data out register  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae0187f61ba26b0d628b525de4a15645a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_AESADOUT_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1dfc3969bb0cb5bfc475e5edf85522b3">OFS_AESADOUT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adc07b2d6b9e38cb073236b2a344dbf7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_AESADOUT_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1dfc3969bb0cb5bfc475e5edf85522b3">OFS_AESADOUT</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a751a54037021b5e2ccd8822b6c6fe545"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESOP0&#160;&#160;&#160;(0x0001u)  /* AES Operation Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac4b2aba21c5346e77185c0a9f664740b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESOP1&#160;&#160;&#160;(0x0002u)  /* AES Operation Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afaadf443cc8dd9f77e9a294f749fa7d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESSWRST&#160;&#160;&#160;(0x0080u)  /* AES Software Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3cb77396e15906a27bd9eabb5f00a3b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESRDYIFG&#160;&#160;&#160;(0x0100u)  /* AES ready interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abb82921787b41f8ee24fe6a091865b05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESERRFG&#160;&#160;&#160;(0x0800u)  /* AES Error Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a46fc91e6321ba00e52f432f203f8a41d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESRDYIE&#160;&#160;&#160;(0x1000u)  /* AES ready interrupt enable*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afa7656b60a39a8c61465e40293658c3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESOP0_L&#160;&#160;&#160;(0x0001u)  /* AES Operation Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a358fea9be0ffff2f1a255958af8d5fa8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESOP1_L&#160;&#160;&#160;(0x0002u)  /* AES Operation Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2ab70549e05f7a30f99b8a2d15ad6be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESSWRST_L&#160;&#160;&#160;(0x0080u)  /* AES Software Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a637c83bb40a7a5885543c18846f16589"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESRDYIFG_H&#160;&#160;&#160;(0x0001u)  /* AES ready interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab2bcb64b9efc5e3749d67fc5e1a9c0fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESERRFG_H&#160;&#160;&#160;(0x0008u)  /* AES Error Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac824a7ccbce98ef560de3f3127cd41e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESRDYIE_H&#160;&#160;&#160;(0x0010u)  /* AES ready interrupt enable*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0a1465b3ab4b613104363c4fa147a299"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESOP_0&#160;&#160;&#160;(0x0000u)  /* AES Operation: Encrypt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae693f82840a39ee67eb65883ac445bd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESOP_1&#160;&#160;&#160;(0x0001u)  /* AES Operation: Decrypt (same Key) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa46b0a6744b6a2453e15772a306fc7dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESOP_2&#160;&#160;&#160;(0x0002u)  /* AES Operation: Decrypt (frist round Key) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a2dbd8a937f3324787e77441c8285cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESOP_3&#160;&#160;&#160;(0x0003u)  /* AES Operation: Generate first round Key */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9e18b8c31ae6b0613e16aafb16b8e030"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESBUSY&#160;&#160;&#160;(0x0001u)  /* AES Busy */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a78339520adeeda8a0bb26fe1cc4c2dc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESKEYWR&#160;&#160;&#160;(0x0002u)  /* AES All 16 bytes written to AESAKEY */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5aa909eb4c77f33cf7517ff8ac122755"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESDINWR&#160;&#160;&#160;(0x0004u)  /* AES All 16 bytes written to AESADIN */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a56064a1654b3d5349bd0ba8141d86456"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESDOUTRD&#160;&#160;&#160;(0x0008u)  /* AES All 16 bytes read from AESADOUT */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aea4c802a8f572609b5e36e8d955d35fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESKEYCNT0&#160;&#160;&#160;(0x0010u)  /* AES Bytes written via AESAKEY Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aef97119dc1fad3272e6d31cd577b6867"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESKEYCNT1&#160;&#160;&#160;(0x0020u)  /* AES Bytes written via AESAKEY Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad9f76a697c2e7ebc73275dcda4ad6071"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESKEYCNT2&#160;&#160;&#160;(0x0040u)  /* AES Bytes written via AESAKEY Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adf528cd70c878e8754fadbad73db27e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESKEYCNT3&#160;&#160;&#160;(0x0080u)  /* AES Bytes written via AESAKEY Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add5370b728b16f1a23413bf180bd3c89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESDINCNT0&#160;&#160;&#160;(0x0100u)  /* AES Bytes written via AESADIN Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a44f2216072ea0f761fc483f512e24c6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESDINCNT1&#160;&#160;&#160;(0x0200u)  /* AES Bytes written via AESADIN Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af07bde930808450d4d9a07db5c15b308"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESDINCNT2&#160;&#160;&#160;(0x0400u)  /* AES Bytes written via AESADIN Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a83b29f9b80c00fcbec4d33613ffa1978"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESDINCNT3&#160;&#160;&#160;(0x0800u)  /* AES Bytes written via AESADIN Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace7be1506aaf1e1b6196ffec59f5069f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESDOUTCNT0&#160;&#160;&#160;(0x1000u)  /* AES Bytes read via AESADOUT Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adc36dd6eb46281467d3754dabdd809c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESDOUTCNT1&#160;&#160;&#160;(0x2000u)  /* AES Bytes read via AESADOUT Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a173fab025915f551939ee8070e8d1b13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESDOUTCNT2&#160;&#160;&#160;(0x4000u)  /* AES Bytes read via AESADOUT Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa477c1a95374c87336608f4300e02ed8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESDOUTCNT3&#160;&#160;&#160;(0x8000u)  /* AES Bytes read via AESADOUT Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aea24ba0a51333bfbf56ecf94e862938f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESBUSY_L&#160;&#160;&#160;(0x0001u)  /* AES Busy */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ed6adb7f808909fb1d262fa424a97fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESKEYWR_L&#160;&#160;&#160;(0x0002u)  /* AES All 16 bytes written to AESAKEY */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5c93859bd175292394aecb17b4a0214"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESDINWR_L&#160;&#160;&#160;(0x0004u)  /* AES All 16 bytes written to AESADIN */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a463cc0c0d210e3b8707159b7aa65c193"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESDOUTRD_L&#160;&#160;&#160;(0x0008u)  /* AES All 16 bytes read from AESADOUT */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a959ba2123dff4e36b2816634be018600"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESKEYCNT0_L&#160;&#160;&#160;(0x0010u)  /* AES Bytes written via AESAKEY Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada1a9b8d30478c1f20920f237b7bbf47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESKEYCNT1_L&#160;&#160;&#160;(0x0020u)  /* AES Bytes written via AESAKEY Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad47c9b2392c97cc2e6a46a7061b28fcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESKEYCNT2_L&#160;&#160;&#160;(0x0040u)  /* AES Bytes written via AESAKEY Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3c14c7fe77a665b2d2647d4781b67de8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESKEYCNT3_L&#160;&#160;&#160;(0x0080u)  /* AES Bytes written via AESAKEY Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7eb8c3f9062e3601e4489176eae46b80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESDINCNT0_H&#160;&#160;&#160;(0x0001u)  /* AES Bytes written via AESADIN Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49c4c2aca1da6d1fd7e4387c38c62779"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESDINCNT1_H&#160;&#160;&#160;(0x0002u)  /* AES Bytes written via AESADIN Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49af04eec6fd9cc03aa51395d6c4977c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESDINCNT2_H&#160;&#160;&#160;(0x0004u)  /* AES Bytes written via AESADIN Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a333bcdc119d18babab8ec7257708814b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESDINCNT3_H&#160;&#160;&#160;(0x0008u)  /* AES Bytes written via AESADIN Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3887d8937016182a3df45f61baf85452"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESDOUTCNT0_H&#160;&#160;&#160;(0x0010u)  /* AES Bytes read via AESADOUT Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab0eedd9132e5f1bfeb133d6eb3504f4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESDOUTCNT1_H&#160;&#160;&#160;(0x0020u)  /* AES Bytes read via AESADOUT Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5f45bf365061387cc5d99eca91aabaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESDOUTCNT2_H&#160;&#160;&#160;(0x0040u)  /* AES Bytes read via AESADOUT Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a38f82671dbc86297a7910f302fdf065a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AESDOUTCNT3_H&#160;&#160;&#160;(0x0080u)  /* AES Bytes read via AESADOUT Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4340894cc92e24e79d9c9ad6b442cc65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_BAKCTL&#160;&#160;&#160;(0x0000u)  /* Battery Backup Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a65dd64ee533f94e5b744dbc19a930822"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_BAKCTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4340894cc92e24e79d9c9ad6b442cc65">OFS_BAKCTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5dc686e6b16b5ed709e27f2dcd8660a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_BAKCTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4340894cc92e24e79d9c9ad6b442cc65">OFS_BAKCTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3814fe9255816ba2172aa1d651db2f4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_BAKCHCTL&#160;&#160;&#160;(0x0002u)  /* Battery Charger Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af4abeac41632eea6e990ab9be27a2297"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_BAKCHCTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3814fe9255816ba2172aa1d651db2f4f">OFS_BAKCHCTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5da92d771121ef0b534a1b5a3b9912ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_BAKCHCTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3814fe9255816ba2172aa1d651db2f4f">OFS_BAKCHCTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e71080470ccc469b99aa32e4b22bd07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LOCKBAK&#160;&#160;&#160;(0x0001u)    /* Lock backup sub-system */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aecaa59643cbe83431145067898357cea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BAKSW&#160;&#160;&#160;(0x0002u)    /* Manual switch to battery backup supply */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae42df26ca8cbd7292e05eee54141874e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BAKADC&#160;&#160;&#160;(0x0004u)    /* Battery backup supply to ADC. */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a28e52e341cc9ea7c6f824f26a33dbf67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BAKDIS&#160;&#160;&#160;(0x0008u)    /* Disable backup supply switching. */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a165ba58ed783c49c55d03c12a0cd1693"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LOCKBAK_L&#160;&#160;&#160;(0x0001u)    /* Lock backup sub-system */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a82729194b75bb7899e2169a2967363ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BAKSW_L&#160;&#160;&#160;(0x0002u)    /* Manual switch to battery backup supply */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae253985a4dd2e69e4f653ba564973fd6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BAKADC_L&#160;&#160;&#160;(0x0004u)    /* Battery backup supply to ADC. */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d025b59b0b74ba2ba582a917e1d16e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BAKDIS_L&#160;&#160;&#160;(0x0008u)    /* Disable backup supply switching. */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a90416f758a3f009c6216994efd52787f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHEN&#160;&#160;&#160;(0x0001u)    /* Charger enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1f99d7e7f2cfb3bf643a3df99ae2d714"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHC0&#160;&#160;&#160;(0x0002u)    /* Charger charge current Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4df026e8612ba344feb6a59d07c592ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHC1&#160;&#160;&#160;(0x0004u)    /* Charger charge current Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aff15b733729aed8b90002ebd754d9028"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHV0&#160;&#160;&#160;(0x0010u)    /* Charger end voltage Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a25b68359ce24168f3175477585ce0d37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHV1&#160;&#160;&#160;(0x0020u)    /* Charger end voltage Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a67c4ca2cd2c464b8f84fa2b0df71b48a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHEN_L&#160;&#160;&#160;(0x0001u)    /* Charger enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5039b8f7bb1e3cce715ce77e7dd38fc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHC0_L&#160;&#160;&#160;(0x0002u)    /* Charger charge current Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9f1da4bc880a3053958a4274c01db9ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHC1_L&#160;&#160;&#160;(0x0004u)    /* Charger charge current Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f4ba40e5526660f2a47d3d80e276257"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHV0_L&#160;&#160;&#160;(0x0010u)    /* Charger end voltage Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad940c012abf35fef9359ef997df836c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHV1_L&#160;&#160;&#160;(0x0020u)    /* Charger end voltage Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a31bc31b3718c5ea611eb8ca23de9ccc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHPWD&#160;&#160;&#160;(0x6900u)     /* Charger write password. */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa65d81ee94e6630c2f6c56a329e0be4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CBCTL0&#160;&#160;&#160;(0x0000u)  /* Comparator B Control Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4665d35a38cf1a51abbb1666600bf70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CBCTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa65d81ee94e6630c2f6c56a329e0be4">OFS_CBCTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2330bbc01b0c319cd9faf77dc55698d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CBCTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa65d81ee94e6630c2f6c56a329e0be4">OFS_CBCTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a00f0dbf01c0d07ebd0ff4bf6e656772d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CBCTL1&#160;&#160;&#160;(0x0002u)  /* Comparator B Control Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6529497707cdc1e0200e093a7c176c6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CBCTL1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a00f0dbf01c0d07ebd0ff4bf6e656772d">OFS_CBCTL1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6e0373389d92f0564eb9ac66b36b676"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CBCTL1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a00f0dbf01c0d07ebd0ff4bf6e656772d">OFS_CBCTL1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54965939795d4c4f96709e9e4d0271de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CBCTL2&#160;&#160;&#160;(0x0004u)  /* Comparator B Control Register 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9573bbea6ad5a4b141d4a9fb4d2a8171"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CBCTL2_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54965939795d4c4f96709e9e4d0271de">OFS_CBCTL2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8a461af08f997c0212ffdcbf6def1621"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CBCTL2_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54965939795d4c4f96709e9e4d0271de">OFS_CBCTL2</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab52630ed59637c844def42e1104f9e96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CBCTL3&#160;&#160;&#160;(0x0006u)  /* Comparator B Control Register 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0b15f369a1bdbc0e300414a2b26cf0e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CBCTL3_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab52630ed59637c844def42e1104f9e96">OFS_CBCTL3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5eab96490e0084ef252472e89a739987"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CBCTL3_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab52630ed59637c844def42e1104f9e96">OFS_CBCTL3</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acde542646d06b42d28074852b404e31d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CBINT&#160;&#160;&#160;(0x000Cu)  /* Comparator B Interrupt Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a06987ffcba9df34976e5c8fbc5b0301b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CBINT_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acde542646d06b42d28074852b404e31d">OFS_CBINT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a99c38ea10bc679caa2c1d495b1d4ca4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CBINT_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acde542646d06b42d28074852b404e31d">OFS_CBINT</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1cb716d38292be3957ef2846140d00d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CBIV&#160;&#160;&#160;(0x000Eu)  /* Comparator B Interrupt Vector Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa4916eea8319267c1419cc300aaa6b22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPSEL0&#160;&#160;&#160;(0x0001u)  /* Comp. B Pos. Channel Input Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ade34e3f0875ac5556eb6c04148a41c1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPSEL1&#160;&#160;&#160;(0x0002u)  /* Comp. B Pos. Channel Input Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9fa7d26ea66904862e65a70e1a925949"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPSEL2&#160;&#160;&#160;(0x0004u)  /* Comp. B Pos. Channel Input Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6191681a718b2f5ba6da2f2d33890e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPSEL3&#160;&#160;&#160;(0x0008u)  /* Comp. B Pos. Channel Input Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a631e2ad29a4fd8fff88bb9bb2318ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPEN&#160;&#160;&#160;(0x0080u)  /* Comp. B Pos. Channel Input Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aac9d5674e444f536c9d4331cc0e33027"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMSEL0&#160;&#160;&#160;(0x0100u)  /* Comp. B Neg. Channel Input Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f41a1577bd17205e73857ae82e04975"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMSEL1&#160;&#160;&#160;(0x0200u)  /* Comp. B Neg. Channel Input Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acbb37a25efd64b298f2956fbc5321413"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMSEL2&#160;&#160;&#160;(0x0400u)  /* Comp. B Neg. Channel Input Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc2ea5873bd5374a0b65b48e3ae26511"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMSEL3&#160;&#160;&#160;(0x0800u)  /* Comp. B Neg. Channel Input Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0b7d3d1a4061399afadb775e78f1ea07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMEN&#160;&#160;&#160;(0x8000u)  /* Comp. B Neg. Channel Input Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a24ac350daaf2279a96a2e57ca2ba5aa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPSEL0_L&#160;&#160;&#160;(0x0001u)  /* Comp. B Pos. Channel Input Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6d8f985dedd92f38e83dcd5edeca6677"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPSEL1_L&#160;&#160;&#160;(0x0002u)  /* Comp. B Pos. Channel Input Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc750f6514b0d3a6cc0082301666ca28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPSEL2_L&#160;&#160;&#160;(0x0004u)  /* Comp. B Pos. Channel Input Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2aeb16bbdbd9b13d7cb52b8e0d756e73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPSEL3_L&#160;&#160;&#160;(0x0008u)  /* Comp. B Pos. Channel Input Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad39fb445e005c02e6e0577edf6d8c8a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPEN_L&#160;&#160;&#160;(0x0080u)  /* Comp. B Pos. Channel Input Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aff71d51bbdf56ec5974d5c171c3b3b78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMSEL0_H&#160;&#160;&#160;(0x0001u)  /* Comp. B Neg. Channel Input Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a53d154ea890aabc4f41a99641b524316"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMSEL1_H&#160;&#160;&#160;(0x0002u)  /* Comp. B Neg. Channel Input Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6656b340a18ca575618b8dd7752ce7ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMSEL2_H&#160;&#160;&#160;(0x0004u)  /* Comp. B Neg. Channel Input Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1791fff4e30518e205b5c6e7a6fc05a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMSEL3_H&#160;&#160;&#160;(0x0008u)  /* Comp. B Neg. Channel Input Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a374061c0ccb67de34430f2f0b05baa13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMEN_H&#160;&#160;&#160;(0x0080u)  /* Comp. B Neg. Channel Input Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae15d9d5e7a92a87628834232f0b05223"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPSEL_0&#160;&#160;&#160;(0x0000u)  /* Comp. B V+ terminal Input Select: Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a247511313c43cf32bcef4841312a6db3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPSEL_1&#160;&#160;&#160;(0x0001u)  /* Comp. B V+ terminal Input Select: Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d857141fa3a1287f80c6055024e20ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPSEL_2&#160;&#160;&#160;(0x0002u)  /* Comp. B V+ terminal Input Select: Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8fc36c5a21a816890bc26b7da1b965ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPSEL_3&#160;&#160;&#160;(0x0003u)  /* Comp. B V+ terminal Input Select: Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d1c74eb1afe5ee328acaf38eabfa480"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPSEL_4&#160;&#160;&#160;(0x0004u)  /* Comp. B V+ terminal Input Select: Channel 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a9f5caa15c9cbc7d3d664f75ffa4193"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPSEL_5&#160;&#160;&#160;(0x0005u)  /* Comp. B V+ terminal Input Select: Channel 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa99ed1b0e140ee289247ea5eb737665d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPSEL_6&#160;&#160;&#160;(0x0006u)  /* Comp. B V+ terminal Input Select: Channel 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ca1a7ac8b2f29014b8fc8324327a7be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPSEL_7&#160;&#160;&#160;(0x0007u)  /* Comp. B V+ terminal Input Select: Channel 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aefb2242f821f02484bc0c673fc0b34e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPSEL_8&#160;&#160;&#160;(0x0008u)  /* Comp. B V+ terminal Input Select: Channel 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a10a5e8809ceef9455cd7023ed456220b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPSEL_9&#160;&#160;&#160;(0x0009u)  /* Comp. B V+ terminal Input Select: Channel 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a5a3ac70ae09841bdc0102122b04269"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPSEL_10&#160;&#160;&#160;(0x000Au)  /* Comp. B V+ terminal Input Select: Channel 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaffed96100f46cfaa2d00254c1fa8393"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPSEL_11&#160;&#160;&#160;(0x000Bu)  /* Comp. B V+ terminal Input Select: Channel 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0ca0240757655aa1e7f74d1a31e5e612"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPSEL_12&#160;&#160;&#160;(0x000Cu)  /* Comp. B V+ terminal Input Select: Channel 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0f8a41fd4fc9a0af46442cc6294048f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPSEL_13&#160;&#160;&#160;(0x000Du)  /* Comp. B V+ terminal Input Select: Channel 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a445b22ff3fb793c4fa6464a6b3f238fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPSEL_14&#160;&#160;&#160;(0x000Eu)  /* Comp. B V+ terminal Input Select: Channel 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d226ebb919d5614a83af4a6b160d0b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIPSEL_15&#160;&#160;&#160;(0x000Fu)  /* Comp. B V+ terminal Input Select: Channel 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2e7fdca3c230401851798a2afe3d012"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMSEL_0&#160;&#160;&#160;(0x0000u)  /* Comp. B V- Terminal Input Select: Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace48199274c703239a625da231f1345f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMSEL_1&#160;&#160;&#160;(0x0100u)  /* Comp. B V- Terminal Input Select: Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a03ccbeb729a8f51ee3d83ba05a6f31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMSEL_2&#160;&#160;&#160;(0x0200u)  /* Comp. B V- Terminal Input Select: Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a273d6b221db95f8e4330a99f6021e40f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMSEL_3&#160;&#160;&#160;(0x0300u)  /* Comp. B V- Terminal Input Select: Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa47f6df340bf67c64e7cb7b81c4bcccb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMSEL_4&#160;&#160;&#160;(0x0400u)  /* Comp. B V- Terminal Input Select: Channel 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a584b9787e3c3f5812fe3f952f08a94db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMSEL_5&#160;&#160;&#160;(0x0500u)  /* Comp. B V- Terminal Input Select: Channel 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac5dfd089687e456ea3a4712c00863991"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMSEL_6&#160;&#160;&#160;(0x0600u)  /* Comp. B V- Terminal Input Select: Channel 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="accd7bd8362bfa2dd511f2a77f37b52ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMSEL_7&#160;&#160;&#160;(0x0700u)  /* Comp. B V- Terminal Input Select: Channel 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0db1ae9d1bcbe578a855a44e0062123d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMSEL_8&#160;&#160;&#160;(0x0800u)  /* Comp. B V- terminal Input Select: Channel 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab354aa8f909c97542d02c61e7914e9c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMSEL_9&#160;&#160;&#160;(0x0900u)  /* Comp. B V- terminal Input Select: Channel 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e00e05f71fff71e3432f8e4f3665b13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMSEL_10&#160;&#160;&#160;(0x0A00u)  /* Comp. B V- terminal Input Select: Channel 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aefe5df8d5ea53907d5164bfef40b04a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMSEL_11&#160;&#160;&#160;(0x0B00u)  /* Comp. B V- terminal Input Select: Channel 11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3111fb71d6a10785902584f7980b3827"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMSEL_12&#160;&#160;&#160;(0x0C00u)  /* Comp. B V- terminal Input Select: Channel 12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adbb485b2e35bbfa565c2231fdc8d47f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMSEL_13&#160;&#160;&#160;(0x0D00u)  /* Comp. B V- terminal Input Select: Channel 13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8373696ab66406ecaf35bfc6ad594da5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMSEL_14&#160;&#160;&#160;(0x0E00u)  /* Comp. B V- terminal Input Select: Channel 14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acfb6a4114c5d0a23399da403ebbc468b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIMSEL_15&#160;&#160;&#160;(0x0F00u)  /* Comp. B V- terminal Input Select: Channel 15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3fcaac38a710812bd471ee2ddd1596f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBOUT&#160;&#160;&#160;(0x0001u)  /* Comp. B Output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3deb10d6efc3367d4070660643c50c71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBOUTPOL&#160;&#160;&#160;(0x0002u)  /* Comp. B Output Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a10796efff6839635e5d9e49a625d16e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBF&#160;&#160;&#160;(0x0004u)  /* Comp. B Enable Output Filter */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4e800ec2245d093609738abc777a2d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIES&#160;&#160;&#160;(0x0008u)  /* Comp. B Interrupt Edge Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabe233e69a9527504f081b2e95820085"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBSHORT&#160;&#160;&#160;(0x0010u)  /* Comp. B Input Short */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a77c44acb8a76de44b4df8155349d3393"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBEX&#160;&#160;&#160;(0x0020u)  /* Comp. B Exchange Inputs */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9853b33dbe603de01cd1b7c0bf2dcc1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBFDLY0&#160;&#160;&#160;(0x0040u)  /* Comp. B Filter delay Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae86e232a7b680203a50d457e43460e14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBFDLY1&#160;&#160;&#160;(0x0080u)  /* Comp. B Filter delay Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0aa2e8fae551892d2bbb65fdf03d7cc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPWRMD0&#160;&#160;&#160;(0x0100u)  /* Comp. B Power Mode Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a707dce950b3babc3ecbe87836e94f94c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPWRMD1&#160;&#160;&#160;(0x0200u)  /* Comp. B Power Mode Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af8d135e9b92fde109e3fbd5dce249883"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBON&#160;&#160;&#160;(0x0400u)  /* Comp. B enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0b0aae2930bd7606a90753a8c999e1df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBMRVL&#160;&#160;&#160;(0x0800u)  /* Comp. B CBMRV Level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad287cb9f30b4e49ac5d84598502f39f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBMRVS&#160;&#160;&#160;(0x1000u)  /* Comp. B Output selects between VREF0 or VREF1*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a22e81c9e4dc20e94de972e7c884457e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBOUT_L&#160;&#160;&#160;(0x0001u)  /* Comp. B Output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adde8470c9f87cf80cffd2cd5f3c64611"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBOUTPOL_L&#160;&#160;&#160;(0x0002u)  /* Comp. B Output Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3f1d688aa37e19a44d2fca6e03905c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBF_L&#160;&#160;&#160;(0x0004u)  /* Comp. B Enable Output Filter */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9f3e5f10a23e24a0ea3815916c106d32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIES_L&#160;&#160;&#160;(0x0008u)  /* Comp. B Interrupt Edge Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2d81eb5f52bbbe876d5c5e3013fc7e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBSHORT_L&#160;&#160;&#160;(0x0010u)  /* Comp. B Input Short */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="accbaf7bedbb1334131d933e35d15ab90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBEX_L&#160;&#160;&#160;(0x0020u)  /* Comp. B Exchange Inputs */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab1d4ded49dc3471a2766f101c593bec8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBFDLY0_L&#160;&#160;&#160;(0x0040u)  /* Comp. B Filter delay Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6846cfb0438d587707be03a9ff92e35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBFDLY1_L&#160;&#160;&#160;(0x0080u)  /* Comp. B Filter delay Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0fefaef197eb48e38d0629ecd044f2e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPWRMD0_H&#160;&#160;&#160;(0x0001u)  /* Comp. B Power Mode Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a293f328fd4a4e32c88490f5975ad126a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPWRMD1_H&#160;&#160;&#160;(0x0002u)  /* Comp. B Power Mode Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af16c3a982770eccb55759fed486acc44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBON_H&#160;&#160;&#160;(0x0004u)  /* Comp. B enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29e33d4c7d995ac61a9c590eb99cf69f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBMRVL_H&#160;&#160;&#160;(0x0008u)  /* Comp. B CBMRV Level */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0b04cbd2b620cdbeb3b3bb335c9dbc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBMRVS_H&#160;&#160;&#160;(0x0010u)  /* Comp. B Output selects between VREF0 or VREF1*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f75fabb1fa3d353c84445436e5d47cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBFDLY_0&#160;&#160;&#160;(0x0000u)  /* Comp. B Filter delay 0 : 450ns */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abf9d91d314b898cd567608361b62dbf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBFDLY_1&#160;&#160;&#160;(0x0040u)  /* Comp. B Filter delay 1 : 900ns */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab77711a0793669ac90dd219d11735b7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBFDLY_2&#160;&#160;&#160;(0x0080u)  /* Comp. B Filter delay 2 : 1800ns */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4bcd1c28c47365ddeba4b721dd1386f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBFDLY_3&#160;&#160;&#160;(0x00C0u)  /* Comp. B Filter delay 3 : 3600ns */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a56087b63f9c00a8590e67bb5d1e9dcfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPWRMD_0&#160;&#160;&#160;(0x0000u)  /* Comp. B Power Mode 0 : High speed */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a880edab8bf725031d995a11e2cc90c2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPWRMD_1&#160;&#160;&#160;(0x0100u)  /* Comp. B Power Mode 1 : Normal */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0393c2d8efa50536fb68838f5f65943c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPWRMD_2&#160;&#160;&#160;(0x0200u)  /* Comp. B Power Mode 2 : Ultra-Low*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6fa22139027caa897f31fff2a8e85d08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPWRMD_3&#160;&#160;&#160;(0x0300u)  /* Comp. B Power Mode 3 : Reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7d648b501a88948bed8fb0ba8a24771f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF00&#160;&#160;&#160;(0x0001u)  /* Comp. B Reference 0 Resistor Select Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a36adfbbc4607aaef12f43cdfbd12f14a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF01&#160;&#160;&#160;(0x0002u)  /* Comp. B Reference 0 Resistor Select Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6efb6c19f0ecb561ee6c2e1e9f51583"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF02&#160;&#160;&#160;(0x0004u)  /* Comp. B Reference 0 Resistor Select Bit : 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a594e3b0e76093f0c99627361049c36b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF03&#160;&#160;&#160;(0x0008u)  /* Comp. B Reference 0 Resistor Select Bit : 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8b4308702ab904c9b8f77a7a1cd19ff0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF04&#160;&#160;&#160;(0x0010u)  /* Comp. B Reference 0 Resistor Select Bit : 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a06bbdc6bcf43f83cc18465d2be7289ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBRSEL&#160;&#160;&#160;(0x0020u)  /* Comp. B Reference select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9be3babd2adaa4a1e9e066fe686bb499"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBRS0&#160;&#160;&#160;(0x0040u)  /* Comp. B Reference Source Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3655e1a70865a9a3e2d2a440867ef068"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBRS1&#160;&#160;&#160;(0x0080u)  /* Comp. B Reference Source Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="affd8d835f0ee1615522e93941bf6c11d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF10&#160;&#160;&#160;(0x0100u)  /* Comp. B Reference 1 Resistor Select Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4688872052dd5cb93878add69a4f067c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF11&#160;&#160;&#160;(0x0200u)  /* Comp. B Reference 1 Resistor Select Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a42000bf7fd896c79b31f61dfb8c278c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF12&#160;&#160;&#160;(0x0400u)  /* Comp. B Reference 1 Resistor Select Bit : 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a66f1d0dc86a02a70970b0bb75656065e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF13&#160;&#160;&#160;(0x0800u)  /* Comp. B Reference 1 Resistor Select Bit : 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c4543b13bdf57734f61b0aab7054ad7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF14&#160;&#160;&#160;(0x1000u)  /* Comp. B Reference 1 Resistor Select Bit : 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a65501b4c1fb40d0004b3595251b14d14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREFL0&#160;&#160;&#160;(0x2000u)  /* Comp. B Reference voltage level Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4bc31c66bea4cb14c3a837805eecda49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREFL1&#160;&#160;&#160;(0x4000u)  /* Comp. B Reference voltage level Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4dcd94bf857f453aa1e0dcaed5a42c8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREFACC&#160;&#160;&#160;(0x8000u)  /* Comp. B Reference Accuracy */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aafbfe63bb96435229fb377bbe5465343"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF00_L&#160;&#160;&#160;(0x0001u)  /* Comp. B Reference 0 Resistor Select Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae24c6362a3484525a9d2f9c3373e4e8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF01_L&#160;&#160;&#160;(0x0002u)  /* Comp. B Reference 0 Resistor Select Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae2d330c3604cf0f846d0d2694107d75b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF02_L&#160;&#160;&#160;(0x0004u)  /* Comp. B Reference 0 Resistor Select Bit : 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a72de1dc9feb5447b9208099ab5155dbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF03_L&#160;&#160;&#160;(0x0008u)  /* Comp. B Reference 0 Resistor Select Bit : 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a53ae61744027a1ffea5dbb01ffcdfc79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF04_L&#160;&#160;&#160;(0x0010u)  /* Comp. B Reference 0 Resistor Select Bit : 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adac384766ce6dfd0316019036f2967e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBRSEL_L&#160;&#160;&#160;(0x0020u)  /* Comp. B Reference select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abf381c85455900558b74891324dfbc51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBRS0_L&#160;&#160;&#160;(0x0040u)  /* Comp. B Reference Source Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3476bd0e64848594b617a659493ecbb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBRS1_L&#160;&#160;&#160;(0x0080u)  /* Comp. B Reference Source Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ff869d63b2a5395c88ed3832db33434"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF10_H&#160;&#160;&#160;(0x0001u)  /* Comp. B Reference 1 Resistor Select Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac4b9fc8f62fc74a336606d71674d6de8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF11_H&#160;&#160;&#160;(0x0002u)  /* Comp. B Reference 1 Resistor Select Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3737fd0ad648ee252d2b2bd8ec816925"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF12_H&#160;&#160;&#160;(0x0004u)  /* Comp. B Reference 1 Resistor Select Bit : 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0f2c28fb0ad9d843db96111a9abe17da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF13_H&#160;&#160;&#160;(0x0008u)  /* Comp. B Reference 1 Resistor Select Bit : 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8a8c7e2b1072c5c99540b3175dc33796"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF14_H&#160;&#160;&#160;(0x0010u)  /* Comp. B Reference 1 Resistor Select Bit : 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d74fa63d9c13993425f514eddbbceb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREFL0_H&#160;&#160;&#160;(0x0020u)  /* Comp. B Reference voltage level Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab1ae444c7631ed9554afbec3a006851e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREFL1_H&#160;&#160;&#160;(0x0040u)  /* Comp. B Reference voltage level Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4736a1e09efefca93f4a284e31c3b1e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREFACC_H&#160;&#160;&#160;(0x0080u)  /* Comp. B Reference Accuracy */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad36a983245ac3404757b80cb82ca6ea0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_0&#160;&#160;&#160;(0x0000u)  /* Comp. B Int. Ref.0 Select 0 : 1/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa48bb5357e334e545223bec8a4edae87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_1&#160;&#160;&#160;(0x0001u)  /* Comp. B Int. Ref.0 Select 1 : 2/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2061b6543326fbdf19af627c5eacc3d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_2&#160;&#160;&#160;(0x0002u)  /* Comp. B Int. Ref.0 Select 2 : 3/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9bb04c6368c8fbb58790dad19a277843"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_3&#160;&#160;&#160;(0x0003u)  /* Comp. B Int. Ref.0 Select 3 : 4/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d3c473b1fcb26b69d7dc9d2f81d0ba2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_4&#160;&#160;&#160;(0x0004u)  /* Comp. B Int. Ref.0 Select 4 : 5/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1264255db0633bfc8fd66a0068af54b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_5&#160;&#160;&#160;(0x0005u)  /* Comp. B Int. Ref.0 Select 5 : 6/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f1558c29ebfd12b8b184ea3448d0fb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_6&#160;&#160;&#160;(0x0006u)  /* Comp. B Int. Ref.0 Select 6 : 7/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abf2a064f84bbc584296a093acc16ecae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_7&#160;&#160;&#160;(0x0007u)  /* Comp. B Int. Ref.0 Select 7 : 8/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6bbc48d2ac24cab890d9a5ab43653db3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_8&#160;&#160;&#160;(0x0008u)  /* Comp. B Int. Ref.0 Select 0 : 9/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad223b48f8542d235282dffd5794bab4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_9&#160;&#160;&#160;(0x0009u)  /* Comp. B Int. Ref.0 Select 1 : 10/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7fb30e3bd8a63fa887d121172cdde91c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_10&#160;&#160;&#160;(0x000Au)  /* Comp. B Int. Ref.0 Select 2 : 11/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2b0a339eff43fa92aa3548e25f142e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_11&#160;&#160;&#160;(0x000Bu)  /* Comp. B Int. Ref.0 Select 3 : 12/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3c220f6d139c4584870a458fd6f660b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_12&#160;&#160;&#160;(0x000Cu)  /* Comp. B Int. Ref.0 Select 4 : 13/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a94b53dfa03c0b6a9df94b613596f0ef6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_13&#160;&#160;&#160;(0x000Du)  /* Comp. B Int. Ref.0 Select 5 : 14/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a9eca60897e7e11b63243be94ce6bae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_14&#160;&#160;&#160;(0x000Eu)  /* Comp. B Int. Ref.0 Select 6 : 15/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a27d91a2da467354c1582ca4c7257d101"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_15&#160;&#160;&#160;(0x000Fu)  /* Comp. B Int. Ref.0 Select 7 : 16/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6fd9d40b71dfe7f713aacd1f3c15ff6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_16&#160;&#160;&#160;(0x0010u)  /* Comp. B Int. Ref.0 Select 0 : 17/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad165068c5b3b2dad551da963999fac3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_17&#160;&#160;&#160;(0x0011u)  /* Comp. B Int. Ref.0 Select 1 : 18/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a860bcd23a18e0d667fb3cc72116ff29d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_18&#160;&#160;&#160;(0x0012u)  /* Comp. B Int. Ref.0 Select 2 : 19/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8acea0165db38ece6cb622d9b67c01ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_19&#160;&#160;&#160;(0x0013u)  /* Comp. B Int. Ref.0 Select 3 : 20/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f8ac94ac683de689f7423ba8e7d9570"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_20&#160;&#160;&#160;(0x0014u)  /* Comp. B Int. Ref.0 Select 4 : 21/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae5b2d5201cbd1955708d148e696c93ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_21&#160;&#160;&#160;(0x0015u)  /* Comp. B Int. Ref.0 Select 5 : 22/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9eba83e79ab632e3262b5e8117e56e66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_22&#160;&#160;&#160;(0x0016u)  /* Comp. B Int. Ref.0 Select 6 : 23/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a24c68c7babe41bfc549f9c89ec635eac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_23&#160;&#160;&#160;(0x0017u)  /* Comp. B Int. Ref.0 Select 7 : 24/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2104c7d7adadc3cc315e75675f55bfb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_24&#160;&#160;&#160;(0x0018u)  /* Comp. B Int. Ref.0 Select 0 : 25/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad09d0ea2a3801f9f5bc32d86009a8312"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_25&#160;&#160;&#160;(0x0019u)  /* Comp. B Int. Ref.0 Select 1 : 26/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af36f214ccdd79b436a8b39f35a974cb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_26&#160;&#160;&#160;(0x001Au)  /* Comp. B Int. Ref.0 Select 2 : 27/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1161083203bad9fbfc3a6ea880aac8e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_27&#160;&#160;&#160;(0x001Bu)  /* Comp. B Int. Ref.0 Select 3 : 28/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d147a98e5d964935a0a88a6838d96e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_28&#160;&#160;&#160;(0x001Cu)  /* Comp. B Int. Ref.0 Select 4 : 29/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad65603331f821e65d84bcc6d481d7448"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_29&#160;&#160;&#160;(0x001Du)  /* Comp. B Int. Ref.0 Select 5 : 30/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af23b1b09cc468910f27a97892fe0d2c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_30&#160;&#160;&#160;(0x001Eu)  /* Comp. B Int. Ref.0 Select 6 : 31/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a69e67028c6f8c71d2a6d97e4100f579a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF0_31&#160;&#160;&#160;(0x001Fu)  /* Comp. B Int. Ref.0 Select 7 : 32/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab63294a781d1a14921e77b6e8d368915"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBRS_0&#160;&#160;&#160;(0x0000u)  /* Comp. B Reference Source 0 : Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab990051be426a79e35d7c7cd9a017c8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBRS_1&#160;&#160;&#160;(0x0040u)  /* Comp. B Reference Source 1 : Vcc */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7175b39e92782a76ab281955dc1f3555"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBRS_2&#160;&#160;&#160;(0x0080u)  /* Comp. B Reference Source 2 : Shared Ref. */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2924d62af9c6eb1e1c6d1c0ffee54486"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBRS_3&#160;&#160;&#160;(0x00C0u)  /* Comp. B Reference Source 3 : Shared Ref. / Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa63b0055fbc9df7798e4516ef7bf589f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_0&#160;&#160;&#160;(0x0000u)  /* Comp. B Int. Ref.1 Select 0 : 1/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6dd7eee071b6beb6c800128a3d085267"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_1&#160;&#160;&#160;(0x0100u)  /* Comp. B Int. Ref.1 Select 1 : 2/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a30565400364908d323d47bda89790c5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_2&#160;&#160;&#160;(0x0200u)  /* Comp. B Int. Ref.1 Select 2 : 3/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1e47dfefe7d62cfd0cbb9a1b2884e33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_3&#160;&#160;&#160;(0x0300u)  /* Comp. B Int. Ref.1 Select 3 : 4/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8094ecb2ea21502e7ac35af0aa7eab47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_4&#160;&#160;&#160;(0x0400u)  /* Comp. B Int. Ref.1 Select 4 : 5/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a61fc6a979ec4523ccce7fff74690c874"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_5&#160;&#160;&#160;(0x0500u)  /* Comp. B Int. Ref.1 Select 5 : 6/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af8ab2bea1199e29a3b1ef08586de3c0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_6&#160;&#160;&#160;(0x0600u)  /* Comp. B Int. Ref.1 Select 6 : 7/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adc69b2c61c1d879619a6a566ef9c30a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_7&#160;&#160;&#160;(0x0700u)  /* Comp. B Int. Ref.1 Select 7 : 8/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a2ff3aa92c89416fd53c319aec69a0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_8&#160;&#160;&#160;(0x0800u)  /* Comp. B Int. Ref.1 Select 0 : 9/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abb99801ff6448bf6ac71ca01cdc57863"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_9&#160;&#160;&#160;(0x0900u)  /* Comp. B Int. Ref.1 Select 1 : 10/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a30eaeadf07d3c36fb0ac9719544b619d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_10&#160;&#160;&#160;(0x0A00u)  /* Comp. B Int. Ref.1 Select 2 : 11/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae32e7253da0b5d9f0535b5fa1ec5082e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_11&#160;&#160;&#160;(0x0B00u)  /* Comp. B Int. Ref.1 Select 3 : 12/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae35266e9bae2356532d5c4df0ca347c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_12&#160;&#160;&#160;(0x0C00u)  /* Comp. B Int. Ref.1 Select 4 : 13/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af81aa98938bdd1453875013161df003d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_13&#160;&#160;&#160;(0x0D00u)  /* Comp. B Int. Ref.1 Select 5 : 14/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9a8750b0e724a4dfc50b00864a885f38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_14&#160;&#160;&#160;(0x0E00u)  /* Comp. B Int. Ref.1 Select 6 : 15/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add218273ee2b08ab8327780657336e67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_15&#160;&#160;&#160;(0x0F00u)  /* Comp. B Int. Ref.1 Select 7 : 16/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a724bed6a643091d7e419cef9c53c3eb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_16&#160;&#160;&#160;(0x1000u)  /* Comp. B Int. Ref.1 Select 0 : 17/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3b74ba02c6f5d221d85101033e48025"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_17&#160;&#160;&#160;(0x1100u)  /* Comp. B Int. Ref.1 Select 1 : 18/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a67a3553eeca27b0ba1b7912ad36a54b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_18&#160;&#160;&#160;(0x1200u)  /* Comp. B Int. Ref.1 Select 2 : 19/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abfc9e01ffd7348604c14ce6d287525f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_19&#160;&#160;&#160;(0x1300u)  /* Comp. B Int. Ref.1 Select 3 : 20/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeba63ca23b0ada8558cf01e697c6ce94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_20&#160;&#160;&#160;(0x1400u)  /* Comp. B Int. Ref.1 Select 4 : 21/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad59a18b8737784f2805ca3fb602c7cf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_21&#160;&#160;&#160;(0x1500u)  /* Comp. B Int. Ref.1 Select 5 : 22/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a086d51bf229b95fd40dbfb0765ddb61d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_22&#160;&#160;&#160;(0x1600u)  /* Comp. B Int. Ref.1 Select 6 : 23/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49b4589ab2d89876c830e56fba19f994"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_23&#160;&#160;&#160;(0x1700u)  /* Comp. B Int. Ref.1 Select 7 : 24/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a531c6c69bf25a344d9dd4737bc4b942a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_24&#160;&#160;&#160;(0x1800u)  /* Comp. B Int. Ref.1 Select 0 : 25/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0b2909e27d055ee7532db1ee52642c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_25&#160;&#160;&#160;(0x1900u)  /* Comp. B Int. Ref.1 Select 1 : 26/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6c4df642c63cdf6c368d16cd74c95436"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_26&#160;&#160;&#160;(0x1A00u)  /* Comp. B Int. Ref.1 Select 2 : 27/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae84f2c3bca0fc27bf3dc67d814135aab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_27&#160;&#160;&#160;(0x1B00u)  /* Comp. B Int. Ref.1 Select 3 : 28/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a215ca7a50eeb5b4f934f841ce313a004"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_28&#160;&#160;&#160;(0x1C00u)  /* Comp. B Int. Ref.1 Select 4 : 29/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afb84a28b87fe185b0bf9d10176050a6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_29&#160;&#160;&#160;(0x1D00u)  /* Comp. B Int. Ref.1 Select 5 : 30/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a44a88c2b79a96ddb061590c1df72c300"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_30&#160;&#160;&#160;(0x1E00u)  /* Comp. B Int. Ref.1 Select 6 : 31/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa8e37d5242c24da07bbc58e8ec9ac14e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREF1_31&#160;&#160;&#160;(0x1F00u)  /* Comp. B Int. Ref.1 Select 7 : 32/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a030043cc35a0036f415ae603121d0763"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREFL_0&#160;&#160;&#160;(0x0000u)  /* Comp. B Reference voltage level 0 : None */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a47782ea34f18995b44342cc797c7c361"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREFL_1&#160;&#160;&#160;(0x2000u)  /* Comp. B Reference voltage level 1 : 1.5V */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3424f7f7e914d2b063a0d2f2bb88a433"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREFL_2&#160;&#160;&#160;(0x4000u)  /* Comp. B Reference voltage level 2 : 2.0V  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad0a163b659b690220e1e4150346338da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBREFL_3&#160;&#160;&#160;(0x6000u)  /* Comp. B Reference voltage level 3 : 2.5V  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a65d4db0d3e9ea53c5639962e2e70b4d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD0&#160;&#160;&#160;(0x0001u)  /* Comp. B Disable Input Buffer of Port Register .0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7898038b44402274a52de0d9cacd10a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD1&#160;&#160;&#160;(0x0002u)  /* Comp. B Disable Input Buffer of Port Register .1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c39045e4c610aadef9e29db1fb71bf2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD2&#160;&#160;&#160;(0x0004u)  /* Comp. B Disable Input Buffer of Port Register .2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9a92796d3a8a87085d1b06f5a0f4dea2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD3&#160;&#160;&#160;(0x0008u)  /* Comp. B Disable Input Buffer of Port Register .3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab5a5253c0a5f8d3c4b4d6b1f257cace0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD4&#160;&#160;&#160;(0x0010u)  /* Comp. B Disable Input Buffer of Port Register .4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a82f737cbe4c4c880c4f74fb4384d0294"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD5&#160;&#160;&#160;(0x0020u)  /* Comp. B Disable Input Buffer of Port Register .5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5cc57f93570848c2f13bfb43401839b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD6&#160;&#160;&#160;(0x0040u)  /* Comp. B Disable Input Buffer of Port Register .6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2fda95b383d3d65ea9e37bd17cb8ce4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD7&#160;&#160;&#160;(0x0080u)  /* Comp. B Disable Input Buffer of Port Register .7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34fa971ff0f2bcc8c560409e87dc9fb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD8&#160;&#160;&#160;(0x0100u)  /* Comp. B Disable Input Buffer of Port Register .8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d59ce6a21e559a6eb136d9f03a60c59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD9&#160;&#160;&#160;(0x0200u)  /* Comp. B Disable Input Buffer of Port Register .9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af20a54dd8a72c4dedb02ef7bba7a0b61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD10&#160;&#160;&#160;(0x0400u)  /* Comp. B Disable Input Buffer of Port Register .10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a703d0551829108f4c07894d34c66fc29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD11&#160;&#160;&#160;(0x0800u)  /* Comp. B Disable Input Buffer of Port Register .11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a216a5a53dfdcb347ccf18ef67b84b799"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD12&#160;&#160;&#160;(0x1000u)  /* Comp. B Disable Input Buffer of Port Register .12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af7fdc3d94ae7d15e0243770b5e9675e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD13&#160;&#160;&#160;(0x2000u)  /* Comp. B Disable Input Buffer of Port Register .13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab8e04eb27a882af4ab1c7d1d178fb3d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD14&#160;&#160;&#160;(0x4000u)  /* Comp. B Disable Input Buffer of Port Register .14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adc519afac292a3a96d81d32a1fa2ea40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD15&#160;&#160;&#160;(0x8000u)  /* Comp. B Disable Input Buffer of Port Register .15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a38d5fb093c83b80d25d823f8716165bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD0_L&#160;&#160;&#160;(0x0001u)  /* Comp. B Disable Input Buffer of Port Register .0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afdb60eca30d9988be98a590ba59dd2d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD1_L&#160;&#160;&#160;(0x0002u)  /* Comp. B Disable Input Buffer of Port Register .1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acbfeddbe1daea334b1fb8fc9e2bec003"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD2_L&#160;&#160;&#160;(0x0004u)  /* Comp. B Disable Input Buffer of Port Register .2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a814098a0405f6f0646b305d668d3dd03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD3_L&#160;&#160;&#160;(0x0008u)  /* Comp. B Disable Input Buffer of Port Register .3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0770eb8b6f425a540d1ec713ddb232ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD4_L&#160;&#160;&#160;(0x0010u)  /* Comp. B Disable Input Buffer of Port Register .4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a89b59caeff628fc2bcf32841a6bc64ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD5_L&#160;&#160;&#160;(0x0020u)  /* Comp. B Disable Input Buffer of Port Register .5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f4be28f7d7883813df65eaf97ef582a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD6_L&#160;&#160;&#160;(0x0040u)  /* Comp. B Disable Input Buffer of Port Register .6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a42379481629e7459f8ca11d930a4837c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD7_L&#160;&#160;&#160;(0x0080u)  /* Comp. B Disable Input Buffer of Port Register .7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad79d2b16dd93d44f6900c80d0c855c80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD8_H&#160;&#160;&#160;(0x0001u)  /* Comp. B Disable Input Buffer of Port Register .8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7fe754c53783b940b62de8b2f0099685"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD9_H&#160;&#160;&#160;(0x0002u)  /* Comp. B Disable Input Buffer of Port Register .9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a74ff9db9c4129cd94ff9c8542353f569"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD10_H&#160;&#160;&#160;(0x0004u)  /* Comp. B Disable Input Buffer of Port Register .10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad5b21878b0409c45e7f35ca34f7f5c3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD11_H&#160;&#160;&#160;(0x0008u)  /* Comp. B Disable Input Buffer of Port Register .11 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a38e94470352f91b1d9a8e970d7a51b5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD12_H&#160;&#160;&#160;(0x0010u)  /* Comp. B Disable Input Buffer of Port Register .12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab51baf79c9c8db7f309b93de0e47f933"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD13_H&#160;&#160;&#160;(0x0020u)  /* Comp. B Disable Input Buffer of Port Register .13 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad982f7f6363c20f46de7b06c3e39a96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD14_H&#160;&#160;&#160;(0x0040u)  /* Comp. B Disable Input Buffer of Port Register .14 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c8d927a6a9dd61529d3f446973aebba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBPD15_H&#160;&#160;&#160;(0x0080u)  /* Comp. B Disable Input Buffer of Port Register .15 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af7630196e9c3ac213d51683fdaf70e1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIFG&#160;&#160;&#160;(0x0001u)  /* Comp. B Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab9043e8cfc146921efb4e69fbe85d185"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIIFG&#160;&#160;&#160;(0x0002u)  /* Comp. B Interrupt Flag Inverted Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad09f9ca18887c1e8653b2f8c146daa4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIE&#160;&#160;&#160;(0x0100u)  /* Comp. B Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a61c06442a4e219ad386c02563dcec8ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIIE&#160;&#160;&#160;(0x0200u)  /* Comp. B Interrupt Enable Inverted Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2c72d5f94b4ac2dc01cfa60ad69a7870"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIFG_L&#160;&#160;&#160;(0x0001u)  /* Comp. B Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aab2c313de5905b530e492a4331dee649"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIIFG_L&#160;&#160;&#160;(0x0002u)  /* Comp. B Interrupt Flag Inverted Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3defb2269a45d30d3f9c560322ed4f41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIE_H&#160;&#160;&#160;(0x0001u)  /* Comp. B Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a90be9a28d27dbd5d39f0de8d1f4832a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIIE_H&#160;&#160;&#160;(0x0002u)  /* Comp. B Interrupt Enable Inverted Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acbcabc8effdde23a43c7dd6bf3f2ccc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIV_NONE&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9dded9a055c34814acaf46c8b0f96c5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIV_CBIFG&#160;&#160;&#160;(0x0002u)    /* CBIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a282a6e5a8103d4d7b33a89079949f07b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CBIV_CBIIFG&#160;&#160;&#160;(0x0004u)    /* CBIIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3a55792559f4045edfac17ed3c562266"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CRCDI&#160;&#160;&#160;(0x0000u)  /* CRC Data In Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a02b0b3b22e6beb2a36a470dfa1ee3b5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CRCDI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a55792559f4045edfac17ed3c562266">OFS_CRCDI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abecb3398b92fc9b34f6cf67db91d1bc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CRCDI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a55792559f4045edfac17ed3c562266">OFS_CRCDI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad8e2173700b819bffc590deb0965cf6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CRCDIRB&#160;&#160;&#160;(0x0002u)  /* CRC data in reverse byte Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a22634800323a51a6936783ed5a511b0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CRCDIRB_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad8e2173700b819bffc590deb0965cf6e">OFS_CRCDIRB</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0fca7142024ae1aa788a9928813743fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CRCDIRB_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad8e2173700b819bffc590deb0965cf6e">OFS_CRCDIRB</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9fe0b96580b2b45be71f492e10e7475a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CRCINIRES&#160;&#160;&#160;(0x0004u)  /* CRC Initialisation Register and Result Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a131c883ec227635e0c04ee4b08721bd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CRCINIRES_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9fe0b96580b2b45be71f492e10e7475a">OFS_CRCINIRES</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace6ff787c3a3af22852c4139753a3746"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CRCINIRES_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9fe0b96580b2b45be71f492e10e7475a">OFS_CRCINIRES</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f022c54b66b327d29b22d8278ae3cb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CRCRESR&#160;&#160;&#160;(0x0006u)  /* CRC reverse result Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3b82e86b57dbaecf42e1949e9d6634d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CRCRESR_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f022c54b66b327d29b22d8278ae3cb9">OFS_CRCRESR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2849a7a21e658941862b68306558487"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CRCRESR_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f022c54b66b327d29b22d8278ae3cb9">OFS_CRCRESR</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9eedaaaf1ff43d4f5a3eaac8674524c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DAC12_0CTL0&#160;&#160;&#160;(0x0000u)    /* DAC12_0 Control Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab52389652f07e2b4aed1bb2efc65eb01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DAC12_0CTL1&#160;&#160;&#160;(0x0002u)    /* DAC12_0 Control Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa130dcab927004de3b3fe6835c1ea041"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DAC12_0DAT&#160;&#160;&#160;(0x0004u)    /* DAC12_0 Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d88ac68db71fb9d3efb1ba81c5b7ee3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DAC12_0CALCTL&#160;&#160;&#160;(0x0006u)    /* DAC12_0 Calibration Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a35079ab9314e3e4bee2e407a04742c7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DAC12_0CALDAT&#160;&#160;&#160;(0x0008u)    /* DAC12_0 Calibration Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a268c8d1f887396d6ff95d0609e42a5c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DAC12_1CTL0&#160;&#160;&#160;(0x0010u)    /* DAC12_1 Control Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a740434d32e754703756eeb93f43bbdb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DAC12_1CTL1&#160;&#160;&#160;(0x0012u)    /* DAC12_1 Control Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeeffc996d88b23d2c451998cfca3bdf2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DAC12_1DAT&#160;&#160;&#160;(0x0014u)    /* DAC12_1 Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1f392f1cb417f7a38eaef43133fe49b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DAC12_1CALCTL&#160;&#160;&#160;(0x0016u)    /* DAC12_1 Calibration Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a26bb9b6a4f6edfd32f7a010c0119f459"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DAC12_1CALDAT&#160;&#160;&#160;(0x0018u)    /* DAC12_1 Calibration Data Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3ad24c807e4787599daad7cbbfb7cea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DAC12_IV&#160;&#160;&#160;(0x001Eu)    /* DAC12   Interrupt Vector Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a340aee2f6bfbb0aa66235f6ce50a0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12GRP&#160;&#160;&#160;(0x0001u)    /* DAC12 group */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34833e9921dc8d3555dba2df1b89724e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12ENC&#160;&#160;&#160;(0x0002u)    /* DAC12 enable conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2e895db68337b23b7fb22e0240d3acaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12IFG&#160;&#160;&#160;(0x0004u)    /* DAC12 interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa85b9d1502d92ed6183e0ac076a5e0db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12IE&#160;&#160;&#160;(0x0008u)    /* DAC12 interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a714bd90193f4574cf9c6b00476df21a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12DF&#160;&#160;&#160;(0x0010u)    /* DAC12 data format */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2817815c6082bd856c386718f1f3ce22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12AMP0&#160;&#160;&#160;(0x0020u)    /* DAC12 amplifier bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae09dd219eaf33be2df7cf069bc36417a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12AMP1&#160;&#160;&#160;(0x0040u)    /* DAC12 amplifier bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad26d77edee570068144bfd062706a0e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12AMP2&#160;&#160;&#160;(0x0080u)    /* DAC12 amplifier bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a654040e7b4886ea2e07fc916407ec984"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12IR&#160;&#160;&#160;(0x0100u)    /* DAC12 input reference and output range */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4ce9d1a64cb42b1400c3525d19dc080"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12CALON&#160;&#160;&#160;(0x0200u)    /* DAC12 calibration */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae39691aa299faa0501e1d9cb317bb1b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12LSEL0&#160;&#160;&#160;(0x0400u)    /* DAC12 load select bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a016986e1ce351b79f423d7badc702d70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12LSEL1&#160;&#160;&#160;(0x0800u)    /* DAC12 load select bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a50eada44de82f347654480e0422c4e79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12RES&#160;&#160;&#160;(0x1000u)    /* DAC12 resolution */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abffd7e68c0602c534755b47a2c494bf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12SREF0&#160;&#160;&#160;(0x2000u)    /* DAC12 reference bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5835212ee84a9160cc6317a4a67cc1d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12SREF1&#160;&#160;&#160;(0x4000u)    /* DAC12 reference bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3757f1d5ac654df9cde39a7ae894e6db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12OPS&#160;&#160;&#160;(0x8000u)    /* DAC12 Operation Amp. */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af09a9469e7b2afd6483fcfa9fae1f403"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12AMP_0&#160;&#160;&#160;(0*0x0020u)  /* DAC12 amplifier 0: off,    3-state */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a84e22e223c761b051b9681a82a5f19d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12AMP_1&#160;&#160;&#160;(1*0x0020u)  /* DAC12 amplifier 1: off,    off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4a366c1ebebc4bed564ac63966abc76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12AMP_2&#160;&#160;&#160;(2*0x0020u)  /* DAC12 amplifier 2: low,    low */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a56b5d51375037b0c2563a8880f52ec82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12AMP_3&#160;&#160;&#160;(3*0x0020u)  /* DAC12 amplifier 3: low,    medium */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad20450b844020b431a8f090e98422d48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12AMP_4&#160;&#160;&#160;(4*0x0020u)  /* DAC12 amplifier 4: low,    high */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3515b5983b8ae47a2783b84cd7eaa81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12AMP_5&#160;&#160;&#160;(5*0x0020u)  /* DAC12 amplifier 5: medium, medium */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aafbbc15fb7c0238f44cb8c7f1e5dac9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12AMP_6&#160;&#160;&#160;(6*0x0020u)  /* DAC12 amplifier 6: medium, high */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a857bc7cc6eb863fb0a65aaa53ca56993"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12AMP_7&#160;&#160;&#160;(7*0x0020u)  /* DAC12 amplifier 7: high,   high */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a72bb39b1c67c3b005c8bbf350c2fb8f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12LSEL_0&#160;&#160;&#160;(0*0x0400u)  /* DAC12 load select 0: direct */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4e4eece2e9cbba8c8cbd17073c1706b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12LSEL_1&#160;&#160;&#160;(1*0x0400u)  /* DAC12 load select 1: latched with DAT */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac706fc81b1efc447186a1240a844e3b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12LSEL_2&#160;&#160;&#160;(2*0x0400u)  /* DAC12 load select 2: latched with pos. Timer_A3.OUT1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4fd41105cb3ba4d39d02de9bdf769c10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12LSEL_3&#160;&#160;&#160;(3*0x0400u)  /* DAC12 load select 3: latched with pos. Timer_B7.OUT1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5ef025d1e6b25198c0e35e3c33287c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12SREF_0&#160;&#160;&#160;(0*0x2000u)  /* DAC12 reference 0: Vref+ */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1b64a22aa7ba4a87ff5758741335ec40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12SREF_1&#160;&#160;&#160;(1*0x2000u)  /* DAC12 reference 1: Vref+ */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49ad4c52e285bf586848808f3885294d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12SREF_2&#160;&#160;&#160;(2*0x2000u)  /* DAC12 reference 2: Veref+ */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaac72017eb938b5b7b6e52f95f2118e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12SREF_3&#160;&#160;&#160;(3*0x2000u)  /* DAC12 reference 3: Veref+ */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7f2c2e81d10d7dbfa7af9c75586abde2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12DFJ&#160;&#160;&#160;(0x0001u)    /* DAC12 Data Format Justification */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a321ad4afc9b5363e208904355f477bd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12OG&#160;&#160;&#160;(0x0002u)    /* DAC12 output buffer gain: 0: 3x gain / 1: 2x gain */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c2f88298eef41717a21446c046b2a48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12LOCK&#160;&#160;&#160;(0x0001u)    /* DAC12 Calibration Lock */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af5755faae5239425da45bd05edd84015"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC12PW&#160;&#160;&#160;(0xA500u)    /* DAC12 Calibration Register write Password */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0a7899a86d3d509205e53c592d89365a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACIV_NONE&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac9eb5472508dc82418c7028215428542"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACIV_DAC12IFG_0&#160;&#160;&#160;(0x0002u)    /* DAC12IFG_0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a70e9ad1f48783329df01318de77683f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACIV_DAC12IFG_1&#160;&#160;&#160;(0x0004u)    /* DAC12IFG_1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a413bda3c2e6ba2c8cc1545158cf8e14e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL0&#160;&#160;&#160;(0x0000u)    /* DMA Module Control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a60c68b53036c9c1f5ebe5dfa58ecc1dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a413bda3c2e6ba2c8cc1545158cf8e14e">OFS_DMACTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2a6d4767dee3d90d16c3c8dfbccc8e7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a413bda3c2e6ba2c8cc1545158cf8e14e">OFS_DMACTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac144d2cd05d9ad988394551fb5c0b347"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL1&#160;&#160;&#160;(0x0002u)    /* DMA Module Control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab06f290438c41c42d7c34d1c7d81b620"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac144d2cd05d9ad988394551fb5c0b347">OFS_DMACTL1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a36fd129f3d6d3b937372342449098020"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac144d2cd05d9ad988394551fb5c0b347">OFS_DMACTL1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9bcc5bb18fd3694e43a62483e2e0dcfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL2&#160;&#160;&#160;(0x0004u)    /* DMA Module Control 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d9f6cbc03b656a6aea439ff0e6c1ec6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL2_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9bcc5bb18fd3694e43a62483e2e0dcfe">OFS_DMACTL2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a553671208743061f9967065bb54c648e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL2_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9bcc5bb18fd3694e43a62483e2e0dcfe">OFS_DMACTL2</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad5bdf12f39344a7b02617d097fed8eb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL3&#160;&#160;&#160;(0x0006u)    /* DMA Module Control 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac74fdc91acbdb740e02290c0db8cfe64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL3_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad5bdf12f39344a7b02617d097fed8eb3">OFS_DMACTL3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b17bf2fe07d71f2b41479e90d9c1c5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL3_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad5bdf12f39344a7b02617d097fed8eb3">OFS_DMACTL3</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b4819c16c929cad00258e07af28402b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL4&#160;&#160;&#160;(0x0008u)    /* DMA Module Control 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a80778e6336824224d7353df225575a75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL4_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b4819c16c929cad00258e07af28402b">OFS_DMACTL4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54559d739f23b50b347f3fa272a88093"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMACTL4_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b4819c16c929cad00258e07af28402b">OFS_DMACTL4</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6481f2fe9fb89c611bff9e3313ba6807"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMAIV&#160;&#160;&#160;(0x000Eu)    /* DMA Interrupt Vector Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54a529e9f1c2c33b343ab9489dfaebb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMAIV_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6481f2fe9fb89c611bff9e3313ba6807">OFS_DMAIV</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a529fa081890bf3796aa062d59b216706"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMAIV_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6481f2fe9fb89c611bff9e3313ba6807">OFS_DMAIV</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afa52bf63037dcbe9ae8d60e98ef41163"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA0CTL&#160;&#160;&#160;(0x0010u)    /* DMA Channel 0 Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae950582e85b82b1e6f3e193301d4b29c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA0CTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afa52bf63037dcbe9ae8d60e98ef41163">OFS_DMA0CTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2be638ed2e30398556b984282fad5e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA0CTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afa52bf63037dcbe9ae8d60e98ef41163">OFS_DMA0CTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81da65c3bc30612de24113d9ea1e149e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA0SA&#160;&#160;&#160;(0x0012u)    /* DMA Channel 0 Source Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e75ddc88371250f224f1708fb1a3392"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA0DA&#160;&#160;&#160;(0x0016u)    /* DMA Channel 0 Destination Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a477cc92f78d396968eed6f44d7c2f624"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA0SZ&#160;&#160;&#160;(0x001Au)    /* DMA Channel 0 Transfer Size */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3346d8924bd4261d9b27bafbb1b83276"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA1CTL&#160;&#160;&#160;(0x0020u)    /* DMA Channel 1 Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a46a7484e8296492376d3df6a18b6f19b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA1CTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3346d8924bd4261d9b27bafbb1b83276">OFS_DMA1CTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ae97692f7e975c20237c209bd24349f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA1CTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3346d8924bd4261d9b27bafbb1b83276">OFS_DMA1CTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a830762e334b9857842f8ecd84453bd28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA1SA&#160;&#160;&#160;(0x0022u)    /* DMA Channel 1 Source Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabfc4e99335a5ed95ac14ab6df4bdaed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA1DA&#160;&#160;&#160;(0x0026u)    /* DMA Channel 1 Destination Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c065b0025ebc59c7acd76ee07321060"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA1SZ&#160;&#160;&#160;(0x002Au)    /* DMA Channel 1 Transfer Size */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae259e5aec1c165596f982fafa57f44a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA2CTL&#160;&#160;&#160;(0x0030u)    /* DMA Channel 2 Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d337c423c5dbc1f923fd3eb272cdd9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA2CTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae259e5aec1c165596f982fafa57f44a7">OFS_DMA2CTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab87f2ecefa95b3e749c9b311c639e4c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA2CTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae259e5aec1c165596f982fafa57f44a7">OFS_DMA2CTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab31f1da7b568654b6c27d150153cf681"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA2SA&#160;&#160;&#160;(0x0032u)    /* DMA Channel 2 Source Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a47d7357054d4e0eabf2169fc2fb311ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA2DA&#160;&#160;&#160;(0x0036u)    /* DMA Channel 2 Destination Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afe50948b4759b57e8811faa4306b9d9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_DMA2SZ&#160;&#160;&#160;(0x003Au)    /* DMA Channel 2 Transfer Size */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a11a53574274272f5d85fd964c57dd3e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA0TSEL0&#160;&#160;&#160;(0x0001u)    /* DMA channel 0 transfer select bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8eb004e38060a4292dc846e8376aabb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA0TSEL1&#160;&#160;&#160;(0x0002u)    /* DMA channel 0 transfer select bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adeedc84a2c9f625ca9cf321138a080f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA0TSEL2&#160;&#160;&#160;(0x0004u)    /* DMA channel 0 transfer select bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a59624e59ee2dc0017112f33482b7a18a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA0TSEL3&#160;&#160;&#160;(0x0008u)    /* DMA channel 0 transfer select bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e6bd7a4de9c079ed417d2e47d62a8aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA0TSEL4&#160;&#160;&#160;(0x0010u)    /* DMA channel 0 transfer select bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a244a44bcb6b780ecacbef9d6ce0159e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1TSEL0&#160;&#160;&#160;(0x0100u)    /* DMA channel 1 transfer select bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d882b4e435f492eb3452d3280517cab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1TSEL1&#160;&#160;&#160;(0x0200u)    /* DMA channel 1 transfer select bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6626c80e5e333f9d09c1d1e9af71d3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1TSEL2&#160;&#160;&#160;(0x0400u)    /* DMA channel 1 transfer select bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabe5b6e8c309497826998c9360a836d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1TSEL3&#160;&#160;&#160;(0x0800u)    /* DMA channel 1 transfer select bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa540040d35576af9554bc5cf8adebbf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1TSEL4&#160;&#160;&#160;(0x1000u)    /* DMA channel 1 transfer select bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab552d5f50c10d291557a608e3e1af503"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA0TSEL0_L&#160;&#160;&#160;(0x0001u)    /* DMA channel 0 transfer select bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c7fbdb50d9f408daacb22729f50f64d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA0TSEL1_L&#160;&#160;&#160;(0x0002u)    /* DMA channel 0 transfer select bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a61221a29542bfdf2114c68d28ab8e7dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA0TSEL2_L&#160;&#160;&#160;(0x0004u)    /* DMA channel 0 transfer select bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af34033eb23bea55165c906e760b3fb96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA0TSEL3_L&#160;&#160;&#160;(0x0008u)    /* DMA channel 0 transfer select bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6dd6cb8cf22cbfb26e52cc41141c805b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA0TSEL4_L&#160;&#160;&#160;(0x0010u)    /* DMA channel 0 transfer select bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aac5325e5219ce199fcb99380901358d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1TSEL0_H&#160;&#160;&#160;(0x0001u)    /* DMA channel 1 transfer select bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2392e914cba01600d1a1812aa34d064d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1TSEL1_H&#160;&#160;&#160;(0x0002u)    /* DMA channel 1 transfer select bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a36d9d62d5ea53021751986cac89158"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1TSEL2_H&#160;&#160;&#160;(0x0004u)    /* DMA channel 1 transfer select bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f588b8311a7bb20efc89fcc02add6d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1TSEL3_H&#160;&#160;&#160;(0x0008u)    /* DMA channel 1 transfer select bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae386932adcaa1c338e78fd072f7bbfe3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1TSEL4_H&#160;&#160;&#160;(0x0010u)    /* DMA channel 1 transfer select bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aadcfd83dda08a991aed772f3643024a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2TSEL0&#160;&#160;&#160;(0x0001u)    /* DMA channel 2 transfer select bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8586ac7d752caff2c0983c6dbc1704cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2TSEL1&#160;&#160;&#160;(0x0002u)    /* DMA channel 2 transfer select bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a041e71f735b7a89b889bb47a6c6600da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2TSEL2&#160;&#160;&#160;(0x0004u)    /* DMA channel 2 transfer select bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2420c2a665f441a76f34b158c1eeba19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2TSEL3&#160;&#160;&#160;(0x0008u)    /* DMA channel 2 transfer select bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a77e8d21c836e0455659938acadcc0ed8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2TSEL4&#160;&#160;&#160;(0x0010u)    /* DMA channel 2 transfer select bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad9cf7ffdceb41e31e69a17b4d6940432"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2TSEL0_L&#160;&#160;&#160;(0x0001u)    /* DMA channel 2 transfer select bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aae175c19da5cc03babc7b43ca1249e3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2TSEL1_L&#160;&#160;&#160;(0x0002u)    /* DMA channel 2 transfer select bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa0f328886ee91426628414bf29e3d03b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2TSEL2_L&#160;&#160;&#160;(0x0004u)    /* DMA channel 2 transfer select bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29dda2e25ed5d29b8dbd5801dd918668"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2TSEL3_L&#160;&#160;&#160;(0x0008u)    /* DMA channel 2 transfer select bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a10d440fb5c66d6c1311a80b64a5441e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2TSEL4_L&#160;&#160;&#160;(0x0010u)    /* DMA channel 2 transfer select bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a02bcb3f230648344ddef03d2ccea19eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENNMI&#160;&#160;&#160;(0x0001u)    /* Enable NMI interruption of DMA */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af1d48ecc012cc80477ac9fe804e3775c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ROUNDROBIN&#160;&#160;&#160;(0x0002u)    /* Round-Robin DMA channel priorities */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a504d3ba8de42fb739343b5a2230adcb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMARMWDIS&#160;&#160;&#160;(0x0004u)    /* Inhibited DMA transfers during read-modify-write CPU operations */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29ffbf51a7d80bf56d2f730ebd589806"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENNMI_L&#160;&#160;&#160;(0x0001u)    /* Enable NMI interruption of DMA */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abae9f75a7d05ddf6bc76e8ed982027c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ROUNDROBIN_L&#160;&#160;&#160;(0x0002u)    /* Round-Robin DMA channel priorities */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af7b65913a3f6470fe8297b222c7ebcb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMARMWDIS_L&#160;&#160;&#160;(0x0004u)    /* Inhibited DMA transfers during read-modify-write CPU operations */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e90d17e1521f4f83da649b3bc79b3ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ&#160;&#160;&#160;(0x0001u)    /* Initiate DMA transfer with DMATSEL */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a20d7c9f02bb7e738557accb071509e1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAABORT&#160;&#160;&#160;(0x0002u)    /* DMA transfer aborted by NMI */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b8293f220c6dcf823b6d8220562b81e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAIE&#160;&#160;&#160;(0x0004u)    /* DMA interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a39d2154df69c8c9daee7da94496b9325"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAIFG&#160;&#160;&#160;(0x0008u)    /* DMA interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1c55cb8ff888a37e6a2811ef35e1dc8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAEN&#160;&#160;&#160;(0x0010u)    /* DMA enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e45390385e7407c81e332b50484dd8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMALEVEL&#160;&#160;&#160;(0x0020u)    /* DMA level sensitive trigger select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a86d3fa5c1c9e2369f56580a663815d1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASRCBYTE&#160;&#160;&#160;(0x0040u)    /* DMA source byte */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e8ca78dcd79dfb743c5db01787a1161"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADSTBYTE&#160;&#160;&#160;(0x0080u)    /* DMA destination byte */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abc971c59cde15e31ff2aaa132639c5ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASRCINCR0&#160;&#160;&#160;(0x0100u)    /* DMA source increment bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a11e46c245e4e27f382294cbc283036ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASRCINCR1&#160;&#160;&#160;(0x0200u)    /* DMA source increment bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ff9870252b55e2c594cfa8cd6bfaf15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADSTINCR0&#160;&#160;&#160;(0x0400u)    /* DMA destination increment bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7be5b1994e7affbefa6eb9f6a7a13abc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADSTINCR1&#160;&#160;&#160;(0x0800u)    /* DMA destination increment bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a000241ed8b078422d87ba5aed5166c2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT0&#160;&#160;&#160;(0x1000u)    /* DMA transfer mode bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e841538e65196c12d326395425472b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT1&#160;&#160;&#160;(0x2000u)    /* DMA transfer mode bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1945111adb1cf4dc33a079580fe6cef9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT2&#160;&#160;&#160;(0x4000u)    /* DMA transfer mode bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adbe46c7a6f5ccfbd8c421bf4f7003495"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAREQ_L&#160;&#160;&#160;(0x0001u)    /* Initiate DMA transfer with DMATSEL */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad6241e2286b73f536ac61b417c77a753"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAABORT_L&#160;&#160;&#160;(0x0002u)    /* DMA transfer aborted by NMI */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae03cdd2e4921b4ac80f2875b2053ea71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAIE_L&#160;&#160;&#160;(0x0004u)    /* DMA interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af35ff0ce6b47f8d71db18f278af43b38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAIFG_L&#160;&#160;&#160;(0x0008u)    /* DMA interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2607a06512c3db1df1f17958e2e5a2dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAEN_L&#160;&#160;&#160;(0x0010u)    /* DMA enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6eb697be63c7513dcb96ddc2e7d75e6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMALEVEL_L&#160;&#160;&#160;(0x0020u)    /* DMA level sensitive trigger select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abe386e7773b9dd71790a72d793481c69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASRCBYTE_L&#160;&#160;&#160;(0x0040u)    /* DMA source byte */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9edda73d37a2216d098727f992a27384"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADSTBYTE_L&#160;&#160;&#160;(0x0080u)    /* DMA destination byte */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a75834c893b7d65d1038e70fa7e28aaa8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASRCINCR0_H&#160;&#160;&#160;(0x0001u)    /* DMA source increment bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a77d4ca27c0f6a526f1b9622c150c7137"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASRCINCR1_H&#160;&#160;&#160;(0x0002u)    /* DMA source increment bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3f377cd79cdf2467f168c1d32cb7a1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADSTINCR0_H&#160;&#160;&#160;(0x0004u)    /* DMA destination increment bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a197364ebabf15f9165cb04e07187ef3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADSTINCR1_H&#160;&#160;&#160;(0x0008u)    /* DMA destination increment bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5b4a4cacaa7896da9f54946c268bff62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT0_H&#160;&#160;&#160;(0x0010u)    /* DMA transfer mode bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9abcd3388068fd5d84acc7d22400ce25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT1_H&#160;&#160;&#160;(0x0020u)    /* DMA transfer mode bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5063451bae4f5d134ce7295949308c64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT2_H&#160;&#160;&#160;(0x0040u)    /* DMA transfer mode bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a44c123d946f198a3e8c1fa002f165b06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASWDW&#160;&#160;&#160;(0*0x0040u)  /* DMA transfer: source word to destination word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace456b70b0ba64865983fd1ac3825fc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASBDW&#160;&#160;&#160;(1*0x0040u)  /* DMA transfer: source byte to destination word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeaff8f448ef539e7ca001b301fd41ddd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASWDB&#160;&#160;&#160;(2*0x0040u)  /* DMA transfer: source word to destination byte */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaf13bbafd38741617f3a28c33b33c22a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASBDB&#160;&#160;&#160;(3*0x0040u)  /* DMA transfer: source byte to destination byte */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af3615b03d97e13408d88e3dc08eb713a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASRCINCR_0&#160;&#160;&#160;(0*0x0100u)  /* DMA source increment 0: source address unchanged */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af29d85bbbad141b96d0fa6c7a82bd3f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASRCINCR_1&#160;&#160;&#160;(1*0x0100u)  /* DMA source increment 1: source address unchanged */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abf4d43af6e8c95d79c90c42f5c0286df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASRCINCR_2&#160;&#160;&#160;(2*0x0100u)  /* DMA source increment 2: source address decremented */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a476f284c870177714d57c3346af18bac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMASRCINCR_3&#160;&#160;&#160;(3*0x0100u)  /* DMA source increment 3: source address incremented */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d9a3b6986422feebe24a354ec801845"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADSTINCR_0&#160;&#160;&#160;(0*0x0400u)  /* DMA destination increment 0: destination address unchanged */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4184302beb53c9269bd3c57cb4be8fdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADSTINCR_1&#160;&#160;&#160;(1*0x0400u)  /* DMA destination increment 1: destination address unchanged */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab09e844d001a06c6c1a5338d4fea9c48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADSTINCR_2&#160;&#160;&#160;(2*0x0400u)  /* DMA destination increment 2: destination address decremented */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a58e552c300474e317ab173257e53ec9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADSTINCR_3&#160;&#160;&#160;(3*0x0400u)  /* DMA destination increment 3: destination address incremented */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a22edf5e5c811f780f7c0d53e62ca2a6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT_0&#160;&#160;&#160;(0*0x1000u)  /* DMA transfer mode 0: Single transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9859eed4e74637063084d8ade54efe6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT_1&#160;&#160;&#160;(1*0x1000u)  /* DMA transfer mode 1: Block transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c928cf9f8536af2e9939aa52ce1879c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT_2&#160;&#160;&#160;(2*0x1000u)  /* DMA transfer mode 2: Burst-Block transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7fb2cf0764b84da1b7bd75b6cdfcfcf4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT_3&#160;&#160;&#160;(3*0x1000u)  /* DMA transfer mode 3: Burst-Block transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae1b03abbfdb6d46263aacf64fbdb9d1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT_4&#160;&#160;&#160;(4*0x1000u)  /* DMA transfer mode 4: Repeated Single transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a688e7bbae5f9758f0089b10bc600e825"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT_5&#160;&#160;&#160;(5*0x1000u)  /* DMA transfer mode 5: Repeated Block transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac5224cb938a85a09b46ca2aafe113f07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT_6&#160;&#160;&#160;(6*0x1000u)  /* DMA transfer mode 6: Repeated Burst-Block transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a446e703940355b829e111540fe740a89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMADT_7&#160;&#160;&#160;(7*0x1000u)  /* DMA transfer mode 7: Repeated Burst-Block transfer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa9a87a40076e4709a2fc39dc6c5d4761"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAIV_NONE&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a98095068d988fda7c7470bdd6d97903f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAIV_DMA0IFG&#160;&#160;&#160;(0x0002u)    /* DMA0IFG*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a92412944ab558f33b87ed1b4ce207502"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAIV_DMA1IFG&#160;&#160;&#160;(0x0004u)    /* DMA1IFG*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5571863dea999b098698e60f8e3eedb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMAIV_DMA2IFG&#160;&#160;&#160;(0x0006u)    /* DMA2IFG*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9a9157cfa2a6a6003fce52355b977fc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_FCTL1&#160;&#160;&#160;(0x0000u)  /* FLASH Control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab29a10b37c668931059b1236697dc9dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_FCTL1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9a9157cfa2a6a6003fce52355b977fc1">OFS_FCTL1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a475f82eef3f2718d73d90ac8ace36a95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_FCTL1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9a9157cfa2a6a6003fce52355b977fc1">OFS_FCTL1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa34abdaf40254fc338cd2a67e1759b3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_FCTL3&#160;&#160;&#160;(0x0004u)  /* FLASH Control 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab00242b92ce55eb37ccb13391118b1af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_FCTL3_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa34abdaf40254fc338cd2a67e1759b3d">OFS_FCTL3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9f064f023b99ede9a5286d132128a1e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_FCTL3_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa34abdaf40254fc338cd2a67e1759b3d">OFS_FCTL3</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1eff27a22c4f10ffdc2d5cc57c3fb7b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_FCTL4&#160;&#160;&#160;(0x0006u)  /* FLASH Control 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2015b1e0cc32394e7ca8d39a1344696d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_FCTL4_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1eff27a22c4f10ffdc2d5cc57c3fb7b1">OFS_FCTL4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f6f827b8d853441a48fdf53973dfaac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_FCTL4_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1eff27a22c4f10ffdc2d5cc57c3fb7b1">OFS_FCTL4</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a406466f4e1407b96f79d2237a550357c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FRPW&#160;&#160;&#160;(0x9600u)  /* Flash password returned by read */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7738fa59caceee2fc5b93ca2b2edeb6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FWPW&#160;&#160;&#160;(0xA500u)  /* Flash password for write */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3cd86fedd463d9e1f724fcc772cbae56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FXPW&#160;&#160;&#160;(0x3300u)  /* for use with XOR instruction */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5abe8436c479614b24991136c7f92bfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FRKEY&#160;&#160;&#160;(0x9600u)  /* (legacy definition) Flash key returned by read */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a60a63339a28732e5fed8086e52f95109"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FWKEY&#160;&#160;&#160;(0xA500u)  /* (legacy definition) Flash key for write */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a51372209f9642b083708830500da4f5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FXKEY&#160;&#160;&#160;(0x3300u)  /* (legacy definition) for use with XOR instruction */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d4522ecaa66a6e2edacf9cd78b07f89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERASE&#160;&#160;&#160;(0x0002u)  /* Enable bit for Flash segment erase */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2fdaff334c72d44d597f0194f03576a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MERAS&#160;&#160;&#160;(0x0004u)  /* Enable bit for Flash mass erase */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a97577c9b10c3185f4f523d6207b68182"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SWRT&#160;&#160;&#160;(0x0020u)  /* Smart Write enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6fd48723c10f35efb40bd1af6cfb1cd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WRT&#160;&#160;&#160;(0x0040u)  /* Enable bit for Flash write */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad25a8e3269e21dc8d5a140ed4d769276"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BLKWRT&#160;&#160;&#160;(0x0080u)  /* Enable bit for Flash segment write */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae0804f866e3d01fd40bbdccd1dad83ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERASE_L&#160;&#160;&#160;(0x0002u)  /* Enable bit for Flash segment erase */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a169344fc8e2afeffac092bc9c3591b6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MERAS_L&#160;&#160;&#160;(0x0004u)  /* Enable bit for Flash mass erase */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a38eeead6a6966cd2fdc53488290aefe9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SWRT_L&#160;&#160;&#160;(0x0020u)  /* Smart Write enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e0d30f087d6ebebe21b05021bc8c540"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WRT_L&#160;&#160;&#160;(0x0040u)  /* Enable bit for Flash write */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad6d0471d4c8d5f31d1e3b31dc92662d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BLKWRT_L&#160;&#160;&#160;(0x0080u)  /* Enable bit for Flash segment write */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab5be0aaddb58ffb9cb20c12530d66316"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUSY&#160;&#160;&#160;(0x0001u)  /* Flash busy: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa05f7fb72110dd49fca81924e8e39366"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KEYV&#160;&#160;&#160;(0x0002u)  /* Flash Key violation flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af5bb57b173dd669993784a17417671f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACCVIFG&#160;&#160;&#160;(0x0004u)  /* Flash Access violation flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aef72fe86b7c60b1a86920496456edeac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAIT&#160;&#160;&#160;(0x0008u)  /* Wait flag for segment write */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0376b2ead2de10bb7ab6a4d21ec304e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LOCK&#160;&#160;&#160;(0x0010u)  /* Lock bit: 1 - Flash is locked (read only) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5b678cfc91a2260fb7ad94e2bac61a17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMEX&#160;&#160;&#160;(0x0020u)  /* Flash Emergency Exit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9f5c34e700abf075b1a6f7a0558b44aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LOCKA&#160;&#160;&#160;(0x0040u)  /* Segment A Lock bit: read = 1 - Segment is locked (read only) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d6e4f4f49068f137500c28f37de87a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUSY_L&#160;&#160;&#160;(0x0001u)  /* Flash busy: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a56d2f84fc1187a8245e2eb3de0980c07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KEYV_L&#160;&#160;&#160;(0x0002u)  /* Flash Key violation flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad8d8548da25ece9b496447a3961279e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACCVIFG_L&#160;&#160;&#160;(0x0004u)  /* Flash Access violation flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4edd8263e86afdbe8bf8e3aa690a9ca2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAIT_L&#160;&#160;&#160;(0x0008u)  /* Wait flag for segment write */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad29ad3d313a42999c80112c318aca998"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LOCK_L&#160;&#160;&#160;(0x0010u)  /* Lock bit: 1 - Flash is locked (read only) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e8d34f59fa7330b9a89475eaeeff2b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMEX_L&#160;&#160;&#160;(0x0020u)  /* Flash Emergency Exit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3be3bc76986271b1cb04c153f21784ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LOCKA_L&#160;&#160;&#160;(0x0040u)  /* Segment A Lock bit: read = 1 - Segment is locked (read only) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af46895fa519edd07c598d469643042ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VPE&#160;&#160;&#160;(0x0001u)  /* Voltage Changed during Program Error Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2a00a749d9089c70c44b038e1b4c50de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MGR0&#160;&#160;&#160;(0x0010u)  /* Marginal read 0 mode. */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1fb1ac8a88c3b6cf8af9a19a89e95f3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MGR1&#160;&#160;&#160;(0x0020u)  /* Marginal read 1 mode. */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a63c1feb96e8e23b66c4b952415e64486"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LOCKINFO&#160;&#160;&#160;(0x0080u)  /* Lock INFO Memory bit: read = 1 - Segment is locked (read only) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad91a39aea5c64d71c35d864659e2a56a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VPE_L&#160;&#160;&#160;(0x0001u)  /* Voltage Changed during Program Error Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2f417c25db915734169144029f9e6f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MGR0_L&#160;&#160;&#160;(0x0010u)  /* Marginal read 0 mode. */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a59a0d3b2a985ca95055dd0b2879bc60f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MGR1_L&#160;&#160;&#160;(0x0020u)  /* Marginal read 1 mode. */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a153d30d0ebd918601492fe89f1b0a93c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LOCKINFO_L&#160;&#160;&#160;(0x0080u)  /* Lock INFO Memory bit: read = 1 - Segment is locked (read only) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a43fe78ae12bd4174154f17ea148f9bd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY&#160;&#160;&#160;(0x0000u)  /* Multiply Unsigned/Operand 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaf2dac5a450b38d44ecb30137c4180fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a43fe78ae12bd4174154f17ea148f9bd4">OFS_MPY</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a21403e07a183a524dab9b674ade3da2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a43fe78ae12bd4174154f17ea148f9bd4">OFS_MPY</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a20639e10ef4172407b5d3fd482f370cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPYS&#160;&#160;&#160;(0x0002u)  /* Multiply Signed/Operand 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aae953d3ec7a94d09bad5f24221f8d78c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPYS_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a20639e10ef4172407b5d3fd482f370cd">OFS_MPYS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a928157fbbb1babc533d88dc5ef6e6204"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPYS_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a20639e10ef4172407b5d3fd482f370cd">OFS_MPYS</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5b6016d98086f963f0cdba3449d30f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MAC&#160;&#160;&#160;(0x0004u)  /* Multiply Unsigned and Accumulate/Operand 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac141aba89c16ed4dd2ba16a155ac43af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MAC_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa5b6016d98086f963f0cdba3449d30f3">OFS_MAC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1862b6222ae14b933d0ba9a58c8bca5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MAC_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa5b6016d98086f963f0cdba3449d30f3">OFS_MAC</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afc73bfedb3df3a62a64ea086b2556d79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MACS&#160;&#160;&#160;(0x0006u)  /* Multiply Signed and Accumulate/Operand 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71e5006c7d4d804265932a9bd722dcbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MACS_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afc73bfedb3df3a62a64ea086b2556d79">OFS_MACS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9589dd9be0d5c890c51df002860d2fbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MACS_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afc73bfedb3df3a62a64ea086b2556d79">OFS_MACS</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a509d66403a096ddf0fefb995a96da985"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_OP2&#160;&#160;&#160;(0x0008u)  /* Operand 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aebcce4980bb60b8e88201099e31f5e83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_OP2_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a509d66403a096ddf0fefb995a96da985">OFS_OP2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a468834b32396c5c651a31191a3bff31c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_OP2_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a509d66403a096ddf0fefb995a96da985">OFS_OP2</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acfe77f28b188c29f9b6a72007a1d284f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RESLO&#160;&#160;&#160;(0x000Au)  /* Result Low Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab78bf7f5764c88c4fde13139bdb35ced"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RESLO_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfe77f28b188c29f9b6a72007a1d284f">OFS_RESLO</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab9a3acb7f21add864ad44d8a4cdb9820"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RESLO_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfe77f28b188c29f9b6a72007a1d284f">OFS_RESLO</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af86de4fe0592ee679a3b873ab6bef53e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RESHI&#160;&#160;&#160;(0x000Cu)  /* Result High Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a36c2c0e197c1faf1ebabc751f04018d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RESHI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af86de4fe0592ee679a3b873ab6bef53e">OFS_RESHI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a819505312216e409dab0509a66b8d15a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RESHI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af86de4fe0592ee679a3b873ab6bef53e">OFS_RESHI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0c58a1706bc517f31759c32458e6d1a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SUMEXT&#160;&#160;&#160;(0x000Eu)  /* Sum Extend */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6016ea374749ce82a648d76f3f6fe56d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SUMEXT_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0c58a1706bc517f31759c32458e6d1a2">OFS_SUMEXT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54bcba707af8fda5db0e79678e2a4945"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SUMEXT_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0c58a1706bc517f31759c32458e6d1a2">OFS_SUMEXT</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6273db4bc5bd1150badeb0669d78ecd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY32CTL0&#160;&#160;&#160;(0x002Cu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8274aad09c9d869a38382f850b322526"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY32CTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6273db4bc5bd1150badeb0669d78ecd">OFS_MPY32CTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7d2cc7f0087423874b2168cd0c63752f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY32CTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6273db4bc5bd1150badeb0669d78ecd">OFS_MPY32CTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a23293e7b79758a5385abf0e65532956c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY32L&#160;&#160;&#160;(0x0010u)  /* 32-bit operand 1 - multiply - low word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4d23a68243ee36bb54afaaa2841cbd13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY32L_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23293e7b79758a5385abf0e65532956c">OFS_MPY32L</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a30db8a4cf2f2251e3b2be7fc91f0627d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY32L_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23293e7b79758a5385abf0e65532956c">OFS_MPY32L</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a991c15c03bb03a644ba68a82a1785581"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY32H&#160;&#160;&#160;(0x0012u)  /* 32-bit operand 1 - multiply - high word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae0fc1d1b2a8f0d8ea3833ba3bb983995"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY32H_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a991c15c03bb03a644ba68a82a1785581">OFS_MPY32H</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa84e7ed9a2b0eb5969d06dee7b5ecf01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY32H_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a991c15c03bb03a644ba68a82a1785581">OFS_MPY32H</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aced3bcc79641c5e0737e4ee4de359c20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPYS32L&#160;&#160;&#160;(0x0014u)  /* 32-bit operand 1 - signed multiply - low word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a278a3620b1d0ee1fb1196105aaeac359"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPYS32L_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aced3bcc79641c5e0737e4ee4de359c20">OFS_MPYS32L</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8be9fef708a61d8fdc11258d307f5f50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPYS32L_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aced3bcc79641c5e0737e4ee4de359c20">OFS_MPYS32L</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afcc6f45060d8c4918ea4f3a9985d0249"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPYS32H&#160;&#160;&#160;(0x0016u)  /* 32-bit operand 1 - signed multiply - high word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac7203ff3faaee88cb60d7f2fa56b3ff6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPYS32H_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afcc6f45060d8c4918ea4f3a9985d0249">OFS_MPYS32H</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a022e64254bb822f01154deb7e767bbd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPYS32H_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afcc6f45060d8c4918ea4f3a9985d0249">OFS_MPYS32H</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f28ce11dc0053df220cadb60953b80a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MAC32L&#160;&#160;&#160;(0x0018u)  /* 32-bit operand 1 - multiply accumulate - low word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8170ee1dff8262dd1d59dee7763225bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MAC32L_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f28ce11dc0053df220cadb60953b80a">OFS_MAC32L</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a467319cad1655604e5cb7b35eca31fab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MAC32L_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f28ce11dc0053df220cadb60953b80a">OFS_MAC32L</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a51d4654b593c136c17024a233e16c856"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MAC32H&#160;&#160;&#160;(0x001Au)  /* 32-bit operand 1 - multiply accumulate - high word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2c6084890e10cdb20855866e4a509226"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MAC32H_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a51d4654b593c136c17024a233e16c856">OFS_MAC32H</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4e78ddb0432c9963f2bcc7bfd2f8d64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MAC32H_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a51d4654b593c136c17024a233e16c856">OFS_MAC32H</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad697d71c657c2fe1a922202f04fe3dab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MACS32L&#160;&#160;&#160;(0x001Cu)  /* 32-bit operand 1 - signed multiply accumulate - low word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaca91a04dbad94efa8e11d39783e2146"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MACS32L_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad697d71c657c2fe1a922202f04fe3dab">OFS_MACS32L</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aca26a24923663524b50a0446caa6a1c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MACS32L_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad697d71c657c2fe1a922202f04fe3dab">OFS_MACS32L</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abeb1361dbfa47d377b334be4465a8125"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MACS32H&#160;&#160;&#160;(0x001Eu)  /* 32-bit operand 1 - signed multiply accumulate - high word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4c25306cb3008282edac8735b644635a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MACS32H_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abeb1361dbfa47d377b334be4465a8125">OFS_MACS32H</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d2c777953ad8837af1f757514bebc4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MACS32H_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abeb1361dbfa47d377b334be4465a8125">OFS_MACS32H</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae1165a23f0179cf0ccaefa3dac6bc356"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_OP2L&#160;&#160;&#160;(0x0020u)  /* 32-bit operand 2 - low word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adada7289b43ebe468bf8f7b3968ce611"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_OP2L_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae1165a23f0179cf0ccaefa3dac6bc356">OFS_OP2L</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7b598ef6078bfec7895ec0473feaa317"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_OP2L_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae1165a23f0179cf0ccaefa3dac6bc356">OFS_OP2L</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a35a8ac2fb003eceec3299062857f2090"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_OP2H&#160;&#160;&#160;(0x0022u)  /* 32-bit operand 2 - high word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a69bc8c2b701eb5d7718226524a16a677"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_OP2H_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a35a8ac2fb003eceec3299062857f2090">OFS_OP2H</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a30a3f4e1b4ee6bc0115efc082c414352"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_OP2H_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a35a8ac2fb003eceec3299062857f2090">OFS_OP2H</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3bd7392d13b9023f7adac21988fb09c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RES0&#160;&#160;&#160;(0x0024u)  /* 32x32-bit result 0 - least significant word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1427eebc9ef75959ec900c9229900e6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RES0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3bd7392d13b9023f7adac21988fb09c">OFS_RES0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4b0ccf348409a1205ed45774f0940281"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RES0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab3bd7392d13b9023f7adac21988fb09c">OFS_RES0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1b4fc07cb46b3dbe9ed621891655b510"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RES1&#160;&#160;&#160;(0x0026u)  /* 32x32-bit result 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a90fe9f9030188b9e2fd811b0311077e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RES1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1b4fc07cb46b3dbe9ed621891655b510">OFS_RES1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54975b1ce9aa1195bd14db70d7310d8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RES1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1b4fc07cb46b3dbe9ed621891655b510">OFS_RES1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0a2f54e20accfefdc9cdb6b3ad63d56c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RES2&#160;&#160;&#160;(0x0028u)  /* 32x32-bit result 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a032ab223ba00edeba031ac70f811ff19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RES2_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0a2f54e20accfefdc9cdb6b3ad63d56c">OFS_RES2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5fa8565069ea214b0009a274289d67ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RES2_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0a2f54e20accfefdc9cdb6b3ad63d56c">OFS_RES2</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4da581b0109330ebedcab58c5ab897a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RES3&#160;&#160;&#160;(0x002Au)  /* 32x32-bit result 3 - most significant word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a72a0127c0c6307f35de92841ebf4c3d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RES3_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4da581b0109330ebedcab58c5ab897a">OFS_RES3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a333438ff9a3e013c1f66fb60b57f96ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RES3_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4da581b0109330ebedcab58c5ab897a">OFS_RES3</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0c58a1706bc517f31759c32458e6d1a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SUMEXT&#160;&#160;&#160;(0x000Eu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6016ea374749ce82a648d76f3f6fe56d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SUMEXT_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0c58a1706bc517f31759c32458e6d1a2">OFS_SUMEXT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54bcba707af8fda5db0e79678e2a4945"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SUMEXT_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0c58a1706bc517f31759c32458e6d1a2">OFS_SUMEXT</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6273db4bc5bd1150badeb0669d78ecd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY32CTL0&#160;&#160;&#160;(0x002Cu)  /* MPY32 Control Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8274aad09c9d869a38382f850b322526"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY32CTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6273db4bc5bd1150badeb0669d78ecd">OFS_MPY32CTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7d2cc7f0087423874b2168cd0c63752f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY32CTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af6273db4bc5bd1150badeb0669d78ecd">OFS_MPY32CTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3f8762715ab839833e45715cdd877eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPY_B&#160;&#160;&#160;MPY_L      /* Multiply Unsigned/Operand 1 (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afcaf7caeb67e8ca4cf610c57fc5ba400"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYS_B&#160;&#160;&#160;MPYS_L     /* Multiply Signed/Operand 1 (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabb4e74d9186009d4c57ff3de5c967e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAC_B&#160;&#160;&#160;MAC_L      /* Multiply Unsigned and Accumulate/Operand 1 (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6be4c8028e309ddb26fa4998006a68df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MACS_B&#160;&#160;&#160;MACS_L     /* Multiply Signed and Accumulate/Operand 1 (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1cf3f557520146d81b61f5c16f3aab27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OP2_B&#160;&#160;&#160;OP2_L      /* Operand 2 (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a02d3e80e92da4a0c609e6eea0b5fabd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPY32L_B&#160;&#160;&#160;MPY32L_L   /* 32-bit operand 1 - multiply - low word (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a36802ba9dfbf6bd68c1e4153a103effb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPY32H_B&#160;&#160;&#160;MPY32H_L   /* 32-bit operand 1 - multiply - high word (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad0fb78d92774b74f3ba4e3e288c45f4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYS32L_B&#160;&#160;&#160;MPYS32L_L  /* 32-bit operand 1 - signed multiply - low word (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a23082fd580733d39c859bd2973f250a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYS32H_B&#160;&#160;&#160;MPYS32H_L  /* 32-bit operand 1 - signed multiply - high word (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29604cf1162b1ea76486d503ed92bb82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAC32L_B&#160;&#160;&#160;MAC32L_L   /* 32-bit operand 1 - multiply accumulate - low word (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8410a25abd99d78251403b3478b8734e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAC32H_B&#160;&#160;&#160;MAC32H_L   /* 32-bit operand 1 - multiply accumulate - high word (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad08c0969a6456b29f30c0a9a98f1f376"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MACS32L_B&#160;&#160;&#160;MACS32L_L  /* 32-bit operand 1 - signed multiply accumulate - low word (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a718871821cb3841d85001809133fdc2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MACS32H_B&#160;&#160;&#160;MACS32H_L  /* 32-bit operand 1 - signed multiply accumulate - high word (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af2d1b885729df6c52972e3199b72b43c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OP2L_B&#160;&#160;&#160;OP2L_L     /* 32-bit operand 2 - low word (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a02730e5c67ec959081ef597d21eccc02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OP2H_B&#160;&#160;&#160;OP2H_L     /* 32-bit operand 2 - high word (Byte Access) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f809a04b35cc070e23387e9f13e2da7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYC&#160;&#160;&#160;(0x0001u)  /* Carry of the multiplier */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2c767b9435083f1e7d4d84e2b8db78d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYFRAC&#160;&#160;&#160;(0x0004u)  /* Fractional mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a24894360345ef1ad8f534cb144f5eceb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYSAT&#160;&#160;&#160;(0x0008u)  /* Saturation mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a78a0d7c6b600a94b28354c57984408"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYM0&#160;&#160;&#160;(0x0010u)  /* Multiplier mode Bit:0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3da12e08149500229bd2ff69d108f5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYM1&#160;&#160;&#160;(0x0020u)  /* Multiplier mode Bit:1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a317baf25b83723ce0784e615bf2d82c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OP1_32&#160;&#160;&#160;(0x0040u)  /* Bit-width of operand 1 0:16Bit / 1:32Bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a675588748a931c45eb9f05067f93160e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OP2_32&#160;&#160;&#160;(0x0080u)  /* Bit-width of operand 2 0:16Bit / 1:32Bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac5ad0a15e60b79e3fc62fcf81b9e859f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYDLYWRTEN&#160;&#160;&#160;(0x0100u)  /* Delayed write enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1065e6be583835c75c3546daa406b270"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYDLY32&#160;&#160;&#160;(0x0200u)  /* Delayed write mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada7837e56418ee2dc0a61b51a702094d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYC_L&#160;&#160;&#160;(0x0001u)  /* Carry of the multiplier */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d6024ffd0b1e3f5cbc61b7ea6e26b8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYFRAC_L&#160;&#160;&#160;(0x0004u)  /* Fractional mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aac0667f089eb8091a0cf228a6f7861af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYSAT_L&#160;&#160;&#160;(0x0008u)  /* Saturation mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd6e00d82be94b71faa7b27b6591ed02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYM0_L&#160;&#160;&#160;(0x0010u)  /* Multiplier mode Bit:0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3c364e73d70f1b047ff97cf5dd1d6c9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYM1_L&#160;&#160;&#160;(0x0020u)  /* Multiplier mode Bit:1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a08606b563fb3c93dd6d991be84160f41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OP1_32_L&#160;&#160;&#160;(0x0040u)  /* Bit-width of operand 1 0:16Bit / 1:32Bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab5874a979f310c898310bdb8f2a943cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OP2_32_L&#160;&#160;&#160;(0x0080u)  /* Bit-width of operand 2 0:16Bit / 1:32Bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3a3b33e4251f62b6e23cde980126d4b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYDLYWRTEN_H&#160;&#160;&#160;(0x0001u)  /* Delayed write enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6e79910c316464a44eddf08e7a06373"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYDLY32_H&#160;&#160;&#160;(0x0002u)  /* Delayed write mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1b0fcf19a97d3c20c34d5f7f32221786"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYM_0&#160;&#160;&#160;(0x0000u)  /* Multiplier mode: MPY */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab9bc5dae03b0f222386f3995527a54d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYM_1&#160;&#160;&#160;(0x0010u)  /* Multiplier mode: MPYS */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af82c1eb4f6e152bc4a336bb1ee944da6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYM_2&#160;&#160;&#160;(0x0020u)  /* Multiplier mode: MAC */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a59b1ebf7b8a94ea37f2345f839a95388"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYM_3&#160;&#160;&#160;(0x0030u)  /* Multiplier mode: MACS */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a98839ecd26856ff99477792e4ab660df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYM__MPY&#160;&#160;&#160;(0x0000u)  /* Multiplier mode: MPY */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a60c9f521f0785ebcc60fdaeb1f627338"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYM__MPYS&#160;&#160;&#160;(0x0010u)  /* Multiplier mode: MPYS */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d89be5b989a16ad21e2c5f5c1e4d46d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYM__MAC&#160;&#160;&#160;(0x0020u)  /* Multiplier mode: MAC */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a964dae3bc24c08f6b2402485a81c9cf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MPYM__MACS&#160;&#160;&#160;(0x0030u)  /* Multiplier mode: MACS */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afe81cd637b6107777f11402044195459"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMAPKEYID&#160;&#160;&#160;(0x0000u)  /* Port Mapping Key register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5113252b3fd7c940e3fab02d3c7f366c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMAPKEYID_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afe81cd637b6107777f11402044195459">OFS_PMAPKEYID</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6bb35050a4520078bce90f6ec5c1471e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMAPKEYID_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afe81cd637b6107777f11402044195459">OFS_PMAPKEYID</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4382dd5dcc4bdf77174d9b2e96f7546"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMAPCTL&#160;&#160;&#160;(0x0002u)  /* Port Mapping control register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0aa4818a6afe1518c9ebcb31075f3bad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMAPCTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4382dd5dcc4bdf77174d9b2e96f7546">OFS_PMAPCTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0db21fc4f721a3e92b1235789a98a2f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMAPCTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad4382dd5dcc4bdf77174d9b2e96f7546">OFS_PMAPCTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af2077383eabe97a2b4618de7a0a22991"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMAPKEY&#160;&#160;&#160;(0x2D52u)  /* Port Mapping Key */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3eb69b8ee8e19177020d9ef629545e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMAPPWD&#160;&#160;&#160;PMAPKEYID /* Legacy Definition: Mapping Key register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a32ecc7ae163d5e9a4172cc92060f18ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMAPPW&#160;&#160;&#160;(0x2D52u)  /* Legacy Definition: Port Mapping Password */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a106fccdebf378739ecb52a323617b547"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMAPLOCKED&#160;&#160;&#160;(0x0001u)  /* Port Mapping Lock bit. Read only */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6da4120a01ccea0bfb1400aec522dbed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMAPRECFG&#160;&#160;&#160;(0x0002u)  /* Port Mapping re-configuration control bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a25efc09486b77ee9266e050d76210d57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMAPLOCKED_L&#160;&#160;&#160;(0x0001u)  /* Port Mapping Lock bit. Read only */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a86dee611f9e02eafe86c9f6713e477a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMAPRECFG_L&#160;&#160;&#160;(0x0002u)  /* Port Mapping re-configuration control bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a918a328e128fcafd45859d04f39ff2ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMMCTL0&#160;&#160;&#160;(0x0000u)  /* PMM Control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad5001fb6217e362ca03c82bcbc374bb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMMCTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a918a328e128fcafd45859d04f39ff2ba">OFS_PMMCTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa76255f4ccf1ea0069b6d7affa855199"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMMCTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a918a328e128fcafd45859d04f39ff2ba">OFS_PMMCTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ec4cc13d38dcdcd88ce98b5930bcaa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMMCTL1&#160;&#160;&#160;(0x0002u)  /* PMM Control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abcc708a389109716a6b423c197b9fd30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMMCTL1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ec4cc13d38dcdcd88ce98b5930bcaa5">OFS_PMMCTL1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acfe0283a46ba4c558fdc970b7c4c3775"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMMCTL1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ec4cc13d38dcdcd88ce98b5930bcaa5">OFS_PMMCTL1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a55786c82054f6c4deead9478f11acf56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SVSMHCTL&#160;&#160;&#160;(0x0004u)  /* SVS and SVM high side control register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af72627f0795033c69f7a1bdb91d7fa05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SVSMHCTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a55786c82054f6c4deead9478f11acf56">OFS_SVSMHCTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b64888c867572c6846b7337a6a5ebe8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SVSMHCTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a55786c82054f6c4deead9478f11acf56">OFS_SVSMHCTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaab8b6279c89d754441483ca615b0ab8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SVSMLCTL&#160;&#160;&#160;(0x0006u)  /* SVS and SVM low side control register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a517e1a37d28dbb6796e0afb890956d1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SVSMLCTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaab8b6279c89d754441483ca615b0ab8">OFS_SVSMLCTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a220275c71926f1d8695062a057cbdbfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SVSMLCTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaab8b6279c89d754441483ca615b0ab8">OFS_SVSMLCTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9445d2be5b1a20607e9d541a945463f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SVSMIO&#160;&#160;&#160;(0x0008u)  /* SVSIN and SVSOUT control register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a927c2ce126c4caa78e212be81382cd18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SVSMIO_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9445d2be5b1a20607e9d541a945463f9">OFS_SVSMIO</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1cbb28cccbe084812f92bb5212a34336"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SVSMIO_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9445d2be5b1a20607e9d541a945463f9">OFS_SVSMIO</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad7bf5f26319b532d2a37739118c1f8a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMMIFG&#160;&#160;&#160;(0x000Cu)  /* PMM Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a393d2e46fcb6019acc18701b4218abbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMMIFG_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad7bf5f26319b532d2a37739118c1f8a8">OFS_PMMIFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2ac4c1c145da86e66711ead4bcfc60da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMMIFG_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad7bf5f26319b532d2a37739118c1f8a8">OFS_PMMIFG</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0b8cc9c3455e89f126c8451d157e6884"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMMRIE&#160;&#160;&#160;(0x000Eu)  /* PMM and RESET Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d922c84ab227bf5982a14d3538118b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMMRIE_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b8cc9c3455e89f126c8451d157e6884">OFS_PMMRIE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad346057280c82bb8e750b73118830377"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PMMRIE_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0b8cc9c3455e89f126c8451d157e6884">OFS_PMMRIE</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2192f26122894bc395b49dfccbb0eeb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMPW&#160;&#160;&#160;(0xA500u)  /* PMM Register Write Password */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49e3c0233887d13ad743b4fe9c0c8b6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMPW_H&#160;&#160;&#160;(0xA5)    /* PMM Register Write Password for high word access */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac93e4073791008944595ee0f2db5315e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMCOREV0&#160;&#160;&#160;(0x0001u)  /* PMM Core Voltage Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeb4103d93ade051e19079e9ed1ae2ec7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMCOREV1&#160;&#160;&#160;(0x0002u)  /* PMM Core Voltage Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9510e7e43812d174f09da846a2a6c0c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMSWBOR&#160;&#160;&#160;(0x0004u)  /* PMM Software BOR */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4ca726de821b83c3a85b10d06770cd1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMSWPOR&#160;&#160;&#160;(0x0008u)  /* PMM Software POR */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e4f8f522dd962a55aade291cc6f5318"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMREGOFF&#160;&#160;&#160;(0x0010u)  /* PMM Turn Regulator off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabe34a84662ee69764526ef86b720a25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMHPMRE&#160;&#160;&#160;(0x0080u)  /* PMM Global High Power Module Request Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af9032d8f5bb12f4616faa7c503a38d46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMCOREV0_L&#160;&#160;&#160;(0x0001u)  /* PMM Core Voltage Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab630b8cc424335f03a03207e354968c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMCOREV1_L&#160;&#160;&#160;(0x0002u)  /* PMM Core Voltage Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3eec5806996058502840ce19a8dc808d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMSWBOR_L&#160;&#160;&#160;(0x0004u)  /* PMM Software BOR */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa3fac143314ee136a8c0a19d166845b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMSWPOR_L&#160;&#160;&#160;(0x0008u)  /* PMM Software POR */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aab2167ed0abe167dea36d883600390bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMREGOFF_L&#160;&#160;&#160;(0x0010u)  /* PMM Turn Regulator off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a248a3812c85a5e20287046b4ce931f69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMHPMRE_L&#160;&#160;&#160;(0x0080u)  /* PMM Global High Power Module Request Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34ca0e5c11c8b5df96c3c0897728ca8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMCOREV_0&#160;&#160;&#160;(0x0000u)  /* PMM Core Voltage 0 (1.35V) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a503996ac8895fb0561ccb3117f3191f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMCOREV_1&#160;&#160;&#160;(0x0001u)  /* PMM Core Voltage 1 (1.55V) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a63b63c1eb90280f6932fa6c20a28ee15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMCOREV_2&#160;&#160;&#160;(0x0002u)  /* PMM Core Voltage 2 (1.75V) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4aa3f2a0135a48433168c58a596e88da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMCOREV_3&#160;&#160;&#160;(0x0003u)  /* PMM Core Voltage 3 (1.85V) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a03c25d522a8aab3e9665db6eac6bf923"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMREFMD&#160;&#160;&#160;(0x0001u)  /* PMM Reference Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a456d20ee62641fb6cc1889eb3ace8a0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMCMD0&#160;&#160;&#160;(0x0010u)  /* PMM Voltage Regulator Current Mode Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a850dbf76f57da18db1fb827b04af1eaf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMCMD1&#160;&#160;&#160;(0x0020u)  /* PMM Voltage Regulator Current Mode Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2489ee605f093bda1c212fde5dbf57ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMREFMD_L&#160;&#160;&#160;(0x0001u)  /* PMM Reference Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f713ff5b9696c2f1d49582cc345dd5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMCMD0_L&#160;&#160;&#160;(0x0010u)  /* PMM Voltage Regulator Current Mode Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b0f7a54c428ecf54c7e247401e8ab65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMCMD1_L&#160;&#160;&#160;(0x0020u)  /* PMM Voltage Regulator Current Mode Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2bd1b9882e030ea70619adbd1c8c4995"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMHRRL0&#160;&#160;&#160;(0x0001u)  /* SVS and SVM high side Reset Release Voltage Level Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac5d6404ca0c5b3356f133ece9298ed5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMHRRL1&#160;&#160;&#160;(0x0002u)  /* SVS and SVM high side Reset Release Voltage Level Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a59e1d68731a18fc77fb14f1f5d236077"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMHRRL2&#160;&#160;&#160;(0x0004u)  /* SVS and SVM high side Reset Release Voltage Level Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aef4c18f635a2380aec14d2ec3e0c0ea3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMHDLYST&#160;&#160;&#160;(0x0008u)  /* SVS and SVM high side delay status */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aae7b3b0f6435a4cbb164ced87f3128aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHMD&#160;&#160;&#160;(0x0010u)  /* SVS high side mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad9335a7d833caf67e1cce14346411b9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMHEVM&#160;&#160;&#160;(0x0040u)  /* SVS and SVM high side event mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7f873c8eefc82615b2cd88daedfc875c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMHACE&#160;&#160;&#160;(0x0080u)  /* SVS and SVM high side auto control enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5ca437ed8937ea00138aa24bfc662dc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHRVL0&#160;&#160;&#160;(0x0100u)  /* SVS high side reset voltage level Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc5d46b8188e4fbf37ea04aa5db106d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHRVL1&#160;&#160;&#160;(0x0200u)  /* SVS high side reset voltage level Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa303492df56594c301a5d90a85dfcfce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHE&#160;&#160;&#160;(0x0400u)  /* SVS high side enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4ced66067fb45c4c012b5a83fec3ad23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHFP&#160;&#160;&#160;(0x0800u)  /* SVS high side full performace mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9f518f55f54404afb9386faed66e7fc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMHOVPE&#160;&#160;&#160;(0x1000u)  /* SVM high side over-voltage enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a79ec91d113a53e08d99d7df061bb99cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMHE&#160;&#160;&#160;(0x4000u)  /* SVM high side enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae517f8363962d439584b2f19a8a16734"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMHFP&#160;&#160;&#160;(0x8000u)  /* SVM high side full performace mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0f7c0a26573e77ef4704aedadace3294"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMHRRL0_L&#160;&#160;&#160;(0x0001u)  /* SVS and SVM high side Reset Release Voltage Level Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a473de306e464eceb01b22e1c20866c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMHRRL1_L&#160;&#160;&#160;(0x0002u)  /* SVS and SVM high side Reset Release Voltage Level Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab0558fa1d26949dea8daa56771770d5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMHRRL2_L&#160;&#160;&#160;(0x0004u)  /* SVS and SVM high side Reset Release Voltage Level Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4e0b3b7a7554ff1540d60bf54b63a57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMHDLYST_L&#160;&#160;&#160;(0x0008u)  /* SVS and SVM high side delay status */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7b93d2e75c2564f78b01a7aaf4a2b6ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHMD_L&#160;&#160;&#160;(0x0010u)  /* SVS high side mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae51234aba69ed333f2d0f02659e7d00b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMHEVM_L&#160;&#160;&#160;(0x0040u)  /* SVS and SVM high side event mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acce758ab6032f4655d7f3ea2432bf822"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMHACE_L&#160;&#160;&#160;(0x0080u)  /* SVS and SVM high side auto control enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a774a758f35280da84de8cfd3937e3974"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHRVL0_H&#160;&#160;&#160;(0x0001u)  /* SVS high side reset voltage level Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6425c803d38e87f42d2fa26f098306fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHRVL1_H&#160;&#160;&#160;(0x0002u)  /* SVS high side reset voltage level Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a98d6b488a38c640162374d38c03cd9d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHE_H&#160;&#160;&#160;(0x0004u)  /* SVS high side enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5d58a62c5416c19857904bdecff20411"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHFP_H&#160;&#160;&#160;(0x0008u)  /* SVS high side full performace mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a24e47047818554724256ba132138fe35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMHOVPE_H&#160;&#160;&#160;(0x0010u)  /* SVM high side over-voltage enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa3714d57d7ffa52b6ded0bec5f445455"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMHE_H&#160;&#160;&#160;(0x0040u)  /* SVM high side enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a69c96e28bd91e791476c7a38d709777e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMHFP_H&#160;&#160;&#160;(0x0080u)  /* SVM high side full performace mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81b76437db1610ce338ac1607a3ca695"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMHRRL_0&#160;&#160;&#160;(0x0000u)  /* SVS and SVM high side Reset Release Voltage Level 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab2b921df43e0ad36372ab1cce4be0d76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMHRRL_1&#160;&#160;&#160;(0x0001u)  /* SVS and SVM high side Reset Release Voltage Level 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c6eb4d3a7e770c5f0379f2a79130112"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMHRRL_2&#160;&#160;&#160;(0x0002u)  /* SVS and SVM high side Reset Release Voltage Level 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa679d0cb235161a61a93565f07a1274c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMHRRL_3&#160;&#160;&#160;(0x0003u)  /* SVS and SVM high side Reset Release Voltage Level 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac4473602d37e45cce6238c3733f856d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMHRRL_4&#160;&#160;&#160;(0x0004u)  /* SVS and SVM high side Reset Release Voltage Level 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4827b23b8a80c80b677943d273bc965"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMHRRL_5&#160;&#160;&#160;(0x0005u)  /* SVS and SVM high side Reset Release Voltage Level 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4de42e3abe38b77f5d2d050818f14c4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMHRRL_6&#160;&#160;&#160;(0x0006u)  /* SVS and SVM high side Reset Release Voltage Level 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae40c613f405992f30cb494b1a9ff8a0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMHRRL_7&#160;&#160;&#160;(0x0007u)  /* SVS and SVM high side Reset Release Voltage Level 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a630f3d34677f3453118af180757df2cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHRVL_0&#160;&#160;&#160;(0x0000u)  /* SVS high side Reset Release Voltage Level 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa045f1ced9c5d6aba2b0536ac6337784"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHRVL_1&#160;&#160;&#160;(0x0100u)  /* SVS high side Reset Release Voltage Level 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e04eb4c3dba501de3aceeec80619805"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHRVL_2&#160;&#160;&#160;(0x0200u)  /* SVS high side Reset Release Voltage Level 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa68ce64af75b003570b88cbb7b218c88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHRVL_3&#160;&#160;&#160;(0x0300u)  /* SVS high side Reset Release Voltage Level 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2ce40f3d9429cd53526d1c0d5b60136a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMLRRL0&#160;&#160;&#160;(0x0001u)  /* SVS and SVM low side Reset Release Voltage Level Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a24731066f5e1816ea44f16ca2235df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMLRRL1&#160;&#160;&#160;(0x0002u)  /* SVS and SVM low side Reset Release Voltage Level Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afced9793b1862636f11630e8929adde5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMLRRL2&#160;&#160;&#160;(0x0004u)  /* SVS and SVM low side Reset Release Voltage Level Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7f40d3f15c2ade298b141733054e679a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMLDLYST&#160;&#160;&#160;(0x0008u)  /* SVS and SVM low side delay status */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6590ae9c9c23ec53f46cd7272033fd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLMD&#160;&#160;&#160;(0x0010u)  /* SVS low side mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a19de50cfb976e67d7f60a071c4ca888b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMLEVM&#160;&#160;&#160;(0x0040u)  /* SVS and SVM low side event mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa23d2a7bf55c61f0d59f6571cc68679a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMLACE&#160;&#160;&#160;(0x0080u)  /* SVS and SVM low side auto control enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a217447b1a6dc72e1d30b9c8c162e2764"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLRVL0&#160;&#160;&#160;(0x0100u)  /* SVS low side reset voltage level Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa34b51ea590a89057cfd021791e3e2f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLRVL1&#160;&#160;&#160;(0x0200u)  /* SVS low side reset voltage level Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a775b67a8c2df6ecf7225c8de70631ead"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLE&#160;&#160;&#160;(0x0400u)  /* SVS low side enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a96da495861511beff7bc15cfda039842"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLFP&#160;&#160;&#160;(0x0800u)  /* SVS low side full performace mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abceb522dc4f8ea86d0d8345de7f323dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMLOVPE&#160;&#160;&#160;(0x1000u)  /* SVM low side over-voltage enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a80f9b1f14a3e0b92470f442c97da6688"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMLE&#160;&#160;&#160;(0x4000u)  /* SVM low side enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a20e2a72c8e226026785a846c22ae4cc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMLFP&#160;&#160;&#160;(0x8000u)  /* SVM low side full performace mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e30676ec8fd54a6264de0b82d0bc305"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMLRRL0_L&#160;&#160;&#160;(0x0001u)  /* SVS and SVM low side Reset Release Voltage Level Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af0f3903e3c3123041882671ac0454b3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMLRRL1_L&#160;&#160;&#160;(0x0002u)  /* SVS and SVM low side Reset Release Voltage Level Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a90266856a37118659be9a3817dfa1959"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMLRRL2_L&#160;&#160;&#160;(0x0004u)  /* SVS and SVM low side Reset Release Voltage Level Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adc3adea7b93454606cf60087119fa6f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMLDLYST_L&#160;&#160;&#160;(0x0008u)  /* SVS and SVM low side delay status */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0760af6d5f4cdc5d78348db8087f937b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLMD_L&#160;&#160;&#160;(0x0010u)  /* SVS low side mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a607f16160457e342113206e2ba409bc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMLEVM_L&#160;&#160;&#160;(0x0040u)  /* SVS and SVM low side event mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa70509bf9407a2df33ef6826ccbd6404"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMLACE_L&#160;&#160;&#160;(0x0080u)  /* SVS and SVM low side auto control enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af531998ca2fca6bc6b0448a357ce98a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLRVL0_H&#160;&#160;&#160;(0x0001u)  /* SVS low side reset voltage level Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0db4fa8cba9665b4f723c359effc209e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLRVL1_H&#160;&#160;&#160;(0x0002u)  /* SVS low side reset voltage level Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2bddbcba04562075d42ae452519cd325"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLE_H&#160;&#160;&#160;(0x0004u)  /* SVS low side enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abad92f318537c747cdc5008c86a1b021"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLFP_H&#160;&#160;&#160;(0x0008u)  /* SVS low side full performace mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acaa950bbe788cd9f026e0c528347bb4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMLOVPE_H&#160;&#160;&#160;(0x0010u)  /* SVM low side over-voltage enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af2415df992c4d18bfe32390204549691"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMLE_H&#160;&#160;&#160;(0x0040u)  /* SVM low side enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aecb1c245dbfc6a8cef2607b6ba4ecadc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMLFP_H&#160;&#160;&#160;(0x0080u)  /* SVM low side full performace mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a935df3bfa6091a7d06d6a1499b19d56c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMLRRL_0&#160;&#160;&#160;(0x0000u)  /* SVS and SVM low side Reset Release Voltage Level 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d7c805bba3a506e22f0d3c73bc79b8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMLRRL_1&#160;&#160;&#160;(0x0001u)  /* SVS and SVM low side Reset Release Voltage Level 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae545b647cadcce31122884a614cabb60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMLRRL_2&#160;&#160;&#160;(0x0002u)  /* SVS and SVM low side Reset Release Voltage Level 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a056c715ce8c1d74ad0f649f34d502e9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMLRRL_3&#160;&#160;&#160;(0x0003u)  /* SVS and SVM low side Reset Release Voltage Level 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a12c8fbccd75565649f0718138de9b43b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMLRRL_4&#160;&#160;&#160;(0x0004u)  /* SVS and SVM low side Reset Release Voltage Level 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a94807059246c5bafb8a0d3b242e0965e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMLRRL_5&#160;&#160;&#160;(0x0005u)  /* SVS and SVM low side Reset Release Voltage Level 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a63814b2cb3994ca0a7445a8dee8c5acb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMLRRL_6&#160;&#160;&#160;(0x0006u)  /* SVS and SVM low side Reset Release Voltage Level 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e469ea069fcc83fdc792a0b93ce3258"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMLRRL_7&#160;&#160;&#160;(0x0007u)  /* SVS and SVM low side Reset Release Voltage Level 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab149218315bacc49f70fedcd441a9e56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLRVL_0&#160;&#160;&#160;(0x0000u)  /* SVS low side Reset Release Voltage Level 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d90288ca16c739eadcc482dc3ebe039"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLRVL_1&#160;&#160;&#160;(0x0100u)  /* SVS low side Reset Release Voltage Level 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac8f25ce0faffb71b9a280540fd89bf6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLRVL_2&#160;&#160;&#160;(0x0200u)  /* SVS low side Reset Release Voltage Level 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa18fb066fe2044ec7a22928707543e8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLRVL_3&#160;&#160;&#160;(0x0300u)  /* SVS low side Reset Release Voltage Level 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9710c6e3c4d5775ced667741f84730ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMLOE&#160;&#160;&#160;(0x0008u)  /* SVM low side output enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a124d0fa8a5dff21efb60c0aef8112731"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMLVLROE&#160;&#160;&#160;(0x0010u)  /* SVM low side voltage level reached output enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae8a62fa7e1b66ebc5b8d80dff0ec51bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMOUTPOL&#160;&#160;&#160;(0x0020u)  /* SVMOUT pin polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a179fc93fc1d811a91b688c6d0f9d029d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMHOE&#160;&#160;&#160;(0x0800u)  /* SVM high side output enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aed22b56524db93ecdee32d725ba71d2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMHVLROE&#160;&#160;&#160;(0x1000u)  /* SVM high side voltage level reached output enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae6ac59ee9e43283b9b8901f4c8a4abc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMLOE_L&#160;&#160;&#160;(0x0008u)  /* SVM low side output enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac7ec79fd9528868a2e24814edf4d7987"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMLVLROE_L&#160;&#160;&#160;(0x0010u)  /* SVM low side voltage level reached output enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a69ca4716949e61d7e6baee265c6b2df3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMOUTPOL_L&#160;&#160;&#160;(0x0020u)  /* SVMOUT pin polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa23be25d52fe9cdde01d872748a8dddd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMHOE_H&#160;&#160;&#160;(0x0008u)  /* SVM high side output enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d2a2f68e79048f5b443520926599f5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMHVLROE_H&#160;&#160;&#160;(0x0010u)  /* SVM high side voltage level reached output enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc7c00658ba40ababefe276f6b0acf39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMLDLYIFG&#160;&#160;&#160;(0x0001u)  /* SVS and SVM low side Delay expired interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0486a400b3e8d445da0fde40ab06e1cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMLIFG&#160;&#160;&#160;(0x0002u)  /* SVM low side interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a48a0d078b02c52dafbd527557c0eee03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMLVLRIFG&#160;&#160;&#160;(0x0004u)  /* SVM low side Voltage Level Reached interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac9b13d89a153f6113310b2e67ff1fc2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMHDLYIFG&#160;&#160;&#160;(0x0010u)  /* SVS and SVM high side Delay expired interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa494ce65c8161aafe5beb1bad6d637f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMHIFG&#160;&#160;&#160;(0x0020u)  /* SVM high side interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a85be8bd0bba45f27714e1745107890b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMHVLRIFG&#160;&#160;&#160;(0x0040u)  /* SVM high side Voltage Level Reached interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a922687c524dc555a97196bfe15d87480"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMBORIFG&#160;&#160;&#160;(0x0100u)  /* PMM Software BOR interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3a4f5cc3d2c07ca94f76fc8a1f3a5ee0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMRSTIFG&#160;&#160;&#160;(0x0200u)  /* PMM RESET pin interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a30419e5f57aab47772be0961ce2d7ef8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMPORIFG&#160;&#160;&#160;(0x0400u)  /* PMM Software POR interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a04a325e715ac13f501c494ceafbe7f87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHIFG&#160;&#160;&#160;(0x1000u)  /* SVS low side interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a47f96fae6add6c73834cf9474e21d462"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLIFG&#160;&#160;&#160;(0x2000u)  /* SVS high side interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a621a9e4ea9556495805e22c0cd216ab2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMLPM5IFG&#160;&#160;&#160;(0x8000u)  /* LPM5 indication Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a27b1e92a6d916f33c33cc864af410244"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMLDLYIFG_L&#160;&#160;&#160;(0x0001u)  /* SVS and SVM low side Delay expired interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a03358fd37b55b11ab8bb9487aafcf982"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMLIFG_L&#160;&#160;&#160;(0x0002u)  /* SVM low side interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9527440da0c2bf41e22c32f2ba339128"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMLVLRIFG_L&#160;&#160;&#160;(0x0004u)  /* SVM low side Voltage Level Reached interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afd210108fe2c8927d52e4fbe00867489"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMHDLYIFG_L&#160;&#160;&#160;(0x0010u)  /* SVS and SVM high side Delay expired interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae225b6d1e2061f02ed811cc02fe26d54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMHIFG_L&#160;&#160;&#160;(0x0020u)  /* SVM high side interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a58823671eb5413ae83d9f76c4a89dc56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMHVLRIFG_L&#160;&#160;&#160;(0x0040u)  /* SVM high side Voltage Level Reached interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa9885927e3bcad2479d03c4d2f7d1372"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMBORIFG_H&#160;&#160;&#160;(0x0001u)  /* PMM Software BOR interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaff51d0a4584279ae080d630bd2987b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMRSTIFG_H&#160;&#160;&#160;(0x0002u)  /* PMM RESET pin interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e827223c0ab842cdd5e27655663d71d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMPORIFG_H&#160;&#160;&#160;(0x0004u)  /* PMM Software POR interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adcbb2b8791e5e899b5a446c0bfc29c36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHIFG_H&#160;&#160;&#160;(0x0010u)  /* SVS low side interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a900a746ddf92a6783a89faa3efa06fcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLIFG_H&#160;&#160;&#160;(0x0020u)  /* SVS high side interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adedfae44d9fb08ba87f07ef373f11241"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMLPM5IFG_H&#160;&#160;&#160;(0x0080u)  /* LPM5 indication Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa9d34f054e756584204dafbeb3a2f4aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMRSTLPM5IFG&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a621a9e4ea9556495805e22c0cd216ab2">PMMLPM5IFG</a> /* LPM5 indication Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0869a67380bfb35fbe94f7a317556738"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMLDLYIE&#160;&#160;&#160;(0x0001u)  /* SVS and SVM low side Delay expired interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4dc7e6ea0a22ef5d91f9eb26885ebd5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMLIE&#160;&#160;&#160;(0x0002u)  /* SVM low side interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2dc1f3e39f957958c362384548c6e278"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMLVLRIE&#160;&#160;&#160;(0x0004u)  /* SVM low side Voltage Level Reached interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f5a2a237b6b52b0a94e92798427554d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMHDLYIE&#160;&#160;&#160;(0x0010u)  /* SVS and SVM high side Delay expired interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad6b3c709d20b9e730dc46945f751cd2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMHIE&#160;&#160;&#160;(0x0020u)  /* SVM high side interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e6ff6c838ebabe8819f2e33018b1888"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMHVLRIE&#160;&#160;&#160;(0x0040u)  /* SVM high side Voltage Level Reached interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae4a451f84afdcb72a56993aeb1c00e17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLPE&#160;&#160;&#160;(0x0100u)  /* SVS low side POR enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ea0d1b45887394f970a7b58960c4def"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMLVLRPE&#160;&#160;&#160;(0x0200u)  /* SVM low side Voltage Level reached POR enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e1fd3337b4307cff0e8981f9e092927"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHPE&#160;&#160;&#160;(0x1000u)  /* SVS high side POR enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac63415cc5ce8e7acc29bf5a0cb9d4544"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMHVLRPE&#160;&#160;&#160;(0x2000u)  /* SVM high side Voltage Level reached POR enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8174f18c551b3901f248dabc9729ba81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMLDLYIE_L&#160;&#160;&#160;(0x0001u)  /* SVS and SVM low side Delay expired interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7d47b2671344f25ca486a7576ff7bad1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMLIE_L&#160;&#160;&#160;(0x0002u)  /* SVM low side interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a75766c917cf049939b2557f7e1f0814d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMLVLRIE_L&#160;&#160;&#160;(0x0004u)  /* SVM low side Voltage Level Reached interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9adf143294c4c9a8ae0be82a9844c13f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSMHDLYIE_L&#160;&#160;&#160;(0x0010u)  /* SVS and SVM high side Delay expired interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5927c97ee2ed3ad3a2c2a96801bcb88b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMHIE_L&#160;&#160;&#160;(0x0020u)  /* SVM high side interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad337d1c87c8042737208df006f4d99b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMHVLRIE_L&#160;&#160;&#160;(0x0040u)  /* SVM high side Voltage Level Reached interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4803e02037ab2ce6d22e492ca0b3da69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSLPE_H&#160;&#160;&#160;(0x0001u)  /* SVS low side POR enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aedfa200c254e9398a19bd5369dde7b5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMLVLRPE_H&#160;&#160;&#160;(0x0002u)  /* SVM low side Voltage Level reached POR enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8955881774482579ca4d5236d72f39e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVSHPE_H&#160;&#160;&#160;(0x0010u)  /* SVS high side POR enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4d584ebfb445cfc672890548b7f7feb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVMHVLRPE_H&#160;&#160;&#160;(0x0020u)  /* SVM high side Voltage Level reached POR enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a263dfcb663c0d80dae3acb8cdb76a208"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_LDOKEYPID&#160;&#160;&#160;(0x0000u)       /* LDO Controller peripheral ID and key register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af93cd78800983febb3c59e20a1e4cf6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_LDOKEYPID_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a263dfcb663c0d80dae3acb8cdb76a208">OFS_LDOKEYPID</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a03321d34b73c8f04d4e01d81d92d7b77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_LDOKEYPID_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a263dfcb663c0d80dae3acb8cdb76a208">OFS_LDOKEYPID</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee17e288ce1279ab503c5f4e1e79aca7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PUCTL&#160;&#160;&#160;(0x0004u)       /* PU Control register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3004ddefc9a37789b4cb5af255c62722"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PUCTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee17e288ce1279ab503c5f4e1e79aca7">OFS_PUCTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9113de51591de58b730cf39217c44c6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_PUCTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aee17e288ce1279ab503c5f4e1e79aca7">OFS_PUCTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4bfdb56f07b478a07ec67974ffe46372"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_LDOPWRCTL&#160;&#160;&#160;(0x0008u)       /* LDO Power control register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8bf24a5110b9d859738604c8c07b04a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_LDOPWRCTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4bfdb56f07b478a07ec67974ffe46372">OFS_LDOPWRCTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4d77e908730a612c4c440e9e95540835"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_LDOPWRCTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4bfdb56f07b478a07ec67974ffe46372">OFS_LDOPWRCTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ca7c6bc7e62f3bc2ec620dbfc331011"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDOKEY&#160;&#160;&#160;(0x9628u)       /* LDO Control Register key */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a726978a9a2efe7b2cfaeb7ef47ede009"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDOKEYID&#160;&#160;&#160;LDOKEYPID      /* Legacy Definiton */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a016c3ffc13e0051a77f417668cd64795"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PUOUT0&#160;&#160;&#160;(0x0001u)  /* PU - PU Output Signal Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ea57f13c2c4ccfb7116f48c22baf17e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PUOUT1&#160;&#160;&#160;(0x0002u)  /* PU - PU Output Signal Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34c339ad78190c92907ce033cdca483c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PUIN0&#160;&#160;&#160;(0x0004u)  /* PU - PU0/DP Input Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a044383a70c9918dc60d1637851a8519e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PUIN1&#160;&#160;&#160;(0x0008u)  /* PU - PU1/DM Input Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40fabfc31a2e6de08e72413d721fc197"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PUOPE&#160;&#160;&#160;(0x0020u)  /* PU - Port Output Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a04e6b1f9d355ef3cb254ce49bc096ddd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PUIPE&#160;&#160;&#160;(0x0100u)  /* PU - PHY Single Ended Input enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a86afe34f6c60fcd3193f980f429b9706"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PUOUT0_L&#160;&#160;&#160;(0x0001u)  /* PU - PU Output Signal Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab61d7f654a0468cf7731a0a747280ef2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PUOUT1_L&#160;&#160;&#160;(0x0002u)  /* PU - PU Output Signal Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa9bc48d479d15d7d72e527adda96ed1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PUIN0_L&#160;&#160;&#160;(0x0004u)  /* PU - PU0/DP Input Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f0c2fac4fe8f2e8f2c40c8783e3647c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PUIN1_L&#160;&#160;&#160;(0x0008u)  /* PU - PU1/DM Input Data */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad81a2686197935519a8925fce36ab3cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PUOPE_L&#160;&#160;&#160;(0x0020u)  /* PU - Port Output Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af9df6773ea70a77010b52578c81a9bb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PUIPE_H&#160;&#160;&#160;(0x0001u)  /* PU - PHY Single Ended Input enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6782273dcc4eea596a229c07a8a68e1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PUDIR&#160;&#160;&#160;(0x0020u)  /* Legacy Definiton */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab8c87ad35ceb9fe7ba234c6a3f70af3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PSEIEN&#160;&#160;&#160;(0x0100u)  /* Legacy Definiton */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af8a672eb54d257bfbe74863ca9759ca1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDOOVLIFG&#160;&#160;&#160;(0x0001u)  /* PU - LDOO Overload Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adc39bf02142428e2b27f0a457973a1f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDOONIFG&#160;&#160;&#160;(0x0002u)  /* PU - LDOI &quot;Coming ON&quot; Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d0a85dd7f2ba1fa457fe8a5e5d96045"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDOOFFIFG&#160;&#160;&#160;(0x0004u)  /* PU - LDOI &quot;Going OFF&quot; Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a392e7ced62ab8b58e008c4d9dbe516b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDOBGVBV&#160;&#160;&#160;(0x0008u)  /* PU - LDO Bandgap and LDOI valid */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1128d23952aed0e472c98240778fc2fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OVLAOFF&#160;&#160;&#160;(0x0020u)  /* PU - LDO overload auto off enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a30a8c738866ea614a6e067fe9596b055"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDOOVLIE&#160;&#160;&#160;(0x0100u)  /* PU - Overload indication Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5fb2501d593b9c0a87e022b6ad6b7872"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDOONIE&#160;&#160;&#160;(0x0200u)  /* PU - LDOI &quot;Coming ON&quot; Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a96a7eb2873d3a9c44f794782d065f4da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDOOFFIE&#160;&#160;&#160;(0x0400u)  /* PU - LDOI &quot;Going OFF&quot; Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae243fa8e1d83931c60dda2fd4f03473a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDOEN&#160;&#160;&#160;(0x0800u)  /* PU - LDO Enable (3.3V) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6046b317f7b732d41a14aaee483aa333"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDOOVLIFG_L&#160;&#160;&#160;(0x0001u)  /* PU - LDOO Overload Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a62cdfd8bb3807f9a49065f62ce00b04e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDOONIFG_L&#160;&#160;&#160;(0x0002u)  /* PU - LDOI &quot;Coming ON&quot; Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81c9818ff07f0ad24f98983a8681189f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDOOFFIFG_L&#160;&#160;&#160;(0x0004u)  /* PU - LDOI &quot;Going OFF&quot; Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a325c23553437d7506bdcc5461366db6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDOBGVBV_L&#160;&#160;&#160;(0x0008u)  /* PU - LDO Bandgap and LDOI valid */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2346fcf1be8509b534cc9bce1c5ef631"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OVLAOFF_L&#160;&#160;&#160;(0x0020u)  /* PU - LDO overload auto off enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adb855b0abb9cc978e2054f3428e817ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDOOVLIE_H&#160;&#160;&#160;(0x0001u)  /* PU - Overload indication Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7e330f2c2e9aa6f2c7358eedb5eff54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDOONIE_H&#160;&#160;&#160;(0x0002u)  /* PU - LDOI &quot;Coming ON&quot; Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3c0c3b17d7155a3210b9395791783954"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDOOFFIE_H&#160;&#160;&#160;(0x0004u)  /* PU - LDOI &quot;Going OFF&quot; Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a01f2c322836ad3e77452894169a83308"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDOEN_H&#160;&#160;&#160;(0x0008u)  /* PU - LDO Enable (3.3V) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c3e814059afcf2cd87a4c341e9ae239"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDOOEN&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae243fa8e1d83931c60dda2fd4f03473a">LDOEN</a>    /* Deprecated support for LDO Enable (3.3V) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a804c3e2685e1a6fc5c741c686bcc7ffb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDOOEN_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a01f2c322836ad3e77452894169a83308">LDOEN_H</a>  /* Deprecated support for LDO Enable (3.3V) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a083dc5a04d63c01e7fa25aa6807efb98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VUOVLIFG&#160;&#160;&#160;(0x0001u)  /* PU - Legacy Definiton: LDOO Overload Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a68fbfdbc265cc62044cecbe8791d246a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VBONIFG&#160;&#160;&#160;(0x0002u)  /* PU - Legacy Definiton: LDOI &quot;Coming ON&quot; Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a20d1a669ea8041bfe92ec9300159cd5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VBOFFIFG&#160;&#160;&#160;(0x0004u)  /* PU - Legacy Definiton: LDOI &quot;Going OFF&quot; Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a19525ec6706521c9d8ac9824c23e3bc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VUOVLIE&#160;&#160;&#160;(0x0100u)  /* PU - Legacy Definiton: Overload indication Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adf1d80d5d56430f491e876edbcd0b3c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VBONIE&#160;&#160;&#160;(0x0200u)  /* PU - Legacy Definiton: LDOI &quot;Coming ON&quot; Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8552c2c92d0067ba8bfd82f95fcdf38a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VBOFFIE&#160;&#160;&#160;(0x0400u)  /* PU - Legacy Definiton: LDOI &quot;Going OFF&quot; Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a7edaf14673bc35f9d06c9f32777f93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RCCTL0&#160;&#160;&#160;(0x0000u)  /* Ram Controller Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0a5b71f9e79f24ea1bba609013b0fa66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RCCTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a7edaf14673bc35f9d06c9f32777f93">OFS_RCCTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd4aec79b24f07f9578c3cee6834efce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RCCTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5a7edaf14673bc35f9d06c9f32777f93">OFS_RCCTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab01c628282a04d0dbd2601ec09561aad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCRS0OFF&#160;&#160;&#160;(0x0001u)  /* RAM Controller RAM Sector 0 Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6368d2bf111ce0c5fae133be45f56aac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCRS1OFF&#160;&#160;&#160;(0x0002u)  /* RAM Controller RAM Sector 1 Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a53035bdff0f50da15f52d3f0ae0ef85d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCRS2OFF&#160;&#160;&#160;(0x0004u)  /* RAM Controller RAM Sector 2 Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a894b2921808ea325ad1b64d6737f7203"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCRS3OFF&#160;&#160;&#160;(0x0008u)  /* RAM Controller RAM Sector 3 Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad7046ef769e84a7e3dabc4e15866054d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCRS4OFF&#160;&#160;&#160;(0x0010u)  /* RAM Controller RAM Sector 4 Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7250d9d06af9bd8a9ae78aa9c0ec3330"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCRS5OFF&#160;&#160;&#160;(0x0020u)  /* RAM Controller RAM Sector 5 Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9b25b0c67d8b283b53cce25647bb9787"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCRS6OFF&#160;&#160;&#160;(0x0040u)  /* RAM Controller RAM Sector 6 Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a97ce034b5440a0348983e5b5e1a2a359"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCRS7OFF&#160;&#160;&#160;(0x0080u)  /* RAM Controller RAM Sector 7 (USB) Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaf9b31d476ac23c01e1db65b9ab8a10f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCRS0OFF_L&#160;&#160;&#160;(0x0001u)  /* RAM Controller RAM Sector 0 Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a99492fc3f94c2904363263ca9c24ec65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCRS1OFF_L&#160;&#160;&#160;(0x0002u)  /* RAM Controller RAM Sector 1 Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab48ac3468825070a1b798f9771f1b54b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCRS2OFF_L&#160;&#160;&#160;(0x0004u)  /* RAM Controller RAM Sector 2 Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec2e79992ae7dd953cc8bc980c866544"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCRS3OFF_L&#160;&#160;&#160;(0x0008u)  /* RAM Controller RAM Sector 3 Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aff93704e03332fd1d0727adb17dcee83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCRS4OFF_L&#160;&#160;&#160;(0x0010u)  /* RAM Controller RAM Sector 4 Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae419791f95f502c06976ccf1a8670b63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCRS5OFF_L&#160;&#160;&#160;(0x0020u)  /* RAM Controller RAM Sector 5 Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a72a929f46cf597b9ddc63180dcb22718"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCRS6OFF_L&#160;&#160;&#160;(0x0040u)  /* RAM Controller RAM Sector 6 Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0672269c3a9f869e1b3f651523d9a7db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCRS7OFF_L&#160;&#160;&#160;(0x0080u)  /* RAM Controller RAM Sector 7 (USB) Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af703840d058b4e71519269c50fc4d507"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCKEY&#160;&#160;&#160;(0x5A00u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aac765e9aaba9178d4d62c20f5667e327"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_REFCTL0&#160;&#160;&#160;(0x0000u)  /* REF Shared Reference control register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac8a6c96807a31d11adb15bf763e81372"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_REFCTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac765e9aaba9178d4d62c20f5667e327">OFS_REFCTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af53d28b16aac750af91eeffcb72c2f03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_REFCTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac765e9aaba9178d4d62c20f5667e327">OFS_REFCTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34aaea1d5a06d754c951bac82bb57f5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFON&#160;&#160;&#160;(0x0001u)  /* REF Reference On */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad535a671a34b4e841c7f494c46e65039"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFOUT&#160;&#160;&#160;(0x0002u)  /* REF Reference output Buffer On */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71ca0da5a3b1bf36fb9f35139a60b052"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFTCOFF&#160;&#160;&#160;(0x0008u)  /* REF Temp.Sensor off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adecd624280ab1d05fa09b631af4fe0ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFVSEL0&#160;&#160;&#160;(0x0010u)  /* REF Reference Voltage Level Select Bit:0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad95b8fa0a77d0e31bf3c89024c299b2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFVSEL1&#160;&#160;&#160;(0x0020u)  /* REF Reference Voltage Level Select Bit:1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a939c039d8f255be192ce35c954d629ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFMSTR&#160;&#160;&#160;(0x0080u)  /* REF Master Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad963394541e13dd4fc0bf80a45d4b5b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFGENACT&#160;&#160;&#160;(0x0100u)  /* REF Reference generator active */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab8a930896d7b7d9dedd58a6362c840d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFBGACT&#160;&#160;&#160;(0x0200u)  /* REF Reference bandgap active */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af4c4bc332b1066052e84743fe96f431c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFGENBUSY&#160;&#160;&#160;(0x0400u)  /* REF Reference generator busy */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f7dbedd35c982b53fb3776e8dfac020"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BGMODE&#160;&#160;&#160;(0x0800u)  /* REF Bandgap mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1eac0c8a61d71804f3453207ab9cf2bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFON_L&#160;&#160;&#160;(0x0001u)  /* REF Reference On */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a05152a8e7a4042bae246e73ef705037a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFOUT_L&#160;&#160;&#160;(0x0002u)  /* REF Reference output Buffer On */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a921788b882da0f827a839e285ef76016"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFTCOFF_L&#160;&#160;&#160;(0x0008u)  /* REF Temp.Sensor off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a67b59b613ec0fa98dfc564f136eb8aec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFVSEL0_L&#160;&#160;&#160;(0x0010u)  /* REF Reference Voltage Level Select Bit:0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7b3ed4742085b77d89e210ba67637ad0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFVSEL1_L&#160;&#160;&#160;(0x0020u)  /* REF Reference Voltage Level Select Bit:1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abf06dfaa7f1e24046314112d57855254"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFMSTR_L&#160;&#160;&#160;(0x0080u)  /* REF Master Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1454baf8f0365a96c3495193101943e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFGENACT_H&#160;&#160;&#160;(0x0001u)  /* REF Reference generator active */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aedc48fcc68d28fdd678b7ec353f8a73c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFBGACT_H&#160;&#160;&#160;(0x0002u)  /* REF Reference bandgap active */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a745c5f4212d5ef1a5f6241ca3a57be2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFGENBUSY_H&#160;&#160;&#160;(0x0004u)  /* REF Reference generator busy */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aab97508389b85513e9062f16a827eb59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BGMODE_H&#160;&#160;&#160;(0x0008u)  /* REF Bandgap mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40730b1610fceefe214715737d4e79f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFVSEL_0&#160;&#160;&#160;(0x0000u)  /* REF Reference Voltage Level Select 1.5V */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a63bcd29b829e2b68bbf201d1e910380f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFVSEL_1&#160;&#160;&#160;(0x0010u)  /* REF Reference Voltage Level Select 2.0V */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afacafde54c368ab048c7618191ebb27e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFVSEL_2&#160;&#160;&#160;(0x0020u)  /* REF Reference Voltage Level Select 2.5V */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a42d145f1286120ff179881cf594cb042"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFVSEL_3&#160;&#160;&#160;(0x0030u)  /* REF Reference Voltage Level Select 2.5V */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aac765e9aaba9178d4d62c20f5667e327"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_REFCTL0&#160;&#160;&#160;(0x0000u)  /* REF Shared Reference control register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac8a6c96807a31d11adb15bf763e81372"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_REFCTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac765e9aaba9178d4d62c20f5667e327">OFS_REFCTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af53d28b16aac750af91eeffcb72c2f03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_REFCTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aac765e9aaba9178d4d62c20f5667e327">OFS_REFCTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34aaea1d5a06d754c951bac82bb57f5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFON&#160;&#160;&#160;(0x0001u)  /* REF Reference On */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71ca0da5a3b1bf36fb9f35139a60b052"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFTCOFF&#160;&#160;&#160;(0x0008u)  /* REF Temp.Sensor off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adecd624280ab1d05fa09b631af4fe0ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFVSEL0&#160;&#160;&#160;(0x0010u)  /* REF Reference Voltage Level Select Bit:0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad95b8fa0a77d0e31bf3c89024c299b2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFVSEL1&#160;&#160;&#160;(0x0020u)  /* REF Reference Voltage Level Select Bit:1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad963394541e13dd4fc0bf80a45d4b5b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFGENACT&#160;&#160;&#160;(0x0100u)  /* REF Reference generator active */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab8a930896d7b7d9dedd58a6362c840d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFBGACT&#160;&#160;&#160;(0x0200u)  /* REF Reference bandgap active */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af4c4bc332b1066052e84743fe96f431c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFGENBUSY&#160;&#160;&#160;(0x0400u)  /* REF Reference generator busy */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f7dbedd35c982b53fb3776e8dfac020"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BGMODE&#160;&#160;&#160;(0x0800u)  /* REF Bandgap mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1eac0c8a61d71804f3453207ab9cf2bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFON_L&#160;&#160;&#160;(0x0001u)  /* REF Reference On */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a921788b882da0f827a839e285ef76016"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFTCOFF_L&#160;&#160;&#160;(0x0008u)  /* REF Temp.Sensor off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a67b59b613ec0fa98dfc564f136eb8aec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFVSEL0_L&#160;&#160;&#160;(0x0010u)  /* REF Reference Voltage Level Select Bit:0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7b3ed4742085b77d89e210ba67637ad0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFVSEL1_L&#160;&#160;&#160;(0x0020u)  /* REF Reference Voltage Level Select Bit:1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1454baf8f0365a96c3495193101943e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFGENACT_H&#160;&#160;&#160;(0x0001u)  /* REF Reference generator active */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aedc48fcc68d28fdd678b7ec353f8a73c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFBGACT_H&#160;&#160;&#160;(0x0002u)  /* REF Reference bandgap active */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a745c5f4212d5ef1a5f6241ca3a57be2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFGENBUSY_H&#160;&#160;&#160;(0x0004u)  /* REF Reference generator busy */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aab97508389b85513e9062f16a827eb59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BGMODE_H&#160;&#160;&#160;(0x0008u)  /* REF Bandgap mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40730b1610fceefe214715737d4e79f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFVSEL_0&#160;&#160;&#160;(0x0000u)  /* REF Reference Voltage Level Select 1.5V */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a63bcd29b829e2b68bbf201d1e910380f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFVSEL_1&#160;&#160;&#160;(0x0010u)  /* REF Reference Voltage Level Select 2.0V */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afacafde54c368ab048c7618191ebb27e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFVSEL_2&#160;&#160;&#160;(0x0020u)  /* REF Reference Voltage Level Select 2.5V */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a42d145f1286120ff179881cf594cb042"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REFVSEL_3&#160;&#160;&#160;(0x0030u)  /* REF Reference Voltage Level Select 2.5V */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ddce15bf65329a143d6d6e46fa08f8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCCTL01&#160;&#160;&#160;(0x0000u)  /* Real Timer Control 0/1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa4786d033077a692344a2b10f3dd9624"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCCTL01_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ddce15bf65329a143d6d6e46fa08f8b">OFS_RTCCTL01</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ce6522ab27003178e474ac28a0ac856"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCCTL01_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ddce15bf65329a143d6d6e46fa08f8b">OFS_RTCCTL01</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a851478fbc80bbfc51eb044544a05c7dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCCTL23&#160;&#160;&#160;(0x0002u)  /* Real Timer Control 2/3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa4237cfd9e849b25da24a670736f78b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCCTL23_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a851478fbc80bbfc51eb044544a05c7dd">OFS_RTCCTL23</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad69f773842fb2824af94f6d14a56af62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCCTL23_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a851478fbc80bbfc51eb044544a05c7dd">OFS_RTCCTL23</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a18d6345a60a513cfecf151d96f045351"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS0CTL&#160;&#160;&#160;(0x0008u)  /* Real Timer Prescale Timer 0 Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa4765ee2f28111917d327caaddc36202"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS0CTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18d6345a60a513cfecf151d96f045351">OFS_RTCPS0CTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e6035928cf3509f8cb3364fab59513b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS0CTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18d6345a60a513cfecf151d96f045351">OFS_RTCPS0CTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afd682b2251a50b1115d72493d16c4f95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS1CTL&#160;&#160;&#160;(0x000Au)  /* Real Timer Prescale Timer 1 Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee37b40816c3fed48e004a88599f11fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS1CTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd682b2251a50b1115d72493d16c4f95">OFS_RTCPS1CTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7b0a0f3de8435dc62974f318a8f5a8bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS1CTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd682b2251a50b1115d72493d16c4f95">OFS_RTCPS1CTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa74cd53b1cf46cc1ce6a64e5de0892e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS&#160;&#160;&#160;(0x000Cu)  /* Real Timer Prescale Timer Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a383e8970eb543c22271883e1fdc062a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa74cd53b1cf46cc1ce6a64e5de0892e">OFS_RTCPS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae76ecee745619ea2aab69c3986feefaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa74cd53b1cf46cc1ce6a64e5de0892e">OFS_RTCPS</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac03f2d0e839b1f9d382a65a07aed49f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCIV&#160;&#160;&#160;(0x000Eu)  /* Real Time Clock Interrupt Vector */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5b8aed962f0912d4485db3ff7c4265a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTIM0&#160;&#160;&#160;(0x0010u)  /* Real Time Clock Time 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4f47fdd57208ede177faeca72279077"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTIM0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b8aed962f0912d4485db3ff7c4265a1">OFS_RTCTIM0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a477ee46c2074515e0eb3d251f47d0627"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTIM0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b8aed962f0912d4485db3ff7c4265a1">OFS_RTCTIM0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6aaf699d62c041b7a7faa9fafe8c6d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTIM1&#160;&#160;&#160;(0x0012u)  /* Real Time Clock Time 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aece3cbb57773ce79fa9f8c10de4d9803"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTIM1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6aaf699d62c041b7a7faa9fafe8c6d0">OFS_RTCTIM1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8bd09d2be0f2b68a14ec9bf39112f173"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTIM1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6aaf699d62c041b7a7faa9fafe8c6d0">OFS_RTCTIM1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5961d9110dde2bfec1210fe0a3052bc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCDATE&#160;&#160;&#160;(0x0014u)  /* Real Time Clock Date */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adec7563a910a78ad7161ffc5da958976"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCDATE_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5961d9110dde2bfec1210fe0a3052bc4">OFS_RTCDATE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f804f3c487092c219285a9339326d94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCDATE_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5961d9110dde2bfec1210fe0a3052bc4">OFS_RTCDATE</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6040c837cc41cce374323c32c70f7c1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCYEAR&#160;&#160;&#160;(0x0016u)  /* Real Time Clock Year */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2ac4438707d387df085358fbbb161bb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCYEAR_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6040c837cc41cce374323c32c70f7c1e">OFS_RTCYEAR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af9a8f9e45a26997d8f1d4c034ced3dc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCYEAR_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6040c837cc41cce374323c32c70f7c1e">OFS_RTCYEAR</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4eeb6a19048760528cb4fe46f887c658"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCAMINHR&#160;&#160;&#160;(0x0018u)  /* Real Time Clock Alarm Min/Hour */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a64136618e951f68e2dfe2b2e03761dfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCAMINHR_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4eeb6a19048760528cb4fe46f887c658">OFS_RTCAMINHR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac68db334c95627593f1140933aaa85c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCAMINHR_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4eeb6a19048760528cb4fe46f887c658">OFS_RTCAMINHR</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae53f74cdde62c7f30167a688b55d3428"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCADOWDAY&#160;&#160;&#160;(0x001Au)  /* Real Time Clock Alarm day of week/day */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a84ba2c91544533110f58db6c8d5f9414"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCADOWDAY_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae53f74cdde62c7f30167a688b55d3428">OFS_RTCADOWDAY</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a891517dd85f61e448ee3566f1b7a4b92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCADOWDAY_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae53f74cdde62c7f30167a688b55d3428">OFS_RTCADOWDAY</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3c550de2fee3ffa349ea3deaafe01ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCSEC&#160;&#160;&#160;(0x0010u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a052fcd57d54f09775a9086412a2ccb8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCMIN&#160;&#160;&#160;(0x0011u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac527536fc22248c8bb87a60ad3d2c671"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCHOUR&#160;&#160;&#160;(0x0012u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9aff83db53b86c8ac90e430ffa79d417"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCDOW&#160;&#160;&#160;(0x0013u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a051ad170c9e1b994292872799022ee4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCDAY&#160;&#160;&#160;(0x0014u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3c17a79fbfe19d093c5b57c65f2cf584"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCMON&#160;&#160;&#160;(0x0015u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4b9114d35587582f468d384ef0fe79ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCAMIN&#160;&#160;&#160;(0x0018u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad37d3c32dc537db121dbcab15260bcf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCAHOUR&#160;&#160;&#160;(0x0019u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a471fe81287745db0065b8d37fb2a16a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCADOW&#160;&#160;&#160;(0x001Au)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae606951f63e5db095fb49c5d2b1803ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCADAY&#160;&#160;&#160;(0x001Bu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b161c75a30b4cea5241b85be0e53ae9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCTL0&#160;&#160;&#160;RTCCTL01_L  /* Real Time Clock Control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7fb57ef4ce1664374ac01b0ade542b19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCTL1&#160;&#160;&#160;RTCCTL01_H  /* Real Time Clock Control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af40b6154c845f212a7bd8de83c548c30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCTL2&#160;&#160;&#160;RTCCTL23_L  /* Real Time Clock Control 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a82cca142f4871899036057173fafcf79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCTL3&#160;&#160;&#160;RTCCTL23_H  /* Real Time Clock Control 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a904f601e78ef49e1dd7cd94ca377d992"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCNT12&#160;&#160;&#160;RTCTIM0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a07b2c6928b0ebfabd9005833ca95d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCNT34&#160;&#160;&#160;RTCTIM1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a050d2d08acb5d5b4c0a6c3f11c8b5f86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCNT1&#160;&#160;&#160;RTCTIM0_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49466c2c7288053c30c9c12ddb754114"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCNT2&#160;&#160;&#160;RTCTIM0_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f06dd20d54303ed68c48585cdde8adb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCNT3&#160;&#160;&#160;RTCTIM1_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4073b990c512b9b2c2c59c9a57cbe39a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCNT4&#160;&#160;&#160;RTCTIM1_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6bf21b5a694fa6902ff474b15092254"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSEC&#160;&#160;&#160;RTCTIM0_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0150d9e65ef842a5636b60239fbc936c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCMIN&#160;&#160;&#160;RTCTIM0_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9bada5c628434fc86acaf3e6bee945aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCHOUR&#160;&#160;&#160;RTCTIM1_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a88bb9d5598b88ec9306fddbf48b72692"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCDOW&#160;&#160;&#160;RTCTIM1_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0fcd74e19a0dbc557fea266e623e2a6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCDAY&#160;&#160;&#160;RTCDATE_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a30a9e3e0e70e8b7fe5d6f2b27c445ec8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCMON&#160;&#160;&#160;RTCDATE_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3232ec86753b738fc0da37ea870b486"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCYEARL&#160;&#160;&#160;RTCYEAR_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeeafc9319915ce334bdb03f182944cc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCYEARH&#160;&#160;&#160;RTCYEAR_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e887956f69029530681b194cee8c263"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PS&#160;&#160;&#160;RTCPS_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af0142c5639a800931fcc7b326a494ccf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PS&#160;&#160;&#160;RTCPS_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2179d9442fc323b80f580156a261f51a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAMIN&#160;&#160;&#160;RTCAMINHR_L  /* Real Time Clock Alarm Min */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f994670fa3f5a4798ce9e901ed5fd72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAHOUR&#160;&#160;&#160;RTCAMINHR_H  /* Real Time Clock Alarm Hour */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a964dbe6596422ae78777e7e769c494fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCADOW&#160;&#160;&#160;RTCADOWDAY_L /* Real Time Clock Alarm day of week */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a46047a7c32a80557bcd9146157dc8817"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCADAY&#160;&#160;&#160;RTCADOWDAY_H /* Real Time Clock Alarm day */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2030a9fe75e4765abcbb0dbdd804b556"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCBCD&#160;&#160;&#160;(0x8000u)     /* RTC BCD  0:Binary / 1:BCD */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abb02d92660cdbd16e0808f8d14faefeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCHOLD&#160;&#160;&#160;(0x4000u)     /* RTC Hold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8b31bcc95201a87206bca7ef40ff7c70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCMODE&#160;&#160;&#160;(0x2000u)     /* RTC Mode 0:Counter / 1: Calendar */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4fe04b27e6c34e304cb01369fc23b60a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCRDY&#160;&#160;&#160;(0x1000u)     /* RTC Ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b14a81bfa34b1c8879f6beaa8c33fa9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSSEL1&#160;&#160;&#160;(0x0800u)     /* RTC Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad85e0a74ec0b3b8bdd440d5c6c24c1da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSSEL0&#160;&#160;&#160;(0x0400u)     /* RTC Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afe8bfc578c7f1beedc1888791c7f3482"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV1&#160;&#160;&#160;(0x0200u)     /* RTC Time Event 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3aebd96ae27dd3e8310dc79eac4fcec8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV0&#160;&#160;&#160;(0x0100u)     /* RTC Time Event 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3f6f251c8b4a00ce4f758791b85600b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEVIE&#160;&#160;&#160;(0x0040u)     /* RTC Time Event Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f00f14a4103fd3910fa8cc6527766df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAIE&#160;&#160;&#160;(0x0020u)     /* RTC Alarm Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b4a560a78ad909cbea5598cb6126313"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCRDYIE&#160;&#160;&#160;(0x0010u)     /* RTC Ready Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0cbd04cd883cab2804ce24fb9fc41ab5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEVIFG&#160;&#160;&#160;(0x0004u)     /* RTC Time Event Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad186139939be7841a27151671f9bf4e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAIFG&#160;&#160;&#160;(0x0002u)     /* RTC Alarm Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7620975046d940e2b1b581dd68c19f4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCRDYIFG&#160;&#160;&#160;(0x0001u)     /* RTC Ready Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a95b460482c4fdb4d3ad4b574cb5514bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEVIE_L&#160;&#160;&#160;(0x0040u)     /* RTC Time Event Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a01d385b118428379b8463c4d2fa34a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAIE_L&#160;&#160;&#160;(0x0020u)     /* RTC Alarm Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7585ee841a8a6c20da80a1bea93f362"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCRDYIE_L&#160;&#160;&#160;(0x0010u)     /* RTC Ready Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a312784c65afa6eb5e9908c7202c3ab37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEVIFG_L&#160;&#160;&#160;(0x0004u)     /* RTC Time Event Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a716755159216bafbde6b1b1f68a2582a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAIFG_L&#160;&#160;&#160;(0x0002u)     /* RTC Alarm Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae03c9f11aa6b2330272494f7dbf25b9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCRDYIFG_L&#160;&#160;&#160;(0x0001u)     /* RTC Ready Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad5eed82533988992af2bb9a18fa46a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCBCD_H&#160;&#160;&#160;(0x0080u)     /* RTC BCD  0:Binary / 1:BCD */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3c99106a9cf94c825c6ecd480942d980"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCHOLD_H&#160;&#160;&#160;(0x0040u)     /* RTC Hold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54add47e84be1d9340d1cdcda348bb14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCMODE_H&#160;&#160;&#160;(0x0020u)     /* RTC Mode 0:Counter / 1: Calendar */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a42427c40d69b940b9e31d63a12697c71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCRDY_H&#160;&#160;&#160;(0x0010u)     /* RTC Ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab685d3d42fd5f30a0953667532761aaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSSEL1_H&#160;&#160;&#160;(0x0008u)     /* RTC Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a06c6267f135b76552956afedb69c0655"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSSEL0_H&#160;&#160;&#160;(0x0004u)     /* RTC Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a01ad04f17774da0c47ce92fa566d84f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV1_H&#160;&#160;&#160;(0x0002u)     /* RTC Time Event 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a697d112ed2ef859ccc300bc8ea3a09d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV0_H&#160;&#160;&#160;(0x0001u)     /* RTC Time Event 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6a6320cae158aa043a33dcadf88b3aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSSEL_0&#160;&#160;&#160;(0x0000u)     /* RTC Source Select ACLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac34c2e0376b73949dbf7321b68be31eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSSEL_1&#160;&#160;&#160;(0x0400u)     /* RTC Source Select SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa24f4371c3da26cf7e8d1f7b8479c651"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSSEL_2&#160;&#160;&#160;(0x0800u)     /* RTC Source Select RT1PS */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af071e41a65ee1b213b9cca31b07deb2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSSEL_3&#160;&#160;&#160;(0x0C00u)     /* RTC Source Select RT1PS */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a66d5eff34d5d3456beeee993da4d82eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSSEL__ACLK&#160;&#160;&#160;(0x0000u)     /* RTC Source Select ACLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34a0e3929ea24169aa082f851520e3ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSSEL__SMCLK&#160;&#160;&#160;(0x0400u)     /* RTC Source Select SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a326016b1b7380bdd1bc8cd4da13d83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSSEL__RT1PS&#160;&#160;&#160;(0x0800u)     /* RTC Source Select RT1PS */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a155c3f7aca7fde221f766475cd26d4e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV_0&#160;&#160;&#160;(0x0000u)     /* RTC Time Event: 0 (Min. changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a1b9c88348f09cdd59890d359f0f115"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV_1&#160;&#160;&#160;(0x0100u)     /* RTC Time Event: 1 (Hour changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeaaabdf54bc6b21789def8bbfe5fef95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV_2&#160;&#160;&#160;(0x0200u)     /* RTC Time Event: 2 (12:00 changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a153d8d015cc2396d7b081d2e0ba3bee4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV_3&#160;&#160;&#160;(0x0300u)     /* RTC Time Event: 3 (00:00 changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee424c44ba80d854572beb7677966244"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV__MIN&#160;&#160;&#160;(0x0000u)     /* RTC Time Event: 0 (Min. changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a44b1260136198f8e3a529eb40e1c7a91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV__HOUR&#160;&#160;&#160;(0x0100u)     /* RTC Time Event: 1 (Hour changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c34965599ace8aa0608d2ce49ea6086"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV__0000&#160;&#160;&#160;(0x0200u)     /* RTC Time Event: 2 (00:00 changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd2a8fee0c47789c6237b24f7740a71e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV__1200&#160;&#160;&#160;(0x0300u)     /* RTC Time Event: 3 (12:00 changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a31bf0dc99a1d8a5d77311fafc13f2b56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF1&#160;&#160;&#160;(0x0200u)     /* RTC Calibration Frequency Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af5ed6b05efe5b92abd77af1f02dcd8c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF0&#160;&#160;&#160;(0x0100u)     /* RTC Calibration Frequency Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a997217f19beea1021bd14e220880e775"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALS&#160;&#160;&#160;(0x0080u)     /* RTC Calibration Sign */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aea956a13427c2e5a10983d2aa54752d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL5&#160;&#160;&#160;(0x0020u)     /* RTC Calibration Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d08b1b702bb8329bf99e1e80486b6fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL4&#160;&#160;&#160;(0x0010u)     /* RTC Calibration Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af8f1dba548663cf1a29ce25a9e3552cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL3&#160;&#160;&#160;(0x0008u)     /* RTC Calibration Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81ebf0c34c94a20be76a88fef46aa663"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL2&#160;&#160;&#160;(0x0004u)     /* RTC Calibration Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c0f886f4cc67e40baabaf09205f7b53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL1&#160;&#160;&#160;(0x0002u)     /* RTC Calibration Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e800bd0450f06b630baab23539a084f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL0&#160;&#160;&#160;(0x0001u)     /* RTC Calibration Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aae865257e69c7f925c85dd3dff4af915"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALS_L&#160;&#160;&#160;(0x0080u)     /* RTC Calibration Sign */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34d199ca61599a7512133aca813c7fb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL5_L&#160;&#160;&#160;(0x0020u)     /* RTC Calibration Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a617290fcd6763a87c1b740741ca3a46d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL4_L&#160;&#160;&#160;(0x0010u)     /* RTC Calibration Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a97f77f9a0460313eb046b2804ea219f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL3_L&#160;&#160;&#160;(0x0008u)     /* RTC Calibration Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b3017c4aaadab68c10174c37e631ebe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL2_L&#160;&#160;&#160;(0x0004u)     /* RTC Calibration Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac1622a6a7b7ebf4d6d8e449dae6c1b81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL1_L&#160;&#160;&#160;(0x0002u)     /* RTC Calibration Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a95f2f00b1b7a1e3bcd180f7ca6a7f925"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL0_L&#160;&#160;&#160;(0x0001u)     /* RTC Calibration Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d5129e69d3a967f75f2c425b4af9386"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF1_H&#160;&#160;&#160;(0x0002u)     /* RTC Calibration Frequency Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29ef5a9738fd75560a271aae1c5d26bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF0_H&#160;&#160;&#160;(0x0001u)     /* RTC Calibration Frequency Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abed403866d53132f688951dded9492e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF_0&#160;&#160;&#160;(0x0000u)     /* RTC Calibration Frequency: No Output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a984ef4044cfd13b50cc3a58a92d03775"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF_1&#160;&#160;&#160;(0x0100u)     /* RTC Calibration Frequency: 512 Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29b61b4352caf5f00b61060e22a5176f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF_2&#160;&#160;&#160;(0x0200u)     /* RTC Calibration Frequency: 256 Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a69596bd3760b6f25332dd55314b50059"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF_3&#160;&#160;&#160;(0x0300u)     /* RTC Calibration Frequency: 1 Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a84d8dd5061c60cf4ec7aaf26f45cf35a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAE&#160;&#160;&#160;(0x80)     /* Real Time Clock Alarm enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af1d04a5c2ced392073a925a9b2fbff15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0SSEL&#160;&#160;&#160;(0x4000u)     /* RTC Prescale Timer 0 Source Select 0:ACLK / 1:SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a3afe57c8a7bc2eb22be25a791c4496"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSDIV2&#160;&#160;&#160;(0x2000u)     /* RTC Prescale Timer 0 Clock Divide Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6e12670e19e1a7837bd0860b3b5e291"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSDIV1&#160;&#160;&#160;(0x1000u)     /* RTC Prescale Timer 0 Clock Divide Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3de088fbebc81a530fab8d796e9250d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSDIV0&#160;&#160;&#160;(0x0800u)     /* RTC Prescale Timer 0 Clock Divide Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a61643fa78e811cd97fb01a5ab3ccb0cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSHOLD&#160;&#160;&#160;(0x0100u)     /* RTC Prescale Timer 0 Hold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8df540a1b771cc337fad101d5e652bcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP2&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a80a624384d9c1a27789263cb91aca1ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP1&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9f3e3a68929ede6af6c884121f8af180"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP0&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a739b7de6c7ee2986ceb5c32e2d325dfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSIE&#160;&#160;&#160;(0x0002u)     /* RTC Prescale Timer 0 Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a353de96b0083615a72a29bec48838c5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSIFG&#160;&#160;&#160;(0x0001u)     /* RTC Prescale Timer 0 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab7df5c8acbfd81e7e37f186eab096bca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP2_L&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ccb8d85394bf76b6a4bef75c2add1c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP1_L&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab12cd83d6c13080785cfbcfe9b0dc28a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP0_L&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa7d6ff8d4649059a0246ff66a1c5b13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSIE_L&#160;&#160;&#160;(0x0002u)     /* RTC Prescale Timer 0 Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a690db286ec3ec7f981c5ba2904aa275b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSIFG_L&#160;&#160;&#160;(0x0001u)     /* RTC Prescale Timer 0 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5b62d0a07f3145395b0cde7ff7aa17b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0SSEL_H&#160;&#160;&#160;(0x0040u)     /* RTC Prescale Timer 0 Source Select 0:ACLK / 1:SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a64094c976519a80bb4f6e44902d8c73b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSDIV2_H&#160;&#160;&#160;(0x0020u)     /* RTC Prescale Timer 0 Clock Divide Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab88e4a68b5c0dd88863642e2780eddbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSDIV1_H&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 0 Clock Divide Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aff0db234a17bb1a91c92cbf8684b3ade"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSDIV0_H&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 0 Clock Divide Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a571df3df4c7c61e184f4aabffd9fe196"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSHOLD_H&#160;&#160;&#160;(0x0001u)     /* RTC Prescale Timer 0 Hold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49b91f57249723afeff5b46124acd510"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_0&#160;&#160;&#160;(0x0000u)     /* RTC Prescale Timer 0 Interrupt Interval /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a99150fa82b59ef7f6a4001749d582034"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_1&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 0 Interrupt Interval /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa682448376f9bf9ba94d155af2729d5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_2&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 0 Interrupt Interval /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d602e36864e87dbafb28882c85e7933"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_3&#160;&#160;&#160;(0x000Cu)     /* RTC Prescale Timer 0 Interrupt Interval /16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6fef48e0f35ee1640149ea68dea99c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_4&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 0 Interrupt Interval /32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a79aafe44119b27513e9d2e33b99d369d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_5&#160;&#160;&#160;(0x0014u)     /* RTC Prescale Timer 0 Interrupt Interval /64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a991860554488c62b6ff17762847279e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_6&#160;&#160;&#160;(0x0018u)     /* RTC Prescale Timer 0 Interrupt Interval /128 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9cc85af88552d737aeeedd1212f828d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_7&#160;&#160;&#160;(0x001Cu)     /* RTC Prescale Timer 0 Interrupt Interval /256 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0c9a128f4d0a898fe83b5efe715b3134"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSDIV_0&#160;&#160;&#160;(0x0000u)     /* RTC Prescale Timer 0 Clock Divide /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afb626e3791c655d645a0185e085c14a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSDIV_1&#160;&#160;&#160;(0x0800u)     /* RTC Prescale Timer 0 Clock Divide /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a43c5fc6d0402ab25e0dd8e096b150532"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSDIV_2&#160;&#160;&#160;(0x1000u)     /* RTC Prescale Timer 0 Clock Divide /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9742534e2caaa594e90462fdfe220231"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSDIV_3&#160;&#160;&#160;(0x1800u)     /* RTC Prescale Timer 0 Clock Divide /16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d641b286189c219d927b20a423e5c7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSDIV_4&#160;&#160;&#160;(0x2000u)     /* RTC Prescale Timer 0 Clock Divide /32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7f4f558dba9fc488a1940117801605c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSDIV_5&#160;&#160;&#160;(0x2800u)     /* RTC Prescale Timer 0 Clock Divide /64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae8a897b9091d9b2e12366e2aff3465a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSDIV_6&#160;&#160;&#160;(0x3000u)     /* RTC Prescale Timer 0 Clock Divide /128 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa77bee7d099ed0c205908c5d60f9a9ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSDIV_7&#160;&#160;&#160;(0x3800u)     /* RTC Prescale Timer 0 Clock Divide /256 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2fc0e76f27cbe07e67206ddaaaf3ef86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1SSEL1&#160;&#160;&#160;(0x8000u)     /* RTC Prescale Timer 1 Source Select Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a064390806822b79c72d991e304c12b2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1SSEL0&#160;&#160;&#160;(0x4000u)     /* RTC Prescale Timer 1 Source Select Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abf6e66d5b0c9d8801680fdc31491ff10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSDIV2&#160;&#160;&#160;(0x2000u)     /* RTC Prescale Timer 1 Clock Divide Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa0affe99d446cae73db6e97f41214fc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSDIV1&#160;&#160;&#160;(0x1000u)     /* RTC Prescale Timer 1 Clock Divide Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d49280e57b75ea4916fb731a751dd10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSDIV0&#160;&#160;&#160;(0x0800u)     /* RTC Prescale Timer 1 Clock Divide Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a87b1615f728d33617f129efde7fafe72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSHOLD&#160;&#160;&#160;(0x0100u)     /* RTC Prescale Timer 1 Hold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3157982f465304ead10028351803a229"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP2&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a33268db844853c351d507192bce69115"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP1&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab2ce5078897e9e5742f6fb1d97e68d0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP0&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6298dd14e6cc5368f6717a8832649e0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSIE&#160;&#160;&#160;(0x0002u)     /* RTC Prescale Timer 1 Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab0f50da5338a47ca2c58f09f6a2ec2c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSIFG&#160;&#160;&#160;(0x0001u)     /* RTC Prescale Timer 1 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaf5b1fa50ac81d910c042fb993d9f89e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP2_L&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adde344bfc9ab9cee71bd7c3c1166f738"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP1_L&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aae72b296ea33e6a93cc3c92ba9966c1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP0_L&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0bc5d9e7719ed3f3f92133c8278b6a80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSIE_L&#160;&#160;&#160;(0x0002u)     /* RTC Prescale Timer 1 Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a57fb6f392fedbd36f2e5f231beea06a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSIFG_L&#160;&#160;&#160;(0x0001u)     /* RTC Prescale Timer 1 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a841f875542f94484c4eef0b3e1d70c6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1SSEL1_H&#160;&#160;&#160;(0x0080u)     /* RTC Prescale Timer 1 Source Select Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f69dbed08b77fbe767d339b044c0e25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1SSEL0_H&#160;&#160;&#160;(0x0040u)     /* RTC Prescale Timer 1 Source Select Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abdfa1cca238dc01420cd59d0f7b4f496"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSDIV2_H&#160;&#160;&#160;(0x0020u)     /* RTC Prescale Timer 1 Clock Divide Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4699a9fc246a2292fb5a79503b9b5c12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSDIV1_H&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 1 Clock Divide Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad617668f653ff231e5d16ae31c2b1dcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSDIV0_H&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 1 Clock Divide Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a890a26994f662abf4bd82c686fca4c55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSHOLD_H&#160;&#160;&#160;(0x0001u)     /* RTC Prescale Timer 1 Hold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab2365b5e8b31825bc8b24206d84f5d7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_0&#160;&#160;&#160;(0x0000u)     /* RTC Prescale Timer 1 Interrupt Interval /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6d79f36d40336d8889d8f1d2e723477b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_1&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 1 Interrupt Interval /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aed68aa96a094d209cc824f30c3f9298e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_2&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 1 Interrupt Interval /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab5ea58c1f8d7f56f163aaca4cfa9b8c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_3&#160;&#160;&#160;(0x000Cu)     /* RTC Prescale Timer 1 Interrupt Interval /16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81a79b9f3e8e73fc1df5951a48210ee1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_4&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 1 Interrupt Interval /32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a98475ccefdef43152a0eab0aad5b514c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_5&#160;&#160;&#160;(0x0014u)     /* RTC Prescale Timer 1 Interrupt Interval /64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adfc775ba97b610b642629f7fc112c10d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_6&#160;&#160;&#160;(0x0018u)     /* RTC Prescale Timer 1 Interrupt Interval /128 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4dd97b54dd1fd4234fd3ad499521c76c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_7&#160;&#160;&#160;(0x001Cu)     /* RTC Prescale Timer 1 Interrupt Interval /256 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab847e5a176d751fe968e547f344a78f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSDIV_0&#160;&#160;&#160;(0x0000u)     /* RTC Prescale Timer 1 Clock Divide /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9546480f4400a3701a4015f1b6aa1298"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSDIV_1&#160;&#160;&#160;(0x0800u)     /* RTC Prescale Timer 1 Clock Divide /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae530c4e7dd2929b51e19e13a9dffc68c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSDIV_2&#160;&#160;&#160;(0x1000u)     /* RTC Prescale Timer 1 Clock Divide /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a229ddc1b2dbd80fb232c9085b086028d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSDIV_3&#160;&#160;&#160;(0x1800u)     /* RTC Prescale Timer 1 Clock Divide /16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeb90dc960bde2ee28313779c2d4b666c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSDIV_4&#160;&#160;&#160;(0x2000u)     /* RTC Prescale Timer 1 Clock Divide /32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af2a366c0009b294187c94adf55877f4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSDIV_5&#160;&#160;&#160;(0x2800u)     /* RTC Prescale Timer 1 Clock Divide /64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4943894997a12483985da865e39a3aef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSDIV_6&#160;&#160;&#160;(0x3000u)     /* RTC Prescale Timer 1 Clock Divide /128 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1295941d1ad07b51681263b2cd7b83d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSDIV_7&#160;&#160;&#160;(0x3800u)     /* RTC Prescale Timer 1 Clock Divide /256 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ba0dd9a63ff9af83942d06d642544d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1SSEL_0&#160;&#160;&#160;(0x0000u)     /* RTC Prescale Timer Source Select ACLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af02a5899ded91699c2c7ef14c7d074af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1SSEL_1&#160;&#160;&#160;(0x4000u)     /* RTC Prescale Timer Source Select SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada3f15495b15e530962ec83c37cb036e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1SSEL_2&#160;&#160;&#160;(0x8000u)     /* RTC Prescale Timer Source Select RT0PS */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a24a7112ff7943fbcaa632c6353fab300"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1SSEL_3&#160;&#160;&#160;(0xC000u)     /* RTC Prescale Timer Source Select RT0PS */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a22d13d48cd82bde3ffdec106ac3b6856"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_NONE&#160;&#160;&#160;(0x0000u)     /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5734d7c4fc2f5654e0ec37cc29f3f227"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_RTCRDYIFG&#160;&#160;&#160;(0x0002u)     /* RTC ready: RTCRDYIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a97ba9e19816cb8644cd3381d0a4020"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_RTCTEVIFG&#160;&#160;&#160;(0x0004u)     /* RTC interval timer: RTCTEVIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71e95875f5aaf4f6e9930366ce5b35a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_RTCAIFG&#160;&#160;&#160;(0x0006u)     /* RTC user alarm: RTCAIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad2fa6290cbfd32551d75478b9fe17b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_RT0PSIFG&#160;&#160;&#160;(0x0008u)     /* RTC prescaler 0: RT0PSIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8f6274959c834437bc6d044213af0525"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_RT1PSIFG&#160;&#160;&#160;(0x000Au)     /* RTC prescaler 1: RT1PSIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d9736cf9a8625de2b2b4d432df7ea60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_NONE&#160;&#160;&#160;(0x0000u)     /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="addcb9d30a1feceec836f1b4def919e62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTCRDYIFG&#160;&#160;&#160;(0x0002u)     /* RTC ready: RTCRDYIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a59244f3880918d55bb07a75546a6a501"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTCTEVIFG&#160;&#160;&#160;(0x0004u)     /* RTC interval timer: RTCTEVIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeae074045be5962e4f297ff365fc6536"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTCAIFG&#160;&#160;&#160;(0x0006u)     /* RTC user alarm: RTCAIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa43fdc0a3415202cacce24eff1834c01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RT0PSIFG&#160;&#160;&#160;(0x0008u)     /* RTC prescaler 0: RT0PSIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7399d4125d679ac49be87ebd57948247"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RT1PSIFG&#160;&#160;&#160;(0x000Au)     /* RTC prescaler 1: RT1PSIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ddce15bf65329a143d6d6e46fa08f8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCCTL01&#160;&#160;&#160;(0x0000u)  /* Real Timer Control 0/1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa4786d033077a692344a2b10f3dd9624"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCCTL01_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ddce15bf65329a143d6d6e46fa08f8b">OFS_RTCCTL01</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ce6522ab27003178e474ac28a0ac856"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCCTL01_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3ddce15bf65329a143d6d6e46fa08f8b">OFS_RTCCTL01</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a851478fbc80bbfc51eb044544a05c7dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCCTL23&#160;&#160;&#160;(0x0002u)  /* Real Timer Control 2/3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa4237cfd9e849b25da24a670736f78b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCCTL23_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a851478fbc80bbfc51eb044544a05c7dd">OFS_RTCCTL23</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad69f773842fb2824af94f6d14a56af62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCCTL23_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a851478fbc80bbfc51eb044544a05c7dd">OFS_RTCCTL23</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a18d6345a60a513cfecf151d96f045351"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS0CTL&#160;&#160;&#160;(0x0008u)  /* Real Timer Prescale Timer 0 Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa4765ee2f28111917d327caaddc36202"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS0CTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18d6345a60a513cfecf151d96f045351">OFS_RTCPS0CTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e6035928cf3509f8cb3364fab59513b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS0CTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18d6345a60a513cfecf151d96f045351">OFS_RTCPS0CTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afd682b2251a50b1115d72493d16c4f95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS1CTL&#160;&#160;&#160;(0x000Au)  /* Real Timer Prescale Timer 1 Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee37b40816c3fed48e004a88599f11fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS1CTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd682b2251a50b1115d72493d16c4f95">OFS_RTCPS1CTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7b0a0f3de8435dc62974f318a8f5a8bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS1CTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd682b2251a50b1115d72493d16c4f95">OFS_RTCPS1CTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa74cd53b1cf46cc1ce6a64e5de0892e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS&#160;&#160;&#160;(0x000Cu)  /* Real Timer Prescale Timer Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a383e8970eb543c22271883e1fdc062a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa74cd53b1cf46cc1ce6a64e5de0892e">OFS_RTCPS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae76ecee745619ea2aab69c3986feefaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa74cd53b1cf46cc1ce6a64e5de0892e">OFS_RTCPS</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac03f2d0e839b1f9d382a65a07aed49f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCIV&#160;&#160;&#160;(0x000Eu)  /* Real Time Clock Interrupt Vector */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5b8aed962f0912d4485db3ff7c4265a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTIM0&#160;&#160;&#160;(0x0010u)  /* Real Time Clock Time 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4f47fdd57208ede177faeca72279077"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTIM0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b8aed962f0912d4485db3ff7c4265a1">OFS_RTCTIM0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a477ee46c2074515e0eb3d251f47d0627"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTIM0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b8aed962f0912d4485db3ff7c4265a1">OFS_RTCTIM0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6aaf699d62c041b7a7faa9fafe8c6d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTIM1&#160;&#160;&#160;(0x0012u)  /* Real Time Clock Time 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aece3cbb57773ce79fa9f8c10de4d9803"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTIM1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6aaf699d62c041b7a7faa9fafe8c6d0">OFS_RTCTIM1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8bd09d2be0f2b68a14ec9bf39112f173"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTIM1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6aaf699d62c041b7a7faa9fafe8c6d0">OFS_RTCTIM1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5961d9110dde2bfec1210fe0a3052bc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCDATE&#160;&#160;&#160;(0x0014u)  /* Real Time Clock Date */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adec7563a910a78ad7161ffc5da958976"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCDATE_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5961d9110dde2bfec1210fe0a3052bc4">OFS_RTCDATE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f804f3c487092c219285a9339326d94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCDATE_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5961d9110dde2bfec1210fe0a3052bc4">OFS_RTCDATE</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6040c837cc41cce374323c32c70f7c1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCYEAR&#160;&#160;&#160;(0x0016u)  /* Real Time Clock Year */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2ac4438707d387df085358fbbb161bb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCYEAR_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6040c837cc41cce374323c32c70f7c1e">OFS_RTCYEAR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af9a8f9e45a26997d8f1d4c034ced3dc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCYEAR_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6040c837cc41cce374323c32c70f7c1e">OFS_RTCYEAR</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4eeb6a19048760528cb4fe46f887c658"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCAMINHR&#160;&#160;&#160;(0x0018u)  /* Real Time Clock Alarm Min/Hour */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a64136618e951f68e2dfe2b2e03761dfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCAMINHR_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4eeb6a19048760528cb4fe46f887c658">OFS_RTCAMINHR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac68db334c95627593f1140933aaa85c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCAMINHR_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4eeb6a19048760528cb4fe46f887c658">OFS_RTCAMINHR</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae53f74cdde62c7f30167a688b55d3428"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCADOWDAY&#160;&#160;&#160;(0x001Au)  /* Real Time Clock Alarm day of week/day */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a84ba2c91544533110f58db6c8d5f9414"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCADOWDAY_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae53f74cdde62c7f30167a688b55d3428">OFS_RTCADOWDAY</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a891517dd85f61e448ee3566f1b7a4b92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCADOWDAY_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae53f74cdde62c7f30167a688b55d3428">OFS_RTCADOWDAY</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9e4f5f3aec622a6fe251ebe9dc88ba81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_BIN2BCD&#160;&#160;&#160;(0x001Cu)  /* Real Time Binary-to-BCD conversion register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a51f8edfd711cb194fa958b245b63079d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_BCD2BIN&#160;&#160;&#160;(0x001Eu)  /* Real Time BCD-to-binary conversion register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3c550de2fee3ffa349ea3deaafe01ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCSEC&#160;&#160;&#160;(0x0010u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a052fcd57d54f09775a9086412a2ccb8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCMIN&#160;&#160;&#160;(0x0011u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac527536fc22248c8bb87a60ad3d2c671"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCHOUR&#160;&#160;&#160;(0x0012u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9aff83db53b86c8ac90e430ffa79d417"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCDOW&#160;&#160;&#160;(0x0013u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a051ad170c9e1b994292872799022ee4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCDAY&#160;&#160;&#160;(0x0014u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3c17a79fbfe19d093c5b57c65f2cf584"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCMON&#160;&#160;&#160;(0x0015u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4b9114d35587582f468d384ef0fe79ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCAMIN&#160;&#160;&#160;(0x0018u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad37d3c32dc537db121dbcab15260bcf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCAHOUR&#160;&#160;&#160;(0x0019u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a471fe81287745db0065b8d37fb2a16a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCADOW&#160;&#160;&#160;(0x001Au)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae606951f63e5db095fb49c5d2b1803ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCADAY&#160;&#160;&#160;(0x001Bu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b161c75a30b4cea5241b85be0e53ae9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCTL0&#160;&#160;&#160;RTCCTL01_L  /* Real Time Clock Control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7fb57ef4ce1664374ac01b0ade542b19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCTL1&#160;&#160;&#160;RTCCTL01_H  /* Real Time Clock Control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af40b6154c845f212a7bd8de83c548c30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCTL2&#160;&#160;&#160;RTCCTL23_L  /* Real Time Clock Control 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a82cca142f4871899036057173fafcf79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCTL3&#160;&#160;&#160;RTCCTL23_H  /* Real Time Clock Control 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a904f601e78ef49e1dd7cd94ca377d992"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCNT12&#160;&#160;&#160;RTCTIM0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a07b2c6928b0ebfabd9005833ca95d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCNT34&#160;&#160;&#160;RTCTIM1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a050d2d08acb5d5b4c0a6c3f11c8b5f86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCNT1&#160;&#160;&#160;RTCTIM0_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49466c2c7288053c30c9c12ddb754114"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCNT2&#160;&#160;&#160;RTCTIM0_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f06dd20d54303ed68c48585cdde8adb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCNT3&#160;&#160;&#160;RTCTIM1_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4073b990c512b9b2c2c59c9a57cbe39a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCNT4&#160;&#160;&#160;RTCTIM1_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6bf21b5a694fa6902ff474b15092254"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSEC&#160;&#160;&#160;RTCTIM0_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0150d9e65ef842a5636b60239fbc936c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCMIN&#160;&#160;&#160;RTCTIM0_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9bada5c628434fc86acaf3e6bee945aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCHOUR&#160;&#160;&#160;RTCTIM1_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a88bb9d5598b88ec9306fddbf48b72692"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCDOW&#160;&#160;&#160;RTCTIM1_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0fcd74e19a0dbc557fea266e623e2a6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCDAY&#160;&#160;&#160;RTCDATE_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a30a9e3e0e70e8b7fe5d6f2b27c445ec8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCMON&#160;&#160;&#160;RTCDATE_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3232ec86753b738fc0da37ea870b486"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCYEARL&#160;&#160;&#160;RTCYEAR_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeeafc9319915ce334bdb03f182944cc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCYEARH&#160;&#160;&#160;RTCYEAR_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e887956f69029530681b194cee8c263"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PS&#160;&#160;&#160;RTCPS_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af0142c5639a800931fcc7b326a494ccf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PS&#160;&#160;&#160;RTCPS_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2179d9442fc323b80f580156a261f51a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAMIN&#160;&#160;&#160;RTCAMINHR_L  /* Real Time Clock Alarm Min */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f994670fa3f5a4798ce9e901ed5fd72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAHOUR&#160;&#160;&#160;RTCAMINHR_H  /* Real Time Clock Alarm Hour */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a964dbe6596422ae78777e7e769c494fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCADOW&#160;&#160;&#160;RTCADOWDAY_L /* Real Time Clock Alarm day of week */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a46047a7c32a80557bcd9146157dc8817"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCADAY&#160;&#160;&#160;RTCADOWDAY_H /* Real Time Clock Alarm day */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2030a9fe75e4765abcbb0dbdd804b556"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCBCD&#160;&#160;&#160;(0x8000u)     /* RTC BCD  0:Binary / 1:BCD */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abb02d92660cdbd16e0808f8d14faefeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCHOLD&#160;&#160;&#160;(0x4000u)     /* RTC Hold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4fe04b27e6c34e304cb01369fc23b60a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCRDY&#160;&#160;&#160;(0x1000u)     /* RTC Ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afe8bfc578c7f1beedc1888791c7f3482"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV1&#160;&#160;&#160;(0x0200u)     /* RTC Time Event 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3aebd96ae27dd3e8310dc79eac4fcec8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV0&#160;&#160;&#160;(0x0100u)     /* RTC Time Event 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3aa7920abcb56e58b0bc25aacf82b451"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOFIE&#160;&#160;&#160;(0x0080u)     /* RTC 32kHz cyrstal oscillator fault interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3f6f251c8b4a00ce4f758791b85600b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEVIE&#160;&#160;&#160;(0x0040u)     /* RTC Time Event Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f00f14a4103fd3910fa8cc6527766df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAIE&#160;&#160;&#160;(0x0020u)     /* RTC Alarm Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b4a560a78ad909cbea5598cb6126313"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCRDYIE&#160;&#160;&#160;(0x0010u)     /* RTC Ready Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5cce00d1de0803de8c314f6cd6bed01b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOFIFG&#160;&#160;&#160;(0x0008u)     /* RTC 32kHz cyrstal oscillator fault interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0cbd04cd883cab2804ce24fb9fc41ab5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEVIFG&#160;&#160;&#160;(0x0004u)     /* RTC Time Event Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad186139939be7841a27151671f9bf4e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAIFG&#160;&#160;&#160;(0x0002u)     /* RTC Alarm Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7620975046d940e2b1b581dd68c19f4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCRDYIFG&#160;&#160;&#160;(0x0001u)     /* RTC Ready Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d8dff3abe2bce19b8fbac7ea029ed2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOFIE_L&#160;&#160;&#160;(0x0080u)     /* RTC 32kHz cyrstal oscillator fault interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a95b460482c4fdb4d3ad4b574cb5514bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEVIE_L&#160;&#160;&#160;(0x0040u)     /* RTC Time Event Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a01d385b118428379b8463c4d2fa34a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAIE_L&#160;&#160;&#160;(0x0020u)     /* RTC Alarm Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7585ee841a8a6c20da80a1bea93f362"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCRDYIE_L&#160;&#160;&#160;(0x0010u)     /* RTC Ready Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae1f5dfea7af04ef730636886108b460c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOFIFG_L&#160;&#160;&#160;(0x0008u)     /* RTC 32kHz cyrstal oscillator fault interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a312784c65afa6eb5e9908c7202c3ab37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEVIFG_L&#160;&#160;&#160;(0x0004u)     /* RTC Time Event Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a716755159216bafbde6b1b1f68a2582a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAIFG_L&#160;&#160;&#160;(0x0002u)     /* RTC Alarm Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae03c9f11aa6b2330272494f7dbf25b9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCRDYIFG_L&#160;&#160;&#160;(0x0001u)     /* RTC Ready Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad5eed82533988992af2bb9a18fa46a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCBCD_H&#160;&#160;&#160;(0x0080u)     /* RTC BCD  0:Binary / 1:BCD */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3c99106a9cf94c825c6ecd480942d980"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCHOLD_H&#160;&#160;&#160;(0x0040u)     /* RTC Hold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a42427c40d69b940b9e31d63a12697c71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCRDY_H&#160;&#160;&#160;(0x0010u)     /* RTC Ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a01ad04f17774da0c47ce92fa566d84f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV1_H&#160;&#160;&#160;(0x0002u)     /* RTC Time Event 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a697d112ed2ef859ccc300bc8ea3a09d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV0_H&#160;&#160;&#160;(0x0001u)     /* RTC Time Event 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a155c3f7aca7fde221f766475cd26d4e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV_0&#160;&#160;&#160;(0x0000u)     /* RTC Time Event: 0 (Min. changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a1b9c88348f09cdd59890d359f0f115"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV_1&#160;&#160;&#160;(0x0100u)     /* RTC Time Event: 1 (Hour changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeaaabdf54bc6b21789def8bbfe5fef95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV_2&#160;&#160;&#160;(0x0200u)     /* RTC Time Event: 2 (12:00 changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a153d8d015cc2396d7b081d2e0ba3bee4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV_3&#160;&#160;&#160;(0x0300u)     /* RTC Time Event: 3 (00:00 changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee424c44ba80d854572beb7677966244"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV__MIN&#160;&#160;&#160;(0x0000u)     /* RTC Time Event: 0 (Min. changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a44b1260136198f8e3a529eb40e1c7a91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV__HOUR&#160;&#160;&#160;(0x0100u)     /* RTC Time Event: 1 (Hour changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c34965599ace8aa0608d2ce49ea6086"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV__0000&#160;&#160;&#160;(0x0200u)     /* RTC Time Event: 2 (00:00 changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd2a8fee0c47789c6237b24f7740a71e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV__1200&#160;&#160;&#160;(0x0300u)     /* RTC Time Event: 3 (12:00 changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a31bf0dc99a1d8a5d77311fafc13f2b56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF1&#160;&#160;&#160;(0x0200u)     /* RTC Calibration Frequency Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af5ed6b05efe5b92abd77af1f02dcd8c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF0&#160;&#160;&#160;(0x0100u)     /* RTC Calibration Frequency Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a997217f19beea1021bd14e220880e775"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALS&#160;&#160;&#160;(0x0080u)     /* RTC Calibration Sign */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aea956a13427c2e5a10983d2aa54752d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL5&#160;&#160;&#160;(0x0020u)     /* RTC Calibration Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d08b1b702bb8329bf99e1e80486b6fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL4&#160;&#160;&#160;(0x0010u)     /* RTC Calibration Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af8f1dba548663cf1a29ce25a9e3552cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL3&#160;&#160;&#160;(0x0008u)     /* RTC Calibration Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81ebf0c34c94a20be76a88fef46aa663"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL2&#160;&#160;&#160;(0x0004u)     /* RTC Calibration Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c0f886f4cc67e40baabaf09205f7b53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL1&#160;&#160;&#160;(0x0002u)     /* RTC Calibration Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e800bd0450f06b630baab23539a084f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL0&#160;&#160;&#160;(0x0001u)     /* RTC Calibration Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aae865257e69c7f925c85dd3dff4af915"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALS_L&#160;&#160;&#160;(0x0080u)     /* RTC Calibration Sign */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34d199ca61599a7512133aca813c7fb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL5_L&#160;&#160;&#160;(0x0020u)     /* RTC Calibration Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a617290fcd6763a87c1b740741ca3a46d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL4_L&#160;&#160;&#160;(0x0010u)     /* RTC Calibration Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a97f77f9a0460313eb046b2804ea219f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL3_L&#160;&#160;&#160;(0x0008u)     /* RTC Calibration Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b3017c4aaadab68c10174c37e631ebe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL2_L&#160;&#160;&#160;(0x0004u)     /* RTC Calibration Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac1622a6a7b7ebf4d6d8e449dae6c1b81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL1_L&#160;&#160;&#160;(0x0002u)     /* RTC Calibration Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a95f2f00b1b7a1e3bcd180f7ca6a7f925"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCAL0_L&#160;&#160;&#160;(0x0001u)     /* RTC Calibration Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d5129e69d3a967f75f2c425b4af9386"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF1_H&#160;&#160;&#160;(0x0002u)     /* RTC Calibration Frequency Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29ef5a9738fd75560a271aae1c5d26bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF0_H&#160;&#160;&#160;(0x0001u)     /* RTC Calibration Frequency Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abed403866d53132f688951dded9492e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF_0&#160;&#160;&#160;(0x0000u)     /* RTC Calibration Frequency: No Output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a984ef4044cfd13b50cc3a58a92d03775"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF_1&#160;&#160;&#160;(0x0100u)     /* RTC Calibration Frequency: 512 Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29b61b4352caf5f00b61060e22a5176f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF_2&#160;&#160;&#160;(0x0200u)     /* RTC Calibration Frequency: 256 Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a69596bd3760b6f25332dd55314b50059"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF_3&#160;&#160;&#160;(0x0300u)     /* RTC Calibration Frequency: 1 Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a84d8dd5061c60cf4ec7aaf26f45cf35a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAE&#160;&#160;&#160;(0x80)     /* Real Time Clock Alarm enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8df540a1b771cc337fad101d5e652bcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP2&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a80a624384d9c1a27789263cb91aca1ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP1&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9f3e3a68929ede6af6c884121f8af180"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP0&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a739b7de6c7ee2986ceb5c32e2d325dfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSIE&#160;&#160;&#160;(0x0002u)     /* RTC Prescale Timer 0 Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a353de96b0083615a72a29bec48838c5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSIFG&#160;&#160;&#160;(0x0001u)     /* RTC Prescale Timer 0 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab7df5c8acbfd81e7e37f186eab096bca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP2_L&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ccb8d85394bf76b6a4bef75c2add1c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP1_L&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab12cd83d6c13080785cfbcfe9b0dc28a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP0_L&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa7d6ff8d4649059a0246ff66a1c5b13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSIE_L&#160;&#160;&#160;(0x0002u)     /* RTC Prescale Timer 0 Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a690db286ec3ec7f981c5ba2904aa275b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSIFG_L&#160;&#160;&#160;(0x0001u)     /* RTC Prescale Timer 0 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49b91f57249723afeff5b46124acd510"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_0&#160;&#160;&#160;(0x0000u)     /* RTC Prescale Timer 0 Interrupt Interval /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a99150fa82b59ef7f6a4001749d582034"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_1&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 0 Interrupt Interval /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa682448376f9bf9ba94d155af2729d5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_2&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 0 Interrupt Interval /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d602e36864e87dbafb28882c85e7933"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_3&#160;&#160;&#160;(0x000Cu)     /* RTC Prescale Timer 0 Interrupt Interval /16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6fef48e0f35ee1640149ea68dea99c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_4&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 0 Interrupt Interval /32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a79aafe44119b27513e9d2e33b99d369d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_5&#160;&#160;&#160;(0x0014u)     /* RTC Prescale Timer 0 Interrupt Interval /64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a991860554488c62b6ff17762847279e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_6&#160;&#160;&#160;(0x0018u)     /* RTC Prescale Timer 0 Interrupt Interval /128 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9cc85af88552d737aeeedd1212f828d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_7&#160;&#160;&#160;(0x001Cu)     /* RTC Prescale Timer 0 Interrupt Interval /256 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af53438e7f9f37d824b1d2809d9242309"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP__2&#160;&#160;&#160;(0x0000u)     /* RTC Prescale Timer 0 Interrupt Interval /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a86f4dbf044879346310e1e4b21c74e32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP__4&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 0 Interrupt Interval /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afb5b4587c8a50224d4f87c253fe3f3fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP__8&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 0 Interrupt Interval /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a812d1db6ce449c4c6bfdaf333bc81014"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP__16&#160;&#160;&#160;(0x000Cu)     /* RTC Prescale Timer 0 Interrupt Interval /16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aadf3d0e2c34139752ec3d5fbccd4b544"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP__32&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 0 Interrupt Interval /32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5c1446b0bd262d2ebb8b9ec16c604a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP__64&#160;&#160;&#160;(0x0014u)     /* RTC Prescale Timer 0 Interrupt Interval /64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9cb28ff767ae37c885e4adf71af6d769"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP__128&#160;&#160;&#160;(0x0018u)     /* RTC Prescale Timer 0 Interrupt Interval /128 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e1fc265c7f04d70dc41793eb791acce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP__256&#160;&#160;&#160;(0x001Cu)     /* RTC Prescale Timer 0 Interrupt Interval /256 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3157982f465304ead10028351803a229"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP2&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a33268db844853c351d507192bce69115"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP1&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab2ce5078897e9e5742f6fb1d97e68d0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP0&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6298dd14e6cc5368f6717a8832649e0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSIE&#160;&#160;&#160;(0x0002u)     /* RTC Prescale Timer 1 Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab0f50da5338a47ca2c58f09f6a2ec2c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSIFG&#160;&#160;&#160;(0x0001u)     /* RTC Prescale Timer 1 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaf5b1fa50ac81d910c042fb993d9f89e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP2_L&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adde344bfc9ab9cee71bd7c3c1166f738"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP1_L&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aae72b296ea33e6a93cc3c92ba9966c1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP0_L&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0bc5d9e7719ed3f3f92133c8278b6a80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSIE_L&#160;&#160;&#160;(0x0002u)     /* RTC Prescale Timer 1 Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a57fb6f392fedbd36f2e5f231beea06a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSIFG_L&#160;&#160;&#160;(0x0001u)     /* RTC Prescale Timer 1 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab2365b5e8b31825bc8b24206d84f5d7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_0&#160;&#160;&#160;(0x0000u)     /* RTC Prescale Timer 1 Interrupt Interval /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6d79f36d40336d8889d8f1d2e723477b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_1&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 1 Interrupt Interval /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aed68aa96a094d209cc824f30c3f9298e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_2&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 1 Interrupt Interval /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab5ea58c1f8d7f56f163aaca4cfa9b8c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_3&#160;&#160;&#160;(0x000Cu)     /* RTC Prescale Timer 1 Interrupt Interval /16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81a79b9f3e8e73fc1df5951a48210ee1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_4&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 1 Interrupt Interval /32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a98475ccefdef43152a0eab0aad5b514c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_5&#160;&#160;&#160;(0x0014u)     /* RTC Prescale Timer 1 Interrupt Interval /64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adfc775ba97b610b642629f7fc112c10d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_6&#160;&#160;&#160;(0x0018u)     /* RTC Prescale Timer 1 Interrupt Interval /128 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4dd97b54dd1fd4234fd3ad499521c76c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_7&#160;&#160;&#160;(0x001Cu)     /* RTC Prescale Timer 1 Interrupt Interval /256 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4939f48ca90973948ff20a09179a1bc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP__2&#160;&#160;&#160;(0x0000u)     /* RTC Prescale Timer 1 Interrupt Interval /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49a271cb3a953ca64daa4c77431248c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP__4&#160;&#160;&#160;(0x0004u)     /* RTC Prescale Timer 1 Interrupt Interval /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d4d7a087691a3b61e916106ef9179a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP__8&#160;&#160;&#160;(0x0008u)     /* RTC Prescale Timer 1 Interrupt Interval /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af81a89efbb5ace2e790356007f713a7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP__16&#160;&#160;&#160;(0x000Cu)     /* RTC Prescale Timer 1 Interrupt Interval /16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5fba4509ab5849d6edfbaca450d55221"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP__32&#160;&#160;&#160;(0x0010u)     /* RTC Prescale Timer 1 Interrupt Interval /32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a35550403ae047bd48e96a698a081f1ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP__64&#160;&#160;&#160;(0x0014u)     /* RTC Prescale Timer 1 Interrupt Interval /64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2e548aaf979f728b27e0067d49e5521a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP__128&#160;&#160;&#160;(0x0018u)     /* RTC Prescale Timer 1 Interrupt Interval /128 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9b91ccb4f682007d64a2f27fda62f215"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP__256&#160;&#160;&#160;(0x001Cu)     /* RTC Prescale Timer 1 Interrupt Interval /256 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a22d13d48cd82bde3ffdec106ac3b6856"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_NONE&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5734d7c4fc2f5654e0ec37cc29f3f227"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_RTCRDYIFG&#160;&#160;&#160;(0x0002u)    /* RTC ready: RTCRDYIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a97ba9e19816cb8644cd3381d0a4020"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_RTCTEVIFG&#160;&#160;&#160;(0x0004u)    /* RTC interval timer: RTCTEVIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71e95875f5aaf4f6e9930366ce5b35a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_RTCAIFG&#160;&#160;&#160;(0x0006u)    /* RTC user alarm: RTCAIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad2fa6290cbfd32551d75478b9fe17b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_RT0PSIFG&#160;&#160;&#160;(0x0008u)    /* RTC prescaler 0: RT0PSIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8f6274959c834437bc6d044213af0525"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_RT1PSIFG&#160;&#160;&#160;(0x000Au)    /* RTC prescaler 1: RT1PSIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac38b62abd0fa22121793e0e0ff464988"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_RTCOFIFG&#160;&#160;&#160;(0x000Cu)    /* RTC Oscillator fault */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d9736cf9a8625de2b2b4d432df7ea60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_NONE&#160;&#160;&#160;(0x0000u)      /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="addcb9d30a1feceec836f1b4def919e62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTCRDYIFG&#160;&#160;&#160;(0x0002u)      /* RTC ready: RTCRDYIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a59244f3880918d55bb07a75546a6a501"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTCTEVIFG&#160;&#160;&#160;(0x0004u)      /* RTC interval timer: RTCTEVIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeae074045be5962e4f297ff365fc6536"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTCAIFG&#160;&#160;&#160;(0x0006u)      /* RTC user alarm: RTCAIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa43fdc0a3415202cacce24eff1834c01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RT0PSIFG&#160;&#160;&#160;(0x0008u)      /* RTC prescaler 0: RT0PSIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7399d4125d679ac49be87ebd57948247"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RT1PSIFG&#160;&#160;&#160;(0x000Au)      /* RTC prescaler 1: RT1PSIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad302f37e8bc5ff097e48268f39ad2294"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTCOFIFG&#160;&#160;&#160;(0x000Cu)      /* RTC Oscillator fault */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a70f3b472452ae4fabd73665c08374882"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCCTL0&#160;&#160;&#160;(0x0000u)  /* Real Timer Clock Control 0/Key */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4393b15c053b81aed0f7dee2d0ea43c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCCTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a70f3b472452ae4fabd73665c08374882">OFS_RTCCTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aff3acf45fdd7c42b6394d3e0bb7fe962"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCCTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a70f3b472452ae4fabd73665c08374882">OFS_RTCCTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3ef10fe30c1514c3318b2536ab36546"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCCTL13&#160;&#160;&#160;(0x0002u)  /* Real Timer Clock Control 1/3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a90f300ee79328e58916d37f736f82aaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCCTL13_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3ef10fe30c1514c3318b2536ab36546">OFS_RTCCTL13</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acab7a2daa194e3f5350ec729bb5b224b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCCTL13_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac3ef10fe30c1514c3318b2536ab36546">OFS_RTCCTL13</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7fb57ef4ce1664374ac01b0ade542b19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCTL1&#160;&#160;&#160;RTCCTL13_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a82cca142f4871899036057173fafcf79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCTL3&#160;&#160;&#160;RTCCTL13_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aab5cf8a113a01421850e9a373f8162d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCOCAL&#160;&#160;&#160;(0x0004u)  /* Real Timer Clock Offset Calibartion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7da7eae6263b2af44a242c8f0146cc1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCOCAL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab5cf8a113a01421850e9a373f8162d8">OFS_RTCOCAL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4543b8d7b31c956363a7c76a839a4d03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCOCAL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aab5cf8a113a01421850e9a373f8162d8">OFS_RTCOCAL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1cceda91784a7784ade51138d385594e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTCMP&#160;&#160;&#160;(0x0006u)  /* Real Timer Temperature Compensation */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac7e643a4a8c68b4289ca6f63a5f90534"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTCMP_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1cceda91784a7784ade51138d385594e">OFS_RTCTCMP</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9cf036908e151d9304c196b5d0797360"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTCMP_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1cceda91784a7784ade51138d385594e">OFS_RTCTCMP</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a18d6345a60a513cfecf151d96f045351"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS0CTL&#160;&#160;&#160;(0x0008u)  /* Real Timer Prescale Timer 0 Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa4765ee2f28111917d327caaddc36202"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS0CTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18d6345a60a513cfecf151d96f045351">OFS_RTCPS0CTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e6035928cf3509f8cb3364fab59513b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS0CTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a18d6345a60a513cfecf151d96f045351">OFS_RTCPS0CTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afd682b2251a50b1115d72493d16c4f95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS1CTL&#160;&#160;&#160;(0x000Au)  /* Real Timer Prescale Timer 1 Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee37b40816c3fed48e004a88599f11fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS1CTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd682b2251a50b1115d72493d16c4f95">OFS_RTCPS1CTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7b0a0f3de8435dc62974f318a8f5a8bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS1CTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afd682b2251a50b1115d72493d16c4f95">OFS_RTCPS1CTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa74cd53b1cf46cc1ce6a64e5de0892e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS&#160;&#160;&#160;(0x000Cu)  /* Real Timer Prescale Timer Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a383e8970eb543c22271883e1fdc062a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa74cd53b1cf46cc1ce6a64e5de0892e">OFS_RTCPS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae76ecee745619ea2aab69c3986feefaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCPS_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa74cd53b1cf46cc1ce6a64e5de0892e">OFS_RTCPS</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac03f2d0e839b1f9d382a65a07aed49f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCIV&#160;&#160;&#160;(0x000Eu)  /* Real Time Clock Interrupt Vector */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5b8aed962f0912d4485db3ff7c4265a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTIM0&#160;&#160;&#160;(0x0010u)  /* Real Time Clock Time 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4f47fdd57208ede177faeca72279077"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTIM0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b8aed962f0912d4485db3ff7c4265a1">OFS_RTCTIM0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a477ee46c2074515e0eb3d251f47d0627"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTIM0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5b8aed962f0912d4485db3ff7c4265a1">OFS_RTCTIM0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6aaf699d62c041b7a7faa9fafe8c6d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTIM1&#160;&#160;&#160;(0x0012u)  /* Real Time Clock Time 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aece3cbb57773ce79fa9f8c10de4d9803"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTIM1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6aaf699d62c041b7a7faa9fafe8c6d0">OFS_RTCTIM1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8bd09d2be0f2b68a14ec9bf39112f173"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCTIM1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac6aaf699d62c041b7a7faa9fafe8c6d0">OFS_RTCTIM1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5961d9110dde2bfec1210fe0a3052bc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCDATE&#160;&#160;&#160;(0x0014u)  /* Real Time Clock Date */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adec7563a910a78ad7161ffc5da958976"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCDATE_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5961d9110dde2bfec1210fe0a3052bc4">OFS_RTCDATE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f804f3c487092c219285a9339326d94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCDATE_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5961d9110dde2bfec1210fe0a3052bc4">OFS_RTCDATE</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6040c837cc41cce374323c32c70f7c1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCYEAR&#160;&#160;&#160;(0x0016u)  /* Real Time Clock Year */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2ac4438707d387df085358fbbb161bb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCYEAR_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6040c837cc41cce374323c32c70f7c1e">OFS_RTCYEAR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af9a8f9e45a26997d8f1d4c034ced3dc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCYEAR_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6040c837cc41cce374323c32c70f7c1e">OFS_RTCYEAR</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4eeb6a19048760528cb4fe46f887c658"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCAMINHR&#160;&#160;&#160;(0x0018u)  /* Real Time Clock Alarm Min/Hour */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a64136618e951f68e2dfe2b2e03761dfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCAMINHR_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4eeb6a19048760528cb4fe46f887c658">OFS_RTCAMINHR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac68db334c95627593f1140933aaa85c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCAMINHR_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4eeb6a19048760528cb4fe46f887c658">OFS_RTCAMINHR</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae53f74cdde62c7f30167a688b55d3428"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCADOWDAY&#160;&#160;&#160;(0x001Au)  /* Real Time Clock Alarm day of week/day */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a84ba2c91544533110f58db6c8d5f9414"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCADOWDAY_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae53f74cdde62c7f30167a688b55d3428">OFS_RTCADOWDAY</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a891517dd85f61e448ee3566f1b7a4b92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCADOWDAY_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae53f74cdde62c7f30167a688b55d3428">OFS_RTCADOWDAY</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9e4f5f3aec622a6fe251ebe9dc88ba81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_BIN2BCD&#160;&#160;&#160;(0x001Cu)  /* Real Time Binary-to-BCD conversion register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a51f8edfd711cb194fa958b245b63079d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_BCD2BIN&#160;&#160;&#160;(0x001Eu)  /* Real Time BCD-to-binary conversion register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3c550de2fee3ffa349ea3deaafe01ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCSEC&#160;&#160;&#160;(0x0010u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a052fcd57d54f09775a9086412a2ccb8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCMIN&#160;&#160;&#160;(0x0011u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac527536fc22248c8bb87a60ad3d2c671"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCHOUR&#160;&#160;&#160;(0x0012u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9aff83db53b86c8ac90e430ffa79d417"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCDOW&#160;&#160;&#160;(0x0013u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a051ad170c9e1b994292872799022ee4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCDAY&#160;&#160;&#160;(0x0014u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3c17a79fbfe19d093c5b57c65f2cf584"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCMON&#160;&#160;&#160;(0x0015u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4b9114d35587582f468d384ef0fe79ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCAMIN&#160;&#160;&#160;(0x0018u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad37d3c32dc537db121dbcab15260bcf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCAHOUR&#160;&#160;&#160;(0x0019u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a471fe81287745db0065b8d37fb2a16a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCADOW&#160;&#160;&#160;(0x001Au)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae606951f63e5db095fb49c5d2b1803ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RTCADAY&#160;&#160;&#160;(0x001Bu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6bf21b5a694fa6902ff474b15092254"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSEC&#160;&#160;&#160;RTCTIM0_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0150d9e65ef842a5636b60239fbc936c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCMIN&#160;&#160;&#160;RTCTIM0_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9bada5c628434fc86acaf3e6bee945aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCHOUR&#160;&#160;&#160;RTCTIM1_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a88bb9d5598b88ec9306fddbf48b72692"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCDOW&#160;&#160;&#160;RTCTIM1_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0fcd74e19a0dbc557fea266e623e2a6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCDAY&#160;&#160;&#160;RTCDATE_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a30a9e3e0e70e8b7fe5d6f2b27c445ec8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCMON&#160;&#160;&#160;RTCDATE_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3232ec86753b738fc0da37ea870b486"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCYEARL&#160;&#160;&#160;RTCYEAR_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e887956f69029530681b194cee8c263"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PS&#160;&#160;&#160;RTCPS_L</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af0142c5639a800931fcc7b326a494ccf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PS&#160;&#160;&#160;RTCPS_H</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2179d9442fc323b80f580156a261f51a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAMIN&#160;&#160;&#160;RTCAMINHR_L    /* Real Time Clock Alarm Min */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f994670fa3f5a4798ce9e901ed5fd72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAHOUR&#160;&#160;&#160;RTCAMINHR_H    /* Real Time Clock Alarm Hour */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a964dbe6596422ae78777e7e769c494fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCADOW&#160;&#160;&#160;RTCADOWDAY_L   /* Real Time Clock Alarm day of week */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a46047a7c32a80557bcd9146157dc8817"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCADAY&#160;&#160;&#160;RTCADOWDAY_H   /* Real Time Clock Alarm day */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3aa7920abcb56e58b0bc25aacf82b451"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOFIE&#160;&#160;&#160;(0x0080u)   /* RTC 32kHz cyrstal oscillator fault interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3f6f251c8b4a00ce4f758791b85600b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEVIE&#160;&#160;&#160;(0x0040u)   /* RTC Time Event Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f00f14a4103fd3910fa8cc6527766df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAIE&#160;&#160;&#160;(0x0020u)   /* RTC Alarm Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b4a560a78ad909cbea5598cb6126313"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCRDYIE&#160;&#160;&#160;(0x0010u)   /* RTC Ready Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5cce00d1de0803de8c314f6cd6bed01b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOFIFG&#160;&#160;&#160;(0x0008u)   /* RTC 32kHz cyrstal oscillator fault interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0cbd04cd883cab2804ce24fb9fc41ab5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEVIFG&#160;&#160;&#160;(0x0004u)   /* RTC Time Event Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad186139939be7841a27151671f9bf4e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAIFG&#160;&#160;&#160;(0x0002u)   /* RTC Alarm Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7620975046d940e2b1b581dd68c19f4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCRDYIFG&#160;&#160;&#160;(0x0001u)   /* RTC Ready Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d8dff3abe2bce19b8fbac7ea029ed2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOFIE_L&#160;&#160;&#160;(0x0080u)   /* RTC 32kHz cyrstal oscillator fault interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a95b460482c4fdb4d3ad4b574cb5514bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEVIE_L&#160;&#160;&#160;(0x0040u)   /* RTC Time Event Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a01d385b118428379b8463c4d2fa34a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAIE_L&#160;&#160;&#160;(0x0020u)   /* RTC Alarm Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7585ee841a8a6c20da80a1bea93f362"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCRDYIE_L&#160;&#160;&#160;(0x0010u)   /* RTC Ready Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae1f5dfea7af04ef730636886108b460c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOFIFG_L&#160;&#160;&#160;(0x0008u)   /* RTC 32kHz cyrstal oscillator fault interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a312784c65afa6eb5e9908c7202c3ab37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEVIFG_L&#160;&#160;&#160;(0x0004u)   /* RTC Time Event Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a716755159216bafbde6b1b1f68a2582a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAIFG_L&#160;&#160;&#160;(0x0002u)   /* RTC Alarm Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae03c9f11aa6b2330272494f7dbf25b9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCRDYIFG_L&#160;&#160;&#160;(0x0001u)   /* RTC Ready Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e9d162fc26cba1b4f8807efe65fee9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCKEY&#160;&#160;&#160;(0xA500u)   /* RTC Key for RTC write access */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8aea6e85dcddb31382ed26b17ce61635"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCKEY_H&#160;&#160;&#160;(0xA5)     /* RTC Key for RTC write access (high word) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a31bf0dc99a1d8a5d77311fafc13f2b56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF1&#160;&#160;&#160;(0x0200u)   /* RTC Calibration Frequency Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af5ed6b05efe5b92abd77af1f02dcd8c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF0&#160;&#160;&#160;(0x0100u)   /* RTC Calibration Frequency Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2030a9fe75e4765abcbb0dbdd804b556"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCBCD&#160;&#160;&#160;(0x0080u)   /* RTC BCD  0:Binary / 1:BCD */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abb02d92660cdbd16e0808f8d14faefeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCHOLD&#160;&#160;&#160;(0x0040u)   /* RTC Hold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8b31bcc95201a87206bca7ef40ff7c70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCMODE&#160;&#160;&#160;(0x0020u)   /* RTC Mode 0:Counter / 1: Calendar */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4fe04b27e6c34e304cb01369fc23b60a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCRDY&#160;&#160;&#160;(0x0010u)   /* RTC Ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b14a81bfa34b1c8879f6beaa8c33fa9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSSEL1&#160;&#160;&#160;(0x0008u)   /* RTC Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad85e0a74ec0b3b8bdd440d5c6c24c1da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSSEL0&#160;&#160;&#160;(0x0004u)   /* RTC Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afe8bfc578c7f1beedc1888791c7f3482"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV1&#160;&#160;&#160;(0x0002u)   /* RTC Time Event 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3aebd96ae27dd3e8310dc79eac4fcec8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV0&#160;&#160;&#160;(0x0001u)   /* RTC Time Event 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a777ec97ffa3286659e584341674edb93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCBCD_L&#160;&#160;&#160;(0x0080u)   /* RTC BCD  0:Binary / 1:BCD */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0ef2616087cb3468c953fd30f40da332"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCHOLD_L&#160;&#160;&#160;(0x0040u)   /* RTC Hold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aecc3fd97a233372ef1ad9272d6efd05a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCMODE_L&#160;&#160;&#160;(0x0020u)   /* RTC Mode 0:Counter / 1: Calendar */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e4378333882b0ba5d525f7628166e32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCRDY_L&#160;&#160;&#160;(0x0010u)   /* RTC Ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2249b50086207d09c967b5ba2aa5645c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSSEL1_L&#160;&#160;&#160;(0x0008u)   /* RTC Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeb0a69883d2280a6d8e2ede047abf86b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSSEL0_L&#160;&#160;&#160;(0x0004u)   /* RTC Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab781172b8fc4db5548a6e59daac6b4a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV1_L&#160;&#160;&#160;(0x0002u)   /* RTC Time Event 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a661d3eef519eb58a40eb07e9951af0f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV0_L&#160;&#160;&#160;(0x0001u)   /* RTC Time Event 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d5129e69d3a967f75f2c425b4af9386"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF1_H&#160;&#160;&#160;(0x0002u)   /* RTC Calibration Frequency Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29ef5a9738fd75560a271aae1c5d26bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF0_H&#160;&#160;&#160;(0x0001u)   /* RTC Calibration Frequency Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6a6320cae158aa043a33dcadf88b3aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSSEL_0&#160;&#160;&#160;(0x0000u)   /* RTC Source Select ACLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac34c2e0376b73949dbf7321b68be31eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSSEL_1&#160;&#160;&#160;(0x0004u)   /* RTC Source Select SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa24f4371c3da26cf7e8d1f7b8479c651"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSSEL_2&#160;&#160;&#160;(0x0008u)   /* RTC Source Select RT1PS */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af071e41a65ee1b213b9cca31b07deb2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSSEL_3&#160;&#160;&#160;(0x000Cu)   /* RTC Source Select RT1PS */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a66d5eff34d5d3456beeee993da4d82eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSSEL__ACLK&#160;&#160;&#160;(0x0000u)   /* RTC Source Select ACLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34a0e3929ea24169aa082f851520e3ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSSEL__SMCLK&#160;&#160;&#160;(0x0004u)   /* RTC Source Select SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a326016b1b7380bdd1bc8cd4da13d83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCSSEL__RT1PS&#160;&#160;&#160;(0x0008u)   /* RTC Source Select RT1PS */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a155c3f7aca7fde221f766475cd26d4e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV_0&#160;&#160;&#160;(0x0000u)   /* RTC Time Event: 0 (Min. changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a1b9c88348f09cdd59890d359f0f115"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV_1&#160;&#160;&#160;(0x0001u)   /* RTC Time Event: 1 (Hour changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeaaabdf54bc6b21789def8bbfe5fef95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV_2&#160;&#160;&#160;(0x0002u)   /* RTC Time Event: 2 (12:00 changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a153d8d015cc2396d7b081d2e0ba3bee4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV_3&#160;&#160;&#160;(0x0003u)   /* RTC Time Event: 3 (00:00 changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee424c44ba80d854572beb7677966244"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV__MIN&#160;&#160;&#160;(0x0000u)   /* RTC Time Event: 0 (Min. changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a44b1260136198f8e3a529eb40e1c7a91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV__HOUR&#160;&#160;&#160;(0x0001u)   /* RTC Time Event: 1 (Hour changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c34965599ace8aa0608d2ce49ea6086"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV__0000&#160;&#160;&#160;(0x0002u)   /* RTC Time Event: 2 (00:00 changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd2a8fee0c47789c6237b24f7740a71e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTEV__1200&#160;&#160;&#160;(0x0003u)   /* RTC Time Event: 3 (12:00 changed) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abed403866d53132f688951dded9492e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF_0&#160;&#160;&#160;(0x0000u)   /* RTC Calibration Frequency: No Output */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a984ef4044cfd13b50cc3a58a92d03775"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF_1&#160;&#160;&#160;(0x0100u)   /* RTC Calibration Frequency: 512 Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29b61b4352caf5f00b61060e22a5176f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF_2&#160;&#160;&#160;(0x0200u)   /* RTC Calibration Frequency: 256 Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a69596bd3760b6f25332dd55314b50059"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCCALF_3&#160;&#160;&#160;(0x0300u)   /* RTC Calibration Frequency: 1 Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa76601393cee0fbcb58487108271390a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOCALS&#160;&#160;&#160;(0x8000u)   /* RTC Offset Calibration Sign */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac8c2be95c89164a2ef328389999cdb55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOCAL7&#160;&#160;&#160;(0x0080u)   /* RTC Offset Calibration Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae1334eb7c6279523ba19f277f80c90cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOCAL6&#160;&#160;&#160;(0x0040u)   /* RTC Offset Calibration Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4c6eaf7f971cd62b40438c4573023bd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOCAL5&#160;&#160;&#160;(0x0020u)   /* RTC Offset Calibration Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa0399e6fff8851a03d1305e7037e24e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOCAL4&#160;&#160;&#160;(0x0010u)   /* RTC Offset Calibration Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad107c2ed06dadf07297994bbed2d226"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOCAL3&#160;&#160;&#160;(0x0008u)   /* RTC Offset Calibration Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7cf5c37d25e696d6542932d967c6c0dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOCAL2&#160;&#160;&#160;(0x0004u)   /* RTC Offset Calibration Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a836eda0673382e104eb1afde4e151d4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOCAL1&#160;&#160;&#160;(0x0002u)   /* RTC Offset Calibration Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aafa2a9b523b5b98b7682afc75638bab8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOCAL0&#160;&#160;&#160;(0x0001u)   /* RTC Offset Calibration Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a16e1981af67d176bbc62b6c68b7fac79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOCAL7_L&#160;&#160;&#160;(0x0080u)   /* RTC Offset Calibration Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2daabc5eae0ad2f586e4883fb6f80be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOCAL6_L&#160;&#160;&#160;(0x0040u)   /* RTC Offset Calibration Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af1dcb8b508b98481438456dace3d2e51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOCAL5_L&#160;&#160;&#160;(0x0020u)   /* RTC Offset Calibration Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0aee199b0ccf2aafd36d33721e5f480e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOCAL4_L&#160;&#160;&#160;(0x0010u)   /* RTC Offset Calibration Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a51b5d6465210ea30266fddbd0db64848"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOCAL3_L&#160;&#160;&#160;(0x0008u)   /* RTC Offset Calibration Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abccfabe318e22d08239add8f7db1ebee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOCAL2_L&#160;&#160;&#160;(0x0004u)   /* RTC Offset Calibration Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa904f1a1ccfb4ed4f0c81d80f8ab253c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOCAL1_L&#160;&#160;&#160;(0x0002u)   /* RTC Offset Calibration Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a982be784c222f000b86a741e9d4eb264"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOCAL0_L&#160;&#160;&#160;(0x0001u)   /* RTC Offset Calibration Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9acb462c5fe0188636d726a242197b26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCOCALS_H&#160;&#160;&#160;(0x0080u)   /* RTC Offset Calibration Sign */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40391aa960ec83a99255e689d463b0f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTCMPS&#160;&#160;&#160;(0x8000u)   /* RTC Temperature Compensation Sign */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29854f07820dfc3c58907129335d8d0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTCRDY&#160;&#160;&#160;(0x4000u)   /* RTC Temperature compensation ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f95872ec796a872ef80f444436cc49f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTCOK&#160;&#160;&#160;(0x2000u)   /* RTC Temperature compensation write OK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4905487747e97ee1edd22c5ed1ecea8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTCMP7&#160;&#160;&#160;(0x0080u)   /* RTC Temperature Compensation Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a69e1381673b898ae1ac53caba390194f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTCMP6&#160;&#160;&#160;(0x0040u)   /* RTC Temperature Compensation Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a32b7e8969e501e12245eb91eeaf85076"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTCMP5&#160;&#160;&#160;(0x0020u)   /* RTC Temperature Compensation Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa28218b8f392ccd7b5670cad5cfbd56f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTCMP4&#160;&#160;&#160;(0x0010u)   /* RTC Temperature Compensation Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2c0083d3e9bafd37a243da74a2738a6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTCMP3&#160;&#160;&#160;(0x0008u)   /* RTC Temperature Compensation Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d8e6cbd0467e820e3c062062c408751"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTCMP2&#160;&#160;&#160;(0x0004u)   /* RTC Temperature Compensation Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2210e437fb39546f28e603a41060945b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTCMP1&#160;&#160;&#160;(0x0002u)   /* RTC Temperature Compensation Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9204bc420da16f114ef614d4be123e36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTCMP0&#160;&#160;&#160;(0x0001u)   /* RTC Temperature Compensation Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0db9dc6bf181af76d59a47ca1df46ce9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTCMP7_L&#160;&#160;&#160;(0x0080u)   /* RTC Temperature Compensation Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a47058654c8b6771357c715f30376586a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTCMP6_L&#160;&#160;&#160;(0x0040u)   /* RTC Temperature Compensation Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a94fa6e190fd98a49cd121384ed3821e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTCMP5_L&#160;&#160;&#160;(0x0020u)   /* RTC Temperature Compensation Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5993ecc060dfd71fbd3c5a1b91217ea3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTCMP4_L&#160;&#160;&#160;(0x0010u)   /* RTC Temperature Compensation Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a997684da2c4cbfac5dd0a968840104bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTCMP3_L&#160;&#160;&#160;(0x0008u)   /* RTC Temperature Compensation Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afb4950c6b70b20663735be3b6ebcd685"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTCMP2_L&#160;&#160;&#160;(0x0004u)   /* RTC Temperature Compensation Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aba3fb2b0a7346dd0aad17fe2687640c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTCMP1_L&#160;&#160;&#160;(0x0002u)   /* RTC Temperature Compensation Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeba7054b753b904e63f7fe99b0e301f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTCMP0_L&#160;&#160;&#160;(0x0001u)   /* RTC Temperature Compensation Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a48f234a16f6118e6b3621ba642dd17fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTCMPS_H&#160;&#160;&#160;(0x0080u)   /* RTC Temperature Compensation Sign */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a590d431328953f78028a82b7767765dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTCRDY_H&#160;&#160;&#160;(0x0040u)   /* RTC Temperature compensation ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aed75ac7d08b02df76e0c48045343b1f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCTCOK_H&#160;&#160;&#160;(0x0020u)   /* RTC Temperature compensation write OK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a84d8dd5061c60cf4ec7aaf26f45cf35a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCAE&#160;&#160;&#160;(0x80)     /* Real Time Clock Alarm enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a3afe57c8a7bc2eb22be25a791c4496"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSDIV2&#160;&#160;&#160;(0x2000u)   /* RTC Prescale Timer 0 Clock Divide Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6e12670e19e1a7837bd0860b3b5e291"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSDIV1&#160;&#160;&#160;(0x1000u)   /* RTC Prescale Timer 0 Clock Divide Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3de088fbebc81a530fab8d796e9250d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSDIV0&#160;&#160;&#160;(0x0800u)   /* RTC Prescale Timer 0 Clock Divide Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a61643fa78e811cd97fb01a5ab3ccb0cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSHOLD&#160;&#160;&#160;(0x0100u)   /* RTC Prescale Timer 0 Hold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8df540a1b771cc337fad101d5e652bcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP2&#160;&#160;&#160;(0x0010u)   /* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a80a624384d9c1a27789263cb91aca1ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP1&#160;&#160;&#160;(0x0008u)   /* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9f3e3a68929ede6af6c884121f8af180"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP0&#160;&#160;&#160;(0x0004u)   /* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a739b7de6c7ee2986ceb5c32e2d325dfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSIE&#160;&#160;&#160;(0x0002u)   /* RTC Prescale Timer 0 Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a353de96b0083615a72a29bec48838c5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSIFG&#160;&#160;&#160;(0x0001u)   /* RTC Prescale Timer 0 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab7df5c8acbfd81e7e37f186eab096bca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP2_L&#160;&#160;&#160;(0x0010u)   /* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ccb8d85394bf76b6a4bef75c2add1c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP1_L&#160;&#160;&#160;(0x0008u)   /* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab12cd83d6c13080785cfbcfe9b0dc28a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP0_L&#160;&#160;&#160;(0x0004u)   /* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa7d6ff8d4649059a0246ff66a1c5b13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSIE_L&#160;&#160;&#160;(0x0002u)   /* RTC Prescale Timer 0 Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a690db286ec3ec7f981c5ba2904aa275b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSIFG_L&#160;&#160;&#160;(0x0001u)   /* RTC Prescale Timer 0 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a64094c976519a80bb4f6e44902d8c73b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSDIV2_H&#160;&#160;&#160;(0x0020u)   /* RTC Prescale Timer 0 Clock Divide Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab88e4a68b5c0dd88863642e2780eddbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSDIV1_H&#160;&#160;&#160;(0x0010u)   /* RTC Prescale Timer 0 Clock Divide Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aff0db234a17bb1a91c92cbf8684b3ade"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSDIV0_H&#160;&#160;&#160;(0x0008u)   /* RTC Prescale Timer 0 Clock Divide Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a571df3df4c7c61e184f4aabffd9fe196"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0PSHOLD_H&#160;&#160;&#160;(0x0001u)   /* RTC Prescale Timer 0 Hold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49b91f57249723afeff5b46124acd510"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_0&#160;&#160;&#160;(0x0000u)   /* RTC Prescale Timer 0 Interrupt Interval /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a99150fa82b59ef7f6a4001749d582034"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_1&#160;&#160;&#160;(0x0004u)   /* RTC Prescale Timer 0 Interrupt Interval /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa682448376f9bf9ba94d155af2729d5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_2&#160;&#160;&#160;(0x0008u)   /* RTC Prescale Timer 0 Interrupt Interval /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d602e36864e87dbafb28882c85e7933"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_3&#160;&#160;&#160;(0x000Cu)   /* RTC Prescale Timer 0 Interrupt Interval /16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6fef48e0f35ee1640149ea68dea99c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_4&#160;&#160;&#160;(0x0010u)   /* RTC Prescale Timer 0 Interrupt Interval /32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a79aafe44119b27513e9d2e33b99d369d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_5&#160;&#160;&#160;(0x0014u)   /* RTC Prescale Timer 0 Interrupt Interval /64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a991860554488c62b6ff17762847279e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_6&#160;&#160;&#160;(0x0018u)   /* RTC Prescale Timer 0 Interrupt Interval /128 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9cc85af88552d737aeeedd1212f828d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT0IP_7&#160;&#160;&#160;(0x001Cu)   /* RTC Prescale Timer 0 Interrupt Interval /256 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2fc0e76f27cbe07e67206ddaaaf3ef86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1SSEL1&#160;&#160;&#160;(0x8000u)   /* RTC Prescale Timer 1 Source Select Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a064390806822b79c72d991e304c12b2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1SSEL0&#160;&#160;&#160;(0x4000u)   /* RTC Prescale Timer 1 Source Select Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abf6e66d5b0c9d8801680fdc31491ff10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSDIV2&#160;&#160;&#160;(0x2000u)   /* RTC Prescale Timer 1 Clock Divide Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa0affe99d446cae73db6e97f41214fc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSDIV1&#160;&#160;&#160;(0x1000u)   /* RTC Prescale Timer 1 Clock Divide Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d49280e57b75ea4916fb731a751dd10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSDIV0&#160;&#160;&#160;(0x0800u)   /* RTC Prescale Timer 1 Clock Divide Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a87b1615f728d33617f129efde7fafe72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSHOLD&#160;&#160;&#160;(0x0100u)   /* RTC Prescale Timer 1 Hold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3157982f465304ead10028351803a229"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP2&#160;&#160;&#160;(0x0010u)   /* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a33268db844853c351d507192bce69115"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP1&#160;&#160;&#160;(0x0008u)   /* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab2ce5078897e9e5742f6fb1d97e68d0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP0&#160;&#160;&#160;(0x0004u)   /* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6298dd14e6cc5368f6717a8832649e0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSIE&#160;&#160;&#160;(0x0002u)   /* RTC Prescale Timer 1 Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab0f50da5338a47ca2c58f09f6a2ec2c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSIFG&#160;&#160;&#160;(0x0001u)   /* RTC Prescale Timer 1 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaf5b1fa50ac81d910c042fb993d9f89e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP2_L&#160;&#160;&#160;(0x0010u)   /* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adde344bfc9ab9cee71bd7c3c1166f738"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP1_L&#160;&#160;&#160;(0x0008u)   /* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aae72b296ea33e6a93cc3c92ba9966c1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP0_L&#160;&#160;&#160;(0x0004u)   /* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0bc5d9e7719ed3f3f92133c8278b6a80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSIE_L&#160;&#160;&#160;(0x0002u)   /* RTC Prescale Timer 1 Interrupt Enable Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a57fb6f392fedbd36f2e5f231beea06a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSIFG_L&#160;&#160;&#160;(0x0001u)   /* RTC Prescale Timer 1 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a841f875542f94484c4eef0b3e1d70c6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1SSEL1_H&#160;&#160;&#160;(0x0080u)   /* RTC Prescale Timer 1 Source Select Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f69dbed08b77fbe767d339b044c0e25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1SSEL0_H&#160;&#160;&#160;(0x0040u)   /* RTC Prescale Timer 1 Source Select Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abdfa1cca238dc01420cd59d0f7b4f496"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSDIV2_H&#160;&#160;&#160;(0x0020u)   /* RTC Prescale Timer 1 Clock Divide Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4699a9fc246a2292fb5a79503b9b5c12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSDIV1_H&#160;&#160;&#160;(0x0010u)   /* RTC Prescale Timer 1 Clock Divide Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad617668f653ff231e5d16ae31c2b1dcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSDIV0_H&#160;&#160;&#160;(0x0008u)   /* RTC Prescale Timer 1 Clock Divide Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a890a26994f662abf4bd82c686fca4c55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1PSHOLD_H&#160;&#160;&#160;(0x0001u)   /* RTC Prescale Timer 1 Hold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab2365b5e8b31825bc8b24206d84f5d7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_0&#160;&#160;&#160;(0x0000u)   /* RTC Prescale Timer 1 Interrupt Interval /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6d79f36d40336d8889d8f1d2e723477b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_1&#160;&#160;&#160;(0x0004u)   /* RTC Prescale Timer 1 Interrupt Interval /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aed68aa96a094d209cc824f30c3f9298e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_2&#160;&#160;&#160;(0x0008u)   /* RTC Prescale Timer 1 Interrupt Interval /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab5ea58c1f8d7f56f163aaca4cfa9b8c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_3&#160;&#160;&#160;(0x000Cu)   /* RTC Prescale Timer 1 Interrupt Interval /16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81a79b9f3e8e73fc1df5951a48210ee1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_4&#160;&#160;&#160;(0x0010u)   /* RTC Prescale Timer 1 Interrupt Interval /32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a98475ccefdef43152a0eab0aad5b514c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_5&#160;&#160;&#160;(0x0014u)   /* RTC Prescale Timer 1 Interrupt Interval /64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adfc775ba97b610b642629f7fc112c10d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_6&#160;&#160;&#160;(0x0018u)   /* RTC Prescale Timer 1 Interrupt Interval /128 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4dd97b54dd1fd4234fd3ad499521c76c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RT1IP_7&#160;&#160;&#160;(0x001Cu)   /* RTC Prescale Timer 1 Interrupt Interval /256 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a22d13d48cd82bde3ffdec106ac3b6856"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_NONE&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac38b62abd0fa22121793e0e0ff464988"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_RTCOFIFG&#160;&#160;&#160;(0x0002u)    /* RTC Osc fault: RTCOFIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5734d7c4fc2f5654e0ec37cc29f3f227"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_RTCRDYIFG&#160;&#160;&#160;(0x0004u)    /* RTC ready: RTCRDYIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a97ba9e19816cb8644cd3381d0a4020"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_RTCTEVIFG&#160;&#160;&#160;(0x0006u)    /* RTC interval timer: RTCTEVIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71e95875f5aaf4f6e9930366ce5b35a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_RTCAIFG&#160;&#160;&#160;(0x0008u)    /* RTC user alarm: RTCAIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad2fa6290cbfd32551d75478b9fe17b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_RT0PSIFG&#160;&#160;&#160;(0x000Au)    /* RTC prescaler 0: RT0PSIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8f6274959c834437bc6d044213af0525"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTCIV_RT1PSIFG&#160;&#160;&#160;(0x000Cu)    /* RTC prescaler 1: RT1PSIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d9736cf9a8625de2b2b4d432df7ea60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_NONE&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad302f37e8bc5ff097e48268f39ad2294"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTCOFIFG&#160;&#160;&#160;(0x0002u)    /* RTC Osc fault: RTCOFIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="addcb9d30a1feceec836f1b4def919e62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTCRDYIFG&#160;&#160;&#160;(0x0004u)    /* RTC ready: RTCRDYIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a59244f3880918d55bb07a75546a6a501"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTCTEVIFG&#160;&#160;&#160;(0x0006u)    /* RTC interval timer: RTCTEVIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeae074045be5962e4f297ff365fc6536"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTCAIFG&#160;&#160;&#160;(0x0008u)    /* RTC user alarm: RTCAIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa43fdc0a3415202cacce24eff1834c01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RT0PSIFG&#160;&#160;&#160;(0x000Au)    /* RTC prescaler 0: RT0PSIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7399d4125d679ac49be87ebd57948247"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RT1PSIFG&#160;&#160;&#160;(0x000Cu)    /* RTC prescaler 1: RT1PSIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a02b91591a297cc1bd6bce37cf54885ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BCTL0&#160;&#160;&#160;(0x0000u)  /* SD24B Control Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a23ad04a253c885ac5562938ce03c1177"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BCTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02b91591a297cc1bd6bce37cf54885ce">OFS_SD24BCTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f51fefe667d9bb4303b560385ac0260"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BCTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02b91591a297cc1bd6bce37cf54885ce">OFS_SD24BCTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa0d20503562c9a91a54b17c566938732"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BCTL1&#160;&#160;&#160;(0x0002u)  /* SD24B Control Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a09e94b48ea7d9e6bde1f024726074710"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BCTL1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0d20503562c9a91a54b17c566938732">OFS_SD24BCTL1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a63716f7333b7caf77451c7b462a216e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BCTL1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa0d20503562c9a91a54b17c566938732">OFS_SD24BCTL1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afb6fffe095bec02b4329c2ae46f5e49c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BTRGCTL&#160;&#160;&#160;(0x0004u)  /* SD24B Trigger Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a657f6677b6351ee87763622a129fa39b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BTRGCTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb6fffe095bec02b4329c2ae46f5e49c">OFS_SD24BTRGCTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa2a844ce94e1ac336e2e0eb56cbb0365"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BTRGCTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb6fffe095bec02b4329c2ae46f5e49c">OFS_SD24BTRGCTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae9339ff3aaa8e91b8d541579b5aa3c15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BTRGOSR&#160;&#160;&#160;(0x0006u)  /* SD24B Trigger OSR Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a23038fa2e4d956babcd78086d48c1935"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BTRGOSR_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae9339ff3aaa8e91b8d541579b5aa3c15">OFS_SD24BTRGOSR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54d0b6881911fafe69529abca2cc77cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BTRGOSR_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae9339ff3aaa8e91b8d541579b5aa3c15">OFS_SD24BTRGOSR</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2555e3a4b8dd06b42bdf18e1574e378d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BTRGPRE&#160;&#160;&#160;(0x0008u)  /* SD24B Trigger Preload Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a94e96b653bff84d96b683f190b8633e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BTRGPRE_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2555e3a4b8dd06b42bdf18e1574e378d">OFS_SD24BTRGPRE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a99d7deab8acd7ae32ebb0dcf9031a236"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BTRGPRE_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2555e3a4b8dd06b42bdf18e1574e378d">OFS_SD24BTRGPRE</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad0eae05287bcba66933929326af465aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BIFG&#160;&#160;&#160;(0x000Au)  /* SD24B Interrupt Flag Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c414ffc000d7c4a5250dc6afd420a8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BIFG_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad0eae05287bcba66933929326af465aa">OFS_SD24BIFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac1306087bb775384a8928965f5c816e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BIFG_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad0eae05287bcba66933929326af465aa">OFS_SD24BIFG</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9a4670488bdb6acdc682ae2d3e9d4c1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BIE&#160;&#160;&#160;(0x000Cu)  /* SD24B Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0536fee4017dd5c50adf7a5d1545175f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BIE_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9a4670488bdb6acdc682ae2d3e9d4c1a">OFS_SD24BIE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4d7aeb27f3db1fa96cb8fd5e2aceef63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BIE_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a9a4670488bdb6acdc682ae2d3e9d4c1a">OFS_SD24BIE</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa712bbf059dfaee5abf5f4ab00f664be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BIV&#160;&#160;&#160;(0x000Eu)  /* SD24B Interrupt Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a924b01389e36f97d29d20aca7594257a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BIV_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa712bbf059dfaee5abf5f4ab00f664be">OFS_SD24BIV</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40d2b9e93d5a824bffe89d87f9953908"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BIV_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa712bbf059dfaee5abf5f4ab00f664be">OFS_SD24BIV</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7aa56d53c24c26014357d328232843c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BCCTL0&#160;&#160;&#160;(0x0010u)  /* SD24B Channel 0 Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a21985c8c9248baad96602fdc03a18e4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BCCTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7aa56d53c24c26014357d328232843c3">OFS_SD24BCCTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a824a9c2a457fa26e2f71ab41c71397f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BCCTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7aa56d53c24c26014357d328232843c3">OFS_SD24BCCTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7bc3aa5d897b38bf1d8501bd4f4283a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BINCTL0&#160;&#160;&#160;(0x0012u)  /* SD24B Channel 0 Input Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a36b6df93dfd9f70451ce4ffca3b7b22a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BINCTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7bc3aa5d897b38bf1d8501bd4f4283a7">OFS_SD24BINCTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4075098cb0580d088c2ddcf3dbafa3ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BINCTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7bc3aa5d897b38bf1d8501bd4f4283a7">OFS_SD24BINCTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af4bc6b16b23b927a097b01642cb3107d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BOSR0&#160;&#160;&#160;(0x0014u)  /* SD24B Channel 0 OSR Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a96e22d9899190cc07e6a45070e652d02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BOSR0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af4bc6b16b23b927a097b01642cb3107d">OFS_SD24BOSR0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a08d3a7ad9879ac3d3069991e590402f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BOSR0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#af4bc6b16b23b927a097b01642cb3107d">OFS_SD24BOSR0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e7323d3e6e4979de8d31dbd535427eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BPRE0&#160;&#160;&#160;(0x0016u)  /* SD24B Channel 0 Preload Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a68beb150740966b3bc0f2016826a1df4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BPRE0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e7323d3e6e4979de8d31dbd535427eb">OFS_SD24BPRE0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9772b720d85e143998b404b483d61469"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BPRE0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1e7323d3e6e4979de8d31dbd535427eb">OFS_SD24BPRE0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a60c95da83293cc30f503f2c8cc5d949b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BMEML0&#160;&#160;&#160;(0x0050u)  /* SD24B Channel 0 Conversion Memory Low word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a09687210ff45698f8689deec4ca47d09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BMEML0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a60c95da83293cc30f503f2c8cc5d949b">OFS_SD24BMEML0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a909720ae082dd45a4ece70789679e60d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BMEML0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a60c95da83293cc30f503f2c8cc5d949b">OFS_SD24BMEML0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a839b53b177248a7efbffbde1c603685f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BMEMH0&#160;&#160;&#160;(0x0052u)  /* SD24B Channel 0 Conversion Memory High Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8bed7906d70a52c0931c8f928a348aab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BMEMH0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a839b53b177248a7efbffbde1c603685f">OFS_SD24BMEMH0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae292394393b3e32fe3e9d49ec403ba57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24BMEMH0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a839b53b177248a7efbffbde1c603685f">OFS_SD24BMEMH0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af5b11d20505d29741f6e190ac705a0d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24OV32&#160;&#160;&#160;(0x0002u)  /* SD24B Overflow Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0c191437ef6139bf3f34fef68752c147"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24REFS&#160;&#160;&#160;(0x0004u)  /* SD24B Reference Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afe72f5eeb58615bd9340a946be07f371"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SSEL0&#160;&#160;&#160;(0x0010u)  /* SD24B Clock Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae09f4613c18de613798f6ce927b56e6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SSEL1&#160;&#160;&#160;(0x0020u)  /* SD24B Clock Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad395687402ea3149de93381716a5392b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24M4&#160;&#160;&#160;(0x0040u)  /* SD24B Modulator clock to Manchester decoder clock ratio */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abe3cd91afd643d4966db84c051a09999"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24CLKOS&#160;&#160;&#160;(0x0080u)  /* SD24B Clock Output Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3776e29c4a561df10e0ba405fe925070"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24PDIV0&#160;&#160;&#160;(0x0100u)  /* SD24B Frequency pre-scaler Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a483d671f394aa60c1cc9fad01d39860e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24PDIV1&#160;&#160;&#160;(0x0200u)  /* SD24B Frequency pre-scaler Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b884afddfa74f0f34c9c610a836fd0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24PDIV2&#160;&#160;&#160;(0x0400u)  /* SD24B Frequency pre-scaler Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ff5d136701f8ac880039e61c022cbf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DIV0&#160;&#160;&#160;(0x0800u)  /* SD24B Frequency Divider Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f79babae93303bdded31d8395642843"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DIV1&#160;&#160;&#160;(0x1000u)  /* SD24B Frequency Divider Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad02876f7a53525af777350d101861663"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DIV2&#160;&#160;&#160;(0x2000u)  /* SD24B Frequency Divider Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a25260d5d784b32bea12dc6114a51992e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DIV3&#160;&#160;&#160;(0x4000u)  /* SD24B Frequency Divider Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a9a62d7881caac510ac4c8a9735380b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DIV4&#160;&#160;&#160;(0x8000u)  /* SD24B Frequency Divider Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a09df0818b11ca28e4fb8c737daf77e26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24OV32_L&#160;&#160;&#160;(0x0002u)  /* SD24B Overflow Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3bc514b8c654cee040770b182aea4a63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24REFS_L&#160;&#160;&#160;(0x0004u)  /* SD24B Reference Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a80410c937803bec7d71cd0cfa56c6be1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SSEL0_L&#160;&#160;&#160;(0x0010u)  /* SD24B Clock Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a82c374829d07768615bdcd4eda61733c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SSEL1_L&#160;&#160;&#160;(0x0020u)  /* SD24B Clock Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4588530790abeeb363e2438d9a7cdbb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24M4_L&#160;&#160;&#160;(0x0040u)  /* SD24B Modulator clock to Manchester decoder clock ratio */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a51b57b01dcaf36fe4827b737c97dc51a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24CLKOS_L&#160;&#160;&#160;(0x0080u)  /* SD24B Clock Output Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec40583650833d0e26c8325cd6af5952"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24PDIV0_H&#160;&#160;&#160;(0x0001u)  /* SD24B Frequency pre-scaler Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aab0f5a34fb2ce0049d5e70dd0ac8cfe6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24PDIV1_H&#160;&#160;&#160;(0x0002u)  /* SD24B Frequency pre-scaler Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f8226ed3cbfd7e6b1b8c7fb662e76cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24PDIV2_H&#160;&#160;&#160;(0x0004u)  /* SD24B Frequency pre-scaler Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a049a7daa9d6db26b93a8e08a9ebcec86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DIV0_H&#160;&#160;&#160;(0x0008u)  /* SD24B Frequency Divider Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2e7432960409bda619c8c46d1ef1e6f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DIV1_H&#160;&#160;&#160;(0x0010u)  /* SD24B Frequency Divider Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adca25814a23d840f0d7f17cb9fcfa91f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DIV2_H&#160;&#160;&#160;(0x0020u)  /* SD24B Frequency Divider Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abba26bb4a6a2d72ad77931fc7c2e5f63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DIV3_H&#160;&#160;&#160;(0x0040u)  /* SD24B Frequency Divider Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a750bdce1dcc974ad085e4f7181406d55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DIV4_H&#160;&#160;&#160;(0x0080u)  /* SD24B Frequency Divider Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8cd21014b85c78c55256544ac707b94a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SSEL_0&#160;&#160;&#160;(0x0000u)  /* SD24B Clock Source Select MCLK  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aafcaa96c90540a0d7b41e5270b8e1cab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SSEL_1&#160;&#160;&#160;(0x0010u)  /* SD24B Clock Source Select SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="addcb283e30910f6a6bd6432e53091ba3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SSEL_2&#160;&#160;&#160;(0x0020u)  /* SD24B Clock Source Select ACLK  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a439ac156893b75dbb23b530c6c691009"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SSEL_3&#160;&#160;&#160;(0x0030u)  /* SD24B Clock Source Select TACLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6fccd4adc7e387f902b33a5716ca34c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SSEL__MCLK&#160;&#160;&#160;(0x0000u)  /* SD24B Clock Source Select MCLK  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2097422c225a32c3bd3964556931725d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SSEL__SMCLK&#160;&#160;&#160;(0x0010u)  /* SD24B Clock Source Select SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afc9a9bf50ee1930c9f939b98463a9a64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SSEL__ACLK&#160;&#160;&#160;(0x0020u)  /* SD24B Clock Source Select ACLK  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a99fd8c5254d13ac0a7248da3065bbc93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SSEL__SD24CLK&#160;&#160;&#160;(0x0030u)  /* SD24B Clock Source Select SD24CLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a68f51470918e1d8338fcdf412235f632"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24PDIV_0&#160;&#160;&#160;(0x0000u)  /* SD24B Frequency pre-scaler  /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5da9e80fa76f3660c86677c74b91c4ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24PDIV_1&#160;&#160;&#160;(0x0100u)  /* SD24B Frequency pre-scaler  /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2c71a6af7d53ead8d8cea5336a8e7fd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24PDIV_2&#160;&#160;&#160;(0x0200u)  /* SD24B Frequency pre-scaler  /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adf1cc8a1a61e207cbf6f961856acf804"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24PDIV_3&#160;&#160;&#160;(0x0300u)  /* SD24B Frequency pre-scaler  /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="addab659a98e3dfa28cc6314e528a872c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24PDIV_4&#160;&#160;&#160;(0x0400u)  /* SD24B Frequency pre-scaler  /16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b53dc95958b73eac503b9489b64ed12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24PDIV_5&#160;&#160;&#160;(0x0500u)  /* SD24B Frequency pre-scaler  /32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e3dba89ea44769dfc5730ec5ed4d514"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24PDIV_6&#160;&#160;&#160;(0x0600u)  /* SD24B Frequency pre-scaler  /64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0ab7349daabe8b437d5118e2c1fc5e00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24PDIV_7&#160;&#160;&#160;(0x0700u)  /* SD24B Frequency pre-scaler  /128 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6c246076d09c2e5fc4acfa768b62df44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GRP0SC&#160;&#160;&#160;(0x0001u)  /* SD24B Group 0 Start Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a14b6b108504b75b3021e395cd31a9f66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GRP1SC&#160;&#160;&#160;(0x0002u)  /* SD24B Group 1 Start Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac01f095c2bc90b83cfaa19f76b935cb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GRP2SC&#160;&#160;&#160;(0x0004u)  /* SD24B Group 2 Start Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac37d0c72158c000e6313b935b5b141fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GRP3SC&#160;&#160;&#160;(0x0008u)  /* SD24B Group 3 Start Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac013f10839dadfadc9bb59f899e8cbe9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DMA0&#160;&#160;&#160;(0x0100u)  /* SD24B DMA Trigger Select Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a64f2eb96bf95d6343e8653d320600a62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DMA1&#160;&#160;&#160;(0x0200u)  /* SD24B DMA Trigger Select Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabe662bf5af15485e2abb8d6d1f9a6d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DMA2&#160;&#160;&#160;(0x0400u)  /* SD24B DMA Trigger Select Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adcc71689ae847a94b42e2deba1820bec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DMA3&#160;&#160;&#160;(0x0800u)  /* SD24B DMA Trigger Select Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad748e98e2d5881fbf426b6b805425b86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GRP0SC_L&#160;&#160;&#160;(0x0001u)  /* SD24B Group 0 Start Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d02ba6132638eb8b7eff4a76f08c8fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GRP1SC_L&#160;&#160;&#160;(0x0002u)  /* SD24B Group 1 Start Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a39a41d55d805424c6ecfb94c2505fa0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GRP2SC_L&#160;&#160;&#160;(0x0004u)  /* SD24B Group 2 Start Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3fe6a052a335c0d84bea23a23356c34b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GRP3SC_L&#160;&#160;&#160;(0x0008u)  /* SD24B Group 3 Start Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a38776cd68e2349ef41ec7acacf6ed29f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DMA0_H&#160;&#160;&#160;(0x0001u)  /* SD24B DMA Trigger Select Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5af25b6e40e0c4ede3c2056eff6140a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DMA1_H&#160;&#160;&#160;(0x0002u)  /* SD24B DMA Trigger Select Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1276f0185773c581eec9dff008b38ce3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DMA2_H&#160;&#160;&#160;(0x0004u)  /* SD24B DMA Trigger Select Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ad3ac4c70068b54880e20c49968ca2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DMA3_H&#160;&#160;&#160;(0x0008u)  /* SD24B DMA Trigger Select Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a55cedde448aa3277356b50bb324409c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DMA_0&#160;&#160;&#160;(0x0000u)  /* SD24B DMA Trigger: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a78fe6cf51190853873b20aff512f192a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DMA_1&#160;&#160;&#160;(0x0100u)  /* SD24B DMA Trigger: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac057592375a691d2554b8ddc69f42906"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DMA_2&#160;&#160;&#160;(0x0200u)  /* SD24B DMA Trigger: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab43b13ffed27e98a976ed59cdc954503"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DMA_3&#160;&#160;&#160;(0x0300u)  /* SD24B DMA Trigger: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2e1b3231c2c09c3a21f271367489d41d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DMA_4&#160;&#160;&#160;(0x0400u)  /* SD24B DMA Trigger: 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a817652fa80786586c418472e609d0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DMA_5&#160;&#160;&#160;(0x0500u)  /* SD24B DMA Trigger: 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a144662bd5a5e00b882251536dcce4469"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DMA_6&#160;&#160;&#160;(0x0600u)  /* SD24B DMA Trigger: 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0bd4e712c652fe465b9a7c92b6a4968e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DMA_7&#160;&#160;&#160;(0x0700u)  /* SD24B DMA Trigger: 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a415f138a1fede45b25c0b014e8408444"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DMA_8&#160;&#160;&#160;(0x0800u)  /* SD24B DMA Trigger: 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa33c1c8a8075d9a2ec574f4a46d4e962"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SC&#160;&#160;&#160;(0x0001u)  /* SD24B Start Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5ee57738042222a65b076a408f2893a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SCS0&#160;&#160;&#160;(0x0002u)  /* SD24B Start Conversion Select Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aef521f7aac3f78d94daeefdb6e8b46b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SCS1&#160;&#160;&#160;(0x0004u)  /* SD24B Start Conversion Select Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad7c51e7255f435ed6a7e51d44009bdc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SCS2&#160;&#160;&#160;(0x0008u)  /* SD24B Start Conversion Select Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a50ecfa0728a57cdc681d23b13e5229ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SNGL&#160;&#160;&#160;(0x0100u)  /* SD24B Single Trigger Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34e68b12c9b0efab9a9fc8ceb01ad0e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24TRGIFG&#160;&#160;&#160;(0x0400u)  /* SD24B Trigger Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a90ffd3b9387b9d8f2417a499ff57d4e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24TRGIE&#160;&#160;&#160;(0x0800u)  /* SD24B Trigger Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b11d42d0d4cb1088707ee8093dee092"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SC_L&#160;&#160;&#160;(0x0001u)  /* SD24B Start Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a037c907ea888faa488c7fb1641b5d431"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SCS0_L&#160;&#160;&#160;(0x0002u)  /* SD24B Start Conversion Select Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2635c47fcfe3abe8ca60c8521a6c91aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SCS1_L&#160;&#160;&#160;(0x0004u)  /* SD24B Start Conversion Select Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9efe55ec09645610bbcbecb810bb4540"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SCS2_L&#160;&#160;&#160;(0x0008u)  /* SD24B Start Conversion Select Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ac1c4169846feb817d14088be4665b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SNGL_H&#160;&#160;&#160;(0x0001u)  /* SD24B Single Trigger Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a63c5fe88a44744ac6e17941709e73c2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24TRGIFG_H&#160;&#160;&#160;(0x0004u)  /* SD24B Trigger Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2c45d9812da0f732292731d96cfa7884"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24TRGIE_H&#160;&#160;&#160;(0x0008u)  /* SD24B Trigger Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e98626a1740eab054aed9730a77f076"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SCS_0&#160;&#160;&#160;(0x0000u)  /* SD24B Start Conversion Select: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af9939f046dc0a000c741ae8bf15cdd5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SCS_1&#160;&#160;&#160;(0x0002u)  /* SD24B Start Conversion Select: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7a4d90245f272ba225a188c3e019f26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SCS_2&#160;&#160;&#160;(0x0004u)  /* SD24B Start Conversion Select: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a03006a83d3d2bec1d05052288acdf968"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SCS_3&#160;&#160;&#160;(0x0006u)  /* SD24B Start Conversion Select: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a263c6f640810fd895ec3d867e2960d3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SCS_4&#160;&#160;&#160;(0x0008u)  /* SD24B Start Conversion Select: 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a376413bfce79a27616ea03e665b54e55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SCS_5&#160;&#160;&#160;(0x000Au)  /* SD24B Start Conversion Select: 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa402ba38bdb9862facb932eba466ca5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SCS_6&#160;&#160;&#160;(0x000Cu)  /* SD24B Start Conversion Select: 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2fc7e41a24fdb9c8845bbac3dc6263ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SCS_7&#160;&#160;&#160;(0x000Eu)  /* SD24B Start Conversion Select: 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a07f64fee5cca057d38804d9e54f57342"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SCS__SD24SC&#160;&#160;&#160;(0x0000u)  /* SD24B Start Conversion Select: SD24SC */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a35632ba3e05644dbafe7569271391cf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SCS__EXT1&#160;&#160;&#160;(0x0002u)  /* SD24B Start Conversion Select: EXT1   */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8740612f2fa507934781e60b4be009e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SCS__EXT2&#160;&#160;&#160;(0x0004u)  /* SD24B Start Conversion Select: EXT2   */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a107b0aee9294a6c159658145a7fbadc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SCS__EXT3&#160;&#160;&#160;(0x0006u)  /* SD24B Start Conversion Select: EXT3   */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a90da170cb045c77f1106663ba9ba34ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SCS__GROUP0&#160;&#160;&#160;(0x0008u)  /* SD24B Start Conversion Select: GROUP0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acbc51e5eead9e6f21891a5793df9c62f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SCS__GROUP1&#160;&#160;&#160;(0x000Au)  /* SD24B Start Conversion Select: GROUP1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a9c90e346ebcbdd5253164667d833ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SCS__GROUP2&#160;&#160;&#160;(0x000Cu)  /* SD24B Start Conversion Select: GROUP2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae4456fba54080ecf15474a1f0a7c994f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SCS__GROUP3&#160;&#160;&#160;(0x000Eu)  /* SD24B Start Conversion Select: GROUP3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a13b81ad82744de7804803eaba7f63d82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24IFG0&#160;&#160;&#160;(0x0001u)  /* SD24B Channel 0 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a62840da2c9c93e808955223c6ed4eef7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24OVIFG0&#160;&#160;&#160;(0x0100u)  /* SD24B Channel 0 Overflow Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7e387cfbbcd08c7d45e68e5c9b8717d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24IFG0_L&#160;&#160;&#160;(0x0001u)  /* SD24B Channel 0 Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4614c4759e88ff89bb2befedd1eaac8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24OVIFG0_H&#160;&#160;&#160;(0x0001u)  /* SD24B Channel 0 Overflow Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9064a25f1d15b71ed6501e931cdf13f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24IE0&#160;&#160;&#160;(0x0001u)  /* SD24B Channel 0 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a18152f4c761f6cd38dcbb023f034f078"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24OVIE0&#160;&#160;&#160;(0x0100u)  /* SD24B Channel 0 Overflow Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d4fd39fa4994d191b77807b1024ad0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24IE0_L&#160;&#160;&#160;(0x0001u)  /* SD24B Channel 0 Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3981d6859b4f43e4380b5ce48eae13a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24OVIE0_H&#160;&#160;&#160;(0x0001u)  /* SD24B Channel 0 Overflow Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaf383a3ec1b073c19c2b643a2254e706"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24BIV_NONE&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a87a7414652d1673c307fe0ae4dd8f1b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24BIV_SD24OVIFG&#160;&#160;&#160;(0x0002u)    /* SD24OVIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7561120296718ab1dec91d004173fcb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24BIV_SD24TRGIFG&#160;&#160;&#160;(0x0004u)    /* SD24TRGIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6339e6883407c5f1e7d78bf640a4ad46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24BIV_SD24IFG0&#160;&#160;&#160;(0x0006u)    /* SD24IFG0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d15995667aebd407cf692652f7d194e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DF0&#160;&#160;&#160;(0x0010u)  /* SD24B Data Format Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aea8a058af94769b7b6d9e226a36a32de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DF1&#160;&#160;&#160;(0x0020u)  /* SD24B Data Format Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab36405421faf306481fe18eeac3eaea1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24ALGN&#160;&#160;&#160;(0x0040u)  /* SD24B Data Alignment */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aba350cb6b8684c15e928fdad723f7f56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24CAL&#160;&#160;&#160;(0x0200u)  /* SD24B Calibration */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a39b122dd27fb35a9d27ebb4e3f6bc3af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DFS0&#160;&#160;&#160;(0x0400u)  /* SD24B Digital Filter Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7493bd2510ae7cfa31c1f18ebe74b235"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DFS1&#160;&#160;&#160;(0x0800u)  /* SD24B Digital Filter Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af7b042df61983bbc1854f4b492f9985f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DI&#160;&#160;&#160;(0x1000u)  /* SD24B Digital Bitstream Input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a130d7bed4652d6f638f00802b20ee1aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24MC0&#160;&#160;&#160;(0x2000u)  /* SD24B Manchaster Encoding Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5b23d8ffdcfc5a442df67b2345852328"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24MC1&#160;&#160;&#160;(0x4000u)  /* SD24B Manchaster Encoding Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab9abe329d6d1437069098394ff11c8ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DF0_L&#160;&#160;&#160;(0x0010u)  /* SD24B Data Format Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a635ed6c4a25afb9153ebaffa5da51cad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DF1_L&#160;&#160;&#160;(0x0020u)  /* SD24B Data Format Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ad60df516ddaa5212905f0809bc639e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24ALGN_L&#160;&#160;&#160;(0x0040u)  /* SD24B Data Alignment */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae09796756271415ef880e0bd4aacff6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24CAL_H&#160;&#160;&#160;(0x0002u)  /* SD24B Calibration */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae1c22aaaddd5009996a88e11909279a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DFS0_H&#160;&#160;&#160;(0x0004u)  /* SD24B Digital Filter Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2ec0b23b918a767aa14cd2396128e16f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DFS1_H&#160;&#160;&#160;(0x0008u)  /* SD24B Digital Filter Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac18d2c24c93a25670e7888ee05baaf66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DI_H&#160;&#160;&#160;(0x0010u)  /* SD24B Digital Bitstream Input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e4a268c6669e861d86aa2a8aba668fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24MC0_H&#160;&#160;&#160;(0x0020u)  /* SD24B Manchaster Encoding Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acf3060eeee7f6c3f35ed7d70745a2b53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24MC1_H&#160;&#160;&#160;(0x0040u)  /* SD24B Manchaster Encoding Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4426087499c8d1a264ac3e23e1c19e41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DF_0&#160;&#160;&#160;(0x0000u)  /* SD24B Data Format: Offset Binary  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a713dee6e41379f20b012ff631a6183a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DF_1&#160;&#160;&#160;(0x0010u)  /* SD24B Data Format: 2's complement */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ffe83fd17cf218c67cfe14cfc2733cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DFS_0&#160;&#160;&#160;(0x0000u)  /* SD24B Digital Filter 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4b8f30fac124d989da5e16d598f24627"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DFS_1&#160;&#160;&#160;(0x0400u)  /* SD24B Digital Filter 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a69a2e2d7b66bf81ee0780739078514d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DFS_2&#160;&#160;&#160;(0x0800u)  /* SD24B Digital Filter 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a523dd753466fe3494c442d3a5a1537cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DFS_3&#160;&#160;&#160;(0x0C00u)  /* SD24B Digital Filter 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afd30182a87056d6bcdf67dd007fa8c4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24MC_0&#160;&#160;&#160;(0x0000u)  /* SD24B Manchaster Encoding 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af994439a2a408b9e7676ac154e26717d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24MC_1&#160;&#160;&#160;(0x2000u)  /* SD24B Manchaster Encoding 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3eb2a7ab82f41f5813111b47a4b9ad4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24MC_2&#160;&#160;&#160;(0x4000u)  /* SD24B Manchaster Encoding 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a398c2d5c3cced55629a774941fd56c9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24MC_3&#160;&#160;&#160;(0x6000u)  /* SD24B Manchaster Encoding 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5109efd9a85f0764f08f496e7a706db4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GAIN0&#160;&#160;&#160;(0x0008u)  /* SD24B Input Pre-Amplifier Gain Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a735fb989544295e809635a30a9912c1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GAIN1&#160;&#160;&#160;(0x0010u)  /* SD24B Input Pre-Amplifier Gain Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a79265c71d3041241b97633a07eb56ae4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GAIN2&#160;&#160;&#160;(0x0020u)  /* SD24B Input Pre-Amplifier Gain Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acf166df03ef630164a3bfb6187627c07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24INTDLY0&#160;&#160;&#160;(0x0040u)  /* SD24B Interrupt Delay after 1.Conversion 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0b486d183f8d0c994bd1e43cbe0e8a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24INTDLY1&#160;&#160;&#160;(0x0080u)  /* SD24B Interrupt Delay after 1.Conversion 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a58c6d52c6d300523b9d6881392ad2aeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GAIN0_L&#160;&#160;&#160;(0x0008u)  /* SD24B Input Pre-Amplifier Gain Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a495cc2038d772b70f1af23324e980f24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GAIN1_L&#160;&#160;&#160;(0x0010u)  /* SD24B Input Pre-Amplifier Gain Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adc17ad6bad4ee2afd0334ba2decc037c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GAIN2_L&#160;&#160;&#160;(0x0020u)  /* SD24B Input Pre-Amplifier Gain Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34bbd1c5461af8f8eebfd17ad547aeda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24INTDLY0_L&#160;&#160;&#160;(0x0040u)  /* SD24B Interrupt Delay after 1.Conversion 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5005681b70f82f8d65af92be9aadc3e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24INTDLY1_L&#160;&#160;&#160;(0x0080u)  /* SD24B Interrupt Delay after 1.Conversion 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae9bddcd4fc51ada4b89bc2b5a1dd4c2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GAIN_1&#160;&#160;&#160;(0x0000u)  /* SD24B Input Pre-Amplifier Gain Select *1  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4bad5c9433d20bd78b886e73f799389b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GAIN_2&#160;&#160;&#160;(0x0008u)  /* SD24B Input Pre-Amplifier Gain Select *2  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a380ea76dc78e8311e743a870e9514a58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GAIN_4&#160;&#160;&#160;(0x0010u)  /* SD24B Input Pre-Amplifier Gain Select *4  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0bf24fa8ae2073656ace588f6d9fa28f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GAIN_8&#160;&#160;&#160;(0x0018u)  /* SD24B Input Pre-Amplifier Gain Select *8  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a583c8cebd6e5937df16c9a28475010c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GAIN_16&#160;&#160;&#160;(0x0020u)  /* SD24B Input Pre-Amplifier Gain Select *16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae896df4d2dbe672f77af80a02171cd8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GAIN_32&#160;&#160;&#160;(0x0028u)  /* SD24B Input Pre-Amplifier Gain Select *32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1a14d0654b32aaa149a66c16f89e10c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GAIN_64&#160;&#160;&#160;(0x0030u)  /* SD24B Input Pre-Amplifier Gain Select *64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afdab6b9f239ac93b28dcbad1b01efbfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GAIN_128&#160;&#160;&#160;(0x0038u)  /* SD24B Input Pre-Amplifier Gain Select *128 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af11077400db546b8c12b5644457b12aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24INTDLY_0&#160;&#160;&#160;(0x0000u)  /* SD24B Interrupt Delay: Int. after 4.Conversion  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae9f672aeb16432486588dc49b16581f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24INTDLY_1&#160;&#160;&#160;(0x0040u)  /* SD24B Interrupt Delay: Int. after 3.Conversion  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab5d1079fa79b611deb78bbd5bf50b610"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24INTDLY_2&#160;&#160;&#160;(0x0080u)  /* SD24B Interrupt Delay: Int. after 2.Conversion  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acf6cc979c13918f3c47e536cdc8cc04c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24INTDLY_3&#160;&#160;&#160;(0x00C0u)  /* SD24B Interrupt Delay: Int. after 1.Conversion  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4566ea57958e8ebd32480b4fee3e64e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR0&#160;&#160;&#160;(0x0001u)  /* SD24B Oversampling Rate Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a36eee86e171d49c37a056d792670deda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR1&#160;&#160;&#160;(0x0002u)  /* SD24B Oversampling Rate Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a282ec7ba8a624da1c421c4f43f19fbf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR2&#160;&#160;&#160;(0x0004u)  /* SD24B Oversampling Rate Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0c05c118c26ca09f74657f6ed215ebab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR3&#160;&#160;&#160;(0x0008u)  /* SD24B Oversampling Rate Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acf0f755100ffae2158efaadbb7296ada"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR4&#160;&#160;&#160;(0x0010u)  /* SD24B Oversampling Rate Bit: 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a11b24f4e473469de6050906c171bf3d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR5&#160;&#160;&#160;(0x0020u)  /* SD24B Oversampling Rate Bit: 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6353456ce93a5debdce2a019fb55180"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR6&#160;&#160;&#160;(0x0040u)  /* SD24B Oversampling Rate Bit: 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a95d960968b6bb254c5b03b6cc3eec72d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR7&#160;&#160;&#160;(0x0080u)  /* SD24B Oversampling Rate Bit: 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9f4d39364bd7d662cab506e89d944e48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR8&#160;&#160;&#160;(0x0100u)  /* SD24B Oversampling Rate Bit: 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa58be5c5155384744999250af7bdef1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR9&#160;&#160;&#160;(0x0200u)  /* SD24B Oversampling Rate Bit: 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adcd492f8537baae78e72d23e8eabe6be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR10&#160;&#160;&#160;(0x0400u)  /* SD24B Oversampling Rate Bit: 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a82865441764158a0c3896a5960ccbc7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR0_L&#160;&#160;&#160;(0x0001u)  /* SD24B Oversampling Rate Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a24afff9b201b8aa59c8a7c709fe93563"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR1_L&#160;&#160;&#160;(0x0002u)  /* SD24B Oversampling Rate Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a654d9ff87c153faf64d3790005bf87ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR2_L&#160;&#160;&#160;(0x0004u)  /* SD24B Oversampling Rate Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd22e82699e2622d88551bd2284a56b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR3_L&#160;&#160;&#160;(0x0008u)  /* SD24B Oversampling Rate Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0f2976312e2dd3ffe5f531573cdcc06b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR4_L&#160;&#160;&#160;(0x0010u)  /* SD24B Oversampling Rate Bit: 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0168917a021b33ac5f2aec2574e522db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR5_L&#160;&#160;&#160;(0x0020u)  /* SD24B Oversampling Rate Bit: 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3a0d52849687a1cac9dc589c6dc4eb1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR6_L&#160;&#160;&#160;(0x0040u)  /* SD24B Oversampling Rate Bit: 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d58299333eca941c3f969a568493073"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR7_L&#160;&#160;&#160;(0x0080u)  /* SD24B Oversampling Rate Bit: 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a70d8f661c175e8c94025ff4cbe32a669"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR8_H&#160;&#160;&#160;(0x0001u)  /* SD24B Oversampling Rate Bit: 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a640aacfa85762e8f1d95f5622679b93e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR9_H&#160;&#160;&#160;(0x0002u)  /* SD24B Oversampling Rate Bit: 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad6c4ac6aa34ff0b0271523159fb0516"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR10_H&#160;&#160;&#160;(0x0004u)  /* SD24B Oversampling Rate Bit: 10 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e30e1aa5e349752634738427556178e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR__32&#160;&#160;&#160;(32-1)    /* SD24B Oversampling Rate: 32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3521ebfaa29a75ac305862f7daed686d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR__64&#160;&#160;&#160;(64-1)    /* SD24B Oversampling Rate: 64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa94bfc7a981c234d6fbbc83ae8321535"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR__128&#160;&#160;&#160;(128-1)   /* SD24B Oversampling Rate: 128 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5d9f3373066ac1cea315198cc06124b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR__256&#160;&#160;&#160;(256-1)   /* SD24B Oversampling Rate: 256 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0b063dd0741d32dce767f92ed7bb1a41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR__512&#160;&#160;&#160;(512-1)   /* SD24B Oversampling Rate: 512 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaf18dd76391e125aea2ffb2741057321"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSR__1024&#160;&#160;&#160;(1024-1)  /* SD24B Oversampling Rate: 1024 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ed2d20072c6cffec659eff367789144"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SFRIE1&#160;&#160;&#160;(0x0000u)  /* Interrupt Enable 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9917ce8ebba1f54aa524077d89a0524b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SFRIE1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ed2d20072c6cffec659eff367789144">OFS_SFRIE1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a96f031032d20f9f27e5f96bd301d30a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SFRIE1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6ed2d20072c6cffec659eff367789144">OFS_SFRIE1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab74209efcc9b0d273e44515c09ca9219"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIE&#160;&#160;&#160;(0x0001u)  /* WDT Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab066cf7af33154ecefe4d60258c88819"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFIE&#160;&#160;&#160;(0x0002u)  /* Osc Fault Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d4c0233fc8e918dda795706fbdf1fb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VMAIE&#160;&#160;&#160;(0x0008u)  /* Vacant Memory Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a118048d5ce4a24dacaed04244c16a935"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NMIIE&#160;&#160;&#160;(0x0010u)  /* NMI Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a364f7874e198c9a39e23c5ed8167a859"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACCVIE&#160;&#160;&#160;(0x0020u)  /* Flash Access Violation Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a82176a431ba3ae1b79ef5e367316409f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBINIE&#160;&#160;&#160;(0x0040u)  /* JTAG Mail Box input Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af438ec95f1dd9dee70d673cb1443fbc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBOUTIE&#160;&#160;&#160;(0x0080u)  /* JTAG Mail Box output Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a36436a2ccfa78c9b68e181b1a231afa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIE_L&#160;&#160;&#160;(0x0001u)  /* WDT Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab7c3c6b51e60d8aef049136277716dd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFIE_L&#160;&#160;&#160;(0x0002u)  /* Osc Fault Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a31e8e6c82fc78816fa0eb6cfdaa58cfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VMAIE_L&#160;&#160;&#160;(0x0008u)  /* Vacant Memory Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab9e7e25df69b48df018aea3c086b8e8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NMIIE_L&#160;&#160;&#160;(0x0010u)  /* NMI Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ad7e4c24154ddeb50da66f7ecb48e3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBINIE_L&#160;&#160;&#160;(0x0040u)  /* JTAG Mail Box input Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e0eb3d84b72c6126edeb82bd5de8652"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBOUTIE_L&#160;&#160;&#160;(0x0080u)  /* JTAG Mail Box output Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac02f1f805304c565935951ab151fff63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SFRIFG1&#160;&#160;&#160;(0x0002u)  /* Interrupt Flag 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7d51b56111159d8eed1ab8906c1c3099"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SFRIFG1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac02f1f805304c565935951ab151fff63">OFS_SFRIFG1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaefa64d09ff9c575d868fbb68d128db2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SFRIFG1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac02f1f805304c565935951ab151fff63">OFS_SFRIFG1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af9ed659059eee81941b3ee453c84968c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIFG&#160;&#160;&#160;(0x0001u)  /* WDT Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab5ea12efc56ad0fb6afcd9a6c3dd134b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFIFG&#160;&#160;&#160;(0x0002u)  /* Osc Fault Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81e0b319f0d45759e0aa1f4a10f8fac5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VMAIFG&#160;&#160;&#160;(0x0008u)  /* Vacant Memory Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab030e9aac536543b4d68ffa923bf7a30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NMIIFG&#160;&#160;&#160;(0x0010u)  /* NMI Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aac35c554afd4aed29d9b18890d4b33fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBINIFG&#160;&#160;&#160;(0x0040u)  /* JTAG Mail Box input Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abf5d0fcabb799bc4774b7f5261812da8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBOUTIFG&#160;&#160;&#160;(0x0080u)  /* JTAG Mail Box output Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adc61fe0a1970368a90c8ccc48b3ccff5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIFG_L&#160;&#160;&#160;(0x0001u)  /* WDT Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af2d52c21362999d6d6dc877bf35d8663"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFIFG_L&#160;&#160;&#160;(0x0002u)  /* Osc Fault Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9b05971a3a9567131e6beb1a6a4eda04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VMAIFG_L&#160;&#160;&#160;(0x0008u)  /* Vacant Memory Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a27642a1c20a4f23538215198f774ea06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NMIIFG_L&#160;&#160;&#160;(0x0010u)  /* NMI Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aedd08455635591870e6a72c543a7c4c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBINIFG_L&#160;&#160;&#160;(0x0040u)  /* JTAG Mail Box input Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afaa7ff4c123bad10d53572e32afa2718"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBOUTIFG_L&#160;&#160;&#160;(0x0080u)  /* JTAG Mail Box output Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd660f2dfb7bd21787670366c4f2aa67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SFRRPCR&#160;&#160;&#160;(0x0004u)  /* RESET Pin Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4de258eebc8a48e1809111925fa3b46e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SFRRPCR_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd660f2dfb7bd21787670366c4f2aa67">OFS_SFRRPCR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae82dec804d53803dd06bc9c1ee8e8f63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SFRRPCR_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acd660f2dfb7bd21787670366c4f2aa67">OFS_SFRRPCR</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aafc76cd3e63443c3a5fd18e7b33ed8b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSNMI&#160;&#160;&#160;(0x0001u)  /* NMI select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a667c3f3d869b58df0171dbb66693bd6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSNMIIES&#160;&#160;&#160;(0x0002u)  /* NMI edge select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a10656af97e427ad597da2aabe8a6c755"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSRSTUP&#160;&#160;&#160;(0x0004u)  /* RESET Pin pull down/up select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a009aedc37e00666459fbcecf5dba2c6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSRSTRE&#160;&#160;&#160;(0x0008u)  /* RESET Pin Resistor enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4c6bd0107a98693637a1945cc2f1f0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSNMI_L&#160;&#160;&#160;(0x0001u)  /* NMI select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a80378895b885ed7ba64ed0155df87a96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSNMIIES_L&#160;&#160;&#160;(0x0002u)  /* NMI edge select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab138176fe6b85905e92df6f015de01ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSRSTUP_L&#160;&#160;&#160;(0x0004u)  /* RESET Pin pull down/up select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c10b408fce6721d4c4f588fb9df54fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSRSTRE_L&#160;&#160;&#160;(0x0008u)  /* RESET Pin Resistor enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8a4b6e8f203c1ff2cb52e2738bab8bb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSCTL&#160;&#160;&#160;(0x0000u)  /* System control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a62d724705315307ee395ded73100eb40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSCTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8a4b6e8f203c1ff2cb52e2738bab8bb4">OFS_SYSCTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a30d579dabaa1fe0ac112a88dfed578d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSCTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8a4b6e8f203c1ff2cb52e2738bab8bb4">OFS_SYSCTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac827cac688a1e87e5c28255af6f9bb9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSBSLC&#160;&#160;&#160;(0x0002u)  /* Boot strap configuration area */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abbdd29c186e34c9ffecb1ba842f106d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSBSLC_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac827cac688a1e87e5c28255af6f9bb9b">OFS_SYSBSLC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a407a3cd21d63836a04753bdbba714167"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSBSLC_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac827cac688a1e87e5c28255af6f9bb9b">OFS_SYSBSLC</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f2ea62ed9887a5e6cdd279f4c51fc8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBC&#160;&#160;&#160;(0x0006u)  /* JTAG mailbox control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ed9be3d79d0f37462b77d3b3b7c80fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBC_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f2ea62ed9887a5e6cdd279f4c51fc8a">OFS_SYSJMBC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a53268c5457db10041780aa9eead39bbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBC_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3f2ea62ed9887a5e6cdd279f4c51fc8a">OFS_SYSJMBC</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3cc29bac48114e664c7797cec1ca4fa6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBI0&#160;&#160;&#160;(0x0008u)  /* JTAG mailbox input 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab37c7ed5db197d9c3337a5954acd8460"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBI0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3cc29bac48114e664c7797cec1ca4fa6">OFS_SYSJMBI0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7354b5c1f2e076771641a4985485ac1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBI0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3cc29bac48114e664c7797cec1ca4fa6">OFS_SYSJMBI0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0f4a493cd6d6762aa04d65b79a2c147d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBI1&#160;&#160;&#160;(0x000Au)  /* JTAG mailbox input 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af73e8b48f7caccb76589e18f94c2e4d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBI1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0f4a493cd6d6762aa04d65b79a2c147d">OFS_SYSJMBI1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afe47c942c302ba5d0ee9d2ea1d6a4a3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBI1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0f4a493cd6d6762aa04d65b79a2c147d">OFS_SYSJMBI1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a84a3b059eb52c98f30b9ed772681d33a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBO0&#160;&#160;&#160;(0x000Cu)  /* JTAG mailbox output 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae22fee6f55adc41ec722327838be9d6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBO0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a84a3b059eb52c98f30b9ed772681d33a">OFS_SYSJMBO0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6c766d0c0c4d65804d18ba4bbddfe890"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBO0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a84a3b059eb52c98f30b9ed772681d33a">OFS_SYSJMBO0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a93276d6d82accec069ed541519ef4f57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBO1&#160;&#160;&#160;(0x000Eu)  /* JTAG mailbox output 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab1282a15a14114d16d01f07368a8409b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBO1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a93276d6d82accec069ed541519ef4f57">OFS_SYSJMBO1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d7acba0097ccc8294afe2f5664e6281"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJMBO1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a93276d6d82accec069ed541519ef4f57">OFS_SYSJMBO1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a73eb7128df5ea6232c2dfe08efd28910"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSBERRIV&#160;&#160;&#160;(0x0018u)  /* Bus Error vector generator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4815419be4c7491cdb0bc667e4d34e6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSBERRIV_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a73eb7128df5ea6232c2dfe08efd28910">OFS_SYSBERRIV</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4fcb82b13fbee59528f254fa0997a9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSBERRIV_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a73eb7128df5ea6232c2dfe08efd28910">OFS_SYSBERRIV</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad96bac11125b13f6df5c307eb0d6b7db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSUNIV&#160;&#160;&#160;(0x001Au)  /* User NMI vector generator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae5b2897a07ffb9bc833e97dced849acf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSUNIV_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad96bac11125b13f6df5c307eb0d6b7db">OFS_SYSUNIV</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0506da51c1f11626834e4a8819d4991d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSUNIV_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad96bac11125b13f6df5c307eb0d6b7db">OFS_SYSUNIV</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3a149a2c266a3e9caa7accafdfa9cc9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSSNIV&#160;&#160;&#160;(0x001Cu)  /* System NMI vector generator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a15aaf972748c004920b4af305e41259c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSSNIV_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a149a2c266a3e9caa7accafdfa9cc9d">OFS_SYSSNIV</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4e335f6ba88abeaa6a14615212813a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSSNIV_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3a149a2c266a3e9caa7accafdfa9cc9d">OFS_SYSSNIV</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a75f3bb50f06e39b9b7a18a51c1bdc241"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSRSTIV&#160;&#160;&#160;(0x001Eu)  /* Reset vector generator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acae0d5bb36b89dfab67481fb327b3bf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSRSTIV_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a75f3bb50f06e39b9b7a18a51c1bdc241">OFS_SYSRSTIV</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a789f91f011ad5067788619dec3b8f68e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSRSTIV_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a75f3bb50f06e39b9b7a18a51c1bdc241">OFS_SYSRSTIV</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4eb76842b7864e05e8f677d60931e258"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSRIVECT&#160;&#160;&#160;(0x0001u)  /* SYS - RAM based interrupt vectors */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a27d1609a871d5a60e1e30c5d698da779"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSPMMPE&#160;&#160;&#160;(0x0004u)  /* SYS - PMM access protect */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabcbbe1f502c1636b0e0e51e4c3524d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSBSLIND&#160;&#160;&#160;(0x0010u)  /* SYS - TCK/RST indication detected */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2585aaa2ee293d488f33c783168bc45d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSJTAGPIN&#160;&#160;&#160;(0x0020u)  /* SYS - Dedicated JTAG pins enabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3bfb28f112c2708086a45629cfce0ec3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSRIVECT_L&#160;&#160;&#160;(0x0001u)  /* SYS - RAM based interrupt vectors */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2a6d0b7d635972c646c4131f8c04302b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSPMMPE_L&#160;&#160;&#160;(0x0004u)  /* SYS - PMM access protect */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa64542ff9d89211e0f6121b239692575"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSBSLIND_L&#160;&#160;&#160;(0x0010u)  /* SYS - TCK/RST indication detected */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f7ae0621c87b0df028f418051ec2b99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSJTAGPIN_L&#160;&#160;&#160;(0x0020u)  /* SYS - Dedicated JTAG pins enabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4266a4a221efef078dcd07689c9535b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSBSLSIZE0&#160;&#160;&#160;(0x0001u)  /* SYS - BSL Protection Size 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5d49a0cf51a58454f1b3c15a83623b2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSBSLSIZE1&#160;&#160;&#160;(0x0002u)  /* SYS - BSL Protection Size 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a071df8043bf164b240d377e6acfe06e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSBSLR&#160;&#160;&#160;(0x0004u)  /* SYS - RAM assigned to BSL */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a129d7a4103693cec3bd0ee9daef6f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSBSLOFF&#160;&#160;&#160;(0x4000u)  /* SYS - BSL Memory disabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9b4f66a4d099686c674cc9588843c71c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSBSLPE&#160;&#160;&#160;(0x8000u)  /* SYS - BSL Memory protection enabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa6ce80b0e7e2ca4bb5a45f2392db4c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSBSLSIZE0_L&#160;&#160;&#160;(0x0001u)  /* SYS - BSL Protection Size 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a12fed764ab179801004136ba069cc4d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSBSLSIZE1_L&#160;&#160;&#160;(0x0002u)  /* SYS - BSL Protection Size 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aea4499a21ea73758d20d76e358cc41c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSBSLR_L&#160;&#160;&#160;(0x0004u)  /* SYS - RAM assigned to BSL */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab768a33b5411eae552f71bd9ae97185b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSBSLOFF_H&#160;&#160;&#160;(0x0040u)  /* SYS - BSL Memory disabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9cd3cf672e3ea2aea13b9b2ff30cd148"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSBSLPE_H&#160;&#160;&#160;(0x0080u)  /* SYS - BSL Memory protection enabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afef4e3b022cb5d66af65e7e025183484"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBIN0FG&#160;&#160;&#160;(0x0001u)  /* SYS - Incoming JTAG Mailbox 0 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6fb4648dd4de775646a4f0ea4daef3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBIN1FG&#160;&#160;&#160;(0x0002u)  /* SYS - Incoming JTAG Mailbox 1 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a67bba6fe75e41c3824d0c9166c15fcb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBOUT0FG&#160;&#160;&#160;(0x0004u)  /* SYS - Outgoing JTAG Mailbox 0 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a518929196965c424dcf873193986f3b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBOUT1FG&#160;&#160;&#160;(0x0008u)  /* SYS - Outgoing JTAG Mailbox 1 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5cd7d5e854e69ea2db9ac39c2148a06f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBMODE&#160;&#160;&#160;(0x0010u)  /* SYS - JMB 16/32 Bit Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6947ab4ae35277711d7db4fcea706b0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBCLR0OFF&#160;&#160;&#160;(0x0040u)  /* SYS - Incoming JTAG Mailbox 0 Flag auto-clear disalbe */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a25f329db5b762104981e46048be11170"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBCLR1OFF&#160;&#160;&#160;(0x0080u)  /* SYS - Incoming JTAG Mailbox 1 Flag auto-clear disalbe */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a22e47470e1b8259a85ec075e8f4b5eee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBIN0FG_L&#160;&#160;&#160;(0x0001u)  /* SYS - Incoming JTAG Mailbox 0 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab72671a4300f770472444fe2f0347728"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBIN1FG_L&#160;&#160;&#160;(0x0002u)  /* SYS - Incoming JTAG Mailbox 1 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a642a9bdb3907bb85c3cded68cdf58d07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBOUT0FG_L&#160;&#160;&#160;(0x0004u)  /* SYS - Outgoing JTAG Mailbox 0 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a802cb991cee12ba0b13886225b3657d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBOUT1FG_L&#160;&#160;&#160;(0x0008u)  /* SYS - Outgoing JTAG Mailbox 1 Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd75c82b5cea9e368c6d948ef590dae3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBMODE_L&#160;&#160;&#160;(0x0010u)  /* SYS - JMB 16/32 Bit Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd43100008baf56dca3fb1f4f6e4474b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBCLR0OFF_L&#160;&#160;&#160;(0x0040u)  /* SYS - Incoming JTAG Mailbox 0 Flag auto-clear disalbe */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a830d408d5a2e1b3eaf02f487f03b748e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JMBCLR1OFF_L&#160;&#160;&#160;(0x0080u)  /* SYS - Incoming JTAG Mailbox 1 Flag auto-clear disalbe */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a904a6b9dfdde23aa1075fb7a0402c808"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCTL&#160;&#160;&#160;(0x0000u)  /* Timerx_A7 Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeef6e065270c70186030bee17cccc319"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCTL0&#160;&#160;&#160;(0x0002u)  /* Timerx_A7 Capture/Compare Control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd4827f0ee28c460fdd400e79aab612c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCTL1&#160;&#160;&#160;(0x0004u)  /* Timerx_A7 Capture/Compare Control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5513bf176c6cfd8f84f9fb2d6fc006a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCTL2&#160;&#160;&#160;(0x0006u)  /* Timerx_A7 Capture/Compare Control 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abeaa170b7c856cde20c7a5d8f58986fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCTL3&#160;&#160;&#160;(0x0008u)  /* Timerx_A7 Capture/Compare Control 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3549194ce0cd1ff0a93014294ea74ed4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCTL4&#160;&#160;&#160;(0x000Au)  /* Timerx_A7 Capture/Compare Control 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a620461532b7763081155224c7a7f2d77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCTL5&#160;&#160;&#160;(0x000Cu)  /* Timerx_A7 Capture/Compare Control 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e5fd49816e281d4093b57376e319614"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCTL6&#160;&#160;&#160;(0x000Eu)  /* Timerx_A7 Capture/Compare Control 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a801df62fcb2e7940e48954c22ae04c51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxR&#160;&#160;&#160;(0x0010u)  /* Timerx_A7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a39092db9a4cb16ee44cf22cd1fc78a43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCR0&#160;&#160;&#160;(0x0012u)  /* Timerx_A7 Capture/Compare 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a60857a8ac3b064bb47445b2eea9292d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCR1&#160;&#160;&#160;(0x0014u)  /* Timerx_A7 Capture/Compare 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adea72971963e396685951c64e82081ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCR2&#160;&#160;&#160;(0x0016u)  /* Timerx_A7 Capture/Compare 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a959d2b8dd8bb69a05c933869b1c8cb9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCR3&#160;&#160;&#160;(0x0018u)  /* Timerx_A7 Capture/Compare 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0829825ed9e23b78fe05214cabf8b6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCR4&#160;&#160;&#160;(0x001Au)  /* Timerx_A7 Capture/Compare 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e5c7bd509fdfc83a64a778935cffa3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCR5&#160;&#160;&#160;(0x001Cu)  /* Timerx_A7 Capture/Compare 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a3ca93da7ac24daa1eb2d121e46e054"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxCCR6&#160;&#160;&#160;(0x001Eu)  /* Timerx_A7 Capture/Compare 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0cd0ad3a3f26716ff3b39d451ba124ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxIV&#160;&#160;&#160;(0x002Eu)  /* Timerx_A7 Interrupt Vector Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ff7aef19427380dc0afffd37fec16ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TAxEX0&#160;&#160;&#160;(0x0020u)  /* Timerx_A7 Expansion Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae1bc4cb999b79a68db06bffb618bdb67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_NONE&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6181a23fb5356367653f0be74725a78c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TACCR1&#160;&#160;&#160;(0x0002u)    /* TAxCCR1_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e9c232647c8908a66c8a12ce1a37d97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TACCR2&#160;&#160;&#160;(0x0004u)    /* TAxCCR2_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a522eebab3674767a6853e66a66c55c81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TACCR3&#160;&#160;&#160;(0x0006u)    /* TAxCCR3_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a44a75339df79fd194bd2f17a857d4ff6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TACCR4&#160;&#160;&#160;(0x0008u)    /* TAxCCR4_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a50caec3a83bf6976054aa049ebac9ee8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TACCR5&#160;&#160;&#160;(0x000Au)    /* TAxCCR5_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae9559e3760b74ea9788eac21685cadd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TACCR6&#160;&#160;&#160;(0x000Cu)    /* TAxCCR6_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a202fa7a78140a562861742eadff903"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TAIFG&#160;&#160;&#160;(0x000Eu)    /* TAxIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab48757dfaea4690ade2304f737278290"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TAxCCR1&#160;&#160;&#160;(0x0002u)    /* TAxCCR1_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f59d4019527da0fd7cfefb7acc90d72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TAxCCR2&#160;&#160;&#160;(0x0004u)    /* TAxCCR2_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af9d2706cd9e29c9b606d4312872d71b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TAxCCR3&#160;&#160;&#160;(0x0006u)    /* TAxCCR3_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa3048cb365fc215bd81a16385898c85d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TAxCCR4&#160;&#160;&#160;(0x0008u)    /* TAxCCR4_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a33dbebfc2177af3a4b766ab3ba57c00e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TAxCCR5&#160;&#160;&#160;(0x000Au)    /* TAxCCR5_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5d2131dba8e7a8cdb52a60d4902c4645"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TAxCCR6&#160;&#160;&#160;(0x000Cu)    /* TAxCCR6_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2756b7d212f3b3c0cf6cf47bebc1b5b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAxIV_TAxIFG&#160;&#160;&#160;(0x000Eu)    /* TAxIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0b0e68d18ef37d739c0e227c52628d08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TASSEL1&#160;&#160;&#160;(0x0200u)  /* Timer A clock source select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c30b6b10dac8bf5dd1f6493a9462ca9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TASSEL0&#160;&#160;&#160;(0x0100u)  /* Timer A clock source select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae9e0e1185f86f6ae7aa50b109fc423cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID1&#160;&#160;&#160;(0x0080u)  /* Timer A clock input divider 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a021046fa13e45fe71b336b6bb4d00853"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID0&#160;&#160;&#160;(0x0040u)  /* Timer A clock input divider 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a605de8bd4c1e03b12e8acdc7f940315a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC1&#160;&#160;&#160;(0x0020u)  /* Timer A mode control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adbabe68524253053e23c4335c4c23006"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC0&#160;&#160;&#160;(0x0010u)  /* Timer A mode control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7607a8cc10f5baee93b1238d067d6660"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TACLR&#160;&#160;&#160;(0x0004u)  /* Timer A counter clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a02ea12e4823f3e8d6d432b3b14a88014"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIE&#160;&#160;&#160;(0x0002u)  /* Timer A counter interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad9ab8a5f37e34bbf12c70385c51fec85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIFG&#160;&#160;&#160;(0x0001u)  /* Timer A counter interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b2ed176100dbd3914f8d0a6a1da50fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_0&#160;&#160;&#160;(0*0x10u)  /* Timer A mode control: 0 - Stop */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac74d5cf24d8aeca91ba722e5229657f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_1&#160;&#160;&#160;(1*0x10u)  /* Timer A mode control: 1 - Up to CCR0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad367be228fa82c3f35290c9141138710"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_2&#160;&#160;&#160;(2*0x10u)  /* Timer A mode control: 2 - Continuous up */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5870c8117eb8e885036a6cb254f07716"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_3&#160;&#160;&#160;(3*0x10u)  /* Timer A mode control: 3 - Up/Down */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af427c62226a83d08842f752d7a478394"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID_0&#160;&#160;&#160;(0*0x40u)  /* Timer A input divider: 0 - /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a340ae0fcd839f336e6174c275bfca131"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID_1&#160;&#160;&#160;(1*0x40u)  /* Timer A input divider: 1 - /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9299cab2bdde6c3c3bb272b0cb5530b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID_2&#160;&#160;&#160;(2*0x40u)  /* Timer A input divider: 2 - /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a598923d302dfb7410d59cd349a022c16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID_3&#160;&#160;&#160;(3*0x40u)  /* Timer A input divider: 3 - /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9aaa836fa69872a02ff5ee34acc02b4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TASSEL_0&#160;&#160;&#160;(0*0x100u) /* Timer A clock source select: 0 - TACLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49bfbda859edc7236f16819ab9144039"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TASSEL_1&#160;&#160;&#160;(1*0x100u) /* Timer A clock source select: 1 - ACLK  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a486e5a5ea3e899fff65c28faf305c8c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TASSEL_2&#160;&#160;&#160;(2*0x100u) /* Timer A clock source select: 2 - SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e36fa1ab2cf6df4d23a279e033559e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TASSEL_3&#160;&#160;&#160;(3*0x100u) /* Timer A clock source select: 3 - INCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54863c9fc1ef5c1f5a78463be763b60d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__STOP&#160;&#160;&#160;(0*0x10u)  /* Timer A mode control: 0 - Stop */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71ad6e9743ac726669082e8d0a32ab62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__UP&#160;&#160;&#160;(1*0x10u)  /* Timer A mode control: 1 - Up to CCR0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afbce775909a378317f79785d08faed79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__CONTINUOUS&#160;&#160;&#160;(2*0x10u)  /* Timer A mode control: 2 - Continuous up */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afeb5838239c020cd90d31e0429b6159e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__CONTINOUS&#160;&#160;&#160;(2*0x10u)  /* Legacy define */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0ccba23925ecf96b721cf5fae8e3ef90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__UPDOWN&#160;&#160;&#160;(3*0x10u)  /* Timer A mode control: 3 - Up/Down */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abc6c90c44f1d1ba635a0a99cfb1ccbb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID__1&#160;&#160;&#160;(0*0x40u)  /* Timer A input divider: 0 - /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a458481f046f7f88323874b1bb416f40c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID__2&#160;&#160;&#160;(1*0x40u)  /* Timer A input divider: 1 - /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a86bdf84d42f0606ad81106f74c2078e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID__4&#160;&#160;&#160;(2*0x40u)  /* Timer A input divider: 2 - /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a77b0534fd6be1c88d078e585c249fde0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID__8&#160;&#160;&#160;(3*0x40u)  /* Timer A input divider: 3 - /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa067c27543bed6e2c3d8eca00e0c27d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TASSEL__TACLK&#160;&#160;&#160;(0*0x100u) /* Timer A clock source select: 0 - TACLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8f96332f6515bc86ed194126da7d82b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TASSEL__ACLK&#160;&#160;&#160;(1*0x100u) /* Timer A clock source select: 1 - ACLK  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afd295defc3847b9e454d1033804e1d8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TASSEL__SMCLK&#160;&#160;&#160;(2*0x100u) /* Timer A clock source select: 2 - SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a16bd0c2dcc683f59175541cc6b39addb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TASSEL__INCLK&#160;&#160;&#160;(3*0x100u) /* Timer A clock source select: 3 - INCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab007bdb892562f6c5f7c4198b99caa57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM1&#160;&#160;&#160;(0x8000u)  /* Capture mode 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abb028d575f70b61a80d0e87a9f8200cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM0&#160;&#160;&#160;(0x4000u)  /* Capture mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa9c8f17f2a87ad2845779b4923eaa935"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIS1&#160;&#160;&#160;(0x2000u)  /* Capture input select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4e8056d10a025188ff958a69f6917e1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIS0&#160;&#160;&#160;(0x1000u)  /* Capture input select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a57d06a9e6a8f5abc296f987d4552894c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCS&#160;&#160;&#160;(0x0800u)  /* Capture sychronize */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a88c8d8afb2796d7b1864df203e7fb5d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCCI&#160;&#160;&#160;(0x0400u)  /* Latched capture signal (read) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3aa216f6d9b942391fc15090d23256e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAP&#160;&#160;&#160;(0x0100u)  /* Capture mode: 1 /Compare mode : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa49d939c4ca20b7a5ee1324af8d0254a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD2&#160;&#160;&#160;(0x0080u)  /* Output mode 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a08afb72e7571d1c9380175eca0a5349c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD1&#160;&#160;&#160;(0x0040u)  /* Output mode 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a489b35c385ecc427fe8ed149779ff8d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD0&#160;&#160;&#160;(0x0020u)  /* Output mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add8c598d5197e4a93d162b92886a4ebb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIE&#160;&#160;&#160;(0x0010u)  /* Capture/compare interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afb6b7d45cb8d55b36621b55eb3ef5d02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCI&#160;&#160;&#160;(0x0008u)  /* Capture input signal (read) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec78e7a9e90a406a56f859ee456e8eae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUT&#160;&#160;&#160;(0x0004u)  /* PWM Output signal if output mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1b0fda8ba947077492614595b1371c99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COV&#160;&#160;&#160;(0x0002u)  /* Capture/compare overflow flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a55f8164d2f3c7c021c080c7733dd5b2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIFG&#160;&#160;&#160;(0x0001u)  /* Capture/compare interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6b5a1275a8a4f3b423735be13cfd088"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_0&#160;&#160;&#160;(0*0x20u)  /* PWM output mode: 0 - output only */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2569da73cf82b4b56598b4aaaaa7b65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_1&#160;&#160;&#160;(1*0x20u)  /* PWM output mode: 1 - set */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0826d934613ae687a76908aef84a1e07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_2&#160;&#160;&#160;(2*0x20u)  /* PWM output mode: 2 - PWM toggle/reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa16e48c1b1804f8dc5a2696d4185549"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_3&#160;&#160;&#160;(3*0x20u)  /* PWM output mode: 3 - PWM set/reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7571c82b1e1603ad944f6ea1c8ef1c51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_4&#160;&#160;&#160;(4*0x20u)  /* PWM output mode: 4 - toggle */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af64a3dd5ad57a9cb6b6ea631c74d77c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_5&#160;&#160;&#160;(5*0x20u)  /* PWM output mode: 5 - Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1452bc24eed82a51a5d2c08563454d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_6&#160;&#160;&#160;(6*0x20u)  /* PWM output mode: 6 - PWM toggle/set */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a04e3415b67621a5ec3077e821a4767c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_7&#160;&#160;&#160;(7*0x20u)  /* PWM output mode: 7 - PWM reset/set */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ba6a151f54a33e229f22f57bba8c7f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIS_0&#160;&#160;&#160;(0*0x1000u) /* Capture input select: 0 - CCIxA */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acaab9ff42b856835386744831ae42aa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIS_1&#160;&#160;&#160;(1*0x1000u) /* Capture input select: 1 - CCIxB */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a26c18e08c3435e4213ff28a7ec1f3f23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIS_2&#160;&#160;&#160;(2*0x1000u) /* Capture input select: 2 - GND */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adf7be74196631e38799cdff9b8699115"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIS_3&#160;&#160;&#160;(3*0x1000u) /* Capture input select: 3 - Vcc */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae4ac4996357d9a077b9dd574bf68ce81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM_0&#160;&#160;&#160;(0*0x4000u) /* Capture mode: 0 - disabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a87b9b380895c28ba129dcb85d222f13c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM_1&#160;&#160;&#160;(1*0x4000u) /* Capture mode: 1 - pos. edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b1b82d027be49a47ecead06bf6e8750"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM_2&#160;&#160;&#160;(2*0x4000u) /* Capture mode: 1 - neg. edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a1110659312c37b3e6ed09d8b6d83f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM_3&#160;&#160;&#160;(3*0x4000u) /* Capture mode: 1 - both edges */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af3786bb344b573190aa5cc0c0a1b7585"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIDEX0&#160;&#160;&#160;(0x0001u)  /* Timer A Input divider expansion Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace0013c244fb31847c0a9a1803158a26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIDEX1&#160;&#160;&#160;(0x0002u)  /* Timer A Input divider expansion Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abe8d4e87136e22495a49adcf875bbb0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIDEX2&#160;&#160;&#160;(0x0004u)  /* Timer A Input divider expansion Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a873123b2d3d7922a4aeee0c0550bcfc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIDEX_0&#160;&#160;&#160;(0*0x0001u) /* Timer A Input divider expansion : /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a84f64ded9f8aa1cae18c708e1f63e286"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIDEX_1&#160;&#160;&#160;(1*0x0001u) /* Timer A Input divider expansion : /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae1f8014cb2b9cb1f1b26401ac9b13b47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIDEX_2&#160;&#160;&#160;(2*0x0001u) /* Timer A Input divider expansion : /3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f68674f5032e454a610fc499289e9c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIDEX_3&#160;&#160;&#160;(3*0x0001u) /* Timer A Input divider expansion : /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b8e062c74e33efe3c93f1e69c08a30c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIDEX_4&#160;&#160;&#160;(4*0x0001u) /* Timer A Input divider expansion : /5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa0e4eda482f0e5bd4b8eb99926c2c4cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIDEX_5&#160;&#160;&#160;(5*0x0001u) /* Timer A Input divider expansion : /6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab778a02f12dd56c34da71d2696678a86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIDEX_6&#160;&#160;&#160;(6*0x0001u) /* Timer A Input divider expansion : /7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a99048dbdd8ae1329fd961a6bfaf85e0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TAIDEX_7&#160;&#160;&#160;(7*0x0001u) /* Timer A Input divider expansion : /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3dfa8d7d37effd39f82fcf097c15861b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCTL&#160;&#160;&#160;(0x0000u)  /* Timerx_B7 Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2abf440ffad7e27e0f7f44759f1d3118"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCTL0&#160;&#160;&#160;(0x0002u)  /* Timerx_B7 Capture/Compare Control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec1e22473299d61aaecddd6bcf5ad90b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCTL1&#160;&#160;&#160;(0x0004u)  /* Timerx_B7 Capture/Compare Control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0a1f52295c24cd185f4c921db8528728"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCTL2&#160;&#160;&#160;(0x0006u)  /* Timerx_B7 Capture/Compare Control 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a610ff30faed304e7e195144cc6abf086"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCTL3&#160;&#160;&#160;(0x0008u)  /* Timerx_B7 Capture/Compare Control 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0592d047d23dc4cddfd29f8fccf02a01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCTL4&#160;&#160;&#160;(0x000Au)  /* Timerx_B7 Capture/Compare Control 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac63b7804bd10743690727bf210094d5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCTL5&#160;&#160;&#160;(0x000Cu)  /* Timerx_B7 Capture/Compare Control 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7761bd1b55f00933fb69ba306a47620"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCTL6&#160;&#160;&#160;(0x000Eu)  /* Timerx_B7 Capture/Compare Control 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3570f79e13c31c850567e58a23d2ee6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxR&#160;&#160;&#160;(0x0010u)  /* Timerx_B7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af5b2074d9c9a5cf1beb1b56ec6187810"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCR0&#160;&#160;&#160;(0x0012u)  /* Timerx_B7 Capture/Compare 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa9ab3c5d9678daa06eaeb34a2661897"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCR1&#160;&#160;&#160;(0x0014u)  /* Timerx_B7 Capture/Compare 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a527f322672949d44793f795b9b084527"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCR2&#160;&#160;&#160;(0x0016u)  /* Timerx_B7 Capture/Compare 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a729b236b6d6e8b4dad7ae34a1a004a83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCR3&#160;&#160;&#160;(0x0018u)  /* Timerx_B7 Capture/Compare 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afc5f5df2f517403fd197bb7f57a1f0d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCR4&#160;&#160;&#160;(0x001Au)  /* Timerx_B7 Capture/Compare 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a78b13b3d20cf50cca39325e08bf30ac1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCR5&#160;&#160;&#160;(0x001Cu)  /* Timerx_B7 Capture/Compare 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9fcb635c994433d080556d8929e02869"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxCCR6&#160;&#160;&#160;(0x001Eu)  /* Timerx_B7 Capture/Compare 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabbe5f0397e1151c94b50833b9e0fcf4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxIV&#160;&#160;&#160;(0x002Eu)  /* Timerx_B7 Interrupt Vector Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ebe1e45d671659e650b822272f205f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TBxEX0&#160;&#160;&#160;(0x0020u)  /* Timerx_B7 Expansion Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a18f2457eed70c67fab47dc6352ef625e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_NONE&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a12f01bc171f1d4140619113d0bd9040e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBCCR1&#160;&#160;&#160;(0x0002u)    /* TBxCCR1_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3165effcaff242299764f6761dc0dc0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBCCR2&#160;&#160;&#160;(0x0004u)    /* TBxCCR2_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a24bdddf2eca596f6db815f7ec75fefa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBCCR3&#160;&#160;&#160;(0x0006u)    /* TBxCCR3_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adeccf762d0725434c91d2318aa8c01e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBCCR4&#160;&#160;&#160;(0x0008u)    /* TBxCCR4_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abfe78f1a7a5934253f88b14e96026559"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBCCR5&#160;&#160;&#160;(0x000Au)    /* TBxCCR5_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a777e3c002b80c61c1b055473d87dda83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBCCR6&#160;&#160;&#160;(0x000Cu)    /* TBxCCR6_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a9d63e846c06b09c5963333b2c14291"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBIFG&#160;&#160;&#160;(0x000Eu)    /* TBxIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4a7a264d737da372a4396fe4e733aad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBxCCR1&#160;&#160;&#160;(0x0002u)    /* TBxCCR1_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e0cef9a66921a5202cd12f2a7f8bf28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBxCCR2&#160;&#160;&#160;(0x0004u)    /* TBxCCR2_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0c8702c65d05e8ab04aa30bb523bc49a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBxCCR3&#160;&#160;&#160;(0x0006u)    /* TBxCCR3_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6237264a290eb3c25f5dda135f2778c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBxCCR4&#160;&#160;&#160;(0x0008u)    /* TBxCCR4_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a16cfce0ac9799e966848ed8e470911"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBxCCR5&#160;&#160;&#160;(0x000Au)    /* TBxCCR5_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa765ba42fec19eb32fc30b6aee61a162"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBxCCR6&#160;&#160;&#160;(0x000Cu)    /* TBxCCR6_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a425e8cdd2b274ef430486b944a3fecad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBxIV_TBxIFG&#160;&#160;&#160;(0x000Eu)    /* TBxIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a21d4442aec3398954340f8dba4783bf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBCLGRP1&#160;&#160;&#160;(0x4000u)    /* Timer_B7 Compare latch load group 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae0d99bd1dc4b4f56e587e95f9f30079c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBCLGRP0&#160;&#160;&#160;(0x2000u)    /* Timer_B7 Compare latch load group 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3f0e20e7c9fdb1310edb00fa0a18cf8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL1&#160;&#160;&#160;(0x1000u)    /* Counter lenght 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab34a6b25056e8ca34dfed4765b0de252"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL0&#160;&#160;&#160;(0x0800u)    /* Counter lenght 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae49710ed11c17f5370ff3fbb630bfec2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBSSEL1&#160;&#160;&#160;(0x0200u)    /* Clock source 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afa278f2eb78879be207bb67bd6765b7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBSSEL0&#160;&#160;&#160;(0x0100u)    /* Clock source 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae1db4abc5cbdcc8cab4bad4d9dc85fdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBCLR&#160;&#160;&#160;(0x0004u)    /* Timer_B7 counter clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a507d5cafa45714068c27b8b8f0b54392"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIE&#160;&#160;&#160;(0x0002u)    /* Timer_B7 interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e5699a01cb00e7a311d287759d80c43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIFG&#160;&#160;&#160;(0x0001u)    /* Timer_B7 interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a42248c96c074104ad2b888092a33fec3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHR1&#160;&#160;&#160;(0x4000u)    /* Timer_B7 Compare latch load group 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa8f77cd2fdd87fe092e634a2ec00f7f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHR0&#160;&#160;&#160;(0x2000u)    /* Timer_B7 Compare latch load group 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a68ce5b91da7a9e2bcf2a1f461a30a65e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBSSEL_0&#160;&#160;&#160;(0*0x0100u)  /* Clock Source: TBCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0bbc7555b6671fa5034cbdb868db18b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBSSEL_1&#160;&#160;&#160;(1*0x0100u)  /* Clock Source: ACLK  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a225c7b32e23f89e7f4815e3033f24123"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBSSEL_2&#160;&#160;&#160;(2*0x0100u)  /* Clock Source: SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af0f650542019484ab98adf29b62303b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBSSEL_3&#160;&#160;&#160;(3*0x0100u)  /* Clock Source: INCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b207bd240b8efb093c18d82eae04b43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL_0&#160;&#160;&#160;(0*0x0800u)  /* Counter lenght: 16 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a964a2188c29274fa686cf8b782c2499e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL_1&#160;&#160;&#160;(1*0x0800u)  /* Counter lenght: 12 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8317a5c70fe228a493481dfbc498cf44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL_2&#160;&#160;&#160;(2*0x0800u)  /* Counter lenght: 10 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ec68fb67e572f60764f24cd04783dcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL_3&#160;&#160;&#160;(3*0x0800u)  /* Counter lenght:  8 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acf4a3a3f1150dfd3106c0c6754d4de21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHR_0&#160;&#160;&#160;(0*0x2000u)  /* Timer_B7 Group: 0 - individually */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ae59800be6e825b5223694cd4c4f76b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHR_1&#160;&#160;&#160;(1*0x2000u)  /* Timer_B7 Group: 1 - 3 groups (1-2, 3-4, 5-6) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e21ba8d9c0ce9af7523feb0cd67164f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHR_2&#160;&#160;&#160;(2*0x2000u)  /* Timer_B7 Group: 2 - 2 groups (1-3, 4-6)*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab0e924b777719a680b7254711654bcfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHR_3&#160;&#160;&#160;(3*0x2000u)  /* Timer_B7 Group: 3 - 1 group (all) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a85aade1071ad222ecdf710f36e1815ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBCLGRP_0&#160;&#160;&#160;(0*0x2000u)  /* Timer_B7 Group: 0 - individually */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7b8276a74625d75a328e5fa45ec5a944"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBCLGRP_1&#160;&#160;&#160;(1*0x2000u)  /* Timer_B7 Group: 1 - 3 groups (1-2, 3-4, 5-6) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="addf43a3d9808ce9a5d6afb8347461254"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBCLGRP_2&#160;&#160;&#160;(2*0x2000u)  /* Timer_B7 Group: 2 - 2 groups (1-3, 4-6)*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aefd0c2abee4b9b10657023ea2e2687b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBCLGRP_3&#160;&#160;&#160;(3*0x2000u)  /* Timer_B7 Group: 3 - 1 group (all) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2c30d4b47913d1da7dc219746515c9c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBSSEL__TBCLK&#160;&#160;&#160;(0*0x100u) /* Timer0_B7 clock source select: 0 - TBCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abc6a828df4f306d9c0d1ecd66cddb7b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBSSEL__TACLK&#160;&#160;&#160;(0*0x100u) /* Timer0_B7 clock source select: 0 - TBCLK (legacy) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab9d5bb452814f34426de984d76defb8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBSSEL__ACLK&#160;&#160;&#160;(1*0x100u)  /* Timer_B7 clock source select: 1 - ACLK  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a96523df016c0e41205f0e3d82467831a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBSSEL__SMCLK&#160;&#160;&#160;(2*0x100u)  /* Timer_B7 clock source select: 2 - SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a98d0ca2759945b6df5a4f60548d8073b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBSSEL__INCLK&#160;&#160;&#160;(3*0x100u)  /* Timer_B7 clock source select: 3 - INCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae6f2743a7bfe9a25d2ee46f5f5c38053"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL__16&#160;&#160;&#160;(0*0x0800u)  /* Counter lenght: 16 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa812d0393dc07bb57eaf30d9196d1406"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL__12&#160;&#160;&#160;(1*0x0800u)  /* Counter lenght: 12 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee7aa78147c955b33aa18f7151c961cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL__10&#160;&#160;&#160;(2*0x0800u)  /* Counter lenght: 10 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6e605fa7b951212b518ee0bc9e5210c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL__8&#160;&#160;&#160;(3*0x0800u)  /* Counter lenght:  8 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1b8e5b5e6594c304be4ac9f1d3efafd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLLD1&#160;&#160;&#160;(0x0400u)  /* Compare latch load source 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a03fbf2595d525d86138abc2f6c4c13f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLLD0&#160;&#160;&#160;(0x0200u)  /* Compare latch load source 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a78c66bafe06d6d928abcb729a0e81af8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLSHR1&#160;&#160;&#160;(0x0400u)  /* Compare latch load source 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae6b4de4549e12c5e1166c90e244c65a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLSHR0&#160;&#160;&#160;(0x0200u)  /* Compare latch load source 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad8d05ff094101d3a2c16fa6bda180f8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLSHR_0&#160;&#160;&#160;(0*0x0200u) /* Compare latch load sourec : 0 - immediate */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5533c4a654006de20900508c7d35d00b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLSHR_1&#160;&#160;&#160;(1*0x0200u) /* Compare latch load sourec : 1 - TBR counts to 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af409eb4347989e77310efa574bc5d717"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLSHR_2&#160;&#160;&#160;(2*0x0200u) /* Compare latch load sourec : 2 - up/down */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4260cf4c9c2317984d873b16ba0080ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLSHR_3&#160;&#160;&#160;(3*0x0200u) /* Compare latch load sourec : 3 - TBR counts to TBCTL0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a72ac24e9922f4b1575695dbc347b60e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLLD_0&#160;&#160;&#160;(0*0x0200u) /* Compare latch load sourec : 0 - immediate */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a21dd401dd8d5e1327e754183097157b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLLD_1&#160;&#160;&#160;(1*0x0200u) /* Compare latch load sourec : 1 - TBR counts to 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a25a27fc4761f67e8a7dbbc4ba8fabbf8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLLD_2&#160;&#160;&#160;(2*0x0200u) /* Compare latch load sourec : 2 - up/down */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa17a8da15ce9d45d20ee8b54f2ca64f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLLD_3&#160;&#160;&#160;(3*0x0200u) /* Compare latch load sourec : 3 - TBR counts to TBCTL0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa292a112fb1c357056f6244d4cbbc716"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX0&#160;&#160;&#160;(0x0001u)   /* Timer_B7 Input divider expansion Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e20f394a501845759ef8f95b8728061"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX1&#160;&#160;&#160;(0x0002u)   /* Timer_B7 Input divider expansion Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9b74794ad2b3b44b4884604ee7244e82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX2&#160;&#160;&#160;(0x0004u)   /* Timer_B7 Input divider expansion Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7f9a169ea9b7dd8ff780954fc7be63f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX_0&#160;&#160;&#160;(0*0x0001u) /* Timer_B7 Input divider expansion : /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad03c1c86f180694bb1bda30a1ff1e716"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX_1&#160;&#160;&#160;(1*0x0001u) /* Timer_B7 Input divider expansion : /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f996bf6755607c88a33dea2ed811171"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX_2&#160;&#160;&#160;(2*0x0001u) /* Timer_B7 Input divider expansion : /3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa078f11d22a687ea1dec44e6a7757542"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX_3&#160;&#160;&#160;(3*0x0001u) /* Timer_B7 Input divider expansion : /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3dd691259694092a66800762b16fd6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX_4&#160;&#160;&#160;(4*0x0001u) /* Timer_B7 Input divider expansion : /5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a785308727a6c8d9a0df9c1533c6a9283"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX_5&#160;&#160;&#160;(5*0x0001u) /* Timer_B7 Input divider expansion : /6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a22330090209d3a90896a5e5d33d6e67c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX_6&#160;&#160;&#160;(6*0x0001u) /* Timer_B7 Input divider expansion : /7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2bbbb61918c23ccaad7ae1f40fb96d8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX_7&#160;&#160;&#160;(7*0x0001u) /* Timer_B7 Input divider expansion : /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a488fbe76b6a60456ee6ec94596b733c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX__1&#160;&#160;&#160;(0*0x0001u) /* Timer_B7 Input divider expansion : /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1cd360f667be28571b4e4b3a74b6c6fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX__2&#160;&#160;&#160;(1*0x0001u) /* Timer_B7 Input divider expansion : /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8596155a8b32eedb86ae721e8b2d9e7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX__3&#160;&#160;&#160;(2*0x0001u) /* Timer_B7 Input divider expansion : /3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a94e74988025b9f85717e06cbcecc7a08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX__4&#160;&#160;&#160;(3*0x0001u) /* Timer_B7 Input divider expansion : /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aacf3f6839bb4a07fcfc5aa51414ba794"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX__5&#160;&#160;&#160;(4*0x0001u) /* Timer_B7 Input divider expansion : /5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8341cc5bacec47b736b7b4eb5b968c2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX__6&#160;&#160;&#160;(5*0x0001u) /* Timer_B7 Input divider expansion : /6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a184262b9998b4fdeda457293d5060332"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX__7&#160;&#160;&#160;(6*0x0001u) /* Timer_B7 Input divider expansion : /7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aff466581461e34c42e3629528f463350"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TBIDEX__8&#160;&#160;&#160;(7*0x0001u) /* Timer_B7 Input divider expansion : /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae9e0e1185f86f6ae7aa50b109fc423cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID1&#160;&#160;&#160;(0x0080u)       /* Timer B clock input divider 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a021046fa13e45fe71b336b6bb4d00853"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID0&#160;&#160;&#160;(0x0040u)       /* Timer B clock input divider 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a605de8bd4c1e03b12e8acdc7f940315a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC1&#160;&#160;&#160;(0x0020u)       /* Timer B mode control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adbabe68524253053e23c4335c4c23006"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC0&#160;&#160;&#160;(0x0010u)       /* Timer B mode control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54863c9fc1ef5c1f5a78463be763b60d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__STOP&#160;&#160;&#160;(0*0x10u)      /* Timer B mode control: 0 - Stop */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71ad6e9743ac726669082e8d0a32ab62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__UP&#160;&#160;&#160;(1*0x10u)      /* Timer B mode control: 1 - Up to CCR0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afbce775909a378317f79785d08faed79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__CONTINUOUS&#160;&#160;&#160;(2*0x10u)      /* Timer B mode control: 2 - Continuous up */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afeb5838239c020cd90d31e0429b6159e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__CONTINOUS&#160;&#160;&#160;(2*0x10u)      /* Legacy define */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0ccba23925ecf96b721cf5fae8e3ef90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__UPDOWN&#160;&#160;&#160;(3*0x10u)      /* Timer B mode control: 3 - Up/Down */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab007bdb892562f6c5f7c4198b99caa57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM1&#160;&#160;&#160;(0x8000u)       /* Capture mode 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abb028d575f70b61a80d0e87a9f8200cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM0&#160;&#160;&#160;(0x4000u)       /* Capture mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b2ed176100dbd3914f8d0a6a1da50fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_0&#160;&#160;&#160;(0*0x10u)      /* Timer B mode control: 0 - Stop */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac74d5cf24d8aeca91ba722e5229657f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_1&#160;&#160;&#160;(1*0x10u)      /* Timer B mode control: 1 - Up to CCR0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad367be228fa82c3f35290c9141138710"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_2&#160;&#160;&#160;(2*0x10u)      /* Timer B mode control: 2 - Continuous up */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5870c8117eb8e885036a6cb254f07716"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_3&#160;&#160;&#160;(3*0x10u)      /* Timer B mode control: 3 - Up/Down */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3aa216f6d9b942391fc15090d23256e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAP&#160;&#160;&#160;(0x0100u)       /* Capture mode: 1 /Compare mode : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add8c598d5197e4a93d162b92886a4ebb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIE&#160;&#160;&#160;(0x0010u)       /* Capture/compare interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a55f8164d2f3c7c021c080c7733dd5b2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIFG&#160;&#160;&#160;(0x0001u)       /* Capture/compare interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ba6a151f54a33e229f22f57bba8c7f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIS_0&#160;&#160;&#160;(0*0x1000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acaab9ff42b856835386744831ae42aa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIS_1&#160;&#160;&#160;(1*0x1000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a26c18e08c3435e4213ff28a7ec1f3f23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIS_2&#160;&#160;&#160;(2*0x1000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adf7be74196631e38799cdff9b8699115"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIS_3&#160;&#160;&#160;(3*0x1000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae4ac4996357d9a077b9dd574bf68ce81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM_0&#160;&#160;&#160;(0*0x4000u)    /* Capture mode: 0 - disabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a87b9b380895c28ba129dcb85d222f13c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM_1&#160;&#160;&#160;(1*0x4000u)    /* Capture mode: 1 - pos. edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b1b82d027be49a47ecead06bf6e8750"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM_2&#160;&#160;&#160;(2*0x4000u)    /* Capture mode: 1 - neg. edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a1110659312c37b3e6ed09d8b6d83f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM_3&#160;&#160;&#160;(3*0x4000u)    /* Capture mode: 1 - both edges */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec78e7a9e90a406a56f859ee456e8eae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUT&#160;&#160;&#160;(0x0004u)       /* PWM Output signal if output mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6b5a1275a8a4f3b423735be13cfd088"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_0&#160;&#160;&#160;(0*0x20u)      /* PWM output mode: 0 - output only */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2569da73cf82b4b56598b4aaaaa7b65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_1&#160;&#160;&#160;(1*0x20u)      /* PWM output mode: 1 - set */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0826d934613ae687a76908aef84a1e07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_2&#160;&#160;&#160;(2*0x20u)      /* PWM output mode: 2 - PWM toggle/reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa16e48c1b1804f8dc5a2696d4185549"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_3&#160;&#160;&#160;(3*0x20u)      /* PWM output mode: 3 - PWM set/reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7571c82b1e1603ad944f6ea1c8ef1c51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_4&#160;&#160;&#160;(4*0x20u)      /* PWM output mode: 4 - toggle */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af64a3dd5ad57a9cb6b6ea631c74d77c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_5&#160;&#160;&#160;(5*0x20u)      /* PWM output mode: 5 - Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1452bc24eed82a51a5d2c08563454d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_6&#160;&#160;&#160;(6*0x20u)      /* PWM output mode: 6 - PWM toggle/set */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a04e3415b67621a5ec3077e821a4767c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_7&#160;&#160;&#160;(7*0x20u)      /* PWM output mode: 7 - PWM reset/set */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a88c8d8afb2796d7b1864df203e7fb5d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCCI&#160;&#160;&#160;(0x0400u)       /* Latched capture signal (read) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a57d06a9e6a8f5abc296f987d4552894c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCS&#160;&#160;&#160;(0x0800u)       /* Capture sychronize */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afb6b7d45cb8d55b36621b55eb3ef5d02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCI&#160;&#160;&#160;(0x0008u)       /* Capture input signal (read) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abc6c90c44f1d1ba635a0a99cfb1ccbb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID__1&#160;&#160;&#160;(0*0x40u)      /* Timer B input divider: 0 - /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a458481f046f7f88323874b1bb416f40c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID__2&#160;&#160;&#160;(1*0x40u)      /* Timer B input divider: 1 - /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a86bdf84d42f0606ad81106f74c2078e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID__4&#160;&#160;&#160;(2*0x40u)      /* Timer B input divider: 2 - /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a77b0534fd6be1c88d078e585c249fde0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID__8&#160;&#160;&#160;(3*0x40u)      /* Timer B input divider: 3 - /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af427c62226a83d08842f752d7a478394"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID_0&#160;&#160;&#160;(0*0x40u)      /* Timer B input divider: 0 - /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a340ae0fcd839f336e6174c275bfca131"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID_1&#160;&#160;&#160;(1*0x40u)      /* Timer B input divider: 1 - /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9299cab2bdde6c3c3bb272b0cb5530b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID_2&#160;&#160;&#160;(2*0x40u)      /* Timer B input divider: 2 - /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a598923d302dfb7410d59cd349a022c16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID_3&#160;&#160;&#160;(3*0x40u)      /* Timer B input divider: 3 - /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6bc7eb2453d6f06c3840234a3be856ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxCTL0&#160;&#160;&#160;(0x0000u)  /* Timerx_D7 Control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae3a4a6fe1166ec754c18b21645d7b5dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxCTL1&#160;&#160;&#160;(0x0002u)  /* Timerx_D7 Control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="affb73d0ab085289e039a60502a5c1263"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxCTL2&#160;&#160;&#160;(0x0004u)  /* Timerx_D7 Control 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0bc2cdcd91ea64f134ea0861baa8ea41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxR&#160;&#160;&#160;(0x0006u)  /* Timerx_D7 Counter */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa58e8efd712464597bde4124d5bf56ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxCCTL0&#160;&#160;&#160;(0x0008u)  /* Timerx_D7 Capture/Compare Control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a43249c8424d0f44761c7391aedebd810"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxCCR0&#160;&#160;&#160;(0x000Au)  /* Timerx_D7 Capture/Compare 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af657241d52eff7204d105da8481d58b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxCL0&#160;&#160;&#160;(0x000Cu)  /* Timerx_D7 Capture/Compare Latch 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae8459ccc0e00078b1d11ab894070cfc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxCCTL1&#160;&#160;&#160;(0x000Eu)  /* Timerx_D7 Capture/Compare Control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a221916b1f1010345d5bdcb75b9451c57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxCCR1&#160;&#160;&#160;(0x0010u)  /* Timerx_D7 Capture/Compare 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0b74333e3a2ad0343bcc0eed052314ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxCL1&#160;&#160;&#160;(0x0012u)  /* Timerx_D7 Capture/Compare Latch 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adbef00ed725fcf3251bb6c87f4a6b7a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxCCTL2&#160;&#160;&#160;(0x0014u)  /* Timerx_D7 Capture/Compare Control 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0540c06045b45e888b10cc92b8c62bcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxCCR2&#160;&#160;&#160;(0x0016u)  /* Timerx_D7 Capture/Compare 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3b4bb6d4d47d732f682c8902a46b08e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxCL2&#160;&#160;&#160;(0x0018u)  /* Timerx_D7 Capture/Compare Latch 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a529c3cde2088fe665dc1cd27bcae0696"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxCCTL3&#160;&#160;&#160;(0x001Au)  /* Timerx_D7 Capture/Compare Control 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad6a79b64076701233454bacc6474a12d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxCCR3&#160;&#160;&#160;(0x001Cu)  /* Timerx_D7 Capture/Compare 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a92c90aabf03deffacefd50e0a5332dc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxCL3&#160;&#160;&#160;(0x001Eu)  /* Timerx_D7 Capture/Compare Latch 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5144ac9780c55056eb05a7661957a97c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxCCTL4&#160;&#160;&#160;(0x0020u)  /* Timerx_D7 Capture/Compare Control 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a843cdece1d837e0a2cb63199d81295f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxCCR4&#160;&#160;&#160;(0x0022u)  /* Timerx_D7 Capture/Compare 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abce26c45f8ed73b931ec78322d15e6fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxCL4&#160;&#160;&#160;(0x0024u)  /* Timerx_D7 Capture/Compare Latch 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af45ca5b0a27fb9cb7135e28b71f3e1d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxCCTL5&#160;&#160;&#160;(0x0026u)  /* Timerx_D7 Capture/Compare Control 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab039ab2a3c22750b38ddb6020f9d743e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxCCR5&#160;&#160;&#160;(0x0028u)  /* Timerx_D7 Capture/Compare 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a19e6b228cd8900e4ab1069ccb93d45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxCL5&#160;&#160;&#160;(0x002Au)  /* Timerx_D7 Capture/Compare Latch 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afa812d28500fd1ffbdc4139666361e00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxCCTL6&#160;&#160;&#160;(0x002Cu)  /* Timerx_D7 Capture/Compare Control 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afdc759b2481bdf9cddbdd49e416755b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxCCR6&#160;&#160;&#160;(0x002Eu)  /* Timerx_D7 Capture/Compare 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a80777b9e043bae6dce555c4447a0a522"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxCL6&#160;&#160;&#160;(0x0030u)  /* Timerx_D7 Capture/Compare Latch 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3e11c6ab8738b53fff34425ece4a789"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxHCTL0&#160;&#160;&#160;(0x0038u)  /* Timerx_D7 High-resolution Control Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae5df2a7f036983106ef96603176cab25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxHCTL1&#160;&#160;&#160;(0x003Au)  /* Timerx_D7 High-resolution Control Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a285194da8f89c0d32fd17aeff6e2d919"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxHINT&#160;&#160;&#160;(0x003Cu)  /* Timerx_D7 High-resolution Interrupt Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aead39786dbad9c3beefc8f72147889ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TDxIV&#160;&#160;&#160;(0x003Eu)  /* Timerx_D7 Interrupt Vector Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0bb99d442fbd59a9858eeeb3b7e2fac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDxIV_NONE&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2c45b4779c9af81dc0fa2bb3d573647"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDxIV_TDCCR1&#160;&#160;&#160;(0x0002u)    /* TDxCCR1_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f6bf25abd01b757fa344c403f3e6ece"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDxIV_TDCCR2&#160;&#160;&#160;(0x0004u)    /* TDxCCR2_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ac59dc3485264b6027277d71f63688d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDxIV_TDCCR3&#160;&#160;&#160;(0x0006u)    /* TDxCCR3_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afcd4b07747f775a538debe8e33cc8c64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDxIV_TDCCR4&#160;&#160;&#160;(0x0008u)    /* TDxCCR4_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c05809521cc8c3d96261f01954bf601"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDxIV_TDCCR5&#160;&#160;&#160;(0x000Au)    /* TDxCCR5_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a60ff8b548b9ddcb2f669e884b9f7d9e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDxIV_TDCCR6&#160;&#160;&#160;(0x000Cu)    /* TDxCCR6_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af4f7bab907e1413cb7d6a8e25cdcf82f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDxIV_RES_14&#160;&#160;&#160;(0x000Eu)    /* Reserverd */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7bf1ad7a53cca9e55c0d9254c18d754e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDxIV_TDIFG&#160;&#160;&#160;(0x0010u)    /* TDxIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af2b8831c7da81702035c478974624f19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDxIV_TDHFLIFG&#160;&#160;&#160;(0x0012u)    /* TDHFLIFG Clock fail low */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a79a67fc3ba31d31ab757bf6355a82d2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDxIV_TDHFHIFG&#160;&#160;&#160;(0x0014u)    /* TDHFLIFG Clock fail high */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeb70c2cc6e30a2cc5b1977f2b0515bb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDxIV_TDHLKIFG&#160;&#160;&#160;(0x0016u)    /* TDHLKIE Clock lock*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae25a228e59cff9723d43bcbf9683c2a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDxIV_TDHUNLKIFG&#160;&#160;&#160;(0x0018u)    /* TDHUNLKIE Clock unlock */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab82417b9889a42a761cd7f3c3b8ed66d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDxIV_TDxCCR1&#160;&#160;&#160;(0x0002u)    /* TDxCCR1_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af26fc0f004f35849c6d9e6835c8ea061"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDxIV_TDxCCR2&#160;&#160;&#160;(0x0004u)    /* TDxCCR2_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa84bde6df228cc18e1913d464934a2af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDxIV_TDxCCR3&#160;&#160;&#160;(0x0006u)    /* TDxCCR3_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af7cef45da5f1600fbc311aeb3676cf1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDxIV_TDxCCR4&#160;&#160;&#160;(0x0008u)    /* TDxCCR4_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6100e938a3f595ae6c8580ad6f9e8ec6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDxIV_TDxCCR5&#160;&#160;&#160;(0x000Au)    /* TDxCCR5_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adba786ba8555796e7c2dc0f5da3996ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDxIV_TDxCCR6&#160;&#160;&#160;(0x000Cu)    /* TDxCCR6_CCIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a855bb459855d5baf983d8513360fe5eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDxIV_TDxIFG&#160;&#160;&#160;(0x0010u)    /* TDxIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad652251d7b195e889a7748a5a3655473"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDCLGRP1&#160;&#160;&#160;(0x4000u)  /* Timer_D7 Compare latch load group 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab1c24db79a3577f4dfc5f1d9bf7d4716"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDCLGRP0&#160;&#160;&#160;(0x2000u)  /* Timer_D7 Compare latch load group 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3f0e20e7c9fdb1310edb00fa0a18cf8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL1&#160;&#160;&#160;(0x1000u)  /* Counter lenght 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab34a6b25056e8ca34dfed4765b0de252"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL0&#160;&#160;&#160;(0x0800u)  /* Counter lenght 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aea3183ad249f82c3ed3d3f50d4d45166"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDSSEL1&#160;&#160;&#160;(0x0200u)  /* Clock source 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abb44f0158bfc6021c8f564f1351d30da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDSSEL0&#160;&#160;&#160;(0x0100u)  /* Clock source 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a79e69b3482d48b0dcdc43d9e590501d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDCLR&#160;&#160;&#160;(0x0004u)  /* Timer_D7 counter clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a73618255997df687ad76ccc600427af2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDIE&#160;&#160;&#160;(0x0002u)  /* Timer_D7 interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acb70281bceecbde0e5aa9c3a72f17399"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDIFG&#160;&#160;&#160;(0x0001u)  /* Timer_D7 interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a42248c96c074104ad2b888092a33fec3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHR1&#160;&#160;&#160;(0x4000u)  /* Timer_D7 Compare latch load group 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa8f77cd2fdd87fe092e634a2ec00f7f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHR0&#160;&#160;&#160;(0x2000u)  /* Timer_D7 Compare latch load group 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad0b89b1a3dff23e34586b8193e57f80a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDSSEL_0&#160;&#160;&#160;(0*0x0100u)  /* Clock Source: TDCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa12c8c3591c4405fbcf234edd5bc7619"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDSSEL_1&#160;&#160;&#160;(1*0x0100u)  /* Clock Source: ACLK  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af9ea8ae9bfc8c1bcd6caf22b9c21f7c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDSSEL_2&#160;&#160;&#160;(2*0x0100u)  /* Clock Source: SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a25c53353082fc9f4c9a070b4e9ddadde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDSSEL_3&#160;&#160;&#160;(3*0x0100u)  /* Clock Source: INCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b207bd240b8efb093c18d82eae04b43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL_0&#160;&#160;&#160;(0*0x0800u)  /* Counter lenght: 16 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a964a2188c29274fa686cf8b782c2499e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL_1&#160;&#160;&#160;(1*0x0800u)  /* Counter lenght: 12 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8317a5c70fe228a493481dfbc498cf44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL_2&#160;&#160;&#160;(2*0x0800u)  /* Counter lenght: 10 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ec68fb67e572f60764f24cd04783dcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL_3&#160;&#160;&#160;(3*0x0800u)  /* Counter lenght:  8 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acf4a3a3f1150dfd3106c0c6754d4de21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHR_0&#160;&#160;&#160;(0*0x2000u)  /* Timer_D7 Group: 0 - individually */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ae59800be6e825b5223694cd4c4f76b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHR_1&#160;&#160;&#160;(1*0x2000u)  /* Timer_D7 Group: 1 - 3 groups (1-2, 3-4, 5-6) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e21ba8d9c0ce9af7523feb0cd67164f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHR_2&#160;&#160;&#160;(2*0x2000u)  /* Timer_D7 Group: 2 - 2 groups (1-3, 4-6)*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab0e924b777719a680b7254711654bcfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHR_3&#160;&#160;&#160;(3*0x2000u)  /* Timer_D7 Group: 3 - 1 group (all) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a09d0d18c3f18dee44bf6011792d70e4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDCLGRP_0&#160;&#160;&#160;(0*0x2000u)  /* Timer_D7 Group: 0 - individually */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac79f216c4b21bac24949e1be52ed97b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDCLGRP_1&#160;&#160;&#160;(1*0x2000u)  /* Timer_D7 Group: 1 - 3 groups (1-2, 3-4, 5-6) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa04dca576c0d7b7d2d0d7ef7f914cf64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDCLGRP_2&#160;&#160;&#160;(2*0x2000u)  /* Timer_D7 Group: 2 - 2 groups (1-3, 4-6)*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac681ca9ad97fb0d73236647c44f68689"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDCLGRP_3&#160;&#160;&#160;(3*0x2000u)  /* Timer_D7 Group: 3 - 1 group (all) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3378f54516bd3ddf394626792bb2892"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDSSEL__TACLK&#160;&#160;&#160;(0*0x0100u)  /* Timer_D7 clock source select: 0 - TACLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a60cc4dca1d50d022b79f1449e9b45cbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDSSEL__ACLK&#160;&#160;&#160;(1*0x0100u)  /* Timer_D7 clock source select: 1 - ACLK  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad34207337055ebbb1834a2b88b033cf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDSSEL__SMCLK&#160;&#160;&#160;(2*0x0100u)  /* Timer_D7 clock source select: 2 - SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a443f7061f85f241f9fd228ec7546960c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDSSEL__INCLK&#160;&#160;&#160;(3*0x0100u)  /* Timer_D7 clock source select: 3 - INCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae6f2743a7bfe9a25d2ee46f5f5c38053"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL__16&#160;&#160;&#160;(0*0x0800u)  /* Counter lenght: 16 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa812d0393dc07bb57eaf30d9196d1406"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL__12&#160;&#160;&#160;(1*0x0800u)  /* Counter lenght: 12 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee7aa78147c955b33aa18f7151c961cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL__10&#160;&#160;&#160;(2*0x0800u)  /* Counter lenght: 10 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6e605fa7b951212b518ee0bc9e5210c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CNTL__8&#160;&#160;&#160;(3*0x0800u)  /* Counter lenght:  8 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1c87c053a281d9c38f519fe927685fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDCLKM0&#160;&#160;&#160;(0x0001u)   /* Timer_D7 Clocking Mode Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a410b1592bc911433d681f7dd13c80662"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDCLKM1&#160;&#160;&#160;(0x0002u)   /* Timer_D7 Clocking Mode Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3a61cd108277b154cb20c28e5d134140"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TD2CMB&#160;&#160;&#160;(0x0010u)   /* Timer_D7 TD0CCR Combination in TD2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6c01ce844f0948c07ea7a234367eb09d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TD4CMB&#160;&#160;&#160;(0x0020u)   /* Timer_D7 TD0CCR Combination in TD4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a018d5cca97232bc6e7c96a35caeb332b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TD6CMB&#160;&#160;&#160;(0x0040u)   /* Timer_D7 TD0CCR Combination in TD6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81c984502348a5f452ceadf77de27e1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDIDEX0&#160;&#160;&#160;(0x0100u)   /* Timer_D7 Input divider expansion Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aab309f203ffbf2aabf8c9ab9e5647aa6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDIDEX1&#160;&#160;&#160;(0x0200u)   /* Timer_D7 Input divider expansion Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a32bca5da9b37ed507015e4c171f939fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDIDEX2&#160;&#160;&#160;(0x0400u)   /* Timer_D7 Input divider expansion Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2495d16b4d5c0983a7fe836269b1551e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDCLKM_0&#160;&#160;&#160;(0x0000u)   /* Timer_D7 Clocking Mode: External */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4129ed0acb110400d1c0af529af40703"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDCLKM_1&#160;&#160;&#160;(0x0001u)   /* Timer_D7 Clocking Mode: High-Res. local clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4c93c2fb8a0fd4083ba3e8d1fb8a13f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDCLKM_2&#160;&#160;&#160;(0x0002u)   /* Timer_D7 Clocking Mode: Aux Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad823c037669802fb3bf2a2ef758cca04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDCLKM__EXT&#160;&#160;&#160;(0x0000u)   /* Timer_D7 Clocking Mode: External */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada2b999a889a144c7c43b7be136a5130"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDCLKM__HIGHRES&#160;&#160;&#160;(0x0001u)   /* Timer_D7 Clocking Mode: High-Res. local clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae2a932787bed7072e4859ad64a33dcfb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDCLKM__AUX&#160;&#160;&#160;(0x0002u)   /* Timer_D7 Clocking Mode: Aux Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a23a78e39895e166dc8cf16fd12d1a235"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDIDEX_0&#160;&#160;&#160;(0*0x0100u) /* Timer0_D3 Input divider expansion : /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b27172949fab302ac635ef58e6c9bb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDIDEX_1&#160;&#160;&#160;(1*0x0100u) /* Timer0_D3 Input divider expansion : /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa211a542bd8565168d241b249ea39d85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDIDEX_2&#160;&#160;&#160;(2*0x0100u) /* Timer0_D3 Input divider expansion : /3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aed9b1b64c4de496082bd4a5f45e054bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDIDEX_3&#160;&#160;&#160;(3*0x0100u) /* Timer0_D3 Input divider expansion : /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a68122998de84bffca047223419c825fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDIDEX_4&#160;&#160;&#160;(4*0x0100u) /* Timer0_D3 Input divider expansion : /5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b60cf782bbd7d4300f4151f9eae33f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDIDEX_5&#160;&#160;&#160;(5*0x0100u) /* Timer0_D3 Input divider expansion : /6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a06110735b6f1d18156f1bb9c43217ba4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDIDEX_6&#160;&#160;&#160;(6*0x0100u) /* Timer0_D3 Input divider expansion : /7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a21f1e3480738b970be65c918f5e67adc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDIDEX_7&#160;&#160;&#160;(7*0x0100u) /* Timer0_D3 Input divider expansion : /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7632d9463ba27751daadcc1eaa7b0f88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDIDEX__1&#160;&#160;&#160;(0*0x0100u) /* Timer0_D3 Input divider expansion : /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a47ac751e75051420f73a5bd7c78cc10a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDIDEX__2&#160;&#160;&#160;(1*0x0100u) /* Timer0_D3 Input divider expansion : /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac56a492dbb0f607b2456d4de59a43789"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDIDEX__3&#160;&#160;&#160;(2*0x0100u) /* Timer0_D3 Input divider expansion : /3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a68606e3fd1f55157ba258f84525e6d31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDIDEX__4&#160;&#160;&#160;(3*0x0100u) /* Timer0_D3 Input divider expansion : /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abe53ef02a452665ae22e74a1c8ac0b30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDIDEX__5&#160;&#160;&#160;(4*0x0100u) /* Timer0_D3 Input divider expansion : /5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3db804a0def34a1f9e1596a2b965e69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDIDEX__6&#160;&#160;&#160;(5*0x0100u) /* Timer0_D3 Input divider expansion : /6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a7cba3d80ed9de68235178bdf9e88d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDIDEX__7&#160;&#160;&#160;(6*0x0100u) /* Timer0_D3 Input divider expansion : /7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad34e500021427df4fdacbef856663fc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDIDEX__8&#160;&#160;&#160;(7*0x0100u) /* Timer0_D3 Input divider expansion : /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a10fa47b3d4d447a607e7d15ae8f3c0f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDCAPM0&#160;&#160;&#160;(0x0001u)   /* Timer_D7 Capture Mode of Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abda833108047d0673bed178aec590283"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDCAPM1&#160;&#160;&#160;(0x0002u)   /* Timer_D7 Capture Mode of Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a312952435f98f0f14a19b60f78523e28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDCAPM2&#160;&#160;&#160;(0x0004u)   /* Timer_D7 Capture Mode of Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd1a26c53b22985c052abaf8fedf3605"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDCAPM3&#160;&#160;&#160;(0x0008u)   /* Timer_D7 Capture Mode of Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1f78d300f732f933f78ffd708fad4738"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDCAPM4&#160;&#160;&#160;(0x0010u)   /* Timer_D7 Capture Mode of Channel 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5dc38f0836948da055a3de10be57d003"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDCAPM5&#160;&#160;&#160;(0x0020u)   /* Timer_D7 Capture Mode of Channel 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5631385163f38867180e65a79d599b17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDCAPM6&#160;&#160;&#160;(0x0040u)   /* Timer_D7 Capture Mode of Channel 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1b8e5b5e6594c304be4ac9f1d3efafd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLLD1&#160;&#160;&#160;(0x0400u)  /* Compare latch load source 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a03fbf2595d525d86138abc2f6c4c13f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLLD0&#160;&#160;&#160;(0x0200u)  /* Compare latch load source 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a78c66bafe06d6d928abcb729a0e81af8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLSHR1&#160;&#160;&#160;(0x0400u)  /* Compare latch load source 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae6b4de4549e12c5e1166c90e244c65a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLSHR0&#160;&#160;&#160;(0x0200u)  /* Compare latch load source 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad8d05ff094101d3a2c16fa6bda180f8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLSHR_0&#160;&#160;&#160;(0*0x0200u) /* Compare latch load sourec : 0 - immediate */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5533c4a654006de20900508c7d35d00b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLSHR_1&#160;&#160;&#160;(1*0x0200u) /* Compare latch load sourec : 1 - TDR counts to 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af409eb4347989e77310efa574bc5d717"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLSHR_2&#160;&#160;&#160;(2*0x0200u) /* Compare latch load sourec : 2 - up/down */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4260cf4c9c2317984d873b16ba0080ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLSHR_3&#160;&#160;&#160;(3*0x0200u) /* Compare latch load sourec : 3 - TDR counts to TDCTL0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a72ac24e9922f4b1575695dbc347b60e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLLD_0&#160;&#160;&#160;(0*0x0200u) /* Compare latch load sourec : 0 - immediate */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a21dd401dd8d5e1327e754183097157b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLLD_1&#160;&#160;&#160;(1*0x0200u) /* Compare latch load sourec : 1 - TDR counts to 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a25a27fc4761f67e8a7dbbc4ba8fabbf8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLLD_2&#160;&#160;&#160;(2*0x0200u) /* Compare latch load sourec : 2 - up/down */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa17a8da15ce9d45d20ee8b54f2ca64f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLLD_3&#160;&#160;&#160;(3*0x0200u) /* Compare latch load sourec : 3 - TDR counts to TDCTL0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9cf017a4b85582d6415217bcf5cf0c48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHEN&#160;&#160;&#160;(0x0001u)   /* Timer_D7 High-Resolution Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a44e5f4ef50d8ede60f43b72ca9e11914"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHREGEN&#160;&#160;&#160;(0x0002u)   /* Timer_D7 High-Resolution Regulatied Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4354e20f0eae3fab4c8d4cba15f8ba26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHEAEN&#160;&#160;&#160;(0x0004u)   /* Timer_D7 High-Resolution clock error accum. enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0ec10d7b650ec1206d8a422cd54731ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHRON&#160;&#160;&#160;(0x0008u)   /* Timer_D7 High-Resolution Generator forced on*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a79d4fce81e5812f4402282edc48a1068"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHM0&#160;&#160;&#160;(0x0010u)   /* Timer_D7 High-Resoltuion Clock Mult. Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aebb11e5157cba1cf4d6472516aaa5229"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHM1&#160;&#160;&#160;(0x0020u)   /* Timer_D7 High-Resoltuion Clock Mult. Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aff302d0a7db6b6e8285c7ba07f8773ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHD0&#160;&#160;&#160;(0x0040u)   /* Timer_D7 High-Resolution clock divider Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa0e59070acded0f1c994ae82c8e349e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHD1&#160;&#160;&#160;(0x0080u)   /* Timer_D7 High-Resolution clock divider Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2cde32c2752598ad5f47291ccf90ce5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHFW&#160;&#160;&#160;(0x0100u)   /* Timer_D7 High-resolution generator fast wakeup enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f481a257ae9d84b7be33058895ef0ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHCALEN&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a44e5f4ef50d8ede60f43b72ca9e11914">TDHREGEN</a>   /* Timer_D7 Lagacy Definition */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aebcb5dbd56fd587ab456fa1773687379"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHM_0&#160;&#160;&#160;(0x0000u)   /* Timer_D7 High-Resoltuion Clock Mult.: 8x TimerD clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab2720d94e36945f350a785fe3aa51cd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHM_1&#160;&#160;&#160;(0x0010u)   /* Timer_D7 High-Resoltuion Clock Mult.: 16x TimerD clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a87e86cb4048dbeb35c8959bacc6a4dde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHM__8&#160;&#160;&#160;(0x0000u)   /* Timer_D7 High-Resoltuion Clock Mult.: 8x TimerD clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2bd3b26b633490c31b885d2ebb3a276e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHM__16&#160;&#160;&#160;(0x0010u)   /* Timer_D7 High-Resoltuion Clock Mult.: 16x TimerD clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af07cab82ee681d7643bab2d7e2018f4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHD_0&#160;&#160;&#160;(0x0000u)   /* Timer_D7 High-Resolution clock divider: /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab48302103629a0a6deec10969db6d566"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHD_1&#160;&#160;&#160;(0x0040u)   /* Timer_D7 High-Resolution clock divider: /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2eb07a0bb32df6fe4f084d9869fe4fb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHD_2&#160;&#160;&#160;(0x0080u)   /* Timer_D7 High-Resolution clock divider: /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a91aa4a247bc7c8d9ae94528a9699c913"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHD_3&#160;&#160;&#160;(0x00C0u)   /* Timer_D7 High-Resolution clock divider: /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a518a3cdecc019d2dcdc40018dcfe3a53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHD__1&#160;&#160;&#160;(0x0000u)   /* Timer_D7 High-Resolution clock divider: /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9b8e2eaf64a000098b71d0ff7e77156e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHD__2&#160;&#160;&#160;(0x0040u)   /* Timer_D7 High-Resolution clock divider: /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd157ec1d4f90f625e787f1a2048ce20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHD__4&#160;&#160;&#160;(0x0080u)   /* Timer_D7 High-Resolution clock divider: /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aefd6e3f7b2676b7ba325d0ecb87959a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHD__8&#160;&#160;&#160;(0x00C0u)   /* Timer_D7 High-Resolution clock divider: /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a197d580e87c28b755de4e596718c04e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHCLKTRIM0&#160;&#160;&#160;(0x0002u)   /* Timer_D7 High-Resolution Clock Trim Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9e818c1224ab2bab9b10f78d08a434a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHCLKTRIM1&#160;&#160;&#160;(0x0004u)   /* Timer_D7 High-Resolution Clock Trim Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a973f891b933338c4c386da97c108f26b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHCLKTRIM2&#160;&#160;&#160;(0x0008u)   /* Timer_D7 High-Resolution Clock Trim Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abfdde319f64585b0466c0890f4fb1927"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHCLKTRIM3&#160;&#160;&#160;(0x0010u)   /* Timer_D7 High-Resolution Clock Trim Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa8a634b60a4806728d98dacdae061cc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHCLKTRIM4&#160;&#160;&#160;(0x0020u)   /* Timer_D7 High-Resolution Clock Trim Bit: 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af12aa9edf491863933b5c8ce1e8b2cd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHCLKTRIM5&#160;&#160;&#160;(0x0040u)   /* Timer_D7 High-Resolution Clock Trim Bit: 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a08011787eb9fb9983cd7188dbab165f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHCLKTRIM6&#160;&#160;&#160;(0x0080u)   /* Timer_D7 High-Resolution Clock Trim Bit: 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4eefd11bdb83aedd54c5dc91940fecde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHCLKSR0&#160;&#160;&#160;(0x0100u)   /* Timer_D7 High-Resolution Clock Sub-Range Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afe02bf96f4c320860e610346fa662695"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHCLKSR1&#160;&#160;&#160;(0x0200u)   /* Timer_D7 High-Resolution Clock Sub-Range Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abc68a8180408f39e31ead06c246daec5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHCLKSR2&#160;&#160;&#160;(0x0400u)   /* Timer_D7 High-Resolution Clock Sub-Range Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a423f43430d6f1fa2237bbf254a89b468"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHCLKSR3&#160;&#160;&#160;(0x0800u)   /* Timer_D7 High-Resolution Clock Sub-Range Bit: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad96bae709a930804618fa4a9b24c4f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHCLKSR4&#160;&#160;&#160;(0x1000u)   /* Timer_D7 High-Resolution Clock Sub-Range Bit: 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc0a619557c302708f24ca4cc2a79c72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHCLKR0&#160;&#160;&#160;(0x2000u)   /* Timer_D7 High-Resolution Clock Range Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a791a3cd785af7112e1a33279f3dddb1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHCLKR1&#160;&#160;&#160;(0x4000u)   /* Timer_D7 High-Resolution Clock Range Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a68f554087ab354ae65aca78ed5e52821"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHCLKCR&#160;&#160;&#160;(0x8000u)   /* Timer_D7 High-Resolution Coarse Clock Range */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a764ad3fdb9b1f40bfca2491d24fd25a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHFLIFG&#160;&#160;&#160;(0x0001u)   /* Timer_D7 High-Res. fail low Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeec630e8c2e64abf2922952dcace346c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHFHIFG&#160;&#160;&#160;(0x0002u)   /* Timer_D7 High-Res. fail high Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af25cdd1e0c7b88726e8c38dc5bacfac9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHLKIFG&#160;&#160;&#160;(0x0004u)   /* Timer_D7 High-Res. frequency lock Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a922b0443c29e8d9a9ecd53b062dd8c64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHUNLKIFG&#160;&#160;&#160;(0x0008u)   /* Timer_D7 High-Res. frequency unlock Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adb38be00c66bda9db036d6dc905a7afd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHFLIE&#160;&#160;&#160;(0x0100u)   /* Timer_D7 High-Res. fail low Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab87a05f16511a5997f114bc41ddf6b77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHFHIE&#160;&#160;&#160;(0x0200u)   /* Timer_D7 High-Res. fail high Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a11b94ab0af292a0069abef5d18a5a28f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHLKIE&#160;&#160;&#160;(0x0400u)   /* Timer_D7 High-Res. frequency lock Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aedd10da289be08b96d2885f77e3c3d16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TDHUNLKIE&#160;&#160;&#160;(0x0800u)   /* Timer_D7 High-Res. frequency unlock Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae9e0e1185f86f6ae7aa50b109fc423cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID1&#160;&#160;&#160;(0x0080u)       /* Timer D clock input divider 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a021046fa13e45fe71b336b6bb4d00853"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID0&#160;&#160;&#160;(0x0040u)       /* Timer D clock input divider 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a605de8bd4c1e03b12e8acdc7f940315a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC1&#160;&#160;&#160;(0x0020u)       /* Timer D mode control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adbabe68524253053e23c4335c4c23006"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC0&#160;&#160;&#160;(0x0010u)       /* Timer D mode control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54863c9fc1ef5c1f5a78463be763b60d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__STOP&#160;&#160;&#160;(0*0x10u)      /* Timer D mode control: 0 - Stop */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71ad6e9743ac726669082e8d0a32ab62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__UP&#160;&#160;&#160;(1*0x10u)      /* Timer D mode control: 1 - Up to CCR0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afbce775909a378317f79785d08faed79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__CONTINUOUS&#160;&#160;&#160;(2*0x10u)      /* Timer D mode control: 2 - Continuous up */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afeb5838239c020cd90d31e0429b6159e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__CONTINOUS&#160;&#160;&#160;(2*0x10u)      /* Legacy define */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0ccba23925ecf96b721cf5fae8e3ef90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC__UPDOWN&#160;&#160;&#160;(3*0x10u)      /* Timer D mode control: 3 - Up/Down */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab007bdb892562f6c5f7c4198b99caa57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM1&#160;&#160;&#160;(0x8000u)       /* Capture mode 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abb028d575f70b61a80d0e87a9f8200cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM0&#160;&#160;&#160;(0x4000u)       /* Capture mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b2ed176100dbd3914f8d0a6a1da50fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_0&#160;&#160;&#160;(0*0x10u)      /* Timer D mode control: 0 - Stop */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac74d5cf24d8aeca91ba722e5229657f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_1&#160;&#160;&#160;(1*0x10u)      /* Timer D mode control: 1 - Up to CCR0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad367be228fa82c3f35290c9141138710"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_2&#160;&#160;&#160;(2*0x10u)      /* Timer D mode control: 2 - Continuous up */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5870c8117eb8e885036a6cb254f07716"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_3&#160;&#160;&#160;(3*0x10u)      /* Timer D mode control: 3 - Up/Down */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3aa216f6d9b942391fc15090d23256e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAP&#160;&#160;&#160;(0x0100u)       /* Capture mode: 1 /Compare mode : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add8c598d5197e4a93d162b92886a4ebb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIE&#160;&#160;&#160;(0x0010u)       /* Capture/compare interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a55f8164d2f3c7c021c080c7733dd5b2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIFG&#160;&#160;&#160;(0x0001u)       /* Capture/compare interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ba6a151f54a33e229f22f57bba8c7f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIS_0&#160;&#160;&#160;(0*0x1000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acaab9ff42b856835386744831ae42aa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIS_1&#160;&#160;&#160;(1*0x1000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a26c18e08c3435e4213ff28a7ec1f3f23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIS_2&#160;&#160;&#160;(2*0x1000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adf7be74196631e38799cdff9b8699115"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCIS_3&#160;&#160;&#160;(3*0x1000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae4ac4996357d9a077b9dd574bf68ce81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM_0&#160;&#160;&#160;(0*0x4000u)    /* Capture mode: 0 - disabled */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a87b9b380895c28ba129dcb85d222f13c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM_1&#160;&#160;&#160;(1*0x4000u)    /* Capture mode: 1 - pos. edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b1b82d027be49a47ecead06bf6e8750"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM_2&#160;&#160;&#160;(2*0x4000u)    /* Capture mode: 1 - neg. edge */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a1110659312c37b3e6ed09d8b6d83f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CM_3&#160;&#160;&#160;(3*0x4000u)    /* Capture mode: 1 - both edges */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec78e7a9e90a406a56f859ee456e8eae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUT&#160;&#160;&#160;(0x0004u)       /* PWM Output signal if output mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6b5a1275a8a4f3b423735be13cfd088"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_0&#160;&#160;&#160;(0*0x20u)      /* PWM output mode: 0 - output only */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2569da73cf82b4b56598b4aaaaa7b65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_1&#160;&#160;&#160;(1*0x20u)      /* PWM output mode: 1 - set */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0826d934613ae687a76908aef84a1e07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_2&#160;&#160;&#160;(2*0x20u)      /* PWM output mode: 2 - PWM toggle/reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa16e48c1b1804f8dc5a2696d4185549"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_3&#160;&#160;&#160;(3*0x20u)      /* PWM output mode: 3 - PWM set/reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7571c82b1e1603ad944f6ea1c8ef1c51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_4&#160;&#160;&#160;(4*0x20u)      /* PWM output mode: 4 - toggle */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af64a3dd5ad57a9cb6b6ea631c74d77c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_5&#160;&#160;&#160;(5*0x20u)      /* PWM output mode: 5 - Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1452bc24eed82a51a5d2c08563454d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_6&#160;&#160;&#160;(6*0x20u)      /* PWM output mode: 6 - PWM toggle/set */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a04e3415b67621a5ec3077e821a4767c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OUTMOD_7&#160;&#160;&#160;(7*0x20u)      /* PWM output mode: 7 - PWM reset/set */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a88c8d8afb2796d7b1864df203e7fb5d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCCI&#160;&#160;&#160;(0x0400u)       /* Latched capture signal (read) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a57d06a9e6a8f5abc296f987d4552894c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCS&#160;&#160;&#160;(0x0800u)       /* Capture sychronize */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afb6b7d45cb8d55b36621b55eb3ef5d02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCI&#160;&#160;&#160;(0x0008u)       /* Capture input signal (read) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abc6c90c44f1d1ba635a0a99cfb1ccbb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID__1&#160;&#160;&#160;(0*0x40u)      /* Timer D input divider: 0 - /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a458481f046f7f88323874b1bb416f40c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID__2&#160;&#160;&#160;(1*0x40u)      /* Timer D input divider: 1 - /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a86bdf84d42f0606ad81106f74c2078e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID__4&#160;&#160;&#160;(2*0x40u)      /* Timer D input divider: 2 - /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a77b0534fd6be1c88d078e585c249fde0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID__8&#160;&#160;&#160;(3*0x40u)      /* Timer D input divider: 3 - /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af427c62226a83d08842f752d7a478394"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID_0&#160;&#160;&#160;(0*0x40u)      /* Timer D input divider: 0 - /1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a340ae0fcd839f336e6174c275bfca131"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID_1&#160;&#160;&#160;(1*0x40u)      /* Timer D input divider: 1 - /2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9299cab2bdde6c3c3bb272b0cb5530b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID_2&#160;&#160;&#160;(2*0x40u)      /* Timer D input divider: 2 - /4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a598923d302dfb7410d59cd349a022c16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ID_3&#160;&#160;&#160;(3*0x40u)      /* Timer D input divider: 3 - /8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afb6a707ab5cc45a93a96ac10dea7e7b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TEC0XCTL0&#160;&#160;&#160;(0x0000u)  /* Timer Event Control 0 External Control 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afe0ca3d725f97db49a03a70c00eca76c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TEC0XCTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb6a707ab5cc45a93a96ac10dea7e7b4">OFS_TEC0XCTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a179fa9e677c2bafcb178f21d57664bbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TEC0XCTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb6a707ab5cc45a93a96ac10dea7e7b4">OFS_TEC0XCTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adea12f710a09319f1aa95667f5b25e16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TEC0XCTL1&#160;&#160;&#160;(0x0002u)  /* Timer Event Control 0 External Control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaef3cbf0facbfb03155680c46023ce21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TEC0XCTL1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adea12f710a09319f1aa95667f5b25e16">OFS_TEC0XCTL1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8eb62519c275ae8890bff1e4bd140420"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TEC0XCTL1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#adea12f710a09319f1aa95667f5b25e16">OFS_TEC0XCTL1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acfc6ff50808c63979a6a0dac5fca2386"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TEC0XCTL2&#160;&#160;&#160;(0x0004u)  /* Timer Event Control 0 External Control 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a89eb9ef82da5a42b359a397027a76690"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TEC0XCTL2_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfc6ff50808c63979a6a0dac5fca2386">OFS_TEC0XCTL2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3be4c92a45c39e7da9af178bfe3ce12a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TEC0XCTL2_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acfc6ff50808c63979a6a0dac5fca2386">OFS_TEC0XCTL2</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab61acd8abac17bde1b173b42139b53f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TEC0STA&#160;&#160;&#160;(0x0006u)  /* Timer Event Control 0 Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aab8ed7b831adba4cce231b4f1ce97f9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TEC0STA_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab61acd8abac17bde1b173b42139b53f6">OFS_TEC0STA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c1ade7074cda16a9cede90c3430e29b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TEC0STA_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab61acd8abac17bde1b173b42139b53f6">OFS_TEC0STA</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a64c08c3577d915bc8f80ee01be09b282"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TEC0XINT&#160;&#160;&#160;(0x0008u)  /* Timer Event Control 0 External Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a09561874fa6deab39bb28e1f678d36d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TEC0XINT_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a64c08c3577d915bc8f80ee01be09b282">OFS_TEC0XINT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a282906a54ccc16cdf2118372458794a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TEC0XINT_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a64c08c3577d915bc8f80ee01be09b282">OFS_TEC0XINT</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4e745ce3e7f86672476d0dec85fe34f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TEC0IV&#160;&#160;&#160;(0x000Au)  /* Timer Event Control 0 Interrupt Vector */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e967fa420f8f6c7b199897baee9fd08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TEC0IV_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4e745ce3e7f86672476d0dec85fe34f8">OFS_TEC0IV</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa6c9a808c95e2874de052cb4aa7c0896"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_TEC0IV_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4e745ce3e7f86672476d0dec85fe34f8">OFS_TEC0IV</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a26031ac0cf3376b7bda57317c6089e6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTHLD0&#160;&#160;&#160;(0x0001u)  /* TEV Ext. fault signal hold for CE0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a18220c3ac6b90d42fb3ca85de703eb96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTHLD1&#160;&#160;&#160;(0x0002u)  /* TEV Ext. fault signal hold for CE1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af8b3c20c489ef68e954fe642546a9490"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTHLD2&#160;&#160;&#160;(0x0004u)  /* TEV Ext. fault signal hold for CE2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0c8a914d76d8da016d046b1226177152"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTHLD3&#160;&#160;&#160;(0x0008u)  /* TEV Ext. fault signal hold for CE3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d31d8c0b3b04db1988d157b0330ec73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTHLD4&#160;&#160;&#160;(0x0010u)  /* TEV Ext. fault signal hold for CE4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3106e83a380aff9c2a470b712b3c0f46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTHLD5&#160;&#160;&#160;(0x0020u)  /* TEV Ext. fault signal hold for CE5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a61c2ade8a2a99647bc34ccc517719ceb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTHLD6&#160;&#160;&#160;(0x0040u)  /* TEV Ext. fault signal hold for CE6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adaef1030e56ae9ec40bbee58d658f349"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTEN0&#160;&#160;&#160;(0x0100u)  /* TEV Ext. fault signal enable for CE0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a31e4820716f57aef63e728bfdafdac48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTEN1&#160;&#160;&#160;(0x0200u)  /* TEV Ext. fault signal enable for CE1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa3e10ae571c0a2bc6f9c980b1e5bfca5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTEN2&#160;&#160;&#160;(0x0400u)  /* TEV Ext. fault signal enable for CE2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6c71d1d43fd47009f935c7e387580935"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTEN3&#160;&#160;&#160;(0x0800u)  /* TEV Ext. fault signal enable for CE3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adfb8a697055d581884eb0944ac3d7e13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTEN4&#160;&#160;&#160;(0x1000u)  /* TEV Ext. fault signal enable for CE4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29924a0e770516b7370dfb925653f7bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTEN5&#160;&#160;&#160;(0x2000u)  /* TEV Ext. fault signal enable for CE5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4946ec233ca25c7e8df493fbb8f713b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTEN6&#160;&#160;&#160;(0x4000u)  /* TEV Ext. fault signal enable for CE6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71ee673aa39c07bf31151ac2fff06cd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTHLD0_L&#160;&#160;&#160;(0x0001u)  /* TEV Ext. fault signal hold for CE0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d7ffaaebcdc3eb17846abf287a2c454"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTHLD1_L&#160;&#160;&#160;(0x0002u)  /* TEV Ext. fault signal hold for CE1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa63c40b03a872daeb9ede4fa1823c268"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTHLD2_L&#160;&#160;&#160;(0x0004u)  /* TEV Ext. fault signal hold for CE2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ad1b253a60af1395593eada323425a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTHLD3_L&#160;&#160;&#160;(0x0008u)  /* TEV Ext. fault signal hold for CE3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9a6ae1087636400635c4ee8198e3ba2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTHLD4_L&#160;&#160;&#160;(0x0010u)  /* TEV Ext. fault signal hold for CE4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4b8734bca470a02626e9eb0716821e4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTHLD5_L&#160;&#160;&#160;(0x0020u)  /* TEV Ext. fault signal hold for CE5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54dc53dec1aaf21fb0ab260d35ab77c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTHLD6_L&#160;&#160;&#160;(0x0040u)  /* TEV Ext. fault signal hold for CE6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2677c8bd7a14313c396faf2e606f3247"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTEN0_H&#160;&#160;&#160;(0x0001u)  /* TEV Ext. fault signal enable for CE0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a326cd8e8d2819a307557c6b28148acc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTEN1_H&#160;&#160;&#160;(0x0002u)  /* TEV Ext. fault signal enable for CE1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7231d5021607f67ce7e0f255cf8a04d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTEN2_H&#160;&#160;&#160;(0x0004u)  /* TEV Ext. fault signal enable for CE2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab78e344da63c02b76623ec94ed8592c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTEN3_H&#160;&#160;&#160;(0x0008u)  /* TEV Ext. fault signal enable for CE3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a660eb3a16cd7bdefcabc1fa9692c528f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTEN4_H&#160;&#160;&#160;(0x0010u)  /* TEV Ext. fault signal enable for CE4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac91e9ba136c3ffcca93a2e01ad1e99ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTEN5_H&#160;&#160;&#160;(0x0020u)  /* TEV Ext. fault signal enable for CE5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a17dbd0ee1bca6a399978cf0924cc8656"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTEN6_H&#160;&#160;&#160;(0x0040u)  /* TEV Ext. fault signal enable for CE6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1db0c7e092e87cd938dcb1c6d52f1db4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTPOL0&#160;&#160;&#160;(0x0001u)  /* TEV Polarity Bit of ext. fault 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab1ac0153e1183af32e39716ff5aaae90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTPOL1&#160;&#160;&#160;(0x0002u)  /* TEV Polarity Bit of ext. fault 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adf94dc75a553d78d30c9406c3bc7ed3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTPOL2&#160;&#160;&#160;(0x0004u)  /* TEV Polarity Bit of ext. fault 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af83df31df8613484d1cfb2d70948b060"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTPOL3&#160;&#160;&#160;(0x0008u)  /* TEV Polarity Bit of ext. fault 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a30db6049c77bda247216171888a86e99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTPOL4&#160;&#160;&#160;(0x0010u)  /* TEV Polarity Bit of ext. fault 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a453e5a96d3e1cc6d801c1fdb67aae55a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTPOL5&#160;&#160;&#160;(0x0020u)  /* TEV Polarity Bit of ext. fault 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8b98f38717e6731683c92e9cb8cfcc48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTPOL6&#160;&#160;&#160;(0x0040u)  /* TEV Polarity Bit of ext. fault 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae5820aa942b49c9a9ff0e44900154b46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTLVS0&#160;&#160;&#160;(0x0100u)  /* TEV Signal Type of Ext. fault 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad02cccf3126d02e6e80722d57f6ca2a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTLVS1&#160;&#160;&#160;(0x0200u)  /* TEV Signal Type of Ext. fault 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ed074c1649d28aab692683c3e96d22f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTLVS2&#160;&#160;&#160;(0x0400u)  /* TEV Signal Type of Ext. fault 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5eb9c879b3c532cbb4904ecd421b3238"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTLVS3&#160;&#160;&#160;(0x0800u)  /* TEV Signal Type of Ext. fault 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab89b039f1f5b05d7c1c5fd0e05c5577a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTLVS4&#160;&#160;&#160;(0x1000u)  /* TEV Signal Type of Ext. fault 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3cbaa678d983150227a80de03f824127"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTLVS5&#160;&#160;&#160;(0x2000u)  /* TEV Signal Type of Ext. fault 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a07d31995c8e8b08981565102fe493b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTLVS6&#160;&#160;&#160;(0x4000u)  /* TEV Signal Type of Ext. fault 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6c27613d263ab0d52f8a278a8ed82cd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTPOL0_L&#160;&#160;&#160;(0x0001u)  /* TEV Polarity Bit of ext. fault 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a31c71dd01aded4c2cb9da8b1490f8a70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTPOL1_L&#160;&#160;&#160;(0x0002u)  /* TEV Polarity Bit of ext. fault 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f431d62cb2c0d116894e30f980e1d8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTPOL2_L&#160;&#160;&#160;(0x0004u)  /* TEV Polarity Bit of ext. fault 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac9aef7cf4da7ddb865bf65311499d1bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTPOL3_L&#160;&#160;&#160;(0x0008u)  /* TEV Polarity Bit of ext. fault 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a567d8c1993691d65987260101f69d474"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTPOL4_L&#160;&#160;&#160;(0x0010u)  /* TEV Polarity Bit of ext. fault 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afbb48e6754d364510f902f4483e2f78d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTPOL5_L&#160;&#160;&#160;(0x0020u)  /* TEV Polarity Bit of ext. fault 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2fb882736caacb87911d485c9d46aa84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTPOL6_L&#160;&#160;&#160;(0x0040u)  /* TEV Polarity Bit of ext. fault 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c81142a91468abb5d46e377dca47fe3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTLVS0_H&#160;&#160;&#160;(0x0001u)  /* TEV Signal Type of Ext. fault 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7bceecbd7c12b3df7e5263c5c3d3dd07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTLVS1_H&#160;&#160;&#160;(0x0002u)  /* TEV Signal Type of Ext. fault 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afb427b8519baa0b1f88d1b2e64544939"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTLVS2_H&#160;&#160;&#160;(0x0004u)  /* TEV Signal Type of Ext. fault 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa25558d3c48e5ee94645d159b934eed0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTLVS3_H&#160;&#160;&#160;(0x0008u)  /* TEV Signal Type of Ext. fault 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a65b9cec02a4fc90e28eb8d1f8959a0d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTLVS4_H&#160;&#160;&#160;(0x0010u)  /* TEV Signal Type of Ext. fault 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa8391a524599b0337f996bb9f48f0652"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTLVS5_H&#160;&#160;&#160;(0x0020u)  /* TEV Signal Type of Ext. fault 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af74ad535a24d5097708b4b649f5e127e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTLVS6_H&#160;&#160;&#160;(0x0040u)  /* TEV Signal Type of Ext. fault 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaed08dc1618044e74ef152c0b4321be7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECCLKSEL0&#160;&#160;&#160;(0x0001u)  /* TEV Aux. Clock Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af99da8e5fb786c5816c5572298cb4f9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECCLKSEL1&#160;&#160;&#160;(0x0002u)  /* TEV Aux. Clock Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa1cf8106cee4cb140fb67695b414eaa1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECAXCLREN&#160;&#160;&#160;(0x0004u)  /* TEV Auxilary clear signal control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae005b2da1da5cb6b81ac952e0d1da1d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECEXCLREN&#160;&#160;&#160;(0x0008u)  /* TEV Ext. clear signal control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af0a3b5a885d8dbcb4d94dcd82a0e2c26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECEXCLRHLD&#160;&#160;&#160;(0x0010u)  /* TEV External clear signal hold bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adeee5d02aba1f5a20e05a03dd38b6805"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECEXCLRPOL&#160;&#160;&#160;(0x0020u)  /* TEV Polarity Bit of ext. clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a25b9324a8642979a9ce326cf75c3198c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECEXCLRLVS&#160;&#160;&#160;(0x0040u)  /* TEV Signal Type of Ext. clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e7a147a50a20f3217d9080aa27f8a09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECCLKSEL0_L&#160;&#160;&#160;(0x0001u)  /* TEV Aux. Clock Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1add748a4df9749cc4a91841fac97491"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECCLKSEL1_L&#160;&#160;&#160;(0x0002u)  /* TEV Aux. Clock Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d345784e36015c5b5af13c1934266a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECAXCLREN_L&#160;&#160;&#160;(0x0004u)  /* TEV Auxilary clear signal control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a03b6b3f47c2c1eca84fe1b9810b7718d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECEXCLREN_L&#160;&#160;&#160;(0x0008u)  /* TEV Ext. clear signal control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adca9cdd520fa6543b670c90187bd5750"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECEXCLRHLD_L&#160;&#160;&#160;(0x0010u)  /* TEV External clear signal hold bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a09838b25afba76337bc05d68021338b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECEXCLRPOL_L&#160;&#160;&#160;(0x0020u)  /* TEV Polarity Bit of ext. clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0154e3dd2e874d750ca423e066e46b1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECEXCLRLVS_L&#160;&#160;&#160;(0x0040u)  /* TEV Signal Type of Ext. clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8329374208421a1fd7e661ca852959c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECCLKSEL_0&#160;&#160;&#160;(0x0000u)  /* TEV Aux. Clock Select: CLK0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a998513808b09c4def554ba6ba51825cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECCLKSEL_1&#160;&#160;&#160;(0x0001u)  /* TEV Aux. Clock Select: CLK1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af9014e3a0b20c0d2834d67b07523940a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECCLKSEL_2&#160;&#160;&#160;(0x0002u)  /* TEV Aux. Clock Select: CLK2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af779a57a3d3ea4358d12d4aa7e9e3fab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECCLKSEL_3&#160;&#160;&#160;(0x0003u)  /* TEV Aux. Clock Select: CLK3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3f318a74db045556f7935d0e710f7f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLT0STA&#160;&#160;&#160;(0x0001u)  /* TEV External fault status flag for CE0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae17578193ebbebca6378371a84282a9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLT1STA&#160;&#160;&#160;(0x0002u)  /* TEV External fault status flag for CE1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a59050fe344cb81f0bcfdace46253f14a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLT2STA&#160;&#160;&#160;(0x0004u)  /* TEV External fault status flag for CE2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e413c6e04b4326ffffa9ffabfab6de7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLT3STA&#160;&#160;&#160;(0x0008u)  /* TEV External fault status flag for CE3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a022aea15aefa08c86c78b3aaa7bafd6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLT4STA&#160;&#160;&#160;(0x0010u)  /* TEV External fault status flag for CE4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a86cd073e281d8102f78390f5c046a28f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLT5STA&#160;&#160;&#160;(0x0020u)  /* TEV External fault status flag for CE5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa0c646b9bfed3961d905181632162875"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLT6STA&#160;&#160;&#160;(0x0040u)  /* TEV External fault status flag for CE6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0f55b9f6aa9fee891da1ea7848b4c80d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXCLRSTA&#160;&#160;&#160;(0x0100u)  /* TEC External clear status flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aefc20e325db85c4d91b75e6e7b26cee6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLT0STA_L&#160;&#160;&#160;(0x0001u)  /* TEV External fault status flag for CE0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad8c9b03dbd46a7840e892e1fca7e653b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLT1STA_L&#160;&#160;&#160;(0x0002u)  /* TEV External fault status flag for CE1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a782ddfb6c3789432a57f8afa976cace0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLT2STA_L&#160;&#160;&#160;(0x0004u)  /* TEV External fault status flag for CE2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aab2eb62d837d9e2792ac3f104bd1fa2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLT3STA_L&#160;&#160;&#160;(0x0008u)  /* TEV External fault status flag for CE3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae298ba61c6b2394aac9c0b76166c87c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLT4STA_L&#160;&#160;&#160;(0x0010u)  /* TEV External fault status flag for CE4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a666b5ea0716fa7c9394c78ee45dc73a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLT5STA_L&#160;&#160;&#160;(0x0020u)  /* TEV External fault status flag for CE5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6afe00bdf1a57b0a3ddea133bd6592f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLT6STA_L&#160;&#160;&#160;(0x0040u)  /* TEV External fault status flag for CE6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c87d32559620e407d9c2cc263bd6cbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXCLRSTA_H&#160;&#160;&#160;(0x0001u)  /* TEC External clear status flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a33747e893242b74448c6c591264c5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECAXCLRIFG&#160;&#160;&#160;(0x0001u)   /* TEC Aux. Clear Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0fe065d8b52a58210eb20a9c63e962f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECEXCLRIFG&#160;&#160;&#160;(0x0002u)   /* TEC External Clear Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40405bcb958dd985bd42b19726af3a61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTIFG&#160;&#160;&#160;(0x0004u)   /* TEC External Fault Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a31b8a6ecb231511fba10f639317d220a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECAXCLRIE&#160;&#160;&#160;(0x0100u)   /* TEC Aux. Clear Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a451b18b6693bb2b7b6077a18ae3226c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECEXCLRIE&#160;&#160;&#160;(0x0200u)   /* TEC External Clear Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a469aed70e1c396eaadb8cb179f03a217"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTIE&#160;&#160;&#160;(0x0400u)   /* TEC External Fault Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a27aebb4634cf0cb2134b4940665c8ea5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECAXCLRIFG_L&#160;&#160;&#160;(0x0001u)   /* TEC Aux. Clear Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aefe26e69c29076080b25ef1bf293004a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECEXCLRIFG_L&#160;&#160;&#160;(0x0002u)   /* TEC External Clear Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af964982968905633af649c3b7dd5c0af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTIFG_L&#160;&#160;&#160;(0x0004u)   /* TEC External Fault Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabb454572da2265bf987e3115463f929"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECAXCLRIE_H&#160;&#160;&#160;(0x0001u)   /* TEC Aux. Clear Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a79595cdaff6f636f5c2b59a52a998f9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECEXCLRIE_H&#160;&#160;&#160;(0x0002u)   /* TEC External Clear Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3319db7d62af7e50d509e83e046b23f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TECXFLTIE_H&#160;&#160;&#160;(0x0004u)   /* TEC External Fault Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aecce3f419b3092cc6ee63ab48216f3ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TEC0IV_NONE&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aca5f65f46cf88c7469f19b87d66b47d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TEC0IV_TECXFLTIFG&#160;&#160;&#160;(0x0002u)    /* TEC0XFLTIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac01704c748874e546f9bd68473beeac9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TEC0IV_TECEXCLRIFG&#160;&#160;&#160;(0x0004u)    /* TEC0EXCLRIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a156903fcf61232ebe1eaaf16838fb284"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TEC0IV_TECAXCLRIFG&#160;&#160;&#160;(0x0006u)    /* TEC0AXCLRIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afec7d70bc491ce5917cf066e3ffa0517"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL0&#160;&#160;&#160;(0x0000u)  /* UCS Control Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49bfabd4368bd12817bee76bcbd79360"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afec7d70bc491ce5917cf066e3ffa0517">OFS_UCSCTL0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3aaf81976ef6396b4ad3a65b383b616"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afec7d70bc491ce5917cf066e3ffa0517">OFS_UCSCTL0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aafb3987b460195c66f072e5de665421e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL1&#160;&#160;&#160;(0x0002u)  /* UCS Control Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adbf031d97a4bb0d3e74f53da06455174"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafb3987b460195c66f072e5de665421e">OFS_UCSCTL1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af4abc47222f252de22189f2378d0881f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aafb3987b460195c66f072e5de665421e">OFS_UCSCTL1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad6b8a1a3dda11de4f9aae77beef3c60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL2&#160;&#160;&#160;(0x0004u)  /* UCS Control Register 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac4e0afc9af1a73e073fd2c30002af015"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL2_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad6b8a1a3dda11de4f9aae77beef3c60">OFS_UCSCTL2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3934e59daa26c991c94363cc6a0ce234"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL2_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aad6b8a1a3dda11de4f9aae77beef3c60">OFS_UCSCTL2</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad85e0d9dd37f1deaecdab9200c30d2b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL3&#160;&#160;&#160;(0x0006u)  /* UCS Control Register 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5075635993f9baf37c5874f0feab48e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL3_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad85e0d9dd37f1deaecdab9200c30d2b8">OFS_UCSCTL3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a921766cdc57f7e591d14ffecab6249fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL3_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad85e0d9dd37f1deaecdab9200c30d2b8">OFS_UCSCTL3</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa15a7b74b671fa8dac4dbabb06ad857"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL4&#160;&#160;&#160;(0x0008u)  /* UCS Control Register 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae9cf71ad6ca07346be21e3909ba2afb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL4_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa15a7b74b671fa8dac4dbabb06ad857">OFS_UCSCTL4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad0ee62047779ba3bd11ac8fa136a2ae4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL4_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aaa15a7b74b671fa8dac4dbabb06ad857">OFS_UCSCTL4</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b6448665de3dc86997fd66fbf63131b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL5&#160;&#160;&#160;(0x000Au)  /* UCS Control Register 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae0ae8d827fd28cb3f375cbe879830498"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL5_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6b6448665de3dc86997fd66fbf63131b">OFS_UCSCTL5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4b38a77b2c59eb5b74ca5e0ad934d8ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL5_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a6b6448665de3dc86997fd66fbf63131b">OFS_UCSCTL5</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa2d5cadaa585af0f0f4f7cc88c483175"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL6&#160;&#160;&#160;(0x000Cu)  /* UCS Control Register 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1c4891b5d0fbf1aa468ca81e41e31037"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL6_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa2d5cadaa585af0f0f4f7cc88c483175">OFS_UCSCTL6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae0614f8468539686f912f986d4cbdd3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL6_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa2d5cadaa585af0f0f4f7cc88c483175">OFS_UCSCTL6</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54c75445397895963ebc3f26ef92ef35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL7&#160;&#160;&#160;(0x000Eu)  /* UCS Control Register 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1238a4bcd6a6312dc65d6d84342164f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL7_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54c75445397895963ebc3f26ef92ef35">OFS_UCSCTL7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a838cbd423e22bae29ea7baba2a229a6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL7_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a54c75445397895963ebc3f26ef92ef35">OFS_UCSCTL7</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a52a3a5fe9a40027a182988d720aed91d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL8&#160;&#160;&#160;(0x0010u)  /* UCS Control Register 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5d5b47f5456f3ce97529e2fe47c82868"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL8_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a52a3a5fe9a40027a182988d720aed91d">OFS_UCSCTL8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a893e399eb3e79b89cd94885881e7e2a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCSCTL8_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a52a3a5fe9a40027a182988d720aed91d">OFS_UCSCTL8</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa6841fd8ebf7a101e19770ce291d29c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MOD0&#160;&#160;&#160;(0x0008u)    /* Modulation Bit Counter Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a131b8ec0eafe940883a970ec3dd858f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MOD1&#160;&#160;&#160;(0x0010u)    /* Modulation Bit Counter Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a073641ab15479d8a7c1ee16a3c394026"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MOD2&#160;&#160;&#160;(0x0020u)    /* Modulation Bit Counter Bit : 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a658a9b8b2571f02b378c843bd8d6f974"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MOD3&#160;&#160;&#160;(0x0040u)    /* Modulation Bit Counter Bit : 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad56ff58c02d22dac36a4c6f0ed657294"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MOD4&#160;&#160;&#160;(0x0080u)    /* Modulation Bit Counter Bit : 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af33b2cac857379362f8b4fbef18ff2f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCO0&#160;&#160;&#160;(0x0100u)    /* DCO TAP Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a76b93b1478111cd8d61037f08fd58399"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCO1&#160;&#160;&#160;(0x0200u)    /* DCO TAP Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a61ab4cfee86ead437724cd439b2dff63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCO2&#160;&#160;&#160;(0x0400u)    /* DCO TAP Bit : 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a474b9e10a36defcdb96ea80572fc05ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCO3&#160;&#160;&#160;(0x0800u)    /* DCO TAP Bit : 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e6224a319b75b29d2767199a5b42611"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCO4&#160;&#160;&#160;(0x1000u)    /* DCO TAP Bit : 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afc2e36c50f4ab3cbb9151126f5b48b82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MOD0_L&#160;&#160;&#160;(0x0008u)    /* Modulation Bit Counter Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a144ef178c3358e23773c3647eab88297"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MOD1_L&#160;&#160;&#160;(0x0010u)    /* Modulation Bit Counter Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ddc436811ff85026e8bf332fb1f8891"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MOD2_L&#160;&#160;&#160;(0x0020u)    /* Modulation Bit Counter Bit : 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a768ff84c752d9b3ec6a24d914a6210d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MOD3_L&#160;&#160;&#160;(0x0040u)    /* Modulation Bit Counter Bit : 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac653f286d287dbcbec466d1c2a64c63f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MOD4_L&#160;&#160;&#160;(0x0080u)    /* Modulation Bit Counter Bit : 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a200fea723ed61c43bb8c79fde77b4b22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCO0_H&#160;&#160;&#160;(0x0001u)    /* DCO TAP Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a02240873bd83279a28188482c2e03862"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCO1_H&#160;&#160;&#160;(0x0002u)    /* DCO TAP Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a55e4bd02037e8340ebf6b7010d0b784c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCO2_H&#160;&#160;&#160;(0x0004u)    /* DCO TAP Bit : 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81f9044fed2703dbe9c64766ace455e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCO3_H&#160;&#160;&#160;(0x0008u)    /* DCO TAP Bit : 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad5ad0b74e20625f4a1586259744b7e83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCO4_H&#160;&#160;&#160;(0x0010u)    /* DCO TAP Bit : 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abe588aa78592d650bdd500d5f595f35e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DISMOD&#160;&#160;&#160;(0x0001u)    /* Disable Modulation */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd76f2787c12440efe969c58c34ff6fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCORSEL0&#160;&#160;&#160;(0x0010u)    /* DCO Freq. Range Select Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae13aa29a685cf337f5bfd541741345a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCORSEL1&#160;&#160;&#160;(0x0020u)    /* DCO Freq. Range Select Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5447bb30fb3ade5ab68f2af6294cc10d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCORSEL2&#160;&#160;&#160;(0x0040u)    /* DCO Freq. Range Select Bit : 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a015397da65926ba20311aede464b8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DISMOD_L&#160;&#160;&#160;(0x0001u)    /* Disable Modulation */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa013e3e90572a0be0922d7231847b2f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCORSEL0_L&#160;&#160;&#160;(0x0010u)    /* DCO Freq. Range Select Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a61f4e54d89e6ed2daad21c47490b6535"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCORSEL1_L&#160;&#160;&#160;(0x0020u)    /* DCO Freq. Range Select Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a678bc564a1b6b61b7df56cb2a5ecb1d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCORSEL2_L&#160;&#160;&#160;(0x0040u)    /* DCO Freq. Range Select Bit : 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad39b3e0efab0a6de012f7135f20d82e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCORSEL_0&#160;&#160;&#160;(0x0000u)    /* DCO RSEL 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0954ee50a12fc6bb455478c5c6737538"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCORSEL_1&#160;&#160;&#160;(0x0010u)    /* DCO RSEL 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aea8369c4d72a447c6f942395e9406e16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCORSEL_2&#160;&#160;&#160;(0x0020u)    /* DCO RSEL 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e4a232d5e2644cd265f9544d5201f8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCORSEL_3&#160;&#160;&#160;(0x0030u)    /* DCO RSEL 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c0b79c0f9614da8ca208ae40f4e497a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCORSEL_4&#160;&#160;&#160;(0x0040u)    /* DCO RSEL 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad88f4de36a586549bb0bf82a4a40b4de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCORSEL_5&#160;&#160;&#160;(0x0050u)    /* DCO RSEL 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a781bb88197645c64ca220b7055ca9d63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCORSEL_6&#160;&#160;&#160;(0x0060u)    /* DCO RSEL 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c136c86c8f263de6df998230e5b3bb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCORSEL_7&#160;&#160;&#160;(0x0070u)    /* DCO RSEL 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a83f8a7563be90f026d75477b2a85a83f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLN0&#160;&#160;&#160;(0x0001u)    /* FLL Multipier Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aafc9c1ae2216e69da4d99b28fc488b70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLN1&#160;&#160;&#160;(0x0002u)    /* FLL Multipier Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aef1d62fb7690a2b32e14f8d2ea686d6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLN2&#160;&#160;&#160;(0x0004u)    /* FLL Multipier Bit : 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae6fdd2810b8c154408279a19c9e1221b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLN3&#160;&#160;&#160;(0x0008u)    /* FLL Multipier Bit : 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acbc8e0eb51d3f0c1e921b00e19f91e21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLN4&#160;&#160;&#160;(0x0010u)    /* FLL Multipier Bit : 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c31084070e068eae7ea991f25b80a7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLN5&#160;&#160;&#160;(0x0020u)    /* FLL Multipier Bit : 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a80fc11af38a090755b1f4d8ad61a5830"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLN6&#160;&#160;&#160;(0x0040u)    /* FLL Multipier Bit : 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad48321b0df97e4f6aa210771a329d541"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLN7&#160;&#160;&#160;(0x0080u)    /* FLL Multipier Bit : 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a053959ae5c821266187a8d6bae72fd27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLN8&#160;&#160;&#160;(0x0100u)    /* FLL Multipier Bit : 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab8808d58e5b1b74dc391af2508165d21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLN9&#160;&#160;&#160;(0x0200u)    /* FLL Multipier Bit : 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a59e7059b414afe00219cce3f48411a16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLD0&#160;&#160;&#160;(0x1000u)    /* Loop Divider Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8a46178ff18e1f41296f762787a41b04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLD1&#160;&#160;&#160;(0x2000u)    /* Loop Divider Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afb1dd1799c4fcece2fca8ec058e4011c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLD2&#160;&#160;&#160;(0x4000u)    /* Loop Divider Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac53c3852ddc7bd6d235fd63339395999"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLN0_L&#160;&#160;&#160;(0x0001u)    /* FLL Multipier Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a989e79e481f68f90fea9e854e67fe041"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLN1_L&#160;&#160;&#160;(0x0002u)    /* FLL Multipier Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab89fb942c466eaa20231f6e45d5678ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLN2_L&#160;&#160;&#160;(0x0004u)    /* FLL Multipier Bit : 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7917ee327a1d6cee494539de54a909af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLN3_L&#160;&#160;&#160;(0x0008u)    /* FLL Multipier Bit : 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d04af3aa8572acb4e868855e141a1b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLN4_L&#160;&#160;&#160;(0x0010u)    /* FLL Multipier Bit : 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adabe4ca9abc38f9ce8b7475047ad8fae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLN5_L&#160;&#160;&#160;(0x0020u)    /* FLL Multipier Bit : 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac1218a65cf206fdcab924f1e92cf6970"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLN6_L&#160;&#160;&#160;(0x0040u)    /* FLL Multipier Bit : 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a20cc8e5845c92ce5b9d13369bd363f47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLN7_L&#160;&#160;&#160;(0x0080u)    /* FLL Multipier Bit : 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4c9a9b0e915edc9db0be020a3487101"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLN8_H&#160;&#160;&#160;(0x0001u)    /* FLL Multipier Bit : 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabc706ad46d95e2c0c28a0c471155a6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLN9_H&#160;&#160;&#160;(0x0002u)    /* FLL Multipier Bit : 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a732197425a59036e2cf3e8dfce4f1a75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLD0_H&#160;&#160;&#160;(0x0010u)    /* Loop Divider Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5204b74994c52be76fc0196deaf55605"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLD1_H&#160;&#160;&#160;(0x0020u)    /* Loop Divider Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1815f901bc632e18fde84033192e51b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLD2_H&#160;&#160;&#160;(0x0040u)    /* Loop Divider Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aba0723b9ead8e26b058f5d76a98b6b6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLD_0&#160;&#160;&#160;(0x0000u)    /* Multiply Selected Loop Freq. 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abf33051f92c91d200055896dedb081b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLD_1&#160;&#160;&#160;(0x1000u)    /* Multiply Selected Loop Freq. 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a46e86b1c895620b9af8e8c97c682a9b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLD_2&#160;&#160;&#160;(0x2000u)    /* Multiply Selected Loop Freq. 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa39f27ca2827c57b192416a46934322a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLD_3&#160;&#160;&#160;(0x3000u)    /* Multiply Selected Loop Freq. 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a45468931b548591bb00ab97ddf6d18b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLD_4&#160;&#160;&#160;(0x4000u)    /* Multiply Selected Loop Freq. 16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5d870b42e3d902db15e50303e587e4ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLD_5&#160;&#160;&#160;(0x5000u)    /* Multiply Selected Loop Freq. 32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5b638028f3e3de275665606f1ad1483"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLD_6&#160;&#160;&#160;(0x6000u)    /* Multiply Selected Loop Freq. 32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0fb677769ec8963d83d21a16b90bb7a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLD_7&#160;&#160;&#160;(0x7000u)    /* Multiply Selected Loop Freq. 32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adf07dfb8409fc019008208a9d5379d40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLD__1&#160;&#160;&#160;(0x0000u)    /* Multiply Selected Loop Freq. By 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add35074092e3d763be61638076835d0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLD__2&#160;&#160;&#160;(0x1000u)    /* Multiply Selected Loop Freq. By 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a05cfae6fab58e8107668acd26515efe3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLD__4&#160;&#160;&#160;(0x2000u)    /* Multiply Selected Loop Freq. By 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac63ea08e013e6c670a5c796e6fbd8a68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLD__8&#160;&#160;&#160;(0x3000u)    /* Multiply Selected Loop Freq. By 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a97e4fa65cc7a773fcd497fbadaae4ffa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLD__16&#160;&#160;&#160;(0x4000u)    /* Multiply Selected Loop Freq. By 16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a45a756ff34963db724bf4c169dfcb8fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLD__32&#160;&#160;&#160;(0x5000u)    /* Multiply Selected Loop Freq. By 32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5d66cd6257a615999b7975596c210550"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLREFDIV0&#160;&#160;&#160;(0x0001u)    /* Reference Divider Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a65c5a8933978b3d0de5b49b1ddbb3d0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLREFDIV1&#160;&#160;&#160;(0x0002u)    /* Reference Divider Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6af74c053a8dbda4419c050fcb1f5a7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLREFDIV2&#160;&#160;&#160;(0x0004u)    /* Reference Divider Bit : 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e412fd826ca2984fcb6af440b54f2d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELREF0&#160;&#160;&#160;(0x0010u)    /* FLL Reference Clock Select Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a60eac77f2edffb23f1d624694a506ac9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELREF1&#160;&#160;&#160;(0x0020u)    /* FLL Reference Clock Select Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afb8555b8714c58b08e43d315ddd665ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELREF2&#160;&#160;&#160;(0x0040u)    /* FLL Reference Clock Select Bit : 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7b215105451e86d52488e4ab52b1f7a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLREFDIV0_L&#160;&#160;&#160;(0x0001u)    /* Reference Divider Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae018b834bd2b9214457ff2a6f49ca03e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLREFDIV1_L&#160;&#160;&#160;(0x0002u)    /* Reference Divider Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec97664ef48050aeb4352d13cfa5bb87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLREFDIV2_L&#160;&#160;&#160;(0x0004u)    /* Reference Divider Bit : 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae1db9c55acf506b89a7d4283d5b073e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELREF0_L&#160;&#160;&#160;(0x0010u)    /* FLL Reference Clock Select Bit : 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa0192c2921bb31eac0fcfb393a215d7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELREF1_L&#160;&#160;&#160;(0x0020u)    /* FLL Reference Clock Select Bit : 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee6c396a2b6d62fc390396361be9662c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELREF2_L&#160;&#160;&#160;(0x0040u)    /* FLL Reference Clock Select Bit : 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4032478a6d1e87dd15b2bfdb501f155b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLREFDIV_0&#160;&#160;&#160;(0x0000u)    /* Reference Divider: f(LFCLK)/1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a726fa42660635d5f56d8f5be3a92761b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLREFDIV_1&#160;&#160;&#160;(0x0001u)    /* Reference Divider: f(LFCLK)/2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5893696516ff9541e2c23221a0c7218a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLREFDIV_2&#160;&#160;&#160;(0x0002u)    /* Reference Divider: f(LFCLK)/4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0601e2f96c096f24c4cc6f04425c7a38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLREFDIV_3&#160;&#160;&#160;(0x0003u)    /* Reference Divider: f(LFCLK)/8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5293d464d8ade04d68d974237cf34434"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLREFDIV_4&#160;&#160;&#160;(0x0004u)    /* Reference Divider: f(LFCLK)/12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aada4a522a1113850fbc1cb7e5cb4cff7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLREFDIV_5&#160;&#160;&#160;(0x0005u)    /* Reference Divider: f(LFCLK)/16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a584fdb3a68d62b2465146ea8136eda11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLREFDIV_6&#160;&#160;&#160;(0x0006u)    /* Reference Divider: f(LFCLK)/16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9be532769322274e6040deb49591cb6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLREFDIV_7&#160;&#160;&#160;(0x0007u)    /* Reference Divider: f(LFCLK)/16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a243b209a0a195d6db3ecdca31dfe108c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLREFDIV__1&#160;&#160;&#160;(0x0000u)    /* Reference Divider: f(LFCLK)/1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a19f99cc78d57fefc56d1d2c802b8993c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLREFDIV__2&#160;&#160;&#160;(0x0001u)    /* Reference Divider: f(LFCLK)/2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7acdc776cbdb93ba57a514b7fccc543f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLREFDIV__4&#160;&#160;&#160;(0x0002u)    /* Reference Divider: f(LFCLK)/4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aece976bdc3e417d3088f157da59deb08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLREFDIV__8&#160;&#160;&#160;(0x0003u)    /* Reference Divider: f(LFCLK)/8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add13ccb0d568217b5b885b051cc7488f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLREFDIV__12&#160;&#160;&#160;(0x0004u)    /* Reference Divider: f(LFCLK)/12 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a281d2eaf56c89b8ae9daeafd2adc62e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLLREFDIV__16&#160;&#160;&#160;(0x0005u)    /* Reference Divider: f(LFCLK)/16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af28a9eaf0ef2cf6fe4fa5286082416b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELREF_0&#160;&#160;&#160;(0x0000u)    /* FLL Reference Clock Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a995052d95cbed48428fb3baf30d355e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELREF_1&#160;&#160;&#160;(0x0010u)    /* FLL Reference Clock Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f37126bb67be554dacdaf0d76e98df1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELREF_2&#160;&#160;&#160;(0x0020u)    /* FLL Reference Clock Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e526a63f06919415e6a46bf84694732"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELREF_3&#160;&#160;&#160;(0x0030u)    /* FLL Reference Clock Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada661dd9da7ece003814badfc0dd423a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELREF_4&#160;&#160;&#160;(0x0040u)    /* FLL Reference Clock Select 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a018630c1fc25c4788fcdf547b10f3758"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELREF_5&#160;&#160;&#160;(0x0050u)    /* FLL Reference Clock Select 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f7636d0a3feffa6ef892961d7914d5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELREF_6&#160;&#160;&#160;(0x0060u)    /* FLL Reference Clock Select 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa49ea833c16ad7b79dd98a4f0484d653"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELREF_7&#160;&#160;&#160;(0x0070u)    /* FLL Reference Clock Select 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a23efe8df30c23012fc0693861f5945e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELREF__XT1CLK&#160;&#160;&#160;(0x0000u)    /* Multiply Selected Loop Freq. By XT1CLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aac99d34a443aea2a8051ca5977345cf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELREF__REFOCLK&#160;&#160;&#160;(0x0020u)    /* Multiply Selected Loop Freq. By REFOCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c041fc623aa8235020736653e196c68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELREF__XT2CLK&#160;&#160;&#160;(0x0050u)    /* Multiply Selected Loop Freq. By XT2CLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a35cb08212563812ca8386ee526f9a2a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM0&#160;&#160;&#160;(0x0001u)   /* MCLK Source Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac91d3ee86da4604d663ae790f3333e41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM1&#160;&#160;&#160;(0x0002u)   /* MCLK Source Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a13a7ace2e4f14d1a9b164f21d77e52e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM2&#160;&#160;&#160;(0x0004u)   /* MCLK Source Select Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaeacb2eadaad86ed2fee753a620bd8bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS0&#160;&#160;&#160;(0x0010u)   /* SMCLK Source Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a84e656bca52912002576313f518a6c1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS1&#160;&#160;&#160;(0x0020u)   /* SMCLK Source Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4b73fb14580542bcb8e1b694d1e0925"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS2&#160;&#160;&#160;(0x0040u)   /* SMCLK Source Select Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd284a95d7ce994136923ad4db5317ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA0&#160;&#160;&#160;(0x0100u)   /* ACLK Source Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d3f71c29b191c717d8bbabb68b8de6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA1&#160;&#160;&#160;(0x0200u)   /* ACLK Source Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa280edabb59584941f1d0f96926ab90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA2&#160;&#160;&#160;(0x0400u)   /* ACLK Source Select Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c2abdc197c8ab2750ad968c96133b41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM0_L&#160;&#160;&#160;(0x0001u)   /* MCLK Source Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa0ed85629be6a12c0119836b9ce13ac4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM1_L&#160;&#160;&#160;(0x0002u)   /* MCLK Source Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa779ae7ab1da1873e3d559602c5bbaaf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM2_L&#160;&#160;&#160;(0x0004u)   /* MCLK Source Select Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e4e05f5cd8d2c6c60adfae10d5420de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS0_L&#160;&#160;&#160;(0x0010u)   /* SMCLK Source Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a86e80d7f43822aa425075302e39b8465"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS1_L&#160;&#160;&#160;(0x0020u)   /* SMCLK Source Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a63cd0c47644d7a6a7f298c6f20b61f60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS2_L&#160;&#160;&#160;(0x0040u)   /* SMCLK Source Select Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a096165f8f06bf6aacf37591ffe895c96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA0_H&#160;&#160;&#160;(0x0001u)   /* ACLK Source Select Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a853470f403ddf294d2209d826bf0c21e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA1_H&#160;&#160;&#160;(0x0002u)   /* ACLK Source Select Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aff68cb964e6eebb2a70359bd24eab31d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA2_H&#160;&#160;&#160;(0x0004u)   /* ACLK Source Select Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a273560f48c252b85ca3ac7f2dc44c282"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM_0&#160;&#160;&#160;(0x0000u)   /* MCLK Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa1d237ebd4520f578f7701e48e74cb7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM_1&#160;&#160;&#160;(0x0001u)   /* MCLK Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a47b6bf513f160004da4f2d8101a4d586"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM_2&#160;&#160;&#160;(0x0002u)   /* MCLK Source Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaecf3c183a0a6870b1b20bd190b1409f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM_3&#160;&#160;&#160;(0x0003u)   /* MCLK Source Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d7c6062431026d8173d91e77cd56ae8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM_4&#160;&#160;&#160;(0x0004u)   /* MCLK Source Select 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a193dab06131dc030b623564edd6fc105"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM_5&#160;&#160;&#160;(0x0005u)   /* MCLK Source Select 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f7f467c367a914fd77670d083aff0ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM_6&#160;&#160;&#160;(0x0006u)   /* MCLK Source Select 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adc9c8c5f830f123c6e048093ff010c48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM_7&#160;&#160;&#160;(0x0007u)   /* MCLK Source Select 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4e41360deff5be220dbf77b425b539ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM__XT1CLK&#160;&#160;&#160;(0x0000u)   /* MCLK Source Select XT1CLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3f665910d53f3ba6a84889ca7d548f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM__VLOCLK&#160;&#160;&#160;(0x0001u)   /* MCLK Source Select VLOCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaefafad7a62787b33f68ae8ccfc320fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM__REFOCLK&#160;&#160;&#160;(0x0002u)   /* MCLK Source Select REFOCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acbdd72eb50f90ff4c4798b6d2669035e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM__DCOCLK&#160;&#160;&#160;(0x0003u)   /* MCLK Source Select DCOCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1798118c43018c793b483f095bd8a044"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM__DCOCLKDIV&#160;&#160;&#160;(0x0004u)   /* MCLK Source Select DCOCLKDIV */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd9a106e03ceb2135e331add0155919a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELM__XT2CLK&#160;&#160;&#160;(0x0005u)   /* MCLK Source Select XT2CLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a684b927b1cc048e294c42f903d1a19fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS_0&#160;&#160;&#160;(0x0000u)   /* SMCLK Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a87265bb596fcbf13344bb1d3b183d807"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS_1&#160;&#160;&#160;(0x0010u)   /* SMCLK Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aac77a704ec1920ce6c86b3bec8fa9d5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS_2&#160;&#160;&#160;(0x0020u)   /* SMCLK Source Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a528bc54c62417e258df24cdb94c02296"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS_3&#160;&#160;&#160;(0x0030u)   /* SMCLK Source Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a702f29b2147beab052fe9bee895aa189"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS_4&#160;&#160;&#160;(0x0040u)   /* SMCLK Source Select 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a88d2a6a0499d5c8a1af92d5e2c7975e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS_5&#160;&#160;&#160;(0x0050u)   /* SMCLK Source Select 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a26d0ddd600e1df06924a19e1d8d1b3e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS_6&#160;&#160;&#160;(0x0060u)   /* SMCLK Source Select 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaaf51365529e7db01dd5f89b96036485"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS_7&#160;&#160;&#160;(0x0070u)   /* SMCLK Source Select 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4da30523b57fb5d1bbccdba7a6543831"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS__XT1CLK&#160;&#160;&#160;(0x0000u)   /* SMCLK Source Select XT1CLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abf8a1224f928ccd3ce08c177ce2b07f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS__VLOCLK&#160;&#160;&#160;(0x0010u)   /* SMCLK Source Select VLOCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a99c2a3447b682b066dd69f1fbccd2ecb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS__REFOCLK&#160;&#160;&#160;(0x0020u)   /* SMCLK Source Select REFOCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af76b7d05471ad9ef3e89eeeda95372cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS__DCOCLK&#160;&#160;&#160;(0x0030u)   /* SMCLK Source Select DCOCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a0a25d51e39daf5a073148a81404a73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS__DCOCLKDIV&#160;&#160;&#160;(0x0040u)   /* SMCLK Source Select DCOCLKDIV */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab85625581fb113d23ef179231fbb19c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELS__XT2CLK&#160;&#160;&#160;(0x0050u)   /* SMCLK Source Select XT2CLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9838c1feb082e04b6910253ef1943b1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA_0&#160;&#160;&#160;(0x0000u)   /* ACLK Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a09677a3ba15a179483b1e4126c6ebcf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA_1&#160;&#160;&#160;(0x0100u)   /* ACLK Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7b18e71fe709f84f419cb3d6d3789a99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA_2&#160;&#160;&#160;(0x0200u)   /* ACLK Source Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a63bccd5b7b539a45af1a58635f8a3496"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA_3&#160;&#160;&#160;(0x0300u)   /* ACLK Source Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a39150cc75e20dcde4928e8f564a66014"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA_4&#160;&#160;&#160;(0x0400u)   /* ACLK Source Select 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc89a0879d7eff93b8493a7877f343ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA_5&#160;&#160;&#160;(0x0500u)   /* ACLK Source Select 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c131c3b358bc68f59da9e01345fd476"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA_6&#160;&#160;&#160;(0x0600u)   /* ACLK Source Select 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c3aaec7434dbb2eb0294d2e7e1cea80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA_7&#160;&#160;&#160;(0x0700u)   /* ACLK Source Select 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9cc0d429580d7fef9b941fb91eca83ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA__XT1CLK&#160;&#160;&#160;(0x0000u)   /* ACLK Source Select XT1CLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6044cd91ab94afeaf9396a10a3a9a5b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA__VLOCLK&#160;&#160;&#160;(0x0100u)   /* ACLK Source Select VLOCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa6271c9d269074004f2c256789cda24a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA__REFOCLK&#160;&#160;&#160;(0x0200u)   /* ACLK Source Select REFOCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a66f1d435bded085d50f857b57117cd77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA__DCOCLK&#160;&#160;&#160;(0x0300u)   /* ACLK Source Select DCOCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab7c1ac959f60a2981762cf9cc3bfd621"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA__DCOCLKDIV&#160;&#160;&#160;(0x0400u)   /* ACLK Source Select DCOCLKDIV */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5d3604d7adb209b64fbdca8b1a58c71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SELA__XT2CLK&#160;&#160;&#160;(0x0500u)   /* ACLK Source Select XT2CLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afecb194ad6d3cc36efcf71a9e83c9314"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM0&#160;&#160;&#160;(0x0001u)   /* MCLK Divider Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9865a617da6c8923f48857689c630fb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM1&#160;&#160;&#160;(0x0002u)   /* MCLK Divider Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab5fd6971f511ea9d2eda373ab4e7a513"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM2&#160;&#160;&#160;(0x0004u)   /* MCLK Divider Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a350876fdb12fcdd2cee9508b7c50c7d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS0&#160;&#160;&#160;(0x0010u)   /* SMCLK Divider Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f1311376e4b7fa7406230d48ad9887e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS1&#160;&#160;&#160;(0x0020u)   /* SMCLK Divider Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a017a891d197c11061ac00e880f8f9941"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS2&#160;&#160;&#160;(0x0040u)   /* SMCLK Divider Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a10b20d07a0481a701a5c5773d90b4970"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA0&#160;&#160;&#160;(0x0100u)   /* ACLK Divider Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afbe0d4b1574a12089441ed75876d6ac2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA1&#160;&#160;&#160;(0x0200u)   /* ACLK Divider Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0ced1cabe84e83ddaba3c35bbde86d12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA2&#160;&#160;&#160;(0x0400u)   /* ACLK Divider Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada411716ccbe419758303979523a290d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVPA0&#160;&#160;&#160;(0x1000u)   /* ACLK from Pin Divider Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a69c0a47333bc9109f4c1b47e98475beb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVPA1&#160;&#160;&#160;(0x2000u)   /* ACLK from Pin Divider Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a996812c891f294b4899e08fd00aaa545"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVPA2&#160;&#160;&#160;(0x4000u)   /* ACLK from Pin Divider Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0dd9c3dc64e3f1880b80d5499bc58f41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM0_L&#160;&#160;&#160;(0x0001u)   /* MCLK Divider Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a388ec74ea87ff898862d9a4228108c05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM1_L&#160;&#160;&#160;(0x0002u)   /* MCLK Divider Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0fd3931424a060f95c21da5126ade70e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM2_L&#160;&#160;&#160;(0x0004u)   /* MCLK Divider Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ebe01cea9125e85222b0cb007744474"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS0_L&#160;&#160;&#160;(0x0010u)   /* SMCLK Divider Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aea7ad30a1372f270639954ad5871e10d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS1_L&#160;&#160;&#160;(0x0020u)   /* SMCLK Divider Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a992bcbb00fda119e1e4b0c89920c25cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS2_L&#160;&#160;&#160;(0x0040u)   /* SMCLK Divider Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a80aef7d71410b7dd68fa35afcfb83ba9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA0_H&#160;&#160;&#160;(0x0001u)   /* ACLK Divider Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac8754689f6b91302166b11ec2b5984ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA1_H&#160;&#160;&#160;(0x0002u)   /* ACLK Divider Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a51fecc327d09c9b291d8d73abd61739d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA2_H&#160;&#160;&#160;(0x0004u)   /* ACLK Divider Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9162d57a2f39751ccffe4fafccce564a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVPA0_H&#160;&#160;&#160;(0x0010u)   /* ACLK from Pin Divider Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a48374d296639072e922b8648c3bf264a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVPA1_H&#160;&#160;&#160;(0x0020u)   /* ACLK from Pin Divider Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae0e112ffda6e1ad3b07c8dadc02c0d3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVPA2_H&#160;&#160;&#160;(0x0040u)   /* ACLK from Pin Divider Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a493cf0e2906a5d96d8472be780db4554"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM_0&#160;&#160;&#160;(0x0000u)    /* MCLK Source Divider 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a93ef77fc30258f320665c894475da389"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM_1&#160;&#160;&#160;(0x0001u)    /* MCLK Source Divider 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a5a893c141dec43db5088c4472ab8c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM_2&#160;&#160;&#160;(0x0002u)    /* MCLK Source Divider 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a650bb6b309d4597a57fac6240eb197e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM_3&#160;&#160;&#160;(0x0003u)    /* MCLK Source Divider 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a045625153ccda5ac59a7763c4abf05dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM_4&#160;&#160;&#160;(0x0004u)    /* MCLK Source Divider 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4388d2490bc43f7f5e21b019da0b5390"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM_5&#160;&#160;&#160;(0x0005u)    /* MCLK Source Divider 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9cda538dd8e4dddb5dea6db6a4a95935"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM_6&#160;&#160;&#160;(0x0006u)    /* MCLK Source Divider 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae81796d59dc1f56cb6c324d38f90aa65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM_7&#160;&#160;&#160;(0x0007u)    /* MCLK Source Divider 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a22aef947d8ad2de6a046550da4fe1e60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM__1&#160;&#160;&#160;(0x0000u)    /* MCLK Source Divider f(MCLK)/1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6cc7777c096b72d1e247c0a01c6127e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM__2&#160;&#160;&#160;(0x0001u)    /* MCLK Source Divider f(MCLK)/2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa70bbab33c3a76d82274f09bbf48dc8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM__4&#160;&#160;&#160;(0x0002u)    /* MCLK Source Divider f(MCLK)/4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81e20620264b0962b2bd17c91bc28047"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM__8&#160;&#160;&#160;(0x0003u)    /* MCLK Source Divider f(MCLK)/8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afd224fb15d2ba3f1d0efd990fd379d46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM__16&#160;&#160;&#160;(0x0004u)    /* MCLK Source Divider f(MCLK)/16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa06702f082d3a19a92afc03c7cfc02cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM__32&#160;&#160;&#160;(0x0005u)    /* MCLK Source Divider f(MCLK)/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a27ee871cb6611578014d4d8630ec1e84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS_0&#160;&#160;&#160;(0x0000u)    /* SMCLK Source Divider 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae27b5aeb7918fcd60dbd876560f50827"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS_1&#160;&#160;&#160;(0x0010u)    /* SMCLK Source Divider 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a80622b3d880944ec119252938b03f6a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS_2&#160;&#160;&#160;(0x0020u)    /* SMCLK Source Divider 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af0d4e200e4678c65037f15b4179ff2f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS_3&#160;&#160;&#160;(0x0030u)    /* SMCLK Source Divider 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af886ecb240932a240798f6c734f6b4dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS_4&#160;&#160;&#160;(0x0040u)    /* SMCLK Source Divider 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a79676fc61530c1dc8f907e1c35f97337"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS_5&#160;&#160;&#160;(0x0050u)    /* SMCLK Source Divider 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad46107c88dab442531c8a23c25308c26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS_6&#160;&#160;&#160;(0x0060u)    /* SMCLK Source Divider 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a15f2b301d26bd2ea1a5655011b1171f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS_7&#160;&#160;&#160;(0x0070u)    /* SMCLK Source Divider 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a045fc358f5c9223afe48681113460b94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS__1&#160;&#160;&#160;(0x0000u)    /* SMCLK Source Divider f(SMCLK)/1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaeaef6a7aee4c91577816759ca78c6b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS__2&#160;&#160;&#160;(0x0010u)    /* SMCLK Source Divider f(SMCLK)/2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29c7bb4ddfe343d4b1aeef94d3f7b9df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS__4&#160;&#160;&#160;(0x0020u)    /* SMCLK Source Divider f(SMCLK)/4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adf9ea8e3d103825d9176da45aa30bd6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS__8&#160;&#160;&#160;(0x0030u)    /* SMCLK Source Divider f(SMCLK)/8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="accc9056a7c1e603c839156605b7f5572"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS__16&#160;&#160;&#160;(0x0040u)    /* SMCLK Source Divider f(SMCLK)/16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1973dc28967666728421be7ac09eb0a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS__32&#160;&#160;&#160;(0x0050u)    /* SMCLK Source Divider f(SMCLK)/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2ec9c8ac9067beef3ae76e33efd64c7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA_0&#160;&#160;&#160;(0x0000u)    /* ACLK Source Divider 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab873013fc2a9cef3487d2eb49fc48e14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA_1&#160;&#160;&#160;(0x0100u)    /* ACLK Source Divider 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adcd5687d63c284e9e147c40b09f00961"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA_2&#160;&#160;&#160;(0x0200u)    /* ACLK Source Divider 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad745323e830b6cc76f49123d305a8117"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA_3&#160;&#160;&#160;(0x0300u)    /* ACLK Source Divider 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a709c0852560b6eb4024097c98e051493"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA_4&#160;&#160;&#160;(0x0400u)    /* ACLK Source Divider 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9f272989547429dd284f892751a79451"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA_5&#160;&#160;&#160;(0x0500u)    /* ACLK Source Divider 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aca2c958b0f76af6a675ec63892abcbc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA_6&#160;&#160;&#160;(0x0600u)    /* ACLK Source Divider 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa53b82a6c09c5ab60b38c87669698e93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA_7&#160;&#160;&#160;(0x0700u)    /* ACLK Source Divider 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aca535fb8ffb0262a7cec8b96a14e177b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA__1&#160;&#160;&#160;(0x0000u)    /* ACLK Source Divider f(ACLK)/1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f1e9e927da65fb3ce0df2bfa0404f21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA__2&#160;&#160;&#160;(0x0100u)    /* ACLK Source Divider f(ACLK)/2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad88b16c2b9dbe85c1e2dfdae1acc992"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA__4&#160;&#160;&#160;(0x0200u)    /* ACLK Source Divider f(ACLK)/4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a636c6870572b18dbfb94fba68e1938c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA__8&#160;&#160;&#160;(0x0300u)    /* ACLK Source Divider f(ACLK)/8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7d7181364fec6250e79535be80a38c05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA__16&#160;&#160;&#160;(0x0400u)    /* ACLK Source Divider f(ACLK)/16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4010f24306ace195dfecdd422569d533"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVA__32&#160;&#160;&#160;(0x0500u)    /* ACLK Source Divider f(ACLK)/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a038e3c49f5b93023fc2b19a3f176b9a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVPA_0&#160;&#160;&#160;(0x0000u)    /* ACLK from Pin Source Divider 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3da5e2fb341ed0d105b9ff64ffdef58f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVPA_1&#160;&#160;&#160;(0x1000u)    /* ACLK from Pin Source Divider 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f565d78afaceb6cf84907de7543a83b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVPA_2&#160;&#160;&#160;(0x2000u)    /* ACLK from Pin Source Divider 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acb8c799020e8826cbe68697ef718d50d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVPA_3&#160;&#160;&#160;(0x3000u)    /* ACLK from Pin Source Divider 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee0615afaa68680bc2924f7ed090c46b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVPA_4&#160;&#160;&#160;(0x4000u)    /* ACLK from Pin Source Divider 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2e31d12d0e9022221a7b2693c3f4728"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVPA_5&#160;&#160;&#160;(0x5000u)    /* ACLK from Pin Source Divider 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a36dedb84af8cf66b409fab739572e862"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVPA_6&#160;&#160;&#160;(0x6000u)    /* ACLK from Pin Source Divider 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a427675148de9068d5cb009a1e89ce63c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVPA_7&#160;&#160;&#160;(0x7000u)    /* ACLK from Pin Source Divider 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a82a2b9be71df43cd1b3b643b319dfda5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVPA__1&#160;&#160;&#160;(0x0000u)    /* ACLK from Pin Source Divider f(ACLK)/1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a487c1c338fb22d660369f5141e195da7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVPA__2&#160;&#160;&#160;(0x1000u)    /* ACLK from Pin Source Divider f(ACLK)/2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad5f4a758021c209f45fa071637512bdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVPA__4&#160;&#160;&#160;(0x2000u)    /* ACLK from Pin Source Divider f(ACLK)/4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a04a45e0832775770a1f3871f4ddea474"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVPA__8&#160;&#160;&#160;(0x3000u)    /* ACLK from Pin Source Divider f(ACLK)/8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ca2e249ac4941db4d91a025dc90883b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVPA__16&#160;&#160;&#160;(0x4000u)    /* ACLK from Pin Source Divider f(ACLK)/16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae863a37c43530af57239925d70cb87c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVPA__32&#160;&#160;&#160;(0x5000u)    /* ACLK from Pin Source Divider f(ACLK)/32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa335c7bb1d6559033be57c84b6b5c020"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1OFF&#160;&#160;&#160;(0x0001u)    /* High Frequency Oscillator 1 (XT1) disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabec0a0c3b4b38654b80baaf321475f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMCLKOFF&#160;&#160;&#160;(0x0002u)    /* SMCLK Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abb735abef7b97c2987cdaadd915cafd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCAP0&#160;&#160;&#160;(0x0004u)   /* XIN/XOUT Cap Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab327561d830a98a319a66fa3444c5f66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCAP1&#160;&#160;&#160;(0x0008u)   /* XIN/XOUT Cap Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a59239ba4dc54670cbd115a8ad1592003"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1BYPASS&#160;&#160;&#160;(0x0010u)    /* XT1 bypass mode : 0: internal 1:sourced from external pin */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0ff81b5f5230ddce2bd32a979d5ed3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTS&#160;&#160;&#160;(0x0020u)   /* 1: Selects high-freq. oscillator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8f84f837002240e227fc2979048e5a92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1DRIVE0&#160;&#160;&#160;(0x0040u)    /* XT1 Drive Level mode Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a91a4c57f7a16bd1c3823a19918409f54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1DRIVE1&#160;&#160;&#160;(0x0080u)    /* XT1 Drive Level mode Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a052f8b7f8b9dca30943b9523ddee3981"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2OFF&#160;&#160;&#160;(0x0100u)    /* High Frequency Oscillator 2 (XT2) disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab27088dda733b5c4fbb469a3a9398da9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2BYPASS&#160;&#160;&#160;(0x1000u)    /* XT2 bypass mode : 0: internal 1:sourced from external pin */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aac80958960a899f64e8f4ad988ed2147"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2DRIVE0&#160;&#160;&#160;(0x4000u)    /* XT2 Drive Level mode Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd0506fa93d26035d1fa7341c1e05d81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2DRIVE1&#160;&#160;&#160;(0x8000u)    /* XT2 Drive Level mode Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a266e0f564121b5c3a184253c771e5ca5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1OFF_L&#160;&#160;&#160;(0x0001u)    /* High Frequency Oscillator 1 (XT1) disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7fa79db79aa5b8b209de4eabe10ee2c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMCLKOFF_L&#160;&#160;&#160;(0x0002u)    /* SMCLK Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac04c17744b890df92f410cd989d1dd90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCAP0_L&#160;&#160;&#160;(0x0004u)   /* XIN/XOUT Cap Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a614a49190e72cd91524db16fce7d336b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCAP1_L&#160;&#160;&#160;(0x0008u)   /* XIN/XOUT Cap Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6052d620f31261cdddaaf16f9e8734d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1BYPASS_L&#160;&#160;&#160;(0x0010u)    /* XT1 bypass mode : 0: internal 1:sourced from external pin */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a42fcc76c654b04e5e0eff51d368c1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XTS_L&#160;&#160;&#160;(0x0020u)   /* 1: Selects high-freq. oscillator */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab43beb999df22250be921c8e89caf4ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1DRIVE0_L&#160;&#160;&#160;(0x0040u)    /* XT1 Drive Level mode Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab7b0849ee859d589ad9d87610b17e8cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1DRIVE1_L&#160;&#160;&#160;(0x0080u)    /* XT1 Drive Level mode Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a798bd21dc8d41ad56f79488aebbb54b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2OFF_H&#160;&#160;&#160;(0x0001u)    /* High Frequency Oscillator 2 (XT2) disable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0442a2e664bb8bc176023654b883104b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2BYPASS_H&#160;&#160;&#160;(0x0010u)    /* XT2 bypass mode : 0: internal 1:sourced from external pin */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6311c0433e0d4eeb5ce0689759115633"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2DRIVE0_H&#160;&#160;&#160;(0x0040u)    /* XT2 Drive Level mode Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac7fba49e8e72d21a638e04d25e2d991c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2DRIVE1_H&#160;&#160;&#160;(0x0080u)    /* XT2 Drive Level mode Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e1ab7354b6b42d7f8aa219af529dbda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCAP_0&#160;&#160;&#160;(0x0000u)    /* XIN/XOUT Cap 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af0c275c45d19c84f5edf7d7148935d95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCAP_1&#160;&#160;&#160;(0x0004u)    /* XIN/XOUT Cap 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a589aa43c062ec99964795c11ffe8bf38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCAP_2&#160;&#160;&#160;(0x0008u)    /* XIN/XOUT Cap 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a87d2ff960bbfa72c9551a76a8bc867d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCAP_3&#160;&#160;&#160;(0x000Cu)    /* XIN/XOUT Cap 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ab0e8b7a54689d412262465614e716b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1DRIVE_0&#160;&#160;&#160;(0x0000u)    /* XT1 Drive Level mode: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ec43e66327a4474e0347213aa9e44c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1DRIVE_1&#160;&#160;&#160;(0x0040u)    /* XT1 Drive Level mode: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aed5a033cf2823cbbec61f82a2ed22621"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1DRIVE_2&#160;&#160;&#160;(0x0080u)    /* XT1 Drive Level mode: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e4896183b159c1975a44f13e8d43c47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1DRIVE_3&#160;&#160;&#160;(0x00C0u)    /* XT1 Drive Level mode: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8a5d1da5cace8eed8ed6176a6e54bf79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2DRIVE_0&#160;&#160;&#160;(0x0000u)    /* XT2 Drive Level mode: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab230934769bd4d78a016e5a5d3c4dc11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2DRIVE_1&#160;&#160;&#160;(0x4000u)    /* XT2 Drive Level mode: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab0431062a8884bba3510ad96807a16c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2DRIVE_2&#160;&#160;&#160;(0x8000u)    /* XT2 Drive Level mode: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1f5c6fea12b574bc23b0c21ac002f5a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2DRIVE_3&#160;&#160;&#160;(0xC000u)    /* XT2 Drive Level mode: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a696e593b2c57d55e71e36e64816a65fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCOFFG&#160;&#160;&#160;(0x0001u)    /* DCO Fault Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a24c40c9144ddecdf6504f58d0842743d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1LFOFFG&#160;&#160;&#160;(0x0002u)    /* XT1 Low Frequency Oscillator Fault Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2aaaa4b6d0c8785ddd571fd6701cb049"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1HFOFFG&#160;&#160;&#160;(0x0004u)    /* XT1 High Frequency Oscillator 1 Fault Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a341a38a370737208b3048c45e588ca72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2OFFG&#160;&#160;&#160;(0x0008u)    /* High Frequency Oscillator 2 Fault Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1cad145d6e33b6508bbc696eabf295c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCOFFG_L&#160;&#160;&#160;(0x0001u)    /* DCO Fault Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a94ab3c790a1a1374aad2175f89e411e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1LFOFFG_L&#160;&#160;&#160;(0x0002u)    /* XT1 Low Frequency Oscillator Fault Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a88abc94d81db5eaa00127e1bed2ab623"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT1HFOFFG_L&#160;&#160;&#160;(0x0004u)    /* XT1 High Frequency Oscillator 1 Fault Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a83dd048ffa91cd3000cd52ced9b7f5a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XT2OFFG_L&#160;&#160;&#160;(0x0008u)    /* High Frequency Oscillator 2 Fault Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a022012321f1f5b0f3315d398c1d54b66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACLKREQEN&#160;&#160;&#160;(0x0001u)    /* ACLK Clock Request Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6d9611b1a541e083a480d589829c714d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCLKREQEN&#160;&#160;&#160;(0x0002u)    /* MCLK Clock Request Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace5ddc929dd8a38d5ef2d2597ba90f2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMCLKREQEN&#160;&#160;&#160;(0x0004u)    /* SMCLK Clock Request Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a422623b5602e1ec82e0648ed52d120f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODOSCREQEN&#160;&#160;&#160;(0x0008u)    /* MODOSC Clock Request Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae22485a246b41f2fc6752bcd5791d9e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACLKREQEN_L&#160;&#160;&#160;(0x0001u)    /* ACLK Clock Request Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a02e2f924a69feec195c3d284556c95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCLKREQEN_L&#160;&#160;&#160;(0x0002u)    /* MCLK Clock Request Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a90f8cddabd6540d26c998d040178695f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMCLKREQEN_L&#160;&#160;&#160;(0x0004u)    /* SMCLK Clock Request Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5ddc89f519a5114f46aaa53b2d2c56a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODOSCREQEN_L&#160;&#160;&#160;(0x0008u)    /* MODOSC Clock Request Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4ab86a5598521128cd9270955d4b1cb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW0&#160;&#160;&#160;(0x0000u)  /* USCI Ax Control Word Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af3c6355cea7ace48c98e7a503fca73f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6cf3554628c946dc5e1bc1921ac5755"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a36ec4a7d7148a6a6732cb137b829b532"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTL0&#160;&#160;&#160;(0x0001u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afdac4af93a50fac2a7f74de4a0360249"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTL1&#160;&#160;&#160;(0x0000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af396abaeff770866497e753364c379dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxCTL1&#160;&#160;&#160;UCAxCTLW0_L  /* USCI Ax Control Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6684b9d3ee5b249b9c96a208eabe2c91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxCTL0&#160;&#160;&#160;UCAxCTLW0_H  /* USCI Ax Control Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aba3b79c48e09574d5825aa305590b709"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBRW&#160;&#160;&#160;(0x0006u)  /* USCI Ax Baud Word Rate 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5be5c0c34bf38a3774cc386d66a4b750"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBRW_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709">OFS_UCAxBRW</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7bc8614e9964c9d5d8d5a1f3e1b5da86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBRW_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709">OFS_UCAxBRW</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ce1b646515453e3a5d0bf518372ebfb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBR0&#160;&#160;&#160;(0x0006u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a47741caf04dcbc03e45348aefd09b206"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBR1&#160;&#160;&#160;(0x0007u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1b8c594dfa352408bde261e2b422b944"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxBR0&#160;&#160;&#160;UCAxBRW_L /* USCI Ax Baud Rate 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a64269a445d788a89eb48e0f85d55a68d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxBR1&#160;&#160;&#160;UCAxBRW_H /* USCI Ax Baud Rate 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa2209c2f9030e2cfa108e8341eeb2c7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxMCTL&#160;&#160;&#160;(0x0008u)  /* USCI Ax Modulation Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4839785657c752372f7f0794647008ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxSTAT&#160;&#160;&#160;(0x000Au)  /* USCI Ax Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab61adf23c0746df96a079cbd3d5a64a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxRXBUF&#160;&#160;&#160;(0x000Cu)  /* USCI Ax Receive Buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a814a477e90226bc66c3fce40f022d762"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxTXBUF&#160;&#160;&#160;(0x000Eu)  /* USCI Ax Transmit Buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad871fc772f53a852bb9734b56799819d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxABCTL&#160;&#160;&#160;(0x0010u)  /* USCI Ax LIN Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acca2ba1b3973ee5b4c2c9265a79306ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIRCTL&#160;&#160;&#160;(0x0012u)  /* USCI Ax IrDA Transmit Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a72de0e9c0ac946ba17025929890a24e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIRCTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acca2ba1b3973ee5b4c2c9265a79306ba">OFS_UCAxIRCTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b65f82264f4906e8706b89d5cfe1487"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIRCTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acca2ba1b3973ee5b4c2c9265a79306ba">OFS_UCAxIRCTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9e8630cb1814f615e414169b5191fed7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIRTCTL&#160;&#160;&#160;(0x0012u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a2ba45d130782dce5c8b180b23f7009"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIRRCTL&#160;&#160;&#160;(0x0013u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a82386af05739bbe2b3e6a39340f8c8b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxIRTCTL&#160;&#160;&#160;UCAxIRCTL_L  /* USCI Ax IrDA Transmit Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e737012bc262f9c5823d954eef84f51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxIRRCTL&#160;&#160;&#160;UCAxIRCTL_H  /* USCI Ax IrDA Receive Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a770749c7c6427f1e56868783be3a5150"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxICTL&#160;&#160;&#160;(0x001Cu)  /* USCI Ax Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acfeb9fabf573d7ddb97ec53ab5325422"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxICTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a770749c7c6427f1e56868783be3a5150">OFS_UCAxICTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d0ed58a6dfedfda922239ceb140f251"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxICTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a770749c7c6427f1e56868783be3a5150">OFS_UCAxICTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd4c49a7a244d5c3a19d373ec7f79470"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIE&#160;&#160;&#160;(0x001Cu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5be3758d2457f5e3513208582d2030f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIFG&#160;&#160;&#160;(0x001Du)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af42ec6752c4d84906c1aedf8f3f8a71e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxIE&#160;&#160;&#160;UCAxICTL_L  /* USCI Ax Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a13005d30f82a07f30b3815746ed49807"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxIFG&#160;&#160;&#160;UCAxICTL_H  /* USCI Ax Interrupt Flags Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a76f56e31e51662cba2fb08f0c629b91b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIV&#160;&#160;&#160;(0x001Eu)  /* USCI Ax Interrupt Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a02d91e2d6876f4f3c7c14c8a61a91617"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW0__SPI&#160;&#160;&#160;(0x0000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af9e6cef5791f82c7b1f3104493c4858b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW0__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02d91e2d6876f4f3c7c14c8a61a91617">OFS_UCAxCTLW0__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a670e192419b026c3211de596e4ca1bd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW0__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02d91e2d6876f4f3c7c14c8a61a91617">OFS_UCAxCTLW0__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aadf6820632b09d500a8482112947c8d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTL0__SPI&#160;&#160;&#160;(0x0001u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa97acb658cf42164f723264e1aba1937"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTL1__SPI&#160;&#160;&#160;(0x0000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace430f953b96334cf1f9639a9e676c66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBRW__SPI&#160;&#160;&#160;(0x0006u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1c6f5fa62ec82a06dac959b0d3b20917"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBRW__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace430f953b96334cf1f9639a9e676c66">OFS_UCAxBRW__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71b910a30af8d11b60d25f789453acc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBRW__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace430f953b96334cf1f9639a9e676c66">OFS_UCAxBRW__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabda61a042693563ed455794f82f7b16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBR0__SPI&#160;&#160;&#160;(0x0006u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a56b30a9fef29904d45ddeaaf4c648804"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBR1__SPI&#160;&#160;&#160;(0x0007u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2ed6a2e1d41b7c760744143521771c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxMCTL__SPI&#160;&#160;&#160;(0x0008u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a593aca120d20e0ef9c3ccdcd477e7987"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxSTAT__SPI&#160;&#160;&#160;(0x000Au)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0823a601f8826b0f0b1358ef8b320c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxRXBUF__SPI&#160;&#160;&#160;(0x000Cu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7a4c6bbb54b0f5272bde4e545658694"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxTXBUF__SPI&#160;&#160;&#160;(0x000Eu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afb4f05b0550291d5dafe2e23c3725222"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxICTL__SPI&#160;&#160;&#160;(0x001Cu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abb7ab0a93f43ceecee906a9f5729a89b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxICTL__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb4f05b0550291d5dafe2e23c3725222">OFS_UCAxICTL__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a215e8441c6e56b6e37f949f17de19742"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxICTL__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afb4f05b0550291d5dafe2e23c3725222">OFS_UCAxICTL__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a97717a8a7c0f2c4668736f2d694937f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIE__SPI&#160;&#160;&#160;(0x001Cu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a94327b6700a6986ea23f3d487b26bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIFG__SPI&#160;&#160;&#160;(0x001Du)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2e7b6b3f049ab9bd56dce1f3de0ddc66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIV__SPI&#160;&#160;&#160;(0x001Eu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2ad9365c8d69203e096b5335ca02ed4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW0__SPI&#160;&#160;&#160;(0x0000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a26b9887f1d951195d3b83dadfef76655"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW0__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2ad9365c8d69203e096b5335ca02ed4">OFS_UCBxCTLW0__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5dd37faedb942a5e126c3cc3fb0b8cf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW0__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2ad9365c8d69203e096b5335ca02ed4">OFS_UCBxCTLW0__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a356276a03290e0dd6b2d13d38a02f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTL0__SPI&#160;&#160;&#160;(0x0001u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a38f672c533109f3ad443a3ae67deea93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTL1__SPI&#160;&#160;&#160;(0x0000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f2c8e5ea8af3fcd446cf7301146c05b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBRW__SPI&#160;&#160;&#160;(0x0006u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6f7f43851c7b697c8818d810f3e1bbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBRW__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f2c8e5ea8af3fcd446cf7301146c05b">OFS_UCBxBRW__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f197cb50962e2f4a45ee7a7de5e7f78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBRW__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f2c8e5ea8af3fcd446cf7301146c05b">OFS_UCBxBRW__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a500c87d7e55290ad0a96fd2d355314c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBR0__SPI&#160;&#160;&#160;(0x0006u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afbb5eade8f981e5d2d1a00c3b8852fce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBR1__SPI&#160;&#160;&#160;(0x0007u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad44a9ac84f9614ceb22101195d48911"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTAT__SPI&#160;&#160;&#160;(0x000Au)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acce953b222f039b124d264b3fd24aa1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxRXBUF__SPI&#160;&#160;&#160;(0x000Cu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a26798c2aecc80db4b7b862f9eed93ac8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTXBUF__SPI&#160;&#160;&#160;(0x000Eu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a513f36a1ada11f50856f6b3ac6781731"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxICTL__SPI&#160;&#160;&#160;(0x001Cu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae07cf125398f0f6fff05367950cb7344"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxICTL__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a513f36a1ada11f50856f6b3ac6781731">OFS_UCBxICTL__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4bed3a2107d82165c5924cdf1a7ad8e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxICTL__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a513f36a1ada11f50856f6b3ac6781731">OFS_UCBxICTL__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae76b9444480e97b1b278c44b7f0f5a8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE__SPI&#160;&#160;&#160;(0x001Cu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a83aa0cfbbdb76b1afd251657b4c8d47c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG__SPI&#160;&#160;&#160;(0x001Du)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c3c007588a9632bb72540e83f69c879"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIV__SPI&#160;&#160;&#160;(0x001Eu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a06c03726ba5ccaf7985cb43e67be0761"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW0&#160;&#160;&#160;(0x0000u)  /* USCI Bx Control Word Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a00d0bc7f764b54f2dc07e285b8613f22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a06c03726ba5ccaf7985cb43e67be0761">OFS_UCBxCTLW0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9edaf10dceb8d4294e20296fe85663dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a06c03726ba5ccaf7985cb43e67be0761">OFS_UCBxCTLW0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a371f5305eafd8f08b97969dab2351627"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTL0&#160;&#160;&#160;(0x0001u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa44bd49e3af9caf3ce3e9005c7318eb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTL1&#160;&#160;&#160;(0x0000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7aee76ea210b57f376ea5ecf8ea90655"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBxCTL1&#160;&#160;&#160;UCBxCTLW0_L  /* USCI Bx Control Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad5ad20b2123ddfbe31c9a5ce540fbfc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBxCTL0&#160;&#160;&#160;UCBxCTLW0_H  /* USCI Bx Control Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2dd1dd8f9fbde1b7a60725d5b701db06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBRW&#160;&#160;&#160;(0x0006u)  /* USCI Bx Baud Word Rate 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abe89872aefe60617ac21f42402d28db3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBRW_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2dd1dd8f9fbde1b7a60725d5b701db06">OFS_UCBxBRW</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a0806f7da0d6f0f1e5a99ea226a89e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBRW_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2dd1dd8f9fbde1b7a60725d5b701db06">OFS_UCBxBRW</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a70af776a998ffaee4e57e8d1a24914f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBR0&#160;&#160;&#160;(0x0006u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abdc4b6bcbf73a62f10503f609824c795"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBR1&#160;&#160;&#160;(0x0007u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3beeacbb80bcf3b5df8cafaa468a84ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBxBR0&#160;&#160;&#160;UCBxBRW_L /* USCI Bx Baud Rate 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d66f8b9a1459017249bb3aa26daccfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBxBR1&#160;&#160;&#160;UCBxBRW_H /* USCI Bx Baud Rate 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0c0893987c537e1b809754dd43e34d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTAT&#160;&#160;&#160;(0x000Au)  /* USCI Bx Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a857d0ad560c22248331d38f16d7092f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxRXBUF&#160;&#160;&#160;(0x000Cu)  /* USCI Bx Receive Buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a754d0fb67d3fca33f0411d5f46a683d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTXBUF&#160;&#160;&#160;(0x000Eu)  /* USCI Bx Transmit Buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa80082f006a03b30f345758851762fa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA&#160;&#160;&#160;(0x0010u)  /* USCI Bx I2C Own Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae2c39f4dcc359ebf018fc4e079b3aa1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa80082f006a03b30f345758851762fa2">OFS_UCBxI2COA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a36f68d80836220b7b9e3ed4cf6123d5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa80082f006a03b30f345758851762fa2">OFS_UCBxI2COA</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7cf9338656bb86d8ad1ec938b9c24962"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2CSA&#160;&#160;&#160;(0x0012u)  /* USCI Bx I2C Slave Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acfb0a4819eb2657514069574fb8d49d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2CSA_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7cf9338656bb86d8ad1ec938b9c24962">OFS_UCBxI2CSA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4df5ae9d5e9489e846af0c6bf67229b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2CSA_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7cf9338656bb86d8ad1ec938b9c24962">OFS_UCBxI2CSA</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b33937ecca714c988a9a06271dd94a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxICTL&#160;&#160;&#160;(0x001Cu)  /* USCI Bx Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af5da5a5cf2e59593093f0808e5758e55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxICTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b33937ecca714c988a9a06271dd94a3">OFS_UCBxICTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a920df2bf75d02ba8b89b3bcbb71be0ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxICTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3b33937ecca714c988a9a06271dd94a3">OFS_UCBxICTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab358e6f685aacf496912341db6679c82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE&#160;&#160;&#160;(0x001Cu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2fa6ac94204d41c99b88ebcc6a055ae9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG&#160;&#160;&#160;(0x001Du)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aacec46ae470cfd8f2f6f42b8f3975615"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBxIE&#160;&#160;&#160;UCBxICTL_L  /* USCI Bx Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c077765d190477b08312f4e73a6f7b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBxIFG&#160;&#160;&#160;UCBxICTL_H  /* USCI Bx Interrupt Flags Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7214df9d541d04b35d1bfe081caa545"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIV&#160;&#160;&#160;(0x001Eu)  /* USCI Bx Interrupt Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7fb6b3fbbb7fd56c8f11792ffb3e3d6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCPEN&#160;&#160;&#160;(0x80)    /* Async. Mode: Parity enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a05da44320219dcbc56214c9fd424a219"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCPAR&#160;&#160;&#160;(0x40)    /* Async. Mode: Parity     0:odd / 1:even */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a199ca0dc5cd21e551af5c23d9beec934"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMSB&#160;&#160;&#160;(0x20)    /* Async. Mode: MSB first  0:LSB / 1:MSB */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad69178fe7f891cc7fa438e804cbf92a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UC7BIT&#160;&#160;&#160;(0x10)    /* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a17059906b161d93c430b7ee875e0f356"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSPB&#160;&#160;&#160;(0x08)    /* Async. Mode: Stop Bits  0:one / 1: two */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a42f9ff56e2a51f5f23172d9e022eb9d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE1&#160;&#160;&#160;(0x04)    /* Async. Mode: USCI Mode 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7c62a73b40e065045c7ce2c2dc4ee54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE0&#160;&#160;&#160;(0x02)    /* Async. Mode: USCI Mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a13fabf0a0544eb82d9e0896ef8e818c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSYNC&#160;&#160;&#160;(0x01)    /* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a51ab25e3e65cd1bb9863b0e6d0b7b6bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCKPH&#160;&#160;&#160;(0x80)    /* Sync. Mode: Clock Phase */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4313a6c37c97ba5cdba16c4ca56b517"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCKPL&#160;&#160;&#160;(0x40)    /* Sync. Mode: Clock Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a83010f7d75e7283b79244ce5a4fa7870"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMST&#160;&#160;&#160;(0x08)    /* Sync. Mode: Master Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7aaa4e5d0a84cda0e759fe84dc059a75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCA10&#160;&#160;&#160;(0x80)    /* 10-bit Address Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6eb866cf9b13ba1891a0184afa7ca19b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSLA10&#160;&#160;&#160;(0x40)    /* 10-bit Slave Address Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a678176f3eb3226c0bb5bd5812e553b07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMM&#160;&#160;&#160;(0x20)    /* Multi-Master Environment */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f02e983d228152bb8491fb6cb0f1228"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE_0&#160;&#160;&#160;(0x00)    /* Sync. Mode: USCI Mode: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a207fbbe8ef93ccdd9774348ba0794b08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE_1&#160;&#160;&#160;(0x02)    /* Sync. Mode: USCI Mode: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a57df40fcf2c24a4605e30a900d2b239e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE_2&#160;&#160;&#160;(0x04)    /* Sync. Mode: USCI Mode: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a760c41f322f6e332a3bf8c5a269e1837"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE_3&#160;&#160;&#160;(0x06)    /* Sync. Mode: USCI Mode: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a847437387b4f7e066bece3a6d16dd629"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL1&#160;&#160;&#160;(0x80)    /* USCI 0 Clock Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abf16135c2738ff3fc116ad82cf48c196"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL0&#160;&#160;&#160;(0x40)    /* USCI 0 Clock Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae54706b57b264155a533ba8673b8ed96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXEIE&#160;&#160;&#160;(0x20)    /* RX Error interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac4f7aaa4d67ed80a4099d40e2dde3ccc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRKIE&#160;&#160;&#160;(0x10)    /* Break interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6d58a8e741c77478dafc016c41fd57b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCDORM&#160;&#160;&#160;(0x08)    /* Dormant (Sleep) Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acaeea39b1576322937c0b9fb40f25def"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXADDR&#160;&#160;&#160;(0x04)    /* Send next Data as Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0cabfd22bb4e9eeec238096778f3481a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXBRK&#160;&#160;&#160;(0x02)    /* Send next Data as Break */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5ed16d537b5b0bc2315389cea834a1a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSWRST&#160;&#160;&#160;(0x01)    /* USCI Software Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a311c1dc057c97e3b6e6e8fafaa82ffcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTR&#160;&#160;&#160;(0x10)    /* Transmit/Receive Select/Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9047505c0b45bd40203b5bcb99c0f9e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXNACK&#160;&#160;&#160;(0x08)    /* Transmit NACK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f09a606879b645c1a3fd42d9cf30b97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXSTP&#160;&#160;&#160;(0x04)    /* Transmit STOP */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29b01fc2d0d6715b33ba6f2d2a4e5e02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXSTT&#160;&#160;&#160;(0x02)    /* Transmit START */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afc67af00f443bcf35e6864137fc64056"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL_0&#160;&#160;&#160;(0x00)    /* USCI 0 Clock Source: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a73c578a990628e924d98da6dffaf0629"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL_1&#160;&#160;&#160;(0x40)    /* USCI 0 Clock Source: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d80b08053e2c8dcad61e17d520da303"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL_2&#160;&#160;&#160;(0x80)    /* USCI 0 Clock Source: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae659974d98f91adde08c264fe5fa8165"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL_3&#160;&#160;&#160;(0xC0)    /* USCI 0 Clock Source: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a13fa9b9ab47cb8ae4eec8a0ab529b585"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL__UCLK&#160;&#160;&#160;(0x00)    /* USCI 0 Clock Source: UCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0f626fe9582cd1346b2f6835b7b10925"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL__ACLK&#160;&#160;&#160;(0x40)    /* USCI 0 Clock Source: ACLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abe57498c220324a8ac4e7e4a46328216"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL__SMCLK&#160;&#160;&#160;(0x80)    /* USCI 0 Clock Source: SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4408d07b05a23e57068b1d285503ce60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF3&#160;&#160;&#160;(0x80)    /* USCI First Stage Modulation Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40a2661da2e5244abfe5e1c74a3aac4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF2&#160;&#160;&#160;(0x40)    /* USCI First Stage Modulation Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a17208d428772ae7445f645966181217a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF1&#160;&#160;&#160;(0x20)    /* USCI First Stage Modulation Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a36581e17f67455f5dc03be51ca47025c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF0&#160;&#160;&#160;(0x10)    /* USCI First Stage Modulation Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc6701b0c6d9c81ae08c96bd7e225aff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS2&#160;&#160;&#160;(0x08)    /* USCI Second Stage Modulation Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac076b7ebd3abd116ea62a8936d517500"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS1&#160;&#160;&#160;(0x04)    /* USCI Second Stage Modulation Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae27903702e6f9ebd4dfbf8fd323c0a88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS0&#160;&#160;&#160;(0x02)    /* USCI Second Stage Modulation Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0b03700b79b767caf7154e4e96d61276"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOS16&#160;&#160;&#160;(0x01)    /* USCI 16-times Oversampling enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4fc653be8a64ea940d2cf2471d293dc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_0&#160;&#160;&#160;(0x00)    /* USCI First Stage Modulation: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc7c7c82c39a1bfc744c7cc70fcf5538"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_1&#160;&#160;&#160;(0x10)    /* USCI First Stage Modulation: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a963b53bdf37504320ec6a5139cc7938a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_2&#160;&#160;&#160;(0x20)    /* USCI First Stage Modulation: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a880cc6131eea504b1d153b8914651c22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_3&#160;&#160;&#160;(0x30)    /* USCI First Stage Modulation: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a361fac0c8b173e09cc852e023b6428dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_4&#160;&#160;&#160;(0x40)    /* USCI First Stage Modulation: 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8035233f6f1e30ece00703060422490b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_5&#160;&#160;&#160;(0x50)    /* USCI First Stage Modulation: 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add3ba091a140acdf8173f6f0585d6785"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_6&#160;&#160;&#160;(0x60)    /* USCI First Stage Modulation: 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d84224ce1273bb07de0fc61e3f0e4cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_7&#160;&#160;&#160;(0x70)    /* USCI First Stage Modulation: 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa5a4206271567279ffe60427e7674e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_8&#160;&#160;&#160;(0x80)    /* USCI First Stage Modulation: 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a93826ded110a057038c77b6f6505d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_9&#160;&#160;&#160;(0x90)    /* USCI First Stage Modulation: 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaf607b8775ece328fafb1c841a2d8959"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_10&#160;&#160;&#160;(0xA0)    /* USCI First Stage Modulation: A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a245fe9b5eeaea55856bcb9528196942c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_11&#160;&#160;&#160;(0xB0)    /* USCI First Stage Modulation: B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1833b13696cdde3098b048b8cfcbcc3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_12&#160;&#160;&#160;(0xC0)    /* USCI First Stage Modulation: C */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e0c5e3778ca4add4e180ad11f972836"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_13&#160;&#160;&#160;(0xD0)    /* USCI First Stage Modulation: D */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a22ee82a97b0f09bc0369ee12dd785267"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_14&#160;&#160;&#160;(0xE0)    /* USCI First Stage Modulation: E */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac9c004757456785ee5c65b5e16d69bf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_15&#160;&#160;&#160;(0xF0)    /* USCI First Stage Modulation: F */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a814c0b45d1f6fc0d1ce4ffb989ef4109"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS_0&#160;&#160;&#160;(0x00)    /* USCI Second Stage Modulation: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adcfe685f67a15683b1729540697fd430"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS_1&#160;&#160;&#160;(0x02)    /* USCI Second Stage Modulation: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aae9529b17505fc526b793694453a755c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS_2&#160;&#160;&#160;(0x04)    /* USCI Second Stage Modulation: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2a695a424a15af787bf22d46aae6af4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS_3&#160;&#160;&#160;(0x06)    /* USCI Second Stage Modulation: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3c5dd6e1c6869863e15dc3ab96f6ee0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS_4&#160;&#160;&#160;(0x08)    /* USCI Second Stage Modulation: 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e04e49c1a7f3c15f228317f82c271ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS_5&#160;&#160;&#160;(0x0A)    /* USCI Second Stage Modulation: 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1fc9e86d44fbbd9dbfb340a3e04a224"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS_6&#160;&#160;&#160;(0x0C)    /* USCI Second Stage Modulation: 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a26ab12c05ce35bd334c9076407468bcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS_7&#160;&#160;&#160;(0x0E)    /* USCI Second Stage Modulation: 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae085d44dc023baad3b7c17e8da7aa6a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCLISTEN&#160;&#160;&#160;(0x80)    /* USCI Listen mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8eba4323e39b8f5b2fc6120b58310ba5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCFE&#160;&#160;&#160;(0x40)    /* USCI Frame Error Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6cb2162cfafbf147ec28f39bc356ba8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOE&#160;&#160;&#160;(0x20)    /* USCI Overrun Error Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae5eed65048711c570c134f944a13ab57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCPE&#160;&#160;&#160;(0x10)    /* USCI Parity Error Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada7b81fb11a9cafee09d8cdddbd1bd8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRK&#160;&#160;&#160;(0x08)    /* USCI Break received */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a84ad357d23c96c81325f76fcd79c646f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXERR&#160;&#160;&#160;(0x04)    /* USCI RX Error Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada5d77bcc1b35c10a0bcc18eb29862eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDR&#160;&#160;&#160;(0x02)    /* USCI Address received Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ae5503cf88ab5680e1bbb5f49e59e67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBUSY&#160;&#160;&#160;(0x01)    /* USCI Busy Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a83c683af4314d47842847c90c289f449"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIDLE&#160;&#160;&#160;(0x02)    /* USCI Idle line detected Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34cb4b920b18fde5c1f2a2fe00a9fa89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSCLLOW&#160;&#160;&#160;(0x40)    /* SCL low */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a365242c9fc30f5ee5135968394e580f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGC&#160;&#160;&#160;(0x20)    /* General Call address received Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d9592d79881ade638e6bbe2f5d19efa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBBUSY&#160;&#160;&#160;(0x10)    /* Bus Busy Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4af2a43b89e2a5d5da389ddddab7862"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL5&#160;&#160;&#160;(0x80)    /* IRDA Transmit Pulse Length 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8a91974e5e0e11d5f1f6621871b2aee4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL4&#160;&#160;&#160;(0x40)    /* IRDA Transmit Pulse Length 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a14deb1ebc9bb5db24444a90a7f47fea2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL3&#160;&#160;&#160;(0x20)    /* IRDA Transmit Pulse Length 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab8ddc881f9612939211f21663b873a82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL2&#160;&#160;&#160;(0x10)    /* IRDA Transmit Pulse Length 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2923815fcf54a0c125fa6e165ef09d4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL1&#160;&#160;&#160;(0x08)    /* IRDA Transmit Pulse Length 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0fe03ec309cde7e68fcd071a5e4dc965"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL0&#160;&#160;&#160;(0x04)    /* IRDA Transmit Pulse Length 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a91913c7686c3db97a2fcd5362b697d79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXCLK&#160;&#160;&#160;(0x02)    /* IRDA Transmit Pulse Clock Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a79bc9df6c8baa0e2cd1929e2244c8fc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIREN&#160;&#160;&#160;(0x01)    /* IRDA Encoder/Decoder enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a87d3b2fdebe96ec52bfc65000d765f9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL5&#160;&#160;&#160;(0x80)    /* IRDA Receive Filter Length 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa83fd3a68ad9430c72c124964829d647"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL4&#160;&#160;&#160;(0x40)    /* IRDA Receive Filter Length 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae8861eba5f1e56d2d7b3d92dc9b38493"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL3&#160;&#160;&#160;(0x20)    /* IRDA Receive Filter Length 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d4128ac2bf039306346144a065be92b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL2&#160;&#160;&#160;(0x10)    /* IRDA Receive Filter Length 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae14cc4e637b513c43f90f2ad9c27d8e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL1&#160;&#160;&#160;(0x08)    /* IRDA Receive Filter Length 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afd5376421befbeaaff0989659acb89a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL0&#160;&#160;&#160;(0x04)    /* IRDA Receive Filter Length 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aff6da73b1dfca37a6994b6239a41d3e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXPL&#160;&#160;&#160;(0x02)    /* IRDA Receive Input Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e49a3dac01669021d009ae679dc5d71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFE&#160;&#160;&#160;(0x01)    /* IRDA Receive Filter enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afb5328c617d763ceccd98432daacab20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCDELIM1&#160;&#160;&#160;(0x20)    /* Break Sync Delimiter 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab5f69bbf65646554040de549c8eec3f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCDELIM0&#160;&#160;&#160;(0x10)    /* Break Sync Delimiter 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a330c3954a27b153b17b4a83815eb502b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTOE&#160;&#160;&#160;(0x08)    /* Sync-Field Timeout error */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa02211aae2addea00ba79924f3b19045"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBTOE&#160;&#160;&#160;(0x04)    /* Break Timeout error */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adeeeeed290c44855540b9ca36d71978f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCABDEN&#160;&#160;&#160;(0x01)    /* Auto Baud Rate detect enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ca82d1b80751597351fb7f9e7a42a19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGCEN&#160;&#160;&#160;(0x8000u)  /* I2C General Call enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1267b49d9249bf11e74031be96e31b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA9&#160;&#160;&#160;(0x0200u)  /* I2C Own Address 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a702a180caec4004d3f9b0d010cd9ffd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA8&#160;&#160;&#160;(0x0100u)  /* I2C Own Address 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a33df4713e6d3a7f213eab756bd4ad92f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA7&#160;&#160;&#160;(0x0080u)  /* I2C Own Address 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0724c1818b59a7fa568da48f3a50983a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA6&#160;&#160;&#160;(0x0040u)  /* I2C Own Address 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aca78f8b03492172d593c6a272533a000"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA5&#160;&#160;&#160;(0x0020u)  /* I2C Own Address 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a076aebed65faeef44c4ffc1ac92a0c63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA4&#160;&#160;&#160;(0x0010u)  /* I2C Own Address 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a18c433d1f5cc8c90b57b06e6906def36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA3&#160;&#160;&#160;(0x0008u)  /* I2C Own Address 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a72c4b733295c5cd896c79638eaeae0b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA2&#160;&#160;&#160;(0x0004u)  /* I2C Own Address 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aedf7d29569e22eaf504e9d19852edf27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA1&#160;&#160;&#160;(0x0002u)  /* I2C Own Address 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71eac9172783e6d6d757eee9a2e1529a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA0&#160;&#160;&#160;(0x0001u)  /* I2C Own Address 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa2d192c17d0e940a51e28a03bfe38b58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA7_L&#160;&#160;&#160;(0x0080u)  /* I2C Own Address 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a708c06ddda05d2a740e3242bdb304d51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA6_L&#160;&#160;&#160;(0x0040u)  /* I2C Own Address 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d03c06d7bbdcca2be15e039f2cde027"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA5_L&#160;&#160;&#160;(0x0020u)  /* I2C Own Address 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e63f53590870c6c2f4a918c3c4df29e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA4_L&#160;&#160;&#160;(0x0010u)  /* I2C Own Address 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5eb93c32f6d99a59240bdb634f38ae09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA3_L&#160;&#160;&#160;(0x0008u)  /* I2C Own Address 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a39910f39ddebb891b0b1ab1b12419ca3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA2_L&#160;&#160;&#160;(0x0004u)  /* I2C Own Address 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a21c0cecedb7de23aeb61a5fac461b328"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA1_L&#160;&#160;&#160;(0x0002u)  /* I2C Own Address 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a787f05608b7e54253d67637bc2eddf8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA0_L&#160;&#160;&#160;(0x0001u)  /* I2C Own Address 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af1e9c50f01b78a7afe062d32bc12a30e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGCEN_H&#160;&#160;&#160;(0x0080u)  /* I2C General Call enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd56c75a1fb025ab9e88e26a90b0f7e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA9_H&#160;&#160;&#160;(0x0002u)  /* I2C Own Address 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a09862b727f612fb2a85bfd7e4309dd43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA8_H&#160;&#160;&#160;(0x0001u)  /* I2C Own Address 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f2c05616fa7a6f40976bfcfdb26484b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA9&#160;&#160;&#160;(0x0200u)  /* I2C Slave Address 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c0e8b37403f927740711a4b6e96c587"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA8&#160;&#160;&#160;(0x0100u)  /* I2C Slave Address 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4785e47a3bd98904891307075358506b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA7&#160;&#160;&#160;(0x0080u)  /* I2C Slave Address 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a41536b70ab3f0d5c8f44a21aa1c28fb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA6&#160;&#160;&#160;(0x0040u)  /* I2C Slave Address 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aef723f772b964be95b1111c343454ad1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA5&#160;&#160;&#160;(0x0020u)  /* I2C Slave Address 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a813c806a3731761ac8a946585a44250d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA4&#160;&#160;&#160;(0x0010u)  /* I2C Slave Address 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1fd0206b817f75b420b231e3c00659ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA3&#160;&#160;&#160;(0x0008u)  /* I2C Slave Address 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad2fe387d794752fd2629628cd7f26aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA2&#160;&#160;&#160;(0x0004u)  /* I2C Slave Address 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5daaad6fd339addfb7fb9718d931bda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA1&#160;&#160;&#160;(0x0002u)  /* I2C Slave Address 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae299acfa6145b342f61f66151b69de10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA0&#160;&#160;&#160;(0x0001u)  /* I2C Slave Address 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2d3afa1acc5767930194c099c13dd5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA7_L&#160;&#160;&#160;(0x0080u)  /* I2C Slave Address 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a56f059d88e0fc75da9a145c05f51fa63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA6_L&#160;&#160;&#160;(0x0040u)  /* I2C Slave Address 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae2eb2fa656cb84e44317d23f6e625b5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA5_L&#160;&#160;&#160;(0x0020u)  /* I2C Slave Address 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a903b4f417728853b35198686a347d495"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA4_L&#160;&#160;&#160;(0x0010u)  /* I2C Slave Address 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7944488b1efae23bce5120523def3be2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA3_L&#160;&#160;&#160;(0x0008u)  /* I2C Slave Address 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e378ef2f3f39d946d5925c51b7b665c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA2_L&#160;&#160;&#160;(0x0004u)  /* I2C Slave Address 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3fa579d6fe4d918bfa58eb9370d30991"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA1_L&#160;&#160;&#160;(0x0002u)  /* I2C Slave Address 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afa0a87b720017eabdf49647c7838b39b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA0_L&#160;&#160;&#160;(0x0001u)  /* I2C Slave Address 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acaed3b240a46db34396f1b7ad2afd85a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA9_H&#160;&#160;&#160;(0x0002u)  /* I2C Slave Address 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab7f2aed244b5c504fbd361c59db90b2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA8_H&#160;&#160;&#160;(0x0001u)  /* I2C Slave Address 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ca4c79c701e7f5505d1297702b1deb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIE&#160;&#160;&#160;(0x0002u)  /* USCI Transmit Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad98473de149e0c0eafdfe9c1d4e4bc13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIE&#160;&#160;&#160;(0x0001u)  /* USCI Receive Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a65fb768d8a7060a605ae3093840d45e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIE_L&#160;&#160;&#160;(0x0002u)  /* USCI Transmit Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac5b51cf035e2e4e1985df32aeeb022b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIE_L&#160;&#160;&#160;(0x0001u)  /* USCI Receive Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a807b95c77966b1a98602f758dd3574c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCNACKIE&#160;&#160;&#160;(0x0020u)  /* NACK Condition interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af15d0aea857d03c13db91c4a9cc09d30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCALIE&#160;&#160;&#160;(0x0010u)  /* Arbitration Lost interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5582dba1b54706acaef2ee956de19b56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTPIE&#160;&#160;&#160;(0x0008u)  /* STOP Condition interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac42e8480323eb6fb27540dbc63c4683d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTTIE&#160;&#160;&#160;(0x0004u)  /* START Condition interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ca4c79c701e7f5505d1297702b1deb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIE&#160;&#160;&#160;(0x0002u)  /* USCI Transmit Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad98473de149e0c0eafdfe9c1d4e4bc13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIE&#160;&#160;&#160;(0x0001u)  /* USCI Receive Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a678cd44dfc3467185ec11e8301cd5fbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCNACKIE_L&#160;&#160;&#160;(0x0020u)  /* NACK Condition interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b3a6045ac7205a60814a2330521f5ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCALIE_L&#160;&#160;&#160;(0x0010u)  /* Arbitration Lost interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afa9668ac2e61ba456b4414782f260635"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTPIE_L&#160;&#160;&#160;(0x0008u)  /* STOP Condition interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada7cdb15c2fc93cbdd908b1b2e6b3acf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTTIE_L&#160;&#160;&#160;(0x0004u)  /* START Condition interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a65fb768d8a7060a605ae3093840d45e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIE_L&#160;&#160;&#160;(0x0002u)  /* USCI Transmit Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac5b51cf035e2e4e1985df32aeeb022b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIE_L&#160;&#160;&#160;(0x0001u)  /* USCI Receive Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a75aabfe7574015e407c4c33a8ed39b87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIFG&#160;&#160;&#160;(0x0002u)  /* USCI Transmit Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec002d2c3f94454804b4438c0cddafe8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIFG&#160;&#160;&#160;(0x0001u)  /* USCI Receive Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d0427d0e5cf72b5dfdb7bea67f966e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIFG_L&#160;&#160;&#160;(0x0002u)  /* USCI Transmit Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2adac5df849d129e8a3ba9633aec248"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIFG_L&#160;&#160;&#160;(0x0001u)  /* USCI Receive Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abcf889d04bb8c7e834a6c97919a27206"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCNACKIFG&#160;&#160;&#160;(0x0020u)  /* NAK Condition interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1110f82dacad8e86491fe3a183ca6767"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCALIFG&#160;&#160;&#160;(0x0010u)  /* Arbitration Lost interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a58eea93e916c37e9a53b1a867a952460"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTPIFG&#160;&#160;&#160;(0x0008u)  /* STOP Condition interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adb0fe432e6af4f5e1e8074c10cfae5cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTTIFG&#160;&#160;&#160;(0x0004u)  /* START Condition interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a75aabfe7574015e407c4c33a8ed39b87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIFG&#160;&#160;&#160;(0x0002u)  /* USCI Transmit Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec002d2c3f94454804b4438c0cddafe8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIFG&#160;&#160;&#160;(0x0001u)  /* USCI Receive Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c402809277e636c77a22f29c97736ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCNACKIFG_L&#160;&#160;&#160;(0x0020u)  /* NAK Condition interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a39f9c3ce6faaec983fd42668634854eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCALIFG_L&#160;&#160;&#160;(0x0010u)  /* Arbitration Lost interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7f691255b56aec9aebb2b1afbb58b986"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTPIFG_L&#160;&#160;&#160;(0x0008u)  /* STOP Condition interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a470291e84760b788f16d79cf5f08fcba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTTIFG_L&#160;&#160;&#160;(0x0004u)  /* START Condition interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d0427d0e5cf72b5dfdb7bea67f966e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIFG_L&#160;&#160;&#160;(0x0002u)  /* USCI Transmit Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2adac5df849d129e8a3ba9633aec248"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIFG_L&#160;&#160;&#160;(0x0001u)  /* USCI Receive Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a46f6de64041bdd0523af9d653bd3d939"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_NONE&#160;&#160;&#160;(0x0000u)    /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1377a640056f94dbbc03872478d2dd35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_UCRXIFG&#160;&#160;&#160;(0x0002u)    /* USCI UCRXIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a54e0fdd7d1c9d92a3579ca6bfc807b18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_UCTXIFG&#160;&#160;&#160;(0x0004u)    /* USCI UCTXIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8224b68ea3728b2f506e8866b7ebc805"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCALIFG&#160;&#160;&#160;(0x0002u)    /* USCI I2C Mode: UCALIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a596ff18ecfb547771443b154de66750f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCNACKIFG&#160;&#160;&#160;(0x0004u)    /* USCI I2C Mode: UCNACKIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acf6bc5e7c75434543c77f0feb69bfe6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCSTTIFG&#160;&#160;&#160;(0x0006u)    /* USCI I2C Mode: UCSTTIFG*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af5c1c13d3c62c626e11cffba71cad0ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCSTPIFG&#160;&#160;&#160;(0x0008u)    /* USCI I2C Mode: UCSTPIFG*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aafa7fd3f28a878849528b7590ba6b03a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCRXIFG&#160;&#160;&#160;(0x000Au)    /* USCI I2C Mode: UCRXIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afbdd444514b867ce39ea944f51d3add9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCTXIFG&#160;&#160;&#160;(0x000Cu)    /* USCI I2C Mode: UCTXIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4ab86a5598521128cd9270955d4b1cb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW0&#160;&#160;&#160;(0x0000u)  /* USCI Ax Control Word Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af3c6355cea7ace48c98e7a503fca73f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6cf3554628c946dc5e1bc1921ac5755"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a36ec4a7d7148a6a6732cb137b829b532"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTL0&#160;&#160;&#160;(0x0001u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afdac4af93a50fac2a7f74de4a0360249"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTL1&#160;&#160;&#160;(0x0000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af396abaeff770866497e753364c379dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxCTL1&#160;&#160;&#160;UCAxCTLW0_L  /* USCI Ax Control Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6684b9d3ee5b249b9c96a208eabe2c91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxCTL0&#160;&#160;&#160;UCAxCTLW0_H  /* USCI Ax Control Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd0bd9443a80f96da95850610092c793"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW1&#160;&#160;&#160;(0x0002u)  /* USCI Ax Control Word Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a726357c890f85c6d17af9eab59be7e6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd0bd9443a80f96da95850610092c793">OFS_UCAxCTLW1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a593280d2852ee03d8d9f7da5d853aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd0bd9443a80f96da95850610092c793">OFS_UCAxCTLW1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aba3b79c48e09574d5825aa305590b709"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBRW&#160;&#160;&#160;(0x0006u)  /* USCI Ax Baud Word Rate 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5be5c0c34bf38a3774cc386d66a4b750"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBRW_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709">OFS_UCAxBRW</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7bc8614e9964c9d5d8d5a1f3e1b5da86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBRW_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709">OFS_UCAxBRW</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ce1b646515453e3a5d0bf518372ebfb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBR0&#160;&#160;&#160;(0x0006u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a47741caf04dcbc03e45348aefd09b206"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBR1&#160;&#160;&#160;(0x0007u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1b8c594dfa352408bde261e2b422b944"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxBR0&#160;&#160;&#160;UCAxBRW_L /* USCI Ax Baud Rate 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a64269a445d788a89eb48e0f85d55a68d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxBR1&#160;&#160;&#160;UCAxBRW_H /* USCI Ax Baud Rate 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a719c113d31cdb7e55ad62d0cbbd7c68c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxMCTLW&#160;&#160;&#160;(0x0008u)  /* USCI Ax Modulation Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a58349ad63b0d8ea1b6ad8c6ad92230fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxMCTLW_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a719c113d31cdb7e55ad62d0cbbd7c68c">OFS_UCAxMCTLW</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a27d132633972c218bbf8b787f49661a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxMCTLW_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a719c113d31cdb7e55ad62d0cbbd7c68c">OFS_UCAxMCTLW</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a193dec2a4713072e1bdeb19ac180e71c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxSTATW&#160;&#160;&#160;(0x000Au)  /* USCI Ax Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab61adf23c0746df96a079cbd3d5a64a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxRXBUF&#160;&#160;&#160;(0x000Cu)  /* USCI Ax Receive Buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6822509986c1e251b9b20617ad81fac8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxRXBUF_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab61adf23c0746df96a079cbd3d5a64a0">OFS_UCAxRXBUF</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a93afe7ce8a28bc308a09de4ceb048b5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxRXBUF_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab61adf23c0746df96a079cbd3d5a64a0">OFS_UCAxRXBUF</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a814a477e90226bc66c3fce40f022d762"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxTXBUF&#160;&#160;&#160;(0x000Eu)  /* USCI Ax Transmit Buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a371607443d0f70a716a6b2a769cc1f9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxTXBUF_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762">OFS_UCAxTXBUF</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a97dfc64e35fe1541efdeb2e04e6d84c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxTXBUF_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762">OFS_UCAxTXBUF</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad871fc772f53a852bb9734b56799819d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxABCTL&#160;&#160;&#160;(0x0010u)  /* USCI Ax LIN Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acca2ba1b3973ee5b4c2c9265a79306ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIRCTL&#160;&#160;&#160;(0x0012u)  /* USCI Ax IrDA Transmit Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a72de0e9c0ac946ba17025929890a24e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIRCTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acca2ba1b3973ee5b4c2c9265a79306ba">OFS_UCAxIRCTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b65f82264f4906e8706b89d5cfe1487"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIRCTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acca2ba1b3973ee5b4c2c9265a79306ba">OFS_UCAxIRCTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9e8630cb1814f615e414169b5191fed7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIRTCTL&#160;&#160;&#160;(0x0012u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a2ba45d130782dce5c8b180b23f7009"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIRRCTL&#160;&#160;&#160;(0x0013u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a82386af05739bbe2b3e6a39340f8c8b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxIRTCTL&#160;&#160;&#160;UCAxIRCTL_L  /* USCI Ax IrDA Transmit Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e737012bc262f9c5823d954eef84f51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxIRRCTL&#160;&#160;&#160;UCAxIRCTL_H  /* USCI Ax IrDA Receive Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd4c49a7a244d5c3a19d373ec7f79470"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIE&#160;&#160;&#160;(0x001Au)  /* USCI Ax Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab9cbbdedfd4fb55a21d6fccc86cf479c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIE_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470">OFS_UCAxIE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a853c9630d20c38ae383a280f4b324d11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIE_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470">OFS_UCAxIE</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5be3758d2457f5e3513208582d2030f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIFG&#160;&#160;&#160;(0x001Cu)  /* USCI Ax Interrupt Flags Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6dc90ea9bf40956e088a7ecc9fc3361"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIFG_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0">OFS_UCAxIFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acdd602855ae1016921dec1da2153d98c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIFG_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0">OFS_UCAxIFG</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a008dc3073533eacec47d073e78aafb25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIE__UART&#160;&#160;&#160;(0x001Au)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac49655a54167eab32535734ca216b52f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIE__UART_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a008dc3073533eacec47d073e78aafb25">OFS_UCAxIE__UART</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e98ca30ba881b3a5819de508b38b733"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIE__UART_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a008dc3073533eacec47d073e78aafb25">OFS_UCAxIE__UART</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e784d501d8aaba759b9cf0fdefb4b48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIFG__UART&#160;&#160;&#160;(0x001Cu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af4956d8fb4a36562deafb7402277da70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIFG__UART_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e784d501d8aaba759b9cf0fdefb4b48">OFS_UCAxIFG__UART</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac7599ed7e68462e403916fb36c32d35e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIFG__UART_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a3e784d501d8aaba759b9cf0fdefb4b48">OFS_UCAxIFG__UART</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a76f56e31e51662cba2fb08f0c629b91b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIV&#160;&#160;&#160;(0x001Eu)  /* USCI Ax Interrupt Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a02d91e2d6876f4f3c7c14c8a61a91617"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW0__SPI&#160;&#160;&#160;(0x0000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af9e6cef5791f82c7b1f3104493c4858b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW0__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02d91e2d6876f4f3c7c14c8a61a91617">OFS_UCAxCTLW0__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a670e192419b026c3211de596e4ca1bd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW0__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a02d91e2d6876f4f3c7c14c8a61a91617">OFS_UCAxCTLW0__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aadf6820632b09d500a8482112947c8d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTL0__SPI&#160;&#160;&#160;(0x0001u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa97acb658cf42164f723264e1aba1937"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTL1__SPI&#160;&#160;&#160;(0x0000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace430f953b96334cf1f9639a9e676c66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBRW__SPI&#160;&#160;&#160;(0x0006u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1c6f5fa62ec82a06dac959b0d3b20917"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBRW__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace430f953b96334cf1f9639a9e676c66">OFS_UCAxBRW__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71b910a30af8d11b60d25f789453acc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBRW__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ace430f953b96334cf1f9639a9e676c66">OFS_UCAxBRW__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabda61a042693563ed455794f82f7b16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBR0__SPI&#160;&#160;&#160;(0x0006u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a56b30a9fef29904d45ddeaaf4c648804"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBR1__SPI&#160;&#160;&#160;(0x0007u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aab3160e1464221ad57d5ec28cbf4c0b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxSTATW__SPI&#160;&#160;&#160;(0x000Au)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0823a601f8826b0f0b1358ef8b320c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxRXBUF__SPI&#160;&#160;&#160;(0x000Cu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac8ededfa7420483ef23394aaf185d741"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxRXBUF__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0823a601f8826b0f0b1358ef8b320c9">OFS_UCAxRXBUF__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a164fb8e2383b1fa719a02f062685768c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxRXBUF__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac0823a601f8826b0f0b1358ef8b320c9">OFS_UCAxRXBUF__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7a4c6bbb54b0f5272bde4e545658694"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxTXBUF__SPI&#160;&#160;&#160;(0x000Eu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a04a6b4f3cb93bea9c5f9acd26346042c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxTXBUF__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa7a4c6bbb54b0f5272bde4e545658694">OFS_UCAxTXBUF__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a47459defe879eb616497a9237fd33767"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxTXBUF__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aa7a4c6bbb54b0f5272bde4e545658694">OFS_UCAxTXBUF__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a97717a8a7c0f2c4668736f2d694937f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIE__SPI&#160;&#160;&#160;(0x001Au)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a94327b6700a6986ea23f3d487b26bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIFG__SPI&#160;&#160;&#160;(0x001Cu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2e7b6b3f049ab9bd56dce1f3de0ddc66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIV__SPI&#160;&#160;&#160;(0x001Eu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2ad9365c8d69203e096b5335ca02ed4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW0__SPI&#160;&#160;&#160;(0x0000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a26b9887f1d951195d3b83dadfef76655"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW0__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2ad9365c8d69203e096b5335ca02ed4">OFS_UCBxCTLW0__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5dd37faedb942a5e126c3cc3fb0b8cf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW0__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac2ad9365c8d69203e096b5335ca02ed4">OFS_UCBxCTLW0__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a356276a03290e0dd6b2d13d38a02f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTL0__SPI&#160;&#160;&#160;(0x0001u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a38f672c533109f3ad443a3ae67deea93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTL1__SPI&#160;&#160;&#160;(0x0000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f2c8e5ea8af3fcd446cf7301146c05b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBRW__SPI&#160;&#160;&#160;(0x0006u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6f7f43851c7b697c8818d810f3e1bbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBRW__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f2c8e5ea8af3fcd446cf7301146c05b">OFS_UCBxBRW__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f197cb50962e2f4a45ee7a7de5e7f78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBRW__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2f2c8e5ea8af3fcd446cf7301146c05b">OFS_UCBxBRW__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a500c87d7e55290ad0a96fd2d355314c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBR0__SPI&#160;&#160;&#160;(0x0006u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afbb5eade8f981e5d2d1a00c3b8852fce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBR1__SPI&#160;&#160;&#160;(0x0007u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40b1afc5fb4ff6b7a922ce5cf64c3d05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTATW__SPI&#160;&#160;&#160;(0x0008u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa8bea863d4a8946dc863729c9be81452"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTATW__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40b1afc5fb4ff6b7a922ce5cf64c3d05">OFS_UCBxSTATW__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a408ec20658efefd807d8ff61e590f93e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTATW__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40b1afc5fb4ff6b7a922ce5cf64c3d05">OFS_UCBxSTATW__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acce953b222f039b124d264b3fd24aa1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxRXBUF__SPI&#160;&#160;&#160;(0x000Cu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab754fb01cbe2b108df196f5c6a1391c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxRXBUF__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acce953b222f039b124d264b3fd24aa1e">OFS_UCBxRXBUF__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0e225d1e90175e19989dbf644545c75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxRXBUF__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#acce953b222f039b124d264b3fd24aa1e">OFS_UCBxRXBUF__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a26798c2aecc80db4b7b862f9eed93ac8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTXBUF__SPI&#160;&#160;&#160;(0x000Eu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a91da03309b8e0770ca86c8be2e23d3d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTXBUF__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a26798c2aecc80db4b7b862f9eed93ac8">OFS_UCBxTXBUF__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acf39d1276bc4cd2ed22996bb8c0ec111"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTXBUF__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a26798c2aecc80db4b7b862f9eed93ac8">OFS_UCBxTXBUF__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae76b9444480e97b1b278c44b7f0f5a8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE__SPI&#160;&#160;&#160;(0x002Au)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29037a3ba6840059d6ff60589cc53e1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae76b9444480e97b1b278c44b7f0f5a8e">OFS_UCBxIE__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49fb99127d3cd7a7f9ec7c4fd5c6a467"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ae76b9444480e97b1b278c44b7f0f5a8e">OFS_UCBxIE__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a83aa0cfbbdb76b1afd251657b4c8d47c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG__SPI&#160;&#160;&#160;(0x002Cu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e35c21a48d38600c1580b43d8722bcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a83aa0cfbbdb76b1afd251657b4c8d47c">OFS_UCBxIFG__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0baec68b56e76102dd553673ce39b51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a83aa0cfbbdb76b1afd251657b4c8d47c">OFS_UCBxIFG__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c3c007588a9632bb72540e83f69c879"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIV__SPI&#160;&#160;&#160;(0x002Eu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a06c03726ba5ccaf7985cb43e67be0761"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW0&#160;&#160;&#160;(0x0000u)  /* USCI Bx Control Word Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a00d0bc7f764b54f2dc07e285b8613f22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a06c03726ba5ccaf7985cb43e67be0761">OFS_UCBxCTLW0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9edaf10dceb8d4294e20296fe85663dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a06c03726ba5ccaf7985cb43e67be0761">OFS_UCBxCTLW0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a371f5305eafd8f08b97969dab2351627"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTL0&#160;&#160;&#160;(0x0001u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa44bd49e3af9caf3ce3e9005c7318eb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTL1&#160;&#160;&#160;(0x0000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7aee76ea210b57f376ea5ecf8ea90655"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBxCTL1&#160;&#160;&#160;UCBxCTLW0_L  /* USCI Bx Control Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad5ad20b2123ddfbe31c9a5ce540fbfc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBxCTL0&#160;&#160;&#160;UCBxCTLW0_H  /* USCI Bx Control Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5214b348fae2457c3f78a6bb5607679d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW1&#160;&#160;&#160;(0x0002u)  /* USCI Bx Control Word Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acac03ad3bac9acbbea54bfcd0467829a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5214b348fae2457c3f78a6bb5607679d">OFS_UCBxCTLW1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e2ce358cf4ce75e42e0f5dc0fbf94dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5214b348fae2457c3f78a6bb5607679d">OFS_UCBxCTLW1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2dd1dd8f9fbde1b7a60725d5b701db06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBRW&#160;&#160;&#160;(0x0006u)  /* USCI Bx Baud Word Rate 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abe89872aefe60617ac21f42402d28db3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBRW_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2dd1dd8f9fbde1b7a60725d5b701db06">OFS_UCBxBRW</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a0806f7da0d6f0f1e5a99ea226a89e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBRW_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2dd1dd8f9fbde1b7a60725d5b701db06">OFS_UCBxBRW</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a70af776a998ffaee4e57e8d1a24914f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBR0&#160;&#160;&#160;(0x0006u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abdc4b6bcbf73a62f10503f609824c795"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBR1&#160;&#160;&#160;(0x0007u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3beeacbb80bcf3b5df8cafaa468a84ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBxBR0&#160;&#160;&#160;UCBxBRW_L /* USCI Bx Baud Rate 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d66f8b9a1459017249bb3aa26daccfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBxBR1&#160;&#160;&#160;UCBxBRW_H /* USCI Bx Baud Rate 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a723fb32b6641d53ffa76f22a0dcc174d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTATW&#160;&#160;&#160;(0x0008u)  /* USCI Bx Status Word Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3764e8aa427027e71cdee40ba6efcd6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTATW_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a723fb32b6641d53ffa76f22a0dcc174d">OFS_UCBxSTATW</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ce58cea0c326d03f7f1166be569b03f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTATW_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a723fb32b6641d53ffa76f22a0dcc174d">OFS_UCBxSTATW</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7dc7486273820883a9a703cd2987fc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTATW__I2C&#160;&#160;&#160;(0x0008u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae3c46c2850bda8dfceb28b27d45289cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTAT__I2C&#160;&#160;&#160;(0x0008u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8604ff6e88c3683c6db8e6cf0aac1776"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBCNT__I2C&#160;&#160;&#160;(0x0009u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ab190f5ce6337364e9cd122bd5d3303"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBxSTAT&#160;&#160;&#160;UCBxSTATW_L /* USCI Bx Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4fabcb4a17e5c8559e4f747aa5649254"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBxBCNT&#160;&#160;&#160;UCBxSTATW_H /* USCI Bx Byte Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40328014a78c8ae8cece266788091ae0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTBCNT&#160;&#160;&#160;(0x000Au)  /* USCI Bx Byte Counter Threshold Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ade1f61733167df4e0ed79d1c7c7b0d8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTBCNT_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40328014a78c8ae8cece266788091ae0">OFS_UCBxTBCNT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac736bb0916deb8e63328c541f6c5598f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTBCNT_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a40328014a78c8ae8cece266788091ae0">OFS_UCBxTBCNT</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a857d0ad560c22248331d38f16d7092f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxRXBUF&#160;&#160;&#160;(0x000Cu)  /* USCI Bx Receive Buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a95e5881a7538fe39c159673c37c13ae0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxRXBUF_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a857d0ad560c22248331d38f16d7092f9">OFS_UCBxRXBUF</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a360abc49c6b944cb588e654c6ebf3417"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxRXBUF_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a857d0ad560c22248331d38f16d7092f9">OFS_UCBxRXBUF</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a754d0fb67d3fca33f0411d5f46a683d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTXBUF&#160;&#160;&#160;(0x000Eu)  /* USCI Bx Transmit Buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af5f4dc46477e7c97284eca13be6fd211"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTXBUF_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a754d0fb67d3fca33f0411d5f46a683d7">OFS_UCBxTXBUF</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a02bdae5612af84959fc13c45b5d7f287"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTXBUF_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a754d0fb67d3fca33f0411d5f46a683d7">OFS_UCBxTXBUF</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac4b38448c776d37b3fcb9b0d0d42ea83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA0&#160;&#160;&#160;(0x0014u)  /* USCI Bx I2C Own Address 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a78fab9c77f085bcca2a6103c991ad898"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac4b38448c776d37b3fcb9b0d0d42ea83">OFS_UCBxI2COA0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad5c21900d9128f2c13202112ad32f6a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac4b38448c776d37b3fcb9b0d0d42ea83">OFS_UCBxI2COA0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeb0498c1e43a856ad0506b81c06ec813"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA1&#160;&#160;&#160;(0x0016u)  /* USCI Bx I2C Own Address 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71c8fc2c6c94abd5686933263c02c8d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeb0498c1e43a856ad0506b81c06ec813">OFS_UCBxI2COA1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adb8eac44e7342ee34e8c8f55fa6f8e0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#aeb0498c1e43a856ad0506b81c06ec813">OFS_UCBxI2COA1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a44cf9cbecb662da96e1fc69fde10a9d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA2&#160;&#160;&#160;(0x0018u)  /* USCI Bx I2C Own Address 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac5cbcc2288fef362dc3cc1890ac27448"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA2_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a44cf9cbecb662da96e1fc69fde10a9d2">OFS_UCBxI2COA2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4857c3ea5be0dc0b34cd0cf0a523e474"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA2_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a44cf9cbecb662da96e1fc69fde10a9d2">OFS_UCBxI2COA2</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e1f32836949e88a9045263b17311bab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA3&#160;&#160;&#160;(0x001Au)  /* USCI Bx I2C Own Address 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a512a862c316dc81103f20a8101bdf232"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA3_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e1f32836949e88a9045263b17311bab">OFS_UCBxI2COA3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5026e826b4d1b99721fcf4707c25d955"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA3_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7e1f32836949e88a9045263b17311bab">OFS_UCBxI2COA3</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c3fcc5724ff4bc6375031a3d942972c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxADDRX&#160;&#160;&#160;(0x001Cu)  /* USCI Bx Received Address Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab8ac4edef6f35c9355fb63090494c318"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxADDRX_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c3fcc5724ff4bc6375031a3d942972c">OFS_UCBxADDRX</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a89c3bc397ae9123d149ccd37b8f4ced4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxADDRX_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a5c3fcc5724ff4bc6375031a3d942972c">OFS_UCBxADDRX</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac457f7f46b4f754996b84de0c0c5c555"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxADDMASK&#160;&#160;&#160;(0x001Eu)  /* USCI Bx Address Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6f37b5a71f3d8927c3b95c18dbab599"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxADDMASK_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac457f7f46b4f754996b84de0c0c5c555">OFS_UCBxADDMASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a608a3c32f45fe0acdf002aa7047e8711"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxADDMASK_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ac457f7f46b4f754996b84de0c0c5c555">OFS_UCBxADDMASK</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7cf9338656bb86d8ad1ec938b9c24962"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2CSA&#160;&#160;&#160;(0x0020u)  /* USCI Bx I2C Slave Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acfb0a4819eb2657514069574fb8d49d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2CSA_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7cf9338656bb86d8ad1ec938b9c24962">OFS_UCBxI2CSA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4df5ae9d5e9489e846af0c6bf67229b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2CSA_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7cf9338656bb86d8ad1ec938b9c24962">OFS_UCBxI2CSA</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab358e6f685aacf496912341db6679c82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE&#160;&#160;&#160;(0x002Au)  /* USCI Bx Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada16816c16c8dcf93adc8a310f412348"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab358e6f685aacf496912341db6679c82">OFS_UCBxIE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd4aa48c7a0165e8446c2f4161174741"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab358e6f685aacf496912341db6679c82">OFS_UCBxIE</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2fa6ac94204d41c99b88ebcc6a055ae9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG&#160;&#160;&#160;(0x002Cu)  /* USCI Bx Interrupt Flags Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac1767f01b85c1d7cc6a6e77b7ba6e467"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2fa6ac94204d41c99b88ebcc6a055ae9">OFS_UCBxIFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e4823ac0e18692f7a40ee5c96af75e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a2fa6ac94204d41c99b88ebcc6a055ae9">OFS_UCBxIFG</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab9aff7c640b798f8d8ae66f6fb5360a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE__I2C&#160;&#160;&#160;(0x002Au)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8de32715cec579cf00fa0f5250b0d1df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE__I2C_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab9aff7c640b798f8d8ae66f6fb5360a9">OFS_UCBxIE__I2C</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabb1c21eb41b4581586af9a595edaa94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE__I2C_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ab9aff7c640b798f8d8ae66f6fb5360a9">OFS_UCBxIE__I2C</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afaff2f6c81eb021bbd28b3aede4c5dd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG__I2C&#160;&#160;&#160;(0x002Cu)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada7d70fa7a11d88d7c488bc8a892cbad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG__I2C_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afaff2f6c81eb021bbd28b3aede4c5dd7">OFS_UCBxIFG__I2C</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4ba41de9c453a73b38c1c67c8d8826f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG__I2C_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#afaff2f6c81eb021bbd28b3aede4c5dd7">OFS_UCBxIFG__I2C</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7214df9d541d04b35d1bfe081caa545"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIV&#160;&#160;&#160;(0x002Eu)  /* USCI Bx Interrupt Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7fb6b3fbbb7fd56c8f11792ffb3e3d6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCPEN&#160;&#160;&#160;(0x8000u)    /* Async. Mode: Parity enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a05da44320219dcbc56214c9fd424a219"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCPAR&#160;&#160;&#160;(0x4000u)    /* Async. Mode: Parity     0:odd / 1:even */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a199ca0dc5cd21e551af5c23d9beec934"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMSB&#160;&#160;&#160;(0x2000u)    /* Async. Mode: MSB first  0:LSB / 1:MSB */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad69178fe7f891cc7fa438e804cbf92a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UC7BIT&#160;&#160;&#160;(0x1000u)    /* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a17059906b161d93c430b7ee875e0f356"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSPB&#160;&#160;&#160;(0x0800u)    /* Async. Mode: Stop Bits  0:one / 1: two */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a42f9ff56e2a51f5f23172d9e022eb9d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE1&#160;&#160;&#160;(0x0400u)    /* Async. Mode: USCI Mode 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7c62a73b40e065045c7ce2c2dc4ee54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE0&#160;&#160;&#160;(0x0200u)    /* Async. Mode: USCI Mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a13fabf0a0544eb82d9e0896ef8e818c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSYNC&#160;&#160;&#160;(0x0100u)    /* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a847437387b4f7e066bece3a6d16dd629"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL1&#160;&#160;&#160;(0x0080u)    /* USCI 0 Clock Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abf16135c2738ff3fc116ad82cf48c196"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL0&#160;&#160;&#160;(0x0040u)    /* USCI 0 Clock Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae54706b57b264155a533ba8673b8ed96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXEIE&#160;&#160;&#160;(0x0020u)    /* RX Error interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac4f7aaa4d67ed80a4099d40e2dde3ccc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRKIE&#160;&#160;&#160;(0x0010u)    /* Break interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6d58a8e741c77478dafc016c41fd57b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCDORM&#160;&#160;&#160;(0x0008u)    /* Dormant (Sleep) Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acaeea39b1576322937c0b9fb40f25def"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXADDR&#160;&#160;&#160;(0x0004u)    /* Send next Data as Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0cabfd22bb4e9eeec238096778f3481a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXBRK&#160;&#160;&#160;(0x0002u)    /* Send next Data as Break */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5ed16d537b5b0bc2315389cea834a1a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSWRST&#160;&#160;&#160;(0x0001u)    /* USCI Software Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ad21136e361b888d22330da22af809e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL1_L&#160;&#160;&#160;(0x0080u)    /* USCI 0 Clock Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a90f24e03349142905c48d72610eaa7d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL0_L&#160;&#160;&#160;(0x0040u)    /* USCI 0 Clock Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4913f71d3ad6a689345ca64ab3a9815a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXEIE_L&#160;&#160;&#160;(0x0020u)    /* RX Error interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a73ee51d61bdb3d9df1f05e8e36fff01c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRKIE_L&#160;&#160;&#160;(0x0010u)    /* Break interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0cd4603aea7a1f2f97fe341108e3649d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCDORM_L&#160;&#160;&#160;(0x0008u)    /* Dormant (Sleep) Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8b78b4e0d70bbb64687107fbdb5fe927"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXADDR_L&#160;&#160;&#160;(0x0004u)    /* Send next Data as Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ec3388fe3a1fd66bbf192dbc57d5528"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXBRK_L&#160;&#160;&#160;(0x0002u)    /* Send next Data as Break */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab9de182e755fc7ffd9b3f543fc6f52f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSWRST_L&#160;&#160;&#160;(0x0001u)    /* USCI Software Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34a25e4ba8c2573e3a658e30f882c110"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCPEN_H&#160;&#160;&#160;(0x0080u)    /* Async. Mode: Parity enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40feb435070c3e94cc11bdd9011e8b81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCPAR_H&#160;&#160;&#160;(0x0040u)    /* Async. Mode: Parity     0:odd / 1:even */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6562daedbc1af28302e85e1777483fb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMSB_H&#160;&#160;&#160;(0x0020u)    /* Async. Mode: MSB first  0:LSB / 1:MSB */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adf5e51ac1412af742c2647ea69eb3be4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UC7BIT_H&#160;&#160;&#160;(0x0010u)    /* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4655f7900a8bc3bc6b9f13f4f152116"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSPB_H&#160;&#160;&#160;(0x0008u)    /* Async. Mode: Stop Bits  0:one / 1: two */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec79a2e94f6de6d5ffdcace34f7ad8f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE1_H&#160;&#160;&#160;(0x0004u)    /* Async. Mode: USCI Mode 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8da843935b66d01d92a8ab534acfb1f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE0_H&#160;&#160;&#160;(0x0002u)    /* Async. Mode: USCI Mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af8baa5a3b2ac5e0b1407e178918a0d59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSYNC_H&#160;&#160;&#160;(0x0001u)    /* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a51ab25e3e65cd1bb9863b0e6d0b7b6bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCKPH&#160;&#160;&#160;(0x8000u)    /* Sync. Mode: Clock Phase */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4313a6c37c97ba5cdba16c4ca56b517"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCKPL&#160;&#160;&#160;(0x4000u)    /* Sync. Mode: Clock Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a83010f7d75e7283b79244ce5a4fa7870"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMST&#160;&#160;&#160;(0x0800u)    /* Sync. Mode: Master Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a79ee71255420290478cab23fbce237f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTEM&#160;&#160;&#160;(0x0002u)    /* USCI STE Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7aaa4e5d0a84cda0e759fe84dc059a75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCA10&#160;&#160;&#160;(0x8000u)    /* 10-bit Address Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6eb866cf9b13ba1891a0184afa7ca19b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSLA10&#160;&#160;&#160;(0x4000u)    /* 10-bit Slave Address Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a678176f3eb3226c0bb5bd5812e553b07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMM&#160;&#160;&#160;(0x2000u)    /* Multi-Master Environment */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9fbef7c6bc9c25d0823ecdba5178877a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXACK&#160;&#160;&#160;(0x0020u)    /* Transmit ACK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a311c1dc057c97e3b6e6e8fafaa82ffcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTR&#160;&#160;&#160;(0x0010u)    /* Transmit/Receive Select/Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9047505c0b45bd40203b5bcb99c0f9e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXNACK&#160;&#160;&#160;(0x0008u)    /* Transmit NACK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f09a606879b645c1a3fd42d9cf30b97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXSTP&#160;&#160;&#160;(0x0004u)    /* Transmit STOP */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29b01fc2d0d6715b33ba6f2d2a4e5e02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXSTT&#160;&#160;&#160;(0x0002u)    /* Transmit START */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab05bd019eedee5df8b37f9f894edb868"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXACK_L&#160;&#160;&#160;(0x0020u)    /* Transmit ACK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a86a94f451679111344a4acd7c8a661a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTR_L&#160;&#160;&#160;(0x0010u)    /* Transmit/Receive Select/Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f159a3f085c2c18b9e3dfc07d96a5a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXNACK_L&#160;&#160;&#160;(0x0008u)    /* Transmit NACK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a12f96208f0501aabdb8a0b4a45079774"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXSTP_L&#160;&#160;&#160;(0x0004u)    /* Transmit STOP */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad87be2c58cc91c9830bf24f4a3d934cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXSTT_L&#160;&#160;&#160;(0x0002u)    /* Transmit START */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ba9f907dade4f19739ea291d64ae3b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCA10_H&#160;&#160;&#160;(0x0080u)    /* 10-bit Address Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3a4ba73a83a70f37db61844942a561f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSLA10_H&#160;&#160;&#160;(0x0040u)    /* 10-bit Slave Address Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3cc956ab165e98bcd2473b08c3245e8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMM_H&#160;&#160;&#160;(0x0020u)    /* Multi-Master Environment */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f02e983d228152bb8491fb6cb0f1228"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE_0&#160;&#160;&#160;(0x0000u)    /* Sync. Mode: USCI Mode: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a207fbbe8ef93ccdd9774348ba0794b08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE_1&#160;&#160;&#160;(0x0200u)    /* Sync. Mode: USCI Mode: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a57df40fcf2c24a4605e30a900d2b239e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE_2&#160;&#160;&#160;(0x0400u)    /* Sync. Mode: USCI Mode: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a760c41f322f6e332a3bf8c5a269e1837"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE_3&#160;&#160;&#160;(0x0600u)    /* Sync. Mode: USCI Mode: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afc67af00f443bcf35e6864137fc64056"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL_0&#160;&#160;&#160;(0x0000u)    /* USCI 0 Clock Source: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a73c578a990628e924d98da6dffaf0629"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL_1&#160;&#160;&#160;(0x0040u)    /* USCI 0 Clock Source: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d80b08053e2c8dcad61e17d520da303"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL_2&#160;&#160;&#160;(0x0080u)    /* USCI 0 Clock Source: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae659974d98f91adde08c264fe5fa8165"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL_3&#160;&#160;&#160;(0x00C0u)    /* USCI 0 Clock Source: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a13fa9b9ab47cb8ae4eec8a0ab529b585"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL__UCLK&#160;&#160;&#160;(0x0000u)    /* USCI 0 Clock Source: UCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0f626fe9582cd1346b2f6835b7b10925"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL__ACLK&#160;&#160;&#160;(0x0040u)    /* USCI 0 Clock Source: ACLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abe57498c220324a8ac4e7e4a46328216"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL__SMCLK&#160;&#160;&#160;(0x0080u)    /* USCI 0 Clock Source: SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ade2090ac8c5d7f806402d48542fa9628"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT1&#160;&#160;&#160;(0x0002u)    /* USCI Deglitch Time Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e93cf72362993adb61beced50672bb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT0&#160;&#160;&#160;(0x0001u)    /* USCI Deglitch Time Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29d79cfd4ee60bfd941a04621ad4ae15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT1_L&#160;&#160;&#160;(0x0002u)    /* USCI Deglitch Time Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee8e9e0091d583f36a73c2faa72ec8bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT0_L&#160;&#160;&#160;(0x0001u)    /* USCI Deglitch Time Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a099ec0912beccfe702f247e15ef23245"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCETXINT&#160;&#160;&#160;(0x0100u)    /* USCI Early UCTXIFG0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e319f36da133c9a18ce7ac8bff1f4a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTO1&#160;&#160;&#160;(0x0080u)    /* USCI Clock low timeout Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c1288af80493511552cc1bc9ee480cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTO0&#160;&#160;&#160;(0x0040u)    /* USCI Clock low timeout Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad7daacac5d5dca8927d61b83a7c65900"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTPNACK&#160;&#160;&#160;(0x0020u)    /* USCI Acknowledge Stop last byte */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6876e7802640c4966395f74e6a0c6c7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSWACK&#160;&#160;&#160;(0x0010u)    /* USCI Software controlled ACK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a04500b38737a54221405205c552680dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCASTP1&#160;&#160;&#160;(0x0008u)    /* USCI Automatic Stop condition generation Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee0eb64e4d2777c8aaa1d38d3cdf599c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCASTP0&#160;&#160;&#160;(0x0004u)    /* USCI Automatic Stop condition generation Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ade2090ac8c5d7f806402d48542fa9628"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT1&#160;&#160;&#160;(0x0002u)    /* USCI Deglitch time Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e93cf72362993adb61beced50672bb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT0&#160;&#160;&#160;(0x0001u)    /* USCI Deglitch time Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a76d8a38d7a208aded44a67fdef0b5392"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTO1_L&#160;&#160;&#160;(0x0080u)    /* USCI Clock low timeout Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aca1cf5887a67b6b3f23ee786c1db7660"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTO0_L&#160;&#160;&#160;(0x0040u)    /* USCI Clock low timeout Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa88e3f2c7d34b1b6cdba8c4b6653209c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTPNACK_L&#160;&#160;&#160;(0x0020u)    /* USCI Acknowledge Stop last byte */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c303450a66bab5780a67a11727fd8ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSWACK_L&#160;&#160;&#160;(0x0010u)    /* USCI Software controlled ACK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a668476a2fbca32c476e5d9529fea0d9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCASTP1_L&#160;&#160;&#160;(0x0008u)    /* USCI Automatic Stop condition generation Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5909592b6ff0188b051012f66f0e79a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCASTP0_L&#160;&#160;&#160;(0x0004u)    /* USCI Automatic Stop condition generation Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29d79cfd4ee60bfd941a04621ad4ae15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT1_L&#160;&#160;&#160;(0x0002u)    /* USCI Deglitch time Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee8e9e0091d583f36a73c2faa72ec8bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT0_L&#160;&#160;&#160;(0x0001u)    /* USCI Deglitch time Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2615cfc5a90b1b0838dcb94be5f89df1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCETXINT_H&#160;&#160;&#160;(0x0001u)    /* USCI Early UCTXIFG0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a152878110822bf8d0d88196cdee1e41b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT_0&#160;&#160;&#160;(0x0000u)    /* USCI Deglitch time: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac384e49c6f2331d312d7332b528e2faa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT_1&#160;&#160;&#160;(0x0001u)    /* USCI Deglitch time: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d703e5046307a5f96f650de7f44af28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT_2&#160;&#160;&#160;(0x0002u)    /* USCI Deglitch time: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6010003e3ba1204f793fbe2e97c4189d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT_3&#160;&#160;&#160;(0x0003u)    /* USCI Deglitch time: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a435325b518f7a4c0822549764d414564"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCASTP_0&#160;&#160;&#160;(0x0000u)    /* USCI Automatic Stop condition generation: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a43981b2d12cf3da73977c82e3699afa1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCASTP_1&#160;&#160;&#160;(0x0004u)    /* USCI Automatic Stop condition generation: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a57d2676ef49d86296e31b29af402b7df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCASTP_2&#160;&#160;&#160;(0x0008u)    /* USCI Automatic Stop condition generation: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af3c4be716e6eb890c25e9c050f31e2dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCASTP_3&#160;&#160;&#160;(0x000Cu)    /* USCI Automatic Stop condition generation: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa55df3e567715561f8c7954e04fc06a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTO_0&#160;&#160;&#160;(0x0000u)    /* USCI Clock low timeout: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a33ee9efbf324dd75bc9ded49faff923a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTO_1&#160;&#160;&#160;(0x0040u)    /* USCI Clock low timeout: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9bbc054809f7d60ef744802f11e6d7ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTO_2&#160;&#160;&#160;(0x0080u)    /* USCI Clock low timeout: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a58c582c078ad396a44751d8f1dc8ef60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTO_3&#160;&#160;&#160;(0x00C0u)    /* USCI Clock low timeout: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad0ff9df1df88074e62f26d8a6b61e0ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS7&#160;&#160;&#160;(0x8000u)    /* USCI Second Stage Modulation Select 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af8b5658ec246032fa93e33de53096a0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS6&#160;&#160;&#160;(0x4000u)    /* USCI Second Stage Modulation Select 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae05b67dced193417b51dc98f1a302ab5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS5&#160;&#160;&#160;(0x2000u)    /* USCI Second Stage Modulation Select 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc9f7776a09f3bf517e69aae5b8664c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS4&#160;&#160;&#160;(0x1000u)    /* USCI Second Stage Modulation Select 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7637d87a9e5d13e39bdaf7eece2a633b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS3&#160;&#160;&#160;(0x0800u)    /* USCI Second Stage Modulation Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc6701b0c6d9c81ae08c96bd7e225aff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS2&#160;&#160;&#160;(0x0400u)    /* USCI Second Stage Modulation Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac076b7ebd3abd116ea62a8936d517500"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS1&#160;&#160;&#160;(0x0200u)    /* USCI Second Stage Modulation Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae27903702e6f9ebd4dfbf8fd323c0a88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS0&#160;&#160;&#160;(0x0100u)    /* USCI Second Stage Modulation Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4408d07b05a23e57068b1d285503ce60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF3&#160;&#160;&#160;(0x0080u)    /* USCI First Stage Modulation Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40a2661da2e5244abfe5e1c74a3aac4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF2&#160;&#160;&#160;(0x0040u)    /* USCI First Stage Modulation Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a17208d428772ae7445f645966181217a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF1&#160;&#160;&#160;(0x0020u)    /* USCI First Stage Modulation Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a36581e17f67455f5dc03be51ca47025c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF0&#160;&#160;&#160;(0x0010u)    /* USCI First Stage Modulation Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0b03700b79b767caf7154e4e96d61276"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOS16&#160;&#160;&#160;(0x0001u)    /* USCI 16-times Oversampling enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2205d0f23adae25d6806d1b4c59ccfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF3_L&#160;&#160;&#160;(0x0080u)    /* USCI First Stage Modulation Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a67ea6ac1b764b2535018ccf0585f80e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF2_L&#160;&#160;&#160;(0x0040u)    /* USCI First Stage Modulation Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa60e1d35ad51f480642ff2fcef8048de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF1_L&#160;&#160;&#160;(0x0020u)    /* USCI First Stage Modulation Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab2392ae21d66c80b91c5fe1d9b70ccec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF0_L&#160;&#160;&#160;(0x0010u)    /* USCI First Stage Modulation Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a919db13b38c062a685b27f9c47a2411f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOS16_L&#160;&#160;&#160;(0x0001u)    /* USCI 16-times Oversampling enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a83ed827a086ad87ed9f31e8a891fc6dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS7_H&#160;&#160;&#160;(0x0080u)    /* USCI Second Stage Modulation Select 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a248a0ed661de569020d082c74e3c3a8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS6_H&#160;&#160;&#160;(0x0040u)    /* USCI Second Stage Modulation Select 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a724998aebb3007f13e998c6d6c44d53b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS5_H&#160;&#160;&#160;(0x0020u)    /* USCI Second Stage Modulation Select 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adc680a41114ca5eb92d12cf927758864"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS4_H&#160;&#160;&#160;(0x0010u)    /* USCI Second Stage Modulation Select 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2541bc27c1a32b603a39806cbf423456"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS3_H&#160;&#160;&#160;(0x0008u)    /* USCI Second Stage Modulation Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa185729e5d5195f429400b42307ce7ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS2_H&#160;&#160;&#160;(0x0004u)    /* USCI Second Stage Modulation Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f91e3ebb44c594896cc637c1b77434a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS1_H&#160;&#160;&#160;(0x0002u)    /* USCI Second Stage Modulation Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a498d088f81eda28fbb95de40c3a5da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS0_H&#160;&#160;&#160;(0x0001u)    /* USCI Second Stage Modulation Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4fc653be8a64ea940d2cf2471d293dc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_0&#160;&#160;&#160;(0x00)    /* USCI First Stage Modulation: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc7c7c82c39a1bfc744c7cc70fcf5538"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_1&#160;&#160;&#160;(0x10)    /* USCI First Stage Modulation: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a963b53bdf37504320ec6a5139cc7938a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_2&#160;&#160;&#160;(0x20)    /* USCI First Stage Modulation: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a880cc6131eea504b1d153b8914651c22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_3&#160;&#160;&#160;(0x30)    /* USCI First Stage Modulation: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a361fac0c8b173e09cc852e023b6428dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_4&#160;&#160;&#160;(0x40)    /* USCI First Stage Modulation: 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8035233f6f1e30ece00703060422490b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_5&#160;&#160;&#160;(0x50)    /* USCI First Stage Modulation: 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add3ba091a140acdf8173f6f0585d6785"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_6&#160;&#160;&#160;(0x60)    /* USCI First Stage Modulation: 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d84224ce1273bb07de0fc61e3f0e4cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_7&#160;&#160;&#160;(0x70)    /* USCI First Stage Modulation: 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa5a4206271567279ffe60427e7674e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_8&#160;&#160;&#160;(0x80)    /* USCI First Stage Modulation: 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a93826ded110a057038c77b6f6505d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_9&#160;&#160;&#160;(0x90)    /* USCI First Stage Modulation: 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaf607b8775ece328fafb1c841a2d8959"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_10&#160;&#160;&#160;(0xA0)    /* USCI First Stage Modulation: A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a245fe9b5eeaea55856bcb9528196942c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_11&#160;&#160;&#160;(0xB0)    /* USCI First Stage Modulation: B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1833b13696cdde3098b048b8cfcbcc3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_12&#160;&#160;&#160;(0xC0)    /* USCI First Stage Modulation: C */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e0c5e3778ca4add4e180ad11f972836"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_13&#160;&#160;&#160;(0xD0)    /* USCI First Stage Modulation: D */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a22ee82a97b0f09bc0369ee12dd785267"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_14&#160;&#160;&#160;(0xE0)    /* USCI First Stage Modulation: E */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac9c004757456785ee5c65b5e16d69bf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_15&#160;&#160;&#160;(0xF0)    /* USCI First Stage Modulation: F */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae085d44dc023baad3b7c17e8da7aa6a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCLISTEN&#160;&#160;&#160;(0x0080u)  /* USCI Listen mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8eba4323e39b8f5b2fc6120b58310ba5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCFE&#160;&#160;&#160;(0x0040u)  /* USCI Frame Error Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6cb2162cfafbf147ec28f39bc356ba8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOE&#160;&#160;&#160;(0x0020u)  /* USCI Overrun Error Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae5eed65048711c570c134f944a13ab57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCPE&#160;&#160;&#160;(0x0010u)  /* USCI Parity Error Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada7b81fb11a9cafee09d8cdddbd1bd8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRK&#160;&#160;&#160;(0x0008u)  /* USCI Break received */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a84ad357d23c96c81325f76fcd79c646f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXERR&#160;&#160;&#160;(0x0004u)  /* USCI RX Error Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada5d77bcc1b35c10a0bcc18eb29862eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDR&#160;&#160;&#160;(0x0002u)  /* USCI Address received Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ae5503cf88ab5680e1bbb5f49e59e67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBUSY&#160;&#160;&#160;(0x0001u)  /* USCI Busy Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a83c683af4314d47842847c90c289f449"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIDLE&#160;&#160;&#160;(0x0002u)  /* USCI Idle line detected Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7cef8438ec42f18bbbb4f0d6783aa6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNT7&#160;&#160;&#160;(0x8000u)  /* USCI Byte Counter Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afc5d18ed4829928bb1ed36cbb4ed81a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNT6&#160;&#160;&#160;(0x4000u)  /* USCI Byte Counter Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa2da59215bcddefe18166ea94ec03a93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNT5&#160;&#160;&#160;(0x2000u)  /* USCI Byte Counter Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a062da7a045e94b9e810f52f116b3f613"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNT4&#160;&#160;&#160;(0x1000u)  /* USCI Byte Counter Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a21d3ec36724ab8b3e966b9ec7e37a105"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNT3&#160;&#160;&#160;(0x0800u)  /* USCI Byte Counter Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2aba6fde74a54bd59aa1f1c25e40f425"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNT2&#160;&#160;&#160;(0x0400u)  /* USCI Byte Counter Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a14d80b0636ab8522005c87725725be71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNT1&#160;&#160;&#160;(0x0200u)  /* USCI Byte Counter Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40c95c9fdbe0f45bcd521d43f9cfb458"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNT0&#160;&#160;&#160;(0x0100u)  /* USCI Byte Counter Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34cb4b920b18fde5c1f2a2fe00a9fa89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSCLLOW&#160;&#160;&#160;(0x0040u)  /* SCL low */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a365242c9fc30f5ee5135968394e580f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGC&#160;&#160;&#160;(0x0020u)  /* General Call address received Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d9592d79881ade638e6bbe2f5d19efa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBBUSY&#160;&#160;&#160;(0x0010u)  /* Bus Busy Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a27f1fb62a0d2f2e4acf9e132478bf39d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTBCNT7&#160;&#160;&#160;(0x0080u)  /* USCI Byte Counter Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad477d4045cf7e09b9bbe65e632ef13ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTBCNT6&#160;&#160;&#160;(0x0040u)  /* USCI Byte Counter Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e098b0e392bf606ad70bb8f28973c61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTBCNT5&#160;&#160;&#160;(0x0020u)  /* USCI Byte Counter Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a1e15492d7f03701be53d57f61d84c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTBCNT4&#160;&#160;&#160;(0x0010u)  /* USCI Byte Counter Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd4f26f5ef43b63d9e33f516389110b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTBCNT3&#160;&#160;&#160;(0x0008u)  /* USCI Byte Counter Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8378a3791b037c131d300a1c638739bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTBCNT2&#160;&#160;&#160;(0x0004u)  /* USCI Byte Counter Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afbcc44a6d1568863b0267213fe129cce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTBCNT1&#160;&#160;&#160;(0x0002u)  /* USCI Byte Counter Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa6081adecca2a04c8179b9ad8833d27c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTBCNT0&#160;&#160;&#160;(0x0001u)  /* USCI Byte Counter Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a87d3b2fdebe96ec52bfc65000d765f9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL5&#160;&#160;&#160;(0x8000u)  /* IRDA Receive Filter Length 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa83fd3a68ad9430c72c124964829d647"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL4&#160;&#160;&#160;(0x4000u)  /* IRDA Receive Filter Length 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae8861eba5f1e56d2d7b3d92dc9b38493"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL3&#160;&#160;&#160;(0x2000u)  /* IRDA Receive Filter Length 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d4128ac2bf039306346144a065be92b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL2&#160;&#160;&#160;(0x1000u)  /* IRDA Receive Filter Length 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae14cc4e637b513c43f90f2ad9c27d8e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL1&#160;&#160;&#160;(0x0800u)  /* IRDA Receive Filter Length 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afd5376421befbeaaff0989659acb89a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL0&#160;&#160;&#160;(0x0400u)  /* IRDA Receive Filter Length 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aff6da73b1dfca37a6994b6239a41d3e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXPL&#160;&#160;&#160;(0x0200u)  /* IRDA Receive Input Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e49a3dac01669021d009ae679dc5d71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFE&#160;&#160;&#160;(0x0100u)  /* IRDA Receive Filter enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4af2a43b89e2a5d5da389ddddab7862"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL5&#160;&#160;&#160;(0x0080u)  /* IRDA Transmit Pulse Length 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8a91974e5e0e11d5f1f6621871b2aee4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL4&#160;&#160;&#160;(0x0040u)  /* IRDA Transmit Pulse Length 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a14deb1ebc9bb5db24444a90a7f47fea2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL3&#160;&#160;&#160;(0x0020u)  /* IRDA Transmit Pulse Length 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab8ddc881f9612939211f21663b873a82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL2&#160;&#160;&#160;(0x0010u)  /* IRDA Transmit Pulse Length 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2923815fcf54a0c125fa6e165ef09d4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL1&#160;&#160;&#160;(0x0008u)  /* IRDA Transmit Pulse Length 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0fe03ec309cde7e68fcd071a5e4dc965"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL0&#160;&#160;&#160;(0x0004u)  /* IRDA Transmit Pulse Length 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a91913c7686c3db97a2fcd5362b697d79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXCLK&#160;&#160;&#160;(0x0002u)  /* IRDA Transmit Pulse Clock Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a79bc9df6c8baa0e2cd1929e2244c8fc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIREN&#160;&#160;&#160;(0x0001u)  /* IRDA Encoder/Decoder enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d239fb4158910ecc08d3109b94f91ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL5_L&#160;&#160;&#160;(0x0080u)  /* IRDA Transmit Pulse Length 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a30e14fd4aba980b4b286de539ce1558e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL4_L&#160;&#160;&#160;(0x0040u)  /* IRDA Transmit Pulse Length 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab10f2d707c3357d11075b8917ce8c24d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL3_L&#160;&#160;&#160;(0x0020u)  /* IRDA Transmit Pulse Length 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a361496bae3e6aaf31d66d9559f1bf94b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL2_L&#160;&#160;&#160;(0x0010u)  /* IRDA Transmit Pulse Length 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9852d2aa8b627c3d30a0515a54e1423f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL1_L&#160;&#160;&#160;(0x0008u)  /* IRDA Transmit Pulse Length 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1400ad36e6632ece0797e52d836b11b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL0_L&#160;&#160;&#160;(0x0004u)  /* IRDA Transmit Pulse Length 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d9dac50f30980303c7add08b58c4dcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXCLK_L&#160;&#160;&#160;(0x0002u)  /* IRDA Transmit Pulse Clock Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aab7584aad452f9497d1bfa397b6f69c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIREN_L&#160;&#160;&#160;(0x0001u)  /* IRDA Encoder/Decoder enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c11f7bbeff2ab59bd4d5d53629d868c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL5_H&#160;&#160;&#160;(0x0080u)  /* IRDA Receive Filter Length 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f300707123fa09ea6424e54684eb158"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL4_H&#160;&#160;&#160;(0x0040u)  /* IRDA Receive Filter Length 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e3ff6519f767f3f33bd0fb73d9d772d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL3_H&#160;&#160;&#160;(0x0020u)  /* IRDA Receive Filter Length 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad433e68d880a955c3cd0997d8923fe94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL2_H&#160;&#160;&#160;(0x0010u)  /* IRDA Receive Filter Length 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ed78e2816cc75cfd021afd0f7b07443"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL1_H&#160;&#160;&#160;(0x0008u)  /* IRDA Receive Filter Length 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3c2e184756fe97644b1a55472072094"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL0_H&#160;&#160;&#160;(0x0004u)  /* IRDA Receive Filter Length 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8aa964173900e467e4def6d3d3076fb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXPL_H&#160;&#160;&#160;(0x0002u)  /* IRDA Receive Input Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e89323bb0e15263076ce7f3a71684fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFE_H&#160;&#160;&#160;(0x0001u)  /* IRDA Receive Filter enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afb5328c617d763ceccd98432daacab20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCDELIM1&#160;&#160;&#160;(0x20)    /* Break Sync Delimiter 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab5f69bbf65646554040de549c8eec3f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCDELIM0&#160;&#160;&#160;(0x10)    /* Break Sync Delimiter 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a330c3954a27b153b17b4a83815eb502b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTOE&#160;&#160;&#160;(0x08)    /* Sync-Field Timeout error */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa02211aae2addea00ba79924f3b19045"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBTOE&#160;&#160;&#160;(0x04)    /* Break Timeout error */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adeeeeed290c44855540b9ca36d71978f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCABDEN&#160;&#160;&#160;(0x01)    /* Auto Baud Rate detect enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ca82d1b80751597351fb7f9e7a42a19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGCEN&#160;&#160;&#160;(0x8000u)  /* I2C General Call enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a453e0b858cdb1a3e2dcf9f92432bdd76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOAEN&#160;&#160;&#160;(0x0400u)  /* I2C Own Address enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1267b49d9249bf11e74031be96e31b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA9&#160;&#160;&#160;(0x0200u)  /* I2C Own Address Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a702a180caec4004d3f9b0d010cd9ffd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA8&#160;&#160;&#160;(0x0100u)  /* I2C Own Address Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a33df4713e6d3a7f213eab756bd4ad92f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA7&#160;&#160;&#160;(0x0080u)  /* I2C Own Address Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0724c1818b59a7fa568da48f3a50983a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA6&#160;&#160;&#160;(0x0040u)  /* I2C Own Address Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aca78f8b03492172d593c6a272533a000"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA5&#160;&#160;&#160;(0x0020u)  /* I2C Own Address Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a076aebed65faeef44c4ffc1ac92a0c63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA4&#160;&#160;&#160;(0x0010u)  /* I2C Own Address Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a18c433d1f5cc8c90b57b06e6906def36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA3&#160;&#160;&#160;(0x0008u)  /* I2C Own Address Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a72c4b733295c5cd896c79638eaeae0b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA2&#160;&#160;&#160;(0x0004u)  /* I2C Own Address Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aedf7d29569e22eaf504e9d19852edf27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA1&#160;&#160;&#160;(0x0002u)  /* I2C Own Address Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71eac9172783e6d6d757eee9a2e1529a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA0&#160;&#160;&#160;(0x0001u)  /* I2C Own Address Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa2d192c17d0e940a51e28a03bfe38b58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA7_L&#160;&#160;&#160;(0x0080u)  /* I2C Own Address Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a708c06ddda05d2a740e3242bdb304d51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA6_L&#160;&#160;&#160;(0x0040u)  /* I2C Own Address Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d03c06d7bbdcca2be15e039f2cde027"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA5_L&#160;&#160;&#160;(0x0020u)  /* I2C Own Address Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e63f53590870c6c2f4a918c3c4df29e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA4_L&#160;&#160;&#160;(0x0010u)  /* I2C Own Address Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5eb93c32f6d99a59240bdb634f38ae09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA3_L&#160;&#160;&#160;(0x0008u)  /* I2C Own Address Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a39910f39ddebb891b0b1ab1b12419ca3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA2_L&#160;&#160;&#160;(0x0004u)  /* I2C Own Address Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a21c0cecedb7de23aeb61a5fac461b328"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA1_L&#160;&#160;&#160;(0x0002u)  /* I2C Own Address Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a787f05608b7e54253d67637bc2eddf8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA0_L&#160;&#160;&#160;(0x0001u)  /* I2C Own Address Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af1e9c50f01b78a7afe062d32bc12a30e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGCEN_H&#160;&#160;&#160;(0x0080u)  /* I2C General Call enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a42df07223aa10f61f8007e830b2229"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOAEN_H&#160;&#160;&#160;(0x0004u)  /* I2C Own Address enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd56c75a1fb025ab9e88e26a90b0f7e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA9_H&#160;&#160;&#160;(0x0002u)  /* I2C Own Address Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a09862b727f612fb2a85bfd7e4309dd43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA8_H&#160;&#160;&#160;(0x0001u)  /* I2C Own Address Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a453e0b858cdb1a3e2dcf9f92432bdd76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOAEN&#160;&#160;&#160;(0x0400u)  /* I2C Own Address enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1267b49d9249bf11e74031be96e31b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA9&#160;&#160;&#160;(0x0200u)  /* I2C Own Address Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a702a180caec4004d3f9b0d010cd9ffd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA8&#160;&#160;&#160;(0x0100u)  /* I2C Own Address Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a33df4713e6d3a7f213eab756bd4ad92f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA7&#160;&#160;&#160;(0x0080u)  /* I2C Own Address Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0724c1818b59a7fa568da48f3a50983a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA6&#160;&#160;&#160;(0x0040u)  /* I2C Own Address Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aca78f8b03492172d593c6a272533a000"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA5&#160;&#160;&#160;(0x0020u)  /* I2C Own Address Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a076aebed65faeef44c4ffc1ac92a0c63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA4&#160;&#160;&#160;(0x0010u)  /* I2C Own Address Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a18c433d1f5cc8c90b57b06e6906def36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA3&#160;&#160;&#160;(0x0008u)  /* I2C Own Address Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a72c4b733295c5cd896c79638eaeae0b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA2&#160;&#160;&#160;(0x0004u)  /* I2C Own Address Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aedf7d29569e22eaf504e9d19852edf27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA1&#160;&#160;&#160;(0x0002u)  /* I2C Own Address Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71eac9172783e6d6d757eee9a2e1529a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA0&#160;&#160;&#160;(0x0001u)  /* I2C Own Address Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa2d192c17d0e940a51e28a03bfe38b58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA7_L&#160;&#160;&#160;(0x0080u)  /* I2C Own Address Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a708c06ddda05d2a740e3242bdb304d51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA6_L&#160;&#160;&#160;(0x0040u)  /* I2C Own Address Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d03c06d7bbdcca2be15e039f2cde027"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA5_L&#160;&#160;&#160;(0x0020u)  /* I2C Own Address Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e63f53590870c6c2f4a918c3c4df29e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA4_L&#160;&#160;&#160;(0x0010u)  /* I2C Own Address Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5eb93c32f6d99a59240bdb634f38ae09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA3_L&#160;&#160;&#160;(0x0008u)  /* I2C Own Address Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a39910f39ddebb891b0b1ab1b12419ca3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA2_L&#160;&#160;&#160;(0x0004u)  /* I2C Own Address Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a21c0cecedb7de23aeb61a5fac461b328"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA1_L&#160;&#160;&#160;(0x0002u)  /* I2C Own Address Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a787f05608b7e54253d67637bc2eddf8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA0_L&#160;&#160;&#160;(0x0001u)  /* I2C Own Address Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a42df07223aa10f61f8007e830b2229"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOAEN_H&#160;&#160;&#160;(0x0004u)  /* I2C Own Address enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd56c75a1fb025ab9e88e26a90b0f7e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA9_H&#160;&#160;&#160;(0x0002u)  /* I2C Own Address Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a09862b727f612fb2a85bfd7e4309dd43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA8_H&#160;&#160;&#160;(0x0001u)  /* I2C Own Address Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a424c034edf16f22a49d8df97fb429f9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX9&#160;&#160;&#160;(0x0200u)  /* I2C Receive Address Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0a4590fd7addbe1d631f76f74d4c6a6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX8&#160;&#160;&#160;(0x0100u)  /* I2C Receive Address Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae4cc236b98a6c9440d6c53382971644a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX7&#160;&#160;&#160;(0x0080u)  /* I2C Receive Address Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9415b835ffd4ff7aed94a4dfeeb567c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX6&#160;&#160;&#160;(0x0040u)  /* I2C Receive Address Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a494f77f92d3bfd17d544bee2ffd7a6b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX5&#160;&#160;&#160;(0x0020u)  /* I2C Receive Address Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49c2b4676ca8f2c8c1446024d7827464"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX4&#160;&#160;&#160;(0x0010u)  /* I2C Receive Address Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1afc1e49a1b23ccc4192a2c7c2dd05a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX3&#160;&#160;&#160;(0x0008u)  /* I2C Receive Address Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0ddb048b2f4901a9804df6b83064a461"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX2&#160;&#160;&#160;(0x0004u)  /* I2C Receive Address Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3951e8ea7ae7cb545c657f2a1a11fb51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX1&#160;&#160;&#160;(0x0002u)  /* I2C Receive Address Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a107cdf1a4104cc05802904ab7cdacd8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX0&#160;&#160;&#160;(0x0001u)  /* I2C Receive Address Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa3b9bf253948b8b870fe6bfb05425e60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX7_L&#160;&#160;&#160;(0x0080u)  /* I2C Receive Address Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2bc487bac859a4900f462d2c1df7c43c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX6_L&#160;&#160;&#160;(0x0040u)  /* I2C Receive Address Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a56aeda9458b9dd3e873f76fa8bb62331"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX5_L&#160;&#160;&#160;(0x0020u)  /* I2C Receive Address Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab221554751cca65ca96852443e7e4f24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX4_L&#160;&#160;&#160;(0x0010u)  /* I2C Receive Address Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a537ae4efc2e8a2f82902ccdbe30d6d86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX3_L&#160;&#160;&#160;(0x0008u)  /* I2C Receive Address Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0006d0a31b50c8cf37c45e3dad8fef0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX2_L&#160;&#160;&#160;(0x0004u)  /* I2C Receive Address Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2e59e46221201c365610f9dccb4e71c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX1_L&#160;&#160;&#160;(0x0002u)  /* I2C Receive Address Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2581a211f2ae4ba92ba202f9a56170ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX0_L&#160;&#160;&#160;(0x0001u)  /* I2C Receive Address Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae81f280e7bd049393f0db24a2cff2443"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX9_H&#160;&#160;&#160;(0x0002u)  /* I2C Receive Address Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a31d6e60fa4affcbdeaf61feea771f388"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX8_H&#160;&#160;&#160;(0x0001u)  /* I2C Receive Address Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6be3c92090bb9da45dd2d440b40f73a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK9&#160;&#160;&#160;(0x0200u)  /* I2C Address Mask Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a934a946cb326f5e257ed37bbfd36a76a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK8&#160;&#160;&#160;(0x0100u)  /* I2C Address Mask Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34fca3a1bb8991fca6628b37212d1956"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK7&#160;&#160;&#160;(0x0080u)  /* I2C Address Mask Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af98df2a47411b3a2cc8608dcbad11ceb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK6&#160;&#160;&#160;(0x0040u)  /* I2C Address Mask Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a031fe87f7e2dcae6be19d98b736edda8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK5&#160;&#160;&#160;(0x0020u)  /* I2C Address Mask Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae784f9ff59cb31fb7bffb64263f423c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK4&#160;&#160;&#160;(0x0010u)  /* I2C Address Mask Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f77dd39d1acf9be2018e391d161799e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK3&#160;&#160;&#160;(0x0008u)  /* I2C Address Mask Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adcb2888ea11c3b42bd3b45bcebe6c584"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK2&#160;&#160;&#160;(0x0004u)  /* I2C Address Mask Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6455dae83b1a1469d7b8426aabb85341"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK1&#160;&#160;&#160;(0x0002u)  /* I2C Address Mask Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b878e773238ce34d895d96b9c760be1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK0&#160;&#160;&#160;(0x0001u)  /* I2C Address Mask Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a56d79f7ecf5e135a2f262e21d54c2c22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK7_L&#160;&#160;&#160;(0x0080u)  /* I2C Address Mask Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afefa901f943f5de58749cf6effe824c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK6_L&#160;&#160;&#160;(0x0040u)  /* I2C Address Mask Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac10ddb049b3254274bb5ee87ca4af72f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK5_L&#160;&#160;&#160;(0x0020u)  /* I2C Address Mask Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f9f748bddf1bc6d625ae1f4be6354c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK4_L&#160;&#160;&#160;(0x0010u)  /* I2C Address Mask Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae30bfe45aed1f2ddef30e6036d5c9b8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK3_L&#160;&#160;&#160;(0x0008u)  /* I2C Address Mask Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a463e00cc55eb37be4d78c5f4d63f7ba9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK2_L&#160;&#160;&#160;(0x0004u)  /* I2C Address Mask Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0414a2c1b3eddbe4b35cc76cd7705f7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK1_L&#160;&#160;&#160;(0x0002u)  /* I2C Address Mask Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a09dfe49673cacbb888781e5caf035645"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK0_L&#160;&#160;&#160;(0x0001u)  /* I2C Address Mask Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a10ba6b0ef99e345813a24218d1820471"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK9_H&#160;&#160;&#160;(0x0002u)  /* I2C Address Mask Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6cdb557d69554e85bb74c210b7497601"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK8_H&#160;&#160;&#160;(0x0001u)  /* I2C Address Mask Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f2c05616fa7a6f40976bfcfdb26484b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA9&#160;&#160;&#160;(0x0200u)  /* I2C Slave Address Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c0e8b37403f927740711a4b6e96c587"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA8&#160;&#160;&#160;(0x0100u)  /* I2C Slave Address Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4785e47a3bd98904891307075358506b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA7&#160;&#160;&#160;(0x0080u)  /* I2C Slave Address Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a41536b70ab3f0d5c8f44a21aa1c28fb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA6&#160;&#160;&#160;(0x0040u)  /* I2C Slave Address Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aef723f772b964be95b1111c343454ad1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA5&#160;&#160;&#160;(0x0020u)  /* I2C Slave Address Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a813c806a3731761ac8a946585a44250d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA4&#160;&#160;&#160;(0x0010u)  /* I2C Slave Address Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1fd0206b817f75b420b231e3c00659ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA3&#160;&#160;&#160;(0x0008u)  /* I2C Slave Address Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad2fe387d794752fd2629628cd7f26aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA2&#160;&#160;&#160;(0x0004u)  /* I2C Slave Address Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5daaad6fd339addfb7fb9718d931bda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA1&#160;&#160;&#160;(0x0002u)  /* I2C Slave Address Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae299acfa6145b342f61f66151b69de10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA0&#160;&#160;&#160;(0x0001u)  /* I2C Slave Address Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2d3afa1acc5767930194c099c13dd5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA7_L&#160;&#160;&#160;(0x0080u)  /* I2C Slave Address Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a56f059d88e0fc75da9a145c05f51fa63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA6_L&#160;&#160;&#160;(0x0040u)  /* I2C Slave Address Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae2eb2fa656cb84e44317d23f6e625b5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA5_L&#160;&#160;&#160;(0x0020u)  /* I2C Slave Address Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a903b4f417728853b35198686a347d495"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA4_L&#160;&#160;&#160;(0x0010u)  /* I2C Slave Address Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7944488b1efae23bce5120523def3be2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA3_L&#160;&#160;&#160;(0x0008u)  /* I2C Slave Address Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e378ef2f3f39d946d5925c51b7b665c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA2_L&#160;&#160;&#160;(0x0004u)  /* I2C Slave Address Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3fa579d6fe4d918bfa58eb9370d30991"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA1_L&#160;&#160;&#160;(0x0002u)  /* I2C Slave Address Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afa0a87b720017eabdf49647c7838b39b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA0_L&#160;&#160;&#160;(0x0001u)  /* I2C Slave Address Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acaed3b240a46db34396f1b7ad2afd85a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA9_H&#160;&#160;&#160;(0x0002u)  /* I2C Slave Address Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab7f2aed244b5c504fbd361c59db90b2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA8_H&#160;&#160;&#160;(0x0001u)  /* I2C Slave Address Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab06e4879e63387314239b1d5456f505f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXCPTIE&#160;&#160;&#160;(0x0008u)  /* UART Transmit Complete Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac42e8480323eb6fb27540dbc63c4683d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTTIE&#160;&#160;&#160;(0x0004u)  /* UART Start Bit Interrupt Enalble */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ca4c79c701e7f5505d1297702b1deb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIE&#160;&#160;&#160;(0x0002u)  /* UART Transmit Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad98473de149e0c0eafdfe9c1d4e4bc13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIE&#160;&#160;&#160;(0x0001u)  /* UART Receive Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a57be624e4818c758e4b1911c05cf85e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBIT9IE&#160;&#160;&#160;(0x4000u)  /* I2C Bit 9 Position Interrupt Enable 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1642445ea92106e134418b532f51e731"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIE3&#160;&#160;&#160;(0x2000u)  /* I2C Transmit Interrupt Enable 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a727801517f9df1011f147058fc242c48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIE3&#160;&#160;&#160;(0x1000u)  /* I2C Receive Interrupt Enable 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3cdbceb5b234b66acfa3d02062411a16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIE2&#160;&#160;&#160;(0x0800u)  /* I2C Transmit Interrupt Enable 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a369f3fdabdb5c5ffcb193591234077dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIE2&#160;&#160;&#160;(0x0400u)  /* I2C Receive Interrupt Enable 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afc10813672358dd5be129019e315f0ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIE1&#160;&#160;&#160;(0x0200u)  /* I2C Transmit Interrupt Enable 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add37ee6fd8640a309a275e6ba226efa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIE1&#160;&#160;&#160;(0x0100u)  /* I2C Receive Interrupt Enable 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab25c3ecbe623bfab3597f86354812d28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTOIE&#160;&#160;&#160;(0x0080u)  /* I2C Clock Low Timeout interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af56a167f12767f17cfef268d93dfd6e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNTIE&#160;&#160;&#160;(0x0040u)  /* I2C Automatic stop assertion interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a807b95c77966b1a98602f758dd3574c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCNACKIE&#160;&#160;&#160;(0x0020u)  /* I2C NACK Condition interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af15d0aea857d03c13db91c4a9cc09d30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCALIE&#160;&#160;&#160;(0x0010u)  /* I2C Arbitration Lost interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5582dba1b54706acaef2ee956de19b56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTPIE&#160;&#160;&#160;(0x0008u)  /* I2C STOP Condition interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac42e8480323eb6fb27540dbc63c4683d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTTIE&#160;&#160;&#160;(0x0004u)  /* I2C START Condition interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa41617538d722931e262fcf255ead024"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIE0&#160;&#160;&#160;(0x0002u)  /* I2C Transmit Interrupt Enable 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af8f4cd872738ebaf2d8c5eacf886c15b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIE0&#160;&#160;&#160;(0x0001u)  /* I2C Receive Interrupt Enable 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad6bd2a160b43ecac27ad4f8597258cba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXCPTIFG&#160;&#160;&#160;(0x0008u)  /* UART Transmit Complete Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adb0fe432e6af4f5e1e8074c10cfae5cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTTIFG&#160;&#160;&#160;(0x0004u)  /* UART Start Bit Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a75aabfe7574015e407c4c33a8ed39b87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIFG&#160;&#160;&#160;(0x0002u)  /* UART Transmit Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec002d2c3f94454804b4438c0cddafe8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIFG&#160;&#160;&#160;(0x0001u)  /* UART Receive Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a75aabfe7574015e407c4c33a8ed39b87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIFG&#160;&#160;&#160;(0x0002u)  /* SPI Transmit Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec002d2c3f94454804b4438c0cddafe8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIFG&#160;&#160;&#160;(0x0001u)  /* SPI Receive Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0739ef436ba3ffa7c211b019ddbf524c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBIT9IFG&#160;&#160;&#160;(0x4000u)  /* I2C Bit 9 Possition Interrupt Flag 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e916c9ab951a1dbcd6c70fbf51dd7ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIFG3&#160;&#160;&#160;(0x2000u)  /* I2C Transmit Interrupt Flag 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af82f51253135bfb50715140a02dcb407"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIFG3&#160;&#160;&#160;(0x1000u)  /* I2C Receive Interrupt Flag 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4c73697d52e3e6cd3a3bd5bce0e5dcf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIFG2&#160;&#160;&#160;(0x0800u)  /* I2C Transmit Interrupt Flag 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ce38d51b051ee05720adea37d2798df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIFG2&#160;&#160;&#160;(0x0400u)  /* I2C Receive Interrupt Flag 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a826b92d6da7ac533292b802de22ed6ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIFG1&#160;&#160;&#160;(0x0200u)  /* I2C Transmit Interrupt Flag 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac1935981de3064d0488b4a1bfccdcc79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIFG1&#160;&#160;&#160;(0x0100u)  /* I2C Receive Interrupt Flag 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0ae6248557136f9398cea3e4251339ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTOIFG&#160;&#160;&#160;(0x0080u)  /* I2C Clock low Timeout interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a609fa01b94dc3b06861dbf0ea2a32307"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNTIFG&#160;&#160;&#160;(0x0040u)  /* I2C Byte counter interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abcf889d04bb8c7e834a6c97919a27206"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCNACKIFG&#160;&#160;&#160;(0x0020u)  /* I2C NACK Condition interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1110f82dacad8e86491fe3a183ca6767"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCALIFG&#160;&#160;&#160;(0x0010u)  /* I2C Arbitration Lost interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a58eea93e916c37e9a53b1a867a952460"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTPIFG&#160;&#160;&#160;(0x0008u)  /* I2C STOP Condition interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adb0fe432e6af4f5e1e8074c10cfae5cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTTIFG&#160;&#160;&#160;(0x0004u)  /* I2C START Condition interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aef2318afb8008ff546c3a84c00863344"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIFG0&#160;&#160;&#160;(0x0002u)  /* I2C Transmit Interrupt Flag 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee25ddb379c33829a03433af934bdd7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIFG0&#160;&#160;&#160;(0x0001u)  /* I2C Receive Interrupt Flag 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a46f6de64041bdd0523af9d653bd3d939"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_NONE&#160;&#160;&#160;(0x0000u)   /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4774554e16714f447f43e917413e73af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_UART_UCRXIFG&#160;&#160;&#160;(0x0002u)   /* USCI UCRXIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40ab1fd995e5dd45d7b2264d7882c0a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_UART_UCTXIFG&#160;&#160;&#160;(0x0004u)   /* USCI UCTXIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7b004407145f98a46a558de25541f881"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_UART_UCSTTIFG&#160;&#160;&#160;(0x0006u)   /* USCI UCSTTIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac8662f6231a596d23d498d73b890e165"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_UART_UCTXCPTIFG&#160;&#160;&#160;(0x0008u)   /* USCI UCTXCPTIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeedbb8c2537fda4307cde48b272b9103"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_SPI_UCRXIFG&#160;&#160;&#160;(0x0002u)    /* USCI UCRXIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d8fbd96560e1146a9890b6087726c4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_SPI_UCTXIFG&#160;&#160;&#160;(0x0004u)    /* USCI UCTXIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8224b68ea3728b2f506e8866b7ebc805"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCALIFG&#160;&#160;&#160;(0x0002u)    /* USCI I2C Mode: UCALIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a596ff18ecfb547771443b154de66750f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCNACKIFG&#160;&#160;&#160;(0x0004u)    /* USCI I2C Mode: UCNACKIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acf6bc5e7c75434543c77f0feb69bfe6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCSTTIFG&#160;&#160;&#160;(0x0006u)    /* USCI I2C Mode: UCSTTIFG*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af5c1c13d3c62c626e11cffba71cad0ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCSTPIFG&#160;&#160;&#160;(0x0008u)    /* USCI I2C Mode: UCSTPIFG*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e8f516aad8259936da766f8b4093f7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCRXIFG3&#160;&#160;&#160;(0x000Au)    /* USCI I2C Mode: UCRXIFG3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ff4e463d9c3ea789361113775c34ada"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCTXIFG3&#160;&#160;&#160;(0x000Cu)    /* USCI I2C Mode: UCTXIFG3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a82c93ba2ae6f926cf5d4c6eefff9750d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCRXIFG2&#160;&#160;&#160;(0x000Eu)    /* USCI I2C Mode: UCRXIFG2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a631f062d8d50ff40b9956dccf5d2eef1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCTXIFG2&#160;&#160;&#160;(0x0010u)    /* USCI I2C Mode: UCTXIFG2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab33b81ceb0321a3aee5c1419a4422be3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCRXIFG1&#160;&#160;&#160;(0x0012u)    /* USCI I2C Mode: UCRXIFG1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e8c573d21174018d886085aad486686"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCTXIFG1&#160;&#160;&#160;(0x0014u)    /* USCI I2C Mode: UCTXIFG1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3a1403eee38b94e39b1a837451c6240"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCRXIFG0&#160;&#160;&#160;(0x0016u)    /* USCI I2C Mode: UCRXIFG0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae9432fb2b91c053289e71b33338ec97e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCTXIFG0&#160;&#160;&#160;(0x0018u)    /* USCI I2C Mode: UCTXIFG0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abf0348e728c3934e9e858570f3450144"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCBCNTIFG&#160;&#160;&#160;(0x001Au)    /* USCI I2C Mode: UCBCNTIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ade5a5696805599105b7e5584fd57f582"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCCLTOIFG&#160;&#160;&#160;(0x001Cu)    /* USCI I2C Mode: UCCLTOIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a06ade0875f7cb0e2d93817f87b0e6010"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCBIT9IFG&#160;&#160;&#160;(0x001Eu)    /* USCI I2C Mode: UCBIT9IFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2f66d5f7365b9a0577db65376442c5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_WDTCTL&#160;&#160;&#160;(0x000Cu)  /* Watchdog Timer Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad65c94424e3031e60d3b49463ff4f466"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_WDTCTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2f66d5f7365b9a0577db65376442c5d">OFS_WDTCTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d5bf66992071a3ca73295768e6e3b58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_WDTCTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#ad2f66d5f7365b9a0577db65376442c5d">OFS_WDTCTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a48d95a61a18a31b3b1f58d4dd748dc36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS0&#160;&#160;&#160;(0x0001u)  /* WDT - Timer Interval Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7267af954dbc64c6569376baf2624fcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS1&#160;&#160;&#160;(0x0002u)  /* WDT - Timer Interval Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81136418b6577d7314f0b47d32093401"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS2&#160;&#160;&#160;(0x0004u)  /* WDT - Timer Interval Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1f55bcfc2520cbd26b4caad641ae1c94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTCNTCL&#160;&#160;&#160;(0x0008u)  /* WDT - Timer Clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8515ee8943dee4b6402faffe8482266f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTTMSEL&#160;&#160;&#160;(0x0010u)  /* WDT - Timer Mode Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0206b1a722f01da26652f8b9403bf706"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTSSEL0&#160;&#160;&#160;(0x0020u)  /* WDT - Timer Clock Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0fa491348630f0b0001a24ec9a0d2df6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTSSEL1&#160;&#160;&#160;(0x0040u)  /* WDT - Timer Clock Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a828ad95ff2264e83fff9d2442e11d0a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTHOLD&#160;&#160;&#160;(0x0080u)  /* WDT - Timer hold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a114d6cf83a00f06631ef737d9924a9a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS0_L&#160;&#160;&#160;(0x0001u)  /* WDT - Timer Interval Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aadb79f695639192192b31748b58d4f00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS1_L&#160;&#160;&#160;(0x0002u)  /* WDT - Timer Interval Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeb4754dce12bd3d0beb711f1ed586597"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS2_L&#160;&#160;&#160;(0x0004u)  /* WDT - Timer Interval Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acabd203a418fdb3b55f4d39936e0ef00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTCNTCL_L&#160;&#160;&#160;(0x0008u)  /* WDT - Timer Clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acbf5c47b2c1b495728a47fca4cf218c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTTMSEL_L&#160;&#160;&#160;(0x0010u)  /* WDT - Timer Mode Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a68f120130540cb8b5a16b7308905618b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTSSEL0_L&#160;&#160;&#160;(0x0020u)  /* WDT - Timer Clock Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afcb1db0be8f682de13462aaab6828a66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTSSEL1_L&#160;&#160;&#160;(0x0040u)  /* WDT - Timer Clock Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae608f8908c8b88d33c871e8eb1f08809"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTHOLD_L&#160;&#160;&#160;(0x0080u)  /* WDT - Timer hold */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a23abcd1f3bd7f79a552481e21dc97f86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTPW&#160;&#160;&#160;(0x5A00u)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4344e99513ef0c97fe3d82e5f19fbce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS_0&#160;&#160;&#160;(0*0x0001u)  /* WDT - Timer Interval Select: /2G */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad419fd7daba845f5a844bb312128942d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS_1&#160;&#160;&#160;(1*0x0001u)  /* WDT - Timer Interval Select: /128M */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8f7c07569badf9caaa17c92878b60f79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS_2&#160;&#160;&#160;(2*0x0001u)  /* WDT - Timer Interval Select: /8192k */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afa486b8fb8a6c389a281ad295be2112e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS_3&#160;&#160;&#160;(3*0x0001u)  /* WDT - Timer Interval Select: /512k */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc674820fbf1a5caf571a0f1f1e561d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS_4&#160;&#160;&#160;(4*0x0001u)  /* WDT - Timer Interval Select: /32k */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad436e5db9e5d4644d0fea5e9e8974121"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS_5&#160;&#160;&#160;(5*0x0001u)  /* WDT - Timer Interval Select: /8192 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a59cdc6b85521efbc5670a68a322f9c59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS_6&#160;&#160;&#160;(6*0x0001u)  /* WDT - Timer Interval Select: /512 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71542fd9695a3cfec3db23112cf9c73d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS_7&#160;&#160;&#160;(7*0x0001u)  /* WDT - Timer Interval Select: /64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace554c323bb109ac5eeb11331face467"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS__2G&#160;&#160;&#160;(0*0x0001u)  /* WDT - Timer Interval Select: /2G */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e20ac12d3387bea286e5727221231f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS__128M&#160;&#160;&#160;(1*0x0001u)  /* WDT - Timer Interval Select: /128M */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a112e314dca55be7d8a165b98035695ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS__8192K&#160;&#160;&#160;(2*0x0001u)  /* WDT - Timer Interval Select: /8192k */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd6f768026df1be247dce267b9acf01f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS__512K&#160;&#160;&#160;(3*0x0001u)  /* WDT - Timer Interval Select: /512k */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4e447b7eb99626de9023dfd45a7ff24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS__32K&#160;&#160;&#160;(4*0x0001u)  /* WDT - Timer Interval Select: /32k */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0441912e98d06ff722fa49df8497d118"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS__8192&#160;&#160;&#160;(5*0x0001u)  /* WDT - Timer Interval Select: /8192 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0cd332ff8ac6ea6470703013eefd5d94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS__512&#160;&#160;&#160;(6*0x0001u)  /* WDT - Timer Interval Select: /512 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2be71b51892d0d8df2970df699f4d45f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS__64&#160;&#160;&#160;(7*0x0001u)  /* WDT - Timer Interval Select: /64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa3e5e48fd896c1bb1b5a8f5a87aacbd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTSSEL_0&#160;&#160;&#160;(0*0x0020u)  /* WDT - Timer Clock Source Select: SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3823c38958f53abb4cdcae9ad063471"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTSSEL_1&#160;&#160;&#160;(1*0x0020u)  /* WDT - Timer Clock Source Select: ACLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9b0f69147bc04a806056d23711d3e883"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTSSEL_2&#160;&#160;&#160;(2*0x0020u)  /* WDT - Timer Clock Source Select: VLO_CLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae34548009de80f955195f27ecf843dea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTSSEL_3&#160;&#160;&#160;(3*0x0020u)  /* WDT - Timer Clock Source Select: reserved */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a85cee2c94cc958d2b37b8944d071e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTSSEL__SMCLK&#160;&#160;&#160;(0*0x0020u)  /* WDT - Timer Clock Source Select: SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a894b918149fa06ef63d0a4ca835287f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTSSEL__ACLK&#160;&#160;&#160;(1*0x0020u)  /* WDT - Timer Clock Source Select: ACLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a61e6baec23528e9b6eb9a2ba37a7fa38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTSSEL__VLO&#160;&#160;&#160;(2*0x0020u)  /* WDT - Timer Clock Source Select: VLO_CLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ad7fce92237f747de12fe7c4b39bc04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MDLY_32&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>)                         /* 32ms interval (default) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4ec025dd4289bf1e2083e0563136268b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MDLY_8&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)                  /* 8ms     &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace11c301d6e1e3162b1239d645e97c5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MDLY_0_5&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>)                  /* 0.5ms   &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab02c656e88af035996ea5917077426bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MDLY_0_064&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)           /* 0.064ms &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1344f6dc6d787174163e1b46473428b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ADLY_1000&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>)                /* 1000ms  &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1031d4a9a951dd04b6c2bafe5875ac2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ADLY_250&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)         /* 250ms   &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a125e7b704eaea55d87677f75bdb29feb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ADLY_16&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>)         /* 16ms    &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a58991561855e4927b3ffb5c407765859"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ADLY_1_9&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)  /* 1.9ms   &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8b86276617a1a7feebb81218ab4cd3b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MRST_32&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>)                                  /* 32ms interval (default) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a15214cc0e5d6c6834399c3a7c40386e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MRST_8&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)                           /* 8ms     &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e377d6605a1694ad61a723b8941b206"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MRST_0_5&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>)                           /* 0.5ms   &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a799f88f6dae1d6cb6fb57b6e61fdefef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MRST_0_064&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)                    /* 0.064ms &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad8076d3f6c36282c3e866c910717b3ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ARST_1000&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>)                         /* 1000ms  &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa4545588dd3b5430f07b9b3397c70698"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ARST_250&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)                  /* 250ms   &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3dd4fb072594e97a48042f9716180c08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ARST_16&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>)                  /* 16ms    &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac28cfe91830b1e7f71269bf39f307928"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ARST_1_9&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a0206b1a722f01da26652f8b9403bf706">WDTSSEL0</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a81136418b6577d7314f0b47d32093401">WDTIS2</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>+<a class="el" href="_i_a_r_2msp430f5xx__6xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)           /* 1.9ms   &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0bc48132eb990536a25383fd032baeec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __MSP430_HAS_TLV__&#160;&#160;&#160;/* Definition to show that Module is available */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a90ebe81c73e5c54216ddfd624972a1e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_BASE&#160;&#160;&#160;__MSP430_BASEADDRESS_TLV__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f2902197dc6ef9f691916b1454006ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_START&#160;&#160;&#160;(0x1A08u)    /* Start Address of the TLV structure */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac95ecb647a4c1f1cc41685af4248b58d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_END&#160;&#160;&#160;(0x1AFFu)    /* End Address of the TLV structure */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adfce44c423e1a442442325211403dbd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_LDTAG&#160;&#160;&#160;(0x01)      /*  Legacy descriptor (1xx, 2xx, 4xx families) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aece20c9fedfc40f829fba7bbe11c4772"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_PDTAG&#160;&#160;&#160;(0x02)      /*  Peripheral discovery descriptor */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afc5e3f9b2bccb75bad5652c44e395dac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_Reserved3&#160;&#160;&#160;(0x03)      /*  Future usage */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4741ab60ec343caf1f262d2aa942f43f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_Reserved4&#160;&#160;&#160;(0x04)      /*  Future usage */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afe47d4196e2c9ea6638a7e946b4d43a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_BLANK&#160;&#160;&#160;(0x05)      /*  Blank descriptor */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae44afc4b678039295dddb989012aa0c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_Reserved6&#160;&#160;&#160;(0x06)      /*  Future usage */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a22a9fa59a7d8e3727234864bcb82c316"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_Reserved7&#160;&#160;&#160;(0x07)      /*  Serial Number */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeaec1507ca60b9cefdd050d3d8760778"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_DIERECORD&#160;&#160;&#160;(0x08)      /*  Die Record  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a74b01a17793b5bde9e6e16001996e3b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_ADCCAL&#160;&#160;&#160;(0x11)      /*  ADC12 calibration */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a705977844312a275696f04a03d0f8342"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_ADC12CAL&#160;&#160;&#160;(0x11)      /*  ADC12 calibration */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee14810940aa9ee4f2543886d1cb2253"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_REFCAL&#160;&#160;&#160;(0x12)      /*  REF calibration */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a437b56896ac8bbd6a752a8a41c9af769"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_ADC10CAL&#160;&#160;&#160;(0x13)      /*  ADC10 calibration */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4673c48d6981b108694ce0085ca04170"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_TIMERDCAL&#160;&#160;&#160;(0x15)      /*  TIMER_D calibration */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace35a875a10e42a450af150d7ee54788"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_TAGEXT&#160;&#160;&#160;(0xFE)      /*  Tag extender */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a5e6daa859fbdab835deb50cc02d935"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_TAGEND&#160;&#160;&#160;(0xFF)      /*  Tag End of Table */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<hr size="1" /><small>
Copyright  2014, Texas Instruments Incorporated</small>
</body>
</html>
