                        ;File generated by dasmZ80.jar Z80 disassembler from ..\src\test\resources\MemodyneM80.bin
                        ;
                        ;I/O addresses:
0003            port03  EQU  0x03
0008            port08  EQU  0x08
0009            port09  EQU  0x09
000A            port0A  EQU  0x0A
000B            port0B  EQU  0x0B
000C            port0C  EQU  0x0C
000D            port0D  EQU  0x0D
000E            port0E  EQU  0x0E
000F            port0F  EQU  0x0F
0010            port10  EQU  0x10           ;SIO channel A, data register.
0011            SIO_A_C EQU  0x11           ;SIO channel A, command register.
                        ;SIO channel A, command register is initialised with (see 0x0321: 0x0322, 0x0324..0x032F):
                        ;0x6E = 0156 -> Reset Rx CRC checker, Reset TxInt Pending, select register 6.
                        ;0x01 -> Transmit sync char (external sync mode).
                        ;0x04 = 0004 -> Select register 4.
                        ;0x30 = 0011.0000 ->
                        ;       D0=0:Parity disabled.
                        ;       D1=0:Parity odd.
                        ;      D32=00:sync modes.
                        ;      D54=11:External sync mode.
                        ;      D76=00:data rate = clock/1.
                        ;0x03 = 0003 -> Select register 3.
                        ;0xD9 = 1101.1001
                        ;       D0=1:Receiver enabled.
                        ;       D1=0:Sync character load enabled.
                        ;       D2=0:SDLC Address search mode disabled.
                        ;       D3=1:Receiver CRC enabled.
                        ;       D4=1:Hunt fase started.
                        ;       D5=0:DCD/CTS auto disabled.
                        ;      D76=11:8 bits/character.
                        ;0x05 = 0005 -> Select register 5.
                        ;0xEE = 1110.1110
                        ;       D0=0:Transmitter CRC disabled.
                        ;       D1=1:nRTS active (low).
                        ;       D2=1:CRC is CRC-16.
                        ;       D3=1:Transmitter enabled.
                        ;       D4=0:when idle, TxD returns to mark.
                        ;      D65=11:External sync mode.
                        ;       D7=1:nDTR active (low).
                        ;0x01 = 0001 -> Select register 1.
                        ;0x1F = 0001.1111
                        ;       D0=1:External interrupts enabled.
                        ;       D1=1:Transmit interrupt enabled.
                        ;       D2=1:Status affects vector (8 vectors).
                        ;      D43=11:Interrupt on each Rx character; parity doesn't affect vector.
                        ;       D5=0:Wait/ready on transmit buffer empty/full.
                        ;       D6=0:Wait/ready is open drain/low active.
                        ;       D7=0:Wait/ready disabled.
                        ;0x06 = 0006 -> Select register 6.
                        ;0xAA -> Transmit sync character (in external sync mode).
                        ;0x07 = 0007 -> Select register 7.
                        ;0xAA -> Not used in external sync mode.
0012            port12  EQU  0x12           ;SIO channel B, data register.
0013            SIO_B_C EQU  0x13           ;SIO channel B, command register.
                        ;SIO channel B, command register is initialised with (see 0x0325: 0x0326, 0x031A..0x0323):
                        ;0x30 = 0060 -> Error reset.
                        ;0x03 = 0003 -> Select register 3.
                        ;0x02 = 0000.0010 ->
                        ;       D0=0:Receiver disabled.
                        ;       D1=1:Sync character load disabled.
                        ;       D2=0:SDLC Address search mode disabled.
                        ;       D3=0:Receiver CRC disabled.
                        ;       D4=0:Hunt fase disabled.
                        ;       D5=0:DCD/CTS auto disabled.
                        ;      D76=00:5 bits/character.
                        ;0x30 = 0060 -> Error reset.
                        ;0x04 = 0004 -> Select register 4.
                        ;0xC4 = 1100.0100 ->
                        ;       D0=0:Parity disabled.
                        ;       D1=0:Parity odd.
                        ;      D32=01:1 stop bit.
                        ;      D54=00:8 bit programmed sync.
                        ;      D76=11:data rate = clock/64.
                        ;0x03 = 0003 -> Select register 3.
                        ;0xC1 = 1100.0001 ->
                        ;       D0=1:Receiver enabled.
                        ;       D1=0:Sync character load enabled.
                        ;       D2=0:SDLC Address search mode disabled.
                        ;       D3=0:Receiver CRC disabled.
                        ;       D4=0:Hunt fase disabled.
                        ;       D5=0:DCD/CTS auto disabled.
                        ;      D76=11:8 bits/character.
                        ;0x05 = 0005 -> Select register 5.
                        ;0x6E = 0110.1110
                        ;       D0=0:Transmitter CRC disabled.
                        ;       D1=1:nRTS active (low).
                        ;       D2=1:CRC is CRC-16.
                        ;       D3=1:Transmitter enabled.
                        ;       D4=0:when idle, TxD returns to mark.
                        ;      D65=11:External sync mode.
                        ;       D7=0:nDTR is not active (high).
                        ;0x01 = 0001 -> Select register 1.
                        ;0x1F = 0001.1111 ->
                        ;       D0=1:External interrupts enabled.
                        ;       D1=1:Transmit interrupt enabled.
                        ;       D2=1:Status affects vector (8 vectors).
                        ;      D43=11:Interrupt on each Rx character; parity doesn't affect vector.
                        ;       D5=0:Wait/ready on transmit buffer empty/full.
                        ;       D6=0:Wait/ready is open drain/low active.
                        ;       D7=0:Wait/ready disabled.
                        ;
                        ;Memory addresses:
1B00            vectors EQU  0x1B00         ;Base address for interrupt vector table. This byte initialised to 0xD8.
1B01            lbl1B01 EQU  0x1B01         ;Initialised to  0x06.
1B02            lbl1B02 EQU  0x1B02         ;Initialised to  0x00.
1B03            lbl1B03 EQU  0x1B03         ;Initialised to  0x04.
1B04            lbl1B04 EQU  0x1B04         ;Initialised to  0x80.
1B05            lbl1B05 EQU  0x1B05         ;Initialised to  0x04.
1B07            lbl1B07 EQU  0x1B07
1B08            lbl1B08 EQU  0x1B08
1B0C            lbl1B0C EQU  0x1B0C
1B0D            lbl1B0D EQU  0x1B0D
1B0E            lbl1B0E EQU  0x1B0E
1B0F            ioInit  EQU  0x1B0F         ;Base address for IO-device initialisation constants.
1B1A            ioReset EQU  0x1B1A         ;Base address for IO-device reset constants.
1B21            lbl1B21 EQU  0x1B21
1B29            lbl1B29 EQU  0x1B29
1B4E            lbl1B4E EQU  0x1B4E
1B50            lbl1B50 EQU  0x1B50
1B52            lbl1B52 EQU  0x1B52
1B54            lbl1B54 EQU  0x1B54
1B56            lbl1B56 EQU  0x1B56
1B58            lbl1B58 EQU  0x1B58
1B5A            lbl1B5A EQU  0x1B5A
1B5B            lbl1B5B EQU  0x1B5B
1B5C            lbl1B5C EQU  0x1B5C
1B62            lbl1B62 EQU  0x1B62
1B65            lbl1B65 EQU  0x1B65
1B66            lbl1B66 EQU  0x1B66
1B90            counter EQU  0x1B90         ;?
1C00            topOfRAM EQU 0x1C00         ;Top of available memory.
2001            lbl2001 EQU  0x2001
2100            lbl2100 EQU  0x2100
2201            lbl2201 EQU  0x2201
2401            lbl2401 EQU  0x2401
2600            lbl2600 EQU  0x2600
2601            lbl2601 EQU  0x2601
C103            lblC103 EQU  0xC103
CBCA            lblCBCA EQU  0xCBCA
DA03            lblDA03 EQU  0xDA03
                        ;
                        ;Constants:
0054            vecSize EQU  topOfVec-org_vec;Size of ROM based original values for vector table.
0A13            cIniP13 EQU  10*256+SIO_B_C ;send 10 bytes to SIO_B_C.
0C08            c12ports EQU 12*256+port08  ;Initialize 12 ports starting with port18.
0C11            cIniP11 EQU  12*256+SIO_A_C ;send 12 bytes to SIO_A_C.
                        ;
                        ; CPU   : Z80
                        ; Memory: 1K RAM  at 0x1800..0x1bff ?
                        ; IO    : Z80 SIO at 0x10..0x13 ?
                        ;         Z80 CTC at ?
                        ;
0000            reset   ENTRY 0x0000        ;entry point after reset.
