$date
	Sat May 14 22:31:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module FullAdderTB $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module dut1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1!
1#
#20
0#
1$
#30
1"
0!
1#
#40
0"
1!
0#
0$
1%
#50
1"
0!
1#
#60
0#
1$
#70
1!
1#
#90
