// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.4
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="combiner_top,hls_ip_2013_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}" *)

module combiner_top (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        master_portA_req_din,
        master_portA_req_full_n,
        master_portA_req_write,
        master_portA_rsp_empty_n,
        master_portA_rsp_read,
        master_portA_address,
        master_portA_datain,
        master_portA_dataout,
        master_portA_size,
        data_points_in_addr,
        kernel_info_in_addr,
        centres_out_addr,
        distortion_out,
        n,
        k
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   master_portA_req_din;
input   master_portA_req_full_n;
output   master_portA_req_write;
input   master_portA_rsp_empty_n;
output   master_portA_rsp_read;
output  [31:0] master_portA_address;
input  [31:0] master_portA_datain;
output  [31:0] master_portA_dataout;
output  [31:0] master_portA_size;
input  [31:0] data_points_in_addr;
input  [31:0] kernel_info_in_addr;
input  [31:0] centres_out_addr;
output  [31:0] distortion_out;
input  [31:0] n;
input  [31:0] k;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg master_portA_req_din;
reg master_portA_req_write;
reg master_portA_rsp_read;
reg[31:0] master_portA_address;
reg[31:0] master_portA_size;
reg   [4:0] ap_CS_fsm = 5'b00000;
reg   [31:0] data_points_in_addr0data_reg = 32'b00000000000000000000000000000000;
reg    data_points_in_addr0vld_reg = 1'b0;
reg    data_points_in_addr0ack_out;
reg   [31:0] kernel_info_in_addr0data_reg = 32'b00000000000000000000000000000000;
reg    kernel_info_in_addr0vld_reg = 1'b0;
reg    kernel_info_in_addr0ack_out;
reg   [31:0] centres_out_addr0data_reg = 32'b00000000000000000000000000000000;
reg    centres_out_addr0vld_reg = 1'b0;
reg    centres_out_addr0ack_out;
reg   [31:0] distortion_out1data_reg = 32'b00000000000000000000000000000000;
reg    distortion_out1vld_reg = 1'b0;
reg    distortion_out1vld_in;
reg    distortion_out1ack_in;
reg   [31:0] n0data_reg = 32'b00000000000000000000000000000000;
reg    n0vld_reg = 1'b0;
reg    n0ack_out;
reg   [31:0] k0data_reg = 32'b00000000000000000000000000000000;
reg    k0vld_reg = 1'b0;
reg    k0ack_out;
reg   [5:0] indvar_reg_483;
reg   [5:0] ap_reg_ppstg_indvar_reg_483_pp1_it1;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
reg    ap_reg_ppiten_pp1_it2 = 1'b0;
reg    ap_reg_ppiten_pp1_it3 = 1'b0;
reg    ap_reg_ppiten_pp1_it4 = 1'b0;
reg    ap_reg_ppiten_pp1_it5 = 1'b0;
reg   [0:0] exitcond9_reg_1097;
reg   [0:0] ap_reg_ppstg_exitcond9_reg_1097_pp1_it5;
reg    ap_sig_bdd_218;
reg    ap_reg_ppiten_pp1_it6 = 1'b0;
reg    ap_reg_ppiten_pp1_it7 = 1'b0;
reg   [5:0] ap_reg_ppstg_indvar_reg_483_pp1_it2;
reg   [5:0] ap_reg_ppstg_indvar_reg_483_pp1_it3;
reg   [5:0] ap_reg_ppstg_indvar_reg_483_pp1_it4;
reg   [5:0] ap_reg_ppstg_indvar_reg_483_pp1_it5;
reg   [5:0] ap_reg_ppstg_indvar_reg_483_pp1_it6;
reg   [5:0] indvar2_reg_495;
reg   [5:0] ap_reg_ppstg_indvar2_reg_495_pp2_it1;
reg    ap_reg_ppiten_pp2_it0 = 1'b0;
reg    ap_reg_ppiten_pp2_it1 = 1'b0;
reg    ap_reg_ppiten_pp2_it2 = 1'b0;
reg    ap_reg_ppiten_pp2_it3 = 1'b0;
reg    ap_reg_ppiten_pp2_it4 = 1'b0;
reg    ap_reg_ppiten_pp2_it5 = 1'b0;
reg   [0:0] exitcond1_reg_1116;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_1116_pp2_it5;
reg    ap_sig_bdd_251;
reg    ap_reg_ppiten_pp2_it6 = 1'b0;
reg    ap_reg_ppiten_pp2_it7 = 1'b0;
reg   [5:0] ap_reg_ppstg_indvar2_reg_495_pp2_it2;
reg   [5:0] ap_reg_ppstg_indvar2_reg_495_pp2_it3;
reg   [5:0] ap_reg_ppstg_indvar2_reg_495_pp2_it4;
reg   [5:0] ap_reg_ppstg_indvar2_reg_495_pp2_it5;
reg   [5:0] ap_reg_ppstg_indvar2_reg_495_pp2_it6;
reg   [31:0] total_distortion_reg_518;
reg   [31:0] i5_reg_530;
reg   [29:0] indvar1_reg_553;
reg   [31:0] reg_565;
wire   [8:0] i_1_fu_577_p2;
wire   [32:0] tmp_5_cast_fu_601_p1;
reg   [32:0] tmp_5_cast_reg_1078;
wire   [32:0] tmp_cast_fu_614_p1;
reg   [32:0] tmp_cast_reg_1083;
reg   [31:0] master_portA_addr_reg_1091;
wire   [0:0] tmp_3_fu_618_p2;
wire   [0:0] exitcond9_fu_654_p2;
reg   [0:0] ap_reg_ppstg_exitcond9_reg_1097_pp1_it1;
reg   [0:0] ap_reg_ppstg_exitcond9_reg_1097_pp1_it2;
reg   [0:0] ap_reg_ppstg_exitcond9_reg_1097_pp1_it3;
reg   [0:0] ap_reg_ppstg_exitcond9_reg_1097_pp1_it4;
reg   [0:0] ap_reg_ppstg_exitcond9_reg_1097_pp1_it6;
wire   [5:0] indvar_next_fu_660_p2;
reg   [5:0] indvar_next_reg_1101;
wire   [0:0] isIter0_fu_666_p2;
reg   [0:0] isIter0_reg_1106;
reg   [31:0] master_portA_addr_1_reg_1110;
wire   [0:0] exitcond1_fu_702_p2;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_1116_pp2_it1;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_1116_pp2_it2;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_1116_pp2_it3;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_1116_pp2_it4;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_1116_pp2_it6;
wire   [5:0] indvar_next2_fu_708_p2;
reg   [5:0] indvar_next2_reg_1120;
wire   [0:0] isIter1_fu_714_p2;
reg   [0:0] isIter1_reg_1125;
wire   [0:0] exitcond6_fu_725_p2;
reg   [0:0] exitcond6_reg_1129;
wire   [4:0] i_3_fu_731_p2;
reg   [4:0] i_3_reg_1133;
wire   [3:0] tmp_36_fu_741_p1;
reg   [3:0] tmp_36_reg_1138;
wire   [6:0] tmp_22_fu_768_p2;
reg   [6:0] tmp_22_reg_1148;
wire   [31:0] p_buffer_q0;
reg   [31:0] p_buffer_load_reg_1168;
wire   [31:0] p_buffer_q1;
reg   [31:0] p_buffer_load_1_reg_1173;
reg   [7:0] centre_buffer_count_addr_2_reg_1183;
reg   [7:0] centre_buffer_sum_sq_addr_2_reg_1188;
reg   [7:0] centre_buffer_0_wgtCent_value_addr_2_reg_1193;
reg   [7:0] centre_buffer_1_wgtCent_value_addr_2_reg_1198;
reg   [7:0] centre_buffer_2_wgtCent_value_addr_2_reg_1203;
wire   [31:0] b_1_fu_866_p2;
wire   [0:0] tmp_1_fu_872_p2;
reg   [0:0] tmp_1_reg_1213;
reg    ap_reg_ppiten_pp4_it0 = 1'b0;
reg    ap_reg_ppiten_pp4_it1 = 1'b0;
reg    ap_reg_ppiten_pp4_it2 = 1'b0;
reg    ap_reg_ppiten_pp4_it3 = 1'b0;
reg    ap_reg_ppiten_pp4_it4 = 1'b0;
reg    ap_reg_ppiten_pp4_it5 = 1'b0;
reg    ap_reg_ppiten_pp4_it6 = 1'b0;
reg    ap_reg_ppiten_pp4_it7 = 1'b0;
reg    ap_reg_ppiten_pp4_it8 = 1'b0;
reg    ap_reg_ppiten_pp4_it9 = 1'b0;
reg    ap_reg_ppiten_pp4_it10 = 1'b0;
reg    ap_reg_ppiten_pp4_it11 = 1'b0;
reg    ap_reg_ppiten_pp4_it12 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_1213_pp4_it1;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_1213_pp4_it2;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_1213_pp4_it3;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_1213_pp4_it4;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_1213_pp4_it5;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_1213_pp4_it6;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_1213_pp4_it7;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_1213_pp4_it8;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_1213_pp4_it9;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_1213_pp4_it10;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_1213_pp4_it11;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_1213_pp4_it12;
wire   [31:0] i_2_fu_877_p2;
reg   [31:0] i_2_reg_1217;
wire   [63:0] tmp_8_fu_883_p1;
reg   [63:0] tmp_8_reg_1222;
wire   [31:0] tmp_11_fu_894_p2;
reg   [31:0] tmp_11_reg_1235;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_1235_pp4_it1;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_1235_pp4_it2;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_1235_pp4_it3;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_1235_pp4_it4;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_1235_pp4_it5;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_1235_pp4_it6;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_1235_pp4_it7;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_1235_pp4_it8;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_1235_pp4_it9;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_1235_pp4_it10;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_1235_pp4_it11;
reg   [31:0] ap_reg_ppstg_tmp_11_reg_1235_pp4_it12;
wire   [0:0] tmp_13_fu_900_p2;
reg   [0:0] tmp_13_reg_1242;
wire   [31:0] centre_buffer_count_q0;
reg   [31:0] count_reg_1246;
wire   [31:0] i_count_fu_910_p3;
reg   [31:0] i_count_reg_1262;
wire   [31:0] centre_buffer_0_wgtCent_value_q0;
wire   [31:0] total_distortion_2_fu_924_p2;
reg   [31:0] total_distortion_2_reg_1284;
wire   [31:0] centre_buffer_1_wgtCent_value_q0;
wire   [31:0] centre_buffer_2_wgtCent_value_q0;
reg   [31:0] centre_buffer_2_wgtCent_value_load_reg_1295;
reg   [31:0] master_portA_addr_2_reg_1300;
wire   [29:0] tmp_38_add_i32_shr_fu_1006_p4;
reg   [29:0] tmp_38_add_i32_shr_reg_1305;
wire   [31:0] tmp_25_fu_1016_p1;
reg   [31:0] tmp_25_reg_1310;
wire   [0:0] exitcond_fu_1020_p2;
reg   [0:0] exitcond_reg_1315;
reg    ap_reg_ppiten_pp5_it0 = 1'b0;
reg    ap_reg_ppiten_pp5_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_1315_pp5_it1;
reg    ap_sig_bdd_565;
reg    ap_reg_ppiten_pp5_it2 = 1'b0;
wire   [29:0] indvar_next1_fu_1025_p2;
wire   [0:0] isIter_fu_1036_p2;
reg   [0:0] isIter_reg_1329;
reg   [0:0] ap_reg_ppstg_isIter_reg_1329_pp5_it1;
wire   [31:0] c_buffer_q0;
reg   [31:0] c_buffer_load_reg_1333;
reg   [7:0] centre_buffer_0_wgtCent_value_address0;
reg    centre_buffer_0_wgtCent_value_ce0;
reg    centre_buffer_0_wgtCent_value_we0;
reg   [31:0] centre_buffer_0_wgtCent_value_d0;
reg   [7:0] centre_buffer_1_wgtCent_value_address0;
reg    centre_buffer_1_wgtCent_value_ce0;
reg    centre_buffer_1_wgtCent_value_we0;
reg   [31:0] centre_buffer_1_wgtCent_value_d0;
reg   [7:0] centre_buffer_2_wgtCent_value_address0;
reg    centre_buffer_2_wgtCent_value_ce0;
reg    centre_buffer_2_wgtCent_value_we0;
reg   [31:0] centre_buffer_2_wgtCent_value_d0;
reg   [7:0] centre_buffer_sum_sq_address0;
reg    centre_buffer_sum_sq_ce0;
reg    centre_buffer_sum_sq_we0;
reg   [31:0] centre_buffer_sum_sq_d0;
wire   [31:0] centre_buffer_sum_sq_q0;
reg   [7:0] centre_buffer_count_address0;
reg    centre_buffer_count_ce0;
reg    centre_buffer_count_we0;
reg   [31:0] centre_buffer_count_d0;
reg   [4:0] i_buffer_address0;
reg    i_buffer_ce0;
reg    i_buffer_we0;
wire   [31:0] i_buffer_d0;
wire   [31:0] i_buffer_q0;
reg   [5:0] p_buffer_address0;
reg    p_buffer_ce0;
reg    p_buffer_we0;
wire   [31:0] p_buffer_d0;
reg   [5:0] p_buffer_address1;
reg    p_buffer_ce1;
reg   [9:0] c_buffer_address0;
reg    c_buffer_ce0;
reg    c_buffer_we0;
reg   [31:0] c_buffer_d0;
reg   [8:0] i_reg_460;
wire   [0:0] exitcond8_fu_571_p2;
reg   [31:0] b_reg_471;
reg   [5:0] indvar_phi_fu_487_p4;
reg   [5:0] indvar2_phi_fu_499_p4;
reg   [4:0] i1_reg_507;
reg   [31:0] total_distortion_phi_fu_522_p4;
reg   [31:0] i5_phi_fu_534_p4;
reg   [31:0] total_distortion_1_reg_541;
wire   [63:0] tmp_2_fu_583_p1;
wire   [63:0] tmp_26_fu_672_p1;
wire   [63:0] tmp_34_fu_720_p1;
wire   [63:0] tmp_19_fu_751_p1;
wire   [63:0] tmp_30_fu_778_p1;
wire   [63:0] tmp_29_1_fu_793_p1;
wire   [63:0] tmp_21_fu_805_p1;
wire   [63:0] tmp_29_2_fu_819_p1;
wire   [63:0] tmp_27_fu_824_p1;
wire   [63:0] tmp_12_fu_941_p1;
wire   [63:0] tmp_26_1_fu_950_p1;
wire   [63:0] tmp_26_2_fu_960_p1;
wire   [63:0] tmp_28_fu_1031_p1;
wire   [63:0] p_sum_cast_fu_644_p1;
wire   [63:0] p_sum1_cast_fu_692_p1;
wire   [63:0] tmp_15_fu_974_p1;
wire   [31:0] tmp_31_fu_833_p2;
wire   [31:0] tmp_32_fu_840_p2;
wire   [31:0] tmp_33_fu_847_p2;
wire   [31:0] tmp_43_1_fu_853_p2;
wire   [31:0] tmp_43_2_fu_859_p2;
wire   [31:0] grp_fu_917_p2;
wire   [31:0] grp_fu_930_p2;
wire   [31:0] grp_fu_936_p2;
wire   [29:0] tmp_5_fu_592_p4;
wire   [29:0] tmp_s_fu_605_p4;
wire   [31:0] tmp_10_fu_623_p2;
wire   [31:0] tmp_6_fu_629_p2;
wire   [32:0] tmp_7_cast_fu_635_p1;
wire   [32:0] p_sum_fu_639_p2;
wire   [31:0] tmp_35_fu_677_p2;
wire   [32:0] tmp_11_cast_fu_683_p1;
wire   [32:0] p_sum1_fu_687_p2;
wire   [4:0] tmp_37_fu_745_p2;
wire   [5:0] p_shl4_fu_756_p3;
wire   [6:0] p_shl4_cast_fu_764_p1;
wire   [6:0] i1_cast2_fu_737_p1;
wire   [31:0] tmp_30_fu_778_p0;
wire   [6:0] tmp_28_1_fu_783_p2;
wire   [31:0] tmp_29_1_fu_793_p0;
wire   [4:0] tmp_20_fu_798_p3;
wire   [6:0] tmp_28_2_fu_810_p2;
wire   [31:0] tmp_29_2_fu_819_p0;
wire   [31:0] tmp_17_fu_888_p2;
wire   [0:0] tmp_9_fu_905_p2;
wire   [31:0] grp_fu_917_p0;
wire   [31:0] grp_fu_917_p1;
wire   [31:0] grp_fu_930_p0;
wire   [31:0] grp_fu_930_p1;
wire   [31:0] grp_fu_936_p0;
wire   [31:0] grp_fu_936_p1;
wire   [31:0] tmp_25_1_fu_945_p2;
wire   [31:0] tmp_25_2_fu_955_p2;
wire   [29:0] tmp_14_fu_965_p4;
wire   [31:0] tmp_18_fu_984_p2;
wire   [31:0] tmp_16_fu_989_p2;
wire   [31:0] tmp_23_fu_994_p2;
wire   [31:0] tmp_24_fu_1000_p2;
wire    grp_fu_917_ce;
wire    grp_fu_930_ce;
wire    grp_fu_936_ce;
reg   [4:0] ap_NS_fsm;
reg    ap_sig_bdd_1186;
reg    ap_sig_bdd_1189;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 5'b00000;
parameter    ap_ST_st2_fsm_1 = 5'b1;
parameter    ap_ST_st3_fsm_2 = 5'b10;
parameter    ap_ST_st4_fsm_3 = 5'b11;
parameter    ap_ST_st5_fsm_4 = 5'b100;
parameter    ap_ST_pp1_stg0_fsm_5 = 5'b101;
parameter    ap_ST_st14_fsm_6 = 5'b110;
parameter    ap_ST_pp2_stg0_fsm_7 = 5'b111;
parameter    ap_ST_st23_fsm_8 = 5'b1000;
parameter    ap_ST_st24_fsm_9 = 5'b1001;
parameter    ap_ST_st25_fsm_10 = 5'b1010;
parameter    ap_ST_st26_fsm_11 = 5'b1011;
parameter    ap_ST_pp4_stg0_fsm_12 = 5'b1100;
parameter    ap_ST_pp4_stg1_fsm_13 = 5'b1101;
parameter    ap_ST_pp4_stg2_fsm_14 = 5'b1110;
parameter    ap_ST_st66_fsm_15 = 5'b1111;
parameter    ap_ST_pp5_stg0_fsm_16 = 5'b10000;
parameter    ap_ST_st70_fsm_17 = 5'b10001;
parameter    ap_ST_st71_fsm_18 = 5'b10010;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv30_0 = 30'b000000000000000000000000000000;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv9_100 = 9'b100000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv6_30 = 6'b110000;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv7_2 = 7'b10;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv30_1 = 30'b1;
parameter    ap_true = 1'b1;


combiner_top_centre_buffer_0_wgtCent_value #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
centre_buffer_0_wgtCent_value_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( centre_buffer_0_wgtCent_value_address0 ),
    .ce0( centre_buffer_0_wgtCent_value_ce0 ),
    .we0( centre_buffer_0_wgtCent_value_we0 ),
    .d0( centre_buffer_0_wgtCent_value_d0 ),
    .q0( centre_buffer_0_wgtCent_value_q0 )
);

combiner_top_centre_buffer_0_wgtCent_value #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
centre_buffer_1_wgtCent_value_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( centre_buffer_1_wgtCent_value_address0 ),
    .ce0( centre_buffer_1_wgtCent_value_ce0 ),
    .we0( centre_buffer_1_wgtCent_value_we0 ),
    .d0( centre_buffer_1_wgtCent_value_d0 ),
    .q0( centre_buffer_1_wgtCent_value_q0 )
);

combiner_top_centre_buffer_0_wgtCent_value #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
centre_buffer_2_wgtCent_value_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( centre_buffer_2_wgtCent_value_address0 ),
    .ce0( centre_buffer_2_wgtCent_value_ce0 ),
    .we0( centre_buffer_2_wgtCent_value_we0 ),
    .d0( centre_buffer_2_wgtCent_value_d0 ),
    .q0( centre_buffer_2_wgtCent_value_q0 )
);

combiner_top_centre_buffer_0_wgtCent_value #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
centre_buffer_sum_sq_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( centre_buffer_sum_sq_address0 ),
    .ce0( centre_buffer_sum_sq_ce0 ),
    .we0( centre_buffer_sum_sq_we0 ),
    .d0( centre_buffer_sum_sq_d0 ),
    .q0( centre_buffer_sum_sq_q0 )
);

combiner_top_centre_buffer_0_wgtCent_value #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
centre_buffer_count_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( centre_buffer_count_address0 ),
    .ce0( centre_buffer_count_ce0 ),
    .we0( centre_buffer_count_we0 ),
    .d0( centre_buffer_count_d0 ),
    .q0( centre_buffer_count_q0 )
);

combiner_top_i_buffer #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
i_buffer_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( i_buffer_address0 ),
    .ce0( i_buffer_ce0 ),
    .we0( i_buffer_we0 ),
    .d0( i_buffer_d0 ),
    .q0( i_buffer_q0 )
);

combiner_top_p_buffer #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
p_buffer_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( p_buffer_address0 ),
    .ce0( p_buffer_ce0 ),
    .we0( p_buffer_we0 ),
    .d0( p_buffer_d0 ),
    .q0( p_buffer_q0 ),
    .address1( p_buffer_address1 ),
    .ce1( p_buffer_ce1 ),
    .q1( p_buffer_q1 )
);

combiner_top_c_buffer #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
c_buffer_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( c_buffer_address0 ),
    .ce0( c_buffer_ce0 ),
    .we0( c_buffer_we0 ),
    .d0( c_buffer_d0 ),
    .q0( c_buffer_q0 )
);

combiner_top_sdiv_32ns_32ns_32_35 #(
    .ID( 1 ),
    .NUM_STAGE( 35 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
combiner_top_sdiv_32ns_32ns_32_35_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_917_p0 ),
    .din1( grp_fu_917_p1 ),
    .ce( grp_fu_917_ce ),
    .dout( grp_fu_917_p2 )
);

combiner_top_sdiv_32ns_32ns_32_35 #(
    .ID( 2 ),
    .NUM_STAGE( 35 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
combiner_top_sdiv_32ns_32ns_32_35_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_930_p0 ),
    .din1( grp_fu_930_p1 ),
    .ce( grp_fu_930_ce ),
    .dout( grp_fu_930_p2 )
);

combiner_top_sdiv_32ns_32ns_32_35 #(
    .ID( 3 ),
    .NUM_STAGE( 35 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
combiner_top_sdiv_32ns_32ns_32_35_U3(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_936_p0 ),
    .din1( grp_fu_936_p1 ),
    .ce( grp_fu_936_ce ),
    .dout( grp_fu_936_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp1_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~(ap_const_lv1_0 == exitcond9_fu_654_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_fu_618_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp1_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (ap_const_lv1_0 == exitcond9_fu_654_p2))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if ((((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_fu_618_p2)) | ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~(ap_const_lv1_0 == exitcond9_fu_654_p2)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
            ap_reg_ppiten_pp1_it2 <= ap_reg_ppiten_pp1_it1;
        end
    end
end

/// ap_reg_ppiten_pp1_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
            ap_reg_ppiten_pp1_it3 <= ap_reg_ppiten_pp1_it2;
        end
    end
end

/// ap_reg_ppiten_pp1_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
            ap_reg_ppiten_pp1_it4 <= ap_reg_ppiten_pp1_it3;
        end
    end
end

/// ap_reg_ppiten_pp1_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
            ap_reg_ppiten_pp1_it5 <= ap_reg_ppiten_pp1_it4;
        end
    end
end

/// ap_reg_ppiten_pp1_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
            ap_reg_ppiten_pp1_it6 <= ap_reg_ppiten_pp1_it5;
        end
    end
end

/// ap_reg_ppiten_pp1_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
            ap_reg_ppiten_pp1_it7 <= ap_reg_ppiten_pp1_it6;
        end else if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_fu_618_p2))) begin
            ap_reg_ppiten_pp1_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_lv1_0 == exitcond1_fu_702_p2))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st14_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp2_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & (ap_const_lv1_0 == exitcond1_fu_702_p2))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_1;
        end else if (((ap_ST_st14_fsm_6 == ap_CS_fsm) | ((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_lv1_0 == exitcond1_fu_702_p2)))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
            ap_reg_ppiten_pp2_it2 <= ap_reg_ppiten_pp2_it1;
        end
    end
end

/// ap_reg_ppiten_pp2_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
            ap_reg_ppiten_pp2_it3 <= ap_reg_ppiten_pp2_it2;
        end
    end
end

/// ap_reg_ppiten_pp2_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
            ap_reg_ppiten_pp2_it4 <= ap_reg_ppiten_pp2_it3;
        end
    end
end

/// ap_reg_ppiten_pp2_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
            ap_reg_ppiten_pp2_it5 <= ap_reg_ppiten_pp2_it4;
        end
    end
end

/// ap_reg_ppiten_pp2_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
            ap_reg_ppiten_pp2_it6 <= ap_reg_ppiten_pp2_it5;
        end
    end
end

/// ap_reg_ppiten_pp2_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
            ap_reg_ppiten_pp2_it7 <= ap_reg_ppiten_pp2_it6;
        end else if ((ap_ST_st14_fsm_6 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp2_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp4_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp4_stg2_fsm_14 == ap_CS_fsm) & (~(ap_const_lv1_0 == tmp_1_reg_1213) | ((ap_const_lv1_0 == tmp_1_reg_1213) & ~(ap_const_lv1_0 == tmp_13_reg_1242))))) begin
            ap_reg_ppiten_pp4_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_618_p2))) begin
            ap_reg_ppiten_pp4_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp4_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it1 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg2_fsm_14 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it1 <= ap_reg_ppiten_pp4_it0;
        end else if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_618_p2))) begin
            ap_reg_ppiten_pp4_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp4_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it10 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg2_fsm_14 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it10 <= ap_reg_ppiten_pp4_it9;
        end
    end
end

/// ap_reg_ppiten_pp4_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it11 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg2_fsm_14 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it11 <= ap_reg_ppiten_pp4_it10;
        end
    end
end

/// ap_reg_ppiten_pp4_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it12 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg2_fsm_14 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it12 <= ap_reg_ppiten_pp4_it11;
        end else if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_618_p2))) begin
            ap_reg_ppiten_pp4_it12 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp4_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it2 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg2_fsm_14 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it2 <= ap_reg_ppiten_pp4_it1;
        end
    end
end

/// ap_reg_ppiten_pp4_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it3 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg2_fsm_14 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it3 <= ap_reg_ppiten_pp4_it2;
        end
    end
end

/// ap_reg_ppiten_pp4_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it4 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg2_fsm_14 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it4 <= ap_reg_ppiten_pp4_it3;
        end
    end
end

/// ap_reg_ppiten_pp4_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it5 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg2_fsm_14 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it5 <= ap_reg_ppiten_pp4_it4;
        end
    end
end

/// ap_reg_ppiten_pp4_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it6 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg2_fsm_14 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it6 <= ap_reg_ppiten_pp4_it5;
        end
    end
end

/// ap_reg_ppiten_pp4_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it7 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg2_fsm_14 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it7 <= ap_reg_ppiten_pp4_it6;
        end
    end
end

/// ap_reg_ppiten_pp4_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it8 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg2_fsm_14 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it8 <= ap_reg_ppiten_pp4_it7;
        end
    end
end

/// ap_reg_ppiten_pp4_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp4_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp4_it9 <= ap_const_logic_0;
    end else begin
        if ((ap_ST_pp4_stg2_fsm_14 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp4_it9 <= ap_reg_ppiten_pp4_it8;
        end
    end
end

/// ap_reg_ppiten_pp5_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp5_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp5_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp5_stg0_fsm_16 == ap_CS_fsm) & ~(ap_sig_bdd_565 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == exitcond_fu_1020_p2))) begin
            ap_reg_ppiten_pp5_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st66_fsm_15 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp5_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp5_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp5_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp5_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp5_stg0_fsm_16 == ap_CS_fsm) & ~(ap_sig_bdd_565 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & (ap_const_lv1_0 == exitcond_fu_1020_p2))) begin
            ap_reg_ppiten_pp5_it1 <= ap_const_logic_1;
        end else if (((ap_ST_st66_fsm_15 == ap_CS_fsm) | ((ap_ST_pp5_stg0_fsm_16 == ap_CS_fsm) & ~(ap_sig_bdd_565 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == exitcond_fu_1020_p2)))) begin
            ap_reg_ppiten_pp5_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp5_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp5_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp5_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp5_stg0_fsm_16 == ap_CS_fsm) & ~(ap_sig_bdd_565 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)))) begin
            ap_reg_ppiten_pp5_it2 <= ap_reg_ppiten_pp5_it1;
        end else if ((ap_ST_st66_fsm_15 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp5_it2 <= ap_const_logic_0;
        end
    end
end

/// centres_out_addr0data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_centres_out_addr0data_reg
    if (ap_rst == 1'b1) begin
        centres_out_addr0data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_0 == centres_out_addr0vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_1 == centres_out_addr0vld_reg) & (ap_const_logic_1 == centres_out_addr0ack_out)))) begin
            centres_out_addr0data_reg <= centres_out_addr;
        end
    end
end

/// data_points_in_addr0data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_data_points_in_addr0data_reg
    if (ap_rst == 1'b1) begin
        data_points_in_addr0data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_0 == data_points_in_addr0vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_1 == data_points_in_addr0vld_reg) & (ap_const_logic_1 == data_points_in_addr0ack_out)))) begin
            data_points_in_addr0data_reg <= data_points_in_addr;
        end
    end
end

/// distortion_out1data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_distortion_out1data_reg
    if (ap_rst == 1'b1) begin
        distortion_out1data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == distortion_out1vld_in) & (ap_const_logic_0 == distortion_out1vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == distortion_out1vld_in) & (ap_const_logic_1 == distortion_out1vld_reg) & (ap_const_logic_1 == ap_const_logic_1)))) begin
            distortion_out1data_reg <= total_distortion_1_reg_541;
        end
    end
end

/// k0data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_k0data_reg
    if (ap_rst == 1'b1) begin
        k0data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_0 == k0vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_1 == k0vld_reg) & (ap_const_logic_1 == k0ack_out)))) begin
            k0data_reg <= k;
        end
    end
end

/// kernel_info_in_addr0data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_kernel_info_in_addr0data_reg
    if (ap_rst == 1'b1) begin
        kernel_info_in_addr0data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_0 == kernel_info_in_addr0vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_1 == kernel_info_in_addr0vld_reg) & (ap_const_logic_1 == kernel_info_in_addr0ack_out)))) begin
            kernel_info_in_addr0data_reg <= kernel_info_in_addr;
        end
    end
end

/// n0data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_n0data_reg
    if (ap_rst == 1'b1) begin
        n0data_reg <= ap_const_lv32_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_0 == n0vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) & (ap_const_logic_1 == ap_const_logic_1) & (ap_const_logic_1 == n0vld_reg) & (ap_const_logic_1 == n0ack_out)))) begin
            n0data_reg <= n;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        b_reg_471 <= ap_const_lv32_0;
    end else if ((ap_ST_st26_fsm_11 == ap_CS_fsm)) begin
        b_reg_471 <= b_1_fu_866_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_lv1_0 == exitcond1_fu_702_p2))) begin
        i1_reg_507 <= ap_const_lv5_0;
    end else if (((ap_const_lv1_0 == exitcond6_reg_1129) & (ap_ST_st25_fsm_10 == ap_CS_fsm))) begin
        i1_reg_507 <= i_3_reg_1133;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_618_p2))) begin
        i5_reg_530 <= ap_const_lv32_0;
    end else if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1) & (ap_const_lv1_0 == tmp_1_reg_1213) & (ap_const_lv1_0 == tmp_13_reg_1242))) begin
        i5_reg_530 <= i_2_reg_1217;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond8_fu_571_p2))) begin
        i_reg_460 <= i_1_fu_577_p2;
    end else if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        i_reg_460 <= ap_const_lv9_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st66_fsm_15 == ap_CS_fsm)) begin
        indvar1_reg_553 <= ap_const_lv30_0;
    end else if (((ap_ST_pp5_stg0_fsm_16 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_sig_bdd_565 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & (ap_const_lv1_0 == exitcond_fu_1020_p2))) begin
        indvar1_reg_553 <= indvar_next1_fu_1025_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st14_fsm_6 == ap_CS_fsm)) begin
        indvar2_reg_495 <= ap_const_lv6_0;
    end else if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & (ap_const_lv1_0 == exitcond1_reg_1116))) begin
        indvar2_reg_495 <= indvar_next2_reg_1120;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_fu_618_p2))) begin
        indvar_reg_483 <= ap_const_lv6_0;
    end else if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (exitcond9_reg_1097 == ap_const_lv1_0))) begin
        indvar_reg_483 <= indvar_next_reg_1101;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp4_it0)) begin
        if (ap_sig_bdd_1189) begin
            total_distortion_1_reg_541 <= total_distortion_2_fu_924_p2;
        end else if (ap_sig_bdd_1186) begin
            total_distortion_1_reg_541 <= total_distortion_phi_fu_522_p4;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_fu_618_p2))) begin
        total_distortion_reg_518 <= ap_const_lv32_0;
    end else if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1) & (ap_const_lv1_0 == tmp_1_reg_1213) & (ap_const_lv1_0 == tmp_13_reg_1242))) begin
        total_distortion_reg_518 <= total_distortion_2_reg_1284;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
        ap_reg_ppstg_exitcond1_reg_1116_pp2_it1 <= exitcond1_reg_1116;
        ap_reg_ppstg_exitcond1_reg_1116_pp2_it2 <= ap_reg_ppstg_exitcond1_reg_1116_pp2_it1;
        ap_reg_ppstg_exitcond1_reg_1116_pp2_it3 <= ap_reg_ppstg_exitcond1_reg_1116_pp2_it2;
        ap_reg_ppstg_exitcond1_reg_1116_pp2_it4 <= ap_reg_ppstg_exitcond1_reg_1116_pp2_it3;
        ap_reg_ppstg_exitcond1_reg_1116_pp2_it5 <= ap_reg_ppstg_exitcond1_reg_1116_pp2_it4;
        ap_reg_ppstg_exitcond1_reg_1116_pp2_it6 <= ap_reg_ppstg_exitcond1_reg_1116_pp2_it5;
        ap_reg_ppstg_indvar2_reg_495_pp2_it1 <= indvar2_reg_495;
        ap_reg_ppstg_indvar2_reg_495_pp2_it2 <= ap_reg_ppstg_indvar2_reg_495_pp2_it1;
        ap_reg_ppstg_indvar2_reg_495_pp2_it3 <= ap_reg_ppstg_indvar2_reg_495_pp2_it2;
        ap_reg_ppstg_indvar2_reg_495_pp2_it4 <= ap_reg_ppstg_indvar2_reg_495_pp2_it3;
        ap_reg_ppstg_indvar2_reg_495_pp2_it5 <= ap_reg_ppstg_indvar2_reg_495_pp2_it4;
        ap_reg_ppstg_indvar2_reg_495_pp2_it6 <= ap_reg_ppstg_indvar2_reg_495_pp2_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
        ap_reg_ppstg_exitcond9_reg_1097_pp1_it1 <= exitcond9_reg_1097;
        ap_reg_ppstg_exitcond9_reg_1097_pp1_it2 <= ap_reg_ppstg_exitcond9_reg_1097_pp1_it1;
        ap_reg_ppstg_exitcond9_reg_1097_pp1_it3 <= ap_reg_ppstg_exitcond9_reg_1097_pp1_it2;
        ap_reg_ppstg_exitcond9_reg_1097_pp1_it4 <= ap_reg_ppstg_exitcond9_reg_1097_pp1_it3;
        ap_reg_ppstg_exitcond9_reg_1097_pp1_it5 <= ap_reg_ppstg_exitcond9_reg_1097_pp1_it4;
        ap_reg_ppstg_exitcond9_reg_1097_pp1_it6 <= ap_reg_ppstg_exitcond9_reg_1097_pp1_it5;
        ap_reg_ppstg_indvar_reg_483_pp1_it1 <= indvar_reg_483;
        ap_reg_ppstg_indvar_reg_483_pp1_it2 <= ap_reg_ppstg_indvar_reg_483_pp1_it1;
        ap_reg_ppstg_indvar_reg_483_pp1_it3 <= ap_reg_ppstg_indvar_reg_483_pp1_it2;
        ap_reg_ppstg_indvar_reg_483_pp1_it4 <= ap_reg_ppstg_indvar_reg_483_pp1_it3;
        ap_reg_ppstg_indvar_reg_483_pp1_it5 <= ap_reg_ppstg_indvar_reg_483_pp1_it4;
        ap_reg_ppstg_indvar_reg_483_pp1_it6 <= ap_reg_ppstg_indvar_reg_483_pp1_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp5_stg0_fsm_16 == ap_CS_fsm) & ~(ap_sig_bdd_565 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)))) begin
        ap_reg_ppstg_exitcond_reg_1315_pp5_it1 <= exitcond_reg_1315;
        ap_reg_ppstg_isIter_reg_1329_pp5_it1 <= isIter_reg_1329;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm)) begin
        ap_reg_ppstg_tmp_11_reg_1235_pp4_it1 <= tmp_11_reg_1235;
        ap_reg_ppstg_tmp_11_reg_1235_pp4_it10 <= ap_reg_ppstg_tmp_11_reg_1235_pp4_it9;
        ap_reg_ppstg_tmp_11_reg_1235_pp4_it11 <= ap_reg_ppstg_tmp_11_reg_1235_pp4_it10;
        ap_reg_ppstg_tmp_11_reg_1235_pp4_it12 <= ap_reg_ppstg_tmp_11_reg_1235_pp4_it11;
        ap_reg_ppstg_tmp_11_reg_1235_pp4_it2 <= ap_reg_ppstg_tmp_11_reg_1235_pp4_it1;
        ap_reg_ppstg_tmp_11_reg_1235_pp4_it3 <= ap_reg_ppstg_tmp_11_reg_1235_pp4_it2;
        ap_reg_ppstg_tmp_11_reg_1235_pp4_it4 <= ap_reg_ppstg_tmp_11_reg_1235_pp4_it3;
        ap_reg_ppstg_tmp_11_reg_1235_pp4_it5 <= ap_reg_ppstg_tmp_11_reg_1235_pp4_it4;
        ap_reg_ppstg_tmp_11_reg_1235_pp4_it6 <= ap_reg_ppstg_tmp_11_reg_1235_pp4_it5;
        ap_reg_ppstg_tmp_11_reg_1235_pp4_it7 <= ap_reg_ppstg_tmp_11_reg_1235_pp4_it6;
        ap_reg_ppstg_tmp_11_reg_1235_pp4_it8 <= ap_reg_ppstg_tmp_11_reg_1235_pp4_it7;
        ap_reg_ppstg_tmp_11_reg_1235_pp4_it9 <= ap_reg_ppstg_tmp_11_reg_1235_pp4_it8;
        ap_reg_ppstg_tmp_1_reg_1213_pp4_it1 <= tmp_1_reg_1213;
        ap_reg_ppstg_tmp_1_reg_1213_pp4_it10 <= ap_reg_ppstg_tmp_1_reg_1213_pp4_it9;
        ap_reg_ppstg_tmp_1_reg_1213_pp4_it11 <= ap_reg_ppstg_tmp_1_reg_1213_pp4_it10;
        ap_reg_ppstg_tmp_1_reg_1213_pp4_it12 <= ap_reg_ppstg_tmp_1_reg_1213_pp4_it11;
        ap_reg_ppstg_tmp_1_reg_1213_pp4_it2 <= ap_reg_ppstg_tmp_1_reg_1213_pp4_it1;
        ap_reg_ppstg_tmp_1_reg_1213_pp4_it3 <= ap_reg_ppstg_tmp_1_reg_1213_pp4_it2;
        ap_reg_ppstg_tmp_1_reg_1213_pp4_it4 <= ap_reg_ppstg_tmp_1_reg_1213_pp4_it3;
        ap_reg_ppstg_tmp_1_reg_1213_pp4_it5 <= ap_reg_ppstg_tmp_1_reg_1213_pp4_it4;
        ap_reg_ppstg_tmp_1_reg_1213_pp4_it6 <= ap_reg_ppstg_tmp_1_reg_1213_pp4_it5;
        ap_reg_ppstg_tmp_1_reg_1213_pp4_it7 <= ap_reg_ppstg_tmp_1_reg_1213_pp4_it6;
        ap_reg_ppstg_tmp_1_reg_1213_pp4_it8 <= ap_reg_ppstg_tmp_1_reg_1213_pp4_it7;
        ap_reg_ppstg_tmp_1_reg_1213_pp4_it9 <= ap_reg_ppstg_tmp_1_reg_1213_pp4_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp5_stg0_fsm_16 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1) & ~(ap_sig_bdd_565 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & (ap_const_lv1_0 == exitcond_reg_1315))) begin
        c_buffer_load_reg_1333 <= c_buffer_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st24_fsm_9 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond6_reg_1129))) begin
        centre_buffer_0_wgtCent_value_addr_2_reg_1193 <= tmp_27_fu_824_p1;
        centre_buffer_1_wgtCent_value_addr_2_reg_1198 <= tmp_27_fu_824_p1;
        centre_buffer_2_wgtCent_value_addr_2_reg_1203 <= tmp_27_fu_824_p1;
        centre_buffer_count_addr_2_reg_1183 <= tmp_27_fu_824_p1;
        centre_buffer_sum_sq_addr_2_reg_1188 <= tmp_27_fu_824_p1;
        p_buffer_load_1_reg_1173 <= p_buffer_q1;
        p_buffer_load_reg_1168 <= p_buffer_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1) & (ap_const_lv1_0 == tmp_1_reg_1213))) begin
        centre_buffer_2_wgtCent_value_load_reg_1295 <= centre_buffer_2_wgtCent_value_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_1_reg_1213))) begin
        count_reg_1246 <= centre_buffer_count_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)))) begin
        exitcond1_reg_1116 <= exitcond1_fu_702_p2;
        indvar_next2_reg_1120 <= indvar_next2_fu_708_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st23_fsm_8 == ap_CS_fsm)) begin
        exitcond6_reg_1129 <= exitcond6_fu_725_p2;
        i_3_reg_1133 <= i_3_fu_731_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)))) begin
        exitcond9_reg_1097 <= exitcond9_fu_654_p2;
        indvar_next_reg_1101 <= indvar_next_fu_660_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp5_stg0_fsm_16 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_sig_bdd_565 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)))) begin
        exitcond_reg_1315 <= exitcond_fu_1020_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0))) begin
        i_2_reg_1217 <= i_2_fu_877_p2;
        tmp_1_reg_1213 <= tmp_1_fu_872_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_const_lv1_0 == tmp_1_reg_1213) & (ap_ST_pp4_stg2_fsm_14 == ap_CS_fsm))) begin
        i_count_reg_1262 <= i_count_fu_910_p3;
        total_distortion_2_reg_1284 <= total_distortion_2_fu_924_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (ap_const_lv1_0 == exitcond9_fu_654_p2))) begin
        isIter0_reg_1106 <= isIter0_fu_666_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & (ap_const_lv1_0 == exitcond1_fu_702_p2))) begin
        isIter1_reg_1125 <= isIter1_fu_714_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp5_stg0_fsm_16 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_sig_bdd_565 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & (ap_const_lv1_0 == exitcond_fu_1020_p2))) begin
        isIter_reg_1329 <= isIter_fu_1036_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st14_fsm_6 == ap_CS_fsm)) begin
        master_portA_addr_1_reg_1110 <= p_sum1_cast_fu_692_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st66_fsm_15 == ap_CS_fsm)) begin
        master_portA_addr_2_reg_1300[0] <= tmp_15_fu_974_p1[0];
master_portA_addr_2_reg_1300[1] <= tmp_15_fu_974_p1[1];
master_portA_addr_2_reg_1300[2] <= tmp_15_fu_974_p1[2];
master_portA_addr_2_reg_1300[3] <= tmp_15_fu_974_p1[3];
master_portA_addr_2_reg_1300[4] <= tmp_15_fu_974_p1[4];
master_portA_addr_2_reg_1300[5] <= tmp_15_fu_974_p1[5];
master_portA_addr_2_reg_1300[6] <= tmp_15_fu_974_p1[6];
master_portA_addr_2_reg_1300[7] <= tmp_15_fu_974_p1[7];
master_portA_addr_2_reg_1300[8] <= tmp_15_fu_974_p1[8];
master_portA_addr_2_reg_1300[9] <= tmp_15_fu_974_p1[9];
master_portA_addr_2_reg_1300[10] <= tmp_15_fu_974_p1[10];
master_portA_addr_2_reg_1300[11] <= tmp_15_fu_974_p1[11];
master_portA_addr_2_reg_1300[12] <= tmp_15_fu_974_p1[12];
master_portA_addr_2_reg_1300[13] <= tmp_15_fu_974_p1[13];
master_portA_addr_2_reg_1300[14] <= tmp_15_fu_974_p1[14];
master_portA_addr_2_reg_1300[15] <= tmp_15_fu_974_p1[15];
master_portA_addr_2_reg_1300[16] <= tmp_15_fu_974_p1[16];
master_portA_addr_2_reg_1300[17] <= tmp_15_fu_974_p1[17];
master_portA_addr_2_reg_1300[18] <= tmp_15_fu_974_p1[18];
master_portA_addr_2_reg_1300[19] <= tmp_15_fu_974_p1[19];
master_portA_addr_2_reg_1300[20] <= tmp_15_fu_974_p1[20];
master_portA_addr_2_reg_1300[21] <= tmp_15_fu_974_p1[21];
master_portA_addr_2_reg_1300[22] <= tmp_15_fu_974_p1[22];
master_portA_addr_2_reg_1300[23] <= tmp_15_fu_974_p1[23];
master_portA_addr_2_reg_1300[24] <= tmp_15_fu_974_p1[24];
master_portA_addr_2_reg_1300[25] <= tmp_15_fu_974_p1[25];
master_portA_addr_2_reg_1300[26] <= tmp_15_fu_974_p1[26];
master_portA_addr_2_reg_1300[27] <= tmp_15_fu_974_p1[27];
master_portA_addr_2_reg_1300[28] <= tmp_15_fu_974_p1[28];
master_portA_addr_2_reg_1300[29] <= tmp_15_fu_974_p1[29];
        tmp_25_reg_1310[0] <= tmp_25_fu_1016_p1[0];
tmp_25_reg_1310[1] <= tmp_25_fu_1016_p1[1];
tmp_25_reg_1310[2] <= tmp_25_fu_1016_p1[2];
tmp_25_reg_1310[3] <= tmp_25_fu_1016_p1[3];
tmp_25_reg_1310[4] <= tmp_25_fu_1016_p1[4];
tmp_25_reg_1310[5] <= tmp_25_fu_1016_p1[5];
tmp_25_reg_1310[6] <= tmp_25_fu_1016_p1[6];
tmp_25_reg_1310[7] <= tmp_25_fu_1016_p1[7];
tmp_25_reg_1310[8] <= tmp_25_fu_1016_p1[8];
tmp_25_reg_1310[9] <= tmp_25_fu_1016_p1[9];
tmp_25_reg_1310[10] <= tmp_25_fu_1016_p1[10];
tmp_25_reg_1310[11] <= tmp_25_fu_1016_p1[11];
tmp_25_reg_1310[12] <= tmp_25_fu_1016_p1[12];
tmp_25_reg_1310[13] <= tmp_25_fu_1016_p1[13];
tmp_25_reg_1310[14] <= tmp_25_fu_1016_p1[14];
tmp_25_reg_1310[15] <= tmp_25_fu_1016_p1[15];
tmp_25_reg_1310[16] <= tmp_25_fu_1016_p1[16];
tmp_25_reg_1310[17] <= tmp_25_fu_1016_p1[17];
tmp_25_reg_1310[18] <= tmp_25_fu_1016_p1[18];
tmp_25_reg_1310[19] <= tmp_25_fu_1016_p1[19];
tmp_25_reg_1310[20] <= tmp_25_fu_1016_p1[20];
tmp_25_reg_1310[21] <= tmp_25_fu_1016_p1[21];
tmp_25_reg_1310[22] <= tmp_25_fu_1016_p1[22];
tmp_25_reg_1310[23] <= tmp_25_fu_1016_p1[23];
tmp_25_reg_1310[24] <= tmp_25_fu_1016_p1[24];
tmp_25_reg_1310[25] <= tmp_25_fu_1016_p1[25];
tmp_25_reg_1310[26] <= tmp_25_fu_1016_p1[26];
tmp_25_reg_1310[27] <= tmp_25_fu_1016_p1[27];
tmp_25_reg_1310[28] <= tmp_25_fu_1016_p1[28];
tmp_25_reg_1310[29] <= tmp_25_fu_1016_p1[29];
        tmp_38_add_i32_shr_reg_1305 <= {{tmp_24_fu_1000_p2[ap_const_lv32_1F : ap_const_lv32_2]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_fu_618_p2))) begin
        master_portA_addr_reg_1091 <= p_sum_cast_fu_644_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_reg_ppstg_exitcond9_reg_1097_pp1_it5 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))) | ((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1116_pp2_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6))))) begin
        reg_565 <= master_portA_datain;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_const_lv1_0 == tmp_1_fu_872_p2))) begin
        tmp_11_reg_1235 <= tmp_11_fu_894_p2;
        tmp_13_reg_1242 <= tmp_13_fu_900_p2;
        tmp_8_reg_1222[0] <= tmp_8_fu_883_p1[0];
tmp_8_reg_1222[1] <= tmp_8_fu_883_p1[1];
tmp_8_reg_1222[2] <= tmp_8_fu_883_p1[2];
tmp_8_reg_1222[3] <= tmp_8_fu_883_p1[3];
tmp_8_reg_1222[4] <= tmp_8_fu_883_p1[4];
tmp_8_reg_1222[5] <= tmp_8_fu_883_p1[5];
tmp_8_reg_1222[6] <= tmp_8_fu_883_p1[6];
tmp_8_reg_1222[7] <= tmp_8_fu_883_p1[7];
tmp_8_reg_1222[8] <= tmp_8_fu_883_p1[8];
tmp_8_reg_1222[9] <= tmp_8_fu_883_p1[9];
tmp_8_reg_1222[10] <= tmp_8_fu_883_p1[10];
tmp_8_reg_1222[11] <= tmp_8_fu_883_p1[11];
tmp_8_reg_1222[12] <= tmp_8_fu_883_p1[12];
tmp_8_reg_1222[13] <= tmp_8_fu_883_p1[13];
tmp_8_reg_1222[14] <= tmp_8_fu_883_p1[14];
tmp_8_reg_1222[15] <= tmp_8_fu_883_p1[15];
tmp_8_reg_1222[16] <= tmp_8_fu_883_p1[16];
tmp_8_reg_1222[17] <= tmp_8_fu_883_p1[17];
tmp_8_reg_1222[18] <= tmp_8_fu_883_p1[18];
tmp_8_reg_1222[19] <= tmp_8_fu_883_p1[19];
tmp_8_reg_1222[20] <= tmp_8_fu_883_p1[20];
tmp_8_reg_1222[21] <= tmp_8_fu_883_p1[21];
tmp_8_reg_1222[22] <= tmp_8_fu_883_p1[22];
tmp_8_reg_1222[23] <= tmp_8_fu_883_p1[23];
tmp_8_reg_1222[24] <= tmp_8_fu_883_p1[24];
tmp_8_reg_1222[25] <= tmp_8_fu_883_p1[25];
tmp_8_reg_1222[26] <= tmp_8_fu_883_p1[26];
tmp_8_reg_1222[27] <= tmp_8_fu_883_p1[27];
tmp_8_reg_1222[28] <= tmp_8_fu_883_p1[28];
tmp_8_reg_1222[29] <= tmp_8_fu_883_p1[29];
tmp_8_reg_1222[30] <= tmp_8_fu_883_p1[30];
tmp_8_reg_1222[31] <= tmp_8_fu_883_p1[31];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st23_fsm_8 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond6_fu_725_p2))) begin
        tmp_22_reg_1148 <= tmp_22_fu_768_p2;
        tmp_36_reg_1138 <= tmp_36_fu_741_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
        tmp_5_cast_reg_1078[0] <= tmp_5_cast_fu_601_p1[0];
tmp_5_cast_reg_1078[1] <= tmp_5_cast_fu_601_p1[1];
tmp_5_cast_reg_1078[2] <= tmp_5_cast_fu_601_p1[2];
tmp_5_cast_reg_1078[3] <= tmp_5_cast_fu_601_p1[3];
tmp_5_cast_reg_1078[4] <= tmp_5_cast_fu_601_p1[4];
tmp_5_cast_reg_1078[5] <= tmp_5_cast_fu_601_p1[5];
tmp_5_cast_reg_1078[6] <= tmp_5_cast_fu_601_p1[6];
tmp_5_cast_reg_1078[7] <= tmp_5_cast_fu_601_p1[7];
tmp_5_cast_reg_1078[8] <= tmp_5_cast_fu_601_p1[8];
tmp_5_cast_reg_1078[9] <= tmp_5_cast_fu_601_p1[9];
tmp_5_cast_reg_1078[10] <= tmp_5_cast_fu_601_p1[10];
tmp_5_cast_reg_1078[11] <= tmp_5_cast_fu_601_p1[11];
tmp_5_cast_reg_1078[12] <= tmp_5_cast_fu_601_p1[12];
tmp_5_cast_reg_1078[13] <= tmp_5_cast_fu_601_p1[13];
tmp_5_cast_reg_1078[14] <= tmp_5_cast_fu_601_p1[14];
tmp_5_cast_reg_1078[15] <= tmp_5_cast_fu_601_p1[15];
tmp_5_cast_reg_1078[16] <= tmp_5_cast_fu_601_p1[16];
tmp_5_cast_reg_1078[17] <= tmp_5_cast_fu_601_p1[17];
tmp_5_cast_reg_1078[18] <= tmp_5_cast_fu_601_p1[18];
tmp_5_cast_reg_1078[19] <= tmp_5_cast_fu_601_p1[19];
tmp_5_cast_reg_1078[20] <= tmp_5_cast_fu_601_p1[20];
tmp_5_cast_reg_1078[21] <= tmp_5_cast_fu_601_p1[21];
tmp_5_cast_reg_1078[22] <= tmp_5_cast_fu_601_p1[22];
tmp_5_cast_reg_1078[23] <= tmp_5_cast_fu_601_p1[23];
tmp_5_cast_reg_1078[24] <= tmp_5_cast_fu_601_p1[24];
tmp_5_cast_reg_1078[25] <= tmp_5_cast_fu_601_p1[25];
tmp_5_cast_reg_1078[26] <= tmp_5_cast_fu_601_p1[26];
tmp_5_cast_reg_1078[27] <= tmp_5_cast_fu_601_p1[27];
tmp_5_cast_reg_1078[28] <= tmp_5_cast_fu_601_p1[28];
tmp_5_cast_reg_1078[29] <= tmp_5_cast_fu_601_p1[29];
        tmp_cast_reg_1083[0] <= tmp_cast_fu_614_p1[0];
tmp_cast_reg_1083[1] <= tmp_cast_fu_614_p1[1];
tmp_cast_reg_1083[2] <= tmp_cast_fu_614_p1[2];
tmp_cast_reg_1083[3] <= tmp_cast_fu_614_p1[3];
tmp_cast_reg_1083[4] <= tmp_cast_fu_614_p1[4];
tmp_cast_reg_1083[5] <= tmp_cast_fu_614_p1[5];
tmp_cast_reg_1083[6] <= tmp_cast_fu_614_p1[6];
tmp_cast_reg_1083[7] <= tmp_cast_fu_614_p1[7];
tmp_cast_reg_1083[8] <= tmp_cast_fu_614_p1[8];
tmp_cast_reg_1083[9] <= tmp_cast_fu_614_p1[9];
tmp_cast_reg_1083[10] <= tmp_cast_fu_614_p1[10];
tmp_cast_reg_1083[11] <= tmp_cast_fu_614_p1[11];
tmp_cast_reg_1083[12] <= tmp_cast_fu_614_p1[12];
tmp_cast_reg_1083[13] <= tmp_cast_fu_614_p1[13];
tmp_cast_reg_1083[14] <= tmp_cast_fu_614_p1[14];
tmp_cast_reg_1083[15] <= tmp_cast_fu_614_p1[15];
tmp_cast_reg_1083[16] <= tmp_cast_fu_614_p1[16];
tmp_cast_reg_1083[17] <= tmp_cast_fu_614_p1[17];
tmp_cast_reg_1083[18] <= tmp_cast_fu_614_p1[18];
tmp_cast_reg_1083[19] <= tmp_cast_fu_614_p1[19];
tmp_cast_reg_1083[20] <= tmp_cast_fu_614_p1[20];
tmp_cast_reg_1083[21] <= tmp_cast_fu_614_p1[21];
tmp_cast_reg_1083[22] <= tmp_cast_fu_614_p1[22];
tmp_cast_reg_1083[23] <= tmp_cast_fu_614_p1[23];
tmp_cast_reg_1083[24] <= tmp_cast_fu_614_p1[24];
tmp_cast_reg_1083[25] <= tmp_cast_fu_614_p1[25];
tmp_cast_reg_1083[26] <= tmp_cast_fu_614_p1[26];
tmp_cast_reg_1083[27] <= tmp_cast_fu_614_p1[27];
tmp_cast_reg_1083[28] <= tmp_cast_fu_614_p1[28];
tmp_cast_reg_1083[29] <= tmp_cast_fu_614_p1[29];
    end
end

/// ap_done assign process. ///
always @ (ap_CS_fsm or distortion_out1ack_in)
begin
    if (((ap_ST_st71_fsm_18 == ap_CS_fsm) & ~(distortion_out1ack_in == ap_const_logic_0))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or distortion_out1ack_in)
begin
    if (((ap_ST_st71_fsm_18 == ap_CS_fsm) & ~(distortion_out1ack_in == ap_const_logic_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// c_buffer_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it12 or ap_reg_ppiten_pp5_it0 or tmp_12_fu_941_p1 or tmp_26_1_fu_950_p1 or tmp_26_2_fu_960_p1 or tmp_28_fu_1031_p1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it12) & (ap_ST_pp4_stg2_fsm_14 == ap_CS_fsm))) begin
        c_buffer_address0 = tmp_26_2_fu_960_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it12) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm))) begin
        c_buffer_address0 = tmp_26_1_fu_950_p1;
    end else if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it12))) begin
        c_buffer_address0 = tmp_12_fu_941_p1;
    end else if (((ap_ST_pp5_stg0_fsm_16 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it0))) begin
        c_buffer_address0 = tmp_28_fu_1031_p1;
    end else begin
        c_buffer_address0 = 'bx;
    end
end

/// c_buffer_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it12 or ap_reg_ppiten_pp5_it0 or ap_sig_bdd_565 or ap_reg_ppiten_pp5_it2)
begin
    if ((((ap_ST_pp5_stg0_fsm_16 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_sig_bdd_565 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2))) | ((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp4_it12) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp4_it12) & (ap_ST_pp4_stg2_fsm_14 == ap_CS_fsm)))) begin
        c_buffer_ce0 = ap_const_logic_1;
    end else begin
        c_buffer_ce0 = ap_const_logic_0;
    end
end

/// c_buffer_d0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it12 or grp_fu_917_p2 or grp_fu_930_p2 or grp_fu_936_p2)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp4_it12)) begin
        if ((ap_ST_pp4_stg2_fsm_14 == ap_CS_fsm)) begin
            c_buffer_d0 = grp_fu_936_p2;
        end else if ((ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) begin
            c_buffer_d0 = grp_fu_930_p2;
        end else if ((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm)) begin
            c_buffer_d0 = grp_fu_917_p2;
        end else begin
            c_buffer_d0 = 'bx;
        end
    end else begin
        c_buffer_d0 = 'bx;
    end
end

/// c_buffer_we0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it12 or ap_reg_ppstg_tmp_1_reg_1213_pp4_it11 or ap_reg_ppstg_tmp_1_reg_1213_pp4_it12)
begin
    if ((((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it12) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_1213_pp4_it11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp4_it12) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_1213_pp4_it12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp4_it12) & (ap_ST_pp4_stg2_fsm_14 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_1_reg_1213_pp4_it12)))) begin
        c_buffer_we0 = ap_const_logic_1;
    end else begin
        c_buffer_we0 = ap_const_logic_0;
    end
end

/// centre_buffer_0_wgtCent_value_address0 assign process. ///
always @ (ap_CS_fsm or centre_buffer_0_wgtCent_value_addr_2_reg_1193 or ap_reg_ppiten_pp4_it0 or tmp_8_reg_1222 or tmp_2_fu_583_p1 or tmp_27_fu_824_p1)
begin
    if ((ap_ST_st25_fsm_10 == ap_CS_fsm)) begin
        centre_buffer_0_wgtCent_value_address0 = centre_buffer_0_wgtCent_value_addr_2_reg_1193;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        centre_buffer_0_wgtCent_value_address0 = tmp_2_fu_583_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm))) begin
        centre_buffer_0_wgtCent_value_address0 = tmp_8_reg_1222;
    end else if ((ap_ST_st24_fsm_9 == ap_CS_fsm)) begin
        centre_buffer_0_wgtCent_value_address0 = tmp_27_fu_824_p1;
    end else begin
        centre_buffer_0_wgtCent_value_address0 = 'bx;
    end
end

/// centre_buffer_0_wgtCent_value_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it0)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) | (ap_ST_st24_fsm_9 == ap_CS_fsm) | ((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) | (ap_ST_st25_fsm_10 == ap_CS_fsm))) begin
        centre_buffer_0_wgtCent_value_ce0 = ap_const_logic_1;
    end else begin
        centre_buffer_0_wgtCent_value_ce0 = ap_const_logic_0;
    end
end

/// centre_buffer_0_wgtCent_value_d0 assign process. ///
always @ (ap_CS_fsm or tmp_33_fu_847_p2)
begin
    if ((ap_ST_st25_fsm_10 == ap_CS_fsm)) begin
        centre_buffer_0_wgtCent_value_d0 = tmp_33_fu_847_p2;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        centre_buffer_0_wgtCent_value_d0 = ap_const_lv32_0;
    end else begin
        centre_buffer_0_wgtCent_value_d0 = 'bx;
    end
end

/// centre_buffer_0_wgtCent_value_we0 assign process. ///
always @ (ap_CS_fsm or exitcond6_reg_1129 or exitcond8_fu_571_p2)
begin
    if ((((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond8_fu_571_p2)) | ((ap_const_lv1_0 == exitcond6_reg_1129) & (ap_ST_st25_fsm_10 == ap_CS_fsm)))) begin
        centre_buffer_0_wgtCent_value_we0 = ap_const_logic_1;
    end else begin
        centre_buffer_0_wgtCent_value_we0 = ap_const_logic_0;
    end
end

/// centre_buffer_1_wgtCent_value_address0 assign process. ///
always @ (ap_CS_fsm or centre_buffer_1_wgtCent_value_addr_2_reg_1198 or ap_reg_ppiten_pp4_it0 or tmp_8_reg_1222 or tmp_2_fu_583_p1 or tmp_27_fu_824_p1)
begin
    if ((ap_ST_st25_fsm_10 == ap_CS_fsm)) begin
        centre_buffer_1_wgtCent_value_address0 = centre_buffer_1_wgtCent_value_addr_2_reg_1198;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        centre_buffer_1_wgtCent_value_address0 = tmp_2_fu_583_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg2_fsm_14 == ap_CS_fsm))) begin
        centre_buffer_1_wgtCent_value_address0 = tmp_8_reg_1222;
    end else if ((ap_ST_st24_fsm_9 == ap_CS_fsm)) begin
        centre_buffer_1_wgtCent_value_address0 = tmp_27_fu_824_p1;
    end else begin
        centre_buffer_1_wgtCent_value_address0 = 'bx;
    end
end

/// centre_buffer_1_wgtCent_value_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it0)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) | (ap_ST_st24_fsm_9 == ap_CS_fsm) | ((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg2_fsm_14 == ap_CS_fsm)) | (ap_ST_st25_fsm_10 == ap_CS_fsm))) begin
        centre_buffer_1_wgtCent_value_ce0 = ap_const_logic_1;
    end else begin
        centre_buffer_1_wgtCent_value_ce0 = ap_const_logic_0;
    end
end

/// centre_buffer_1_wgtCent_value_d0 assign process. ///
always @ (ap_CS_fsm or tmp_43_1_fu_853_p2)
begin
    if ((ap_ST_st25_fsm_10 == ap_CS_fsm)) begin
        centre_buffer_1_wgtCent_value_d0 = tmp_43_1_fu_853_p2;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        centre_buffer_1_wgtCent_value_d0 = ap_const_lv32_0;
    end else begin
        centre_buffer_1_wgtCent_value_d0 = 'bx;
    end
end

/// centre_buffer_1_wgtCent_value_we0 assign process. ///
always @ (ap_CS_fsm or exitcond6_reg_1129 or exitcond8_fu_571_p2)
begin
    if ((((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond8_fu_571_p2)) | ((ap_const_lv1_0 == exitcond6_reg_1129) & (ap_ST_st25_fsm_10 == ap_CS_fsm)))) begin
        centre_buffer_1_wgtCent_value_we0 = ap_const_logic_1;
    end else begin
        centre_buffer_1_wgtCent_value_we0 = ap_const_logic_0;
    end
end

/// centre_buffer_2_wgtCent_value_address0 assign process. ///
always @ (ap_CS_fsm or centre_buffer_2_wgtCent_value_addr_2_reg_1203 or ap_reg_ppiten_pp4_it0 or tmp_8_reg_1222 or tmp_2_fu_583_p1 or tmp_27_fu_824_p1)
begin
    if ((ap_ST_st25_fsm_10 == ap_CS_fsm)) begin
        centre_buffer_2_wgtCent_value_address0 = centre_buffer_2_wgtCent_value_addr_2_reg_1203;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        centre_buffer_2_wgtCent_value_address0 = tmp_2_fu_583_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg2_fsm_14 == ap_CS_fsm))) begin
        centre_buffer_2_wgtCent_value_address0 = tmp_8_reg_1222;
    end else if ((ap_ST_st24_fsm_9 == ap_CS_fsm)) begin
        centre_buffer_2_wgtCent_value_address0 = tmp_27_fu_824_p1;
    end else begin
        centre_buffer_2_wgtCent_value_address0 = 'bx;
    end
end

/// centre_buffer_2_wgtCent_value_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it0)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) | (ap_ST_st24_fsm_9 == ap_CS_fsm) | ((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg2_fsm_14 == ap_CS_fsm)) | (ap_ST_st25_fsm_10 == ap_CS_fsm))) begin
        centre_buffer_2_wgtCent_value_ce0 = ap_const_logic_1;
    end else begin
        centre_buffer_2_wgtCent_value_ce0 = ap_const_logic_0;
    end
end

/// centre_buffer_2_wgtCent_value_d0 assign process. ///
always @ (ap_CS_fsm or tmp_43_2_fu_859_p2)
begin
    if ((ap_ST_st25_fsm_10 == ap_CS_fsm)) begin
        centre_buffer_2_wgtCent_value_d0 = tmp_43_2_fu_859_p2;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        centre_buffer_2_wgtCent_value_d0 = ap_const_lv32_0;
    end else begin
        centre_buffer_2_wgtCent_value_d0 = 'bx;
    end
end

/// centre_buffer_2_wgtCent_value_we0 assign process. ///
always @ (ap_CS_fsm or exitcond6_reg_1129 or exitcond8_fu_571_p2)
begin
    if ((((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond8_fu_571_p2)) | ((ap_const_lv1_0 == exitcond6_reg_1129) & (ap_ST_st25_fsm_10 == ap_CS_fsm)))) begin
        centre_buffer_2_wgtCent_value_we0 = ap_const_logic_1;
    end else begin
        centre_buffer_2_wgtCent_value_we0 = ap_const_logic_0;
    end
end

/// centre_buffer_count_address0 assign process. ///
always @ (ap_CS_fsm or centre_buffer_count_addr_2_reg_1183 or ap_reg_ppiten_pp4_it0 or tmp_8_fu_883_p1 or tmp_2_fu_583_p1 or tmp_27_fu_824_p1)
begin
    if ((ap_ST_st25_fsm_10 == ap_CS_fsm)) begin
        centre_buffer_count_address0 = centre_buffer_count_addr_2_reg_1183;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        centre_buffer_count_address0 = tmp_2_fu_583_p1;
    end else if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0))) begin
        centre_buffer_count_address0 = tmp_8_fu_883_p1;
    end else if ((ap_ST_st24_fsm_9 == ap_CS_fsm)) begin
        centre_buffer_count_address0 = tmp_27_fu_824_p1;
    end else begin
        centre_buffer_count_address0 = 'bx;
    end
end

/// centre_buffer_count_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it0)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) | (ap_ST_st24_fsm_9 == ap_CS_fsm) | ((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0)) | (ap_ST_st25_fsm_10 == ap_CS_fsm))) begin
        centre_buffer_count_ce0 = ap_const_logic_1;
    end else begin
        centre_buffer_count_ce0 = ap_const_logic_0;
    end
end

/// centre_buffer_count_d0 assign process. ///
always @ (ap_CS_fsm or tmp_31_fu_833_p2)
begin
    if ((ap_ST_st25_fsm_10 == ap_CS_fsm)) begin
        centre_buffer_count_d0 = tmp_31_fu_833_p2;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        centre_buffer_count_d0 = ap_const_lv32_0;
    end else begin
        centre_buffer_count_d0 = 'bx;
    end
end

/// centre_buffer_count_we0 assign process. ///
always @ (ap_CS_fsm or exitcond6_reg_1129 or exitcond8_fu_571_p2)
begin
    if ((((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond8_fu_571_p2)) | ((ap_const_lv1_0 == exitcond6_reg_1129) & (ap_ST_st25_fsm_10 == ap_CS_fsm)))) begin
        centre_buffer_count_we0 = ap_const_logic_1;
    end else begin
        centre_buffer_count_we0 = ap_const_logic_0;
    end
end

/// centre_buffer_sum_sq_address0 assign process. ///
always @ (ap_CS_fsm or centre_buffer_sum_sq_addr_2_reg_1188 or ap_reg_ppiten_pp4_it0 or tmp_8_reg_1222 or tmp_2_fu_583_p1 or tmp_27_fu_824_p1)
begin
    if ((ap_ST_st25_fsm_10 == ap_CS_fsm)) begin
        centre_buffer_sum_sq_address0 = centre_buffer_sum_sq_addr_2_reg_1188;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        centre_buffer_sum_sq_address0 = tmp_2_fu_583_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm))) begin
        centre_buffer_sum_sq_address0 = tmp_8_reg_1222;
    end else if ((ap_ST_st24_fsm_9 == ap_CS_fsm)) begin
        centre_buffer_sum_sq_address0 = tmp_27_fu_824_p1;
    end else begin
        centre_buffer_sum_sq_address0 = 'bx;
    end
end

/// centre_buffer_sum_sq_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp4_it0)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) | (ap_ST_st24_fsm_9 == ap_CS_fsm) | ((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_ST_pp4_stg1_fsm_13 == ap_CS_fsm)) | (ap_ST_st25_fsm_10 == ap_CS_fsm))) begin
        centre_buffer_sum_sq_ce0 = ap_const_logic_1;
    end else begin
        centre_buffer_sum_sq_ce0 = ap_const_logic_0;
    end
end

/// centre_buffer_sum_sq_d0 assign process. ///
always @ (ap_CS_fsm or tmp_32_fu_840_p2)
begin
    if ((ap_ST_st25_fsm_10 == ap_CS_fsm)) begin
        centre_buffer_sum_sq_d0 = tmp_32_fu_840_p2;
    end else if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        centre_buffer_sum_sq_d0 = ap_const_lv32_0;
    end else begin
        centre_buffer_sum_sq_d0 = 'bx;
    end
end

/// centre_buffer_sum_sq_we0 assign process. ///
always @ (ap_CS_fsm or exitcond6_reg_1129 or exitcond8_fu_571_p2)
begin
    if ((((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond8_fu_571_p2)) | ((ap_const_lv1_0 == exitcond6_reg_1129) & (ap_ST_st25_fsm_10 == ap_CS_fsm)))) begin
        centre_buffer_sum_sq_we0 = ap_const_logic_1;
    end else begin
        centre_buffer_sum_sq_we0 = ap_const_logic_0;
    end
end

/// centres_out_addr0ack_out assign process. ///
always @ (ap_CS_fsm or distortion_out1ack_in)
begin
    if (((ap_ST_st71_fsm_18 == ap_CS_fsm) & ~(distortion_out1ack_in == ap_const_logic_0))) begin
        centres_out_addr0ack_out = ap_const_logic_1;
    end else begin
        centres_out_addr0ack_out = ap_const_logic_0;
    end
end

/// data_points_in_addr0ack_out assign process. ///
always @ (ap_CS_fsm or distortion_out1ack_in)
begin
    if (((ap_ST_st71_fsm_18 == ap_CS_fsm) & ~(distortion_out1ack_in == ap_const_logic_0))) begin
        data_points_in_addr0ack_out = ap_const_logic_1;
    end else begin
        data_points_in_addr0ack_out = ap_const_logic_0;
    end
end

/// distortion_out1ack_in assign process. ///
always @ (distortion_out1vld_reg)
begin
    if (((ap_const_logic_0 == distortion_out1vld_reg) | ((ap_const_logic_1 == distortion_out1vld_reg) & (ap_const_logic_1 == ap_const_logic_1)))) begin
        distortion_out1ack_in = ap_const_logic_1;
    end else begin
        distortion_out1ack_in = ap_const_logic_0;
    end
end

/// distortion_out1vld_in assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st70_fsm_17 == ap_CS_fsm)) begin
        distortion_out1vld_in = ap_const_logic_1;
    end else begin
        distortion_out1vld_in = ap_const_logic_0;
    end
end

/// i5_phi_fu_534_p4 assign process. ///
always @ (ap_CS_fsm or i5_reg_530 or tmp_1_reg_1213 or ap_reg_ppiten_pp4_it1 or i_2_reg_1217 or tmp_13_reg_1242)
begin
    if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1) & (ap_const_lv1_0 == tmp_1_reg_1213) & (ap_const_lv1_0 == tmp_13_reg_1242))) begin
        i5_phi_fu_534_p4 = i_2_reg_1217;
    end else begin
        i5_phi_fu_534_p4 = i5_reg_530;
    end
end

/// i_buffer_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp2_it7 or tmp_34_fu_720_p1 or tmp_19_fu_751_p1 or tmp_21_fu_805_p1)
begin
    if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7))) begin
        i_buffer_address0 = tmp_34_fu_720_p1;
    end else if ((ap_ST_st24_fsm_9 == ap_CS_fsm)) begin
        i_buffer_address0 = tmp_21_fu_805_p1;
    end else if ((ap_ST_st23_fsm_8 == ap_CS_fsm)) begin
        i_buffer_address0 = tmp_19_fu_751_p1;
    end else begin
        i_buffer_address0 = 'bx;
    end
end

/// i_buffer_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_251 or ap_reg_ppiten_pp2_it6 or ap_reg_ppiten_pp2_it7)
begin
    if (((ap_ST_st23_fsm_8 == ap_CS_fsm) | (ap_ST_st24_fsm_9 == ap_CS_fsm) | ((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6))))) begin
        i_buffer_ce0 = ap_const_logic_1;
    end else begin
        i_buffer_ce0 = ap_const_logic_0;
    end
end

/// i_buffer_we0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_251 or ap_reg_ppiten_pp2_it6 or ap_reg_ppiten_pp2_it7 or ap_reg_ppstg_exitcond1_reg_1116_pp2_it6)
begin
    if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1116_pp2_it6))) begin
        i_buffer_we0 = ap_const_logic_1;
    end else begin
        i_buffer_we0 = ap_const_logic_0;
    end
end

/// indvar2_phi_fu_499_p4 assign process. ///
always @ (ap_CS_fsm or indvar2_reg_495 or ap_reg_ppiten_pp2_it1 or exitcond1_reg_1116 or indvar_next2_reg_1120)
begin
    if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_lv1_0 == exitcond1_reg_1116))) begin
        indvar2_phi_fu_499_p4 = indvar_next2_reg_1120;
    end else begin
        indvar2_phi_fu_499_p4 = indvar2_reg_495;
    end
end

/// indvar_phi_fu_487_p4 assign process. ///
always @ (ap_CS_fsm or indvar_reg_483 or ap_reg_ppiten_pp1_it1 or exitcond9_reg_1097 or indvar_next_reg_1101)
begin
    if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (exitcond9_reg_1097 == ap_const_lv1_0))) begin
        indvar_phi_fu_487_p4 = indvar_next_reg_1101;
    end else begin
        indvar_phi_fu_487_p4 = indvar_reg_483;
    end
end

/// k0ack_out assign process. ///
always @ (ap_CS_fsm or distortion_out1ack_in)
begin
    if (((ap_ST_st71_fsm_18 == ap_CS_fsm) & ~(distortion_out1ack_in == ap_const_logic_0))) begin
        k0ack_out = ap_const_logic_1;
    end else begin
        k0ack_out = ap_const_logic_0;
    end
end

/// kernel_info_in_addr0ack_out assign process. ///
always @ (ap_CS_fsm or distortion_out1ack_in)
begin
    if (((ap_ST_st71_fsm_18 == ap_CS_fsm) & ~(distortion_out1ack_in == ap_const_logic_0))) begin
        kernel_info_in_addr0ack_out = ap_const_logic_1;
    end else begin
        kernel_info_in_addr0ack_out = ap_const_logic_0;
    end
end

/// master_portA_address assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or exitcond9_reg_1097 or ap_sig_bdd_218 or ap_reg_ppiten_pp1_it6 or ap_reg_ppiten_pp2_it1 or exitcond1_reg_1116 or ap_sig_bdd_251 or ap_reg_ppiten_pp2_it6 or master_portA_addr_reg_1091 or isIter0_reg_1106 or master_portA_addr_1_reg_1110 or isIter1_reg_1125 or master_portA_addr_2_reg_1300 or ap_reg_ppstg_exitcond_reg_1315_pp5_it1 or ap_sig_bdd_565 or ap_reg_ppiten_pp5_it2 or ap_reg_ppstg_isIter_reg_1329_pp5_it1)
begin
    if (((ap_ST_pp5_stg0_fsm_16 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1315_pp5_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_565 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == ap_reg_ppstg_isIter_reg_1329_pp5_it1))) begin
        master_portA_address = master_portA_addr_2_reg_1300;
    end else if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & (ap_const_lv1_0 == exitcond1_reg_1116) & ~(ap_const_lv1_0 == isIter1_reg_1125))) begin
        master_portA_address = master_portA_addr_1_reg_1110;
    end else if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (exitcond9_reg_1097 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_1106))) begin
        master_portA_address = master_portA_addr_reg_1091;
    end else begin
        master_portA_address = 'bx;
    end
end

/// master_portA_req_din assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or exitcond9_reg_1097 or ap_sig_bdd_218 or ap_reg_ppiten_pp1_it6 or ap_reg_ppiten_pp2_it1 or exitcond1_reg_1116 or ap_sig_bdd_251 or ap_reg_ppiten_pp2_it6 or isIter0_reg_1106 or isIter1_reg_1125 or ap_reg_ppstg_exitcond_reg_1315_pp5_it1 or ap_sig_bdd_565 or ap_reg_ppiten_pp5_it2 or ap_reg_ppstg_isIter_reg_1329_pp5_it1)
begin
    if ((((ap_ST_pp5_stg0_fsm_16 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1315_pp5_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_565 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == ap_reg_ppstg_isIter_reg_1329_pp5_it1)) | ((ap_ST_pp5_stg0_fsm_16 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1315_pp5_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_565 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2))))) begin
        master_portA_req_din = ap_const_logic_1;
    end else if ((((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (exitcond9_reg_1097 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_1106)) | ((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & (ap_const_lv1_0 == exitcond1_reg_1116) & ~(ap_const_lv1_0 == isIter1_reg_1125)))) begin
        master_portA_req_din = ap_const_logic_0;
    end else begin
        master_portA_req_din = ap_const_logic_0;
    end
end

/// master_portA_req_write assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or exitcond9_reg_1097 or ap_sig_bdd_218 or ap_reg_ppiten_pp1_it6 or ap_reg_ppiten_pp2_it1 or exitcond1_reg_1116 or ap_sig_bdd_251 or ap_reg_ppiten_pp2_it6 or isIter0_reg_1106 or isIter1_reg_1125 or ap_reg_ppstg_exitcond_reg_1315_pp5_it1 or ap_sig_bdd_565 or ap_reg_ppiten_pp5_it2 or ap_reg_ppstg_isIter_reg_1329_pp5_it1)
begin
    if ((((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (exitcond9_reg_1097 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_1106)) | ((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & (ap_const_lv1_0 == exitcond1_reg_1116) & ~(ap_const_lv1_0 == isIter1_reg_1125)) | ((ap_ST_pp5_stg0_fsm_16 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1315_pp5_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_565 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == ap_reg_ppstg_isIter_reg_1329_pp5_it1)) | ((ap_ST_pp5_stg0_fsm_16 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1315_pp5_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_565 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2))))) begin
        master_portA_req_write = ap_const_logic_1;
    end else begin
        master_portA_req_write = ap_const_logic_0;
    end
end

/// master_portA_rsp_read assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond9_reg_1097_pp1_it5 or ap_sig_bdd_218 or ap_reg_ppiten_pp1_it6 or ap_reg_ppstg_exitcond1_reg_1116_pp2_it5 or ap_sig_bdd_251 or ap_reg_ppiten_pp2_it6)
begin
    if ((((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_reg_ppstg_exitcond9_reg_1097_pp1_it5 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))) | ((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1116_pp2_it5) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6))))) begin
        master_portA_rsp_read = ap_const_logic_1;
    end else begin
        master_portA_rsp_read = ap_const_logic_0;
    end
end

/// master_portA_size assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or exitcond9_reg_1097 or ap_sig_bdd_218 or ap_reg_ppiten_pp1_it6 or ap_reg_ppiten_pp2_it1 or exitcond1_reg_1116 or ap_sig_bdd_251 or ap_reg_ppiten_pp2_it6 or isIter0_reg_1106 or isIter1_reg_1125 or tmp_25_reg_1310 or ap_reg_ppstg_exitcond_reg_1315_pp5_it1 or ap_sig_bdd_565 or ap_reg_ppiten_pp5_it2 or ap_reg_ppstg_isIter_reg_1329_pp5_it1)
begin
    if (((ap_ST_pp5_stg0_fsm_16 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1315_pp5_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_565 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == ap_reg_ppstg_isIter_reg_1329_pp5_it1))) begin
        master_portA_size = tmp_25_reg_1310;
    end else if (((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & (ap_const_lv1_0 == exitcond1_reg_1116) & ~(ap_const_lv1_0 == isIter1_reg_1125))) begin
        master_portA_size = ap_const_lv32_20;
    end else if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (exitcond9_reg_1097 == ap_const_lv1_0) & ~(ap_const_lv1_0 == isIter0_reg_1106))) begin
        master_portA_size = ap_const_lv32_30;
    end else begin
        master_portA_size = 'bx;
    end
end

/// n0ack_out assign process. ///
always @ (ap_CS_fsm or distortion_out1ack_in)
begin
    if (((ap_ST_st71_fsm_18 == ap_CS_fsm) & ~(distortion_out1ack_in == ap_const_logic_0))) begin
        n0ack_out = ap_const_logic_1;
    end else begin
        n0ack_out = ap_const_logic_0;
    end
end

/// p_buffer_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it7 or tmp_26_fu_672_p1 or tmp_30_fu_778_p1)
begin
    if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it7))) begin
        p_buffer_address0 = tmp_26_fu_672_p1;
    end else if ((ap_ST_st23_fsm_8 == ap_CS_fsm)) begin
        p_buffer_address0 = tmp_30_fu_778_p1;
    end else begin
        p_buffer_address0 = 'bx;
    end
end

/// p_buffer_address1 assign process. ///
always @ (ap_CS_fsm or tmp_29_1_fu_793_p1 or tmp_29_2_fu_819_p1)
begin
    if ((ap_ST_st24_fsm_9 == ap_CS_fsm)) begin
        p_buffer_address1 = tmp_29_2_fu_819_p1;
    end else if ((ap_ST_st23_fsm_8 == ap_CS_fsm)) begin
        p_buffer_address1 = tmp_29_1_fu_793_p1;
    end else begin
        p_buffer_address1 = 'bx;
    end
end

/// p_buffer_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_218 or ap_reg_ppiten_pp1_it6 or ap_reg_ppiten_pp1_it7)
begin
    if (((ap_ST_st23_fsm_8 == ap_CS_fsm) | ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it7) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6))))) begin
        p_buffer_ce0 = ap_const_logic_1;
    end else begin
        p_buffer_ce0 = ap_const_logic_0;
    end
end

/// p_buffer_ce1 assign process. ///
always @ (ap_CS_fsm)
begin
    if (((ap_ST_st23_fsm_8 == ap_CS_fsm) | (ap_ST_st24_fsm_9 == ap_CS_fsm))) begin
        p_buffer_ce1 = ap_const_logic_1;
    end else begin
        p_buffer_ce1 = ap_const_logic_0;
    end
end

/// p_buffer_we0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_218 or ap_reg_ppiten_pp1_it6 or ap_reg_ppiten_pp1_it7 or ap_reg_ppstg_exitcond9_reg_1097_pp1_it6)
begin
    if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it7) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond9_reg_1097_pp1_it6))) begin
        p_buffer_we0 = ap_const_logic_1;
    end else begin
        p_buffer_we0 = ap_const_logic_0;
    end
end

/// total_distortion_phi_fu_522_p4 assign process. ///
always @ (ap_CS_fsm or total_distortion_reg_518 or tmp_1_reg_1213 or ap_reg_ppiten_pp4_it1 or tmp_13_reg_1242 or total_distortion_2_reg_1284)
begin
    if (((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it1) & (ap_const_lv1_0 == tmp_1_reg_1213) & (ap_const_lv1_0 == tmp_13_reg_1242))) begin
        total_distortion_phi_fu_522_p4 = total_distortion_2_reg_1284;
    end else begin
        total_distortion_phi_fu_522_p4 = total_distortion_reg_518;
    end
end
always @ (ap_start or ap_CS_fsm or distortion_out1ack_in or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_sig_bdd_218 or ap_reg_ppiten_pp1_it6 or ap_reg_ppiten_pp1_it7 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it1 or ap_sig_bdd_251 or ap_reg_ppiten_pp2_it6 or ap_reg_ppiten_pp2_it7 or tmp_3_fu_618_p2 or exitcond9_fu_654_p2 or exitcond1_fu_702_p2 or exitcond6_fu_725_p2 or ap_reg_ppiten_pp4_it11 or ap_reg_ppiten_pp4_it12 or exitcond_fu_1020_p2 or ap_reg_ppiten_pp5_it0 or ap_reg_ppiten_pp5_it1 or ap_sig_bdd_565 or ap_reg_ppiten_pp5_it2 or exitcond8_fu_571_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            ap_NS_fsm = ap_ST_st3_fsm_2;
        ap_ST_st3_fsm_2 : 
            if ((ap_const_lv1_0 == exitcond8_fu_571_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st4_fsm_3 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        ap_ST_st5_fsm_4 : 
            if ((ap_const_lv1_0 == tmp_3_fu_618_p2)) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_pp4_stg0_fsm_12;
            end
        ap_ST_pp1_stg0_fsm_5 : 
            if ((~((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it7) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~(ap_const_lv1_0 == exitcond9_fu_654_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_5;
            end else if ((((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it7) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_218 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it6)) & ~(ap_const_lv1_0 == exitcond9_fu_654_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
                ap_NS_fsm = ap_ST_st14_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_5;
            end
        ap_ST_st14_fsm_6 : 
            ap_NS_fsm = ap_ST_pp2_stg0_fsm_7;
        ap_ST_pp2_stg0_fsm_7 : 
            if ((~((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_lv1_0 == exitcond1_fu_702_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_7;
            end else if ((((ap_ST_pp2_stg0_fsm_7 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it7) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_251 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it6)) & ~(ap_const_lv1_0 == exitcond1_fu_702_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
                ap_NS_fsm = ap_ST_st23_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_7;
            end
        ap_ST_st23_fsm_8 : 
            if ((ap_const_lv1_0 == exitcond6_fu_725_p2)) begin
                ap_NS_fsm = ap_ST_st24_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_st26_fsm_11;
            end
        ap_ST_st24_fsm_9 : 
            ap_NS_fsm = ap_ST_st25_fsm_10;
        ap_ST_st25_fsm_10 : 
            ap_NS_fsm = ap_ST_st23_fsm_8;
        ap_ST_st26_fsm_11 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        ap_ST_pp4_stg0_fsm_12 : 
            ap_NS_fsm = ap_ST_pp4_stg1_fsm_13;
        ap_ST_pp4_stg1_fsm_13 : 
            ap_NS_fsm = ap_ST_pp4_stg2_fsm_14;
        ap_ST_pp4_stg2_fsm_14 : 
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp4_it12) & (ap_ST_pp4_stg2_fsm_14 == ap_CS_fsm) & ~(ap_const_logic_1 == ap_reg_ppiten_pp4_it11))) begin
                ap_NS_fsm = ap_ST_pp4_stg0_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_st66_fsm_15;
            end
        ap_ST_st66_fsm_15 : 
            ap_NS_fsm = ap_ST_pp5_stg0_fsm_16;
        ap_ST_pp5_stg0_fsm_16 : 
            if ((~((ap_ST_pp5_stg0_fsm_16 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_565 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_sig_bdd_565 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == exitcond_fu_1020_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)))) begin
                ap_NS_fsm = ap_ST_pp5_stg0_fsm_16;
            end else if ((((ap_ST_pp5_stg0_fsm_16 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2) & ~(ap_sig_bdd_565 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_sig_bdd_565 & (ap_const_logic_1 == ap_reg_ppiten_pp5_it2)) & ~(ap_const_lv1_0 == exitcond_fu_1020_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)))) begin
                ap_NS_fsm = ap_ST_st70_fsm_17;
            end else begin
                ap_NS_fsm = ap_ST_pp5_stg0_fsm_16;
            end
        ap_ST_st70_fsm_17 : 
            ap_NS_fsm = ap_ST_st71_fsm_18;
        ap_ST_st71_fsm_18 : 
            if (~(distortion_out1ack_in == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st71_fsm_18;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end

/// ap_sig_bdd_1186 assign process. ///
always @ (ap_CS_fsm or tmp_1_fu_872_p2)
begin
    ap_sig_bdd_1186 = ((ap_ST_pp4_stg0_fsm_12 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_1_fu_872_p2));
end

/// ap_sig_bdd_1189 assign process. ///
always @ (ap_CS_fsm or tmp_1_reg_1213 or tmp_13_reg_1242)
begin
    ap_sig_bdd_1189 = ((ap_const_lv1_0 == tmp_1_reg_1213) & (ap_ST_pp4_stg2_fsm_14 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_13_reg_1242));
end

/// ap_sig_bdd_218 assign process. ///
always @ (master_portA_rsp_empty_n or ap_reg_ppstg_exitcond9_reg_1097_pp1_it5)
begin
    ap_sig_bdd_218 = ((master_portA_rsp_empty_n == ap_const_logic_0) & (ap_reg_ppstg_exitcond9_reg_1097_pp1_it5 == ap_const_lv1_0));
end

/// ap_sig_bdd_251 assign process. ///
always @ (master_portA_rsp_empty_n or ap_reg_ppstg_exitcond1_reg_1116_pp2_it5)
begin
    ap_sig_bdd_251 = ((master_portA_rsp_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond1_reg_1116_pp2_it5));
end

/// ap_sig_bdd_565 assign process. ///
always @ (master_portA_req_full_n or ap_reg_ppstg_exitcond_reg_1315_pp5_it1)
begin
    ap_sig_bdd_565 = ((master_portA_req_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_1315_pp5_it1));
end
assign b_1_fu_866_p2 = (b_reg_471 + ap_const_lv32_10);
assign distortion_out = distortion_out1data_reg;
assign exitcond1_fu_702_p2 = (indvar2_phi_fu_499_p4 == ap_const_lv6_20? 1'b1: 1'b0);
assign exitcond6_fu_725_p2 = (i1_reg_507 == ap_const_lv5_10? 1'b1: 1'b0);
assign exitcond8_fu_571_p2 = (i_reg_460 == ap_const_lv9_100? 1'b1: 1'b0);
assign exitcond9_fu_654_p2 = (indvar_phi_fu_487_p4 == ap_const_lv6_30? 1'b1: 1'b0);
assign exitcond_fu_1020_p2 = (indvar1_reg_553 == tmp_38_add_i32_shr_reg_1305? 1'b1: 1'b0);
assign grp_fu_917_ce = ap_const_logic_1;
assign grp_fu_917_p0 = centre_buffer_0_wgtCent_value_q0;
assign grp_fu_917_p1 = ((tmp_9_fu_905_p2)? ap_const_lv32_1: count_reg_1246);
assign grp_fu_930_ce = ap_const_logic_1;
assign grp_fu_930_p0 = centre_buffer_1_wgtCent_value_q0;
assign grp_fu_930_p1 = i_count_reg_1262;
assign grp_fu_936_ce = ap_const_logic_1;
assign grp_fu_936_p0 = centre_buffer_2_wgtCent_value_load_reg_1295;
assign grp_fu_936_p1 = i_count_reg_1262;
assign i1_cast2_fu_737_p1 = $unsigned(i1_reg_507);
assign i_1_fu_577_p2 = (i_reg_460 + ap_const_lv9_1);
assign i_2_fu_877_p2 = (i5_phi_fu_534_p4 + ap_const_lv32_1);
assign i_3_fu_731_p2 = (i1_reg_507 + ap_const_lv5_1);
assign i_buffer_d0 = reg_565;
assign i_count_fu_910_p3 = ((tmp_9_fu_905_p2)? ap_const_lv32_1: count_reg_1246);
assign indvar_next1_fu_1025_p2 = (indvar1_reg_553 + ap_const_lv30_1);
assign indvar_next2_fu_708_p2 = (indvar2_phi_fu_499_p4 + ap_const_lv6_1);
assign indvar_next_fu_660_p2 = (indvar_phi_fu_487_p4 + ap_const_lv6_1);
assign isIter0_fu_666_p2 = (indvar_phi_fu_487_p4 == ap_const_lv6_0? 1'b1: 1'b0);
assign isIter1_fu_714_p2 = (indvar2_phi_fu_499_p4 == ap_const_lv6_0? 1'b1: 1'b0);
assign isIter_fu_1036_p2 = (indvar1_reg_553 == ap_const_lv30_0? 1'b1: 1'b0);
assign master_portA_dataout = c_buffer_load_reg_1333;
assign p_buffer_d0 = reg_565;
assign p_shl4_cast_fu_764_p1 = $unsigned(p_shl4_fu_756_p3);
assign p_shl4_fu_756_p3 = {{tmp_36_fu_741_p1}, {ap_const_lv2_0}};
assign p_sum1_cast_fu_692_p1 = $unsigned(p_sum1_fu_687_p2);
assign p_sum1_fu_687_p2 = (tmp_cast_reg_1083 + tmp_11_cast_fu_683_p1);
assign p_sum_cast_fu_644_p1 = $unsigned(p_sum_fu_639_p2);
assign p_sum_fu_639_p2 = (tmp_5_cast_reg_1078 + tmp_7_cast_fu_635_p1);
assign tmp_10_fu_623_p2 = b_reg_471 << ap_const_lv32_2;
assign tmp_11_cast_fu_683_p1 = $unsigned(tmp_35_fu_677_p2);
assign tmp_11_fu_894_p2 = (tmp_17_fu_888_p2 - i5_phi_fu_534_p4);
assign tmp_12_fu_941_p1 = $unsigned(ap_reg_ppstg_tmp_11_reg_1235_pp4_it11);
assign tmp_13_fu_900_p2 = (i5_phi_fu_534_p4 == k0data_reg? 1'b1: 1'b0);
assign tmp_14_fu_965_p4 = {{centres_out_addr0data_reg[ap_const_lv32_1F : ap_const_lv32_2]}};
assign tmp_15_fu_974_p1 = $unsigned(tmp_14_fu_965_p4);
assign tmp_16_fu_989_p2 = (tmp_18_fu_984_p2 - k0data_reg);
assign tmp_17_fu_888_p2 = i5_phi_fu_534_p4 << ap_const_lv32_2;
assign tmp_18_fu_984_p2 = k0data_reg << ap_const_lv32_2;
assign tmp_19_fu_751_p1 = $unsigned(tmp_37_fu_745_p2);
assign tmp_1_fu_872_p2 = (i5_phi_fu_534_p4 > k0data_reg? 1'b1: 1'b0);
assign tmp_20_fu_798_p3 = {{tmp_36_reg_1138}, {ap_const_lv1_1}};
assign tmp_21_fu_805_p1 = $unsigned(tmp_20_fu_798_p3);
assign tmp_22_fu_768_p2 = (p_shl4_cast_fu_764_p1 - i1_cast2_fu_737_p1);
assign tmp_23_fu_994_p2 = tmp_16_fu_989_p2 << ap_const_lv32_2;
assign tmp_24_fu_1000_p2 = (tmp_23_fu_994_p2 + ap_const_lv32_C);
assign tmp_25_1_fu_945_p2 = (ap_reg_ppstg_tmp_11_reg_1235_pp4_it12 + ap_const_lv32_1);
assign tmp_25_2_fu_955_p2 = (ap_reg_ppstg_tmp_11_reg_1235_pp4_it12 + ap_const_lv32_2);
assign tmp_25_fu_1016_p1 = $unsigned(tmp_38_add_i32_shr_fu_1006_p4);
assign tmp_26_1_fu_950_p1 = $unsigned(tmp_25_1_fu_945_p2);
assign tmp_26_2_fu_960_p1 = $unsigned(tmp_25_2_fu_955_p2);
assign tmp_26_fu_672_p1 = $unsigned(ap_reg_ppstg_indvar_reg_483_pp1_it6);
assign tmp_27_fu_824_p1 = $unsigned(i_buffer_q0);
assign tmp_28_1_fu_783_p2 = (tmp_22_fu_768_p2 + ap_const_lv7_1);
assign tmp_28_2_fu_810_p2 = (tmp_22_reg_1148 + ap_const_lv7_2);
assign tmp_28_fu_1031_p1 = $unsigned(indvar1_reg_553);
assign tmp_29_1_fu_793_p0 = $signed(tmp_28_1_fu_783_p2);
assign tmp_29_1_fu_793_p1 = $unsigned(tmp_29_1_fu_793_p0);
assign tmp_29_2_fu_819_p0 = $signed(tmp_28_2_fu_810_p2);
assign tmp_29_2_fu_819_p1 = $unsigned(tmp_29_2_fu_819_p0);
assign tmp_2_fu_583_p1 = $unsigned(i_reg_460);
assign tmp_30_fu_778_p0 = $signed(tmp_22_fu_768_p2);
assign tmp_30_fu_778_p1 = $unsigned(tmp_30_fu_778_p0);
assign tmp_31_fu_833_p2 = (centre_buffer_count_q0 + ap_const_lv32_1);
assign tmp_32_fu_840_p2 = (centre_buffer_sum_sq_q0 + i_buffer_q0);
assign tmp_33_fu_847_p2 = (p_buffer_load_reg_1168 + centre_buffer_0_wgtCent_value_q0);
assign tmp_34_fu_720_p1 = $unsigned(ap_reg_ppstg_indvar2_reg_495_pp2_it6);
assign tmp_35_fu_677_p2 = b_reg_471 << ap_const_lv32_1;
assign tmp_36_fu_741_p1 = i1_reg_507[3:0];
assign tmp_37_fu_745_p2 = i1_reg_507 << ap_const_lv5_1;
assign tmp_38_add_i32_shr_fu_1006_p4 = {{tmp_24_fu_1000_p2[ap_const_lv32_1F : ap_const_lv32_2]}};
assign tmp_3_fu_618_p2 = (b_reg_471 > n0data_reg? 1'b1: 1'b0);
assign tmp_43_1_fu_853_p2 = (p_buffer_load_1_reg_1173 + centre_buffer_1_wgtCent_value_q0);
assign tmp_43_2_fu_859_p2 = (p_buffer_q1 + centre_buffer_2_wgtCent_value_q0);
assign tmp_5_cast_fu_601_p1 = $unsigned(tmp_5_fu_592_p4);
assign tmp_5_fu_592_p4 = {{data_points_in_addr0data_reg[ap_const_lv32_1F : ap_const_lv32_2]}};
assign tmp_6_fu_629_p2 = (tmp_10_fu_623_p2 - b_reg_471);
assign tmp_7_cast_fu_635_p1 = $unsigned(tmp_6_fu_629_p2);
assign tmp_8_fu_883_p1 = $unsigned(i5_phi_fu_534_p4);
assign tmp_9_fu_905_p2 = (count_reg_1246 == ap_const_lv32_0? 1'b1: 1'b0);
assign tmp_cast_fu_614_p1 = $unsigned(tmp_s_fu_605_p4);
assign tmp_s_fu_605_p4 = {{kernel_info_in_addr0data_reg[ap_const_lv32_1F : ap_const_lv32_2]}};
assign total_distortion_2_fu_924_p2 = (centre_buffer_sum_sq_q0 + total_distortion_reg_518);
always @ (posedge ap_clk)
begin
    data_points_in_addr0vld_reg <= 1'b0;
    kernel_info_in_addr0vld_reg <= 1'b0;
    centres_out_addr0vld_reg <= 1'b0;
    distortion_out1vld_reg <= 1'b0;
    n0vld_reg <= 1'b0;
    k0vld_reg <= 1'b0;
    tmp_5_cast_reg_1078[32:30] <= 3'b000;
    tmp_cast_reg_1083[32:30] <= 3'b000;
    tmp_8_reg_1222[63:32] <= 32'b00000000000000000000000000000000;
    master_portA_addr_2_reg_1300[31:30] <= 2'b00;
    tmp_25_reg_1310[31:30] <= 2'b00;
end



endmodule //combiner_top

