





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Protection, privilege</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-191032.html">
    <link rel="next" href="x86-194054.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-191032.html">Previous</a></li>


          

<li><a href="x86-190707.html">Up</a></li>


          

<li><a href="x86-194054.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br /><span class="line"><span class="ngb">Privileged instructions</span></span><br /><span class="line"></span><br /><span class="line">    Privileged instructions that affect system data structures can</span><br /><span class="line">    only be executed when the CPL is zero. If the processor finds one</span><br /><span class="line">    of these instructions when CPL &gt; 0, it signals a general</span><br /><span class="line">    protection exception:</span><br /><span class="line"></span><br /><span class="line">        CLTS              Clear Task-Switched Flag</span><br /><span class="line">        HLT               Halt the Processor</span><br /><span class="line">        LGDT              Load Global Descriptor Table Reg.</span><br /><span class="line">        LIDT              Load Interrupt Descriptor Table Reg.</span><br /><span class="line">        LLDT              Load Local Descriptor Table Reg.</span><br /><span class="line">        LMSW              Load Machine Status Word</span><br /><span class="line">        LTR               Load Task Register</span><br /><span class="line">        MOV to/from CRn   Move to/from Control Register</span><br /><span class="line">        MOV to/from DRn   Move to/from Debug Register</span><br /><span class="line">        MOV to/from TRn   Move to/from Test Register</span><br /><span class="line">        and</span><br /><span class="line">        special instructions related to system management (INVD,</span><br /><span class="line">        INVLPG, WBINVD, WRMSR a.o.)</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="x86-191032.html">Privilege</a></li>
        
          <li><a href="x86-185529.html">System address</a></li>
        
          <li><a href="x86-187047.html">Control registers</a></li>
        
          <li><a href="x86-224627.html">Exceptions</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

