
robotrace_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cbf8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000062c  0800cdc8  0800cdc8  0001cdc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d3f4  0800d3f4  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800d3f4  0800d3f4  0001d3f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d3fc  0800d3fc  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d3fc  0800d3fc  0001d3fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d400  0800d400  0001d400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800d404  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000488  200001f0  0800d5f0  000201f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000678  0800d5f0  00020678  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018db9  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000368c  00000000  00000000  00038fd5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001538  00000000  00000000  0003c668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013d8  00000000  00000000  0003dba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002742e  00000000  00000000  0003ef78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cdb4  00000000  00000000  000663a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e458a  00000000  00000000  0008315a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001676e4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f20  00000000  00000000  00167734  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001f0 	.word	0x200001f0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800cdb0 	.word	0x0800cdb0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001f4 	.word	0x200001f4
 800020c:	0800cdb0 	.word	0x0800cdb0

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9aa 	b.w	8001034 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468e      	mov	lr, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d14d      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d72:	428a      	cmp	r2, r1
 8000d74:	4694      	mov	ip, r2
 8000d76:	d969      	bls.n	8000e4c <__udivmoddi4+0xe8>
 8000d78:	fab2 f282 	clz	r2, r2
 8000d7c:	b152      	cbz	r2, 8000d94 <__udivmoddi4+0x30>
 8000d7e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d82:	f1c2 0120 	rsb	r1, r2, #32
 8000d86:	fa20 f101 	lsr.w	r1, r0, r1
 8000d8a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d92:	4094      	lsls	r4, r2
 8000d94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d98:	0c21      	lsrs	r1, r4, #16
 8000d9a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d9e:	fa1f f78c 	uxth.w	r7, ip
 8000da2:	fb08 e316 	mls	r3, r8, r6, lr
 8000da6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000daa:	fb06 f107 	mul.w	r1, r6, r7
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dba:	f080 811f 	bcs.w	8000ffc <__udivmoddi4+0x298>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 811c 	bls.w	8000ffc <__udivmoddi4+0x298>
 8000dc4:	3e02      	subs	r6, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a5b      	subs	r3, r3, r1
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd8:	fb00 f707 	mul.w	r7, r0, r7
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	d90a      	bls.n	8000df6 <__udivmoddi4+0x92>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de8:	f080 810a 	bcs.w	8001000 <__udivmoddi4+0x29c>
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	f240 8107 	bls.w	8001000 <__udivmoddi4+0x29c>
 8000df2:	4464      	add	r4, ip
 8000df4:	3802      	subs	r0, #2
 8000df6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dfa:	1be4      	subs	r4, r4, r7
 8000dfc:	2600      	movs	r6, #0
 8000dfe:	b11d      	cbz	r5, 8000e08 <__udivmoddi4+0xa4>
 8000e00:	40d4      	lsrs	r4, r2
 8000e02:	2300      	movs	r3, #0
 8000e04:	e9c5 4300 	strd	r4, r3, [r5]
 8000e08:	4631      	mov	r1, r6
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d909      	bls.n	8000e26 <__udivmoddi4+0xc2>
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	f000 80ef 	beq.w	8000ff6 <__udivmoddi4+0x292>
 8000e18:	2600      	movs	r6, #0
 8000e1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e1e:	4630      	mov	r0, r6
 8000e20:	4631      	mov	r1, r6
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	fab3 f683 	clz	r6, r3
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d14a      	bne.n	8000ec4 <__udivmoddi4+0x160>
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d302      	bcc.n	8000e38 <__udivmoddi4+0xd4>
 8000e32:	4282      	cmp	r2, r0
 8000e34:	f200 80f9 	bhi.w	800102a <__udivmoddi4+0x2c6>
 8000e38:	1a84      	subs	r4, r0, r2
 8000e3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e3e:	2001      	movs	r0, #1
 8000e40:	469e      	mov	lr, r3
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	d0e0      	beq.n	8000e08 <__udivmoddi4+0xa4>
 8000e46:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e4a:	e7dd      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000e4c:	b902      	cbnz	r2, 8000e50 <__udivmoddi4+0xec>
 8000e4e:	deff      	udf	#255	; 0xff
 8000e50:	fab2 f282 	clz	r2, r2
 8000e54:	2a00      	cmp	r2, #0
 8000e56:	f040 8092 	bne.w	8000f7e <__udivmoddi4+0x21a>
 8000e5a:	eba1 010c 	sub.w	r1, r1, ip
 8000e5e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e62:	fa1f fe8c 	uxth.w	lr, ip
 8000e66:	2601      	movs	r6, #1
 8000e68:	0c20      	lsrs	r0, r4, #16
 8000e6a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e6e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e72:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e76:	fb0e f003 	mul.w	r0, lr, r3
 8000e7a:	4288      	cmp	r0, r1
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x12c>
 8000e7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e82:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x12a>
 8000e88:	4288      	cmp	r0, r1
 8000e8a:	f200 80cb 	bhi.w	8001024 <__udivmoddi4+0x2c0>
 8000e8e:	4643      	mov	r3, r8
 8000e90:	1a09      	subs	r1, r1, r0
 8000e92:	b2a4      	uxth	r4, r4
 8000e94:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e98:	fb07 1110 	mls	r1, r7, r0, r1
 8000e9c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ea0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ea4:	45a6      	cmp	lr, r4
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x156>
 8000ea8:	eb1c 0404 	adds.w	r4, ip, r4
 8000eac:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb0:	d202      	bcs.n	8000eb8 <__udivmoddi4+0x154>
 8000eb2:	45a6      	cmp	lr, r4
 8000eb4:	f200 80bb 	bhi.w	800102e <__udivmoddi4+0x2ca>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ec2:	e79c      	b.n	8000dfe <__udivmoddi4+0x9a>
 8000ec4:	f1c6 0720 	rsb	r7, r6, #32
 8000ec8:	40b3      	lsls	r3, r6
 8000eca:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ece:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ed2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ed6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eda:	431c      	orrs	r4, r3
 8000edc:	40f9      	lsrs	r1, r7
 8000ede:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eea:	0c20      	lsrs	r0, r4, #16
 8000eec:	fa1f fe8c 	uxth.w	lr, ip
 8000ef0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ef4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ef8:	fb08 f00e 	mul.w	r0, r8, lr
 8000efc:	4288      	cmp	r0, r1
 8000efe:	fa02 f206 	lsl.w	r2, r2, r6
 8000f02:	d90b      	bls.n	8000f1c <__udivmoddi4+0x1b8>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f0c:	f080 8088 	bcs.w	8001020 <__udivmoddi4+0x2bc>
 8000f10:	4288      	cmp	r0, r1
 8000f12:	f240 8085 	bls.w	8001020 <__udivmoddi4+0x2bc>
 8000f16:	f1a8 0802 	sub.w	r8, r8, #2
 8000f1a:	4461      	add	r1, ip
 8000f1c:	1a09      	subs	r1, r1, r0
 8000f1e:	b2a4      	uxth	r4, r4
 8000f20:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f24:	fb09 1110 	mls	r1, r9, r0, r1
 8000f28:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f2c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f30:	458e      	cmp	lr, r1
 8000f32:	d908      	bls.n	8000f46 <__udivmoddi4+0x1e2>
 8000f34:	eb1c 0101 	adds.w	r1, ip, r1
 8000f38:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f3c:	d26c      	bcs.n	8001018 <__udivmoddi4+0x2b4>
 8000f3e:	458e      	cmp	lr, r1
 8000f40:	d96a      	bls.n	8001018 <__udivmoddi4+0x2b4>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4461      	add	r1, ip
 8000f46:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f4a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f4e:	eba1 010e 	sub.w	r1, r1, lr
 8000f52:	42a1      	cmp	r1, r4
 8000f54:	46c8      	mov	r8, r9
 8000f56:	46a6      	mov	lr, r4
 8000f58:	d356      	bcc.n	8001008 <__udivmoddi4+0x2a4>
 8000f5a:	d053      	beq.n	8001004 <__udivmoddi4+0x2a0>
 8000f5c:	b15d      	cbz	r5, 8000f76 <__udivmoddi4+0x212>
 8000f5e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f62:	eb61 010e 	sbc.w	r1, r1, lr
 8000f66:	fa01 f707 	lsl.w	r7, r1, r7
 8000f6a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f6e:	40f1      	lsrs	r1, r6
 8000f70:	431f      	orrs	r7, r3
 8000f72:	e9c5 7100 	strd	r7, r1, [r5]
 8000f76:	2600      	movs	r6, #0
 8000f78:	4631      	mov	r1, r6
 8000f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7e:	f1c2 0320 	rsb	r3, r2, #32
 8000f82:	40d8      	lsrs	r0, r3
 8000f84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f88:	fa21 f303 	lsr.w	r3, r1, r3
 8000f8c:	4091      	lsls	r1, r2
 8000f8e:	4301      	orrs	r1, r0
 8000f90:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f94:	fa1f fe8c 	uxth.w	lr, ip
 8000f98:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f9c:	fb07 3610 	mls	r6, r7, r0, r3
 8000fa0:	0c0b      	lsrs	r3, r1, #16
 8000fa2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fa6:	fb00 f60e 	mul.w	r6, r0, lr
 8000faa:	429e      	cmp	r6, r3
 8000fac:	fa04 f402 	lsl.w	r4, r4, r2
 8000fb0:	d908      	bls.n	8000fc4 <__udivmoddi4+0x260>
 8000fb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fba:	d22f      	bcs.n	800101c <__udivmoddi4+0x2b8>
 8000fbc:	429e      	cmp	r6, r3
 8000fbe:	d92d      	bls.n	800101c <__udivmoddi4+0x2b8>
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	4463      	add	r3, ip
 8000fc4:	1b9b      	subs	r3, r3, r6
 8000fc6:	b289      	uxth	r1, r1
 8000fc8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fcc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fd4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fd8:	428b      	cmp	r3, r1
 8000fda:	d908      	bls.n	8000fee <__udivmoddi4+0x28a>
 8000fdc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fe4:	d216      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fe6:	428b      	cmp	r3, r1
 8000fe8:	d914      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fea:	3e02      	subs	r6, #2
 8000fec:	4461      	add	r1, ip
 8000fee:	1ac9      	subs	r1, r1, r3
 8000ff0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ff4:	e738      	b.n	8000e68 <__udivmoddi4+0x104>
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e705      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e3      	b.n	8000dc8 <__udivmoddi4+0x64>
 8001000:	4618      	mov	r0, r3
 8001002:	e6f8      	b.n	8000df6 <__udivmoddi4+0x92>
 8001004:	454b      	cmp	r3, r9
 8001006:	d2a9      	bcs.n	8000f5c <__udivmoddi4+0x1f8>
 8001008:	ebb9 0802 	subs.w	r8, r9, r2
 800100c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001010:	3801      	subs	r0, #1
 8001012:	e7a3      	b.n	8000f5c <__udivmoddi4+0x1f8>
 8001014:	4646      	mov	r6, r8
 8001016:	e7ea      	b.n	8000fee <__udivmoddi4+0x28a>
 8001018:	4620      	mov	r0, r4
 800101a:	e794      	b.n	8000f46 <__udivmoddi4+0x1e2>
 800101c:	4640      	mov	r0, r8
 800101e:	e7d1      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001020:	46d0      	mov	r8, sl
 8001022:	e77b      	b.n	8000f1c <__udivmoddi4+0x1b8>
 8001024:	3b02      	subs	r3, #2
 8001026:	4461      	add	r1, ip
 8001028:	e732      	b.n	8000e90 <__udivmoddi4+0x12c>
 800102a:	4630      	mov	r0, r6
 800102c:	e709      	b.n	8000e42 <__udivmoddi4+0xde>
 800102e:	4464      	add	r4, ip
 8001030:	3802      	subs	r0, #2
 8001032:	e742      	b.n	8000eba <__udivmoddi4+0x156>

08001034 <__aeabi_idiv0>:
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <lcdPut>:
//      
//          data
//        
//////////////////////////////////////////////////////////////////////////
void lcdPut( uint8_t data )
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b086      	sub	sp, #24
 800103c:	af02      	add	r7, sp, #8
 800103e:	4603      	mov	r3, r0
 8001040:	71fb      	strb	r3, [r7, #7]
	uint8_t word[] = { RSBIT1, data };
 8001042:	2340      	movs	r3, #64	; 0x40
 8001044:	733b      	strb	r3, [r7, #12]
 8001046:	79fb      	ldrb	r3, [r7, #7]
 8001048:	737b      	strb	r3, [r7, #13]
	I2C_LCD_SEND
 800104a:	f107 020c 	add.w	r2, r7, #12
 800104e:	2364      	movs	r3, #100	; 0x64
 8001050:	9300      	str	r3, [sp, #0]
 8001052:	2302      	movs	r3, #2
 8001054:	217c      	movs	r1, #124	; 0x7c
 8001056:	4803      	ldr	r0, [pc, #12]	; (8001064 <lcdPut+0x2c>)
 8001058:	f004 fa42 	bl	80054e0 <HAL_I2C_Master_Transmit>
}
 800105c:	bf00      	nop
 800105e:	3710      	adds	r7, #16
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	2000037c 	.word	0x2000037c

08001068 <lcdCMD>:
//      
//          cmd
//        
//////////////////////////////////////////////////////////////////////////
void lcdCMD( uint8_t cmd )
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b086      	sub	sp, #24
 800106c:	af02      	add	r7, sp, #8
 800106e:	4603      	mov	r3, r0
 8001070:	71fb      	strb	r3, [r7, #7]
	uint8_t command[] = { RSBIT0, cmd };
 8001072:	2300      	movs	r3, #0
 8001074:	733b      	strb	r3, [r7, #12]
 8001076:	79fb      	ldrb	r3, [r7, #7]
 8001078:	737b      	strb	r3, [r7, #13]
 	I2C_LCD_READ
 800107a:	f107 020c 	add.w	r2, r7, #12
 800107e:	2364      	movs	r3, #100	; 0x64
 8001080:	9300      	str	r3, [sp, #0]
 8001082:	2302      	movs	r3, #2
 8001084:	217c      	movs	r1, #124	; 0x7c
 8001086:	4803      	ldr	r0, [pc, #12]	; (8001094 <lcdCMD+0x2c>)
 8001088:	f004 fa2a 	bl	80054e0 <HAL_I2C_Master_Transmit>
}
 800108c:	bf00      	nop
 800108e:	3710      	adds	r7, #16
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	2000037c 	.word	0x2000037c

08001098 <intiLcd>:
//      LCD
//          
//        
//////////////////////////////////////////////////////////////////////////
 void intiLcd(void)
 {
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
	HAL_Delay(4);
 800109c:	2004      	movs	r0, #4
 800109e:	f002 fe57 	bl	8003d50 <HAL_Delay>
	lcdCMD(0x38);	// function set			: 85x8
 80010a2:	2038      	movs	r0, #56	; 0x38
 80010a4:	f7ff ffe0 	bl	8001068 <lcdCMD>
	HAL_Delay(1);
 80010a8:	2001      	movs	r0, #1
 80010aa:	f002 fe51 	bl	8003d50 <HAL_Delay>
	lcdCMD(0x39);	// function set           	: 
 80010ae:	2039      	movs	r0, #57	; 0x39
 80010b0:	f7ff ffda 	bl	8001068 <lcdCMD>
	HAL_Delay(1);
 80010b4:	2001      	movs	r0, #1
 80010b6:	f002 fe4b 	bl	8003d50 <HAL_Delay>
	lcdCMD(0x14);	// Internal OSC frequency 	: OSC
 80010ba:	2014      	movs	r0, #20
 80010bc:	f7ff ffd4 	bl	8001068 <lcdCMD>
	HAL_Delay(1);
 80010c0:	2001      	movs	r0, #1
 80010c2:	f002 fe45 	bl	8003d50 <HAL_Delay>
	lcdCMD(0x70);	// Contrast set          	: (4)
 80010c6:	2070      	movs	r0, #112	; 0x70
 80010c8:	f7ff ffce 	bl	8001068 <lcdCMD>
	HAL_Delay(1);
 80010cc:	2001      	movs	r0, #1
 80010ce:	f002 fe3f 	bl	8003d50 <HAL_Delay>
	lcdCMD(0x56);	// Power/ICON/Contrast control	: (2)
 80010d2:	2056      	movs	r0, #86	; 0x56
 80010d4:	f7ff ffc8 	bl	8001068 <lcdCMD>
	HAL_Delay(1);
 80010d8:	2001      	movs	r0, #1
 80010da:	f002 fe39 	bl	8003d50 <HAL_Delay>
	lcdCMD(0x6c);	// Follower control     	: ON
 80010de:	206c      	movs	r0, #108	; 0x6c
 80010e0:	f7ff ffc2 	bl	8001068 <lcdCMD>
	HAL_Delay(200);
 80010e4:	20c8      	movs	r0, #200	; 0xc8
 80010e6:	f002 fe33 	bl	8003d50 <HAL_Delay>
	lcdCMD(0x38);	// function set         	: 
 80010ea:	2038      	movs	r0, #56	; 0x38
 80010ec:	f7ff ffbc 	bl	8001068 <lcdCMD>
	HAL_Delay(1);
 80010f0:	2001      	movs	r0, #1
 80010f2:	f002 fe2d 	bl	8003d50 <HAL_Delay>
	lcdCMD(0x0c);	// display ON/OFF control      	: ONOFFOFF
 80010f6:	200c      	movs	r0, #12
 80010f8:	f7ff ffb6 	bl	8001068 <lcdCMD>
	HAL_Delay(1);
 80010fc:	2001      	movs	r0, #1
 80010fe:	f002 fe27 	bl	8003d50 <HAL_Delay>
	lcdCMD(0x01);	// Clear Display 		: 20Hcol=0,row=0
 8001102:	2001      	movs	r0, #1
 8001104:	f7ff ffb0 	bl	8001068 <lcdCMD>
	HAL_Delay(2);
 8001108:	2002      	movs	r0, #2
 800110a:	f002 fe21 	bl	8003d50 <HAL_Delay>
}
 800110e:	bf00      	nop
 8001110:	bd80      	pop	{r7, pc}

08001112 <lcdLocate>:
//      
//          x , y
//        
//////////////////////////////////////////////////////////////////////////
static void lcdLocate( uint16_t x, uint16_t y )
{
 8001112:	b580      	push	{r7, lr}
 8001114:	b084      	sub	sp, #16
 8001116:	af00      	add	r7, sp, #0
 8001118:	4603      	mov	r3, r0
 800111a:	460a      	mov	r2, r1
 800111c:	80fb      	strh	r3, [r7, #6]
 800111e:	4613      	mov	r3, r2
 8001120:	80bb      	strh	r3, [r7, #4]
    volatile uint8_t work = 0x80;
 8001122:	2380      	movs	r3, #128	; 0x80
 8001124:	73fb      	strb	r3, [r7, #15]

    // x
    work += x;
 8001126:	88fb      	ldrh	r3, [r7, #6]
 8001128:	b2da      	uxtb	r2, r3
 800112a:	7bfb      	ldrb	r3, [r7, #15]
 800112c:	b2db      	uxtb	r3, r3
 800112e:	4413      	add	r3, r2
 8001130:	b2db      	uxtb	r3, r3
 8001132:	73fb      	strb	r3, [r7, #15]

    // y
    if( y == 1 ) {
 8001134:	88bb      	ldrh	r3, [r7, #4]
 8001136:	2b01      	cmp	r3, #1
 8001138:	d105      	bne.n	8001146 <lcdLocate+0x34>
        work += 0x40;
 800113a:	7bfb      	ldrb	r3, [r7, #15]
 800113c:	b2db      	uxtb	r3, r3
 800113e:	3340      	adds	r3, #64	; 0x40
 8001140:	b2db      	uxtb	r3, r3
 8001142:	73fb      	strb	r3, [r7, #15]
 8001144:	e010      	b.n	8001168 <lcdLocate+0x56>
    } else if( y == 2 ) {
 8001146:	88bb      	ldrh	r3, [r7, #4]
 8001148:	2b02      	cmp	r3, #2
 800114a:	d105      	bne.n	8001158 <lcdLocate+0x46>
        work += 0x14;
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	b2db      	uxtb	r3, r3
 8001150:	3314      	adds	r3, #20
 8001152:	b2db      	uxtb	r3, r3
 8001154:	73fb      	strb	r3, [r7, #15]
 8001156:	e007      	b.n	8001168 <lcdLocate+0x56>
    } else if( y == 3 ) {
 8001158:	88bb      	ldrh	r3, [r7, #4]
 800115a:	2b03      	cmp	r3, #3
 800115c:	d104      	bne.n	8001168 <lcdLocate+0x56>
        work += 0x54;
 800115e:	7bfb      	ldrb	r3, [r7, #15]
 8001160:	b2db      	uxtb	r3, r3
 8001162:	3354      	adds	r3, #84	; 0x54
 8001164:	b2db      	uxtb	r3, r3
 8001166:	73fb      	strb	r3, [r7, #15]
    }

    // 
    lcdCMD(work);
 8001168:	7bfb      	ldrb	r3, [r7, #15]
 800116a:	b2db      	uxtb	r3, r3
 800116c:	4618      	mov	r0, r3
 800116e:	f7ff ff7b 	bl	8001068 <lcdCMD>
}
 8001172:	bf00      	nop
 8001174:	3710      	adds	r7, #16
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
	...

0800117c <lcdShowProcess>:
//          
//        
//          1ms
//////////////////////////////////////////////////////////////////////////
void lcdShowProcess( void )
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
    switch( lcdMode2 ) {
 8001180:	4b34      	ldr	r3, [pc, #208]	; (8001254 <lcdShowProcess+0xd8>)
 8001182:	881b      	ldrh	r3, [r3, #0]
 8001184:	b29b      	uxth	r3, r3
 8001186:	3b01      	subs	r3, #1
 8001188:	2b03      	cmp	r3, #3
 800118a:	d85b      	bhi.n	8001244 <lcdShowProcess+0xc8>
 800118c:	a201      	add	r2, pc, #4	; (adr r2, 8001194 <lcdShowProcess+0x18>)
 800118e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001192:	bf00      	nop
 8001194:	080011a5 	.word	0x080011a5
 8001198:	080011bd 	.word	0x080011bd
 800119c:	080011d3 	.word	0x080011d3
 80011a0:	0800120f 	.word	0x0800120f
    case 1: // 
    	if( lcdRefreshFlag ) {
 80011a4:	4b2c      	ldr	r3, [pc, #176]	; (8001258 <lcdShowProcess+0xdc>)
 80011a6:	881b      	ldrh	r3, [r3, #0]
 80011a8:	b29b      	uxth	r3, r3
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d04e      	beq.n	800124c <lcdShowProcess+0xd0>
    		lcdRefreshFlag = 0;
 80011ae:	4b2a      	ldr	r3, [pc, #168]	; (8001258 <lcdShowProcess+0xdc>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	801a      	strh	r2, [r3, #0]
    		lcdMode2 = 2;
 80011b4:	4b27      	ldr	r3, [pc, #156]	; (8001254 <lcdShowProcess+0xd8>)
 80011b6:	2202      	movs	r2, #2
 80011b8:	801a      	strh	r2, [r3, #0]
	}
        break;
 80011ba:	e047      	b.n	800124c <lcdShowProcess+0xd0>

    case 2: // 
	lcdNowLocate = 0;
 80011bc:	4b27      	ldr	r3, [pc, #156]	; (800125c <lcdShowProcess+0xe0>)
 80011be:	2200      	movs	r2, #0
 80011c0:	801a      	strh	r2, [r3, #0]
    	lcdLocate( 0, 0 );
 80011c2:	2100      	movs	r1, #0
 80011c4:	2000      	movs	r0, #0
 80011c6:	f7ff ffa4 	bl	8001112 <lcdLocate>
	lcdMode2 = 3;
 80011ca:	4b22      	ldr	r3, [pc, #136]	; (8001254 <lcdShowProcess+0xd8>)
 80011cc:	2203      	movs	r2, #3
 80011ce:	801a      	strh	r2, [r3, #0]
        break;
 80011d0:	e03d      	b.n	800124e <lcdShowProcess+0xd2>

    case 3: // 
	if( lcdNowLocate % LCD_MAX_X == 0 ) {
 80011d2:	4b22      	ldr	r3, [pc, #136]	; (800125c <lcdShowProcess+0xe0>)
 80011d4:	881b      	ldrh	r3, [r3, #0]
 80011d6:	b29a      	uxth	r2, r3
 80011d8:	4b21      	ldr	r3, [pc, #132]	; (8001260 <lcdShowProcess+0xe4>)
 80011da:	fba3 1302 	umull	r1, r3, r3, r2
 80011de:	0919      	lsrs	r1, r3, #4
 80011e0:	460b      	mov	r3, r1
 80011e2:	011b      	lsls	r3, r3, #4
 80011e4:	440b      	add	r3, r1
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	b29b      	uxth	r3, r3
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d10b      	bne.n	8001206 <lcdShowProcess+0x8a>
    		lcdLocate( 0, lcdNowLocate / LCD_MAX_X );
 80011ee:	4b1b      	ldr	r3, [pc, #108]	; (800125c <lcdShowProcess+0xe0>)
 80011f0:	881b      	ldrh	r3, [r3, #0]
 80011f2:	b29b      	uxth	r3, r3
 80011f4:	4a1a      	ldr	r2, [pc, #104]	; (8001260 <lcdShowProcess+0xe4>)
 80011f6:	fba2 2303 	umull	r2, r3, r2, r3
 80011fa:	091b      	lsrs	r3, r3, #4
 80011fc:	b29b      	uxth	r3, r3
 80011fe:	4619      	mov	r1, r3
 8001200:	2000      	movs	r0, #0
 8001202:	f7ff ff86 	bl	8001112 <lcdLocate>
	}
	lcdMode2 = 4;
 8001206:	4b13      	ldr	r3, [pc, #76]	; (8001254 <lcdShowProcess+0xd8>)
 8001208:	2204      	movs	r2, #4
 800120a:	801a      	strh	r2, [r3, #0]
        break;
 800120c:	e01f      	b.n	800124e <lcdShowProcess+0xd2>

    case 4: // 
	lcdPut(buffLcdData[ lcdNowLocate++ ]);
 800120e:	4b13      	ldr	r3, [pc, #76]	; (800125c <lcdShowProcess+0xe0>)
 8001210:	881b      	ldrh	r3, [r3, #0]
 8001212:	b29b      	uxth	r3, r3
 8001214:	1c5a      	adds	r2, r3, #1
 8001216:	b291      	uxth	r1, r2
 8001218:	4a10      	ldr	r2, [pc, #64]	; (800125c <lcdShowProcess+0xe0>)
 800121a:	8011      	strh	r1, [r2, #0]
 800121c:	461a      	mov	r2, r3
 800121e:	4b11      	ldr	r3, [pc, #68]	; (8001264 <lcdShowProcess+0xe8>)
 8001220:	5c9b      	ldrb	r3, [r3, r2]
 8001222:	b2db      	uxtb	r3, r3
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff ff07 	bl	8001038 <lcdPut>
	if( lcdNowLocate >= LCD_MAX_X * LCD_MAX_Y ) {
 800122a:	4b0c      	ldr	r3, [pc, #48]	; (800125c <lcdShowProcess+0xe0>)
 800122c:	881b      	ldrh	r3, [r3, #0]
 800122e:	b29b      	uxth	r3, r3
 8001230:	2b21      	cmp	r3, #33	; 0x21
 8001232:	d903      	bls.n	800123c <lcdShowProcess+0xc0>
		lcdMode2 = 1;
 8001234:	4b07      	ldr	r3, [pc, #28]	; (8001254 <lcdShowProcess+0xd8>)
 8001236:	2201      	movs	r2, #1
 8001238:	801a      	strh	r2, [r3, #0]
	} else {
		lcdMode2 = 3;
	}
	break;
 800123a:	e008      	b.n	800124e <lcdShowProcess+0xd2>
		lcdMode2 = 3;
 800123c:	4b05      	ldr	r3, [pc, #20]	; (8001254 <lcdShowProcess+0xd8>)
 800123e:	2203      	movs	r2, #3
 8001240:	801a      	strh	r2, [r3, #0]
	break;
 8001242:	e004      	b.n	800124e <lcdShowProcess+0xd2>

    default:
	lcdMode2 = 1;
 8001244:	4b03      	ldr	r3, [pc, #12]	; (8001254 <lcdShowProcess+0xd8>)
 8001246:	2201      	movs	r2, #1
 8001248:	801a      	strh	r2, [r3, #0]
   	break;
 800124a:	e000      	b.n	800124e <lcdShowProcess+0xd2>
        break;
 800124c:	bf00      	nop
    }
}
 800124e:	bf00      	nop
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	20000000 	.word	0x20000000
 8001258:	2000022a 	.word	0x2000022a
 800125c:	20000228 	.word	0x20000228
 8001260:	f0f0f0f1 	.word	0xf0f0f0f1
 8001264:	2000020c 	.word	0x2000020c

08001268 <lcdPosition>:
//      
//           , 
//        
//////////////////////////////////////////////////////////////////////////
void lcdPosition(uint8_t x ,uint8_t y)
{
 8001268:	b480      	push	{r7}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0
 800126e:	4603      	mov	r3, r0
 8001270:	460a      	mov	r2, r1
 8001272:	71fb      	strb	r3, [r7, #7]
 8001274:	4613      	mov	r3, r2
 8001276:	71bb      	strb	r3, [r7, #6]
    if( x >= LCD_MAX_X ) return;
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	2b10      	cmp	r3, #16
 800127c:	d80f      	bhi.n	800129e <lcdPosition+0x36>
    if( y >= LCD_MAX_Y ) return;
 800127e:	79bb      	ldrb	r3, [r7, #6]
 8001280:	2b01      	cmp	r3, #1
 8001282:	d80e      	bhi.n	80012a2 <lcdPosition+0x3a>

    lcdBuffPosition = x + y * LCD_MAX_X;
 8001284:	79fb      	ldrb	r3, [r7, #7]
 8001286:	b29a      	uxth	r2, r3
 8001288:	79bb      	ldrb	r3, [r7, #6]
 800128a:	b29b      	uxth	r3, r3
 800128c:	4619      	mov	r1, r3
 800128e:	0109      	lsls	r1, r1, #4
 8001290:	440b      	add	r3, r1
 8001292:	b29b      	uxth	r3, r3
 8001294:	4413      	add	r3, r2
 8001296:	b29a      	uxth	r2, r3
 8001298:	4b05      	ldr	r3, [pc, #20]	; (80012b0 <lcdPosition+0x48>)
 800129a:	801a      	strh	r2, [r3, #0]
 800129c:	e002      	b.n	80012a4 <lcdPosition+0x3c>
    if( x >= LCD_MAX_X ) return;
 800129e:	bf00      	nop
 80012a0:	e000      	b.n	80012a4 <lcdPosition+0x3c>
    if( y >= LCD_MAX_Y ) return;
 80012a2:	bf00      	nop
}
 80012a4:	370c      	adds	r7, #12
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	20000226 	.word	0x20000226

080012b4 <lcdRowPrintf>:
//       
//          printf
//         
//////////////////////////////////////////////////////////////////////////
int lcdRowPrintf(uint8_t step, char *format, ...)
{
 80012b4:	b40e      	push	{r1, r2, r3}
 80012b6:	b580      	push	{r7, lr}
 80012b8:	b087      	sub	sp, #28
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	4603      	mov	r3, r0
 80012be:	71fb      	strb	r3, [r7, #7]
    volatile va_list argptr;
    volatile uint8_t    *p;
    volatile uint16_t     ret = 0;
 80012c0:	2300      	movs	r3, #0
 80012c2:	81fb      	strh	r3, [r7, #14]

	if(step == UPROW){
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d104      	bne.n	80012d4 <lcdRowPrintf+0x20>
		lcdPosition( 0, 0 );
 80012ca:	2100      	movs	r1, #0
 80012cc:	2000      	movs	r0, #0
 80012ce:	f7ff ffcb 	bl	8001268 <lcdPosition>
 80012d2:	e006      	b.n	80012e2 <lcdRowPrintf+0x2e>
	} else if (step == LOWROW){
 80012d4:	79fb      	ldrb	r3, [r7, #7]
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d103      	bne.n	80012e2 <lcdRowPrintf+0x2e>
		lcdPosition( 0, 1 );
 80012da:	2101      	movs	r1, #1
 80012dc:	2000      	movs	r0, #0
 80012de:	f7ff ffc3 	bl	8001268 <lcdPosition>
	}

    va_start(argptr, format);
 80012e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012e6:	613b      	str	r3, [r7, #16]
    ret = vsprintf( buffLcdData2, format, argptr );
 80012e8:	693a      	ldr	r2, [r7, #16]
 80012ea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80012ec:	4819      	ldr	r0, [pc, #100]	; (8001354 <lcdRowPrintf+0xa0>)
 80012ee:	f008 fe31 	bl	8009f54 <vsiprintf>
 80012f2:	4603      	mov	r3, r0
 80012f4:	b29b      	uxth	r3, r3
 80012f6:	81fb      	strh	r3, [r7, #14]
    va_end(argptr);

    if( ret > 0 ) {
 80012f8:	89fb      	ldrh	r3, [r7, #14]
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d020      	beq.n	8001342 <lcdRowPrintf+0x8e>
        // vsprintf
        p = buffLcdData2;
 8001300:	4b14      	ldr	r3, [pc, #80]	; (8001354 <lcdRowPrintf+0xa0>)
 8001302:	617b      	str	r3, [r7, #20]
        while( *p ) {
 8001304:	e015      	b.n	8001332 <lcdRowPrintf+0x7e>
            buffLcdData[lcdBuffPosition++] = *p++;
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	1c5a      	adds	r2, r3, #1
 800130a:	617a      	str	r2, [r7, #20]
 800130c:	4a12      	ldr	r2, [pc, #72]	; (8001358 <lcdRowPrintf+0xa4>)
 800130e:	8812      	ldrh	r2, [r2, #0]
 8001310:	b292      	uxth	r2, r2
 8001312:	1c51      	adds	r1, r2, #1
 8001314:	b288      	uxth	r0, r1
 8001316:	4910      	ldr	r1, [pc, #64]	; (8001358 <lcdRowPrintf+0xa4>)
 8001318:	8008      	strh	r0, [r1, #0]
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	b2d9      	uxtb	r1, r3
 800131e:	4b0f      	ldr	r3, [pc, #60]	; (800135c <lcdRowPrintf+0xa8>)
 8001320:	5499      	strb	r1, [r3, r2]
            if( lcdBuffPosition >= LCD_MAX_X * LCD_MAX_Y ) {
 8001322:	4b0d      	ldr	r3, [pc, #52]	; (8001358 <lcdRowPrintf+0xa4>)
 8001324:	881b      	ldrh	r3, [r3, #0]
 8001326:	b29b      	uxth	r3, r3
 8001328:	2b21      	cmp	r3, #33	; 0x21
 800132a:	d902      	bls.n	8001332 <lcdRowPrintf+0x7e>
                lcdBuffPosition = 0;
 800132c:	4b0a      	ldr	r3, [pc, #40]	; (8001358 <lcdRowPrintf+0xa4>)
 800132e:	2200      	movs	r2, #0
 8001330:	801a      	strh	r2, [r3, #0]
        while( *p ) {
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	b2db      	uxtb	r3, r3
 8001338:	2b00      	cmp	r3, #0
 800133a:	d1e4      	bne.n	8001306 <lcdRowPrintf+0x52>
            }
        }
        lcdRefreshFlag = 1;
 800133c:	4b08      	ldr	r3, [pc, #32]	; (8001360 <lcdRowPrintf+0xac>)
 800133e:	2201      	movs	r2, #1
 8001340:	801a      	strh	r2, [r3, #0]
    }
    return ret;
 8001342:	89fb      	ldrh	r3, [r7, #14]
 8001344:	b29b      	uxth	r3, r3
}
 8001346:	4618      	mov	r0, r3
 8001348:	371c      	adds	r7, #28
 800134a:	46bd      	mov	sp, r7
 800134c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001350:	b003      	add	sp, #12
 8001352:	4770      	bx	lr
 8001354:	20000214 	.word	0x20000214
 8001358:	20000226 	.word	0x20000226
 800135c:	2000020c 	.word	0x2000020c
 8001360:	2000022a 	.word	0x2000022a

08001364 <initBNO055>:
//  initBNO055
//      1ms
//          
//        
/////////////////////////////////////////////////////////////////////
uint8_t initBNO055(void) {
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af02      	add	r7, sp, #8
    uint8_t Rx_buf[1], Tx_buf[1] = {0x00};
 800136a:	2300      	movs	r3, #0
 800136c:	703b      	strb	r3, [r7, #0]

    HAL_I2C_Master_Transmit(&hi2c1,BNO055_SLAVEADDRESS,Tx_buf,1,1000);
 800136e:	463a      	mov	r2, r7
 8001370:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001374:	9300      	str	r3, [sp, #0]
 8001376:	2301      	movs	r3, #1
 8001378:	2128      	movs	r1, #40	; 0x28
 800137a:	4808      	ldr	r0, [pc, #32]	; (800139c <initBNO055+0x38>)
 800137c:	f004 f8b0 	bl	80054e0 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&hi2c1,BNO055_SLAVEADDRESS|0x01,Rx_buf,1,1000);
 8001380:	1d3a      	adds	r2, r7, #4
 8001382:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001386:	9300      	str	r3, [sp, #0]
 8001388:	2301      	movs	r3, #1
 800138a:	2129      	movs	r1, #41	; 0x29
 800138c:	4803      	ldr	r0, [pc, #12]	; (800139c <initBNO055+0x38>)
 800138e:	f004 f9a5 	bl	80056dc <HAL_I2C_Master_Receive>

    return Rx_buf[0];
 8001392:	793b      	ldrb	r3, [r7, #4]
 8001394:	4618      	mov	r0, r3
 8001396:	3708      	adds	r7, #8
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	2000037c 	.word	0x2000037c

080013a0 <HAL_ADC_ConvCpltCallback>:
//  HAL_ADC_ConvCpltCallback
//   AD
//      
//     
/////////////////////////////////////////////////////////////////////
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* AdcHandle) {
 80013a0:	b480      	push	{r7}
 80013a2:	b085      	sub	sp, #20
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
	uint8_t i;
	cntls++;
 80013a8:	4b22      	ldr	r3, [pc, #136]	; (8001434 <HAL_ADC_ConvCpltCallback+0x94>)
 80013aa:	881b      	ldrh	r3, [r3, #0]
 80013ac:	3301      	adds	r3, #1
 80013ae:	b29a      	uxth	r2, r3
 80013b0:	4b20      	ldr	r3, [pc, #128]	; (8001434 <HAL_ADC_ConvCpltCallback+0x94>)
 80013b2:	801a      	strh	r2, [r3, #0]
	for ( i=0;i<=11;i++) {
 80013b4:	2300      	movs	r3, #0
 80013b6:	73fb      	strb	r3, [r7, #15]
 80013b8:	e010      	b.n	80013dc <HAL_ADC_ConvCpltCallback+0x3c>
		lsensorInt[i] += analog[i];
 80013ba:	7bfb      	ldrb	r3, [r7, #15]
 80013bc:	4a1e      	ldr	r2, [pc, #120]	; (8001438 <HAL_ADC_ConvCpltCallback+0x98>)
 80013be:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80013c2:	7bfb      	ldrb	r3, [r7, #15]
 80013c4:	491d      	ldr	r1, [pc, #116]	; (800143c <HAL_ADC_ConvCpltCallback+0x9c>)
 80013c6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80013ca:	4619      	mov	r1, r3
 80013cc:	7bfb      	ldrb	r3, [r7, #15]
 80013ce:	440a      	add	r2, r1
 80013d0:	4919      	ldr	r1, [pc, #100]	; (8001438 <HAL_ADC_ConvCpltCallback+0x98>)
 80013d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for ( i=0;i<=11;i++) {
 80013d6:	7bfb      	ldrb	r3, [r7, #15]
 80013d8:	3301      	adds	r3, #1
 80013da:	73fb      	strb	r3, [r7, #15]
 80013dc:	7bfb      	ldrb	r3, [r7, #15]
 80013de:	2b0b      	cmp	r3, #11
 80013e0:	d9eb      	bls.n	80013ba <HAL_ADC_ConvCpltCallback+0x1a>
	}

	if (cntls > 10) {
 80013e2:	4b14      	ldr	r3, [pc, #80]	; (8001434 <HAL_ADC_ConvCpltCallback+0x94>)
 80013e4:	881b      	ldrh	r3, [r3, #0]
 80013e6:	2b0a      	cmp	r3, #10
 80013e8:	d91d      	bls.n	8001426 <HAL_ADC_ConvCpltCallback+0x86>
		for ( i=0;i<=11;i++) {
 80013ea:	2300      	movs	r3, #0
 80013ec:	73fb      	strb	r3, [r7, #15]
 80013ee:	e014      	b.n	800141a <HAL_ADC_ConvCpltCallback+0x7a>
			lsensor[i] = lsensorInt[i]/10;
 80013f0:	7bfb      	ldrb	r3, [r7, #15]
 80013f2:	4a11      	ldr	r2, [pc, #68]	; (8001438 <HAL_ADC_ConvCpltCallback+0x98>)
 80013f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013f8:	4a11      	ldr	r2, [pc, #68]	; (8001440 <HAL_ADC_ConvCpltCallback+0xa0>)
 80013fa:	fba2 2303 	umull	r2, r3, r2, r3
 80013fe:	08da      	lsrs	r2, r3, #3
 8001400:	7bfb      	ldrb	r3, [r7, #15]
 8001402:	b291      	uxth	r1, r2
 8001404:	4a0f      	ldr	r2, [pc, #60]	; (8001444 <HAL_ADC_ConvCpltCallback+0xa4>)
 8001406:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			lsensorInt[i] = 0;
 800140a:	7bfb      	ldrb	r3, [r7, #15]
 800140c:	4a0a      	ldr	r2, [pc, #40]	; (8001438 <HAL_ADC_ConvCpltCallback+0x98>)
 800140e:	2100      	movs	r1, #0
 8001410:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for ( i=0;i<=11;i++) {
 8001414:	7bfb      	ldrb	r3, [r7, #15]
 8001416:	3301      	adds	r3, #1
 8001418:	73fb      	strb	r3, [r7, #15]
 800141a:	7bfb      	ldrb	r3, [r7, #15]
 800141c:	2b0b      	cmp	r3, #11
 800141e:	d9e7      	bls.n	80013f0 <HAL_ADC_ConvCpltCallback+0x50>
		}
		cntls = 0;
 8001420:	4b04      	ldr	r3, [pc, #16]	; (8001434 <HAL_ADC_ConvCpltCallback+0x94>)
 8001422:	2200      	movs	r2, #0
 8001424:	801a      	strh	r2, [r3, #0]
	}
}
 8001426:	bf00      	nop
 8001428:	3714      	adds	r7, #20
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	20000294 	.word	0x20000294
 8001438:	20000248 	.word	0x20000248
 800143c:	2000022c 	.word	0x2000022c
 8001440:	cccccccd 	.word	0xcccccccd
 8001444:	20000278 	.word	0x20000278

08001448 <getSWrotary>:
//  getSWrotary
//   2
//      
//     
/////////////////////////////////////////////////////////////////////
uint8_t getSWrotary() {
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
	uint16_t ad = analog[13];
 800144e:	4b65      	ldr	r3, [pc, #404]	; (80015e4 <getSWrotary+0x19c>)
 8001450:	8b5b      	ldrh	r3, [r3, #26]
 8001452:	80bb      	strh	r3, [r7, #4]
	uint8_t ret = 0;
 8001454:	2300      	movs	r3, #0
 8001456:	71fb      	strb	r3, [r7, #7]

	if ( ad > 3900 ) 					ret = 0x0;
 8001458:	88bb      	ldrh	r3, [r7, #4]
 800145a:	f640 723c 	movw	r2, #3900	; 0xf3c
 800145e:	4293      	cmp	r3, r2
 8001460:	d902      	bls.n	8001468 <getSWrotary+0x20>
 8001462:	2300      	movs	r3, #0
 8001464:	71fb      	strb	r3, [r7, #7]
 8001466:	e0b6      	b.n	80015d6 <getSWrotary+0x18e>
	else if ( ad < 3681 && ad > 3653 ) 	ret = 0x1;
 8001468:	88bb      	ldrh	r3, [r7, #4]
 800146a:	f5b3 6f66 	cmp.w	r3, #3680	; 0xe60
 800146e:	d807      	bhi.n	8001480 <getSWrotary+0x38>
 8001470:	88bb      	ldrh	r3, [r7, #4]
 8001472:	f640 6245 	movw	r2, #3653	; 0xe45
 8001476:	4293      	cmp	r3, r2
 8001478:	d902      	bls.n	8001480 <getSWrotary+0x38>
 800147a:	2301      	movs	r3, #1
 800147c:	71fb      	strb	r3, [r7, #7]
 800147e:	e0aa      	b.n	80015d6 <getSWrotary+0x18e>
	else if ( ad < 2784 && ad > 2746 ) 	ret = 0x2;
 8001480:	88bb      	ldrh	r3, [r7, #4]
 8001482:	f5b3 6f2e 	cmp.w	r3, #2784	; 0xae0
 8001486:	d207      	bcs.n	8001498 <getSWrotary+0x50>
 8001488:	88bb      	ldrh	r3, [r7, #4]
 800148a:	f640 22ba 	movw	r2, #2746	; 0xaba
 800148e:	4293      	cmp	r3, r2
 8001490:	d902      	bls.n	8001498 <getSWrotary+0x50>
 8001492:	2302      	movs	r3, #2
 8001494:	71fb      	strb	r3, [r7, #7]
 8001496:	e09e      	b.n	80015d6 <getSWrotary+0x18e>
	else if ( ad < 2592 && ad > 2543 ) 	ret = 0x3;
 8001498:	88bb      	ldrh	r3, [r7, #4]
 800149a:	f5b3 6f22 	cmp.w	r3, #2592	; 0xa20
 800149e:	d206      	bcs.n	80014ae <getSWrotary+0x66>
 80014a0:	88bb      	ldrh	r3, [r7, #4]
 80014a2:	f5b3 6f1f 	cmp.w	r3, #2544	; 0x9f0
 80014a6:	d302      	bcc.n	80014ae <getSWrotary+0x66>
 80014a8:	2303      	movs	r3, #3
 80014aa:	71fb      	strb	r3, [r7, #7]
 80014ac:	e093      	b.n	80015d6 <getSWrotary+0x18e>
	else if ( ad < 2360 && ad > 2310 ) 	ret = 0x4;
 80014ae:	88bb      	ldrh	r3, [r7, #4]
 80014b0:	f640 1237 	movw	r2, #2359	; 0x937
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d807      	bhi.n	80014c8 <getSWrotary+0x80>
 80014b8:	88bb      	ldrh	r3, [r7, #4]
 80014ba:	f640 1206 	movw	r2, #2310	; 0x906
 80014be:	4293      	cmp	r3, r2
 80014c0:	d902      	bls.n	80014c8 <getSWrotary+0x80>
 80014c2:	2304      	movs	r3, #4
 80014c4:	71fb      	strb	r3, [r7, #7]
 80014c6:	e086      	b.n	80015d6 <getSWrotary+0x18e>
	else if ( ad < 2215 && ad > 2164 ) 	ret = 0x5;
 80014c8:	88bb      	ldrh	r3, [r7, #4]
 80014ca:	f640 02a6 	movw	r2, #2214	; 0x8a6
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d807      	bhi.n	80014e2 <getSWrotary+0x9a>
 80014d2:	88bb      	ldrh	r3, [r7, #4]
 80014d4:	f640 0274 	movw	r2, #2164	; 0x874
 80014d8:	4293      	cmp	r3, r2
 80014da:	d902      	bls.n	80014e2 <getSWrotary+0x9a>
 80014dc:	2305      	movs	r3, #5
 80014de:	71fb      	strb	r3, [r7, #7]
 80014e0:	e079      	b.n	80015d6 <getSWrotary+0x18e>
	else if ( ad < 1859 && ad > 1809 ) 	ret = 0x6;
 80014e2:	88bb      	ldrh	r3, [r7, #4]
 80014e4:	f240 7242 	movw	r2, #1858	; 0x742
 80014e8:	4293      	cmp	r3, r2
 80014ea:	d807      	bhi.n	80014fc <getSWrotary+0xb4>
 80014ec:	88bb      	ldrh	r3, [r7, #4]
 80014ee:	f240 7211 	movw	r2, #1809	; 0x711
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d902      	bls.n	80014fc <getSWrotary+0xb4>
 80014f6:	2306      	movs	r3, #6
 80014f8:	71fb      	strb	r3, [r7, #7]
 80014fa:	e06c      	b.n	80015d6 <getSWrotary+0x18e>
	else if ( ad < 1768 && ad > 1718 ) 	ret = 0x7;
 80014fc:	88bb      	ldrh	r3, [r7, #4]
 80014fe:	f5b3 6fdd 	cmp.w	r3, #1768	; 0x6e8
 8001502:	d207      	bcs.n	8001514 <getSWrotary+0xcc>
 8001504:	88bb      	ldrh	r3, [r7, #4]
 8001506:	f240 62b6 	movw	r2, #1718	; 0x6b6
 800150a:	4293      	cmp	r3, r2
 800150c:	d902      	bls.n	8001514 <getSWrotary+0xcc>
 800150e:	2307      	movs	r3, #7
 8001510:	71fb      	strb	r3, [r7, #7]
 8001512:	e060      	b.n	80015d6 <getSWrotary+0x18e>
	else if ( ad < 1626 && ad > 1576 ) 	ret = 0x8;
 8001514:	88bb      	ldrh	r3, [r7, #4]
 8001516:	f240 6259 	movw	r2, #1625	; 0x659
 800151a:	4293      	cmp	r3, r2
 800151c:	d806      	bhi.n	800152c <getSWrotary+0xe4>
 800151e:	88bb      	ldrh	r3, [r7, #4]
 8001520:	f5b3 6fc5 	cmp.w	r3, #1576	; 0x628
 8001524:	d902      	bls.n	800152c <getSWrotary+0xe4>
 8001526:	2308      	movs	r3, #8
 8001528:	71fb      	strb	r3, [r7, #7]
 800152a:	e054      	b.n	80015d6 <getSWrotary+0x18e>
	else if ( ad < 1556 && ad > 1407 ) 	ret = 0x9;
 800152c:	88bb      	ldrh	r3, [r7, #4]
 800152e:	f240 6213 	movw	r2, #1555	; 0x613
 8001532:	4293      	cmp	r3, r2
 8001534:	d806      	bhi.n	8001544 <getSWrotary+0xfc>
 8001536:	88bb      	ldrh	r3, [r7, #4]
 8001538:	f5b3 6fb0 	cmp.w	r3, #1408	; 0x580
 800153c:	d302      	bcc.n	8001544 <getSWrotary+0xfc>
 800153e:	2309      	movs	r3, #9
 8001540:	71fb      	strb	r3, [r7, #7]
 8001542:	e048      	b.n	80015d6 <getSWrotary+0x18e>
	else if ( ad < 1373 && ad > 1325 ) 	ret = 0xa;
 8001544:	88bb      	ldrh	r3, [r7, #4]
 8001546:	f240 525c 	movw	r2, #1372	; 0x55c
 800154a:	4293      	cmp	r3, r2
 800154c:	d807      	bhi.n	800155e <getSWrotary+0x116>
 800154e:	88bb      	ldrh	r3, [r7, #4]
 8001550:	f240 522d 	movw	r2, #1325	; 0x52d
 8001554:	4293      	cmp	r3, r2
 8001556:	d902      	bls.n	800155e <getSWrotary+0x116>
 8001558:	230a      	movs	r3, #10
 800155a:	71fb      	strb	r3, [r7, #7]
 800155c:	e03b      	b.n	80015d6 <getSWrotary+0x18e>
	else if ( ad < 1323 && ad > 1275 ) 	ret = 0xb;
 800155e:	88bb      	ldrh	r3, [r7, #4]
 8001560:	f240 522a 	movw	r2, #1322	; 0x52a
 8001564:	4293      	cmp	r3, r2
 8001566:	d807      	bhi.n	8001578 <getSWrotary+0x130>
 8001568:	88bb      	ldrh	r3, [r7, #4]
 800156a:	f240 42fb 	movw	r2, #1275	; 0x4fb
 800156e:	4293      	cmp	r3, r2
 8001570:	d902      	bls.n	8001578 <getSWrotary+0x130>
 8001572:	230b      	movs	r3, #11
 8001574:	71fb      	strb	r3, [r7, #7]
 8001576:	e02e      	b.n	80015d6 <getSWrotary+0x18e>
	else if ( ad < 1261 && ad > 1213 ) 	ret = 0xc;
 8001578:	88bb      	ldrh	r3, [r7, #4]
 800157a:	f240 42ec 	movw	r2, #1260	; 0x4ec
 800157e:	4293      	cmp	r3, r2
 8001580:	d807      	bhi.n	8001592 <getSWrotary+0x14a>
 8001582:	88bb      	ldrh	r3, [r7, #4]
 8001584:	f240 42bd 	movw	r2, #1213	; 0x4bd
 8001588:	4293      	cmp	r3, r2
 800158a:	d902      	bls.n	8001592 <getSWrotary+0x14a>
 800158c:	230c      	movs	r3, #12
 800158e:	71fb      	strb	r3, [r7, #7]
 8001590:	e021      	b.n	80015d6 <getSWrotary+0x18e>
	else if ( ad < 1209 && ad > 1162 ) 	ret = 0xd;
 8001592:	88bb      	ldrh	r3, [r7, #4]
 8001594:	f5b3 6f97 	cmp.w	r3, #1208	; 0x4b8
 8001598:	d807      	bhi.n	80015aa <getSWrotary+0x162>
 800159a:	88bb      	ldrh	r3, [r7, #4]
 800159c:	f240 428a 	movw	r2, #1162	; 0x48a
 80015a0:	4293      	cmp	r3, r2
 80015a2:	d902      	bls.n	80015aa <getSWrotary+0x162>
 80015a4:	230d      	movs	r3, #13
 80015a6:	71fb      	strb	r3, [r7, #7]
 80015a8:	e015      	b.n	80015d6 <getSWrotary+0x18e>
	else if ( ad < 1104 && ad > 1058 ) 	ret = 0xe;
 80015aa:	88bb      	ldrh	r3, [r7, #4]
 80015ac:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 80015b0:	d207      	bcs.n	80015c2 <getSWrotary+0x17a>
 80015b2:	88bb      	ldrh	r3, [r7, #4]
 80015b4:	f240 4222 	movw	r2, #1058	; 0x422
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d902      	bls.n	80015c2 <getSWrotary+0x17a>
 80015bc:	230e      	movs	r3, #14
 80015be:	71fb      	strb	r3, [r7, #7]
 80015c0:	e009      	b.n	80015d6 <getSWrotary+0x18e>
	else if ( ad < 1057 && ad > 1016 ) 	ret = 0xf;
 80015c2:	88bb      	ldrh	r3, [r7, #4]
 80015c4:	f5b3 6f84 	cmp.w	r3, #1056	; 0x420
 80015c8:	d805      	bhi.n	80015d6 <getSWrotary+0x18e>
 80015ca:	88bb      	ldrh	r3, [r7, #4]
 80015cc:	f5b3 7f7e 	cmp.w	r3, #1016	; 0x3f8
 80015d0:	d901      	bls.n	80015d6 <getSWrotary+0x18e>
 80015d2:	230f      	movs	r3, #15
 80015d4:	71fb      	strb	r3, [r7, #7]

	return ret;
 80015d6:	79fb      	ldrb	r3, [r7, #7]
}
 80015d8:	4618      	mov	r0, r3
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr
 80015e4:	2000022c 	.word	0x2000022c

080015e8 <getSWtact>:
//  getSWtact
//   55
//       
//      
/////////////////////////////////////////////////////////////////////
uint8_t getSWtact() {
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
	uint16_t ad = analog[12];
 80015ee:	4b26      	ldr	r3, [pc, #152]	; (8001688 <getSWtact+0xa0>)
 80015f0:	8b1b      	ldrh	r3, [r3, #24]
 80015f2:	80bb      	strh	r3, [r7, #4]
	uint8_t ret = SW_NONE;
 80015f4:	2300      	movs	r3, #0
 80015f6:	71fb      	strb	r3, [r7, #7]

	if ( ad > 3900 ) 					ret = 0x0;
 80015f8:	88bb      	ldrh	r3, [r7, #4]
 80015fa:	f640 723c 	movw	r2, #3900	; 0xf3c
 80015fe:	4293      	cmp	r3, r2
 8001600:	d902      	bls.n	8001608 <getSWtact+0x20>
 8001602:	2300      	movs	r3, #0
 8001604:	71fb      	strb	r3, [r7, #7]
 8001606:	e037      	b.n	8001678 <getSWtact+0x90>
	else if ( ad < 3541 && ad > 3116 ) 	ret = SW_DOWN;
 8001608:	88bb      	ldrh	r3, [r7, #4]
 800160a:	f640 52d4 	movw	r2, #3540	; 0xdd4
 800160e:	4293      	cmp	r3, r2
 8001610:	d807      	bhi.n	8001622 <getSWtact+0x3a>
 8001612:	88bb      	ldrh	r3, [r7, #4]
 8001614:	f640 422c 	movw	r2, #3116	; 0xc2c
 8001618:	4293      	cmp	r3, r2
 800161a:	d902      	bls.n	8001622 <getSWtact+0x3a>
 800161c:	2305      	movs	r3, #5
 800161e:	71fb      	strb	r3, [r7, #7]
 8001620:	e02a      	b.n	8001678 <getSWtact+0x90>
	else if ( ad < 3038 && ad > 2603 ) 	ret = SW_RIGHT;
 8001622:	88bb      	ldrh	r3, [r7, #4]
 8001624:	f640 32dd 	movw	r2, #3037	; 0xbdd
 8001628:	4293      	cmp	r3, r2
 800162a:	d807      	bhi.n	800163c <getSWtact+0x54>
 800162c:	88bb      	ldrh	r3, [r7, #4]
 800162e:	f640 222b 	movw	r2, #2603	; 0xa2b
 8001632:	4293      	cmp	r3, r2
 8001634:	d902      	bls.n	800163c <getSWtact+0x54>
 8001636:	2304      	movs	r3, #4
 8001638:	71fb      	strb	r3, [r7, #7]
 800163a:	e01d      	b.n	8001678 <getSWtact+0x90>
	else if ( ad < 2391 && ad > 1950 ) 	ret = SW_LEFT;
 800163c:	88bb      	ldrh	r3, [r7, #4]
 800163e:	f640 1256 	movw	r2, #2390	; 0x956
 8001642:	4293      	cmp	r3, r2
 8001644:	d807      	bhi.n	8001656 <getSWtact+0x6e>
 8001646:	88bb      	ldrh	r3, [r7, #4]
 8001648:	f240 729e 	movw	r2, #1950	; 0x79e
 800164c:	4293      	cmp	r3, r2
 800164e:	d902      	bls.n	8001656 <getSWtact+0x6e>
 8001650:	2303      	movs	r3, #3
 8001652:	71fb      	strb	r3, [r7, #7]
 8001654:	e010      	b.n	8001678 <getSWtact+0x90>
	else if ( ad < 1440 && ad > 1006 ) 	ret = SW_PUSH;
 8001656:	88bb      	ldrh	r3, [r7, #4]
 8001658:	f5b3 6fb4 	cmp.w	r3, #1440	; 0x5a0
 800165c:	d207      	bcs.n	800166e <getSWtact+0x86>
 800165e:	88bb      	ldrh	r3, [r7, #4]
 8001660:	f240 32ee 	movw	r2, #1006	; 0x3ee
 8001664:	4293      	cmp	r3, r2
 8001666:	d902      	bls.n	800166e <getSWtact+0x86>
 8001668:	2302      	movs	r3, #2
 800166a:	71fb      	strb	r3, [r7, #7]
 800166c:	e004      	b.n	8001678 <getSWtact+0x90>
	else if ( ad < 150 && ad >= 0 ) 	ret = SW_UP;
 800166e:	88bb      	ldrh	r3, [r7, #4]
 8001670:	2b95      	cmp	r3, #149	; 0x95
 8001672:	d801      	bhi.n	8001678 <getSWtact+0x90>
 8001674:	2301      	movs	r3, #1
 8001676:	71fb      	strb	r3, [r7, #7]

	return ret;
 8001678:	79fb      	ldrb	r3, [r7, #7]
}
 800167a:	4618      	mov	r0, r3
 800167c:	370c      	adds	r7, #12
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	2000022c 	.word	0x2000022c

0800168c <encMM>:
//      mm
//          mm:[mm]
//        
///////////////////////////////////////////////////////////////////////////
uint32_t encMM( int16_t mm )
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	80fb      	strh	r3, [r7, #6]
	return PALSE_MILLIMETER * abs(mm);
 8001696:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800169a:	2b00      	cmp	r3, #0
 800169c:	bfb8      	it	lt
 800169e:	425b      	neglt	r3, r3
 80016a0:	b29b      	uxth	r3, r3
 80016a2:	ee07 3a90 	vmov	s15, r3
 80016a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016aa:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80016c8 <encMM+0x3c>
 80016ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016b6:	ee17 3a90 	vmov	r3, s15
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	427047ae 	.word	0x427047ae
 80016cc:	00000000 	.word	0x00000000

080016d0 <motorControlTrace>:
//      PWM
//          
//        
///////////////////////////////////////////////////////////////////////////
void motorControlTrace( void )
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b086      	sub	sp, #24
 80016d4:	af00      	add	r7, sp, #0
	int32_t iP, iD, iI, iRet;
	int32_t Dev, Dif;
	
	//PWM
	// Dev = (lsensor[4]+lsensor[5]) - (lsensor[6]+lsensor[7]);
	Dev = (lsensor[5]) - (lsensor[6]);
 80016d6:	4b50      	ldr	r3, [pc, #320]	; (8001818 <motorControlTrace+0x148>)
 80016d8:	895b      	ldrh	r3, [r3, #10]
 80016da:	461a      	mov	r2, r3
 80016dc:	4b4e      	ldr	r3, [pc, #312]	; (8001818 <motorControlTrace+0x148>)
 80016de:	899b      	ldrh	r3, [r3, #12]
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	613b      	str	r3, [r7, #16]
	// I
	Int += (double)Dev * 0.001;
 80016e4:	6938      	ldr	r0, [r7, #16]
 80016e6:	f7fe ff3d 	bl	8000564 <__aeabi_i2d>
 80016ea:	a345      	add	r3, pc, #276	; (adr r3, 8001800 <motorControlTrace+0x130>)
 80016ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016f0:	f7fe ffa2 	bl	8000638 <__aeabi_dmul>
 80016f4:	4602      	mov	r2, r0
 80016f6:	460b      	mov	r3, r1
 80016f8:	4610      	mov	r0, r2
 80016fa:	4619      	mov	r1, r3
 80016fc:	4b47      	ldr	r3, [pc, #284]	; (800181c <motorControlTrace+0x14c>)
 80016fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001702:	f7fe fde3 	bl	80002cc <__adddf3>
 8001706:	4602      	mov	r2, r0
 8001708:	460b      	mov	r3, r1
 800170a:	4944      	ldr	r1, [pc, #272]	; (800181c <motorControlTrace+0x14c>)
 800170c:	e9c1 2300 	strd	r2, r3, [r1]
	if ( Int > 10000 ) Int = 10000;		// I
 8001710:	4b42      	ldr	r3, [pc, #264]	; (800181c <motorControlTrace+0x14c>)
 8001712:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001716:	a33c      	add	r3, pc, #240	; (adr r3, 8001808 <motorControlTrace+0x138>)
 8001718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800171c:	f7ff fa1c 	bl	8000b58 <__aeabi_dcmpgt>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d006      	beq.n	8001734 <motorControlTrace+0x64>
 8001726:	493d      	ldr	r1, [pc, #244]	; (800181c <motorControlTrace+0x14c>)
 8001728:	a337      	add	r3, pc, #220	; (adr r3, 8001808 <motorControlTrace+0x138>)
 800172a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800172e:	e9c1 2300 	strd	r2, r3, [r1]
 8001732:	e010      	b.n	8001756 <motorControlTrace+0x86>
	else if ( Int < -10000 ) Int = -10000;
 8001734:	4b39      	ldr	r3, [pc, #228]	; (800181c <motorControlTrace+0x14c>)
 8001736:	e9d3 0100 	ldrd	r0, r1, [r3]
 800173a:	a335      	add	r3, pc, #212	; (adr r3, 8001810 <motorControlTrace+0x140>)
 800173c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001740:	f7ff f9ec 	bl	8000b1c <__aeabi_dcmplt>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d005      	beq.n	8001756 <motorControlTrace+0x86>
 800174a:	4934      	ldr	r1, [pc, #208]	; (800181c <motorControlTrace+0x14c>)
 800174c:	a330      	add	r3, pc, #192	; (adr r3, 8001810 <motorControlTrace+0x140>)
 800174e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001752:	e9c1 2300 	strd	r2, r3, [r1]
	Dif = ( Dev - traceBefore ) * 1;	// d1/1000
 8001756:	4b32      	ldr	r3, [pc, #200]	; (8001820 <motorControlTrace+0x150>)
 8001758:	f9b3 3000 	ldrsh.w	r3, [r3]
 800175c:	461a      	mov	r2, r3
 800175e:	693b      	ldr	r3, [r7, #16]
 8001760:	1a9b      	subs	r3, r3, r2
 8001762:	60fb      	str	r3, [r7, #12]

	iP = (int32_t)kp1_buff * Dev;		// 
 8001764:	4b2f      	ldr	r3, [pc, #188]	; (8001824 <motorControlTrace+0x154>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	461a      	mov	r2, r3
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	fb02 f303 	mul.w	r3, r2, r3
 8001770:	60bb      	str	r3, [r7, #8]
	iI = (double)ki1_buff * Int;	// 
 8001772:	4b2d      	ldr	r3, [pc, #180]	; (8001828 <motorControlTrace+0x158>)
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	4618      	mov	r0, r3
 8001778:	f7fe fee4 	bl	8000544 <__aeabi_ui2d>
 800177c:	4b27      	ldr	r3, [pc, #156]	; (800181c <motorControlTrace+0x14c>)
 800177e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001782:	f7fe ff59 	bl	8000638 <__aeabi_dmul>
 8001786:	4602      	mov	r2, r0
 8001788:	460b      	mov	r3, r1
 800178a:	4610      	mov	r0, r2
 800178c:	4619      	mov	r1, r3
 800178e:	f7ff fa03 	bl	8000b98 <__aeabi_d2iz>
 8001792:	4603      	mov	r3, r0
 8001794:	607b      	str	r3, [r7, #4]
	iD = (int32_t)kd1_buff * Dif;		// 
 8001796:	4b25      	ldr	r3, [pc, #148]	; (800182c <motorControlTrace+0x15c>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	461a      	mov	r2, r3
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	fb02 f303 	mul.w	r3, r2, r3
 80017a2:	603b      	str	r3, [r7, #0]
	iRet = iP + iI + iD;
 80017a4:	68ba      	ldr	r2, [r7, #8]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4413      	add	r3, r2
 80017aa:	683a      	ldr	r2, [r7, #0]
 80017ac:	4413      	add	r3, r2
 80017ae:	617b      	str	r3, [r7, #20]
	iRet = iRet >> 6;				// PWM0100
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	119b      	asrs	r3, r3, #6
 80017b4:	617b      	str	r3, [r7, #20]

	// PWM
	if ( iRet >  1000 ) iRet =  1000;
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80017bc:	dd02      	ble.n	80017c4 <motorControlTrace+0xf4>
 80017be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017c2:	617b      	str	r3, [r7, #20]
	if ( iRet <  -1000 ) iRet = -1000;
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 80017ca:	da01      	bge.n	80017d0 <motorControlTrace+0x100>
 80017cc:	4b18      	ldr	r3, [pc, #96]	; (8001830 <motorControlTrace+0x160>)
 80017ce:	617b      	str	r3, [r7, #20]
	
	if ( Dev >= 0 )	devBefore = 0;
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	db03      	blt.n	80017de <motorControlTrace+0x10e>
 80017d6:	4b17      	ldr	r3, [pc, #92]	; (8001834 <motorControlTrace+0x164>)
 80017d8:	2200      	movs	r2, #0
 80017da:	801a      	strh	r2, [r3, #0]
 80017dc:	e002      	b.n	80017e4 <motorControlTrace+0x114>
	else			devBefore = 1;
 80017de:	4b15      	ldr	r3, [pc, #84]	; (8001834 <motorControlTrace+0x164>)
 80017e0:	2201      	movs	r2, #1
 80017e2:	801a      	strh	r2, [r3, #0]
	tracePwm = iRet;
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	b21a      	sxth	r2, r3
 80017e8:	4b13      	ldr	r3, [pc, #76]	; (8001838 <motorControlTrace+0x168>)
 80017ea:	801a      	strh	r2, [r3, #0]
	traceBefore = Dev;				// 1ms
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	b21a      	sxth	r2, r3
 80017f0:	4b0b      	ldr	r3, [pc, #44]	; (8001820 <motorControlTrace+0x150>)
 80017f2:	801a      	strh	r2, [r3, #0]
}
 80017f4:	bf00      	nop
 80017f6:	3718      	adds	r7, #24
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	f3af 8000 	nop.w
 8001800:	d2f1a9fc 	.word	0xd2f1a9fc
 8001804:	3f50624d 	.word	0x3f50624d
 8001808:	00000000 	.word	0x00000000
 800180c:	40c38800 	.word	0x40c38800
 8001810:	00000000 	.word	0x00000000
 8001814:	c0c38800 	.word	0xc0c38800
 8001818:	20000278 	.word	0x20000278
 800181c:	200002a0 	.word	0x200002a0
 8001820:	2000029a 	.word	0x2000029a
 8001824:	20000002 	.word	0x20000002
 8001828:	200002d0 	.word	0x200002d0
 800182c:	20000003 	.word	0x20000003
 8001830:	fffffc18 	.word	0xfffffc18
 8001834:	2000029c 	.word	0x2000029c
 8001838:	20000298 	.word	0x20000298
 800183c:	00000000 	.word	0x00000000

08001840 <motorControlSpeed>:
//      PWM
//          
//        
///////////////////////////////////////////////////////////////////////////
void motorControlSpeed( void )
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b08a      	sub	sp, #40	; 0x28
 8001844:	af00      	add	r7, sp, #0
	int32_t i, j, iRet, Dif, iP, iI, iD, Dev;
	int8_t kp2, ki2, kd2;
	
	i = (int32_t)targetSpeed;		// 
 8001846:	4b54      	ldr	r3, [pc, #336]	; (8001998 <motorControlSpeed+0x158>)
 8001848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800184c:	4610      	mov	r0, r2
 800184e:	4619      	mov	r1, r3
 8001850:	f7ff f9a2 	bl	8000b98 <__aeabi_d2iz>
 8001854:	4603      	mov	r3, r0
 8001856:	61fb      	str	r3, [r7, #28]
	j = encN;			//  targetSpeed*10
 8001858:	4b50      	ldr	r3, [pc, #320]	; (800199c <motorControlSpeed+0x15c>)
 800185a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800185e:	61bb      	str	r3, [r7, #24]
							// 10

	// 
	if ( demo ) {
 8001860:	4b4f      	ldr	r3, [pc, #316]	; (80019a0 <motorControlSpeed+0x160>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d00c      	beq.n	8001882 <motorControlSpeed+0x42>
		kp2 = kp2_buff;
 8001868:	4b4e      	ldr	r3, [pc, #312]	; (80019a4 <motorControlSpeed+0x164>)
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		ki2 = ki2_buff;
 8001870:	4b4d      	ldr	r3, [pc, #308]	; (80019a8 <motorControlSpeed+0x168>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		kd2 = kd2_buff;
 8001878:	4b4c      	ldr	r3, [pc, #304]	; (80019ac <motorControlSpeed+0x16c>)
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8001880:	e00b      	b.n	800189a <motorControlSpeed+0x5a>
	} else {
		kp2 = kp2_buff;
 8001882:	4b48      	ldr	r3, [pc, #288]	; (80019a4 <motorControlSpeed+0x164>)
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		ki2 = ki2_buff;
 800188a:	4b47      	ldr	r3, [pc, #284]	; (80019a8 <motorControlSpeed+0x168>)
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		kd2 = kd2_buff;
 8001892:	4b46      	ldr	r3, [pc, #280]	; (80019ac <motorControlSpeed+0x16c>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	}
	
	// PWM
	Dev = i - j;	// 
 800189a:	69fa      	ldr	r2, [r7, #28]
 800189c:	69bb      	ldr	r3, [r7, #24]
 800189e:	1ad3      	subs	r3, r2, r3
 80018a0:	617b      	str	r3, [r7, #20]
	// I
	if ( i != targetSpeedBefore ) Int2 = 0;
 80018a2:	69f8      	ldr	r0, [r7, #28]
 80018a4:	f7fe fe5e 	bl	8000564 <__aeabi_i2d>
 80018a8:	4b41      	ldr	r3, [pc, #260]	; (80019b0 <motorControlSpeed+0x170>)
 80018aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ae:	f7ff f92b 	bl	8000b08 <__aeabi_dcmpeq>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d106      	bne.n	80018c6 <motorControlSpeed+0x86>
 80018b8:	493e      	ldr	r1, [pc, #248]	; (80019b4 <motorControlSpeed+0x174>)
 80018ba:	f04f 0200 	mov.w	r2, #0
 80018be:	f04f 0300 	mov.w	r3, #0
 80018c2:	e9c1 2300 	strd	r2, r3, [r1]
	
	Int2 += (double)Dev * 0.001;	// 
 80018c6:	6978      	ldr	r0, [r7, #20]
 80018c8:	f7fe fe4c 	bl	8000564 <__aeabi_i2d>
 80018cc:	a330      	add	r3, pc, #192	; (adr r3, 8001990 <motorControlSpeed+0x150>)
 80018ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018d2:	f7fe feb1 	bl	8000638 <__aeabi_dmul>
 80018d6:	4602      	mov	r2, r0
 80018d8:	460b      	mov	r3, r1
 80018da:	4610      	mov	r0, r2
 80018dc:	4619      	mov	r1, r3
 80018de:	4b35      	ldr	r3, [pc, #212]	; (80019b4 <motorControlSpeed+0x174>)
 80018e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e4:	f7fe fcf2 	bl	80002cc <__adddf3>
 80018e8:	4602      	mov	r2, r0
 80018ea:	460b      	mov	r3, r1
 80018ec:	4931      	ldr	r1, [pc, #196]	; (80019b4 <motorControlSpeed+0x174>)
 80018ee:	e9c1 2300 	strd	r2, r3, [r1]
	Dif = Dev - encoderBefore;		// d1/1000
 80018f2:	4b31      	ldr	r3, [pc, #196]	; (80019b8 <motorControlSpeed+0x178>)
 80018f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018f8:	461a      	mov	r2, r3
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	1a9b      	subs	r3, r3, r2
 80018fe:	613b      	str	r3, [r7, #16]
	
	iP = (int32_t)kp2 * Dev;			// 
 8001900:	f997 2023 	ldrsb.w	r2, [r7, #35]	; 0x23
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	fb02 f303 	mul.w	r3, r2, r3
 800190a:	60fb      	str	r3, [r7, #12]
	iI = (double)ki2 * Int2;		// 
 800190c:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8001910:	4618      	mov	r0, r3
 8001912:	f7fe fe27 	bl	8000564 <__aeabi_i2d>
 8001916:	4b27      	ldr	r3, [pc, #156]	; (80019b4 <motorControlSpeed+0x174>)
 8001918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800191c:	f7fe fe8c 	bl	8000638 <__aeabi_dmul>
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	4610      	mov	r0, r2
 8001926:	4619      	mov	r1, r3
 8001928:	f7ff f936 	bl	8000b98 <__aeabi_d2iz>
 800192c:	4603      	mov	r3, r0
 800192e:	60bb      	str	r3, [r7, #8]
	iD = (int32_t)kd2 * Dif;			// 
 8001930:	f997 2021 	ldrsb.w	r2, [r7, #33]	; 0x21
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	fb02 f303 	mul.w	r3, r2, r3
 800193a:	607b      	str	r3, [r7, #4]
	iRet = iP + iI + iD;
 800193c:	68fa      	ldr	r2, [r7, #12]
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	4413      	add	r3, r2
 8001942:	687a      	ldr	r2, [r7, #4]
 8001944:	4413      	add	r3, r2
 8001946:	627b      	str	r3, [r7, #36]	; 0x24
	iRet = iRet >> 1;
 8001948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800194a:	105b      	asrs	r3, r3, #1
 800194c:	627b      	str	r3, [r7, #36]	; 0x24
	
	// PWM
	if ( iRet >  1000 ) iRet = 1000;
 800194e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001950:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001954:	dd02      	ble.n	800195c <motorControlSpeed+0x11c>
 8001956:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800195a:	627b      	str	r3, [r7, #36]	; 0x24
	if ( iRet <  -1000 ) iRet = -1000;
 800195c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800195e:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 8001962:	da01      	bge.n	8001968 <motorControlSpeed+0x128>
 8001964:	4b15      	ldr	r3, [pc, #84]	; (80019bc <motorControlSpeed+0x17c>)
 8001966:	627b      	str	r3, [r7, #36]	; 0x24
	
	speedPwm = iRet;
 8001968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800196a:	b21a      	sxth	r2, r3
 800196c:	4b14      	ldr	r3, [pc, #80]	; (80019c0 <motorControlSpeed+0x180>)
 800196e:	801a      	strh	r2, [r3, #0]
	encoderBefore = Dev;
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	b21a      	sxth	r2, r3
 8001974:	4b10      	ldr	r3, [pc, #64]	; (80019b8 <motorControlSpeed+0x178>)
 8001976:	801a      	strh	r2, [r3, #0]
	targetSpeedBefore = i;
 8001978:	69f8      	ldr	r0, [r7, #28]
 800197a:	f7fe fdf3 	bl	8000564 <__aeabi_i2d>
 800197e:	4602      	mov	r2, r0
 8001980:	460b      	mov	r3, r1
 8001982:	490b      	ldr	r1, [pc, #44]	; (80019b0 <motorControlSpeed+0x170>)
 8001984:	e9c1 2300 	strd	r2, r3, [r1]
}
 8001988:	bf00      	nop
 800198a:	3728      	adds	r7, #40	; 0x28
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	d2f1a9fc 	.word	0xd2f1a9fc
 8001994:	3f50624d 	.word	0x3f50624d
 8001998:	200002b0 	.word	0x200002b0
 800199c:	20000654 	.word	0x20000654
 80019a0:	20000297 	.word	0x20000297
 80019a4:	20000004 	.word	0x20000004
 80019a8:	20000005 	.word	0x20000005
 80019ac:	200002d1 	.word	0x200002d1
 80019b0:	200002c0 	.word	0x200002c0
 80019b4:	200002c8 	.word	0x200002c8
 80019b8:	200002b8 	.word	0x200002b8
 80019bc:	fffffc18 	.word	0xfffffc18
 80019c0:	200002a8 	.word	0x200002a8

080019c4 <motorPwmOutSynth>:
//  motorPwmOutSynth
//      PIDPWM
//          tPwm: PID sPwm: PID
//        
///////////////////////////////////////////////////////////////////////////
void motorPwmOutSynth(int16_t tPwm, int16_t sPwm) {
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	4603      	mov	r3, r0
 80019cc:	460a      	mov	r2, r1
 80019ce:	80fb      	strh	r3, [r7, #6]
 80019d0:	4613      	mov	r3, r2
 80019d2:	80bb      	strh	r3, [r7, #4]
	int16_t pwmR, pwmL;

	if (tPwm > 0) {
 80019d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	dd14      	ble.n	8001a06 <motorPwmOutSynth+0x42>
		pwmR = sPwm - abs(tPwm);
 80019dc:	88ba      	ldrh	r2, [r7, #4]
 80019de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	bfb8      	it	lt
 80019e6:	425b      	neglt	r3, r3
 80019e8:	b29b      	uxth	r3, r3
 80019ea:	1ad3      	subs	r3, r2, r3
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	81fb      	strh	r3, [r7, #14]
		pwmL = sPwm + abs(tPwm);
 80019f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	bfb8      	it	lt
 80019f8:	425b      	neglt	r3, r3
 80019fa:	b29a      	uxth	r2, r3
 80019fc:	88bb      	ldrh	r3, [r7, #4]
 80019fe:	4413      	add	r3, r2
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	81bb      	strh	r3, [r7, #12]
 8001a04:	e013      	b.n	8001a2e <motorPwmOutSynth+0x6a>
	} else {
		pwmR = sPwm + abs(tPwm);
 8001a06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	bfb8      	it	lt
 8001a0e:	425b      	neglt	r3, r3
 8001a10:	b29a      	uxth	r2, r3
 8001a12:	88bb      	ldrh	r3, [r7, #4]
 8001a14:	4413      	add	r3, r2
 8001a16:	b29b      	uxth	r3, r3
 8001a18:	81fb      	strh	r3, [r7, #14]
		pwmL = sPwm - abs(tPwm);
 8001a1a:	88ba      	ldrh	r2, [r7, #4]
 8001a1c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	bfb8      	it	lt
 8001a24:	425b      	neglt	r3, r3
 8001a26:	b29b      	uxth	r3, r3
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	b29b      	uxth	r3, r3
 8001a2c:	81bb      	strh	r3, [r7, #12]
	}
	motorPwmOut(pwmL, pwmR);
 8001a2e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001a32:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001a36:	4611      	mov	r1, r2
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f002 f88d 	bl	8003b58 <motorPwmOut>
}
 8001a3e:	bf00      	nop
 8001a40:	3710      	adds	r7, #16
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
	...

08001a48 <ledOut>:
//  ledOut
//      LEDON/OFF
//          rgb 3
//        
/////////////////////////////////////////////////////////////////////
void ledOut ( uint8_t rgb ) {
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	4603      	mov	r3, r0
 8001a50:	71fb      	strb	r3, [r7, #7]
	if ( (rgb & 0x4) == 0x4 ) HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 8001a52:	79fb      	ldrb	r3, [r7, #7]
 8001a54:	f003 0304 	and.w	r3, r3, #4
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d006      	beq.n	8001a6a <ledOut+0x22>
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a62:	4817      	ldr	r0, [pc, #92]	; (8001ac0 <ledOut+0x78>)
 8001a64:	f003 fbde 	bl	8005224 <HAL_GPIO_WritePin>
 8001a68:	e005      	b.n	8001a76 <ledOut+0x2e>
	else HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_SET);
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a70:	4813      	ldr	r0, [pc, #76]	; (8001ac0 <ledOut+0x78>)
 8001a72:	f003 fbd7 	bl	8005224 <HAL_GPIO_WritePin>

	if ( (rgb & 0x2) == 0x2 ) HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET);
 8001a76:	79fb      	ldrb	r3, [r7, #7]
 8001a78:	f003 0302 	and.w	r3, r3, #2
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d005      	beq.n	8001a8c <ledOut+0x44>
 8001a80:	2200      	movs	r2, #0
 8001a82:	2110      	movs	r1, #16
 8001a84:	480f      	ldr	r0, [pc, #60]	; (8001ac4 <ledOut+0x7c>)
 8001a86:	f003 fbcd 	bl	8005224 <HAL_GPIO_WritePin>
 8001a8a:	e004      	b.n	8001a96 <ledOut+0x4e>
	else HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_SET);
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	2110      	movs	r1, #16
 8001a90:	480c      	ldr	r0, [pc, #48]	; (8001ac4 <ledOut+0x7c>)
 8001a92:	f003 fbc7 	bl	8005224 <HAL_GPIO_WritePin>

	if ( (rgb & 0x1) == 0x1 ) HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 8001a96:	79fb      	ldrb	r3, [r7, #7]
 8001a98:	f003 0301 	and.w	r3, r3, #1
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d005      	beq.n	8001aac <ledOut+0x64>
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	2120      	movs	r1, #32
 8001aa4:	4807      	ldr	r0, [pc, #28]	; (8001ac4 <ledOut+0x7c>)
 8001aa6:	f003 fbbd 	bl	8005224 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_SET);
}
 8001aaa:	e004      	b.n	8001ab6 <ledOut+0x6e>
	else HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_SET);
 8001aac:	2201      	movs	r2, #1
 8001aae:	2120      	movs	r1, #32
 8001ab0:	4804      	ldr	r0, [pc, #16]	; (8001ac4 <ledOut+0x7c>)
 8001ab2:	f003 fbb7 	bl	8005224 <HAL_GPIO_WritePin>
}
 8001ab6:	bf00      	nop
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	40020000 	.word	0x40020000
 8001ac4:	40020400 	.word	0x40020400

08001ac8 <getMarksensor>:
//  getMarksensor
//      
//          
//        0x1: 0x2:
/////////////////////////////////////////////////////////////////////
uint8_t getMarksensor ( void ) {
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
	uint8_t r = 1, l = 1, ret = 0;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	71bb      	strb	r3, [r7, #6]
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	717b      	strb	r3, [r7, #5]
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	71fb      	strb	r3, [r7, #7]

	r = HAL_GPIO_ReadPin(Sidesensor1_GPIO_Port,Sidesensor1_Pin);
 8001ada:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ade:	480e      	ldr	r0, [pc, #56]	; (8001b18 <getMarksensor+0x50>)
 8001ae0:	f003 fb88 	bl	80051f4 <HAL_GPIO_ReadPin>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	71bb      	strb	r3, [r7, #6]
	l = HAL_GPIO_ReadPin(Sidesensor2_GPIO_Port,Sidesensor2_Pin);
 8001ae8:	2102      	movs	r1, #2
 8001aea:	480c      	ldr	r0, [pc, #48]	; (8001b1c <getMarksensor+0x54>)
 8001aec:	f003 fb82 	bl	80051f4 <HAL_GPIO_ReadPin>
 8001af0:	4603      	mov	r3, r0
 8001af2:	717b      	strb	r3, [r7, #5]

	if (r == 0) ret += 0x01;
 8001af4:	79bb      	ldrb	r3, [r7, #6]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d102      	bne.n	8001b00 <getMarksensor+0x38>
 8001afa:	79fb      	ldrb	r3, [r7, #7]
 8001afc:	3301      	adds	r3, #1
 8001afe:	71fb      	strb	r3, [r7, #7]
	if (l == 0) ret += 0x02;
 8001b00:	797b      	ldrb	r3, [r7, #5]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d102      	bne.n	8001b0c <getMarksensor+0x44>
 8001b06:	79fb      	ldrb	r3, [r7, #7]
 8001b08:	3302      	adds	r3, #2
 8001b0a:	71fb      	strb	r3, [r7, #7]

	return ret;
 8001b0c:	79fb      	ldrb	r3, [r7, #7]
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3708      	adds	r7, #8
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	40020800 	.word	0x40020800
 8001b1c:	40020400 	.word	0x40020400

08001b20 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001b28:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001b2c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8001b30:	f003 0301 	and.w	r3, r3, #1
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d013      	beq.n	8001b60 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001b38:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001b3c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8001b40:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d00b      	beq.n	8001b60 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001b48:	e000      	b.n	8001b4c <ITM_SendChar+0x2c>
    {
      __NOP();
 8001b4a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001b4c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d0f9      	beq.n	8001b4a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001b56:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001b5a:	687a      	ldr	r2, [r7, #4]
 8001b5c:	b2d2      	uxtb	r2, r2
 8001b5e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001b60:	687b      	ldr	r3, [r7, #4]
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
	...

08001b70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b74:	f002 f87a 	bl	8003c6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b78:	f000 f92a 	bl	8001dd0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b7c:	f000 fd7a 	bl	8002674 <MX_GPIO_Init>
  MX_DMA_Init();
 8001b80:	f000 fd58 	bl	8002634 <MX_DMA_Init>
  MX_ADC1_Init();
 8001b84:	f000 f996 	bl	8001eb4 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001b88:	f000 faa2 	bl	80020d0 <MX_I2C1_Init>
  MX_SPI2_Init();
 8001b8c:	f000 face 	bl	800212c <MX_SPI2_Init>
  MX_TIM1_Init();
 8001b90:	f000 fb38 	bl	8002204 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001b94:	f000 fbee 	bl	8002374 <MX_TIM2_Init>
  MX_UART5_Init();
 8001b98:	f000 fd22 	bl	80025e0 <MX_UART5_Init>
  MX_TIM3_Init();
 8001b9c:	f000 fc42 	bl	8002424 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001ba0:	f000 fc94 	bl	80024cc <MX_TIM4_Init>
  MX_SPI3_Init();
 8001ba4:	f000 faf8 	bl	8002198 <MX_SPI3_Init>
  MX_TIM6_Init();
 8001ba8:	f000 fce4 	bl	8002574 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  
  // Encoder count
  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8001bac:	213c      	movs	r1, #60	; 0x3c
 8001bae:	4872      	ldr	r0, [pc, #456]	; (8001d78 <main+0x208>)
 8001bb0:	f005 fba0 	bl	80072f4 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 8001bb4:	213c      	movs	r1, #60	; 0x3c
 8001bb6:	4871      	ldr	r0, [pc, #452]	; (8001d7c <main+0x20c>)
 8001bb8:	f005 fb9c 	bl	80072f4 <HAL_TIM_Encoder_Start>

  // ADC
  if (HAL_ADC_Start_DMA(&hadc1, (uint16_t *) analog, 14) != HAL_OK)	Error_Handler();
 8001bbc:	220e      	movs	r2, #14
 8001bbe:	4970      	ldr	r1, [pc, #448]	; (8001d80 <main+0x210>)
 8001bc0:	4870      	ldr	r0, [pc, #448]	; (8001d84 <main+0x214>)
 8001bc2:	f002 f92d 	bl	8003e20 <HAL_ADC_Start_DMA>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <main+0x60>
 8001bcc:	f000 fe3c 	bl	8002848 <Error_Handler>
  // PWM
  if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1) != HAL_OK)			Error_Handler();
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	486d      	ldr	r0, [pc, #436]	; (8001d88 <main+0x218>)
 8001bd4:	f005 fa20 	bl	8007018 <HAL_TIM_PWM_Start>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <main+0x72>
 8001bde:	f000 fe33 	bl	8002848 <Error_Handler>
  if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2) != HAL_OK)			Error_Handler();
 8001be2:	2104      	movs	r1, #4
 8001be4:	4868      	ldr	r0, [pc, #416]	; (8001d88 <main+0x218>)
 8001be6:	f005 fa17 	bl	8007018 <HAL_TIM_PWM_Start>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <main+0x84>
 8001bf0:	f000 fe2a 	bl	8002848 <Error_Handler>
  if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3) != HAL_OK)			Error_Handler();
 8001bf4:	2108      	movs	r1, #8
 8001bf6:	4864      	ldr	r0, [pc, #400]	; (8001d88 <main+0x218>)
 8001bf8:	f005 fa0e 	bl	8007018 <HAL_TIM_PWM_Start>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <main+0x96>
 8001c02:	f000 fe21 	bl	8002848 <Error_Handler>
  if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4) != HAL_OK)			Error_Handler();
 8001c06:	210c      	movs	r1, #12
 8001c08:	485f      	ldr	r0, [pc, #380]	; (8001d88 <main+0x218>)
 8001c0a:	f005 fa05 	bl	8007018 <HAL_TIM_PWM_Start>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d001      	beq.n	8001c18 <main+0xa8>
 8001c14:	f000 fe18 	bl	8002848 <Error_Handler>
  if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1) != HAL_OK)			Error_Handler();
 8001c18:	2100      	movs	r1, #0
 8001c1a:	485c      	ldr	r0, [pc, #368]	; (8001d8c <main+0x21c>)
 8001c1c:	f005 f9fc 	bl	8007018 <HAL_TIM_PWM_Start>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <main+0xba>
 8001c26:	f000 fe0f 	bl	8002848 <Error_Handler>

  // MAX22201 sleepmode ON
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 500);
 8001c2a:	4b57      	ldr	r3, [pc, #348]	; (8001d88 <main+0x218>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001c32:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 500);
 8001c34:	4b54      	ldr	r3, [pc, #336]	; (8001d88 <main+0x218>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001c3c:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 500);
 8001c3e:	4b52      	ldr	r3, [pc, #328]	; (8001d88 <main+0x218>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001c46:	63da      	str	r2, [r3, #60]	; 0x3c
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 500);
 8001c48:	4b4f      	ldr	r3, [pc, #316]	; (8001d88 <main+0x218>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001c50:	641a      	str	r2, [r3, #64]	; 0x40
  // Line sensor OFF
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8001c52:	4b4e      	ldr	r3, [pc, #312]	; (8001d8c <main+0x21c>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2200      	movs	r2, #0
 8001c58:	635a      	str	r2, [r3, #52]	; 0x34

  HAL_Delay(500);
 8001c5a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001c5e:	f002 f877 	bl	8003d50 <HAL_Delay>

  intiLcd();  	// LCD initialize
 8001c62:	f7ff fa19 	bl	8001098 <intiLcd>
  //initIMU();	// IMU initialize

  // Timer interrupt
  HAL_TIM_Base_Start_IT(&htim6);
 8001c66:	484a      	ldr	r0, [pc, #296]	; (8001d90 <main+0x220>)
 8001c68:	f005 f916 	bl	8006e98 <HAL_TIM_Base_Start_IT>
  // while(1) {
  //   lcdRowPrintf(UPROW, "5ax %4d",analog[12]);
  //   lcdRowPrintf(LOWROW, "dip %4d",analog[13]);
  // }

  lcdRowPrintf(UPROW, "who am i");
 8001c6c:	4949      	ldr	r1, [pc, #292]	; (8001d94 <main+0x224>)
 8001c6e:	2000      	movs	r0, #0
 8001c70:	f7ff fb20 	bl	80012b4 <lcdRowPrintf>
  lcdRowPrintf(LOWROW, "    %#x",initBNO055());
 8001c74:	f7ff fb76 	bl	8001364 <initBNO055>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	461a      	mov	r2, r3
 8001c7c:	4946      	ldr	r1, [pc, #280]	; (8001d98 <main+0x228>)
 8001c7e:	2001      	movs	r0, #1
 8001c80:	f7ff fb18 	bl	80012b4 <lcdRowPrintf>
  HAL_Delay(700);
 8001c84:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8001c88:	f002 f862 	bl	8003d50 <HAL_Delay>
    // lcdRowPrintf(UPROW, "%5.0frpm",(double)abs(encR)/2048*1000*60);
    // lcdRowPrintf(LOWROW, "%5.0frpm",(double)abs(encL)/2048*1000*60);
    //  lcdRowPrintf(UPROW, "R      %d",HAL_GPIO_ReadPin(Sidesensor1_GPIO_Port,Sidesensor1_Pin));
    //  lcdRowPrintf(LOWROW, "L      %d",HAL_GPIO_ReadPin(Sidesensor2_GPIO_Port,Sidesensor2_Pin));
    
    switch (pattern)
 8001c8c:	4b43      	ldr	r3, [pc, #268]	; (8001d9c <main+0x22c>)
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d050      	beq.n	8001d36 <main+0x1c6>
 8001c94:	2b02      	cmp	r3, #2
 8001c96:	dc62      	bgt.n	8001d5e <main+0x1ee>
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d002      	beq.n	8001ca2 <main+0x132>
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d01c      	beq.n	8001cda <main+0x16a>
        lcdRowPrintf(UPROW, "    %4d",i);
        lcdRowPrintf(LOWROW, "     End");
        break;
    
      default:
        break;
 8001ca0:	e05d      	b.n	8001d5e <main+0x1ee>
        setup();
 8001ca2:	f000 fdd7 	bl	8002854 <setup>
        if (start) {
 8001ca6:	4b3e      	ldr	r3, [pc, #248]	; (8001da0 <main+0x230>)
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d059      	beq.n	8001d62 <main+0x1f2>
          lcdRowPrintf(UPROW, "        ");
 8001cae:	493d      	ldr	r1, [pc, #244]	; (8001da4 <main+0x234>)
 8001cb0:	2000      	movs	r0, #0
 8001cb2:	f7ff faff 	bl	80012b4 <lcdRowPrintf>
          lcdRowPrintf(LOWROW, "   ready");
 8001cb6:	493c      	ldr	r1, [pc, #240]	; (8001da8 <main+0x238>)
 8001cb8:	2001      	movs	r0, #1
 8001cba:	f7ff fafb 	bl	80012b4 <lcdRowPrintf>
          HAL_Delay(2000);
 8001cbe:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001cc2:	f002 f845 	bl	8003d50 <HAL_Delay>
          encTotalN = 0;
 8001cc6:	4b39      	ldr	r3, [pc, #228]	; (8001dac <main+0x23c>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]
          cnt1 = 0;
 8001ccc:	4b38      	ldr	r3, [pc, #224]	; (8001db0 <main+0x240>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	601a      	str	r2, [r3, #0]
          pattern = 1;
 8001cd2:	4b32      	ldr	r3, [pc, #200]	; (8001d9c <main+0x22c>)
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	701a      	strb	r2, [r3, #0]
        break;
 8001cd8:	e043      	b.n	8001d62 <main+0x1f2>
        targetSpeed = 0.4*PALSE_MILLIMETER;
 8001cda:	4936      	ldr	r1, [pc, #216]	; (8001db4 <main+0x244>)
 8001cdc:	a324      	add	r3, pc, #144	; (adr r3, 8001d70 <main+0x200>)
 8001cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ce2:	e9c1 2300 	strd	r2, r3, [r1]
        motorPwmOutSynth( tracePwm, speedPwm );
 8001ce6:	4b34      	ldr	r3, [pc, #208]	; (8001db8 <main+0x248>)
 8001ce8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cec:	4a33      	ldr	r2, [pc, #204]	; (8001dbc <main+0x24c>)
 8001cee:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001cf2:	4611      	mov	r1, r2
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7ff fe65 	bl	80019c4 <motorPwmOutSynth>
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 1000);
 8001cfa:	4b24      	ldr	r3, [pc, #144]	; (8001d8c <main+0x21c>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d02:	635a      	str	r2, [r3, #52]	; 0x34
        lcdRowPrintf(UPROW, "    %4d", encN);
 8001d04:	4b2e      	ldr	r3, [pc, #184]	; (8001dc0 <main+0x250>)
 8001d06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	492d      	ldr	r1, [pc, #180]	; (8001dc4 <main+0x254>)
 8001d0e:	2000      	movs	r0, #0
 8001d10:	f7ff fad0 	bl	80012b4 <lcdRowPrintf>
        if (encTotalN >= encMM(4000)) {
 8001d14:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8001d18:	f7ff fcb8 	bl	800168c <encMM>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	4a23      	ldr	r2, [pc, #140]	; (8001dac <main+0x23c>)
 8001d20:	6812      	ldr	r2, [r2, #0]
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d81f      	bhi.n	8001d66 <main+0x1f6>
          i = cnt1;
 8001d26:	4b22      	ldr	r3, [pc, #136]	; (8001db0 <main+0x240>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4a27      	ldr	r2, [pc, #156]	; (8001dc8 <main+0x258>)
 8001d2c:	6013      	str	r3, [r2, #0]
          pattern = 2;
 8001d2e:	4b1b      	ldr	r3, [pc, #108]	; (8001d9c <main+0x22c>)
 8001d30:	2202      	movs	r2, #2
 8001d32:	701a      	strb	r2, [r3, #0]
        break;
 8001d34:	e017      	b.n	8001d66 <main+0x1f6>
        motorPwmOutSynth( 0, 0 );
 8001d36:	2100      	movs	r1, #0
 8001d38:	2000      	movs	r0, #0
 8001d3a:	f7ff fe43 	bl	80019c4 <motorPwmOutSynth>
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8001d3e:	4b13      	ldr	r3, [pc, #76]	; (8001d8c <main+0x21c>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2200      	movs	r2, #0
 8001d44:	635a      	str	r2, [r3, #52]	; 0x34
        lcdRowPrintf(UPROW, "    %4d",i);
 8001d46:	4b20      	ldr	r3, [pc, #128]	; (8001dc8 <main+0x258>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	461a      	mov	r2, r3
 8001d4c:	491d      	ldr	r1, [pc, #116]	; (8001dc4 <main+0x254>)
 8001d4e:	2000      	movs	r0, #0
 8001d50:	f7ff fab0 	bl	80012b4 <lcdRowPrintf>
        lcdRowPrintf(LOWROW, "     End");
 8001d54:	491d      	ldr	r1, [pc, #116]	; (8001dcc <main+0x25c>)
 8001d56:	2001      	movs	r0, #1
 8001d58:	f7ff faac 	bl	80012b4 <lcdRowPrintf>
        break;
 8001d5c:	e004      	b.n	8001d68 <main+0x1f8>
        break;
 8001d5e:	bf00      	nop
 8001d60:	e794      	b.n	8001c8c <main+0x11c>
        break;
 8001d62:	bf00      	nop
 8001d64:	e792      	b.n	8001c8c <main+0x11c>
        break;
 8001d66:	bf00      	nop
    switch (pattern)
 8001d68:	e790      	b.n	8001c8c <main+0x11c>
 8001d6a:	bf00      	nop
 8001d6c:	f3af 8000 	nop.w
 8001d70:	00000000 	.word	0x00000000
 8001d74:	4038072b 	.word	0x4038072b
 8001d78:	20000510 	.word	0x20000510
 8001d7c:	20000558 	.word	0x20000558
 8001d80:	2000022c 	.word	0x2000022c
 8001d84:	200002d4 	.word	0x200002d4
 8001d88:	20000480 	.word	0x20000480
 8001d8c:	200004c8 	.word	0x200004c8
 8001d90:	200005a0 	.word	0x200005a0
 8001d94:	0800cdc8 	.word	0x0800cdc8
 8001d98:	0800cdd4 	.word	0x0800cdd4
 8001d9c:	20000296 	.word	0x20000296
 8001da0:	20000630 	.word	0x20000630
 8001da4:	0800cddc 	.word	0x0800cddc
 8001da8:	0800cde8 	.word	0x0800cde8
 8001dac:	20000660 	.word	0x20000660
 8001db0:	20000648 	.word	0x20000648
 8001db4:	200002b0 	.word	0x200002b0
 8001db8:	20000298 	.word	0x20000298
 8001dbc:	200002a8 	.word	0x200002a8
 8001dc0:	20000654 	.word	0x20000654
 8001dc4:	0800cdf4 	.word	0x0800cdf4
 8001dc8:	2000062c 	.word	0x2000062c
 8001dcc:	0800cdfc 	.word	0x0800cdfc

08001dd0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b094      	sub	sp, #80	; 0x50
 8001dd4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dd6:	f107 031c 	add.w	r3, r7, #28
 8001dda:	2234      	movs	r2, #52	; 0x34
 8001ddc:	2100      	movs	r1, #0
 8001dde:	4618      	mov	r0, r3
 8001de0:	f006 fb4c 	bl	800847c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001de4:	f107 0308 	add.w	r3, r7, #8
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	605a      	str	r2, [r3, #4]
 8001dee:	609a      	str	r2, [r3, #8]
 8001df0:	60da      	str	r2, [r3, #12]
 8001df2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001df4:	2300      	movs	r3, #0
 8001df6:	607b      	str	r3, [r7, #4]
 8001df8:	4b2c      	ldr	r3, [pc, #176]	; (8001eac <SystemClock_Config+0xdc>)
 8001dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfc:	4a2b      	ldr	r2, [pc, #172]	; (8001eac <SystemClock_Config+0xdc>)
 8001dfe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e02:	6413      	str	r3, [r2, #64]	; 0x40
 8001e04:	4b29      	ldr	r3, [pc, #164]	; (8001eac <SystemClock_Config+0xdc>)
 8001e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e0c:	607b      	str	r3, [r7, #4]
 8001e0e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e10:	2300      	movs	r3, #0
 8001e12:	603b      	str	r3, [r7, #0]
 8001e14:	4b26      	ldr	r3, [pc, #152]	; (8001eb0 <SystemClock_Config+0xe0>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a25      	ldr	r2, [pc, #148]	; (8001eb0 <SystemClock_Config+0xe0>)
 8001e1a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001e1e:	6013      	str	r3, [r2, #0]
 8001e20:	4b23      	ldr	r3, [pc, #140]	; (8001eb0 <SystemClock_Config+0xe0>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001e28:	603b      	str	r3, [r7, #0]
 8001e2a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e30:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e34:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e36:	2302      	movs	r3, #2
 8001e38:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e3a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001e3e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 6;
 8001e40:	2306      	movs	r3, #6
 8001e42:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001e44:	23b4      	movs	r3, #180	; 0xb4
 8001e46:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e48:	2302      	movs	r3, #2
 8001e4a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001e50:	2302      	movs	r3, #2
 8001e52:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e54:	f107 031c 	add.w	r3, r7, #28
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f004 fca7 	bl	80067ac <HAL_RCC_OscConfig>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001e64:	f000 fcf0 	bl	8002848 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001e68:	f004 f98c 	bl	8006184 <HAL_PWREx_EnableOverDrive>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001e72:	f000 fce9 	bl	8002848 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e76:	230f      	movs	r3, #15
 8001e78:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e82:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001e86:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e8c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001e8e:	f107 0308 	add.w	r3, r7, #8
 8001e92:	2105      	movs	r1, #5
 8001e94:	4618      	mov	r0, r3
 8001e96:	f004 f9c5 	bl	8006224 <HAL_RCC_ClockConfig>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d001      	beq.n	8001ea4 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001ea0:	f000 fcd2 	bl	8002848 <Error_Handler>
  }
}
 8001ea4:	bf00      	nop
 8001ea6:	3750      	adds	r7, #80	; 0x50
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	40023800 	.word	0x40023800
 8001eb0:	40007000 	.word	0x40007000

08001eb4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001eba:	463b      	mov	r3, r7
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	601a      	str	r2, [r3, #0]
 8001ec0:	605a      	str	r2, [r3, #4]
 8001ec2:	609a      	str	r2, [r3, #8]
 8001ec4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001ec6:	4b7f      	ldr	r3, [pc, #508]	; (80020c4 <MX_ADC1_Init+0x210>)
 8001ec8:	4a7f      	ldr	r2, [pc, #508]	; (80020c8 <MX_ADC1_Init+0x214>)
 8001eca:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001ecc:	4b7d      	ldr	r3, [pc, #500]	; (80020c4 <MX_ADC1_Init+0x210>)
 8001ece:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001ed2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001ed4:	4b7b      	ldr	r3, [pc, #492]	; (80020c4 <MX_ADC1_Init+0x210>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001eda:	4b7a      	ldr	r3, [pc, #488]	; (80020c4 <MX_ADC1_Init+0x210>)
 8001edc:	2201      	movs	r2, #1
 8001ede:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001ee0:	4b78      	ldr	r3, [pc, #480]	; (80020c4 <MX_ADC1_Init+0x210>)
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ee6:	4b77      	ldr	r3, [pc, #476]	; (80020c4 <MX_ADC1_Init+0x210>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001eee:	4b75      	ldr	r3, [pc, #468]	; (80020c4 <MX_ADC1_Init+0x210>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ef4:	4b73      	ldr	r3, [pc, #460]	; (80020c4 <MX_ADC1_Init+0x210>)
 8001ef6:	4a75      	ldr	r2, [pc, #468]	; (80020cc <MX_ADC1_Init+0x218>)
 8001ef8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001efa:	4b72      	ldr	r3, [pc, #456]	; (80020c4 <MX_ADC1_Init+0x210>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 14;
 8001f00:	4b70      	ldr	r3, [pc, #448]	; (80020c4 <MX_ADC1_Init+0x210>)
 8001f02:	220e      	movs	r2, #14
 8001f04:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001f06:	4b6f      	ldr	r3, [pc, #444]	; (80020c4 <MX_ADC1_Init+0x210>)
 8001f08:	2201      	movs	r2, #1
 8001f0a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f0e:	4b6d      	ldr	r3, [pc, #436]	; (80020c4 <MX_ADC1_Init+0x210>)
 8001f10:	2201      	movs	r2, #1
 8001f12:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f14:	486b      	ldr	r0, [pc, #428]	; (80020c4 <MX_ADC1_Init+0x210>)
 8001f16:	f001 ff3f 	bl	8003d98 <HAL_ADC_Init>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001f20:	f000 fc92 	bl	8002848 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001f24:	230e      	movs	r3, #14
 8001f26:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001f2c:	2304      	movs	r3, #4
 8001f2e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f30:	463b      	mov	r3, r7
 8001f32:	4619      	mov	r1, r3
 8001f34:	4863      	ldr	r0, [pc, #396]	; (80020c4 <MX_ADC1_Init+0x210>)
 8001f36:	f002 f897 	bl	8004068 <HAL_ADC_ConfigChannel>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d001      	beq.n	8001f44 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001f40:	f000 fc82 	bl	8002848 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001f44:	2307      	movs	r3, #7
 8001f46:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001f48:	2302      	movs	r3, #2
 8001f4a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f4c:	463b      	mov	r3, r7
 8001f4e:	4619      	mov	r1, r3
 8001f50:	485c      	ldr	r0, [pc, #368]	; (80020c4 <MX_ADC1_Init+0x210>)
 8001f52:	f002 f889 	bl	8004068 <HAL_ADC_ConfigChannel>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001f5c:	f000 fc74 	bl	8002848 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001f60:	2306      	movs	r3, #6
 8001f62:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001f64:	2303      	movs	r3, #3
 8001f66:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f68:	463b      	mov	r3, r7
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	4855      	ldr	r0, [pc, #340]	; (80020c4 <MX_ADC1_Init+0x210>)
 8001f6e:	f002 f87b 	bl	8004068 <HAL_ADC_ConfigChannel>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d001      	beq.n	8001f7c <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001f78:	f000 fc66 	bl	8002848 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001f7c:	2305      	movs	r3, #5
 8001f7e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001f80:	2304      	movs	r3, #4
 8001f82:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f84:	463b      	mov	r3, r7
 8001f86:	4619      	mov	r1, r3
 8001f88:	484e      	ldr	r0, [pc, #312]	; (80020c4 <MX_ADC1_Init+0x210>)
 8001f8a:	f002 f86d 	bl	8004068 <HAL_ADC_ConfigChannel>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d001      	beq.n	8001f98 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001f94:	f000 fc58 	bl	8002848 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001f98:	2304      	movs	r3, #4
 8001f9a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001f9c:	2305      	movs	r3, #5
 8001f9e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fa0:	463b      	mov	r3, r7
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	4847      	ldr	r0, [pc, #284]	; (80020c4 <MX_ADC1_Init+0x210>)
 8001fa6:	f002 f85f 	bl	8004068 <HAL_ADC_ConfigChannel>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8001fb0:	f000 fc4a 	bl	8002848 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001fb4:	2303      	movs	r3, #3
 8001fb6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8001fb8:	2306      	movs	r3, #6
 8001fba:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fbc:	463b      	mov	r3, r7
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	4840      	ldr	r0, [pc, #256]	; (80020c4 <MX_ADC1_Init+0x210>)
 8001fc2:	f002 f851 	bl	8004068 <HAL_ADC_ConfigChannel>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8001fcc:	f000 fc3c 	bl	8002848 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8001fd4:	2307      	movs	r3, #7
 8001fd6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fd8:	463b      	mov	r3, r7
 8001fda:	4619      	mov	r1, r3
 8001fdc:	4839      	ldr	r0, [pc, #228]	; (80020c4 <MX_ADC1_Init+0x210>)
 8001fde:	f002 f843 	bl	8004068 <HAL_ADC_ConfigChannel>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d001      	beq.n	8001fec <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8001fe8:	f000 fc2e 	bl	8002848 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001fec:	2301      	movs	r3, #1
 8001fee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8001ff0:	2308      	movs	r3, #8
 8001ff2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001ff4:	2307      	movs	r3, #7
 8001ff6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ff8:	463b      	mov	r3, r7
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	4831      	ldr	r0, [pc, #196]	; (80020c4 <MX_ADC1_Init+0x210>)
 8001ffe:	f002 f833 	bl	8004068 <HAL_ADC_ConfigChannel>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d001      	beq.n	800200c <MX_ADC1_Init+0x158>
  {
    Error_Handler();
 8002008:	f000 fc1e 	bl	8002848 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800200c:	2300      	movs	r3, #0
 800200e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8002010:	2309      	movs	r3, #9
 8002012:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8002014:	2304      	movs	r3, #4
 8002016:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002018:	463b      	mov	r3, r7
 800201a:	4619      	mov	r1, r3
 800201c:	4829      	ldr	r0, [pc, #164]	; (80020c4 <MX_ADC1_Init+0x210>)
 800201e:	f002 f823 	bl	8004068 <HAL_ADC_ConfigChannel>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d001      	beq.n	800202c <MX_ADC1_Init+0x178>
  {
    Error_Handler();
 8002028:	f000 fc0e 	bl	8002848 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800202c:	230d      	movs	r3, #13
 800202e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8002030:	230a      	movs	r3, #10
 8002032:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002034:	463b      	mov	r3, r7
 8002036:	4619      	mov	r1, r3
 8002038:	4822      	ldr	r0, [pc, #136]	; (80020c4 <MX_ADC1_Init+0x210>)
 800203a:	f002 f815 	bl	8004068 <HAL_ADC_ConfigChannel>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <MX_ADC1_Init+0x194>
  {
    Error_Handler();
 8002044:	f000 fc00 	bl	8002848 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8002048:	230c      	movs	r3, #12
 800204a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 800204c:	230b      	movs	r3, #11
 800204e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002050:	463b      	mov	r3, r7
 8002052:	4619      	mov	r1, r3
 8002054:	481b      	ldr	r0, [pc, #108]	; (80020c4 <MX_ADC1_Init+0x210>)
 8002056:	f002 f807 	bl	8004068 <HAL_ADC_ConfigChannel>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <MX_ADC1_Init+0x1b0>
  {
    Error_Handler();
 8002060:	f000 fbf2 	bl	8002848 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8002064:	230b      	movs	r3, #11
 8002066:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8002068:	230c      	movs	r3, #12
 800206a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800206c:	2307      	movs	r3, #7
 800206e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002070:	463b      	mov	r3, r7
 8002072:	4619      	mov	r1, r3
 8002074:	4813      	ldr	r0, [pc, #76]	; (80020c4 <MX_ADC1_Init+0x210>)
 8002076:	f001 fff7 	bl	8004068 <HAL_ADC_ConfigChannel>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d001      	beq.n	8002084 <MX_ADC1_Init+0x1d0>
  {
    Error_Handler();
 8002080:	f000 fbe2 	bl	8002848 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8002084:	230a      	movs	r3, #10
 8002086:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8002088:	230d      	movs	r3, #13
 800208a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800208c:	463b      	mov	r3, r7
 800208e:	4619      	mov	r1, r3
 8002090:	480c      	ldr	r0, [pc, #48]	; (80020c4 <MX_ADC1_Init+0x210>)
 8002092:	f001 ffe9 	bl	8004068 <HAL_ADC_ConfigChannel>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d001      	beq.n	80020a0 <MX_ADC1_Init+0x1ec>
  {
    Error_Handler();
 800209c:	f000 fbd4 	bl	8002848 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80020a0:	230f      	movs	r3, #15
 80020a2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 80020a4:	230e      	movs	r3, #14
 80020a6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020a8:	463b      	mov	r3, r7
 80020aa:	4619      	mov	r1, r3
 80020ac:	4805      	ldr	r0, [pc, #20]	; (80020c4 <MX_ADC1_Init+0x210>)
 80020ae:	f001 ffdb 	bl	8004068 <HAL_ADC_ConfigChannel>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <MX_ADC1_Init+0x208>
  {
    Error_Handler();
 80020b8:	f000 fbc6 	bl	8002848 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80020bc:	bf00      	nop
 80020be:	3710      	adds	r7, #16
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	200002d4 	.word	0x200002d4
 80020c8:	40012000 	.word	0x40012000
 80020cc:	0f000001 	.word	0x0f000001

080020d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80020d4:	4b12      	ldr	r3, [pc, #72]	; (8002120 <MX_I2C1_Init+0x50>)
 80020d6:	4a13      	ldr	r2, [pc, #76]	; (8002124 <MX_I2C1_Init+0x54>)
 80020d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80020da:	4b11      	ldr	r3, [pc, #68]	; (8002120 <MX_I2C1_Init+0x50>)
 80020dc:	4a12      	ldr	r2, [pc, #72]	; (8002128 <MX_I2C1_Init+0x58>)
 80020de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80020e0:	4b0f      	ldr	r3, [pc, #60]	; (8002120 <MX_I2C1_Init+0x50>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80020e6:	4b0e      	ldr	r3, [pc, #56]	; (8002120 <MX_I2C1_Init+0x50>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80020ec:	4b0c      	ldr	r3, [pc, #48]	; (8002120 <MX_I2C1_Init+0x50>)
 80020ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80020f2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80020f4:	4b0a      	ldr	r3, [pc, #40]	; (8002120 <MX_I2C1_Init+0x50>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80020fa:	4b09      	ldr	r3, [pc, #36]	; (8002120 <MX_I2C1_Init+0x50>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002100:	4b07      	ldr	r3, [pc, #28]	; (8002120 <MX_I2C1_Init+0x50>)
 8002102:	2200      	movs	r2, #0
 8002104:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8002106:	4b06      	ldr	r3, [pc, #24]	; (8002120 <MX_I2C1_Init+0x50>)
 8002108:	2280      	movs	r2, #128	; 0x80
 800210a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800210c:	4804      	ldr	r0, [pc, #16]	; (8002120 <MX_I2C1_Init+0x50>)
 800210e:	f003 f8a3 	bl	8005258 <HAL_I2C_Init>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d001      	beq.n	800211c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002118:	f000 fb96 	bl	8002848 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800211c:	bf00      	nop
 800211e:	bd80      	pop	{r7, pc}
 8002120:	2000037c 	.word	0x2000037c
 8002124:	40005400 	.word	0x40005400
 8002128:	00061a80 	.word	0x00061a80

0800212c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002130:	4b17      	ldr	r3, [pc, #92]	; (8002190 <MX_SPI2_Init+0x64>)
 8002132:	4a18      	ldr	r2, [pc, #96]	; (8002194 <MX_SPI2_Init+0x68>)
 8002134:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002136:	4b16      	ldr	r3, [pc, #88]	; (8002190 <MX_SPI2_Init+0x64>)
 8002138:	f44f 7282 	mov.w	r2, #260	; 0x104
 800213c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800213e:	4b14      	ldr	r3, [pc, #80]	; (8002190 <MX_SPI2_Init+0x64>)
 8002140:	2200      	movs	r2, #0
 8002142:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002144:	4b12      	ldr	r3, [pc, #72]	; (8002190 <MX_SPI2_Init+0x64>)
 8002146:	2200      	movs	r2, #0
 8002148:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800214a:	4b11      	ldr	r3, [pc, #68]	; (8002190 <MX_SPI2_Init+0x64>)
 800214c:	2202      	movs	r2, #2
 800214e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002150:	4b0f      	ldr	r3, [pc, #60]	; (8002190 <MX_SPI2_Init+0x64>)
 8002152:	2201      	movs	r2, #1
 8002154:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002156:	4b0e      	ldr	r3, [pc, #56]	; (8002190 <MX_SPI2_Init+0x64>)
 8002158:	f44f 7200 	mov.w	r2, #512	; 0x200
 800215c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800215e:	4b0c      	ldr	r3, [pc, #48]	; (8002190 <MX_SPI2_Init+0x64>)
 8002160:	2220      	movs	r2, #32
 8002162:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002164:	4b0a      	ldr	r3, [pc, #40]	; (8002190 <MX_SPI2_Init+0x64>)
 8002166:	2200      	movs	r2, #0
 8002168:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800216a:	4b09      	ldr	r3, [pc, #36]	; (8002190 <MX_SPI2_Init+0x64>)
 800216c:	2200      	movs	r2, #0
 800216e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002170:	4b07      	ldr	r3, [pc, #28]	; (8002190 <MX_SPI2_Init+0x64>)
 8002172:	2200      	movs	r2, #0
 8002174:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002176:	4b06      	ldr	r3, [pc, #24]	; (8002190 <MX_SPI2_Init+0x64>)
 8002178:	220a      	movs	r2, #10
 800217a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800217c:	4804      	ldr	r0, [pc, #16]	; (8002190 <MX_SPI2_Init+0x64>)
 800217e:	f004 fdb3 	bl	8006ce8 <HAL_SPI_Init>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d001      	beq.n	800218c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002188:	f000 fb5e 	bl	8002848 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800218c:	bf00      	nop
 800218e:	bd80      	pop	{r7, pc}
 8002190:	200003d0 	.word	0x200003d0
 8002194:	40003800 	.word	0x40003800

08002198 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800219c:	4b17      	ldr	r3, [pc, #92]	; (80021fc <MX_SPI3_Init+0x64>)
 800219e:	4a18      	ldr	r2, [pc, #96]	; (8002200 <MX_SPI3_Init+0x68>)
 80021a0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80021a2:	4b16      	ldr	r3, [pc, #88]	; (80021fc <MX_SPI3_Init+0x64>)
 80021a4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80021a8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80021aa:	4b14      	ldr	r3, [pc, #80]	; (80021fc <MX_SPI3_Init+0x64>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80021b0:	4b12      	ldr	r3, [pc, #72]	; (80021fc <MX_SPI3_Init+0x64>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80021b6:	4b11      	ldr	r3, [pc, #68]	; (80021fc <MX_SPI3_Init+0x64>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80021bc:	4b0f      	ldr	r3, [pc, #60]	; (80021fc <MX_SPI3_Init+0x64>)
 80021be:	2200      	movs	r2, #0
 80021c0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80021c2:	4b0e      	ldr	r3, [pc, #56]	; (80021fc <MX_SPI3_Init+0x64>)
 80021c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021c8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80021ca:	4b0c      	ldr	r3, [pc, #48]	; (80021fc <MX_SPI3_Init+0x64>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80021d0:	4b0a      	ldr	r3, [pc, #40]	; (80021fc <MX_SPI3_Init+0x64>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80021d6:	4b09      	ldr	r3, [pc, #36]	; (80021fc <MX_SPI3_Init+0x64>)
 80021d8:	2200      	movs	r2, #0
 80021da:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021dc:	4b07      	ldr	r3, [pc, #28]	; (80021fc <MX_SPI3_Init+0x64>)
 80021de:	2200      	movs	r2, #0
 80021e0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80021e2:	4b06      	ldr	r3, [pc, #24]	; (80021fc <MX_SPI3_Init+0x64>)
 80021e4:	220a      	movs	r2, #10
 80021e6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80021e8:	4804      	ldr	r0, [pc, #16]	; (80021fc <MX_SPI3_Init+0x64>)
 80021ea:	f004 fd7d 	bl	8006ce8 <HAL_SPI_Init>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d001      	beq.n	80021f8 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80021f4:	f000 fb28 	bl	8002848 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80021f8:	bf00      	nop
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	20000428 	.word	0x20000428
 8002200:	40003c00 	.word	0x40003c00

08002204 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b092      	sub	sp, #72	; 0x48
 8002208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800220a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800220e:	2200      	movs	r2, #0
 8002210:	601a      	str	r2, [r3, #0]
 8002212:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002214:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002218:	2200      	movs	r2, #0
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	605a      	str	r2, [r3, #4]
 800221e:	609a      	str	r2, [r3, #8]
 8002220:	60da      	str	r2, [r3, #12]
 8002222:	611a      	str	r2, [r3, #16]
 8002224:	615a      	str	r2, [r3, #20]
 8002226:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002228:	1d3b      	adds	r3, r7, #4
 800222a:	2220      	movs	r2, #32
 800222c:	2100      	movs	r1, #0
 800222e:	4618      	mov	r0, r3
 8002230:	f006 f924 	bl	800847c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002234:	4b4d      	ldr	r3, [pc, #308]	; (800236c <MX_TIM1_Init+0x168>)
 8002236:	4a4e      	ldr	r2, [pc, #312]	; (8002370 <MX_TIM1_Init+0x16c>)
 8002238:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 11;
 800223a:	4b4c      	ldr	r3, [pc, #304]	; (800236c <MX_TIM1_Init+0x168>)
 800223c:	220b      	movs	r2, #11
 800223e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002240:	4b4a      	ldr	r3, [pc, #296]	; (800236c <MX_TIM1_Init+0x168>)
 8002242:	2200      	movs	r2, #0
 8002244:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 499;
 8002246:	4b49      	ldr	r3, [pc, #292]	; (800236c <MX_TIM1_Init+0x168>)
 8002248:	f240 12f3 	movw	r2, #499	; 0x1f3
 800224c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800224e:	4b47      	ldr	r3, [pc, #284]	; (800236c <MX_TIM1_Init+0x168>)
 8002250:	2200      	movs	r2, #0
 8002252:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002254:	4b45      	ldr	r3, [pc, #276]	; (800236c <MX_TIM1_Init+0x168>)
 8002256:	2200      	movs	r2, #0
 8002258:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800225a:	4b44      	ldr	r3, [pc, #272]	; (800236c <MX_TIM1_Init+0x168>)
 800225c:	2200      	movs	r2, #0
 800225e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002260:	4842      	ldr	r0, [pc, #264]	; (800236c <MX_TIM1_Init+0x168>)
 8002262:	f004 fe89 	bl	8006f78 <HAL_TIM_PWM_Init>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 800226c:	f000 faec 	bl	8002848 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002270:	2300      	movs	r3, #0
 8002272:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002274:	2300      	movs	r3, #0
 8002276:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002278:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800227c:	4619      	mov	r1, r3
 800227e:	483b      	ldr	r0, [pc, #236]	; (800236c <MX_TIM1_Init+0x168>)
 8002280:	f005 fd2e 	bl	8007ce0 <HAL_TIMEx_MasterConfigSynchronization>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d001      	beq.n	800228e <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800228a:	f000 fadd 	bl	8002848 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800228e:	2360      	movs	r3, #96	; 0x60
 8002290:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002292:	2300      	movs	r3, #0
 8002294:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002296:	2300      	movs	r3, #0
 8002298:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800229a:	2300      	movs	r3, #0
 800229c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800229e:	2300      	movs	r3, #0
 80022a0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80022a2:	2300      	movs	r3, #0
 80022a4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80022a6:	2300      	movs	r3, #0
 80022a8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022ae:	2200      	movs	r2, #0
 80022b0:	4619      	mov	r1, r3
 80022b2:	482e      	ldr	r0, [pc, #184]	; (800236c <MX_TIM1_Init+0x168>)
 80022b4:	f005 f9b4 	bl	8007620 <HAL_TIM_PWM_ConfigChannel>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 80022be:	f000 fac3 	bl	8002848 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80022c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022c6:	2204      	movs	r2, #4
 80022c8:	4619      	mov	r1, r3
 80022ca:	4828      	ldr	r0, [pc, #160]	; (800236c <MX_TIM1_Init+0x168>)
 80022cc:	f005 f9a8 	bl	8007620 <HAL_TIM_PWM_ConfigChannel>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d001      	beq.n	80022da <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80022d6:	f000 fab7 	bl	8002848 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80022da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022de:	2208      	movs	r2, #8
 80022e0:	4619      	mov	r1, r3
 80022e2:	4822      	ldr	r0, [pc, #136]	; (800236c <MX_TIM1_Init+0x168>)
 80022e4:	f005 f99c 	bl	8007620 <HAL_TIM_PWM_ConfigChannel>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d001      	beq.n	80022f2 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 80022ee:	f000 faab 	bl	8002848 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_3);
 80022f2:	4b1e      	ldr	r3, [pc, #120]	; (800236c <MX_TIM1_Init+0x168>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	69da      	ldr	r2, [r3, #28]
 80022f8:	4b1c      	ldr	r3, [pc, #112]	; (800236c <MX_TIM1_Init+0x168>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f022 0208 	bic.w	r2, r2, #8
 8002300:	61da      	str	r2, [r3, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002302:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002306:	220c      	movs	r2, #12
 8002308:	4619      	mov	r1, r3
 800230a:	4818      	ldr	r0, [pc, #96]	; (800236c <MX_TIM1_Init+0x168>)
 800230c:	f005 f988 	bl	8007620 <HAL_TIM_PWM_ConfigChannel>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d001      	beq.n	800231a <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8002316:	f000 fa97 	bl	8002848 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_4);
 800231a:	4b14      	ldr	r3, [pc, #80]	; (800236c <MX_TIM1_Init+0x168>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	69da      	ldr	r2, [r3, #28]
 8002320:	4b12      	ldr	r3, [pc, #72]	; (800236c <MX_TIM1_Init+0x168>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002328:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800232a:	2300      	movs	r3, #0
 800232c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800232e:	2300      	movs	r3, #0
 8002330:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002332:	2300      	movs	r3, #0
 8002334:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002336:	2300      	movs	r3, #0
 8002338:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800233a:	2300      	movs	r3, #0
 800233c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800233e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002342:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002344:	2300      	movs	r3, #0
 8002346:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002348:	1d3b      	adds	r3, r7, #4
 800234a:	4619      	mov	r1, r3
 800234c:	4807      	ldr	r0, [pc, #28]	; (800236c <MX_TIM1_Init+0x168>)
 800234e:	f005 fd43 	bl	8007dd8 <HAL_TIMEx_ConfigBreakDeadTime>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d001      	beq.n	800235c <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 8002358:	f000 fa76 	bl	8002848 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800235c:	4803      	ldr	r0, [pc, #12]	; (800236c <MX_TIM1_Init+0x168>)
 800235e:	f001 f989 	bl	8003674 <HAL_TIM_MspPostInit>

}
 8002362:	bf00      	nop
 8002364:	3748      	adds	r7, #72	; 0x48
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	20000480 	.word	0x20000480
 8002370:	40010000 	.word	0x40010000

08002374 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b08a      	sub	sp, #40	; 0x28
 8002378:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800237a:	f107 0320 	add.w	r3, r7, #32
 800237e:	2200      	movs	r2, #0
 8002380:	601a      	str	r2, [r3, #0]
 8002382:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002384:	1d3b      	adds	r3, r7, #4
 8002386:	2200      	movs	r2, #0
 8002388:	601a      	str	r2, [r3, #0]
 800238a:	605a      	str	r2, [r3, #4]
 800238c:	609a      	str	r2, [r3, #8]
 800238e:	60da      	str	r2, [r3, #12]
 8002390:	611a      	str	r2, [r3, #16]
 8002392:	615a      	str	r2, [r3, #20]
 8002394:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002396:	4b22      	ldr	r3, [pc, #136]	; (8002420 <MX_TIM2_Init+0xac>)
 8002398:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800239c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 11;
 800239e:	4b20      	ldr	r3, [pc, #128]	; (8002420 <MX_TIM2_Init+0xac>)
 80023a0:	220b      	movs	r2, #11
 80023a2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023a4:	4b1e      	ldr	r3, [pc, #120]	; (8002420 <MX_TIM2_Init+0xac>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1499;
 80023aa:	4b1d      	ldr	r3, [pc, #116]	; (8002420 <MX_TIM2_Init+0xac>)
 80023ac:	f240 52db 	movw	r2, #1499	; 0x5db
 80023b0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023b2:	4b1b      	ldr	r3, [pc, #108]	; (8002420 <MX_TIM2_Init+0xac>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023b8:	4b19      	ldr	r3, [pc, #100]	; (8002420 <MX_TIM2_Init+0xac>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80023be:	4818      	ldr	r0, [pc, #96]	; (8002420 <MX_TIM2_Init+0xac>)
 80023c0:	f004 fdda 	bl	8006f78 <HAL_TIM_PWM_Init>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80023ca:	f000 fa3d 	bl	8002848 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023ce:	2300      	movs	r3, #0
 80023d0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023d2:	2300      	movs	r3, #0
 80023d4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80023d6:	f107 0320 	add.w	r3, r7, #32
 80023da:	4619      	mov	r1, r3
 80023dc:	4810      	ldr	r0, [pc, #64]	; (8002420 <MX_TIM2_Init+0xac>)
 80023de:	f005 fc7f 	bl	8007ce0 <HAL_TIMEx_MasterConfigSynchronization>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d001      	beq.n	80023ec <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80023e8:	f000 fa2e 	bl	8002848 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023ec:	2360      	movs	r3, #96	; 0x60
 80023ee:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80023f0:	2300      	movs	r3, #0
 80023f2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023f4:	2300      	movs	r3, #0
 80023f6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023f8:	2300      	movs	r3, #0
 80023fa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023fc:	1d3b      	adds	r3, r7, #4
 80023fe:	2200      	movs	r2, #0
 8002400:	4619      	mov	r1, r3
 8002402:	4807      	ldr	r0, [pc, #28]	; (8002420 <MX_TIM2_Init+0xac>)
 8002404:	f005 f90c 	bl	8007620 <HAL_TIM_PWM_ConfigChannel>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800240e:	f000 fa1b 	bl	8002848 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002412:	4803      	ldr	r0, [pc, #12]	; (8002420 <MX_TIM2_Init+0xac>)
 8002414:	f001 f92e 	bl	8003674 <HAL_TIM_MspPostInit>

}
 8002418:	bf00      	nop
 800241a:	3728      	adds	r7, #40	; 0x28
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	200004c8 	.word	0x200004c8

08002424 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b08c      	sub	sp, #48	; 0x30
 8002428:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800242a:	f107 030c 	add.w	r3, r7, #12
 800242e:	2224      	movs	r2, #36	; 0x24
 8002430:	2100      	movs	r1, #0
 8002432:	4618      	mov	r0, r3
 8002434:	f006 f822 	bl	800847c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002438:	1d3b      	adds	r3, r7, #4
 800243a:	2200      	movs	r2, #0
 800243c:	601a      	str	r2, [r3, #0]
 800243e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002440:	4b20      	ldr	r3, [pc, #128]	; (80024c4 <MX_TIM3_Init+0xa0>)
 8002442:	4a21      	ldr	r2, [pc, #132]	; (80024c8 <MX_TIM3_Init+0xa4>)
 8002444:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002446:	4b1f      	ldr	r3, [pc, #124]	; (80024c4 <MX_TIM3_Init+0xa0>)
 8002448:	2200      	movs	r2, #0
 800244a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800244c:	4b1d      	ldr	r3, [pc, #116]	; (80024c4 <MX_TIM3_Init+0xa0>)
 800244e:	2200      	movs	r2, #0
 8002450:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002452:	4b1c      	ldr	r3, [pc, #112]	; (80024c4 <MX_TIM3_Init+0xa0>)
 8002454:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002458:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800245a:	4b1a      	ldr	r3, [pc, #104]	; (80024c4 <MX_TIM3_Init+0xa0>)
 800245c:	2200      	movs	r2, #0
 800245e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002460:	4b18      	ldr	r3, [pc, #96]	; (80024c4 <MX_TIM3_Init+0xa0>)
 8002462:	2200      	movs	r2, #0
 8002464:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002466:	2303      	movs	r3, #3
 8002468:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800246a:	2300      	movs	r3, #0
 800246c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800246e:	2301      	movs	r3, #1
 8002470:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002472:	2300      	movs	r3, #0
 8002474:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002476:	2300      	movs	r3, #0
 8002478:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 800247a:	2302      	movs	r3, #2
 800247c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800247e:	2301      	movs	r3, #1
 8002480:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002482:	2300      	movs	r3, #0
 8002484:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002486:	2300      	movs	r3, #0
 8002488:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800248a:	f107 030c 	add.w	r3, r7, #12
 800248e:	4619      	mov	r1, r3
 8002490:	480c      	ldr	r0, [pc, #48]	; (80024c4 <MX_TIM3_Init+0xa0>)
 8002492:	f004 fe89 	bl	80071a8 <HAL_TIM_Encoder_Init>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d001      	beq.n	80024a0 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800249c:	f000 f9d4 	bl	8002848 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024a0:	2300      	movs	r3, #0
 80024a2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024a4:	2300      	movs	r3, #0
 80024a6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80024a8:	1d3b      	adds	r3, r7, #4
 80024aa:	4619      	mov	r1, r3
 80024ac:	4805      	ldr	r0, [pc, #20]	; (80024c4 <MX_TIM3_Init+0xa0>)
 80024ae:	f005 fc17 	bl	8007ce0 <HAL_TIMEx_MasterConfigSynchronization>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d001      	beq.n	80024bc <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80024b8:	f000 f9c6 	bl	8002848 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80024bc:	bf00      	nop
 80024be:	3730      	adds	r7, #48	; 0x30
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	20000510 	.word	0x20000510
 80024c8:	40000400 	.word	0x40000400

080024cc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b08c      	sub	sp, #48	; 0x30
 80024d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80024d2:	f107 030c 	add.w	r3, r7, #12
 80024d6:	2224      	movs	r2, #36	; 0x24
 80024d8:	2100      	movs	r1, #0
 80024da:	4618      	mov	r0, r3
 80024dc:	f005 ffce 	bl	800847c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024e0:	1d3b      	adds	r3, r7, #4
 80024e2:	2200      	movs	r2, #0
 80024e4:	601a      	str	r2, [r3, #0]
 80024e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80024e8:	4b20      	ldr	r3, [pc, #128]	; (800256c <MX_TIM4_Init+0xa0>)
 80024ea:	4a21      	ldr	r2, [pc, #132]	; (8002570 <MX_TIM4_Init+0xa4>)
 80024ec:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80024ee:	4b1f      	ldr	r3, [pc, #124]	; (800256c <MX_TIM4_Init+0xa0>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024f4:	4b1d      	ldr	r3, [pc, #116]	; (800256c <MX_TIM4_Init+0xa0>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80024fa:	4b1c      	ldr	r3, [pc, #112]	; (800256c <MX_TIM4_Init+0xa0>)
 80024fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002500:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002502:	4b1a      	ldr	r3, [pc, #104]	; (800256c <MX_TIM4_Init+0xa0>)
 8002504:	2200      	movs	r2, #0
 8002506:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002508:	4b18      	ldr	r3, [pc, #96]	; (800256c <MX_TIM4_Init+0xa0>)
 800250a:	2200      	movs	r2, #0
 800250c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800250e:	2303      	movs	r3, #3
 8002510:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002512:	2300      	movs	r3, #0
 8002514:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002516:	2301      	movs	r3, #1
 8002518:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800251a:	2300      	movs	r3, #0
 800251c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800251e:	2300      	movs	r3, #0
 8002520:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002522:	2300      	movs	r3, #0
 8002524:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002526:	2301      	movs	r3, #1
 8002528:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800252a:	2300      	movs	r3, #0
 800252c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800252e:	2300      	movs	r3, #0
 8002530:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002532:	f107 030c 	add.w	r3, r7, #12
 8002536:	4619      	mov	r1, r3
 8002538:	480c      	ldr	r0, [pc, #48]	; (800256c <MX_TIM4_Init+0xa0>)
 800253a:	f004 fe35 	bl	80071a8 <HAL_TIM_Encoder_Init>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d001      	beq.n	8002548 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002544:	f000 f980 	bl	8002848 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002548:	2300      	movs	r3, #0
 800254a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800254c:	2300      	movs	r3, #0
 800254e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002550:	1d3b      	adds	r3, r7, #4
 8002552:	4619      	mov	r1, r3
 8002554:	4805      	ldr	r0, [pc, #20]	; (800256c <MX_TIM4_Init+0xa0>)
 8002556:	f005 fbc3 	bl	8007ce0 <HAL_TIMEx_MasterConfigSynchronization>
 800255a:	4603      	mov	r3, r0
 800255c:	2b00      	cmp	r3, #0
 800255e:	d001      	beq.n	8002564 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002560:	f000 f972 	bl	8002848 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002564:	bf00      	nop
 8002566:	3730      	adds	r7, #48	; 0x30
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	20000558 	.word	0x20000558
 8002570:	40000800 	.word	0x40000800

08002574 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800257a:	463b      	mov	r3, r7
 800257c:	2200      	movs	r2, #0
 800257e:	601a      	str	r2, [r3, #0]
 8002580:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002582:	4b15      	ldr	r3, [pc, #84]	; (80025d8 <MX_TIM6_Init+0x64>)
 8002584:	4a15      	ldr	r2, [pc, #84]	; (80025dc <MX_TIM6_Init+0x68>)
 8002586:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 11;
 8002588:	4b13      	ldr	r3, [pc, #76]	; (80025d8 <MX_TIM6_Init+0x64>)
 800258a:	220b      	movs	r2, #11
 800258c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800258e:	4b12      	ldr	r3, [pc, #72]	; (80025d8 <MX_TIM6_Init+0x64>)
 8002590:	2200      	movs	r2, #0
 8002592:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 7499;
 8002594:	4b10      	ldr	r3, [pc, #64]	; (80025d8 <MX_TIM6_Init+0x64>)
 8002596:	f641 524b 	movw	r2, #7499	; 0x1d4b
 800259a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800259c:	4b0e      	ldr	r3, [pc, #56]	; (80025d8 <MX_TIM6_Init+0x64>)
 800259e:	2200      	movs	r2, #0
 80025a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80025a2:	480d      	ldr	r0, [pc, #52]	; (80025d8 <MX_TIM6_Init+0x64>)
 80025a4:	f004 fc29 	bl	8006dfa <HAL_TIM_Base_Init>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80025ae:	f000 f94b 	bl	8002848 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025b2:	2300      	movs	r3, #0
 80025b4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025b6:	2300      	movs	r3, #0
 80025b8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80025ba:	463b      	mov	r3, r7
 80025bc:	4619      	mov	r1, r3
 80025be:	4806      	ldr	r0, [pc, #24]	; (80025d8 <MX_TIM6_Init+0x64>)
 80025c0:	f005 fb8e 	bl	8007ce0 <HAL_TIMEx_MasterConfigSynchronization>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80025ca:	f000 f93d 	bl	8002848 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80025ce:	bf00      	nop
 80025d0:	3708      	adds	r7, #8
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	200005a0 	.word	0x200005a0
 80025dc:	40001000 	.word	0x40001000

080025e0 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80025e4:	4b11      	ldr	r3, [pc, #68]	; (800262c <MX_UART5_Init+0x4c>)
 80025e6:	4a12      	ldr	r2, [pc, #72]	; (8002630 <MX_UART5_Init+0x50>)
 80025e8:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80025ea:	4b10      	ldr	r3, [pc, #64]	; (800262c <MX_UART5_Init+0x4c>)
 80025ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80025f0:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80025f2:	4b0e      	ldr	r3, [pc, #56]	; (800262c <MX_UART5_Init+0x4c>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80025f8:	4b0c      	ldr	r3, [pc, #48]	; (800262c <MX_UART5_Init+0x4c>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80025fe:	4b0b      	ldr	r3, [pc, #44]	; (800262c <MX_UART5_Init+0x4c>)
 8002600:	2200      	movs	r2, #0
 8002602:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002604:	4b09      	ldr	r3, [pc, #36]	; (800262c <MX_UART5_Init+0x4c>)
 8002606:	220c      	movs	r2, #12
 8002608:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800260a:	4b08      	ldr	r3, [pc, #32]	; (800262c <MX_UART5_Init+0x4c>)
 800260c:	2200      	movs	r2, #0
 800260e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002610:	4b06      	ldr	r3, [pc, #24]	; (800262c <MX_UART5_Init+0x4c>)
 8002612:	2200      	movs	r2, #0
 8002614:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002616:	4805      	ldr	r0, [pc, #20]	; (800262c <MX_UART5_Init+0x4c>)
 8002618:	f005 fc44 	bl	8007ea4 <HAL_UART_Init>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d001      	beq.n	8002626 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8002622:	f000 f911 	bl	8002848 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002626:	bf00      	nop
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	200005e8 	.word	0x200005e8
 8002630:	40005000 	.word	0x40005000

08002634 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800263a:	2300      	movs	r3, #0
 800263c:	607b      	str	r3, [r7, #4]
 800263e:	4b0c      	ldr	r3, [pc, #48]	; (8002670 <MX_DMA_Init+0x3c>)
 8002640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002642:	4a0b      	ldr	r2, [pc, #44]	; (8002670 <MX_DMA_Init+0x3c>)
 8002644:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002648:	6313      	str	r3, [r2, #48]	; 0x30
 800264a:	4b09      	ldr	r3, [pc, #36]	; (8002670 <MX_DMA_Init+0x3c>)
 800264c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800264e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002652:	607b      	str	r3, [r7, #4]
 8002654:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002656:	2200      	movs	r2, #0
 8002658:	2100      	movs	r1, #0
 800265a:	2038      	movs	r0, #56	; 0x38
 800265c:	f002 f88f 	bl	800477e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002660:	2038      	movs	r0, #56	; 0x38
 8002662:	f002 f8a8 	bl	80047b6 <HAL_NVIC_EnableIRQ>

}
 8002666:	bf00      	nop
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	40023800 	.word	0x40023800

08002674 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b08a      	sub	sp, #40	; 0x28
 8002678:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800267a:	f107 0314 	add.w	r3, r7, #20
 800267e:	2200      	movs	r2, #0
 8002680:	601a      	str	r2, [r3, #0]
 8002682:	605a      	str	r2, [r3, #4]
 8002684:	609a      	str	r2, [r3, #8]
 8002686:	60da      	str	r2, [r3, #12]
 8002688:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800268a:	2300      	movs	r3, #0
 800268c:	613b      	str	r3, [r7, #16]
 800268e:	4b5c      	ldr	r3, [pc, #368]	; (8002800 <MX_GPIO_Init+0x18c>)
 8002690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002692:	4a5b      	ldr	r2, [pc, #364]	; (8002800 <MX_GPIO_Init+0x18c>)
 8002694:	f043 0304 	orr.w	r3, r3, #4
 8002698:	6313      	str	r3, [r2, #48]	; 0x30
 800269a:	4b59      	ldr	r3, [pc, #356]	; (8002800 <MX_GPIO_Init+0x18c>)
 800269c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269e:	f003 0304 	and.w	r3, r3, #4
 80026a2:	613b      	str	r3, [r7, #16]
 80026a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80026a6:	2300      	movs	r3, #0
 80026a8:	60fb      	str	r3, [r7, #12]
 80026aa:	4b55      	ldr	r3, [pc, #340]	; (8002800 <MX_GPIO_Init+0x18c>)
 80026ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ae:	4a54      	ldr	r2, [pc, #336]	; (8002800 <MX_GPIO_Init+0x18c>)
 80026b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026b4:	6313      	str	r3, [r2, #48]	; 0x30
 80026b6:	4b52      	ldr	r3, [pc, #328]	; (8002800 <MX_GPIO_Init+0x18c>)
 80026b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026be:	60fb      	str	r3, [r7, #12]
 80026c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026c2:	2300      	movs	r3, #0
 80026c4:	60bb      	str	r3, [r7, #8]
 80026c6:	4b4e      	ldr	r3, [pc, #312]	; (8002800 <MX_GPIO_Init+0x18c>)
 80026c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ca:	4a4d      	ldr	r2, [pc, #308]	; (8002800 <MX_GPIO_Init+0x18c>)
 80026cc:	f043 0301 	orr.w	r3, r3, #1
 80026d0:	6313      	str	r3, [r2, #48]	; 0x30
 80026d2:	4b4b      	ldr	r3, [pc, #300]	; (8002800 <MX_GPIO_Init+0x18c>)
 80026d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d6:	f003 0301 	and.w	r3, r3, #1
 80026da:	60bb      	str	r3, [r7, #8]
 80026dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026de:	2300      	movs	r3, #0
 80026e0:	607b      	str	r3, [r7, #4]
 80026e2:	4b47      	ldr	r3, [pc, #284]	; (8002800 <MX_GPIO_Init+0x18c>)
 80026e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e6:	4a46      	ldr	r2, [pc, #280]	; (8002800 <MX_GPIO_Init+0x18c>)
 80026e8:	f043 0302 	orr.w	r3, r3, #2
 80026ec:	6313      	str	r3, [r2, #48]	; 0x30
 80026ee:	4b44      	ldr	r3, [pc, #272]	; (8002800 <MX_GPIO_Init+0x18c>)
 80026f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f2:	f003 0302 	and.w	r3, r3, #2
 80026f6:	607b      	str	r3, [r7, #4]
 80026f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80026fa:	2300      	movs	r3, #0
 80026fc:	603b      	str	r3, [r7, #0]
 80026fe:	4b40      	ldr	r3, [pc, #256]	; (8002800 <MX_GPIO_Init+0x18c>)
 8002700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002702:	4a3f      	ldr	r2, [pc, #252]	; (8002800 <MX_GPIO_Init+0x18c>)
 8002704:	f043 0308 	orr.w	r3, r3, #8
 8002708:	6313      	str	r3, [r2, #48]	; 0x30
 800270a:	4b3d      	ldr	r3, [pc, #244]	; (8002800 <MX_GPIO_Init+0x18c>)
 800270c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270e:	f003 0308 	and.w	r3, r3, #8
 8002712:	603b      	str	r3, [r7, #0]
 8002714:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Output1_Pin|Output2_Pin, GPIO_PIN_RESET);
 8002716:	2200      	movs	r2, #0
 8002718:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 800271c:	4839      	ldr	r0, [pc, #228]	; (8002804 <MX_GPIO_Init+0x190>)
 800271e:	f002 fd81 	bl	8005224 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_IMU_Pin|CS_MSD_Pin|LED_G_Pin|LED_B_Pin, GPIO_PIN_SET);
 8002722:	2201      	movs	r2, #1
 8002724:	f243 0130 	movw	r1, #12336	; 0x3030
 8002728:	4837      	ldr	r0, [pc, #220]	; (8002808 <MX_GPIO_Init+0x194>)
 800272a:	f002 fd7b 	bl	8005224 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_SET);
 800272e:	2201      	movs	r2, #1
 8002730:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002734:	4835      	ldr	r0, [pc, #212]	; (800280c <MX_GPIO_Init+0x198>)
 8002736:	f002 fd75 	bl	8005224 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Sidesensor1_Pin */
  GPIO_InitStruct.Pin = Sidesensor1_Pin;
 800273a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800273e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002740:	2300      	movs	r3, #0
 8002742:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002744:	2301      	movs	r3, #1
 8002746:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Sidesensor1_GPIO_Port, &GPIO_InitStruct);
 8002748:	f107 0314 	add.w	r3, r7, #20
 800274c:	4619      	mov	r1, r3
 800274e:	482d      	ldr	r0, [pc, #180]	; (8002804 <MX_GPIO_Init+0x190>)
 8002750:	f002 fbbc 	bl	8004ecc <HAL_GPIO_Init>

  /*Configure GPIO pins : Output1_Pin Output2_Pin */
  GPIO_InitStruct.Pin = Output1_Pin|Output2_Pin;
 8002754:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002758:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800275a:	2301      	movs	r3, #1
 800275c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800275e:	2300      	movs	r3, #0
 8002760:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002762:	2300      	movs	r3, #0
 8002764:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002766:	f107 0314 	add.w	r3, r7, #20
 800276a:	4619      	mov	r1, r3
 800276c:	4825      	ldr	r0, [pc, #148]	; (8002804 <MX_GPIO_Init+0x190>)
 800276e:	f002 fbad 	bl	8004ecc <HAL_GPIO_Init>

  /*Configure GPIO pin : Sidesensor2_Pin */
  GPIO_InitStruct.Pin = Sidesensor2_Pin;
 8002772:	2302      	movs	r3, #2
 8002774:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002776:	2300      	movs	r3, #0
 8002778:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800277a:	2301      	movs	r3, #1
 800277c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Sidesensor2_GPIO_Port, &GPIO_InitStruct);
 800277e:	f107 0314 	add.w	r3, r7, #20
 8002782:	4619      	mov	r1, r3
 8002784:	4820      	ldr	r0, [pc, #128]	; (8002808 <MX_GPIO_Init+0x194>)
 8002786:	f002 fba1 	bl	8004ecc <HAL_GPIO_Init>

  /*Configure GPIO pin : Input2_Pin */
  GPIO_InitStruct.Pin = Input2_Pin;
 800278a:	2304      	movs	r3, #4
 800278c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800278e:	2300      	movs	r3, #0
 8002790:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002792:	2300      	movs	r3, #0
 8002794:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Input2_GPIO_Port, &GPIO_InitStruct);
 8002796:	f107 0314 	add.w	r3, r7, #20
 800279a:	4619      	mov	r1, r3
 800279c:	481a      	ldr	r0, [pc, #104]	; (8002808 <MX_GPIO_Init+0x194>)
 800279e:	f002 fb95 	bl	8004ecc <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_IMU_Pin CS_MSD_Pin LED_G_Pin LED_B_Pin */
  GPIO_InitStruct.Pin = CS_IMU_Pin|CS_MSD_Pin|LED_G_Pin|LED_B_Pin;
 80027a2:	f243 0330 	movw	r3, #12336	; 0x3030
 80027a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027a8:	2301      	movs	r3, #1
 80027aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ac:	2300      	movs	r3, #0
 80027ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027b0:	2300      	movs	r3, #0
 80027b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027b4:	f107 0314 	add.w	r3, r7, #20
 80027b8:	4619      	mov	r1, r3
 80027ba:	4813      	ldr	r0, [pc, #76]	; (8002808 <MX_GPIO_Init+0x194>)
 80027bc:	f002 fb86 	bl	8004ecc <HAL_GPIO_Init>

  /*Configure GPIO pins : Input1_Pin SW_MSD_Pin */
  GPIO_InitStruct.Pin = Input1_Pin|SW_MSD_Pin;
 80027c0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80027c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027c6:	2300      	movs	r3, #0
 80027c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ca:	2300      	movs	r3, #0
 80027cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027ce:	f107 0314 	add.w	r3, r7, #20
 80027d2:	4619      	mov	r1, r3
 80027d4:	480b      	ldr	r0, [pc, #44]	; (8002804 <MX_GPIO_Init+0x190>)
 80027d6:	f002 fb79 	bl	8004ecc <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_R_Pin */
  GPIO_InitStruct.Pin = LED_R_Pin;
 80027da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027e0:	2301      	movs	r3, #1
 80027e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e4:	2300      	movs	r3, #0
 80027e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027e8:	2300      	movs	r3, #0
 80027ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 80027ec:	f107 0314 	add.w	r3, r7, #20
 80027f0:	4619      	mov	r1, r3
 80027f2:	4806      	ldr	r0, [pc, #24]	; (800280c <MX_GPIO_Init+0x198>)
 80027f4:	f002 fb6a 	bl	8004ecc <HAL_GPIO_Init>

}
 80027f8:	bf00      	nop
 80027fa:	3728      	adds	r7, #40	; 0x28
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	40023800 	.word	0x40023800
 8002804:	40020800 	.word	0x40020800
 8002808:	40020400 	.word	0x40020400
 800280c:	40020000 	.word	0x40020000

08002810 <_write>:
	HAL_GPIO_WritePin(CS_IMU_GPIO_Port, CS_IMU_Pin, GPIO_PIN_SET);

	return val;
}
int _write(int file, char *ptr, int len)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b086      	sub	sp, #24
 8002814:	af00      	add	r7, sp, #0
 8002816:	60f8      	str	r0, [r7, #12]
 8002818:	60b9      	str	r1, [r7, #8]
 800281a:	607a      	str	r2, [r7, #4]
  int DataIdx;
  for(DataIdx=0; DataIdx<len; DataIdx++)
 800281c:	2300      	movs	r3, #0
 800281e:	617b      	str	r3, [r7, #20]
 8002820:	e009      	b.n	8002836 <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	1c5a      	adds	r2, r3, #1
 8002826:	60ba      	str	r2, [r7, #8]
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	4618      	mov	r0, r3
 800282c:	f7ff f978 	bl	8001b20 <ITM_SendChar>
  for(DataIdx=0; DataIdx<len; DataIdx++)
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	3301      	adds	r3, #1
 8002834:	617b      	str	r3, [r7, #20]
 8002836:	697a      	ldr	r2, [r7, #20]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	429a      	cmp	r2, r3
 800283c:	dbf1      	blt.n	8002822 <_write+0x12>
  }
  return len;
 800283e:	687b      	ldr	r3, [r7, #4]
}
 8002840:	4618      	mov	r0, r3
 8002842:	3718      	adds	r7, #24
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}

08002848 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800284c:	b672      	cpsid	i
}
 800284e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002850:	e7fe      	b.n	8002850 <Error_Handler+0x8>
	...

08002854 <setup>:
//      
//          
//        
///////////////////////////////////////////////////////////////
void setup( void )
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b084      	sub	sp, #16
 8002858:	af02      	add	r7, sp, #8
	int16_t i, j, k;
	
	// 
	// if ( cntSW >= 100 ) {
//	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
	switch ( swValRotary ) {
 800285a:	4b99      	ldr	r3, [pc, #612]	; (8002ac0 <setup+0x26c>)
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	2b09      	cmp	r3, #9
 8002860:	f200 831e 	bhi.w	8002ea0 <setup+0x64c>
 8002864:	a201      	add	r2, pc, #4	; (adr r2, 800286c <setup+0x18>)
 8002866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800286a:	bf00      	nop
 800286c:	08002895 	.word	0x08002895
 8002870:	08002ea1 	.word	0x08002ea1
 8002874:	08002ea1 	.word	0x08002ea1
 8002878:	08002ea1 	.word	0x08002ea1
 800287c:	08002ea1 	.word	0x08002ea1
 8002880:	080028af 	.word	0x080028af
 8002884:	08002a27 	.word	0x08002a27
 8002888:	08002ea1 	.word	0x08002ea1
 800288c:	08002ea1 	.word	0x08002ea1
 8002890:	08002bb7 	.word	0x08002bb7
		//------------------------------------------------------------------
		// 
		//------------------------------------------------------------------
		case 0x0:
			data_select( &start, SW_PUSH );
 8002894:	2102      	movs	r1, #2
 8002896:	488b      	ldr	r0, [pc, #556]	; (8002ac4 <setup+0x270>)
 8002898:	f000 fb30 	bl	8002efc <data_select>
			lcdRowPrintf(UPROW, "start   ");
 800289c:	498a      	ldr	r1, [pc, #552]	; (8002ac8 <setup+0x274>)
 800289e:	2000      	movs	r0, #0
 80028a0:	f7fe fd08 	bl	80012b4 <lcdRowPrintf>
			lcdRowPrintf(LOWROW, "        ");
 80028a4:	4989      	ldr	r1, [pc, #548]	; (8002acc <setup+0x278>)
 80028a6:	2001      	movs	r0, #1
 80028a8:	f7fe fd04 	bl	80012b4 <lcdRowPrintf>
			break;
 80028ac:	e30a      	b.n	8002ec4 <setup+0x670>
		// 	break;
		//------------------------------------------------------------------
		// ()
		//------------------------------------------------------------------
		case 0x5:
			lcdRowPrintf(UPROW, "kp ki kd");
 80028ae:	4988      	ldr	r1, [pc, #544]	; (8002ad0 <setup+0x27c>)
 80028b0:	2000      	movs	r0, #0
 80028b2:	f7fe fcff 	bl	80012b4 <lcdRowPrintf>
			
			data_select( &trace_test, SW_PUSH );
 80028b6:	2102      	movs	r1, #2
 80028b8:	4886      	ldr	r0, [pc, #536]	; (8002ad4 <setup+0x280>)
 80028ba:	f000 fb1f 	bl	8002efc <data_select>
			// PUSHON/OFF
			if ( trace_test == 1 ) {
 80028be:	4b85      	ldr	r3, [pc, #532]	; (8002ad4 <setup+0x280>)
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d10c      	bne.n	80028e0 <setup+0x8c>
				motorPwmOutSynth( tracePwm, 0 );
 80028c6:	4b84      	ldr	r3, [pc, #528]	; (8002ad8 <setup+0x284>)
 80028c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028cc:	2100      	movs	r1, #0
 80028ce:	4618      	mov	r0, r3
 80028d0:	f7ff f878 	bl	80019c4 <motorPwmOutSynth>
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 1000);
 80028d4:	4b81      	ldr	r3, [pc, #516]	; (8002adc <setup+0x288>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80028dc:	635a      	str	r2, [r3, #52]	; 0x34
 80028de:	e007      	b.n	80028f0 <setup+0x9c>
			} else {
				motorPwmOutSynth( 0, 0 );
 80028e0:	2100      	movs	r1, #0
 80028e2:	2000      	movs	r0, #0
 80028e4:	f7ff f86e 	bl	80019c4 <motorPwmOutSynth>
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 80028e8:	4b7c      	ldr	r3, [pc, #496]	; (8002adc <setup+0x288>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	2200      	movs	r2, #0
 80028ee:	635a      	str	r2, [r3, #52]	; 0x34
			}
			
			data_tuningLR( &pattern_gain, 1 );
 80028f0:	2101      	movs	r1, #1
 80028f2:	487b      	ldr	r0, [pc, #492]	; (8002ae0 <setup+0x28c>)
 80028f4:	f000 fbbc 	bl	8003070 <data_tuningLR>
			if ( pattern_gain == 4 ) pattern_gain = 1;
 80028f8:	4b79      	ldr	r3, [pc, #484]	; (8002ae0 <setup+0x28c>)
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	2b04      	cmp	r3, #4
 80028fe:	d103      	bne.n	8002908 <setup+0xb4>
 8002900:	4b77      	ldr	r3, [pc, #476]	; (8002ae0 <setup+0x28c>)
 8002902:	2201      	movs	r2, #1
 8002904:	701a      	strb	r2, [r3, #0]
 8002906:	e006      	b.n	8002916 <setup+0xc2>
			else if ( pattern_gain == 0 ) pattern_gain = 3;
 8002908:	4b75      	ldr	r3, [pc, #468]	; (8002ae0 <setup+0x28c>)
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d102      	bne.n	8002916 <setup+0xc2>
 8002910:	4b73      	ldr	r3, [pc, #460]	; (8002ae0 <setup+0x28c>)
 8002912:	2203      	movs	r2, #3
 8002914:	701a      	strb	r2, [r3, #0]
			
			switch( pattern_gain ) {
 8002916:	4b72      	ldr	r3, [pc, #456]	; (8002ae0 <setup+0x28c>)
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	2b03      	cmp	r3, #3
 800291c:	d059      	beq.n	80029d2 <setup+0x17e>
 800291e:	2b03      	cmp	r3, #3
 8002920:	f300 82cb 	bgt.w	8002eba <setup+0x666>
 8002924:	2b01      	cmp	r3, #1
 8002926:	d002      	beq.n	800292e <setup+0xda>
 8002928:	2b02      	cmp	r3, #2
 800292a:	d029      	beq.n	8002980 <setup+0x12c>
					}
					
					data_tuningUD ( &kd1_buff, 1 );
					break;
			}
			break;
 800292c:	e2c5      	b.n	8002eba <setup+0x666>
					if ( cntSetup1 >= 500 ) cntSetup1 = 0;
 800292e:	4b6d      	ldr	r3, [pc, #436]	; (8002ae4 <setup+0x290>)
 8002930:	881b      	ldrh	r3, [r3, #0]
 8002932:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002936:	d302      	bcc.n	800293e <setup+0xea>
 8002938:	4b6a      	ldr	r3, [pc, #424]	; (8002ae4 <setup+0x290>)
 800293a:	2200      	movs	r2, #0
 800293c:	801a      	strh	r2, [r3, #0]
					if ( cntSetup1 < 250 ) {
 800293e:	4b69      	ldr	r3, [pc, #420]	; (8002ae4 <setup+0x290>)
 8002940:	881b      	ldrh	r3, [r3, #0]
 8002942:	2bf9      	cmp	r3, #249	; 0xf9
 8002944:	d809      	bhi.n	800295a <setup+0x106>
						lcdRowPrintf(LOWROW, "   %2d %2d", ki1_buff, kd1_buff);
 8002946:	4b68      	ldr	r3, [pc, #416]	; (8002ae8 <setup+0x294>)
 8002948:	781b      	ldrb	r3, [r3, #0]
 800294a:	461a      	mov	r2, r3
 800294c:	4b67      	ldr	r3, [pc, #412]	; (8002aec <setup+0x298>)
 800294e:	781b      	ldrb	r3, [r3, #0]
 8002950:	4967      	ldr	r1, [pc, #412]	; (8002af0 <setup+0x29c>)
 8002952:	2001      	movs	r0, #1
 8002954:	f7fe fcae 	bl	80012b4 <lcdRowPrintf>
 8002958:	e00d      	b.n	8002976 <setup+0x122>
						lcdRowPrintf(LOWROW, "%2d %2d %2d", kp1_buff, ki1_buff, kd1_buff);
 800295a:	4b66      	ldr	r3, [pc, #408]	; (8002af4 <setup+0x2a0>)
 800295c:	781b      	ldrb	r3, [r3, #0]
 800295e:	461a      	mov	r2, r3
 8002960:	4b61      	ldr	r3, [pc, #388]	; (8002ae8 <setup+0x294>)
 8002962:	781b      	ldrb	r3, [r3, #0]
 8002964:	4619      	mov	r1, r3
 8002966:	4b61      	ldr	r3, [pc, #388]	; (8002aec <setup+0x298>)
 8002968:	781b      	ldrb	r3, [r3, #0]
 800296a:	9300      	str	r3, [sp, #0]
 800296c:	460b      	mov	r3, r1
 800296e:	4962      	ldr	r1, [pc, #392]	; (8002af8 <setup+0x2a4>)
 8002970:	2001      	movs	r0, #1
 8002972:	f7fe fc9f 	bl	80012b4 <lcdRowPrintf>
					data_tuningUD ( &kp1_buff, 1 );
 8002976:	2101      	movs	r1, #1
 8002978:	485e      	ldr	r0, [pc, #376]	; (8002af4 <setup+0x2a0>)
 800297a:	f000 faf5 	bl	8002f68 <data_tuningUD>
					break;
 800297e:	e051      	b.n	8002a24 <setup+0x1d0>
					if ( cntSetup1 >= 500 ) cntSetup1 = 0;
 8002980:	4b58      	ldr	r3, [pc, #352]	; (8002ae4 <setup+0x290>)
 8002982:	881b      	ldrh	r3, [r3, #0]
 8002984:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002988:	d302      	bcc.n	8002990 <setup+0x13c>
 800298a:	4b56      	ldr	r3, [pc, #344]	; (8002ae4 <setup+0x290>)
 800298c:	2200      	movs	r2, #0
 800298e:	801a      	strh	r2, [r3, #0]
					if ( cntSetup1 < 250 ) {
 8002990:	4b54      	ldr	r3, [pc, #336]	; (8002ae4 <setup+0x290>)
 8002992:	881b      	ldrh	r3, [r3, #0]
 8002994:	2bf9      	cmp	r3, #249	; 0xf9
 8002996:	d809      	bhi.n	80029ac <setup+0x158>
						lcdRowPrintf(LOWROW, "%2d    %2d", kp1_buff, kd1_buff);
 8002998:	4b56      	ldr	r3, [pc, #344]	; (8002af4 <setup+0x2a0>)
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	461a      	mov	r2, r3
 800299e:	4b53      	ldr	r3, [pc, #332]	; (8002aec <setup+0x298>)
 80029a0:	781b      	ldrb	r3, [r3, #0]
 80029a2:	4956      	ldr	r1, [pc, #344]	; (8002afc <setup+0x2a8>)
 80029a4:	2001      	movs	r0, #1
 80029a6:	f7fe fc85 	bl	80012b4 <lcdRowPrintf>
 80029aa:	e00d      	b.n	80029c8 <setup+0x174>
						lcdRowPrintf(LOWROW, "%2d %2d %2d", kp1_buff, ki1_buff, kd1_buff);
 80029ac:	4b51      	ldr	r3, [pc, #324]	; (8002af4 <setup+0x2a0>)
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	461a      	mov	r2, r3
 80029b2:	4b4d      	ldr	r3, [pc, #308]	; (8002ae8 <setup+0x294>)
 80029b4:	781b      	ldrb	r3, [r3, #0]
 80029b6:	4619      	mov	r1, r3
 80029b8:	4b4c      	ldr	r3, [pc, #304]	; (8002aec <setup+0x298>)
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	9300      	str	r3, [sp, #0]
 80029be:	460b      	mov	r3, r1
 80029c0:	494d      	ldr	r1, [pc, #308]	; (8002af8 <setup+0x2a4>)
 80029c2:	2001      	movs	r0, #1
 80029c4:	f7fe fc76 	bl	80012b4 <lcdRowPrintf>
					data_tuningUD ( &ki1_buff, 1 );
 80029c8:	2101      	movs	r1, #1
 80029ca:	4847      	ldr	r0, [pc, #284]	; (8002ae8 <setup+0x294>)
 80029cc:	f000 facc 	bl	8002f68 <data_tuningUD>
					break;
 80029d0:	e028      	b.n	8002a24 <setup+0x1d0>
					if ( cntSetup1 >= 500 ) cntSetup1 = 0;
 80029d2:	4b44      	ldr	r3, [pc, #272]	; (8002ae4 <setup+0x290>)
 80029d4:	881b      	ldrh	r3, [r3, #0]
 80029d6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80029da:	d302      	bcc.n	80029e2 <setup+0x18e>
 80029dc:	4b41      	ldr	r3, [pc, #260]	; (8002ae4 <setup+0x290>)
 80029de:	2200      	movs	r2, #0
 80029e0:	801a      	strh	r2, [r3, #0]
					if ( cntSetup1 < 250 ) {
 80029e2:	4b40      	ldr	r3, [pc, #256]	; (8002ae4 <setup+0x290>)
 80029e4:	881b      	ldrh	r3, [r3, #0]
 80029e6:	2bf9      	cmp	r3, #249	; 0xf9
 80029e8:	d809      	bhi.n	80029fe <setup+0x1aa>
						lcdRowPrintf(LOWROW, "%2d %2d   ", kp1_buff, ki1_buff);
 80029ea:	4b42      	ldr	r3, [pc, #264]	; (8002af4 <setup+0x2a0>)
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	461a      	mov	r2, r3
 80029f0:	4b3d      	ldr	r3, [pc, #244]	; (8002ae8 <setup+0x294>)
 80029f2:	781b      	ldrb	r3, [r3, #0]
 80029f4:	4942      	ldr	r1, [pc, #264]	; (8002b00 <setup+0x2ac>)
 80029f6:	2001      	movs	r0, #1
 80029f8:	f7fe fc5c 	bl	80012b4 <lcdRowPrintf>
 80029fc:	e00d      	b.n	8002a1a <setup+0x1c6>
						lcdRowPrintf(LOWROW, "%2d %2d %2d", kp1_buff, ki1_buff, kd1_buff);
 80029fe:	4b3d      	ldr	r3, [pc, #244]	; (8002af4 <setup+0x2a0>)
 8002a00:	781b      	ldrb	r3, [r3, #0]
 8002a02:	461a      	mov	r2, r3
 8002a04:	4b38      	ldr	r3, [pc, #224]	; (8002ae8 <setup+0x294>)
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	4619      	mov	r1, r3
 8002a0a:	4b38      	ldr	r3, [pc, #224]	; (8002aec <setup+0x298>)
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	9300      	str	r3, [sp, #0]
 8002a10:	460b      	mov	r3, r1
 8002a12:	4939      	ldr	r1, [pc, #228]	; (8002af8 <setup+0x2a4>)
 8002a14:	2001      	movs	r0, #1
 8002a16:	f7fe fc4d 	bl	80012b4 <lcdRowPrintf>
					data_tuningUD ( &kd1_buff, 1 );
 8002a1a:	2101      	movs	r1, #1
 8002a1c:	4833      	ldr	r0, [pc, #204]	; (8002aec <setup+0x298>)
 8002a1e:	f000 faa3 	bl	8002f68 <data_tuningUD>
					break;
 8002a22:	bf00      	nop
			break;
 8002a24:	e249      	b.n	8002eba <setup+0x666>
		//------------------------------------------------------------------
		// ()
		//------------------------------------------------------------------
		case 0x6:
			lcdRowPrintf(UPROW, "kp ki kd");
 8002a26:	492a      	ldr	r1, [pc, #168]	; (8002ad0 <setup+0x27c>)
 8002a28:	2000      	movs	r0, #0
 8002a2a:	f7fe fc43 	bl	80012b4 <lcdRowPrintf>
			
			// data_select( &trace_test, SW_PUSH );
			
			data_tuningLR( &pattern_gain, 1 );
 8002a2e:	2101      	movs	r1, #1
 8002a30:	482b      	ldr	r0, [pc, #172]	; (8002ae0 <setup+0x28c>)
 8002a32:	f000 fb1d 	bl	8003070 <data_tuningLR>
			if ( pattern_gain == 4 ) pattern_gain = 1;
 8002a36:	4b2a      	ldr	r3, [pc, #168]	; (8002ae0 <setup+0x28c>)
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	2b04      	cmp	r3, #4
 8002a3c:	d103      	bne.n	8002a46 <setup+0x1f2>
 8002a3e:	4b28      	ldr	r3, [pc, #160]	; (8002ae0 <setup+0x28c>)
 8002a40:	2201      	movs	r2, #1
 8002a42:	701a      	strb	r2, [r3, #0]
 8002a44:	e006      	b.n	8002a54 <setup+0x200>
			else if ( pattern_gain == 0 ) pattern_gain = 3;
 8002a46:	4b26      	ldr	r3, [pc, #152]	; (8002ae0 <setup+0x28c>)
 8002a48:	781b      	ldrb	r3, [r3, #0]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d102      	bne.n	8002a54 <setup+0x200>
 8002a4e:	4b24      	ldr	r3, [pc, #144]	; (8002ae0 <setup+0x28c>)
 8002a50:	2203      	movs	r2, #3
 8002a52:	701a      	strb	r2, [r3, #0]
			
			switch( pattern_gain ) {
 8002a54:	4b22      	ldr	r3, [pc, #136]	; (8002ae0 <setup+0x28c>)
 8002a56:	781b      	ldrb	r3, [r3, #0]
 8002a58:	2b03      	cmp	r3, #3
 8002a5a:	f000 8082 	beq.w	8002b62 <setup+0x30e>
 8002a5e:	2b03      	cmp	r3, #3
 8002a60:	f300 822d 	bgt.w	8002ebe <setup+0x66a>
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d002      	beq.n	8002a6e <setup+0x21a>
 8002a68:	2b02      	cmp	r3, #2
 8002a6a:	d051      	beq.n	8002b10 <setup+0x2bc>
					}
					
					data_tuningUD ( &kd2_buff, 1 );
					break;
			}
			break;
 8002a6c:	e227      	b.n	8002ebe <setup+0x66a>
					if ( cntSetup1 >= 500 ) cntSetup1 = 0;
 8002a6e:	4b1d      	ldr	r3, [pc, #116]	; (8002ae4 <setup+0x290>)
 8002a70:	881b      	ldrh	r3, [r3, #0]
 8002a72:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002a76:	d302      	bcc.n	8002a7e <setup+0x22a>
 8002a78:	4b1a      	ldr	r3, [pc, #104]	; (8002ae4 <setup+0x290>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	801a      	strh	r2, [r3, #0]
					if ( cntSetup1 < 250 ) {
 8002a7e:	4b19      	ldr	r3, [pc, #100]	; (8002ae4 <setup+0x290>)
 8002a80:	881b      	ldrh	r3, [r3, #0]
 8002a82:	2bf9      	cmp	r3, #249	; 0xf9
 8002a84:	d809      	bhi.n	8002a9a <setup+0x246>
						lcdRowPrintf(LOWROW, "   %2d %2d", ki2_buff, kd2_buff);
 8002a86:	4b1f      	ldr	r3, [pc, #124]	; (8002b04 <setup+0x2b0>)
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	4b1e      	ldr	r3, [pc, #120]	; (8002b08 <setup+0x2b4>)
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	4917      	ldr	r1, [pc, #92]	; (8002af0 <setup+0x29c>)
 8002a92:	2001      	movs	r0, #1
 8002a94:	f7fe fc0e 	bl	80012b4 <lcdRowPrintf>
 8002a98:	e00d      	b.n	8002ab6 <setup+0x262>
						lcdRowPrintf(LOWROW, "%2d %2d %2d", kp2_buff, ki2_buff, kd2_buff);
 8002a9a:	4b1c      	ldr	r3, [pc, #112]	; (8002b0c <setup+0x2b8>)
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	4b18      	ldr	r3, [pc, #96]	; (8002b04 <setup+0x2b0>)
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	4b18      	ldr	r3, [pc, #96]	; (8002b08 <setup+0x2b4>)
 8002aa8:	781b      	ldrb	r3, [r3, #0]
 8002aaa:	9300      	str	r3, [sp, #0]
 8002aac:	460b      	mov	r3, r1
 8002aae:	4912      	ldr	r1, [pc, #72]	; (8002af8 <setup+0x2a4>)
 8002ab0:	2001      	movs	r0, #1
 8002ab2:	f7fe fbff 	bl	80012b4 <lcdRowPrintf>
					data_tuningUD ( &kp2_buff, 1 );
 8002ab6:	2101      	movs	r1, #1
 8002ab8:	4814      	ldr	r0, [pc, #80]	; (8002b0c <setup+0x2b8>)
 8002aba:	f000 fa55 	bl	8002f68 <data_tuningUD>
					break;
 8002abe:	e079      	b.n	8002bb4 <setup+0x360>
 8002ac0:	20000291 	.word	0x20000291
 8002ac4:	20000630 	.word	0x20000630
 8002ac8:	0800ce08 	.word	0x0800ce08
 8002acc:	0800ce14 	.word	0x0800ce14
 8002ad0:	0800ce20 	.word	0x0800ce20
 8002ad4:	20000640 	.word	0x20000640
 8002ad8:	20000298 	.word	0x20000298
 8002adc:	200004c8 	.word	0x200004c8
 8002ae0:	20000007 	.word	0x20000007
 8002ae4:	20000632 	.word	0x20000632
 8002ae8:	200002d0 	.word	0x200002d0
 8002aec:	20000003 	.word	0x20000003
 8002af0:	0800ce2c 	.word	0x0800ce2c
 8002af4:	20000002 	.word	0x20000002
 8002af8:	0800ce38 	.word	0x0800ce38
 8002afc:	0800ce44 	.word	0x0800ce44
 8002b00:	0800ce50 	.word	0x0800ce50
 8002b04:	20000005 	.word	0x20000005
 8002b08:	200002d1 	.word	0x200002d1
 8002b0c:	20000004 	.word	0x20000004
					if ( cntSetup1 >= 500 ) cntSetup1 = 0;
 8002b10:	4ba9      	ldr	r3, [pc, #676]	; (8002db8 <setup+0x564>)
 8002b12:	881b      	ldrh	r3, [r3, #0]
 8002b14:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002b18:	d302      	bcc.n	8002b20 <setup+0x2cc>
 8002b1a:	4ba7      	ldr	r3, [pc, #668]	; (8002db8 <setup+0x564>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	801a      	strh	r2, [r3, #0]
					if ( cntSetup1 < 250 ) {
 8002b20:	4ba5      	ldr	r3, [pc, #660]	; (8002db8 <setup+0x564>)
 8002b22:	881b      	ldrh	r3, [r3, #0]
 8002b24:	2bf9      	cmp	r3, #249	; 0xf9
 8002b26:	d809      	bhi.n	8002b3c <setup+0x2e8>
						lcdRowPrintf(LOWROW, "%2d    %2d", kp2_buff, kd2_buff);
 8002b28:	4ba4      	ldr	r3, [pc, #656]	; (8002dbc <setup+0x568>)
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	4ba4      	ldr	r3, [pc, #656]	; (8002dc0 <setup+0x56c>)
 8002b30:	781b      	ldrb	r3, [r3, #0]
 8002b32:	49a4      	ldr	r1, [pc, #656]	; (8002dc4 <setup+0x570>)
 8002b34:	2001      	movs	r0, #1
 8002b36:	f7fe fbbd 	bl	80012b4 <lcdRowPrintf>
 8002b3a:	e00d      	b.n	8002b58 <setup+0x304>
						lcdRowPrintf(LOWROW, "%2d %2d %2d", kp2_buff, ki2_buff, kd2_buff);
 8002b3c:	4b9f      	ldr	r3, [pc, #636]	; (8002dbc <setup+0x568>)
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	461a      	mov	r2, r3
 8002b42:	4ba1      	ldr	r3, [pc, #644]	; (8002dc8 <setup+0x574>)
 8002b44:	781b      	ldrb	r3, [r3, #0]
 8002b46:	4619      	mov	r1, r3
 8002b48:	4b9d      	ldr	r3, [pc, #628]	; (8002dc0 <setup+0x56c>)
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	9300      	str	r3, [sp, #0]
 8002b4e:	460b      	mov	r3, r1
 8002b50:	499e      	ldr	r1, [pc, #632]	; (8002dcc <setup+0x578>)
 8002b52:	2001      	movs	r0, #1
 8002b54:	f7fe fbae 	bl	80012b4 <lcdRowPrintf>
					data_tuningUD ( &ki2_buff, 1 );
 8002b58:	2101      	movs	r1, #1
 8002b5a:	489b      	ldr	r0, [pc, #620]	; (8002dc8 <setup+0x574>)
 8002b5c:	f000 fa04 	bl	8002f68 <data_tuningUD>
					break;
 8002b60:	e028      	b.n	8002bb4 <setup+0x360>
					if ( cntSetup1 >= 500 ) cntSetup1 = 0;
 8002b62:	4b95      	ldr	r3, [pc, #596]	; (8002db8 <setup+0x564>)
 8002b64:	881b      	ldrh	r3, [r3, #0]
 8002b66:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002b6a:	d302      	bcc.n	8002b72 <setup+0x31e>
 8002b6c:	4b92      	ldr	r3, [pc, #584]	; (8002db8 <setup+0x564>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	801a      	strh	r2, [r3, #0]
					if ( cntSetup1 < 250 ) {
 8002b72:	4b91      	ldr	r3, [pc, #580]	; (8002db8 <setup+0x564>)
 8002b74:	881b      	ldrh	r3, [r3, #0]
 8002b76:	2bf9      	cmp	r3, #249	; 0xf9
 8002b78:	d809      	bhi.n	8002b8e <setup+0x33a>
						lcdRowPrintf(LOWROW, "%2d %2d   ", kp2_buff, ki2_buff);
 8002b7a:	4b90      	ldr	r3, [pc, #576]	; (8002dbc <setup+0x568>)
 8002b7c:	781b      	ldrb	r3, [r3, #0]
 8002b7e:	461a      	mov	r2, r3
 8002b80:	4b91      	ldr	r3, [pc, #580]	; (8002dc8 <setup+0x574>)
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	4992      	ldr	r1, [pc, #584]	; (8002dd0 <setup+0x57c>)
 8002b86:	2001      	movs	r0, #1
 8002b88:	f7fe fb94 	bl	80012b4 <lcdRowPrintf>
 8002b8c:	e00d      	b.n	8002baa <setup+0x356>
						lcdRowPrintf(LOWROW, "%2d %2d %2d", kp2_buff, ki2_buff, kd2_buff);
 8002b8e:	4b8b      	ldr	r3, [pc, #556]	; (8002dbc <setup+0x568>)
 8002b90:	781b      	ldrb	r3, [r3, #0]
 8002b92:	461a      	mov	r2, r3
 8002b94:	4b8c      	ldr	r3, [pc, #560]	; (8002dc8 <setup+0x574>)
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	4619      	mov	r1, r3
 8002b9a:	4b89      	ldr	r3, [pc, #548]	; (8002dc0 <setup+0x56c>)
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	9300      	str	r3, [sp, #0]
 8002ba0:	460b      	mov	r3, r1
 8002ba2:	498a      	ldr	r1, [pc, #552]	; (8002dcc <setup+0x578>)
 8002ba4:	2001      	movs	r0, #1
 8002ba6:	f7fe fb85 	bl	80012b4 <lcdRowPrintf>
					data_tuningUD ( &kd2_buff, 1 );
 8002baa:	2101      	movs	r1, #1
 8002bac:	4884      	ldr	r0, [pc, #528]	; (8002dc0 <setup+0x56c>)
 8002bae:	f000 f9db 	bl	8002f68 <data_tuningUD>
					break;
 8002bb2:	bf00      	nop
			break;
 8002bb4:	e183      	b.n	8002ebe <setup+0x66a>
		// 	break;
		//------------------------------------------------------------------
		// Motor_test
		//------------------------------------------------------------------
		case 0x9:
			data_tuningLR( &pattern_sensor, 1 );
 8002bb6:	2101      	movs	r1, #1
 8002bb8:	4886      	ldr	r0, [pc, #536]	; (8002dd4 <setup+0x580>)
 8002bba:	f000 fa59 	bl	8003070 <data_tuningLR>
			
			if ( pattern_sensor == 12 ) pattern_sensor = 1;
 8002bbe:	4b85      	ldr	r3, [pc, #532]	; (8002dd4 <setup+0x580>)
 8002bc0:	781b      	ldrb	r3, [r3, #0]
 8002bc2:	2b0c      	cmp	r3, #12
 8002bc4:	d103      	bne.n	8002bce <setup+0x37a>
 8002bc6:	4b83      	ldr	r3, [pc, #524]	; (8002dd4 <setup+0x580>)
 8002bc8:	2201      	movs	r2, #1
 8002bca:	701a      	strb	r2, [r3, #0]
 8002bcc:	e006      	b.n	8002bdc <setup+0x388>
			else if ( pattern_sensor == 0 ) pattern_sensor = 11;
 8002bce:	4b81      	ldr	r3, [pc, #516]	; (8002dd4 <setup+0x580>)
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d102      	bne.n	8002bdc <setup+0x388>
 8002bd6:	4b7f      	ldr	r3, [pc, #508]	; (8002dd4 <setup+0x580>)
 8002bd8:	220b      	movs	r2, #11
 8002bda:	701a      	strb	r2, [r3, #0]

			switch( pattern_sensor ) {
 8002bdc:	4b7d      	ldr	r3, [pc, #500]	; (8002dd4 <setup+0x580>)
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	3b01      	subs	r3, #1
 8002be2:	2b0a      	cmp	r3, #10
 8002be4:	f200 816d 	bhi.w	8002ec2 <setup+0x66e>
 8002be8:	a201      	add	r2, pc, #4	; (adr r2, 8002bf0 <setup+0x39c>)
 8002bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bee:	bf00      	nop
 8002bf0:	08002c1d 	.word	0x08002c1d
 8002bf4:	08002c65 	.word	0x08002c65
 8002bf8:	08002c85 	.word	0x08002c85
 8002bfc:	08002cd5 	.word	0x08002cd5
 8002c00:	08002cef 	.word	0x08002cef
 8002c04:	08002d17 	.word	0x08002d17
 8002c08:	08002d3f 	.word	0x08002d3f
 8002c0c:	08002d67 	.word	0x08002d67
 8002c10:	08002d8f 	.word	0x08002d8f
 8002c14:	08002e3d 	.word	0x08002e3d
 8002c18:	08002e65 	.word	0x08002e65
				case 1:
					// LED
					lcdRowPrintf(UPROW, "LED     ");
 8002c1c:	496e      	ldr	r1, [pc, #440]	; (8002dd8 <setup+0x584>)
 8002c1e:	2000      	movs	r0, #0
 8002c20:	f7fe fb48 	bl	80012b4 <lcdRowPrintf>
					lcdRowPrintf(LOWROW, "        ");
 8002c24:	496d      	ldr	r1, [pc, #436]	; (8002ddc <setup+0x588>)
 8002c26:	2001      	movs	r0, #1
 8002c28:	f7fe fb44 	bl	80012b4 <lcdRowPrintf>
					cnt_led = 0x00;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	71fb      	strb	r3, [r7, #7]
					if ( swValTact == SW_PUSH) {
 8002c30:	4b6b      	ldr	r3, [pc, #428]	; (8002de0 <setup+0x58c>)
 8002c32:	781b      	ldrb	r3, [r3, #0]
 8002c34:	2b02      	cmp	r3, #2
 8002c36:	f040 8131 	bne.w	8002e9c <setup+0x648>
						cnt_led = 0x00;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	71fb      	strb	r3, [r7, #7]
						while( cnt_led <= 0x7 ) {
 8002c3e:	e00a      	b.n	8002c56 <setup+0x402>
							ledOut( cnt_led );
 8002c40:	79fb      	ldrb	r3, [r7, #7]
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7fe ff00 	bl	8001a48 <ledOut>
							cnt_led++;
 8002c48:	79fb      	ldrb	r3, [r7, #7]
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	71fb      	strb	r3, [r7, #7]
							HAL_Delay(400);
 8002c4e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002c52:	f001 f87d 	bl	8003d50 <HAL_Delay>
						while( cnt_led <= 0x7 ) {
 8002c56:	79fb      	ldrb	r3, [r7, #7]
 8002c58:	2b07      	cmp	r3, #7
 8002c5a:	d9f1      	bls.n	8002c40 <setup+0x3ec>
						}
						ledOut( 0 );
 8002c5c:	2000      	movs	r0, #0
 8002c5e:	f7fe fef3 	bl	8001a48 <ledOut>
					}
					break;
 8002c62:	e11b      	b.n	8002e9c <setup+0x648>
									
				case 2:
					// 
					lcdRowPrintf(UPROW, "R %6d",encTotalR);
 8002c64:	4b5f      	ldr	r3, [pc, #380]	; (8002de4 <setup+0x590>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	461a      	mov	r2, r3
 8002c6a:	495f      	ldr	r1, [pc, #380]	; (8002de8 <setup+0x594>)
 8002c6c:	2000      	movs	r0, #0
 8002c6e:	f7fe fb21 	bl	80012b4 <lcdRowPrintf>
					lcdRowPrintf(LOWROW, "L %6d",encN);
 8002c72:	4b5e      	ldr	r3, [pc, #376]	; (8002dec <setup+0x598>)
 8002c74:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c78:	461a      	mov	r2, r3
 8002c7a:	495d      	ldr	r1, [pc, #372]	; (8002df0 <setup+0x59c>)
 8002c7c:	2001      	movs	r0, #1
 8002c7e:	f7fe fb19 	bl	80012b4 <lcdRowPrintf>
					break;
 8002c82:	e10c      	b.n	8002e9e <setup+0x64a>
							
				case 3:
					// 
					lcdRowPrintf(UPROW, "Motor   ");
 8002c84:	495b      	ldr	r1, [pc, #364]	; (8002df4 <setup+0x5a0>)
 8002c86:	2000      	movs	r0, #0
 8002c88:	f7fe fb14 	bl	80012b4 <lcdRowPrintf>
					lcdRowPrintf(LOWROW, "   %4d%%",motorTestPwm);
 8002c8c:	4b5a      	ldr	r3, [pc, #360]	; (8002df8 <setup+0x5a4>)
 8002c8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c92:	461a      	mov	r2, r3
 8002c94:	4959      	ldr	r1, [pc, #356]	; (8002dfc <setup+0x5a8>)
 8002c96:	2001      	movs	r0, #1
 8002c98:	f7fe fb0c 	bl	80012b4 <lcdRowPrintf>
					data_tuningUD ( &motorTestPwm, 100 );
 8002c9c:	2164      	movs	r1, #100	; 0x64
 8002c9e:	4856      	ldr	r0, [pc, #344]	; (8002df8 <setup+0x5a4>)
 8002ca0:	f000 f962 	bl	8002f68 <data_tuningUD>
					if ( motor_test == 1 ) {
 8002ca4:	4b56      	ldr	r3, [pc, #344]	; (8002e00 <setup+0x5ac>)
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d10a      	bne.n	8002cc2 <setup+0x46e>
						motorPwmOut(motorTestPwm,motorTestPwm);
 8002cac:	4b52      	ldr	r3, [pc, #328]	; (8002df8 <setup+0x5a4>)
 8002cae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002cb2:	4a51      	ldr	r2, [pc, #324]	; (8002df8 <setup+0x5a4>)
 8002cb4:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002cb8:	4611      	mov	r1, r2
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f000 ff4c 	bl	8003b58 <motorPwmOut>
 8002cc0:	e003      	b.n	8002cca <setup+0x476>
					} else {
						motorPwmOut(0, 0);
 8002cc2:	2100      	movs	r1, #0
 8002cc4:	2000      	movs	r0, #0
 8002cc6:	f000 ff47 	bl	8003b58 <motorPwmOut>
					}
					
					data_select( &motor_test, SW_PUSH );
 8002cca:	2102      	movs	r1, #2
 8002ccc:	484c      	ldr	r0, [pc, #304]	; (8002e00 <setup+0x5ac>)
 8002cce:	f000 f915 	bl	8002efc <data_select>
					break;
 8002cd2:	e0e4      	b.n	8002e9e <setup+0x64a>

				case 4:
					// 
					lcdRowPrintf(UPROW, "Marker  ");
 8002cd4:	494b      	ldr	r1, [pc, #300]	; (8002e04 <setup+0x5b0>)
 8002cd6:	2000      	movs	r0, #0
 8002cd8:	f7fe faec 	bl	80012b4 <lcdRowPrintf>
					lcdRowPrintf(LOWROW, "     0x%x", getMarksensor());
 8002cdc:	f7fe fef4 	bl	8001ac8 <getMarksensor>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	4948      	ldr	r1, [pc, #288]	; (8002e08 <setup+0x5b4>)
 8002ce6:	2001      	movs	r0, #1
 8002ce8:	f7fe fae4 	bl	80012b4 <lcdRowPrintf>
					break;
 8002cec:	e0d7      	b.n	8002e9e <setup+0x64a>

				case 5:
					lcdRowPrintf(UPROW, "L1  %4d",lsensor[0]);
 8002cee:	4b47      	ldr	r3, [pc, #284]	; (8002e0c <setup+0x5b8>)
 8002cf0:	881b      	ldrh	r3, [r3, #0]
 8002cf2:	461a      	mov	r2, r3
 8002cf4:	4946      	ldr	r1, [pc, #280]	; (8002e10 <setup+0x5bc>)
 8002cf6:	2000      	movs	r0, #0
 8002cf8:	f7fe fadc 	bl	80012b4 <lcdRowPrintf>
					lcdRowPrintf(LOWROW, "L2  %4d",lsensor[1]);
 8002cfc:	4b43      	ldr	r3, [pc, #268]	; (8002e0c <setup+0x5b8>)
 8002cfe:	885b      	ldrh	r3, [r3, #2]
 8002d00:	461a      	mov	r2, r3
 8002d02:	4944      	ldr	r1, [pc, #272]	; (8002e14 <setup+0x5c0>)
 8002d04:	2001      	movs	r0, #1
 8002d06:	f7fe fad5 	bl	80012b4 <lcdRowPrintf>
					__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 1000);
 8002d0a:	4b43      	ldr	r3, [pc, #268]	; (8002e18 <setup+0x5c4>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002d12:	635a      	str	r2, [r3, #52]	; 0x34
					break;
 8002d14:	e0c3      	b.n	8002e9e <setup+0x64a>

				case 6:
					lcdRowPrintf(UPROW, "L3  %4d",lsensor[2]);
 8002d16:	4b3d      	ldr	r3, [pc, #244]	; (8002e0c <setup+0x5b8>)
 8002d18:	889b      	ldrh	r3, [r3, #4]
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	493f      	ldr	r1, [pc, #252]	; (8002e1c <setup+0x5c8>)
 8002d1e:	2000      	movs	r0, #0
 8002d20:	f7fe fac8 	bl	80012b4 <lcdRowPrintf>
					lcdRowPrintf(LOWROW, "L4  %4d",lsensor[3]);
 8002d24:	4b39      	ldr	r3, [pc, #228]	; (8002e0c <setup+0x5b8>)
 8002d26:	88db      	ldrh	r3, [r3, #6]
 8002d28:	461a      	mov	r2, r3
 8002d2a:	493d      	ldr	r1, [pc, #244]	; (8002e20 <setup+0x5cc>)
 8002d2c:	2001      	movs	r0, #1
 8002d2e:	f7fe fac1 	bl	80012b4 <lcdRowPrintf>
					__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 1000);
 8002d32:	4b39      	ldr	r3, [pc, #228]	; (8002e18 <setup+0x5c4>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002d3a:	635a      	str	r2, [r3, #52]	; 0x34
					break;
 8002d3c:	e0af      	b.n	8002e9e <setup+0x64a>

				case 7:
					lcdRowPrintf(UPROW, "L5  %4d",lsensor[4]);
 8002d3e:	4b33      	ldr	r3, [pc, #204]	; (8002e0c <setup+0x5b8>)
 8002d40:	891b      	ldrh	r3, [r3, #8]
 8002d42:	461a      	mov	r2, r3
 8002d44:	4937      	ldr	r1, [pc, #220]	; (8002e24 <setup+0x5d0>)
 8002d46:	2000      	movs	r0, #0
 8002d48:	f7fe fab4 	bl	80012b4 <lcdRowPrintf>
					lcdRowPrintf(LOWROW, "L6  %4d",lsensor[5]);
 8002d4c:	4b2f      	ldr	r3, [pc, #188]	; (8002e0c <setup+0x5b8>)
 8002d4e:	895b      	ldrh	r3, [r3, #10]
 8002d50:	461a      	mov	r2, r3
 8002d52:	4935      	ldr	r1, [pc, #212]	; (8002e28 <setup+0x5d4>)
 8002d54:	2001      	movs	r0, #1
 8002d56:	f7fe faad 	bl	80012b4 <lcdRowPrintf>
					__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 1000);
 8002d5a:	4b2f      	ldr	r3, [pc, #188]	; (8002e18 <setup+0x5c4>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002d62:	635a      	str	r2, [r3, #52]	; 0x34
					break;
 8002d64:	e09b      	b.n	8002e9e <setup+0x64a>
				
				case 8:
					lcdRowPrintf(UPROW, "R1  %4d",lsensor[11]);
 8002d66:	4b29      	ldr	r3, [pc, #164]	; (8002e0c <setup+0x5b8>)
 8002d68:	8adb      	ldrh	r3, [r3, #22]
 8002d6a:	461a      	mov	r2, r3
 8002d6c:	492f      	ldr	r1, [pc, #188]	; (8002e2c <setup+0x5d8>)
 8002d6e:	2000      	movs	r0, #0
 8002d70:	f7fe faa0 	bl	80012b4 <lcdRowPrintf>
					lcdRowPrintf(LOWROW, "R2  %4d",lsensor[10]);
 8002d74:	4b25      	ldr	r3, [pc, #148]	; (8002e0c <setup+0x5b8>)
 8002d76:	8a9b      	ldrh	r3, [r3, #20]
 8002d78:	461a      	mov	r2, r3
 8002d7a:	492d      	ldr	r1, [pc, #180]	; (8002e30 <setup+0x5dc>)
 8002d7c:	2001      	movs	r0, #1
 8002d7e:	f7fe fa99 	bl	80012b4 <lcdRowPrintf>
					__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 1000);
 8002d82:	4b25      	ldr	r3, [pc, #148]	; (8002e18 <setup+0x5c4>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002d8a:	635a      	str	r2, [r3, #52]	; 0x34
					break;
 8002d8c:	e087      	b.n	8002e9e <setup+0x64a>

				case 9:
					lcdRowPrintf(UPROW, "R3  %4d",lsensor[9]);
 8002d8e:	4b1f      	ldr	r3, [pc, #124]	; (8002e0c <setup+0x5b8>)
 8002d90:	8a5b      	ldrh	r3, [r3, #18]
 8002d92:	461a      	mov	r2, r3
 8002d94:	4927      	ldr	r1, [pc, #156]	; (8002e34 <setup+0x5e0>)
 8002d96:	2000      	movs	r0, #0
 8002d98:	f7fe fa8c 	bl	80012b4 <lcdRowPrintf>
					lcdRowPrintf(LOWROW, "R4  %4d",lsensor[8]);
 8002d9c:	4b1b      	ldr	r3, [pc, #108]	; (8002e0c <setup+0x5b8>)
 8002d9e:	8a1b      	ldrh	r3, [r3, #16]
 8002da0:	461a      	mov	r2, r3
 8002da2:	4925      	ldr	r1, [pc, #148]	; (8002e38 <setup+0x5e4>)
 8002da4:	2001      	movs	r0, #1
 8002da6:	f7fe fa85 	bl	80012b4 <lcdRowPrintf>
					__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 1000);
 8002daa:	4b1b      	ldr	r3, [pc, #108]	; (8002e18 <setup+0x5c4>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002db2:	635a      	str	r2, [r3, #52]	; 0x34
					break;
 8002db4:	e073      	b.n	8002e9e <setup+0x64a>
 8002db6:	bf00      	nop
 8002db8:	20000632 	.word	0x20000632
 8002dbc:	20000004 	.word	0x20000004
 8002dc0:	200002d1 	.word	0x200002d1
 8002dc4:	0800ce44 	.word	0x0800ce44
 8002dc8:	20000005 	.word	0x20000005
 8002dcc:	0800ce38 	.word	0x0800ce38
 8002dd0:	0800ce50 	.word	0x0800ce50
 8002dd4:	20000006 	.word	0x20000006
 8002dd8:	0800ce5c 	.word	0x0800ce5c
 8002ddc:	0800ce14 	.word	0x0800ce14
 8002de0:	20000290 	.word	0x20000290
 8002de4:	20000658 	.word	0x20000658
 8002de8:	0800ce68 	.word	0x0800ce68
 8002dec:	20000654 	.word	0x20000654
 8002df0:	0800ce70 	.word	0x0800ce70
 8002df4:	0800ce78 	.word	0x0800ce78
 8002df8:	20000008 	.word	0x20000008
 8002dfc:	0800ce84 	.word	0x0800ce84
 8002e00:	2000063f 	.word	0x2000063f
 8002e04:	0800ce90 	.word	0x0800ce90
 8002e08:	0800ce9c 	.word	0x0800ce9c
 8002e0c:	20000278 	.word	0x20000278
 8002e10:	0800cea8 	.word	0x0800cea8
 8002e14:	0800ceb0 	.word	0x0800ceb0
 8002e18:	200004c8 	.word	0x200004c8
 8002e1c:	0800ceb8 	.word	0x0800ceb8
 8002e20:	0800cec0 	.word	0x0800cec0
 8002e24:	0800cec8 	.word	0x0800cec8
 8002e28:	0800ced0 	.word	0x0800ced0
 8002e2c:	0800ced8 	.word	0x0800ced8
 8002e30:	0800cee0 	.word	0x0800cee0
 8002e34:	0800cee8 	.word	0x0800cee8
 8002e38:	0800cef0 	.word	0x0800cef0

				case 10:
					lcdRowPrintf(UPROW, "R5  %4d",lsensor[7]);
 8002e3c:	4b23      	ldr	r3, [pc, #140]	; (8002ecc <setup+0x678>)
 8002e3e:	89db      	ldrh	r3, [r3, #14]
 8002e40:	461a      	mov	r2, r3
 8002e42:	4923      	ldr	r1, [pc, #140]	; (8002ed0 <setup+0x67c>)
 8002e44:	2000      	movs	r0, #0
 8002e46:	f7fe fa35 	bl	80012b4 <lcdRowPrintf>
					lcdRowPrintf(LOWROW, "R6  %4d",lsensor[6]);
 8002e4a:	4b20      	ldr	r3, [pc, #128]	; (8002ecc <setup+0x678>)
 8002e4c:	899b      	ldrh	r3, [r3, #12]
 8002e4e:	461a      	mov	r2, r3
 8002e50:	4920      	ldr	r1, [pc, #128]	; (8002ed4 <setup+0x680>)
 8002e52:	2001      	movs	r0, #1
 8002e54:	f7fe fa2e 	bl	80012b4 <lcdRowPrintf>
					__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 1000);
 8002e58:	4b1f      	ldr	r3, [pc, #124]	; (8002ed8 <setup+0x684>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002e60:	635a      	str	r2, [r3, #52]	; 0x34
					break;
 8002e62:	e01c      	b.n	8002e9e <setup+0x64a>
				
				case 11:
					targetSpeed = 120;
 8002e64:	491d      	ldr	r1, [pc, #116]	; (8002edc <setup+0x688>)
 8002e66:	f04f 0200 	mov.w	r2, #0
 8002e6a:	4b1d      	ldr	r3, [pc, #116]	; (8002ee0 <setup+0x68c>)
 8002e6c:	e9c1 2300 	strd	r2, r3, [r1]
					lcdRowPrintf(UPROW, "tra%5d",tracePwm);
 8002e70:	4b1c      	ldr	r3, [pc, #112]	; (8002ee4 <setup+0x690>)
 8002e72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e76:	461a      	mov	r2, r3
 8002e78:	491b      	ldr	r1, [pc, #108]	; (8002ee8 <setup+0x694>)
 8002e7a:	2000      	movs	r0, #0
 8002e7c:	f7fe fa1a 	bl	80012b4 <lcdRowPrintf>
					lcdRowPrintf(LOWROW, "vel%5d",speedPwm);
 8002e80:	4b1a      	ldr	r3, [pc, #104]	; (8002eec <setup+0x698>)
 8002e82:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e86:	461a      	mov	r2, r3
 8002e88:	4919      	ldr	r1, [pc, #100]	; (8002ef0 <setup+0x69c>)
 8002e8a:	2001      	movs	r0, #1
 8002e8c:	f7fe fa12 	bl	80012b4 <lcdRowPrintf>
					__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 1000);
 8002e90:	4b11      	ldr	r3, [pc, #68]	; (8002ed8 <setup+0x684>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002e98:	635a      	str	r2, [r3, #52]	; 0x34
					break;
 8002e9a:	e000      	b.n	8002e9e <setup+0x64a>
					break;
 8002e9c:	bf00      	nop
			} // switch
			break;
 8002e9e:	e010      	b.n	8002ec2 <setup+0x66e>
		// case 0xd:
			
		// 	break;

	default:
		lcdRowPrintf(UPROW, "%#x     ", getSWrotary());
 8002ea0:	f7fe fad2 	bl	8001448 <getSWrotary>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	461a      	mov	r2, r3
 8002ea8:	4912      	ldr	r1, [pc, #72]	; (8002ef4 <setup+0x6a0>)
 8002eaa:	2000      	movs	r0, #0
 8002eac:	f7fe fa02 	bl	80012b4 <lcdRowPrintf>
		lcdRowPrintf(LOWROW, "none    ");
 8002eb0:	4911      	ldr	r1, [pc, #68]	; (8002ef8 <setup+0x6a4>)
 8002eb2:	2001      	movs	r0, #1
 8002eb4:	f7fe f9fe 	bl	80012b4 <lcdRowPrintf>
		break;
 8002eb8:	e004      	b.n	8002ec4 <setup+0x670>
			break;
 8002eba:	bf00      	nop
 8002ebc:	e002      	b.n	8002ec4 <setup+0x670>
			break;
 8002ebe:	bf00      	nop
 8002ec0:	e000      	b.n	8002ec4 <setup+0x670>
			break;
 8002ec2:	bf00      	nop
	} // switch
	// } // cntSW
}
 8002ec4:	bf00      	nop
 8002ec6:	3708      	adds	r7, #8
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	20000278 	.word	0x20000278
 8002ed0:	0800cef8 	.word	0x0800cef8
 8002ed4:	0800cf00 	.word	0x0800cf00
 8002ed8:	200004c8 	.word	0x200004c8
 8002edc:	200002b0 	.word	0x200002b0
 8002ee0:	405e0000 	.word	0x405e0000
 8002ee4:	20000298 	.word	0x20000298
 8002ee8:	0800cf08 	.word	0x0800cf08
 8002eec:	200002a8 	.word	0x200002a8
 8002ef0:	0800cf10 	.word	0x0800cf10
 8002ef4:	0800cf18 	.word	0x0800cf18
 8002ef8:	0800cf24 	.word	0x0800cf24

08002efc <data_select>:
//      0,1
//          data:  button: 
//        
///////////////////////////////////////////////////////////////////////////////////////
void data_select ( uint8_t *data , uint8_t button )
{
 8002efc:	b480      	push	{r7}
 8002efe:	b083      	sub	sp, #12
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	460b      	mov	r3, r1
 8002f06:	70fb      	strb	r3, [r7, #3]
	if ( swValTact == button ) {
 8002f08:	4b15      	ldr	r3, [pc, #84]	; (8002f60 <data_select+0x64>)
 8002f0a:	781b      	ldrb	r3, [r3, #0]
 8002f0c:	78fa      	ldrb	r2, [r7, #3]
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d11d      	bne.n	8002f4e <data_select+0x52>
		if ( *data == 1 && push == 0) {
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d10a      	bne.n	8002f30 <data_select+0x34>
 8002f1a:	4b12      	ldr	r3, [pc, #72]	; (8002f64 <data_select+0x68>)
 8002f1c:	781b      	ldrb	r3, [r3, #0]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d106      	bne.n	8002f30 <data_select+0x34>
			push = 1;
 8002f22:	4b10      	ldr	r3, [pc, #64]	; (8002f64 <data_select+0x68>)
 8002f24:	2201      	movs	r2, #1
 8002f26:	701a      	strb	r2, [r3, #0]
			*data = 0;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	701a      	strb	r2, [r3, #0]
			*data = 1;
		}
	} else {
		push = 0;
	}
}
 8002f2e:	e011      	b.n	8002f54 <data_select+0x58>
		} else if ( *data == 0 && push == 0) {
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	781b      	ldrb	r3, [r3, #0]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d10d      	bne.n	8002f54 <data_select+0x58>
 8002f38:	4b0a      	ldr	r3, [pc, #40]	; (8002f64 <data_select+0x68>)
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d109      	bne.n	8002f54 <data_select+0x58>
			push = 1;
 8002f40:	4b08      	ldr	r3, [pc, #32]	; (8002f64 <data_select+0x68>)
 8002f42:	2201      	movs	r2, #1
 8002f44:	701a      	strb	r2, [r3, #0]
			*data = 1;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2201      	movs	r2, #1
 8002f4a:	701a      	strb	r2, [r3, #0]
}
 8002f4c:	e002      	b.n	8002f54 <data_select+0x58>
		push = 0;
 8002f4e:	4b05      	ldr	r3, [pc, #20]	; (8002f64 <data_select+0x68>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	701a      	strb	r2, [r3, #0]
}
 8002f54:	bf00      	nop
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr
 8002f60:	20000290 	.word	0x20000290
 8002f64:	2000063e 	.word	0x2000063e

08002f68 <data_tuningUD>:
//      data
//          data:  add: 0:  dir: 0: 1:
//        
///////////////////////////////////////////////////////////////////////////////////////
void data_tuningUD ( void *data, uint8_t add )
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b085      	sub	sp, #20
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
 8002f70:	460b      	mov	r3, r1
 8002f72:	70fb      	strb	r3, [r7, #3]
	int16_t *data2 = (int16_t*)data;	// short
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	60fb      	str	r3, [r7, #12]
	
	if ( cntSetup2 >= 50 ) {
 8002f78:	4b39      	ldr	r3, [pc, #228]	; (8003060 <data_tuningUD+0xf8>)
 8002f7a:	881b      	ldrh	r3, [r3, #0]
 8002f7c:	2b31      	cmp	r3, #49	; 0x31
 8002f7e:	d968      	bls.n	8003052 <data_tuningUD+0xea>
		if ( swValTact == SW_UP || swValTact == SW_DOWN ) {
 8002f80:	4b38      	ldr	r3, [pc, #224]	; (8003064 <data_tuningUD+0xfc>)
 8002f82:	781b      	ldrb	r3, [r3, #0]
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d003      	beq.n	8002f90 <data_tuningUD+0x28>
 8002f88:	4b36      	ldr	r3, [pc, #216]	; (8003064 <data_tuningUD+0xfc>)
 8002f8a:	781b      	ldrb	r3, [r3, #0]
 8002f8c:	2b05      	cmp	r3, #5
 8002f8e:	d155      	bne.n	800303c <data_tuningUD+0xd4>
			cntSwitchUD++; // 
 8002f90:	4b35      	ldr	r3, [pc, #212]	; (8003068 <data_tuningUD+0x100>)
 8002f92:	881b      	ldrh	r3, [r3, #0]
 8002f94:	3301      	adds	r3, #1
 8002f96:	b29a      	uxth	r2, r3
 8002f98:	4b33      	ldr	r3, [pc, #204]	; (8003068 <data_tuningUD+0x100>)
 8002f9a:	801a      	strh	r2, [r3, #0]
			if ( swValTact == SW_UP  ) {
 8002f9c:	4b31      	ldr	r3, [pc, #196]	; (8003064 <data_tuningUD+0xfc>)
 8002f9e:	781b      	ldrb	r3, [r3, #0]
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d123      	bne.n	8002fec <data_tuningUD+0x84>
				// 
				if ( cntSwitchUD >= 20 ) {	// 
 8002fa4:	4b30      	ldr	r3, [pc, #192]	; (8003068 <data_tuningUD+0x100>)
 8002fa6:	881b      	ldrh	r3, [r3, #0]
 8002fa8:	2b13      	cmp	r3, #19
 8002faa:	d90b      	bls.n	8002fc4 <data_tuningUD+0x5c>
					*data2 += add;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fb2:	b29a      	uxth	r2, r3
 8002fb4:	78fb      	ldrb	r3, [r7, #3]
 8002fb6:	b29b      	uxth	r3, r3
 8002fb8:	4413      	add	r3, r2
 8002fba:	b29b      	uxth	r3, r3
 8002fbc:	b21a      	sxth	r2, r3
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	801a      	strh	r2, [r3, #0]
			if ( swValTact == SW_UP  ) {
 8002fc2:	e042      	b.n	800304a <data_tuningUD+0xe2>
				} else if (pushUD == 0) {	// 1
 8002fc4:	4b29      	ldr	r3, [pc, #164]	; (800306c <data_tuningUD+0x104>)
 8002fc6:	f993 3000 	ldrsb.w	r3, [r3]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d13d      	bne.n	800304a <data_tuningUD+0xe2>
					pushUD = 1;
 8002fce:	4b27      	ldr	r3, [pc, #156]	; (800306c <data_tuningUD+0x104>)
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	701a      	strb	r2, [r3, #0]
					*data2 += add;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	78fb      	ldrb	r3, [r7, #3]
 8002fde:	b29b      	uxth	r3, r3
 8002fe0:	4413      	add	r3, r2
 8002fe2:	b29b      	uxth	r3, r3
 8002fe4:	b21a      	sxth	r2, r3
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	801a      	strh	r2, [r3, #0]
			if ( swValTact == SW_UP  ) {
 8002fea:	e02e      	b.n	800304a <data_tuningUD+0xe2>
				}
			} else if ( swValTact == SW_DOWN  ) {
 8002fec:	4b1d      	ldr	r3, [pc, #116]	; (8003064 <data_tuningUD+0xfc>)
 8002fee:	781b      	ldrb	r3, [r3, #0]
 8002ff0:	2b05      	cmp	r3, #5
 8002ff2:	d12a      	bne.n	800304a <data_tuningUD+0xe2>
				// 
				if ( cntSwitchUD >= 20 ) {	// 
 8002ff4:	4b1c      	ldr	r3, [pc, #112]	; (8003068 <data_tuningUD+0x100>)
 8002ff6:	881b      	ldrh	r3, [r3, #0]
 8002ff8:	2b13      	cmp	r3, #19
 8002ffa:	d90b      	bls.n	8003014 <data_tuningUD+0xac>
					*data2 -= add;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003002:	b29a      	uxth	r2, r3
 8003004:	78fb      	ldrb	r3, [r7, #3]
 8003006:	b29b      	uxth	r3, r3
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	b29b      	uxth	r3, r3
 800300c:	b21a      	sxth	r2, r3
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	801a      	strh	r2, [r3, #0]
			if ( swValTact == SW_UP  ) {
 8003012:	e01a      	b.n	800304a <data_tuningUD+0xe2>
				} else if (pushUD == 0) {	// 1
 8003014:	4b15      	ldr	r3, [pc, #84]	; (800306c <data_tuningUD+0x104>)
 8003016:	f993 3000 	ldrsb.w	r3, [r3]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d115      	bne.n	800304a <data_tuningUD+0xe2>
					pushUD = 1;
 800301e:	4b13      	ldr	r3, [pc, #76]	; (800306c <data_tuningUD+0x104>)
 8003020:	2201      	movs	r2, #1
 8003022:	701a      	strb	r2, [r3, #0]
					*data2 -= add;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	f9b3 3000 	ldrsh.w	r3, [r3]
 800302a:	b29a      	uxth	r2, r3
 800302c:	78fb      	ldrb	r3, [r7, #3]
 800302e:	b29b      	uxth	r3, r3
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	b29b      	uxth	r3, r3
 8003034:	b21a      	sxth	r2, r3
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	801a      	strh	r2, [r3, #0]
			if ( swValTact == SW_UP  ) {
 800303a:	e006      	b.n	800304a <data_tuningUD+0xe2>
				}
			}
		} else {
			pushUD = 0;
 800303c:	4b0b      	ldr	r3, [pc, #44]	; (800306c <data_tuningUD+0x104>)
 800303e:	2200      	movs	r2, #0
 8003040:	701a      	strb	r2, [r3, #0]
			cntSwitchUD = 0;
 8003042:	4b09      	ldr	r3, [pc, #36]	; (8003068 <data_tuningUD+0x100>)
 8003044:	2200      	movs	r2, #0
 8003046:	801a      	strh	r2, [r3, #0]
 8003048:	e000      	b.n	800304c <data_tuningUD+0xe4>
			if ( swValTact == SW_UP  ) {
 800304a:	bf00      	nop
		}
		cntSetup2 = 0;
 800304c:	4b04      	ldr	r3, [pc, #16]	; (8003060 <data_tuningUD+0xf8>)
 800304e:	2200      	movs	r2, #0
 8003050:	801a      	strh	r2, [r3, #0]
	}
}
 8003052:	bf00      	nop
 8003054:	3714      	adds	r7, #20
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr
 800305e:	bf00      	nop
 8003060:	20000634 	.word	0x20000634
 8003064:	20000290 	.word	0x20000290
 8003068:	20000638 	.word	0x20000638
 800306c:	2000063d 	.word	0x2000063d

08003070 <data_tuningLR>:
//      data
//          data:  add: 0:  dir: 0: 1:
//        
///////////////////////////////////////////////////////////////////////////////////////
void data_tuningLR ( void *data, uint8_t add )
{
 8003070:	b480      	push	{r7}
 8003072:	b085      	sub	sp, #20
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	460b      	mov	r3, r1
 800307a:	70fb      	strb	r3, [r7, #3]
	int16_t *data2 = (int16_t*)data;	// short
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	60fb      	str	r3, [r7, #12]

	if ( cntSetup3 >= 50 ) {
 8003080:	4b39      	ldr	r3, [pc, #228]	; (8003168 <data_tuningLR+0xf8>)
 8003082:	881b      	ldrh	r3, [r3, #0]
 8003084:	2b31      	cmp	r3, #49	; 0x31
 8003086:	d968      	bls.n	800315a <data_tuningLR+0xea>
		if ( swValTact == SW_LEFT || swValTact == SW_RIGHT ) {
 8003088:	4b38      	ldr	r3, [pc, #224]	; (800316c <data_tuningLR+0xfc>)
 800308a:	781b      	ldrb	r3, [r3, #0]
 800308c:	2b03      	cmp	r3, #3
 800308e:	d003      	beq.n	8003098 <data_tuningLR+0x28>
 8003090:	4b36      	ldr	r3, [pc, #216]	; (800316c <data_tuningLR+0xfc>)
 8003092:	781b      	ldrb	r3, [r3, #0]
 8003094:	2b04      	cmp	r3, #4
 8003096:	d155      	bne.n	8003144 <data_tuningLR+0xd4>
			cntSwitchLR++; // 
 8003098:	4b35      	ldr	r3, [pc, #212]	; (8003170 <data_tuningLR+0x100>)
 800309a:	881b      	ldrh	r3, [r3, #0]
 800309c:	3301      	adds	r3, #1
 800309e:	b29a      	uxth	r2, r3
 80030a0:	4b33      	ldr	r3, [pc, #204]	; (8003170 <data_tuningLR+0x100>)
 80030a2:	801a      	strh	r2, [r3, #0]
			if ( swValTact == SW_RIGHT  ) {
 80030a4:	4b31      	ldr	r3, [pc, #196]	; (800316c <data_tuningLR+0xfc>)
 80030a6:	781b      	ldrb	r3, [r3, #0]
 80030a8:	2b04      	cmp	r3, #4
 80030aa:	d123      	bne.n	80030f4 <data_tuningLR+0x84>
				// 
				if ( cntSwitchLR >= 20 ) {	// 
 80030ac:	4b30      	ldr	r3, [pc, #192]	; (8003170 <data_tuningLR+0x100>)
 80030ae:	881b      	ldrh	r3, [r3, #0]
 80030b0:	2b13      	cmp	r3, #19
 80030b2:	d90b      	bls.n	80030cc <data_tuningLR+0x5c>
					*data2 += add;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030ba:	b29a      	uxth	r2, r3
 80030bc:	78fb      	ldrb	r3, [r7, #3]
 80030be:	b29b      	uxth	r3, r3
 80030c0:	4413      	add	r3, r2
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	b21a      	sxth	r2, r3
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	801a      	strh	r2, [r3, #0]
			if ( swValTact == SW_RIGHT  ) {
 80030ca:	e042      	b.n	8003152 <data_tuningLR+0xe2>
				} else if (pushLR == 0) {	// 1
 80030cc:	4b29      	ldr	r3, [pc, #164]	; (8003174 <data_tuningLR+0x104>)
 80030ce:	f993 3000 	ldrsb.w	r3, [r3]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d13d      	bne.n	8003152 <data_tuningLR+0xe2>
					pushLR = 1;
 80030d6:	4b27      	ldr	r3, [pc, #156]	; (8003174 <data_tuningLR+0x104>)
 80030d8:	2201      	movs	r2, #1
 80030da:	701a      	strb	r2, [r3, #0]
					*data2 += add;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030e2:	b29a      	uxth	r2, r3
 80030e4:	78fb      	ldrb	r3, [r7, #3]
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	4413      	add	r3, r2
 80030ea:	b29b      	uxth	r3, r3
 80030ec:	b21a      	sxth	r2, r3
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	801a      	strh	r2, [r3, #0]
			if ( swValTact == SW_RIGHT  ) {
 80030f2:	e02e      	b.n	8003152 <data_tuningLR+0xe2>
				}
			} else if ( swValTact == SW_LEFT  ) {
 80030f4:	4b1d      	ldr	r3, [pc, #116]	; (800316c <data_tuningLR+0xfc>)
 80030f6:	781b      	ldrb	r3, [r3, #0]
 80030f8:	2b03      	cmp	r3, #3
 80030fa:	d12a      	bne.n	8003152 <data_tuningLR+0xe2>
				// 
				if ( cntSwitchLR >= 20 ) {	// 
 80030fc:	4b1c      	ldr	r3, [pc, #112]	; (8003170 <data_tuningLR+0x100>)
 80030fe:	881b      	ldrh	r3, [r3, #0]
 8003100:	2b13      	cmp	r3, #19
 8003102:	d90b      	bls.n	800311c <data_tuningLR+0xac>
					*data2 -= add;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	f9b3 3000 	ldrsh.w	r3, [r3]
 800310a:	b29a      	uxth	r2, r3
 800310c:	78fb      	ldrb	r3, [r7, #3]
 800310e:	b29b      	uxth	r3, r3
 8003110:	1ad3      	subs	r3, r2, r3
 8003112:	b29b      	uxth	r3, r3
 8003114:	b21a      	sxth	r2, r3
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	801a      	strh	r2, [r3, #0]
			if ( swValTact == SW_RIGHT  ) {
 800311a:	e01a      	b.n	8003152 <data_tuningLR+0xe2>
				} else if (pushLR == 0) {	// 1
 800311c:	4b15      	ldr	r3, [pc, #84]	; (8003174 <data_tuningLR+0x104>)
 800311e:	f993 3000 	ldrsb.w	r3, [r3]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d115      	bne.n	8003152 <data_tuningLR+0xe2>
					pushLR = 1;
 8003126:	4b13      	ldr	r3, [pc, #76]	; (8003174 <data_tuningLR+0x104>)
 8003128:	2201      	movs	r2, #1
 800312a:	701a      	strb	r2, [r3, #0]
					*data2 -= add;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003132:	b29a      	uxth	r2, r3
 8003134:	78fb      	ldrb	r3, [r7, #3]
 8003136:	b29b      	uxth	r3, r3
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	b29b      	uxth	r3, r3
 800313c:	b21a      	sxth	r2, r3
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	801a      	strh	r2, [r3, #0]
			if ( swValTact == SW_RIGHT  ) {
 8003142:	e006      	b.n	8003152 <data_tuningLR+0xe2>
				}
			}
		} else {
			pushLR = 0;
 8003144:	4b0b      	ldr	r3, [pc, #44]	; (8003174 <data_tuningLR+0x104>)
 8003146:	2200      	movs	r2, #0
 8003148:	701a      	strb	r2, [r3, #0]
			cntSwitchLR = 0;
 800314a:	4b09      	ldr	r3, [pc, #36]	; (8003170 <data_tuningLR+0x100>)
 800314c:	2200      	movs	r2, #0
 800314e:	801a      	strh	r2, [r3, #0]
 8003150:	e000      	b.n	8003154 <data_tuningLR+0xe4>
			if ( swValTact == SW_RIGHT  ) {
 8003152:	bf00      	nop
		}
		cntSetup3 = 0;
 8003154:	4b04      	ldr	r3, [pc, #16]	; (8003168 <data_tuningLR+0xf8>)
 8003156:	2200      	movs	r2, #0
 8003158:	801a      	strh	r2, [r3, #0]
	}
}
 800315a:	bf00      	nop
 800315c:	3714      	adds	r7, #20
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr
 8003166:	bf00      	nop
 8003168:	20000636 	.word	0x20000636
 800316c:	20000290 	.word	0x20000290
 8003170:	2000063a 	.word	0x2000063a
 8003174:	2000063c 	.word	0x2000063c

08003178 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b082      	sub	sp, #8
 800317c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800317e:	2300      	movs	r3, #0
 8003180:	607b      	str	r3, [r7, #4]
 8003182:	4b10      	ldr	r3, [pc, #64]	; (80031c4 <HAL_MspInit+0x4c>)
 8003184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003186:	4a0f      	ldr	r2, [pc, #60]	; (80031c4 <HAL_MspInit+0x4c>)
 8003188:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800318c:	6453      	str	r3, [r2, #68]	; 0x44
 800318e:	4b0d      	ldr	r3, [pc, #52]	; (80031c4 <HAL_MspInit+0x4c>)
 8003190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003192:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003196:	607b      	str	r3, [r7, #4]
 8003198:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800319a:	2300      	movs	r3, #0
 800319c:	603b      	str	r3, [r7, #0]
 800319e:	4b09      	ldr	r3, [pc, #36]	; (80031c4 <HAL_MspInit+0x4c>)
 80031a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a2:	4a08      	ldr	r2, [pc, #32]	; (80031c4 <HAL_MspInit+0x4c>)
 80031a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031a8:	6413      	str	r3, [r2, #64]	; 0x40
 80031aa:	4b06      	ldr	r3, [pc, #24]	; (80031c4 <HAL_MspInit+0x4c>)
 80031ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031b2:	603b      	str	r3, [r7, #0]
 80031b4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80031b6:	2007      	movs	r0, #7
 80031b8:	f001 fad6 	bl	8004768 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80031bc:	bf00      	nop
 80031be:	3708      	adds	r7, #8
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	40023800 	.word	0x40023800

080031c8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b08a      	sub	sp, #40	; 0x28
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031d0:	f107 0314 	add.w	r3, r7, #20
 80031d4:	2200      	movs	r2, #0
 80031d6:	601a      	str	r2, [r3, #0]
 80031d8:	605a      	str	r2, [r3, #4]
 80031da:	609a      	str	r2, [r3, #8]
 80031dc:	60da      	str	r2, [r3, #12]
 80031de:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a3c      	ldr	r2, [pc, #240]	; (80032d8 <HAL_ADC_MspInit+0x110>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d171      	bne.n	80032ce <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80031ea:	2300      	movs	r3, #0
 80031ec:	613b      	str	r3, [r7, #16]
 80031ee:	4b3b      	ldr	r3, [pc, #236]	; (80032dc <HAL_ADC_MspInit+0x114>)
 80031f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031f2:	4a3a      	ldr	r2, [pc, #232]	; (80032dc <HAL_ADC_MspInit+0x114>)
 80031f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031f8:	6453      	str	r3, [r2, #68]	; 0x44
 80031fa:	4b38      	ldr	r3, [pc, #224]	; (80032dc <HAL_ADC_MspInit+0x114>)
 80031fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003202:	613b      	str	r3, [r7, #16]
 8003204:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003206:	2300      	movs	r3, #0
 8003208:	60fb      	str	r3, [r7, #12]
 800320a:	4b34      	ldr	r3, [pc, #208]	; (80032dc <HAL_ADC_MspInit+0x114>)
 800320c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800320e:	4a33      	ldr	r2, [pc, #204]	; (80032dc <HAL_ADC_MspInit+0x114>)
 8003210:	f043 0304 	orr.w	r3, r3, #4
 8003214:	6313      	str	r3, [r2, #48]	; 0x30
 8003216:	4b31      	ldr	r3, [pc, #196]	; (80032dc <HAL_ADC_MspInit+0x114>)
 8003218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800321a:	f003 0304 	and.w	r3, r3, #4
 800321e:	60fb      	str	r3, [r7, #12]
 8003220:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003222:	2300      	movs	r3, #0
 8003224:	60bb      	str	r3, [r7, #8]
 8003226:	4b2d      	ldr	r3, [pc, #180]	; (80032dc <HAL_ADC_MspInit+0x114>)
 8003228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800322a:	4a2c      	ldr	r2, [pc, #176]	; (80032dc <HAL_ADC_MspInit+0x114>)
 800322c:	f043 0301 	orr.w	r3, r3, #1
 8003230:	6313      	str	r3, [r2, #48]	; 0x30
 8003232:	4b2a      	ldr	r3, [pc, #168]	; (80032dc <HAL_ADC_MspInit+0x114>)
 8003234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003236:	f003 0301 	and.w	r3, r3, #1
 800323a:	60bb      	str	r3, [r7, #8]
 800323c:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = SW_5xis_Pin|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800323e:	233f      	movs	r3, #63	; 0x3f
 8003240:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003242:	2303      	movs	r3, #3
 8003244:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003246:	2300      	movs	r3, #0
 8003248:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800324a:	f107 0314 	add.w	r3, r7, #20
 800324e:	4619      	mov	r1, r3
 8003250:	4823      	ldr	r0, [pc, #140]	; (80032e0 <HAL_ADC_MspInit+0x118>)
 8003252:	f001 fe3b 	bl	8004ecc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8003256:	23ff      	movs	r3, #255	; 0xff
 8003258:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800325a:	2303      	movs	r3, #3
 800325c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800325e:	2300      	movs	r3, #0
 8003260:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003262:	f107 0314 	add.w	r3, r7, #20
 8003266:	4619      	mov	r1, r3
 8003268:	481e      	ldr	r0, [pc, #120]	; (80032e4 <HAL_ADC_MspInit+0x11c>)
 800326a:	f001 fe2f 	bl	8004ecc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800326e:	4b1e      	ldr	r3, [pc, #120]	; (80032e8 <HAL_ADC_MspInit+0x120>)
 8003270:	4a1e      	ldr	r2, [pc, #120]	; (80032ec <HAL_ADC_MspInit+0x124>)
 8003272:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003274:	4b1c      	ldr	r3, [pc, #112]	; (80032e8 <HAL_ADC_MspInit+0x120>)
 8003276:	2200      	movs	r2, #0
 8003278:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800327a:	4b1b      	ldr	r3, [pc, #108]	; (80032e8 <HAL_ADC_MspInit+0x120>)
 800327c:	2200      	movs	r2, #0
 800327e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003280:	4b19      	ldr	r3, [pc, #100]	; (80032e8 <HAL_ADC_MspInit+0x120>)
 8003282:	2200      	movs	r2, #0
 8003284:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003286:	4b18      	ldr	r3, [pc, #96]	; (80032e8 <HAL_ADC_MspInit+0x120>)
 8003288:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800328c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800328e:	4b16      	ldr	r3, [pc, #88]	; (80032e8 <HAL_ADC_MspInit+0x120>)
 8003290:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003294:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003296:	4b14      	ldr	r3, [pc, #80]	; (80032e8 <HAL_ADC_MspInit+0x120>)
 8003298:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800329c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800329e:	4b12      	ldr	r3, [pc, #72]	; (80032e8 <HAL_ADC_MspInit+0x120>)
 80032a0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80032a4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80032a6:	4b10      	ldr	r3, [pc, #64]	; (80032e8 <HAL_ADC_MspInit+0x120>)
 80032a8:	2200      	movs	r2, #0
 80032aa:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80032ac:	4b0e      	ldr	r3, [pc, #56]	; (80032e8 <HAL_ADC_MspInit+0x120>)
 80032ae:	2200      	movs	r2, #0
 80032b0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80032b2:	480d      	ldr	r0, [pc, #52]	; (80032e8 <HAL_ADC_MspInit+0x120>)
 80032b4:	f001 fa9a 	bl	80047ec <HAL_DMA_Init>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d001      	beq.n	80032c2 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 80032be:	f7ff fac3 	bl	8002848 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4a08      	ldr	r2, [pc, #32]	; (80032e8 <HAL_ADC_MspInit+0x120>)
 80032c6:	639a      	str	r2, [r3, #56]	; 0x38
 80032c8:	4a07      	ldr	r2, [pc, #28]	; (80032e8 <HAL_ADC_MspInit+0x120>)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80032ce:	bf00      	nop
 80032d0:	3728      	adds	r7, #40	; 0x28
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}
 80032d6:	bf00      	nop
 80032d8:	40012000 	.word	0x40012000
 80032dc:	40023800 	.word	0x40023800
 80032e0:	40020800 	.word	0x40020800
 80032e4:	40020000 	.word	0x40020000
 80032e8:	2000031c 	.word	0x2000031c
 80032ec:	40026410 	.word	0x40026410

080032f0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b08a      	sub	sp, #40	; 0x28
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032f8:	f107 0314 	add.w	r3, r7, #20
 80032fc:	2200      	movs	r2, #0
 80032fe:	601a      	str	r2, [r3, #0]
 8003300:	605a      	str	r2, [r3, #4]
 8003302:	609a      	str	r2, [r3, #8]
 8003304:	60da      	str	r2, [r3, #12]
 8003306:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a19      	ldr	r2, [pc, #100]	; (8003374 <HAL_I2C_MspInit+0x84>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d12c      	bne.n	800336c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003312:	2300      	movs	r3, #0
 8003314:	613b      	str	r3, [r7, #16]
 8003316:	4b18      	ldr	r3, [pc, #96]	; (8003378 <HAL_I2C_MspInit+0x88>)
 8003318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800331a:	4a17      	ldr	r2, [pc, #92]	; (8003378 <HAL_I2C_MspInit+0x88>)
 800331c:	f043 0302 	orr.w	r3, r3, #2
 8003320:	6313      	str	r3, [r2, #48]	; 0x30
 8003322:	4b15      	ldr	r3, [pc, #84]	; (8003378 <HAL_I2C_MspInit+0x88>)
 8003324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003326:	f003 0302 	and.w	r3, r3, #2
 800332a:	613b      	str	r3, [r7, #16]
 800332c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800332e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003332:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003334:	2312      	movs	r3, #18
 8003336:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003338:	2300      	movs	r3, #0
 800333a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800333c:	2303      	movs	r3, #3
 800333e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003340:	2304      	movs	r3, #4
 8003342:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003344:	f107 0314 	add.w	r3, r7, #20
 8003348:	4619      	mov	r1, r3
 800334a:	480c      	ldr	r0, [pc, #48]	; (800337c <HAL_I2C_MspInit+0x8c>)
 800334c:	f001 fdbe 	bl	8004ecc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003350:	2300      	movs	r3, #0
 8003352:	60fb      	str	r3, [r7, #12]
 8003354:	4b08      	ldr	r3, [pc, #32]	; (8003378 <HAL_I2C_MspInit+0x88>)
 8003356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003358:	4a07      	ldr	r2, [pc, #28]	; (8003378 <HAL_I2C_MspInit+0x88>)
 800335a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800335e:	6413      	str	r3, [r2, #64]	; 0x40
 8003360:	4b05      	ldr	r3, [pc, #20]	; (8003378 <HAL_I2C_MspInit+0x88>)
 8003362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003364:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003368:	60fb      	str	r3, [r7, #12]
 800336a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800336c:	bf00      	nop
 800336e:	3728      	adds	r7, #40	; 0x28
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	40005400 	.word	0x40005400
 8003378:	40023800 	.word	0x40023800
 800337c:	40020400 	.word	0x40020400

08003380 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b08c      	sub	sp, #48	; 0x30
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003388:	f107 031c 	add.w	r3, r7, #28
 800338c:	2200      	movs	r2, #0
 800338e:	601a      	str	r2, [r3, #0]
 8003390:	605a      	str	r2, [r3, #4]
 8003392:	609a      	str	r2, [r3, #8]
 8003394:	60da      	str	r2, [r3, #12]
 8003396:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a42      	ldr	r2, [pc, #264]	; (80034a8 <HAL_SPI_MspInit+0x128>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d12d      	bne.n	80033fe <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80033a2:	2300      	movs	r3, #0
 80033a4:	61bb      	str	r3, [r7, #24]
 80033a6:	4b41      	ldr	r3, [pc, #260]	; (80034ac <HAL_SPI_MspInit+0x12c>)
 80033a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033aa:	4a40      	ldr	r2, [pc, #256]	; (80034ac <HAL_SPI_MspInit+0x12c>)
 80033ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033b0:	6413      	str	r3, [r2, #64]	; 0x40
 80033b2:	4b3e      	ldr	r3, [pc, #248]	; (80034ac <HAL_SPI_MspInit+0x12c>)
 80033b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033ba:	61bb      	str	r3, [r7, #24]
 80033bc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033be:	2300      	movs	r3, #0
 80033c0:	617b      	str	r3, [r7, #20]
 80033c2:	4b3a      	ldr	r3, [pc, #232]	; (80034ac <HAL_SPI_MspInit+0x12c>)
 80033c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033c6:	4a39      	ldr	r2, [pc, #228]	; (80034ac <HAL_SPI_MspInit+0x12c>)
 80033c8:	f043 0302 	orr.w	r3, r3, #2
 80033cc:	6313      	str	r3, [r2, #48]	; 0x30
 80033ce:	4b37      	ldr	r3, [pc, #220]	; (80034ac <HAL_SPI_MspInit+0x12c>)
 80033d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d2:	f003 0302 	and.w	r3, r3, #2
 80033d6:	617b      	str	r3, [r7, #20]
 80033d8:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 80033da:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 80033de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033e0:	2302      	movs	r3, #2
 80033e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e4:	2300      	movs	r3, #0
 80033e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033e8:	2303      	movs	r3, #3
 80033ea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80033ec:	2305      	movs	r3, #5
 80033ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033f0:	f107 031c 	add.w	r3, r7, #28
 80033f4:	4619      	mov	r1, r3
 80033f6:	482e      	ldr	r0, [pc, #184]	; (80034b0 <HAL_SPI_MspInit+0x130>)
 80033f8:	f001 fd68 	bl	8004ecc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80033fc:	e04f      	b.n	800349e <HAL_SPI_MspInit+0x11e>
  else if(hspi->Instance==SPI3)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a2c      	ldr	r2, [pc, #176]	; (80034b4 <HAL_SPI_MspInit+0x134>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d14a      	bne.n	800349e <HAL_SPI_MspInit+0x11e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003408:	2300      	movs	r3, #0
 800340a:	613b      	str	r3, [r7, #16]
 800340c:	4b27      	ldr	r3, [pc, #156]	; (80034ac <HAL_SPI_MspInit+0x12c>)
 800340e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003410:	4a26      	ldr	r2, [pc, #152]	; (80034ac <HAL_SPI_MspInit+0x12c>)
 8003412:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003416:	6413      	str	r3, [r2, #64]	; 0x40
 8003418:	4b24      	ldr	r3, [pc, #144]	; (80034ac <HAL_SPI_MspInit+0x12c>)
 800341a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003420:	613b      	str	r3, [r7, #16]
 8003422:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003424:	2300      	movs	r3, #0
 8003426:	60fb      	str	r3, [r7, #12]
 8003428:	4b20      	ldr	r3, [pc, #128]	; (80034ac <HAL_SPI_MspInit+0x12c>)
 800342a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800342c:	4a1f      	ldr	r2, [pc, #124]	; (80034ac <HAL_SPI_MspInit+0x12c>)
 800342e:	f043 0302 	orr.w	r3, r3, #2
 8003432:	6313      	str	r3, [r2, #48]	; 0x30
 8003434:	4b1d      	ldr	r3, [pc, #116]	; (80034ac <HAL_SPI_MspInit+0x12c>)
 8003436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003438:	f003 0302 	and.w	r3, r3, #2
 800343c:	60fb      	str	r3, [r7, #12]
 800343e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003440:	2300      	movs	r3, #0
 8003442:	60bb      	str	r3, [r7, #8]
 8003444:	4b19      	ldr	r3, [pc, #100]	; (80034ac <HAL_SPI_MspInit+0x12c>)
 8003446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003448:	4a18      	ldr	r2, [pc, #96]	; (80034ac <HAL_SPI_MspInit+0x12c>)
 800344a:	f043 0304 	orr.w	r3, r3, #4
 800344e:	6313      	str	r3, [r2, #48]	; 0x30
 8003450:	4b16      	ldr	r3, [pc, #88]	; (80034ac <HAL_SPI_MspInit+0x12c>)
 8003452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003454:	f003 0304 	and.w	r3, r3, #4
 8003458:	60bb      	str	r3, [r7, #8]
 800345a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800345c:	2301      	movs	r3, #1
 800345e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003460:	2302      	movs	r3, #2
 8003462:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003464:	2300      	movs	r3, #0
 8003466:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003468:	2303      	movs	r3, #3
 800346a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 800346c:	2307      	movs	r3, #7
 800346e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003470:	f107 031c 	add.w	r3, r7, #28
 8003474:	4619      	mov	r1, r3
 8003476:	480e      	ldr	r0, [pc, #56]	; (80034b0 <HAL_SPI_MspInit+0x130>)
 8003478:	f001 fd28 	bl	8004ecc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800347c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003480:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003482:	2302      	movs	r3, #2
 8003484:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003486:	2300      	movs	r3, #0
 8003488:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800348a:	2303      	movs	r3, #3
 800348c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800348e:	2306      	movs	r3, #6
 8003490:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003492:	f107 031c 	add.w	r3, r7, #28
 8003496:	4619      	mov	r1, r3
 8003498:	4807      	ldr	r0, [pc, #28]	; (80034b8 <HAL_SPI_MspInit+0x138>)
 800349a:	f001 fd17 	bl	8004ecc <HAL_GPIO_Init>
}
 800349e:	bf00      	nop
 80034a0:	3730      	adds	r7, #48	; 0x30
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	40003800 	.word	0x40003800
 80034ac:	40023800 	.word	0x40023800
 80034b0:	40020400 	.word	0x40020400
 80034b4:	40003c00 	.word	0x40003c00
 80034b8:	40020800 	.word	0x40020800

080034bc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80034bc:	b480      	push	{r7}
 80034be:	b085      	sub	sp, #20
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a15      	ldr	r2, [pc, #84]	; (8003520 <HAL_TIM_PWM_MspInit+0x64>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d10e      	bne.n	80034ec <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80034ce:	2300      	movs	r3, #0
 80034d0:	60fb      	str	r3, [r7, #12]
 80034d2:	4b14      	ldr	r3, [pc, #80]	; (8003524 <HAL_TIM_PWM_MspInit+0x68>)
 80034d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034d6:	4a13      	ldr	r2, [pc, #76]	; (8003524 <HAL_TIM_PWM_MspInit+0x68>)
 80034d8:	f043 0301 	orr.w	r3, r3, #1
 80034dc:	6453      	str	r3, [r2, #68]	; 0x44
 80034de:	4b11      	ldr	r3, [pc, #68]	; (8003524 <HAL_TIM_PWM_MspInit+0x68>)
 80034e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034e2:	f003 0301 	and.w	r3, r3, #1
 80034e6:	60fb      	str	r3, [r7, #12]
 80034e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80034ea:	e012      	b.n	8003512 <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM2)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034f4:	d10d      	bne.n	8003512 <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80034f6:	2300      	movs	r3, #0
 80034f8:	60bb      	str	r3, [r7, #8]
 80034fa:	4b0a      	ldr	r3, [pc, #40]	; (8003524 <HAL_TIM_PWM_MspInit+0x68>)
 80034fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034fe:	4a09      	ldr	r2, [pc, #36]	; (8003524 <HAL_TIM_PWM_MspInit+0x68>)
 8003500:	f043 0301 	orr.w	r3, r3, #1
 8003504:	6413      	str	r3, [r2, #64]	; 0x40
 8003506:	4b07      	ldr	r3, [pc, #28]	; (8003524 <HAL_TIM_PWM_MspInit+0x68>)
 8003508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350a:	f003 0301 	and.w	r3, r3, #1
 800350e:	60bb      	str	r3, [r7, #8]
 8003510:	68bb      	ldr	r3, [r7, #8]
}
 8003512:	bf00      	nop
 8003514:	3714      	adds	r7, #20
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop
 8003520:	40010000 	.word	0x40010000
 8003524:	40023800 	.word	0x40023800

08003528 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b08c      	sub	sp, #48	; 0x30
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003530:	f107 031c 	add.w	r3, r7, #28
 8003534:	2200      	movs	r2, #0
 8003536:	601a      	str	r2, [r3, #0]
 8003538:	605a      	str	r2, [r3, #4]
 800353a:	609a      	str	r2, [r3, #8]
 800353c:	60da      	str	r2, [r3, #12]
 800353e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a32      	ldr	r2, [pc, #200]	; (8003610 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d12c      	bne.n	80035a4 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800354a:	2300      	movs	r3, #0
 800354c:	61bb      	str	r3, [r7, #24]
 800354e:	4b31      	ldr	r3, [pc, #196]	; (8003614 <HAL_TIM_Encoder_MspInit+0xec>)
 8003550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003552:	4a30      	ldr	r2, [pc, #192]	; (8003614 <HAL_TIM_Encoder_MspInit+0xec>)
 8003554:	f043 0302 	orr.w	r3, r3, #2
 8003558:	6413      	str	r3, [r2, #64]	; 0x40
 800355a:	4b2e      	ldr	r3, [pc, #184]	; (8003614 <HAL_TIM_Encoder_MspInit+0xec>)
 800355c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355e:	f003 0302 	and.w	r3, r3, #2
 8003562:	61bb      	str	r3, [r7, #24]
 8003564:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003566:	2300      	movs	r3, #0
 8003568:	617b      	str	r3, [r7, #20]
 800356a:	4b2a      	ldr	r3, [pc, #168]	; (8003614 <HAL_TIM_Encoder_MspInit+0xec>)
 800356c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800356e:	4a29      	ldr	r2, [pc, #164]	; (8003614 <HAL_TIM_Encoder_MspInit+0xec>)
 8003570:	f043 0304 	orr.w	r3, r3, #4
 8003574:	6313      	str	r3, [r2, #48]	; 0x30
 8003576:	4b27      	ldr	r3, [pc, #156]	; (8003614 <HAL_TIM_Encoder_MspInit+0xec>)
 8003578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800357a:	f003 0304 	and.w	r3, r3, #4
 800357e:	617b      	str	r3, [r7, #20]
 8003580:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003582:	23c0      	movs	r3, #192	; 0xc0
 8003584:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003586:	2302      	movs	r3, #2
 8003588:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800358a:	2300      	movs	r3, #0
 800358c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800358e:	2300      	movs	r3, #0
 8003590:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003592:	2302      	movs	r3, #2
 8003594:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003596:	f107 031c 	add.w	r3, r7, #28
 800359a:	4619      	mov	r1, r3
 800359c:	481e      	ldr	r0, [pc, #120]	; (8003618 <HAL_TIM_Encoder_MspInit+0xf0>)
 800359e:	f001 fc95 	bl	8004ecc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80035a2:	e030      	b.n	8003606 <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a1c      	ldr	r2, [pc, #112]	; (800361c <HAL_TIM_Encoder_MspInit+0xf4>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d12b      	bne.n	8003606 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80035ae:	2300      	movs	r3, #0
 80035b0:	613b      	str	r3, [r7, #16]
 80035b2:	4b18      	ldr	r3, [pc, #96]	; (8003614 <HAL_TIM_Encoder_MspInit+0xec>)
 80035b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b6:	4a17      	ldr	r2, [pc, #92]	; (8003614 <HAL_TIM_Encoder_MspInit+0xec>)
 80035b8:	f043 0304 	orr.w	r3, r3, #4
 80035bc:	6413      	str	r3, [r2, #64]	; 0x40
 80035be:	4b15      	ldr	r3, [pc, #84]	; (8003614 <HAL_TIM_Encoder_MspInit+0xec>)
 80035c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c2:	f003 0304 	and.w	r3, r3, #4
 80035c6:	613b      	str	r3, [r7, #16]
 80035c8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035ca:	2300      	movs	r3, #0
 80035cc:	60fb      	str	r3, [r7, #12]
 80035ce:	4b11      	ldr	r3, [pc, #68]	; (8003614 <HAL_TIM_Encoder_MspInit+0xec>)
 80035d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d2:	4a10      	ldr	r2, [pc, #64]	; (8003614 <HAL_TIM_Encoder_MspInit+0xec>)
 80035d4:	f043 0302 	orr.w	r3, r3, #2
 80035d8:	6313      	str	r3, [r2, #48]	; 0x30
 80035da:	4b0e      	ldr	r3, [pc, #56]	; (8003614 <HAL_TIM_Encoder_MspInit+0xec>)
 80035dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035de:	f003 0302 	and.w	r3, r3, #2
 80035e2:	60fb      	str	r3, [r7, #12]
 80035e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80035e6:	23c0      	movs	r3, #192	; 0xc0
 80035e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035ea:	2302      	movs	r3, #2
 80035ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ee:	2300      	movs	r3, #0
 80035f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035f2:	2300      	movs	r3, #0
 80035f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80035f6:	2302      	movs	r3, #2
 80035f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035fa:	f107 031c 	add.w	r3, r7, #28
 80035fe:	4619      	mov	r1, r3
 8003600:	4807      	ldr	r0, [pc, #28]	; (8003620 <HAL_TIM_Encoder_MspInit+0xf8>)
 8003602:	f001 fc63 	bl	8004ecc <HAL_GPIO_Init>
}
 8003606:	bf00      	nop
 8003608:	3730      	adds	r7, #48	; 0x30
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	40000400 	.word	0x40000400
 8003614:	40023800 	.word	0x40023800
 8003618:	40020800 	.word	0x40020800
 800361c:	40000800 	.word	0x40000800
 8003620:	40020400 	.word	0x40020400

08003624 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b084      	sub	sp, #16
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a0e      	ldr	r2, [pc, #56]	; (800366c <HAL_TIM_Base_MspInit+0x48>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d115      	bne.n	8003662 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003636:	2300      	movs	r3, #0
 8003638:	60fb      	str	r3, [r7, #12]
 800363a:	4b0d      	ldr	r3, [pc, #52]	; (8003670 <HAL_TIM_Base_MspInit+0x4c>)
 800363c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363e:	4a0c      	ldr	r2, [pc, #48]	; (8003670 <HAL_TIM_Base_MspInit+0x4c>)
 8003640:	f043 0310 	orr.w	r3, r3, #16
 8003644:	6413      	str	r3, [r2, #64]	; 0x40
 8003646:	4b0a      	ldr	r3, [pc, #40]	; (8003670 <HAL_TIM_Base_MspInit+0x4c>)
 8003648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800364a:	f003 0310 	and.w	r3, r3, #16
 800364e:	60fb      	str	r3, [r7, #12]
 8003650:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003652:	2200      	movs	r2, #0
 8003654:	2100      	movs	r1, #0
 8003656:	2036      	movs	r0, #54	; 0x36
 8003658:	f001 f891 	bl	800477e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800365c:	2036      	movs	r0, #54	; 0x36
 800365e:	f001 f8aa 	bl	80047b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8003662:	bf00      	nop
 8003664:	3710      	adds	r7, #16
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
 800366a:	bf00      	nop
 800366c:	40001000 	.word	0x40001000
 8003670:	40023800 	.word	0x40023800

08003674 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b08a      	sub	sp, #40	; 0x28
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800367c:	f107 0314 	add.w	r3, r7, #20
 8003680:	2200      	movs	r2, #0
 8003682:	601a      	str	r2, [r3, #0]
 8003684:	605a      	str	r2, [r3, #4]
 8003686:	609a      	str	r2, [r3, #8]
 8003688:	60da      	str	r2, [r3, #12]
 800368a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a25      	ldr	r2, [pc, #148]	; (8003728 <HAL_TIM_MspPostInit+0xb4>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d11f      	bne.n	80036d6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003696:	2300      	movs	r3, #0
 8003698:	613b      	str	r3, [r7, #16]
 800369a:	4b24      	ldr	r3, [pc, #144]	; (800372c <HAL_TIM_MspPostInit+0xb8>)
 800369c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800369e:	4a23      	ldr	r2, [pc, #140]	; (800372c <HAL_TIM_MspPostInit+0xb8>)
 80036a0:	f043 0301 	orr.w	r3, r3, #1
 80036a4:	6313      	str	r3, [r2, #48]	; 0x30
 80036a6:	4b21      	ldr	r3, [pc, #132]	; (800372c <HAL_TIM_MspPostInit+0xb8>)
 80036a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036aa:	f003 0301 	and.w	r3, r3, #1
 80036ae:	613b      	str	r3, [r7, #16]
 80036b0:	693b      	ldr	r3, [r7, #16]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80036b2:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80036b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036b8:	2302      	movs	r3, #2
 80036ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036bc:	2300      	movs	r3, #0
 80036be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036c0:	2300      	movs	r3, #0
 80036c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80036c4:	2301      	movs	r3, #1
 80036c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036c8:	f107 0314 	add.w	r3, r7, #20
 80036cc:	4619      	mov	r1, r3
 80036ce:	4818      	ldr	r0, [pc, #96]	; (8003730 <HAL_TIM_MspPostInit+0xbc>)
 80036d0:	f001 fbfc 	bl	8004ecc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80036d4:	e023      	b.n	800371e <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM2)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036de:	d11e      	bne.n	800371e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036e0:	2300      	movs	r3, #0
 80036e2:	60fb      	str	r3, [r7, #12]
 80036e4:	4b11      	ldr	r3, [pc, #68]	; (800372c <HAL_TIM_MspPostInit+0xb8>)
 80036e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e8:	4a10      	ldr	r2, [pc, #64]	; (800372c <HAL_TIM_MspPostInit+0xb8>)
 80036ea:	f043 0301 	orr.w	r3, r3, #1
 80036ee:	6313      	str	r3, [r2, #48]	; 0x30
 80036f0:	4b0e      	ldr	r3, [pc, #56]	; (800372c <HAL_TIM_MspPostInit+0xb8>)
 80036f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036f4:	f003 0301 	and.w	r3, r3, #1
 80036f8:	60fb      	str	r3, [r7, #12]
 80036fa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80036fc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003700:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003702:	2302      	movs	r3, #2
 8003704:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003706:	2300      	movs	r3, #0
 8003708:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800370a:	2300      	movs	r3, #0
 800370c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800370e:	2301      	movs	r3, #1
 8003710:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003712:	f107 0314 	add.w	r3, r7, #20
 8003716:	4619      	mov	r1, r3
 8003718:	4805      	ldr	r0, [pc, #20]	; (8003730 <HAL_TIM_MspPostInit+0xbc>)
 800371a:	f001 fbd7 	bl	8004ecc <HAL_GPIO_Init>
}
 800371e:	bf00      	nop
 8003720:	3728      	adds	r7, #40	; 0x28
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	40010000 	.word	0x40010000
 800372c:	40023800 	.word	0x40023800
 8003730:	40020000 	.word	0x40020000

08003734 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b08a      	sub	sp, #40	; 0x28
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800373c:	f107 0314 	add.w	r3, r7, #20
 8003740:	2200      	movs	r2, #0
 8003742:	601a      	str	r2, [r3, #0]
 8003744:	605a      	str	r2, [r3, #4]
 8003746:	609a      	str	r2, [r3, #8]
 8003748:	60da      	str	r2, [r3, #12]
 800374a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a28      	ldr	r2, [pc, #160]	; (80037f4 <HAL_UART_MspInit+0xc0>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d14a      	bne.n	80037ec <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8003756:	2300      	movs	r3, #0
 8003758:	613b      	str	r3, [r7, #16]
 800375a:	4b27      	ldr	r3, [pc, #156]	; (80037f8 <HAL_UART_MspInit+0xc4>)
 800375c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800375e:	4a26      	ldr	r2, [pc, #152]	; (80037f8 <HAL_UART_MspInit+0xc4>)
 8003760:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003764:	6413      	str	r3, [r2, #64]	; 0x40
 8003766:	4b24      	ldr	r3, [pc, #144]	; (80037f8 <HAL_UART_MspInit+0xc4>)
 8003768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800376e:	613b      	str	r3, [r7, #16]
 8003770:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003772:	2300      	movs	r3, #0
 8003774:	60fb      	str	r3, [r7, #12]
 8003776:	4b20      	ldr	r3, [pc, #128]	; (80037f8 <HAL_UART_MspInit+0xc4>)
 8003778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800377a:	4a1f      	ldr	r2, [pc, #124]	; (80037f8 <HAL_UART_MspInit+0xc4>)
 800377c:	f043 0304 	orr.w	r3, r3, #4
 8003780:	6313      	str	r3, [r2, #48]	; 0x30
 8003782:	4b1d      	ldr	r3, [pc, #116]	; (80037f8 <HAL_UART_MspInit+0xc4>)
 8003784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003786:	f003 0304 	and.w	r3, r3, #4
 800378a:	60fb      	str	r3, [r7, #12]
 800378c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800378e:	2300      	movs	r3, #0
 8003790:	60bb      	str	r3, [r7, #8]
 8003792:	4b19      	ldr	r3, [pc, #100]	; (80037f8 <HAL_UART_MspInit+0xc4>)
 8003794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003796:	4a18      	ldr	r2, [pc, #96]	; (80037f8 <HAL_UART_MspInit+0xc4>)
 8003798:	f043 0308 	orr.w	r3, r3, #8
 800379c:	6313      	str	r3, [r2, #48]	; 0x30
 800379e:	4b16      	ldr	r3, [pc, #88]	; (80037f8 <HAL_UART_MspInit+0xc4>)
 80037a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037a2:	f003 0308 	and.w	r3, r3, #8
 80037a6:	60bb      	str	r3, [r7, #8]
 80037a8:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80037aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80037ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037b0:	2302      	movs	r3, #2
 80037b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037b4:	2300      	movs	r3, #0
 80037b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037b8:	2303      	movs	r3, #3
 80037ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80037bc:	2308      	movs	r3, #8
 80037be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037c0:	f107 0314 	add.w	r3, r7, #20
 80037c4:	4619      	mov	r1, r3
 80037c6:	480d      	ldr	r0, [pc, #52]	; (80037fc <HAL_UART_MspInit+0xc8>)
 80037c8:	f001 fb80 	bl	8004ecc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80037cc:	2304      	movs	r3, #4
 80037ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037d0:	2302      	movs	r3, #2
 80037d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037d4:	2300      	movs	r3, #0
 80037d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037d8:	2303      	movs	r3, #3
 80037da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80037dc:	2308      	movs	r3, #8
 80037de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80037e0:	f107 0314 	add.w	r3, r7, #20
 80037e4:	4619      	mov	r1, r3
 80037e6:	4806      	ldr	r0, [pc, #24]	; (8003800 <HAL_UART_MspInit+0xcc>)
 80037e8:	f001 fb70 	bl	8004ecc <HAL_GPIO_Init>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 80037ec:	bf00      	nop
 80037ee:	3728      	adds	r7, #40	; 0x28
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}
 80037f4:	40005000 	.word	0x40005000
 80037f8:	40023800 	.word	0x40023800
 80037fc:	40020800 	.word	0x40020800
 8003800:	40020c00 	.word	0x40020c00

08003804 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003804:	b480      	push	{r7}
 8003806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003808:	e7fe      	b.n	8003808 <NMI_Handler+0x4>

0800380a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800380a:	b480      	push	{r7}
 800380c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800380e:	e7fe      	b.n	800380e <HardFault_Handler+0x4>

08003810 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003810:	b480      	push	{r7}
 8003812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003814:	e7fe      	b.n	8003814 <MemManage_Handler+0x4>

08003816 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003816:	b480      	push	{r7}
 8003818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800381a:	e7fe      	b.n	800381a <BusFault_Handler+0x4>

0800381c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800381c:	b480      	push	{r7}
 800381e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003820:	e7fe      	b.n	8003820 <UsageFault_Handler+0x4>

08003822 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003822:	b480      	push	{r7}
 8003824:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003826:	bf00      	nop
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr

08003830 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003830:	b480      	push	{r7}
 8003832:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003834:	bf00      	nop
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr

0800383e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800383e:	b480      	push	{r7}
 8003840:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003842:	bf00      	nop
 8003844:	46bd      	mov	sp, r7
 8003846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384a:	4770      	bx	lr

0800384c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003850:	f000 fa5e 	bl	8003d10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003854:	bf00      	nop
 8003856:	bd80      	pop	{r7, pc}

08003858 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800385c:	4802      	ldr	r0, [pc, #8]	; (8003868 <TIM6_DAC_IRQHandler+0x10>)
 800385e:	f003 fdd7 	bl	8007410 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003862:	bf00      	nop
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	200005a0 	.word	0x200005a0

0800386c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003870:	4802      	ldr	r0, [pc, #8]	; (800387c <DMA2_Stream0_IRQHandler+0x10>)
 8003872:	f001 f8c1 	bl	80049f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003876:	bf00      	nop
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	2000031c 	.word	0x2000031c

08003880 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003880:	b480      	push	{r7}
 8003882:	af00      	add	r7, sp, #0
	return 1;
 8003884:	2301      	movs	r3, #1
}
 8003886:	4618      	mov	r0, r3
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr

08003890 <_kill>:

int _kill(int pid, int sig)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800389a:	f004 fdc5 	bl	8008428 <__errno>
 800389e:	4603      	mov	r3, r0
 80038a0:	2216      	movs	r2, #22
 80038a2:	601a      	str	r2, [r3, #0]
	return -1;
 80038a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	3708      	adds	r7, #8
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}

080038b0 <_exit>:

void _exit (int status)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80038b8:	f04f 31ff 	mov.w	r1, #4294967295
 80038bc:	6878      	ldr	r0, [r7, #4]
 80038be:	f7ff ffe7 	bl	8003890 <_kill>
	while (1) {}		/* Make sure we hang here */
 80038c2:	e7fe      	b.n	80038c2 <_exit+0x12>

080038c4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b086      	sub	sp, #24
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	60f8      	str	r0, [r7, #12]
 80038cc:	60b9      	str	r1, [r7, #8]
 80038ce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038d0:	2300      	movs	r3, #0
 80038d2:	617b      	str	r3, [r7, #20]
 80038d4:	e00a      	b.n	80038ec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80038d6:	f3af 8000 	nop.w
 80038da:	4601      	mov	r1, r0
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	1c5a      	adds	r2, r3, #1
 80038e0:	60ba      	str	r2, [r7, #8]
 80038e2:	b2ca      	uxtb	r2, r1
 80038e4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	3301      	adds	r3, #1
 80038ea:	617b      	str	r3, [r7, #20]
 80038ec:	697a      	ldr	r2, [r7, #20]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	429a      	cmp	r2, r3
 80038f2:	dbf0      	blt.n	80038d6 <_read+0x12>
	}

return len;
 80038f4:	687b      	ldr	r3, [r7, #4]
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3718      	adds	r7, #24
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}

080038fe <_close>:
	}
	return len;
}

int _close(int file)
{
 80038fe:	b480      	push	{r7}
 8003900:	b083      	sub	sp, #12
 8003902:	af00      	add	r7, sp, #0
 8003904:	6078      	str	r0, [r7, #4]
	return -1;
 8003906:	f04f 33ff 	mov.w	r3, #4294967295
}
 800390a:	4618      	mov	r0, r3
 800390c:	370c      	adds	r7, #12
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr

08003916 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003916:	b480      	push	{r7}
 8003918:	b083      	sub	sp, #12
 800391a:	af00      	add	r7, sp, #0
 800391c:	6078      	str	r0, [r7, #4]
 800391e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003926:	605a      	str	r2, [r3, #4]
	return 0;
 8003928:	2300      	movs	r3, #0
}
 800392a:	4618      	mov	r0, r3
 800392c:	370c      	adds	r7, #12
 800392e:	46bd      	mov	sp, r7
 8003930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003934:	4770      	bx	lr

08003936 <_isatty>:

int _isatty(int file)
{
 8003936:	b480      	push	{r7}
 8003938:	b083      	sub	sp, #12
 800393a:	af00      	add	r7, sp, #0
 800393c:	6078      	str	r0, [r7, #4]
	return 1;
 800393e:	2301      	movs	r3, #1
}
 8003940:	4618      	mov	r0, r3
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800394c:	b480      	push	{r7}
 800394e:	b085      	sub	sp, #20
 8003950:	af00      	add	r7, sp, #0
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	607a      	str	r2, [r7, #4]
	return 0;
 8003958:	2300      	movs	r3, #0
}
 800395a:	4618      	mov	r0, r3
 800395c:	3714      	adds	r7, #20
 800395e:	46bd      	mov	sp, r7
 8003960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003964:	4770      	bx	lr
	...

08003968 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b086      	sub	sp, #24
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003970:	4a14      	ldr	r2, [pc, #80]	; (80039c4 <_sbrk+0x5c>)
 8003972:	4b15      	ldr	r3, [pc, #84]	; (80039c8 <_sbrk+0x60>)
 8003974:	1ad3      	subs	r3, r2, r3
 8003976:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800397c:	4b13      	ldr	r3, [pc, #76]	; (80039cc <_sbrk+0x64>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d102      	bne.n	800398a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003984:	4b11      	ldr	r3, [pc, #68]	; (80039cc <_sbrk+0x64>)
 8003986:	4a12      	ldr	r2, [pc, #72]	; (80039d0 <_sbrk+0x68>)
 8003988:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800398a:	4b10      	ldr	r3, [pc, #64]	; (80039cc <_sbrk+0x64>)
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4413      	add	r3, r2
 8003992:	693a      	ldr	r2, [r7, #16]
 8003994:	429a      	cmp	r2, r3
 8003996:	d207      	bcs.n	80039a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003998:	f004 fd46 	bl	8008428 <__errno>
 800399c:	4603      	mov	r3, r0
 800399e:	220c      	movs	r2, #12
 80039a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80039a2:	f04f 33ff 	mov.w	r3, #4294967295
 80039a6:	e009      	b.n	80039bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80039a8:	4b08      	ldr	r3, [pc, #32]	; (80039cc <_sbrk+0x64>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80039ae:	4b07      	ldr	r3, [pc, #28]	; (80039cc <_sbrk+0x64>)
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4413      	add	r3, r2
 80039b6:	4a05      	ldr	r2, [pc, #20]	; (80039cc <_sbrk+0x64>)
 80039b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80039ba:	68fb      	ldr	r3, [r7, #12]
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3718      	adds	r7, #24
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	20020000 	.word	0x20020000
 80039c8:	00000400 	.word	0x00000400
 80039cc:	20000644 	.word	0x20000644
 80039d0:	20000678 	.word	0x20000678

080039d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80039d4:	b480      	push	{r7}
 80039d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80039d8:	4b06      	ldr	r3, [pc, #24]	; (80039f4 <SystemInit+0x20>)
 80039da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039de:	4a05      	ldr	r2, [pc, #20]	; (80039f4 <SystemInit+0x20>)
 80039e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80039e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80039e8:	bf00      	nop
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop
 80039f4:	e000ed00 	.word	0xe000ed00

080039f8 <HAL_TIM_PeriodElapsedCallback>:
//      (1ms)
//          
//        
/////////////////////////////////////////////////////////////////////
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
	cnt1++;
 8003a00:	4b1d      	ldr	r3, [pc, #116]	; (8003a78 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	3301      	adds	r3, #1
 8003a06:	4a1c      	ldr	r2, [pc, #112]	; (8003a78 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8003a08:	6013      	str	r3, [r2, #0]
    cntSW++;
 8003a0a:	4b1c      	ldr	r3, [pc, #112]	; (8003a7c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8003a0c:	881b      	ldrh	r3, [r3, #0]
 8003a0e:	3301      	adds	r3, #1
 8003a10:	b29a      	uxth	r2, r3
 8003a12:	4b1a      	ldr	r3, [pc, #104]	; (8003a7c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8003a14:	801a      	strh	r2, [r3, #0]
    cntSetup1++;
 8003a16:	4b1a      	ldr	r3, [pc, #104]	; (8003a80 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8003a18:	881b      	ldrh	r3, [r3, #0]
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	b29a      	uxth	r2, r3
 8003a1e:	4b18      	ldr	r3, [pc, #96]	; (8003a80 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8003a20:	801a      	strh	r2, [r3, #0]
    cntSetup2++;
 8003a22:	4b18      	ldr	r3, [pc, #96]	; (8003a84 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003a24:	881b      	ldrh	r3, [r3, #0]
 8003a26:	3301      	adds	r3, #1
 8003a28:	b29a      	uxth	r2, r3
 8003a2a:	4b16      	ldr	r3, [pc, #88]	; (8003a84 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003a2c:	801a      	strh	r2, [r3, #0]
    cntSetup3++;
 8003a2e:	4b16      	ldr	r3, [pc, #88]	; (8003a88 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8003a30:	881b      	ldrh	r3, [r3, #0]
 8003a32:	3301      	adds	r3, #1
 8003a34:	b29a      	uxth	r2, r3
 8003a36:	4b14      	ldr	r3, [pc, #80]	; (8003a88 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8003a38:	801a      	strh	r2, [r3, #0]

    // 
    if (cntSW >= 100) {
 8003a3a:	4b10      	ldr	r3, [pc, #64]	; (8003a7c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8003a3c:	881b      	ldrh	r3, [r3, #0]
 8003a3e:	2b63      	cmp	r3, #99	; 0x63
 8003a40:	d90e      	bls.n	8003a60 <HAL_TIM_PeriodElapsedCallback+0x68>
        swValTact = getSWtact();
 8003a42:	f7fd fdd1 	bl	80015e8 <getSWtact>
 8003a46:	4603      	mov	r3, r0
 8003a48:	461a      	mov	r2, r3
 8003a4a:	4b10      	ldr	r3, [pc, #64]	; (8003a8c <HAL_TIM_PeriodElapsedCallback+0x94>)
 8003a4c:	701a      	strb	r2, [r3, #0]
        swValRotary = getSWrotary();
 8003a4e:	f7fd fcfb 	bl	8001448 <getSWrotary>
 8003a52:	4603      	mov	r3, r0
 8003a54:	461a      	mov	r2, r3
 8003a56:	4b0e      	ldr	r3, [pc, #56]	; (8003a90 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8003a58:	701a      	strb	r2, [r3, #0]
        cntSW = 0;
 8003a5a:	4b08      	ldr	r3, [pc, #32]	; (8003a7c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	801a      	strh	r2, [r3, #0]
        //         analog[11]);

	//  }
    
    // LCD
    lcdShowProcess();
 8003a60:	f7fd fb8c 	bl	800117c <lcdShowProcess>
    // Encoder
    getEncoder();
 8003a64:	f000 f816 	bl	8003a94 <getEncoder>
    // PWM
    motorControlTrace();
 8003a68:	f7fd fe32 	bl	80016d0 <motorControlTrace>
    motorControlSpeed();
 8003a6c:	f7fd fee8 	bl	8001840 <motorControlSpeed>

}
 8003a70:	bf00      	nop
 8003a72:	3708      	adds	r7, #8
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}
 8003a78:	20000648 	.word	0x20000648
 8003a7c:	20000292 	.word	0x20000292
 8003a80:	20000632 	.word	0x20000632
 8003a84:	20000634 	.word	0x20000634
 8003a88:	20000636 	.word	0x20000636
 8003a8c:	20000290 	.word	0x20000290
 8003a90:	20000291 	.word	0x20000291

08003a94 <getEncoder>:
//  getEncoder
//      1ms
//          
//        
/////////////////////////////////////////////////////////////////////
void getEncoder(void) {
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
    uint16_t encRawR, encRawL;

    // 
    encRawR = TIM4 -> CNT;
 8003a9a:	4b25      	ldr	r3, [pc, #148]	; (8003b30 <getEncoder+0x9c>)
 8003a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a9e:	80fb      	strh	r3, [r7, #6]
	encRawL = TIM3 -> CNT;
 8003aa0:	4b24      	ldr	r3, [pc, #144]	; (8003b34 <getEncoder+0xa0>)
 8003aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa4:	80bb      	strh	r3, [r7, #4]

    // 1ms
    encR = encBufR - encRawR;
 8003aa6:	4b24      	ldr	r3, [pc, #144]	; (8003b38 <getEncoder+0xa4>)
 8003aa8:	881a      	ldrh	r2, [r3, #0]
 8003aaa:	88fb      	ldrh	r3, [r7, #6]
 8003aac:	1ad3      	subs	r3, r2, r3
 8003aae:	b29b      	uxth	r3, r3
 8003ab0:	b21a      	sxth	r2, r3
 8003ab2:	4b22      	ldr	r3, [pc, #136]	; (8003b3c <getEncoder+0xa8>)
 8003ab4:	801a      	strh	r2, [r3, #0]
    encL = encBufL - encRawL;
 8003ab6:	4b22      	ldr	r3, [pc, #136]	; (8003b40 <getEncoder+0xac>)
 8003ab8:	881a      	ldrh	r2, [r3, #0]
 8003aba:	88bb      	ldrh	r3, [r7, #4]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	b21a      	sxth	r2, r3
 8003ac2:	4b20      	ldr	r3, [pc, #128]	; (8003b44 <getEncoder+0xb0>)
 8003ac4:	801a      	strh	r2, [r3, #0]
    encN = (encR + encL ) / 2;
 8003ac6:	4b1d      	ldr	r3, [pc, #116]	; (8003b3c <getEncoder+0xa8>)
 8003ac8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003acc:	461a      	mov	r2, r3
 8003ace:	4b1d      	ldr	r3, [pc, #116]	; (8003b44 <getEncoder+0xb0>)
 8003ad0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003ad4:	4413      	add	r3, r2
 8003ad6:	0fda      	lsrs	r2, r3, #31
 8003ad8:	4413      	add	r3, r2
 8003ada:	105b      	asrs	r3, r3, #1
 8003adc:	b21a      	sxth	r2, r3
 8003ade:	4b1a      	ldr	r3, [pc, #104]	; (8003b48 <getEncoder+0xb4>)
 8003ae0:	801a      	strh	r2, [r3, #0]

    // ()
    encTotalR += encR;
 8003ae2:	4b16      	ldr	r3, [pc, #88]	; (8003b3c <getEncoder+0xa8>)
 8003ae4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003ae8:	461a      	mov	r2, r3
 8003aea:	4b18      	ldr	r3, [pc, #96]	; (8003b4c <getEncoder+0xb8>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4413      	add	r3, r2
 8003af0:	4a16      	ldr	r2, [pc, #88]	; (8003b4c <getEncoder+0xb8>)
 8003af2:	6013      	str	r3, [r2, #0]
    encTotalL += encL;
 8003af4:	4b13      	ldr	r3, [pc, #76]	; (8003b44 <getEncoder+0xb0>)
 8003af6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003afa:	461a      	mov	r2, r3
 8003afc:	4b14      	ldr	r3, [pc, #80]	; (8003b50 <getEncoder+0xbc>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4413      	add	r3, r2
 8003b02:	4a13      	ldr	r2, [pc, #76]	; (8003b50 <getEncoder+0xbc>)
 8003b04:	6013      	str	r3, [r2, #0]
    encTotalN += encN;
 8003b06:	4b10      	ldr	r3, [pc, #64]	; (8003b48 <getEncoder+0xb4>)
 8003b08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	4b11      	ldr	r3, [pc, #68]	; (8003b54 <getEncoder+0xc0>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4413      	add	r3, r2
 8003b14:	4a0f      	ldr	r2, [pc, #60]	; (8003b54 <getEncoder+0xc0>)
 8003b16:	6013      	str	r3, [r2, #0]

    // 
    encBufR = encRawR;
 8003b18:	4a07      	ldr	r2, [pc, #28]	; (8003b38 <getEncoder+0xa4>)
 8003b1a:	88fb      	ldrh	r3, [r7, #6]
 8003b1c:	8013      	strh	r3, [r2, #0]
    encBufL = encRawL;
 8003b1e:	4a08      	ldr	r2, [pc, #32]	; (8003b40 <getEncoder+0xac>)
 8003b20:	88bb      	ldrh	r3, [r7, #4]
 8003b22:	8013      	strh	r3, [r2, #0]
}
 8003b24:	bf00      	nop
 8003b26:	370c      	adds	r7, #12
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr
 8003b30:	40000800 	.word	0x40000800
 8003b34:	40000400 	.word	0x40000400
 8003b38:	2000064c 	.word	0x2000064c
 8003b3c:	20000650 	.word	0x20000650
 8003b40:	2000064e 	.word	0x2000064e
 8003b44:	20000652 	.word	0x20000652
 8003b48:	20000654 	.word	0x20000654
 8003b4c:	20000658 	.word	0x20000658
 8003b50:	2000065c 	.word	0x2000065c
 8003b54:	20000660 	.word	0x20000660

08003b58 <motorPwmOut>:
//  getEncoder
//      1ms
//          
//        
/////////////////////////////////////////////////////////////////////
void motorPwmOut(int16_t pwmL, int16_t pwmR) {
 8003b58:	b480      	push	{r7}
 8003b5a:	b083      	sub	sp, #12
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	4603      	mov	r3, r0
 8003b60:	460a      	mov	r2, r1
 8003b62:	80fb      	strh	r3, [r7, #6]
 8003b64:	4613      	mov	r3, r2
 8003b66:	80bb      	strh	r3, [r7, #4]

    if (pwmL > 0) {
 8003b68:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	dd09      	ble.n	8003b84 <motorPwmOut+0x2c>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8003b70:	4b2a      	ldr	r3, [pc, #168]	; (8003c1c <motorPwmOut+0xc4>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	2200      	movs	r2, #0
 8003b76:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pwmL);
 8003b78:	4b28      	ldr	r3, [pc, #160]	; (8003c1c <motorPwmOut+0xc4>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003b80:	639a      	str	r2, [r3, #56]	; 0x38
 8003b82:	e01b      	b.n	8003bbc <motorPwmOut+0x64>
    } else if (pwmL == 0) {
 8003b84:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d10a      	bne.n	8003ba2 <motorPwmOut+0x4a>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 1000);
 8003b8c:	4b23      	ldr	r3, [pc, #140]	; (8003c1c <motorPwmOut+0xc4>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003b94:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 1000);
 8003b96:	4b21      	ldr	r3, [pc, #132]	; (8003c1c <motorPwmOut+0xc4>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003b9e:	639a      	str	r2, [r3, #56]	; 0x38
 8003ba0:	e00c      	b.n	8003bbc <motorPwmOut+0x64>
    } else {
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, abs(pwmL));
 8003ba2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	bfb8      	it	lt
 8003baa:	425b      	neglt	r3, r3
 8003bac:	b29a      	uxth	r2, r3
 8003bae:	4b1b      	ldr	r3, [pc, #108]	; (8003c1c <motorPwmOut+0xc4>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8003bb4:	4b19      	ldr	r3, [pc, #100]	; (8003c1c <motorPwmOut+0xc4>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    if (pwmR > 0) {
 8003bbc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	dd09      	ble.n	8003bd8 <motorPwmOut+0x80>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 8003bc4:	4b15      	ldr	r3, [pc, #84]	; (8003c1c <motorPwmOut+0xc4>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	2200      	movs	r2, #0
 8003bca:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pwmR);
 8003bcc:	4b13      	ldr	r3, [pc, #76]	; (8003c1c <motorPwmOut+0xc4>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8003bd4:	63da      	str	r2, [r3, #60]	; 0x3c
    } else {
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, abs(pwmR));
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
    }

}
 8003bd6:	e01b      	b.n	8003c10 <motorPwmOut+0xb8>
    } else if (pwmR == 0) {
 8003bd8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d10a      	bne.n	8003bf6 <motorPwmOut+0x9e>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 1000);
 8003be0:	4b0e      	ldr	r3, [pc, #56]	; (8003c1c <motorPwmOut+0xc4>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003be8:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 1000);
 8003bea:	4b0c      	ldr	r3, [pc, #48]	; (8003c1c <motorPwmOut+0xc4>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003bf2:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003bf4:	e00c      	b.n	8003c10 <motorPwmOut+0xb8>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, abs(pwmR));
 8003bf6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	bfb8      	it	lt
 8003bfe:	425b      	neglt	r3, r3
 8003c00:	b29a      	uxth	r2, r3
 8003c02:	4b06      	ldr	r3, [pc, #24]	; (8003c1c <motorPwmOut+0xc4>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8003c08:	4b04      	ldr	r3, [pc, #16]	; (8003c1c <motorPwmOut+0xc4>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003c10:	bf00      	nop
 8003c12:	370c      	adds	r7, #12
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr
 8003c1c:	20000480 	.word	0x20000480

08003c20 <Reset_Handler>:
  .type  Reset_Handler, %function
Reset_Handler:  
@@  ldr   sp, =_estack      /* set stack pointer */

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003c20:	480c      	ldr	r0, [pc, #48]	; (8003c54 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003c22:	490d      	ldr	r1, [pc, #52]	; (8003c58 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003c24:	4a0d      	ldr	r2, [pc, #52]	; (8003c5c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003c26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003c28:	e002      	b.n	8003c30 <LoopCopyDataInit>

08003c2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c2e:	3304      	adds	r3, #4

08003c30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c34:	d3f9      	bcc.n	8003c2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c36:	4a0a      	ldr	r2, [pc, #40]	; (8003c60 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003c38:	4c0a      	ldr	r4, [pc, #40]	; (8003c64 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003c3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c3c:	e001      	b.n	8003c42 <LoopFillZerobss>

08003c3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c40:	3204      	adds	r2, #4

08003c42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c44:	d3fb      	bcc.n	8003c3e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003c46:	f7ff fec5 	bl	80039d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003c4a:	f004 fbf3 	bl	8008434 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003c4e:	f7fd ff8f 	bl	8001b70 <main>
  bx  lr    
 8003c52:	4770      	bx	lr
  ldr r0, =_sdata
 8003c54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c58:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8003c5c:	0800d404 	.word	0x0800d404
  ldr r2, =_sbss
 8003c60:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8003c64:	20000678 	.word	0x20000678

08003c68 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c68:	e7fe      	b.n	8003c68 <ADC_IRQHandler>
	...

08003c6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c70:	4b0e      	ldr	r3, [pc, #56]	; (8003cac <HAL_Init+0x40>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a0d      	ldr	r2, [pc, #52]	; (8003cac <HAL_Init+0x40>)
 8003c76:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c7a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c7c:	4b0b      	ldr	r3, [pc, #44]	; (8003cac <HAL_Init+0x40>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a0a      	ldr	r2, [pc, #40]	; (8003cac <HAL_Init+0x40>)
 8003c82:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c86:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c88:	4b08      	ldr	r3, [pc, #32]	; (8003cac <HAL_Init+0x40>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a07      	ldr	r2, [pc, #28]	; (8003cac <HAL_Init+0x40>)
 8003c8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c94:	2003      	movs	r0, #3
 8003c96:	f000 fd67 	bl	8004768 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c9a:	2000      	movs	r0, #0
 8003c9c:	f000 f808 	bl	8003cb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ca0:	f7ff fa6a 	bl	8003178 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ca4:	2300      	movs	r3, #0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	bf00      	nop
 8003cac:	40023c00 	.word	0x40023c00

08003cb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b082      	sub	sp, #8
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003cb8:	4b12      	ldr	r3, [pc, #72]	; (8003d04 <HAL_InitTick+0x54>)
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	4b12      	ldr	r3, [pc, #72]	; (8003d08 <HAL_InitTick+0x58>)
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	4619      	mov	r1, r3
 8003cc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003cc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8003cca:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f000 fd7f 	bl	80047d2 <HAL_SYSTICK_Config>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d001      	beq.n	8003cde <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e00e      	b.n	8003cfc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2b0f      	cmp	r3, #15
 8003ce2:	d80a      	bhi.n	8003cfa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	6879      	ldr	r1, [r7, #4]
 8003ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8003cec:	f000 fd47 	bl	800477e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003cf0:	4a06      	ldr	r2, [pc, #24]	; (8003d0c <HAL_InitTick+0x5c>)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	e000      	b.n	8003cfc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3708      	adds	r7, #8
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}
 8003d04:	2000000c 	.word	0x2000000c
 8003d08:	20000014 	.word	0x20000014
 8003d0c:	20000010 	.word	0x20000010

08003d10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d10:	b480      	push	{r7}
 8003d12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003d14:	4b06      	ldr	r3, [pc, #24]	; (8003d30 <HAL_IncTick+0x20>)
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	461a      	mov	r2, r3
 8003d1a:	4b06      	ldr	r3, [pc, #24]	; (8003d34 <HAL_IncTick+0x24>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4413      	add	r3, r2
 8003d20:	4a04      	ldr	r2, [pc, #16]	; (8003d34 <HAL_IncTick+0x24>)
 8003d22:	6013      	str	r3, [r2, #0]
}
 8003d24:	bf00      	nop
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr
 8003d2e:	bf00      	nop
 8003d30:	20000014 	.word	0x20000014
 8003d34:	20000664 	.word	0x20000664

08003d38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	af00      	add	r7, sp, #0
  return uwTick;
 8003d3c:	4b03      	ldr	r3, [pc, #12]	; (8003d4c <HAL_GetTick+0x14>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr
 8003d4a:	bf00      	nop
 8003d4c:	20000664 	.word	0x20000664

08003d50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b084      	sub	sp, #16
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d58:	f7ff ffee 	bl	8003d38 <HAL_GetTick>
 8003d5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d68:	d005      	beq.n	8003d76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d6a:	4b0a      	ldr	r3, [pc, #40]	; (8003d94 <HAL_Delay+0x44>)
 8003d6c:	781b      	ldrb	r3, [r3, #0]
 8003d6e:	461a      	mov	r2, r3
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	4413      	add	r3, r2
 8003d74:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003d76:	bf00      	nop
 8003d78:	f7ff ffde 	bl	8003d38 <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	68fa      	ldr	r2, [r7, #12]
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d8f7      	bhi.n	8003d78 <HAL_Delay+0x28>
  {
  }
}
 8003d88:	bf00      	nop
 8003d8a:	bf00      	nop
 8003d8c:	3710      	adds	r7, #16
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	20000014 	.word	0x20000014

08003d98 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b084      	sub	sp, #16
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003da0:	2300      	movs	r3, #0
 8003da2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d101      	bne.n	8003dae <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	e033      	b.n	8003e16 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d109      	bne.n	8003dca <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	f7ff fa06 	bl	80031c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dce:	f003 0310 	and.w	r3, r3, #16
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d118      	bne.n	8003e08 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dda:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003dde:	f023 0302 	bic.w	r3, r3, #2
 8003de2:	f043 0202 	orr.w	r2, r3, #2
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f000 fa6e 	bl	80042cc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2200      	movs	r2, #0
 8003df4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dfa:	f023 0303 	bic.w	r3, r3, #3
 8003dfe:	f043 0201 	orr.w	r2, r3, #1
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	641a      	str	r2, [r3, #64]	; 0x40
 8003e06:	e001      	b.n	8003e0c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3710      	adds	r7, #16
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
	...

08003e20 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b086      	sub	sp, #24
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	60f8      	str	r0, [r7, #12]
 8003e28:	60b9      	str	r1, [r7, #8]
 8003e2a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d101      	bne.n	8003e3e <HAL_ADC_Start_DMA+0x1e>
 8003e3a:	2302      	movs	r3, #2
 8003e3c:	e0e9      	b.n	8004012 <HAL_ADC_Start_DMA+0x1f2>
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2201      	movs	r2, #1
 8003e42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	f003 0301 	and.w	r3, r3, #1
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d018      	beq.n	8003e86 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	689a      	ldr	r2, [r3, #8]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f042 0201 	orr.w	r2, r2, #1
 8003e62:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003e64:	4b6d      	ldr	r3, [pc, #436]	; (800401c <HAL_ADC_Start_DMA+0x1fc>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a6d      	ldr	r2, [pc, #436]	; (8004020 <HAL_ADC_Start_DMA+0x200>)
 8003e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e6e:	0c9a      	lsrs	r2, r3, #18
 8003e70:	4613      	mov	r3, r2
 8003e72:	005b      	lsls	r3, r3, #1
 8003e74:	4413      	add	r3, r2
 8003e76:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003e78:	e002      	b.n	8003e80 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	3b01      	subs	r3, #1
 8003e7e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d1f9      	bne.n	8003e7a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e94:	d107      	bne.n	8003ea6 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	689a      	ldr	r2, [r3, #8]
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ea4:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	f003 0301 	and.w	r3, r3, #1
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	f040 80a1 	bne.w	8003ff8 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eba:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003ebe:	f023 0301 	bic.w	r3, r3, #1
 8003ec2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d007      	beq.n	8003ee8 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003edc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003ee0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ef0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ef4:	d106      	bne.n	8003f04 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003efa:	f023 0206 	bic.w	r2, r3, #6
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	645a      	str	r2, [r3, #68]	; 0x44
 8003f02:	e002      	b.n	8003f0a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2200      	movs	r2, #0
 8003f08:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003f12:	4b44      	ldr	r3, [pc, #272]	; (8004024 <HAL_ADC_Start_DMA+0x204>)
 8003f14:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f1a:	4a43      	ldr	r2, [pc, #268]	; (8004028 <HAL_ADC_Start_DMA+0x208>)
 8003f1c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f22:	4a42      	ldr	r2, [pc, #264]	; (800402c <HAL_ADC_Start_DMA+0x20c>)
 8003f24:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f2a:	4a41      	ldr	r2, [pc, #260]	; (8004030 <HAL_ADC_Start_DMA+0x210>)
 8003f2c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003f36:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	685a      	ldr	r2, [r3, #4]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003f46:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	689a      	ldr	r2, [r3, #8]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f56:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	334c      	adds	r3, #76	; 0x4c
 8003f62:	4619      	mov	r1, r3
 8003f64:	68ba      	ldr	r2, [r7, #8]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f000 fcee 	bl	8004948 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	f003 031f 	and.w	r3, r3, #31
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d12a      	bne.n	8003fce <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a2d      	ldr	r2, [pc, #180]	; (8004034 <HAL_ADC_Start_DMA+0x214>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d015      	beq.n	8003fae <HAL_ADC_Start_DMA+0x18e>
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a2c      	ldr	r2, [pc, #176]	; (8004038 <HAL_ADC_Start_DMA+0x218>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d105      	bne.n	8003f98 <HAL_ADC_Start_DMA+0x178>
 8003f8c:	4b25      	ldr	r3, [pc, #148]	; (8004024 <HAL_ADC_Start_DMA+0x204>)
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	f003 031f 	and.w	r3, r3, #31
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d00a      	beq.n	8003fae <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a27      	ldr	r2, [pc, #156]	; (800403c <HAL_ADC_Start_DMA+0x21c>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d136      	bne.n	8004010 <HAL_ADC_Start_DMA+0x1f0>
 8003fa2:	4b20      	ldr	r3, [pc, #128]	; (8004024 <HAL_ADC_Start_DMA+0x204>)
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	f003 0310 	and.w	r3, r3, #16
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d130      	bne.n	8004010 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d129      	bne.n	8004010 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	689a      	ldr	r2, [r3, #8]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003fca:	609a      	str	r2, [r3, #8]
 8003fcc:	e020      	b.n	8004010 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a18      	ldr	r2, [pc, #96]	; (8004034 <HAL_ADC_Start_DMA+0x214>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d11b      	bne.n	8004010 <HAL_ADC_Start_DMA+0x1f0>
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d114      	bne.n	8004010 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	689a      	ldr	r2, [r3, #8]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003ff4:	609a      	str	r2, [r3, #8]
 8003ff6:	e00b      	b.n	8004010 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ffc:	f043 0210 	orr.w	r2, r3, #16
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004008:	f043 0201 	orr.w	r2, r3, #1
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004010:	2300      	movs	r3, #0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3718      	adds	r7, #24
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
 800401a:	bf00      	nop
 800401c:	2000000c 	.word	0x2000000c
 8004020:	431bde83 	.word	0x431bde83
 8004024:	40012300 	.word	0x40012300
 8004028:	080044c5 	.word	0x080044c5
 800402c:	0800457f 	.word	0x0800457f
 8004030:	0800459b 	.word	0x0800459b
 8004034:	40012000 	.word	0x40012000
 8004038:	40012100 	.word	0x40012100
 800403c:	40012200 	.word	0x40012200

08004040 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004040:	b480      	push	{r7}
 8004042:	b083      	sub	sp, #12
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004048:	bf00      	nop
 800404a:	370c      	adds	r7, #12
 800404c:	46bd      	mov	sp, r7
 800404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004052:	4770      	bx	lr

08004054 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800405c:	bf00      	nop
 800405e:	370c      	adds	r7, #12
 8004060:	46bd      	mov	sp, r7
 8004062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004066:	4770      	bx	lr

08004068 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004068:	b480      	push	{r7}
 800406a:	b085      	sub	sp, #20
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
 8004070:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004072:	2300      	movs	r3, #0
 8004074:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800407c:	2b01      	cmp	r3, #1
 800407e:	d101      	bne.n	8004084 <HAL_ADC_ConfigChannel+0x1c>
 8004080:	2302      	movs	r3, #2
 8004082:	e113      	b.n	80042ac <HAL_ADC_ConfigChannel+0x244>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	2b09      	cmp	r3, #9
 8004092:	d925      	bls.n	80040e0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	68d9      	ldr	r1, [r3, #12]
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	b29b      	uxth	r3, r3
 80040a0:	461a      	mov	r2, r3
 80040a2:	4613      	mov	r3, r2
 80040a4:	005b      	lsls	r3, r3, #1
 80040a6:	4413      	add	r3, r2
 80040a8:	3b1e      	subs	r3, #30
 80040aa:	2207      	movs	r2, #7
 80040ac:	fa02 f303 	lsl.w	r3, r2, r3
 80040b0:	43da      	mvns	r2, r3
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	400a      	ands	r2, r1
 80040b8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	68d9      	ldr	r1, [r3, #12]
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	689a      	ldr	r2, [r3, #8]
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	4618      	mov	r0, r3
 80040cc:	4603      	mov	r3, r0
 80040ce:	005b      	lsls	r3, r3, #1
 80040d0:	4403      	add	r3, r0
 80040d2:	3b1e      	subs	r3, #30
 80040d4:	409a      	lsls	r2, r3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	430a      	orrs	r2, r1
 80040dc:	60da      	str	r2, [r3, #12]
 80040de:	e022      	b.n	8004126 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	6919      	ldr	r1, [r3, #16]
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	b29b      	uxth	r3, r3
 80040ec:	461a      	mov	r2, r3
 80040ee:	4613      	mov	r3, r2
 80040f0:	005b      	lsls	r3, r3, #1
 80040f2:	4413      	add	r3, r2
 80040f4:	2207      	movs	r2, #7
 80040f6:	fa02 f303 	lsl.w	r3, r2, r3
 80040fa:	43da      	mvns	r2, r3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	400a      	ands	r2, r1
 8004102:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	6919      	ldr	r1, [r3, #16]
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	689a      	ldr	r2, [r3, #8]
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	b29b      	uxth	r3, r3
 8004114:	4618      	mov	r0, r3
 8004116:	4603      	mov	r3, r0
 8004118:	005b      	lsls	r3, r3, #1
 800411a:	4403      	add	r3, r0
 800411c:	409a      	lsls	r2, r3
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	430a      	orrs	r2, r1
 8004124:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	2b06      	cmp	r3, #6
 800412c:	d824      	bhi.n	8004178 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	685a      	ldr	r2, [r3, #4]
 8004138:	4613      	mov	r3, r2
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	4413      	add	r3, r2
 800413e:	3b05      	subs	r3, #5
 8004140:	221f      	movs	r2, #31
 8004142:	fa02 f303 	lsl.w	r3, r2, r3
 8004146:	43da      	mvns	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	400a      	ands	r2, r1
 800414e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	b29b      	uxth	r3, r3
 800415c:	4618      	mov	r0, r3
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	685a      	ldr	r2, [r3, #4]
 8004162:	4613      	mov	r3, r2
 8004164:	009b      	lsls	r3, r3, #2
 8004166:	4413      	add	r3, r2
 8004168:	3b05      	subs	r3, #5
 800416a:	fa00 f203 	lsl.w	r2, r0, r3
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	430a      	orrs	r2, r1
 8004174:	635a      	str	r2, [r3, #52]	; 0x34
 8004176:	e04c      	b.n	8004212 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	2b0c      	cmp	r3, #12
 800417e:	d824      	bhi.n	80041ca <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	685a      	ldr	r2, [r3, #4]
 800418a:	4613      	mov	r3, r2
 800418c:	009b      	lsls	r3, r3, #2
 800418e:	4413      	add	r3, r2
 8004190:	3b23      	subs	r3, #35	; 0x23
 8004192:	221f      	movs	r2, #31
 8004194:	fa02 f303 	lsl.w	r3, r2, r3
 8004198:	43da      	mvns	r2, r3
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	400a      	ands	r2, r1
 80041a0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	b29b      	uxth	r3, r3
 80041ae:	4618      	mov	r0, r3
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	685a      	ldr	r2, [r3, #4]
 80041b4:	4613      	mov	r3, r2
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	4413      	add	r3, r2
 80041ba:	3b23      	subs	r3, #35	; 0x23
 80041bc:	fa00 f203 	lsl.w	r2, r0, r3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	430a      	orrs	r2, r1
 80041c6:	631a      	str	r2, [r3, #48]	; 0x30
 80041c8:	e023      	b.n	8004212 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	685a      	ldr	r2, [r3, #4]
 80041d4:	4613      	mov	r3, r2
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	4413      	add	r3, r2
 80041da:	3b41      	subs	r3, #65	; 0x41
 80041dc:	221f      	movs	r2, #31
 80041de:	fa02 f303 	lsl.w	r3, r2, r3
 80041e2:	43da      	mvns	r2, r3
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	400a      	ands	r2, r1
 80041ea:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	4618      	mov	r0, r3
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	685a      	ldr	r2, [r3, #4]
 80041fe:	4613      	mov	r3, r2
 8004200:	009b      	lsls	r3, r3, #2
 8004202:	4413      	add	r3, r2
 8004204:	3b41      	subs	r3, #65	; 0x41
 8004206:	fa00 f203 	lsl.w	r2, r0, r3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	430a      	orrs	r2, r1
 8004210:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004212:	4b29      	ldr	r3, [pc, #164]	; (80042b8 <HAL_ADC_ConfigChannel+0x250>)
 8004214:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a28      	ldr	r2, [pc, #160]	; (80042bc <HAL_ADC_ConfigChannel+0x254>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d10f      	bne.n	8004240 <HAL_ADC_ConfigChannel+0x1d8>
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	2b12      	cmp	r3, #18
 8004226:	d10b      	bne.n	8004240 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a1d      	ldr	r2, [pc, #116]	; (80042bc <HAL_ADC_ConfigChannel+0x254>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d12b      	bne.n	80042a2 <HAL_ADC_ConfigChannel+0x23a>
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a1c      	ldr	r2, [pc, #112]	; (80042c0 <HAL_ADC_ConfigChannel+0x258>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d003      	beq.n	800425c <HAL_ADC_ConfigChannel+0x1f4>
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	2b11      	cmp	r3, #17
 800425a:	d122      	bne.n	80042a2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a11      	ldr	r2, [pc, #68]	; (80042c0 <HAL_ADC_ConfigChannel+0x258>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d111      	bne.n	80042a2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800427e:	4b11      	ldr	r3, [pc, #68]	; (80042c4 <HAL_ADC_ConfigChannel+0x25c>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a11      	ldr	r2, [pc, #68]	; (80042c8 <HAL_ADC_ConfigChannel+0x260>)
 8004284:	fba2 2303 	umull	r2, r3, r2, r3
 8004288:	0c9a      	lsrs	r2, r3, #18
 800428a:	4613      	mov	r3, r2
 800428c:	009b      	lsls	r3, r3, #2
 800428e:	4413      	add	r3, r2
 8004290:	005b      	lsls	r3, r3, #1
 8004292:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004294:	e002      	b.n	800429c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	3b01      	subs	r3, #1
 800429a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d1f9      	bne.n	8004296 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80042aa:	2300      	movs	r3, #0
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3714      	adds	r7, #20
 80042b0:	46bd      	mov	sp, r7
 80042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b6:	4770      	bx	lr
 80042b8:	40012300 	.word	0x40012300
 80042bc:	40012000 	.word	0x40012000
 80042c0:	10000012 	.word	0x10000012
 80042c4:	2000000c 	.word	0x2000000c
 80042c8:	431bde83 	.word	0x431bde83

080042cc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b085      	sub	sp, #20
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80042d4:	4b79      	ldr	r3, [pc, #484]	; (80044bc <ADC_Init+0x1f0>)
 80042d6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	685a      	ldr	r2, [r3, #4]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	431a      	orrs	r2, r3
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	685a      	ldr	r2, [r3, #4]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004300:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	6859      	ldr	r1, [r3, #4]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	691b      	ldr	r3, [r3, #16]
 800430c:	021a      	lsls	r2, r3, #8
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	430a      	orrs	r2, r1
 8004314:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	685a      	ldr	r2, [r3, #4]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004324:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	6859      	ldr	r1, [r3, #4]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	689a      	ldr	r2, [r3, #8]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	430a      	orrs	r2, r1
 8004336:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	689a      	ldr	r2, [r3, #8]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004346:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	6899      	ldr	r1, [r3, #8]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	68da      	ldr	r2, [r3, #12]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	430a      	orrs	r2, r1
 8004358:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800435e:	4a58      	ldr	r2, [pc, #352]	; (80044c0 <ADC_Init+0x1f4>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d022      	beq.n	80043aa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	689a      	ldr	r2, [r3, #8]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004372:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	6899      	ldr	r1, [r3, #8]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	430a      	orrs	r2, r1
 8004384:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	689a      	ldr	r2, [r3, #8]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004394:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	6899      	ldr	r1, [r3, #8]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	430a      	orrs	r2, r1
 80043a6:	609a      	str	r2, [r3, #8]
 80043a8:	e00f      	b.n	80043ca <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	689a      	ldr	r2, [r3, #8]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80043b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	689a      	ldr	r2, [r3, #8]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80043c8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	689a      	ldr	r2, [r3, #8]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f022 0202 	bic.w	r2, r2, #2
 80043d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	6899      	ldr	r1, [r3, #8]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	7e1b      	ldrb	r3, [r3, #24]
 80043e4:	005a      	lsls	r2, r3, #1
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	430a      	orrs	r2, r1
 80043ec:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d01b      	beq.n	8004430 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	685a      	ldr	r2, [r3, #4]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004406:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	685a      	ldr	r2, [r3, #4]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004416:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	6859      	ldr	r1, [r3, #4]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004422:	3b01      	subs	r3, #1
 8004424:	035a      	lsls	r2, r3, #13
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	430a      	orrs	r2, r1
 800442c:	605a      	str	r2, [r3, #4]
 800442e:	e007      	b.n	8004440 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	685a      	ldr	r2, [r3, #4]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800443e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800444e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	69db      	ldr	r3, [r3, #28]
 800445a:	3b01      	subs	r3, #1
 800445c:	051a      	lsls	r2, r3, #20
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	430a      	orrs	r2, r1
 8004464:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	689a      	ldr	r2, [r3, #8]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004474:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	6899      	ldr	r1, [r3, #8]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004482:	025a      	lsls	r2, r3, #9
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	430a      	orrs	r2, r1
 800448a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	689a      	ldr	r2, [r3, #8]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800449a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	6899      	ldr	r1, [r3, #8]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	695b      	ldr	r3, [r3, #20]
 80044a6:	029a      	lsls	r2, r3, #10
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	430a      	orrs	r2, r1
 80044ae:	609a      	str	r2, [r3, #8]
}
 80044b0:	bf00      	nop
 80044b2:	3714      	adds	r7, #20
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr
 80044bc:	40012300 	.word	0x40012300
 80044c0:	0f000001 	.word	0x0f000001

080044c4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b084      	sub	sp, #16
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044d0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d13c      	bne.n	8004558 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d12b      	bne.n	8004550 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d127      	bne.n	8004550 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004506:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800450a:	2b00      	cmp	r3, #0
 800450c:	d006      	beq.n	800451c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004518:	2b00      	cmp	r3, #0
 800451a:	d119      	bne.n	8004550 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	685a      	ldr	r2, [r3, #4]
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f022 0220 	bic.w	r2, r2, #32
 800452a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004530:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800453c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004540:	2b00      	cmp	r3, #0
 8004542:	d105      	bne.n	8004550 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004548:	f043 0201 	orr.w	r2, r3, #1
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004550:	68f8      	ldr	r0, [r7, #12]
 8004552:	f7fc ff25 	bl	80013a0 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004556:	e00e      	b.n	8004576 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455c:	f003 0310 	and.w	r3, r3, #16
 8004560:	2b00      	cmp	r3, #0
 8004562:	d003      	beq.n	800456c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004564:	68f8      	ldr	r0, [r7, #12]
 8004566:	f7ff fd75 	bl	8004054 <HAL_ADC_ErrorCallback>
}
 800456a:	e004      	b.n	8004576 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	4798      	blx	r3
}
 8004576:	bf00      	nop
 8004578:	3710      	adds	r7, #16
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}

0800457e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800457e:	b580      	push	{r7, lr}
 8004580:	b084      	sub	sp, #16
 8004582:	af00      	add	r7, sp, #0
 8004584:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800458a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800458c:	68f8      	ldr	r0, [r7, #12]
 800458e:	f7ff fd57 	bl	8004040 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004592:	bf00      	nop
 8004594:	3710      	adds	r7, #16
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}

0800459a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800459a:	b580      	push	{r7, lr}
 800459c:	b084      	sub	sp, #16
 800459e:	af00      	add	r7, sp, #0
 80045a0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045a6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2240      	movs	r2, #64	; 0x40
 80045ac:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045b2:	f043 0204 	orr.w	r2, r3, #4
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80045ba:	68f8      	ldr	r0, [r7, #12]
 80045bc:	f7ff fd4a 	bl	8004054 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80045c0:	bf00      	nop
 80045c2:	3710      	adds	r7, #16
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}

080045c8 <__NVIC_SetPriorityGrouping>:
{
 80045c8:	b480      	push	{r7}
 80045ca:	b085      	sub	sp, #20
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	f003 0307 	and.w	r3, r3, #7
 80045d6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80045d8:	4b0c      	ldr	r3, [pc, #48]	; (800460c <__NVIC_SetPriorityGrouping+0x44>)
 80045da:	68db      	ldr	r3, [r3, #12]
 80045dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80045de:	68ba      	ldr	r2, [r7, #8]
 80045e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80045e4:	4013      	ands	r3, r2
 80045e6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80045f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80045f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80045f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80045fa:	4a04      	ldr	r2, [pc, #16]	; (800460c <__NVIC_SetPriorityGrouping+0x44>)
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	60d3      	str	r3, [r2, #12]
}
 8004600:	bf00      	nop
 8004602:	3714      	adds	r7, #20
 8004604:	46bd      	mov	sp, r7
 8004606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460a:	4770      	bx	lr
 800460c:	e000ed00 	.word	0xe000ed00

08004610 <__NVIC_GetPriorityGrouping>:
{
 8004610:	b480      	push	{r7}
 8004612:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004614:	4b04      	ldr	r3, [pc, #16]	; (8004628 <__NVIC_GetPriorityGrouping+0x18>)
 8004616:	68db      	ldr	r3, [r3, #12]
 8004618:	0a1b      	lsrs	r3, r3, #8
 800461a:	f003 0307 	and.w	r3, r3, #7
}
 800461e:	4618      	mov	r0, r3
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr
 8004628:	e000ed00 	.word	0xe000ed00

0800462c <__NVIC_EnableIRQ>:
{
 800462c:	b480      	push	{r7}
 800462e:	b083      	sub	sp, #12
 8004630:	af00      	add	r7, sp, #0
 8004632:	4603      	mov	r3, r0
 8004634:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800463a:	2b00      	cmp	r3, #0
 800463c:	db0b      	blt.n	8004656 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800463e:	79fb      	ldrb	r3, [r7, #7]
 8004640:	f003 021f 	and.w	r2, r3, #31
 8004644:	4907      	ldr	r1, [pc, #28]	; (8004664 <__NVIC_EnableIRQ+0x38>)
 8004646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800464a:	095b      	lsrs	r3, r3, #5
 800464c:	2001      	movs	r0, #1
 800464e:	fa00 f202 	lsl.w	r2, r0, r2
 8004652:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004656:	bf00      	nop
 8004658:	370c      	adds	r7, #12
 800465a:	46bd      	mov	sp, r7
 800465c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004660:	4770      	bx	lr
 8004662:	bf00      	nop
 8004664:	e000e100 	.word	0xe000e100

08004668 <__NVIC_SetPriority>:
{
 8004668:	b480      	push	{r7}
 800466a:	b083      	sub	sp, #12
 800466c:	af00      	add	r7, sp, #0
 800466e:	4603      	mov	r3, r0
 8004670:	6039      	str	r1, [r7, #0]
 8004672:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004678:	2b00      	cmp	r3, #0
 800467a:	db0a      	blt.n	8004692 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	b2da      	uxtb	r2, r3
 8004680:	490c      	ldr	r1, [pc, #48]	; (80046b4 <__NVIC_SetPriority+0x4c>)
 8004682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004686:	0112      	lsls	r2, r2, #4
 8004688:	b2d2      	uxtb	r2, r2
 800468a:	440b      	add	r3, r1
 800468c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004690:	e00a      	b.n	80046a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	b2da      	uxtb	r2, r3
 8004696:	4908      	ldr	r1, [pc, #32]	; (80046b8 <__NVIC_SetPriority+0x50>)
 8004698:	79fb      	ldrb	r3, [r7, #7]
 800469a:	f003 030f 	and.w	r3, r3, #15
 800469e:	3b04      	subs	r3, #4
 80046a0:	0112      	lsls	r2, r2, #4
 80046a2:	b2d2      	uxtb	r2, r2
 80046a4:	440b      	add	r3, r1
 80046a6:	761a      	strb	r2, [r3, #24]
}
 80046a8:	bf00      	nop
 80046aa:	370c      	adds	r7, #12
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr
 80046b4:	e000e100 	.word	0xe000e100
 80046b8:	e000ed00 	.word	0xe000ed00

080046bc <NVIC_EncodePriority>:
{
 80046bc:	b480      	push	{r7}
 80046be:	b089      	sub	sp, #36	; 0x24
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	60f8      	str	r0, [r7, #12]
 80046c4:	60b9      	str	r1, [r7, #8]
 80046c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f003 0307 	and.w	r3, r3, #7
 80046ce:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80046d0:	69fb      	ldr	r3, [r7, #28]
 80046d2:	f1c3 0307 	rsb	r3, r3, #7
 80046d6:	2b04      	cmp	r3, #4
 80046d8:	bf28      	it	cs
 80046da:	2304      	movcs	r3, #4
 80046dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80046de:	69fb      	ldr	r3, [r7, #28]
 80046e0:	3304      	adds	r3, #4
 80046e2:	2b06      	cmp	r3, #6
 80046e4:	d902      	bls.n	80046ec <NVIC_EncodePriority+0x30>
 80046e6:	69fb      	ldr	r3, [r7, #28]
 80046e8:	3b03      	subs	r3, #3
 80046ea:	e000      	b.n	80046ee <NVIC_EncodePriority+0x32>
 80046ec:	2300      	movs	r3, #0
 80046ee:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046f0:	f04f 32ff 	mov.w	r2, #4294967295
 80046f4:	69bb      	ldr	r3, [r7, #24]
 80046f6:	fa02 f303 	lsl.w	r3, r2, r3
 80046fa:	43da      	mvns	r2, r3
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	401a      	ands	r2, r3
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004704:	f04f 31ff 	mov.w	r1, #4294967295
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	fa01 f303 	lsl.w	r3, r1, r3
 800470e:	43d9      	mvns	r1, r3
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004714:	4313      	orrs	r3, r2
}
 8004716:	4618      	mov	r0, r3
 8004718:	3724      	adds	r7, #36	; 0x24
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr
	...

08004724 <SysTick_Config>:
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b082      	sub	sp, #8
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	3b01      	subs	r3, #1
 8004730:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004734:	d301      	bcc.n	800473a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8004736:	2301      	movs	r3, #1
 8004738:	e00f      	b.n	800475a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800473a:	4a0a      	ldr	r2, [pc, #40]	; (8004764 <SysTick_Config+0x40>)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	3b01      	subs	r3, #1
 8004740:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004742:	210f      	movs	r1, #15
 8004744:	f04f 30ff 	mov.w	r0, #4294967295
 8004748:	f7ff ff8e 	bl	8004668 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800474c:	4b05      	ldr	r3, [pc, #20]	; (8004764 <SysTick_Config+0x40>)
 800474e:	2200      	movs	r2, #0
 8004750:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004752:	4b04      	ldr	r3, [pc, #16]	; (8004764 <SysTick_Config+0x40>)
 8004754:	2207      	movs	r2, #7
 8004756:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8004758:	2300      	movs	r3, #0
}
 800475a:	4618      	mov	r0, r3
 800475c:	3708      	adds	r7, #8
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}
 8004762:	bf00      	nop
 8004764:	e000e010 	.word	0xe000e010

08004768 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b082      	sub	sp, #8
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004770:	6878      	ldr	r0, [r7, #4]
 8004772:	f7ff ff29 	bl	80045c8 <__NVIC_SetPriorityGrouping>
}
 8004776:	bf00      	nop
 8004778:	3708      	adds	r7, #8
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}

0800477e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800477e:	b580      	push	{r7, lr}
 8004780:	b086      	sub	sp, #24
 8004782:	af00      	add	r7, sp, #0
 8004784:	4603      	mov	r3, r0
 8004786:	60b9      	str	r1, [r7, #8]
 8004788:	607a      	str	r2, [r7, #4]
 800478a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800478c:	2300      	movs	r3, #0
 800478e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004790:	f7ff ff3e 	bl	8004610 <__NVIC_GetPriorityGrouping>
 8004794:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004796:	687a      	ldr	r2, [r7, #4]
 8004798:	68b9      	ldr	r1, [r7, #8]
 800479a:	6978      	ldr	r0, [r7, #20]
 800479c:	f7ff ff8e 	bl	80046bc <NVIC_EncodePriority>
 80047a0:	4602      	mov	r2, r0
 80047a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047a6:	4611      	mov	r1, r2
 80047a8:	4618      	mov	r0, r3
 80047aa:	f7ff ff5d 	bl	8004668 <__NVIC_SetPriority>
}
 80047ae:	bf00      	nop
 80047b0:	3718      	adds	r7, #24
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}

080047b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047b6:	b580      	push	{r7, lr}
 80047b8:	b082      	sub	sp, #8
 80047ba:	af00      	add	r7, sp, #0
 80047bc:	4603      	mov	r3, r0
 80047be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80047c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047c4:	4618      	mov	r0, r3
 80047c6:	f7ff ff31 	bl	800462c <__NVIC_EnableIRQ>
}
 80047ca:	bf00      	nop
 80047cc:	3708      	adds	r7, #8
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}

080047d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80047d2:	b580      	push	{r7, lr}
 80047d4:	b082      	sub	sp, #8
 80047d6:	af00      	add	r7, sp, #0
 80047d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	f7ff ffa2 	bl	8004724 <SysTick_Config>
 80047e0:	4603      	mov	r3, r0
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3708      	adds	r7, #8
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}
	...

080047ec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b086      	sub	sp, #24
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80047f4:	2300      	movs	r3, #0
 80047f6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80047f8:	f7ff fa9e 	bl	8003d38 <HAL_GetTick>
 80047fc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d101      	bne.n	8004808 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	e099      	b.n	800493c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2202      	movs	r2, #2
 800480c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2200      	movs	r2, #0
 8004814:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f022 0201 	bic.w	r2, r2, #1
 8004826:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004828:	e00f      	b.n	800484a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800482a:	f7ff fa85 	bl	8003d38 <HAL_GetTick>
 800482e:	4602      	mov	r2, r0
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	1ad3      	subs	r3, r2, r3
 8004834:	2b05      	cmp	r3, #5
 8004836:	d908      	bls.n	800484a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2220      	movs	r2, #32
 800483c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2203      	movs	r2, #3
 8004842:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004846:	2303      	movs	r3, #3
 8004848:	e078      	b.n	800493c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f003 0301 	and.w	r3, r3, #1
 8004854:	2b00      	cmp	r3, #0
 8004856:	d1e8      	bne.n	800482a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004860:	697a      	ldr	r2, [r7, #20]
 8004862:	4b38      	ldr	r3, [pc, #224]	; (8004944 <HAL_DMA_Init+0x158>)
 8004864:	4013      	ands	r3, r2
 8004866:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	685a      	ldr	r2, [r3, #4]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004876:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	691b      	ldr	r3, [r3, #16]
 800487c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004882:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	699b      	ldr	r3, [r3, #24]
 8004888:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800488e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6a1b      	ldr	r3, [r3, #32]
 8004894:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004896:	697a      	ldr	r2, [r7, #20]
 8004898:	4313      	orrs	r3, r2
 800489a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048a0:	2b04      	cmp	r3, #4
 80048a2:	d107      	bne.n	80048b4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ac:	4313      	orrs	r3, r2
 80048ae:	697a      	ldr	r2, [r7, #20]
 80048b0:	4313      	orrs	r3, r2
 80048b2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	697a      	ldr	r2, [r7, #20]
 80048ba:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	695b      	ldr	r3, [r3, #20]
 80048c2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	f023 0307 	bic.w	r3, r3, #7
 80048ca:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d0:	697a      	ldr	r2, [r7, #20]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048da:	2b04      	cmp	r3, #4
 80048dc:	d117      	bne.n	800490e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048e2:	697a      	ldr	r2, [r7, #20]
 80048e4:	4313      	orrs	r3, r2
 80048e6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d00e      	beq.n	800490e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	f000 fa6f 	bl	8004dd4 <DMA_CheckFifoParam>
 80048f6:	4603      	mov	r3, r0
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d008      	beq.n	800490e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2240      	movs	r2, #64	; 0x40
 8004900:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2201      	movs	r2, #1
 8004906:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800490a:	2301      	movs	r3, #1
 800490c:	e016      	b.n	800493c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	697a      	ldr	r2, [r7, #20]
 8004914:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f000 fa26 	bl	8004d68 <DMA_CalcBaseAndBitshift>
 800491c:	4603      	mov	r3, r0
 800491e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004924:	223f      	movs	r2, #63	; 0x3f
 8004926:	409a      	lsls	r2, r3
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2200      	movs	r2, #0
 8004930:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2201      	movs	r2, #1
 8004936:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800493a:	2300      	movs	r3, #0
}
 800493c:	4618      	mov	r0, r3
 800493e:	3718      	adds	r7, #24
 8004940:	46bd      	mov	sp, r7
 8004942:	bd80      	pop	{r7, pc}
 8004944:	f010803f 	.word	0xf010803f

08004948 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b086      	sub	sp, #24
 800494c:	af00      	add	r7, sp, #0
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	60b9      	str	r1, [r7, #8]
 8004952:	607a      	str	r2, [r7, #4]
 8004954:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004956:	2300      	movs	r3, #0
 8004958:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800495e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004966:	2b01      	cmp	r3, #1
 8004968:	d101      	bne.n	800496e <HAL_DMA_Start_IT+0x26>
 800496a:	2302      	movs	r3, #2
 800496c:	e040      	b.n	80049f0 <HAL_DMA_Start_IT+0xa8>
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2201      	movs	r2, #1
 8004972:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800497c:	b2db      	uxtb	r3, r3
 800497e:	2b01      	cmp	r3, #1
 8004980:	d12f      	bne.n	80049e2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2202      	movs	r2, #2
 8004986:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2200      	movs	r2, #0
 800498e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	68b9      	ldr	r1, [r7, #8]
 8004996:	68f8      	ldr	r0, [r7, #12]
 8004998:	f000 f9b8 	bl	8004d0c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049a0:	223f      	movs	r2, #63	; 0x3f
 80049a2:	409a      	lsls	r2, r3
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f042 0216 	orr.w	r2, r2, #22
 80049b6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d007      	beq.n	80049d0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f042 0208 	orr.w	r2, r2, #8
 80049ce:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	681a      	ldr	r2, [r3, #0]
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f042 0201 	orr.w	r2, r2, #1
 80049de:	601a      	str	r2, [r3, #0]
 80049e0:	e005      	b.n	80049ee <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2200      	movs	r2, #0
 80049e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80049ea:	2302      	movs	r3, #2
 80049ec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80049ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3718      	adds	r7, #24
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}

080049f8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b086      	sub	sp, #24
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004a00:	2300      	movs	r3, #0
 8004a02:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004a04:	4b8e      	ldr	r3, [pc, #568]	; (8004c40 <HAL_DMA_IRQHandler+0x248>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a8e      	ldr	r2, [pc, #568]	; (8004c44 <HAL_DMA_IRQHandler+0x24c>)
 8004a0a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a0e:	0a9b      	lsrs	r3, r3, #10
 8004a10:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a16:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a22:	2208      	movs	r2, #8
 8004a24:	409a      	lsls	r2, r3
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	4013      	ands	r3, r2
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d01a      	beq.n	8004a64 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 0304 	and.w	r3, r3, #4
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d013      	beq.n	8004a64 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f022 0204 	bic.w	r2, r2, #4
 8004a4a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a50:	2208      	movs	r2, #8
 8004a52:	409a      	lsls	r2, r3
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a5c:	f043 0201 	orr.w	r2, r3, #1
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a68:	2201      	movs	r2, #1
 8004a6a:	409a      	lsls	r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	4013      	ands	r3, r2
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d012      	beq.n	8004a9a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	695b      	ldr	r3, [r3, #20]
 8004a7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d00b      	beq.n	8004a9a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a86:	2201      	movs	r2, #1
 8004a88:	409a      	lsls	r2, r3
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a92:	f043 0202 	orr.w	r2, r3, #2
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a9e:	2204      	movs	r2, #4
 8004aa0:	409a      	lsls	r2, r3
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d012      	beq.n	8004ad0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f003 0302 	and.w	r3, r3, #2
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d00b      	beq.n	8004ad0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004abc:	2204      	movs	r2, #4
 8004abe:	409a      	lsls	r2, r3
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ac8:	f043 0204 	orr.w	r2, r3, #4
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ad4:	2210      	movs	r2, #16
 8004ad6:	409a      	lsls	r2, r3
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	4013      	ands	r3, r2
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d043      	beq.n	8004b68 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f003 0308 	and.w	r3, r3, #8
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d03c      	beq.n	8004b68 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004af2:	2210      	movs	r2, #16
 8004af4:	409a      	lsls	r2, r3
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d018      	beq.n	8004b3a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d108      	bne.n	8004b28 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d024      	beq.n	8004b68 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	4798      	blx	r3
 8004b26:	e01f      	b.n	8004b68 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d01b      	beq.n	8004b68 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	4798      	blx	r3
 8004b38:	e016      	b.n	8004b68 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d107      	bne.n	8004b58 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f022 0208 	bic.w	r2, r2, #8
 8004b56:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d003      	beq.n	8004b68 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b64:	6878      	ldr	r0, [r7, #4]
 8004b66:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b6c:	2220      	movs	r2, #32
 8004b6e:	409a      	lsls	r2, r3
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	4013      	ands	r3, r2
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	f000 808f 	beq.w	8004c98 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f003 0310 	and.w	r3, r3, #16
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	f000 8087 	beq.w	8004c98 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b8e:	2220      	movs	r2, #32
 8004b90:	409a      	lsls	r2, r3
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b9c:	b2db      	uxtb	r3, r3
 8004b9e:	2b05      	cmp	r3, #5
 8004ba0:	d136      	bne.n	8004c10 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f022 0216 	bic.w	r2, r2, #22
 8004bb0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	695a      	ldr	r2, [r3, #20]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004bc0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d103      	bne.n	8004bd2 <HAL_DMA_IRQHandler+0x1da>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d007      	beq.n	8004be2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f022 0208 	bic.w	r2, r2, #8
 8004be0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004be6:	223f      	movs	r2, #63	; 0x3f
 8004be8:	409a      	lsls	r2, r3
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d07e      	beq.n	8004d04 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	4798      	blx	r3
        }
        return;
 8004c0e:	e079      	b.n	8004d04 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d01d      	beq.n	8004c5a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d10d      	bne.n	8004c48 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d031      	beq.n	8004c98 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c38:	6878      	ldr	r0, [r7, #4]
 8004c3a:	4798      	blx	r3
 8004c3c:	e02c      	b.n	8004c98 <HAL_DMA_IRQHandler+0x2a0>
 8004c3e:	bf00      	nop
 8004c40:	2000000c 	.word	0x2000000c
 8004c44:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d023      	beq.n	8004c98 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	4798      	blx	r3
 8004c58:	e01e      	b.n	8004c98 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d10f      	bne.n	8004c88 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	681a      	ldr	r2, [r3, #0]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f022 0210 	bic.w	r2, r2, #16
 8004c76:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2200      	movs	r2, #0
 8004c84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d003      	beq.n	8004c98 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d032      	beq.n	8004d06 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ca4:	f003 0301 	and.w	r3, r3, #1
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d022      	beq.n	8004cf2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2205      	movs	r2, #5
 8004cb0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f022 0201 	bic.w	r2, r2, #1
 8004cc2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	3301      	adds	r3, #1
 8004cc8:	60bb      	str	r3, [r7, #8]
 8004cca:	697a      	ldr	r2, [r7, #20]
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d307      	bcc.n	8004ce0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 0301 	and.w	r3, r3, #1
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d1f2      	bne.n	8004cc4 <HAL_DMA_IRQHandler+0x2cc>
 8004cde:	e000      	b.n	8004ce2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004ce0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2200      	movs	r2, #0
 8004cee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d005      	beq.n	8004d06 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	4798      	blx	r3
 8004d02:	e000      	b.n	8004d06 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004d04:	bf00      	nop
    }
  }
}
 8004d06:	3718      	adds	r7, #24
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}

08004d0c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b085      	sub	sp, #20
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	60f8      	str	r0, [r7, #12]
 8004d14:	60b9      	str	r1, [r7, #8]
 8004d16:	607a      	str	r2, [r7, #4]
 8004d18:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004d28:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	683a      	ldr	r2, [r7, #0]
 8004d30:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	2b40      	cmp	r3, #64	; 0x40
 8004d38:	d108      	bne.n	8004d4c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	687a      	ldr	r2, [r7, #4]
 8004d40:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	68ba      	ldr	r2, [r7, #8]
 8004d48:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004d4a:	e007      	b.n	8004d5c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	68ba      	ldr	r2, [r7, #8]
 8004d52:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	687a      	ldr	r2, [r7, #4]
 8004d5a:	60da      	str	r2, [r3, #12]
}
 8004d5c:	bf00      	nop
 8004d5e:	3714      	adds	r7, #20
 8004d60:	46bd      	mov	sp, r7
 8004d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d66:	4770      	bx	lr

08004d68 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b085      	sub	sp, #20
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	3b10      	subs	r3, #16
 8004d78:	4a14      	ldr	r2, [pc, #80]	; (8004dcc <DMA_CalcBaseAndBitshift+0x64>)
 8004d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d7e:	091b      	lsrs	r3, r3, #4
 8004d80:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004d82:	4a13      	ldr	r2, [pc, #76]	; (8004dd0 <DMA_CalcBaseAndBitshift+0x68>)
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	4413      	add	r3, r2
 8004d88:	781b      	ldrb	r3, [r3, #0]
 8004d8a:	461a      	mov	r2, r3
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2b03      	cmp	r3, #3
 8004d94:	d909      	bls.n	8004daa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004d9e:	f023 0303 	bic.w	r3, r3, #3
 8004da2:	1d1a      	adds	r2, r3, #4
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	659a      	str	r2, [r3, #88]	; 0x58
 8004da8:	e007      	b.n	8004dba <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004db2:	f023 0303 	bic.w	r3, r3, #3
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3714      	adds	r7, #20
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr
 8004dca:	bf00      	nop
 8004dcc:	aaaaaaab 	.word	0xaaaaaaab
 8004dd0:	0800cf48 	.word	0x0800cf48

08004dd4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b085      	sub	sp, #20
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ddc:	2300      	movs	r3, #0
 8004dde:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004de4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	699b      	ldr	r3, [r3, #24]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d11f      	bne.n	8004e2e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	2b03      	cmp	r3, #3
 8004df2:	d856      	bhi.n	8004ea2 <DMA_CheckFifoParam+0xce>
 8004df4:	a201      	add	r2, pc, #4	; (adr r2, 8004dfc <DMA_CheckFifoParam+0x28>)
 8004df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dfa:	bf00      	nop
 8004dfc:	08004e0d 	.word	0x08004e0d
 8004e00:	08004e1f 	.word	0x08004e1f
 8004e04:	08004e0d 	.word	0x08004e0d
 8004e08:	08004ea3 	.word	0x08004ea3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e10:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d046      	beq.n	8004ea6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e1c:	e043      	b.n	8004ea6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e22:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004e26:	d140      	bne.n	8004eaa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e2c:	e03d      	b.n	8004eaa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	699b      	ldr	r3, [r3, #24]
 8004e32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e36:	d121      	bne.n	8004e7c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	2b03      	cmp	r3, #3
 8004e3c:	d837      	bhi.n	8004eae <DMA_CheckFifoParam+0xda>
 8004e3e:	a201      	add	r2, pc, #4	; (adr r2, 8004e44 <DMA_CheckFifoParam+0x70>)
 8004e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e44:	08004e55 	.word	0x08004e55
 8004e48:	08004e5b 	.word	0x08004e5b
 8004e4c:	08004e55 	.word	0x08004e55
 8004e50:	08004e6d 	.word	0x08004e6d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	73fb      	strb	r3, [r7, #15]
      break;
 8004e58:	e030      	b.n	8004ebc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e5e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d025      	beq.n	8004eb2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004e66:	2301      	movs	r3, #1
 8004e68:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e6a:	e022      	b.n	8004eb2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e70:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004e74:	d11f      	bne.n	8004eb6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004e7a:	e01c      	b.n	8004eb6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	2b02      	cmp	r3, #2
 8004e80:	d903      	bls.n	8004e8a <DMA_CheckFifoParam+0xb6>
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	2b03      	cmp	r3, #3
 8004e86:	d003      	beq.n	8004e90 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004e88:	e018      	b.n	8004ebc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	73fb      	strb	r3, [r7, #15]
      break;
 8004e8e:	e015      	b.n	8004ebc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e94:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d00e      	beq.n	8004eba <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	73fb      	strb	r3, [r7, #15]
      break;
 8004ea0:	e00b      	b.n	8004eba <DMA_CheckFifoParam+0xe6>
      break;
 8004ea2:	bf00      	nop
 8004ea4:	e00a      	b.n	8004ebc <DMA_CheckFifoParam+0xe8>
      break;
 8004ea6:	bf00      	nop
 8004ea8:	e008      	b.n	8004ebc <DMA_CheckFifoParam+0xe8>
      break;
 8004eaa:	bf00      	nop
 8004eac:	e006      	b.n	8004ebc <DMA_CheckFifoParam+0xe8>
      break;
 8004eae:	bf00      	nop
 8004eb0:	e004      	b.n	8004ebc <DMA_CheckFifoParam+0xe8>
      break;
 8004eb2:	bf00      	nop
 8004eb4:	e002      	b.n	8004ebc <DMA_CheckFifoParam+0xe8>
      break;   
 8004eb6:	bf00      	nop
 8004eb8:	e000      	b.n	8004ebc <DMA_CheckFifoParam+0xe8>
      break;
 8004eba:	bf00      	nop
    }
  } 
  
  return status; 
 8004ebc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3714      	adds	r7, #20
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec8:	4770      	bx	lr
 8004eca:	bf00      	nop

08004ecc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b089      	sub	sp, #36	; 0x24
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
 8004ed4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004eda:	2300      	movs	r3, #0
 8004edc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	61fb      	str	r3, [r7, #28]
 8004ee6:	e165      	b.n	80051b4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004ee8:	2201      	movs	r2, #1
 8004eea:	69fb      	ldr	r3, [r7, #28]
 8004eec:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	697a      	ldr	r2, [r7, #20]
 8004ef8:	4013      	ands	r3, r2
 8004efa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004efc:	693a      	ldr	r2, [r7, #16]
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	429a      	cmp	r2, r3
 8004f02:	f040 8154 	bne.w	80051ae <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	f003 0303 	and.w	r3, r3, #3
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	d005      	beq.n	8004f1e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004f1a:	2b02      	cmp	r3, #2
 8004f1c:	d130      	bne.n	8004f80 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	689b      	ldr	r3, [r3, #8]
 8004f22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	005b      	lsls	r3, r3, #1
 8004f28:	2203      	movs	r2, #3
 8004f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f2e:	43db      	mvns	r3, r3
 8004f30:	69ba      	ldr	r2, [r7, #24]
 8004f32:	4013      	ands	r3, r2
 8004f34:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	68da      	ldr	r2, [r3, #12]
 8004f3a:	69fb      	ldr	r3, [r7, #28]
 8004f3c:	005b      	lsls	r3, r3, #1
 8004f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f42:	69ba      	ldr	r2, [r7, #24]
 8004f44:	4313      	orrs	r3, r2
 8004f46:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	69ba      	ldr	r2, [r7, #24]
 8004f4c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004f54:	2201      	movs	r2, #1
 8004f56:	69fb      	ldr	r3, [r7, #28]
 8004f58:	fa02 f303 	lsl.w	r3, r2, r3
 8004f5c:	43db      	mvns	r3, r3
 8004f5e:	69ba      	ldr	r2, [r7, #24]
 8004f60:	4013      	ands	r3, r2
 8004f62:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	091b      	lsrs	r3, r3, #4
 8004f6a:	f003 0201 	and.w	r2, r3, #1
 8004f6e:	69fb      	ldr	r3, [r7, #28]
 8004f70:	fa02 f303 	lsl.w	r3, r2, r3
 8004f74:	69ba      	ldr	r2, [r7, #24]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	69ba      	ldr	r2, [r7, #24]
 8004f7e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	f003 0303 	and.w	r3, r3, #3
 8004f88:	2b03      	cmp	r3, #3
 8004f8a:	d017      	beq.n	8004fbc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004f92:	69fb      	ldr	r3, [r7, #28]
 8004f94:	005b      	lsls	r3, r3, #1
 8004f96:	2203      	movs	r2, #3
 8004f98:	fa02 f303 	lsl.w	r3, r2, r3
 8004f9c:	43db      	mvns	r3, r3
 8004f9e:	69ba      	ldr	r2, [r7, #24]
 8004fa0:	4013      	ands	r3, r2
 8004fa2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	689a      	ldr	r2, [r3, #8]
 8004fa8:	69fb      	ldr	r3, [r7, #28]
 8004faa:	005b      	lsls	r3, r3, #1
 8004fac:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb0:	69ba      	ldr	r2, [r7, #24]
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	69ba      	ldr	r2, [r7, #24]
 8004fba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	f003 0303 	and.w	r3, r3, #3
 8004fc4:	2b02      	cmp	r3, #2
 8004fc6:	d123      	bne.n	8005010 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004fc8:	69fb      	ldr	r3, [r7, #28]
 8004fca:	08da      	lsrs	r2, r3, #3
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	3208      	adds	r2, #8
 8004fd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004fd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004fd6:	69fb      	ldr	r3, [r7, #28]
 8004fd8:	f003 0307 	and.w	r3, r3, #7
 8004fdc:	009b      	lsls	r3, r3, #2
 8004fde:	220f      	movs	r2, #15
 8004fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe4:	43db      	mvns	r3, r3
 8004fe6:	69ba      	ldr	r2, [r7, #24]
 8004fe8:	4013      	ands	r3, r2
 8004fea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	691a      	ldr	r2, [r3, #16]
 8004ff0:	69fb      	ldr	r3, [r7, #28]
 8004ff2:	f003 0307 	and.w	r3, r3, #7
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ffc:	69ba      	ldr	r2, [r7, #24]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005002:	69fb      	ldr	r3, [r7, #28]
 8005004:	08da      	lsrs	r2, r3, #3
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	3208      	adds	r2, #8
 800500a:	69b9      	ldr	r1, [r7, #24]
 800500c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005016:	69fb      	ldr	r3, [r7, #28]
 8005018:	005b      	lsls	r3, r3, #1
 800501a:	2203      	movs	r2, #3
 800501c:	fa02 f303 	lsl.w	r3, r2, r3
 8005020:	43db      	mvns	r3, r3
 8005022:	69ba      	ldr	r2, [r7, #24]
 8005024:	4013      	ands	r3, r2
 8005026:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	f003 0203 	and.w	r2, r3, #3
 8005030:	69fb      	ldr	r3, [r7, #28]
 8005032:	005b      	lsls	r3, r3, #1
 8005034:	fa02 f303 	lsl.w	r3, r2, r3
 8005038:	69ba      	ldr	r2, [r7, #24]
 800503a:	4313      	orrs	r3, r2
 800503c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	69ba      	ldr	r2, [r7, #24]
 8005042:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800504c:	2b00      	cmp	r3, #0
 800504e:	f000 80ae 	beq.w	80051ae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005052:	2300      	movs	r3, #0
 8005054:	60fb      	str	r3, [r7, #12]
 8005056:	4b5d      	ldr	r3, [pc, #372]	; (80051cc <HAL_GPIO_Init+0x300>)
 8005058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800505a:	4a5c      	ldr	r2, [pc, #368]	; (80051cc <HAL_GPIO_Init+0x300>)
 800505c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005060:	6453      	str	r3, [r2, #68]	; 0x44
 8005062:	4b5a      	ldr	r3, [pc, #360]	; (80051cc <HAL_GPIO_Init+0x300>)
 8005064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005066:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800506a:	60fb      	str	r3, [r7, #12]
 800506c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800506e:	4a58      	ldr	r2, [pc, #352]	; (80051d0 <HAL_GPIO_Init+0x304>)
 8005070:	69fb      	ldr	r3, [r7, #28]
 8005072:	089b      	lsrs	r3, r3, #2
 8005074:	3302      	adds	r3, #2
 8005076:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800507a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800507c:	69fb      	ldr	r3, [r7, #28]
 800507e:	f003 0303 	and.w	r3, r3, #3
 8005082:	009b      	lsls	r3, r3, #2
 8005084:	220f      	movs	r2, #15
 8005086:	fa02 f303 	lsl.w	r3, r2, r3
 800508a:	43db      	mvns	r3, r3
 800508c:	69ba      	ldr	r2, [r7, #24]
 800508e:	4013      	ands	r3, r2
 8005090:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	4a4f      	ldr	r2, [pc, #316]	; (80051d4 <HAL_GPIO_Init+0x308>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d025      	beq.n	80050e6 <HAL_GPIO_Init+0x21a>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	4a4e      	ldr	r2, [pc, #312]	; (80051d8 <HAL_GPIO_Init+0x30c>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d01f      	beq.n	80050e2 <HAL_GPIO_Init+0x216>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	4a4d      	ldr	r2, [pc, #308]	; (80051dc <HAL_GPIO_Init+0x310>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d019      	beq.n	80050de <HAL_GPIO_Init+0x212>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a4c      	ldr	r2, [pc, #304]	; (80051e0 <HAL_GPIO_Init+0x314>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d013      	beq.n	80050da <HAL_GPIO_Init+0x20e>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	4a4b      	ldr	r2, [pc, #300]	; (80051e4 <HAL_GPIO_Init+0x318>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d00d      	beq.n	80050d6 <HAL_GPIO_Init+0x20a>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	4a4a      	ldr	r2, [pc, #296]	; (80051e8 <HAL_GPIO_Init+0x31c>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d007      	beq.n	80050d2 <HAL_GPIO_Init+0x206>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4a49      	ldr	r2, [pc, #292]	; (80051ec <HAL_GPIO_Init+0x320>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d101      	bne.n	80050ce <HAL_GPIO_Init+0x202>
 80050ca:	2306      	movs	r3, #6
 80050cc:	e00c      	b.n	80050e8 <HAL_GPIO_Init+0x21c>
 80050ce:	2307      	movs	r3, #7
 80050d0:	e00a      	b.n	80050e8 <HAL_GPIO_Init+0x21c>
 80050d2:	2305      	movs	r3, #5
 80050d4:	e008      	b.n	80050e8 <HAL_GPIO_Init+0x21c>
 80050d6:	2304      	movs	r3, #4
 80050d8:	e006      	b.n	80050e8 <HAL_GPIO_Init+0x21c>
 80050da:	2303      	movs	r3, #3
 80050dc:	e004      	b.n	80050e8 <HAL_GPIO_Init+0x21c>
 80050de:	2302      	movs	r3, #2
 80050e0:	e002      	b.n	80050e8 <HAL_GPIO_Init+0x21c>
 80050e2:	2301      	movs	r3, #1
 80050e4:	e000      	b.n	80050e8 <HAL_GPIO_Init+0x21c>
 80050e6:	2300      	movs	r3, #0
 80050e8:	69fa      	ldr	r2, [r7, #28]
 80050ea:	f002 0203 	and.w	r2, r2, #3
 80050ee:	0092      	lsls	r2, r2, #2
 80050f0:	4093      	lsls	r3, r2
 80050f2:	69ba      	ldr	r2, [r7, #24]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80050f8:	4935      	ldr	r1, [pc, #212]	; (80051d0 <HAL_GPIO_Init+0x304>)
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	089b      	lsrs	r3, r3, #2
 80050fe:	3302      	adds	r3, #2
 8005100:	69ba      	ldr	r2, [r7, #24]
 8005102:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005106:	4b3a      	ldr	r3, [pc, #232]	; (80051f0 <HAL_GPIO_Init+0x324>)
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800510c:	693b      	ldr	r3, [r7, #16]
 800510e:	43db      	mvns	r3, r3
 8005110:	69ba      	ldr	r2, [r7, #24]
 8005112:	4013      	ands	r3, r2
 8005114:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800511e:	2b00      	cmp	r3, #0
 8005120:	d003      	beq.n	800512a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8005122:	69ba      	ldr	r2, [r7, #24]
 8005124:	693b      	ldr	r3, [r7, #16]
 8005126:	4313      	orrs	r3, r2
 8005128:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800512a:	4a31      	ldr	r2, [pc, #196]	; (80051f0 <HAL_GPIO_Init+0x324>)
 800512c:	69bb      	ldr	r3, [r7, #24]
 800512e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005130:	4b2f      	ldr	r3, [pc, #188]	; (80051f0 <HAL_GPIO_Init+0x324>)
 8005132:	68db      	ldr	r3, [r3, #12]
 8005134:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	43db      	mvns	r3, r3
 800513a:	69ba      	ldr	r2, [r7, #24]
 800513c:	4013      	ands	r3, r2
 800513e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005148:	2b00      	cmp	r3, #0
 800514a:	d003      	beq.n	8005154 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800514c:	69ba      	ldr	r2, [r7, #24]
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	4313      	orrs	r3, r2
 8005152:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005154:	4a26      	ldr	r2, [pc, #152]	; (80051f0 <HAL_GPIO_Init+0x324>)
 8005156:	69bb      	ldr	r3, [r7, #24]
 8005158:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800515a:	4b25      	ldr	r3, [pc, #148]	; (80051f0 <HAL_GPIO_Init+0x324>)
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	43db      	mvns	r3, r3
 8005164:	69ba      	ldr	r2, [r7, #24]
 8005166:	4013      	ands	r3, r2
 8005168:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005172:	2b00      	cmp	r3, #0
 8005174:	d003      	beq.n	800517e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8005176:	69ba      	ldr	r2, [r7, #24]
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	4313      	orrs	r3, r2
 800517c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800517e:	4a1c      	ldr	r2, [pc, #112]	; (80051f0 <HAL_GPIO_Init+0x324>)
 8005180:	69bb      	ldr	r3, [r7, #24]
 8005182:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005184:	4b1a      	ldr	r3, [pc, #104]	; (80051f0 <HAL_GPIO_Init+0x324>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	43db      	mvns	r3, r3
 800518e:	69ba      	ldr	r2, [r7, #24]
 8005190:	4013      	ands	r3, r2
 8005192:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800519c:	2b00      	cmp	r3, #0
 800519e:	d003      	beq.n	80051a8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80051a0:	69ba      	ldr	r2, [r7, #24]
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	4313      	orrs	r3, r2
 80051a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80051a8:	4a11      	ldr	r2, [pc, #68]	; (80051f0 <HAL_GPIO_Init+0x324>)
 80051aa:	69bb      	ldr	r3, [r7, #24]
 80051ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80051ae:	69fb      	ldr	r3, [r7, #28]
 80051b0:	3301      	adds	r3, #1
 80051b2:	61fb      	str	r3, [r7, #28]
 80051b4:	69fb      	ldr	r3, [r7, #28]
 80051b6:	2b0f      	cmp	r3, #15
 80051b8:	f67f ae96 	bls.w	8004ee8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80051bc:	bf00      	nop
 80051be:	bf00      	nop
 80051c0:	3724      	adds	r7, #36	; 0x24
 80051c2:	46bd      	mov	sp, r7
 80051c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c8:	4770      	bx	lr
 80051ca:	bf00      	nop
 80051cc:	40023800 	.word	0x40023800
 80051d0:	40013800 	.word	0x40013800
 80051d4:	40020000 	.word	0x40020000
 80051d8:	40020400 	.word	0x40020400
 80051dc:	40020800 	.word	0x40020800
 80051e0:	40020c00 	.word	0x40020c00
 80051e4:	40021000 	.word	0x40021000
 80051e8:	40021400 	.word	0x40021400
 80051ec:	40021800 	.word	0x40021800
 80051f0:	40013c00 	.word	0x40013c00

080051f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b085      	sub	sp, #20
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
 80051fc:	460b      	mov	r3, r1
 80051fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	691a      	ldr	r2, [r3, #16]
 8005204:	887b      	ldrh	r3, [r7, #2]
 8005206:	4013      	ands	r3, r2
 8005208:	2b00      	cmp	r3, #0
 800520a:	d002      	beq.n	8005212 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800520c:	2301      	movs	r3, #1
 800520e:	73fb      	strb	r3, [r7, #15]
 8005210:	e001      	b.n	8005216 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005212:	2300      	movs	r3, #0
 8005214:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005216:	7bfb      	ldrb	r3, [r7, #15]
}
 8005218:	4618      	mov	r0, r3
 800521a:	3714      	adds	r7, #20
 800521c:	46bd      	mov	sp, r7
 800521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005222:	4770      	bx	lr

08005224 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005224:	b480      	push	{r7}
 8005226:	b083      	sub	sp, #12
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	460b      	mov	r3, r1
 800522e:	807b      	strh	r3, [r7, #2]
 8005230:	4613      	mov	r3, r2
 8005232:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005234:	787b      	ldrb	r3, [r7, #1]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d003      	beq.n	8005242 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800523a:	887a      	ldrh	r2, [r7, #2]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005240:	e003      	b.n	800524a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005242:	887b      	ldrh	r3, [r7, #2]
 8005244:	041a      	lsls	r2, r3, #16
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	619a      	str	r2, [r3, #24]
}
 800524a:	bf00      	nop
 800524c:	370c      	adds	r7, #12
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr
	...

08005258 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b084      	sub	sp, #16
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d101      	bne.n	800526a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	e12b      	b.n	80054c2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005270:	b2db      	uxtb	r3, r3
 8005272:	2b00      	cmp	r3, #0
 8005274:	d106      	bne.n	8005284 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f7fe f836 	bl	80032f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2224      	movs	r2, #36	; 0x24
 8005288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f022 0201 	bic.w	r2, r2, #1
 800529a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80052aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80052ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80052bc:	f001 f8a4 	bl	8006408 <HAL_RCC_GetPCLK1Freq>
 80052c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	4a81      	ldr	r2, [pc, #516]	; (80054cc <HAL_I2C_Init+0x274>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d807      	bhi.n	80052dc <HAL_I2C_Init+0x84>
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	4a80      	ldr	r2, [pc, #512]	; (80054d0 <HAL_I2C_Init+0x278>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	bf94      	ite	ls
 80052d4:	2301      	movls	r3, #1
 80052d6:	2300      	movhi	r3, #0
 80052d8:	b2db      	uxtb	r3, r3
 80052da:	e006      	b.n	80052ea <HAL_I2C_Init+0x92>
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	4a7d      	ldr	r2, [pc, #500]	; (80054d4 <HAL_I2C_Init+0x27c>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	bf94      	ite	ls
 80052e4:	2301      	movls	r3, #1
 80052e6:	2300      	movhi	r3, #0
 80052e8:	b2db      	uxtb	r3, r3
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d001      	beq.n	80052f2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80052ee:	2301      	movs	r3, #1
 80052f0:	e0e7      	b.n	80054c2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	4a78      	ldr	r2, [pc, #480]	; (80054d8 <HAL_I2C_Init+0x280>)
 80052f6:	fba2 2303 	umull	r2, r3, r2, r3
 80052fa:	0c9b      	lsrs	r3, r3, #18
 80052fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	68ba      	ldr	r2, [r7, #8]
 800530e:	430a      	orrs	r2, r1
 8005310:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	6a1b      	ldr	r3, [r3, #32]
 8005318:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	4a6a      	ldr	r2, [pc, #424]	; (80054cc <HAL_I2C_Init+0x274>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d802      	bhi.n	800532c <HAL_I2C_Init+0xd4>
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	3301      	adds	r3, #1
 800532a:	e009      	b.n	8005340 <HAL_I2C_Init+0xe8>
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005332:	fb02 f303 	mul.w	r3, r2, r3
 8005336:	4a69      	ldr	r2, [pc, #420]	; (80054dc <HAL_I2C_Init+0x284>)
 8005338:	fba2 2303 	umull	r2, r3, r2, r3
 800533c:	099b      	lsrs	r3, r3, #6
 800533e:	3301      	adds	r3, #1
 8005340:	687a      	ldr	r2, [r7, #4]
 8005342:	6812      	ldr	r2, [r2, #0]
 8005344:	430b      	orrs	r3, r1
 8005346:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	69db      	ldr	r3, [r3, #28]
 800534e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005352:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	495c      	ldr	r1, [pc, #368]	; (80054cc <HAL_I2C_Init+0x274>)
 800535c:	428b      	cmp	r3, r1
 800535e:	d819      	bhi.n	8005394 <HAL_I2C_Init+0x13c>
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	1e59      	subs	r1, r3, #1
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	005b      	lsls	r3, r3, #1
 800536a:	fbb1 f3f3 	udiv	r3, r1, r3
 800536e:	1c59      	adds	r1, r3, #1
 8005370:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005374:	400b      	ands	r3, r1
 8005376:	2b00      	cmp	r3, #0
 8005378:	d00a      	beq.n	8005390 <HAL_I2C_Init+0x138>
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	1e59      	subs	r1, r3, #1
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	005b      	lsls	r3, r3, #1
 8005384:	fbb1 f3f3 	udiv	r3, r1, r3
 8005388:	3301      	adds	r3, #1
 800538a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800538e:	e051      	b.n	8005434 <HAL_I2C_Init+0x1dc>
 8005390:	2304      	movs	r3, #4
 8005392:	e04f      	b.n	8005434 <HAL_I2C_Init+0x1dc>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d111      	bne.n	80053c0 <HAL_I2C_Init+0x168>
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	1e58      	subs	r0, r3, #1
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6859      	ldr	r1, [r3, #4]
 80053a4:	460b      	mov	r3, r1
 80053a6:	005b      	lsls	r3, r3, #1
 80053a8:	440b      	add	r3, r1
 80053aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80053ae:	3301      	adds	r3, #1
 80053b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	bf0c      	ite	eq
 80053b8:	2301      	moveq	r3, #1
 80053ba:	2300      	movne	r3, #0
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	e012      	b.n	80053e6 <HAL_I2C_Init+0x18e>
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	1e58      	subs	r0, r3, #1
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6859      	ldr	r1, [r3, #4]
 80053c8:	460b      	mov	r3, r1
 80053ca:	009b      	lsls	r3, r3, #2
 80053cc:	440b      	add	r3, r1
 80053ce:	0099      	lsls	r1, r3, #2
 80053d0:	440b      	add	r3, r1
 80053d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80053d6:	3301      	adds	r3, #1
 80053d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053dc:	2b00      	cmp	r3, #0
 80053de:	bf0c      	ite	eq
 80053e0:	2301      	moveq	r3, #1
 80053e2:	2300      	movne	r3, #0
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d001      	beq.n	80053ee <HAL_I2C_Init+0x196>
 80053ea:	2301      	movs	r3, #1
 80053ec:	e022      	b.n	8005434 <HAL_I2C_Init+0x1dc>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	689b      	ldr	r3, [r3, #8]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d10e      	bne.n	8005414 <HAL_I2C_Init+0x1bc>
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	1e58      	subs	r0, r3, #1
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6859      	ldr	r1, [r3, #4]
 80053fe:	460b      	mov	r3, r1
 8005400:	005b      	lsls	r3, r3, #1
 8005402:	440b      	add	r3, r1
 8005404:	fbb0 f3f3 	udiv	r3, r0, r3
 8005408:	3301      	adds	r3, #1
 800540a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800540e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005412:	e00f      	b.n	8005434 <HAL_I2C_Init+0x1dc>
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	1e58      	subs	r0, r3, #1
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6859      	ldr	r1, [r3, #4]
 800541c:	460b      	mov	r3, r1
 800541e:	009b      	lsls	r3, r3, #2
 8005420:	440b      	add	r3, r1
 8005422:	0099      	lsls	r1, r3, #2
 8005424:	440b      	add	r3, r1
 8005426:	fbb0 f3f3 	udiv	r3, r0, r3
 800542a:	3301      	adds	r3, #1
 800542c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005430:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005434:	6879      	ldr	r1, [r7, #4]
 8005436:	6809      	ldr	r1, [r1, #0]
 8005438:	4313      	orrs	r3, r2
 800543a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	69da      	ldr	r2, [r3, #28]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6a1b      	ldr	r3, [r3, #32]
 800544e:	431a      	orrs	r2, r3
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	430a      	orrs	r2, r1
 8005456:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	689b      	ldr	r3, [r3, #8]
 800545e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005462:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005466:	687a      	ldr	r2, [r7, #4]
 8005468:	6911      	ldr	r1, [r2, #16]
 800546a:	687a      	ldr	r2, [r7, #4]
 800546c:	68d2      	ldr	r2, [r2, #12]
 800546e:	4311      	orrs	r1, r2
 8005470:	687a      	ldr	r2, [r7, #4]
 8005472:	6812      	ldr	r2, [r2, #0]
 8005474:	430b      	orrs	r3, r1
 8005476:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	68db      	ldr	r3, [r3, #12]
 800547e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	695a      	ldr	r2, [r3, #20]
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	699b      	ldr	r3, [r3, #24]
 800548a:	431a      	orrs	r2, r3
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	430a      	orrs	r2, r1
 8005492:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f042 0201 	orr.w	r2, r2, #1
 80054a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2200      	movs	r2, #0
 80054a8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2220      	movs	r2, #32
 80054ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2200      	movs	r2, #0
 80054b6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2200      	movs	r2, #0
 80054bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3710      	adds	r7, #16
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	000186a0 	.word	0x000186a0
 80054d0:	001e847f 	.word	0x001e847f
 80054d4:	003d08ff 	.word	0x003d08ff
 80054d8:	431bde83 	.word	0x431bde83
 80054dc:	10624dd3 	.word	0x10624dd3

080054e0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b088      	sub	sp, #32
 80054e4:	af02      	add	r7, sp, #8
 80054e6:	60f8      	str	r0, [r7, #12]
 80054e8:	607a      	str	r2, [r7, #4]
 80054ea:	461a      	mov	r2, r3
 80054ec:	460b      	mov	r3, r1
 80054ee:	817b      	strh	r3, [r7, #10]
 80054f0:	4613      	mov	r3, r2
 80054f2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80054f4:	f7fe fc20 	bl	8003d38 <HAL_GetTick>
 80054f8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005500:	b2db      	uxtb	r3, r3
 8005502:	2b20      	cmp	r3, #32
 8005504:	f040 80e0 	bne.w	80056c8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	9300      	str	r3, [sp, #0]
 800550c:	2319      	movs	r3, #25
 800550e:	2201      	movs	r2, #1
 8005510:	4970      	ldr	r1, [pc, #448]	; (80056d4 <HAL_I2C_Master_Transmit+0x1f4>)
 8005512:	68f8      	ldr	r0, [r7, #12]
 8005514:	f000 fc58 	bl	8005dc8 <I2C_WaitOnFlagUntilTimeout>
 8005518:	4603      	mov	r3, r0
 800551a:	2b00      	cmp	r3, #0
 800551c:	d001      	beq.n	8005522 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800551e:	2302      	movs	r3, #2
 8005520:	e0d3      	b.n	80056ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005528:	2b01      	cmp	r3, #1
 800552a:	d101      	bne.n	8005530 <HAL_I2C_Master_Transmit+0x50>
 800552c:	2302      	movs	r3, #2
 800552e:	e0cc      	b.n	80056ca <HAL_I2C_Master_Transmit+0x1ea>
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2201      	movs	r2, #1
 8005534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f003 0301 	and.w	r3, r3, #1
 8005542:	2b01      	cmp	r3, #1
 8005544:	d007      	beq.n	8005556 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f042 0201 	orr.w	r2, r2, #1
 8005554:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005564:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2221      	movs	r2, #33	; 0x21
 800556a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2210      	movs	r2, #16
 8005572:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2200      	movs	r2, #0
 800557a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	893a      	ldrh	r2, [r7, #8]
 8005586:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800558c:	b29a      	uxth	r2, r3
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	4a50      	ldr	r2, [pc, #320]	; (80056d8 <HAL_I2C_Master_Transmit+0x1f8>)
 8005596:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005598:	8979      	ldrh	r1, [r7, #10]
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	6a3a      	ldr	r2, [r7, #32]
 800559e:	68f8      	ldr	r0, [r7, #12]
 80055a0:	f000 fac2 	bl	8005b28 <I2C_MasterRequestWrite>
 80055a4:	4603      	mov	r3, r0
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d001      	beq.n	80055ae <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e08d      	b.n	80056ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055ae:	2300      	movs	r3, #0
 80055b0:	613b      	str	r3, [r7, #16]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	695b      	ldr	r3, [r3, #20]
 80055b8:	613b      	str	r3, [r7, #16]
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	699b      	ldr	r3, [r3, #24]
 80055c0:	613b      	str	r3, [r7, #16]
 80055c2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80055c4:	e066      	b.n	8005694 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055c6:	697a      	ldr	r2, [r7, #20]
 80055c8:	6a39      	ldr	r1, [r7, #32]
 80055ca:	68f8      	ldr	r0, [r7, #12]
 80055cc:	f000 fcd2 	bl	8005f74 <I2C_WaitOnTXEFlagUntilTimeout>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d00d      	beq.n	80055f2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055da:	2b04      	cmp	r3, #4
 80055dc:	d107      	bne.n	80055ee <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055ec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e06b      	b.n	80056ca <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f6:	781a      	ldrb	r2, [r3, #0]
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005602:	1c5a      	adds	r2, r3, #1
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800560c:	b29b      	uxth	r3, r3
 800560e:	3b01      	subs	r3, #1
 8005610:	b29a      	uxth	r2, r3
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800561a:	3b01      	subs	r3, #1
 800561c:	b29a      	uxth	r2, r3
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	695b      	ldr	r3, [r3, #20]
 8005628:	f003 0304 	and.w	r3, r3, #4
 800562c:	2b04      	cmp	r3, #4
 800562e:	d11b      	bne.n	8005668 <HAL_I2C_Master_Transmit+0x188>
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005634:	2b00      	cmp	r3, #0
 8005636:	d017      	beq.n	8005668 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800563c:	781a      	ldrb	r2, [r3, #0]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005648:	1c5a      	adds	r2, r3, #1
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005652:	b29b      	uxth	r3, r3
 8005654:	3b01      	subs	r3, #1
 8005656:	b29a      	uxth	r2, r3
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005660:	3b01      	subs	r3, #1
 8005662:	b29a      	uxth	r2, r3
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005668:	697a      	ldr	r2, [r7, #20]
 800566a:	6a39      	ldr	r1, [r7, #32]
 800566c:	68f8      	ldr	r0, [r7, #12]
 800566e:	f000 fcc2 	bl	8005ff6 <I2C_WaitOnBTFFlagUntilTimeout>
 8005672:	4603      	mov	r3, r0
 8005674:	2b00      	cmp	r3, #0
 8005676:	d00d      	beq.n	8005694 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800567c:	2b04      	cmp	r3, #4
 800567e:	d107      	bne.n	8005690 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800568e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005690:	2301      	movs	r3, #1
 8005692:	e01a      	b.n	80056ca <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005698:	2b00      	cmp	r3, #0
 800569a:	d194      	bne.n	80055c6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2220      	movs	r2, #32
 80056b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2200      	movs	r2, #0
 80056b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2200      	movs	r2, #0
 80056c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80056c4:	2300      	movs	r3, #0
 80056c6:	e000      	b.n	80056ca <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80056c8:	2302      	movs	r3, #2
  }
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3718      	adds	r7, #24
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}
 80056d2:	bf00      	nop
 80056d4:	00100002 	.word	0x00100002
 80056d8:	ffff0000 	.word	0xffff0000

080056dc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b08c      	sub	sp, #48	; 0x30
 80056e0:	af02      	add	r7, sp, #8
 80056e2:	60f8      	str	r0, [r7, #12]
 80056e4:	607a      	str	r2, [r7, #4]
 80056e6:	461a      	mov	r2, r3
 80056e8:	460b      	mov	r3, r1
 80056ea:	817b      	strh	r3, [r7, #10]
 80056ec:	4613      	mov	r3, r2
 80056ee:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80056f0:	f7fe fb22 	bl	8003d38 <HAL_GetTick>
 80056f4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056fc:	b2db      	uxtb	r3, r3
 80056fe:	2b20      	cmp	r3, #32
 8005700:	f040 820b 	bne.w	8005b1a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005706:	9300      	str	r3, [sp, #0]
 8005708:	2319      	movs	r3, #25
 800570a:	2201      	movs	r2, #1
 800570c:	497c      	ldr	r1, [pc, #496]	; (8005900 <HAL_I2C_Master_Receive+0x224>)
 800570e:	68f8      	ldr	r0, [r7, #12]
 8005710:	f000 fb5a 	bl	8005dc8 <I2C_WaitOnFlagUntilTimeout>
 8005714:	4603      	mov	r3, r0
 8005716:	2b00      	cmp	r3, #0
 8005718:	d001      	beq.n	800571e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800571a:	2302      	movs	r3, #2
 800571c:	e1fe      	b.n	8005b1c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005724:	2b01      	cmp	r3, #1
 8005726:	d101      	bne.n	800572c <HAL_I2C_Master_Receive+0x50>
 8005728:	2302      	movs	r3, #2
 800572a:	e1f7      	b.n	8005b1c <HAL_I2C_Master_Receive+0x440>
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f003 0301 	and.w	r3, r3, #1
 800573e:	2b01      	cmp	r3, #1
 8005740:	d007      	beq.n	8005752 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f042 0201 	orr.w	r2, r2, #1
 8005750:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005760:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2222      	movs	r2, #34	; 0x22
 8005766:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2210      	movs	r2, #16
 800576e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2200      	movs	r2, #0
 8005776:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	687a      	ldr	r2, [r7, #4]
 800577c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	893a      	ldrh	r2, [r7, #8]
 8005782:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005788:	b29a      	uxth	r2, r3
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	4a5c      	ldr	r2, [pc, #368]	; (8005904 <HAL_I2C_Master_Receive+0x228>)
 8005792:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005794:	8979      	ldrh	r1, [r7, #10]
 8005796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005798:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800579a:	68f8      	ldr	r0, [r7, #12]
 800579c:	f000 fa46 	bl	8005c2c <I2C_MasterRequestRead>
 80057a0:	4603      	mov	r3, r0
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d001      	beq.n	80057aa <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	e1b8      	b.n	8005b1c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d113      	bne.n	80057da <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057b2:	2300      	movs	r3, #0
 80057b4:	623b      	str	r3, [r7, #32]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	695b      	ldr	r3, [r3, #20]
 80057bc:	623b      	str	r3, [r7, #32]
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	699b      	ldr	r3, [r3, #24]
 80057c4:	623b      	str	r3, [r7, #32]
 80057c6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057d6:	601a      	str	r2, [r3, #0]
 80057d8:	e18c      	b.n	8005af4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d11b      	bne.n	800581a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	681a      	ldr	r2, [r3, #0]
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057f2:	2300      	movs	r3, #0
 80057f4:	61fb      	str	r3, [r7, #28]
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	695b      	ldr	r3, [r3, #20]
 80057fc:	61fb      	str	r3, [r7, #28]
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	699b      	ldr	r3, [r3, #24]
 8005804:	61fb      	str	r3, [r7, #28]
 8005806:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	681a      	ldr	r2, [r3, #0]
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005816:	601a      	str	r2, [r3, #0]
 8005818:	e16c      	b.n	8005af4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800581e:	2b02      	cmp	r3, #2
 8005820:	d11b      	bne.n	800585a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005830:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005840:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005842:	2300      	movs	r3, #0
 8005844:	61bb      	str	r3, [r7, #24]
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	695b      	ldr	r3, [r3, #20]
 800584c:	61bb      	str	r3, [r7, #24]
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	699b      	ldr	r3, [r3, #24]
 8005854:	61bb      	str	r3, [r7, #24]
 8005856:	69bb      	ldr	r3, [r7, #24]
 8005858:	e14c      	b.n	8005af4 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005868:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800586a:	2300      	movs	r3, #0
 800586c:	617b      	str	r3, [r7, #20]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	695b      	ldr	r3, [r3, #20]
 8005874:	617b      	str	r3, [r7, #20]
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	699b      	ldr	r3, [r3, #24]
 800587c:	617b      	str	r3, [r7, #20]
 800587e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005880:	e138      	b.n	8005af4 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005886:	2b03      	cmp	r3, #3
 8005888:	f200 80f1 	bhi.w	8005a6e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005890:	2b01      	cmp	r3, #1
 8005892:	d123      	bne.n	80058dc <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005894:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005896:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005898:	68f8      	ldr	r0, [r7, #12]
 800589a:	f000 fbed 	bl	8006078 <I2C_WaitOnRXNEFlagUntilTimeout>
 800589e:	4603      	mov	r3, r0
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d001      	beq.n	80058a8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80058a4:	2301      	movs	r3, #1
 80058a6:	e139      	b.n	8005b1c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	691a      	ldr	r2, [r3, #16]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b2:	b2d2      	uxtb	r2, r2
 80058b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ba:	1c5a      	adds	r2, r3, #1
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058c4:	3b01      	subs	r3, #1
 80058c6:	b29a      	uxth	r2, r3
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058d0:	b29b      	uxth	r3, r3
 80058d2:	3b01      	subs	r3, #1
 80058d4:	b29a      	uxth	r2, r3
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80058da:	e10b      	b.n	8005af4 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058e0:	2b02      	cmp	r3, #2
 80058e2:	d14e      	bne.n	8005982 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80058e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e6:	9300      	str	r3, [sp, #0]
 80058e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058ea:	2200      	movs	r2, #0
 80058ec:	4906      	ldr	r1, [pc, #24]	; (8005908 <HAL_I2C_Master_Receive+0x22c>)
 80058ee:	68f8      	ldr	r0, [r7, #12]
 80058f0:	f000 fa6a 	bl	8005dc8 <I2C_WaitOnFlagUntilTimeout>
 80058f4:	4603      	mov	r3, r0
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d008      	beq.n	800590c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80058fa:	2301      	movs	r3, #1
 80058fc:	e10e      	b.n	8005b1c <HAL_I2C_Master_Receive+0x440>
 80058fe:	bf00      	nop
 8005900:	00100002 	.word	0x00100002
 8005904:	ffff0000 	.word	0xffff0000
 8005908:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	681a      	ldr	r2, [r3, #0]
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800591a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	691a      	ldr	r2, [r3, #16]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005926:	b2d2      	uxtb	r2, r2
 8005928:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800592e:	1c5a      	adds	r2, r3, #1
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005938:	3b01      	subs	r3, #1
 800593a:	b29a      	uxth	r2, r3
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005944:	b29b      	uxth	r3, r3
 8005946:	3b01      	subs	r3, #1
 8005948:	b29a      	uxth	r2, r3
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	691a      	ldr	r2, [r3, #16]
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005958:	b2d2      	uxtb	r2, r2
 800595a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005960:	1c5a      	adds	r2, r3, #1
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800596a:	3b01      	subs	r3, #1
 800596c:	b29a      	uxth	r2, r3
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005976:	b29b      	uxth	r3, r3
 8005978:	3b01      	subs	r3, #1
 800597a:	b29a      	uxth	r2, r3
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005980:	e0b8      	b.n	8005af4 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005984:	9300      	str	r3, [sp, #0]
 8005986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005988:	2200      	movs	r2, #0
 800598a:	4966      	ldr	r1, [pc, #408]	; (8005b24 <HAL_I2C_Master_Receive+0x448>)
 800598c:	68f8      	ldr	r0, [r7, #12]
 800598e:	f000 fa1b 	bl	8005dc8 <I2C_WaitOnFlagUntilTimeout>
 8005992:	4603      	mov	r3, r0
 8005994:	2b00      	cmp	r3, #0
 8005996:	d001      	beq.n	800599c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005998:	2301      	movs	r3, #1
 800599a:	e0bf      	b.n	8005b1c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	691a      	ldr	r2, [r3, #16]
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b6:	b2d2      	uxtb	r2, r2
 80059b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059be:	1c5a      	adds	r2, r3, #1
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059c8:	3b01      	subs	r3, #1
 80059ca:	b29a      	uxth	r2, r3
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059d4:	b29b      	uxth	r3, r3
 80059d6:	3b01      	subs	r3, #1
 80059d8:	b29a      	uxth	r2, r3
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80059de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059e0:	9300      	str	r3, [sp, #0]
 80059e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059e4:	2200      	movs	r2, #0
 80059e6:	494f      	ldr	r1, [pc, #316]	; (8005b24 <HAL_I2C_Master_Receive+0x448>)
 80059e8:	68f8      	ldr	r0, [r7, #12]
 80059ea:	f000 f9ed 	bl	8005dc8 <I2C_WaitOnFlagUntilTimeout>
 80059ee:	4603      	mov	r3, r0
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d001      	beq.n	80059f8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80059f4:	2301      	movs	r3, #1
 80059f6:	e091      	b.n	8005b1c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681a      	ldr	r2, [r3, #0]
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	691a      	ldr	r2, [r3, #16]
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a12:	b2d2      	uxtb	r2, r2
 8005a14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a1a:	1c5a      	adds	r2, r3, #1
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a24:	3b01      	subs	r3, #1
 8005a26:	b29a      	uxth	r2, r3
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a30:	b29b      	uxth	r3, r3
 8005a32:	3b01      	subs	r3, #1
 8005a34:	b29a      	uxth	r2, r3
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	691a      	ldr	r2, [r3, #16]
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a44:	b2d2      	uxtb	r2, r2
 8005a46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4c:	1c5a      	adds	r2, r3, #1
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a56:	3b01      	subs	r3, #1
 8005a58:	b29a      	uxth	r2, r3
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a62:	b29b      	uxth	r3, r3
 8005a64:	3b01      	subs	r3, #1
 8005a66:	b29a      	uxth	r2, r3
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005a6c:	e042      	b.n	8005af4 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a70:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005a72:	68f8      	ldr	r0, [r7, #12]
 8005a74:	f000 fb00 	bl	8006078 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d001      	beq.n	8005a82 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e04c      	b.n	8005b1c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	691a      	ldr	r2, [r3, #16]
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a8c:	b2d2      	uxtb	r2, r2
 8005a8e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a94:	1c5a      	adds	r2, r3, #1
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a9e:	3b01      	subs	r3, #1
 8005aa0:	b29a      	uxth	r2, r3
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	3b01      	subs	r3, #1
 8005aae:	b29a      	uxth	r2, r3
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	695b      	ldr	r3, [r3, #20]
 8005aba:	f003 0304 	and.w	r3, r3, #4
 8005abe:	2b04      	cmp	r3, #4
 8005ac0:	d118      	bne.n	8005af4 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	691a      	ldr	r2, [r3, #16]
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005acc:	b2d2      	uxtb	r2, r2
 8005ace:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ad4:	1c5a      	adds	r2, r3, #1
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	b29a      	uxth	r2, r3
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005aea:	b29b      	uxth	r3, r3
 8005aec:	3b01      	subs	r3, #1
 8005aee:	b29a      	uxth	r2, r3
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	f47f aec2 	bne.w	8005882 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2220      	movs	r2, #32
 8005b02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2200      	movs	r2, #0
 8005b12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005b16:	2300      	movs	r3, #0
 8005b18:	e000      	b.n	8005b1c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005b1a:	2302      	movs	r3, #2
  }
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	3728      	adds	r7, #40	; 0x28
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bd80      	pop	{r7, pc}
 8005b24:	00010004 	.word	0x00010004

08005b28 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b088      	sub	sp, #32
 8005b2c:	af02      	add	r7, sp, #8
 8005b2e:	60f8      	str	r0, [r7, #12]
 8005b30:	607a      	str	r2, [r7, #4]
 8005b32:	603b      	str	r3, [r7, #0]
 8005b34:	460b      	mov	r3, r1
 8005b36:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b3c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	2b08      	cmp	r3, #8
 8005b42:	d006      	beq.n	8005b52 <I2C_MasterRequestWrite+0x2a>
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d003      	beq.n	8005b52 <I2C_MasterRequestWrite+0x2a>
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005b50:	d108      	bne.n	8005b64 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	681a      	ldr	r2, [r3, #0]
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b60:	601a      	str	r2, [r3, #0]
 8005b62:	e00b      	b.n	8005b7c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b68:	2b12      	cmp	r3, #18
 8005b6a:	d107      	bne.n	8005b7c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	681a      	ldr	r2, [r3, #0]
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b7a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	9300      	str	r3, [sp, #0]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005b88:	68f8      	ldr	r0, [r7, #12]
 8005b8a:	f000 f91d 	bl	8005dc8 <I2C_WaitOnFlagUntilTimeout>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d00d      	beq.n	8005bb0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ba2:	d103      	bne.n	8005bac <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005baa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005bac:	2303      	movs	r3, #3
 8005bae:	e035      	b.n	8005c1c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	691b      	ldr	r3, [r3, #16]
 8005bb4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005bb8:	d108      	bne.n	8005bcc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005bba:	897b      	ldrh	r3, [r7, #10]
 8005bbc:	b2db      	uxtb	r3, r3
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005bc8:	611a      	str	r2, [r3, #16]
 8005bca:	e01b      	b.n	8005c04 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005bcc:	897b      	ldrh	r3, [r7, #10]
 8005bce:	11db      	asrs	r3, r3, #7
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	f003 0306 	and.w	r3, r3, #6
 8005bd6:	b2db      	uxtb	r3, r3
 8005bd8:	f063 030f 	orn	r3, r3, #15
 8005bdc:	b2da      	uxtb	r2, r3
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	687a      	ldr	r2, [r7, #4]
 8005be8:	490e      	ldr	r1, [pc, #56]	; (8005c24 <I2C_MasterRequestWrite+0xfc>)
 8005bea:	68f8      	ldr	r0, [r7, #12]
 8005bec:	f000 f943 	bl	8005e76 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d001      	beq.n	8005bfa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	e010      	b.n	8005c1c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005bfa:	897b      	ldrh	r3, [r7, #10]
 8005bfc:	b2da      	uxtb	r2, r3
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	687a      	ldr	r2, [r7, #4]
 8005c08:	4907      	ldr	r1, [pc, #28]	; (8005c28 <I2C_MasterRequestWrite+0x100>)
 8005c0a:	68f8      	ldr	r0, [r7, #12]
 8005c0c:	f000 f933 	bl	8005e76 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c10:	4603      	mov	r3, r0
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d001      	beq.n	8005c1a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	e000      	b.n	8005c1c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005c1a:	2300      	movs	r3, #0
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	3718      	adds	r7, #24
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}
 8005c24:	00010008 	.word	0x00010008
 8005c28:	00010002 	.word	0x00010002

08005c2c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b088      	sub	sp, #32
 8005c30:	af02      	add	r7, sp, #8
 8005c32:	60f8      	str	r0, [r7, #12]
 8005c34:	607a      	str	r2, [r7, #4]
 8005c36:	603b      	str	r3, [r7, #0]
 8005c38:	460b      	mov	r3, r1
 8005c3a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c40:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005c50:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	2b08      	cmp	r3, #8
 8005c56:	d006      	beq.n	8005c66 <I2C_MasterRequestRead+0x3a>
 8005c58:	697b      	ldr	r3, [r7, #20]
 8005c5a:	2b01      	cmp	r3, #1
 8005c5c:	d003      	beq.n	8005c66 <I2C_MasterRequestRead+0x3a>
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005c64:	d108      	bne.n	8005c78 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c74:	601a      	str	r2, [r3, #0]
 8005c76:	e00b      	b.n	8005c90 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c7c:	2b11      	cmp	r3, #17
 8005c7e:	d107      	bne.n	8005c90 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c8e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	9300      	str	r3, [sp, #0]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005c9c:	68f8      	ldr	r0, [r7, #12]
 8005c9e:	f000 f893 	bl	8005dc8 <I2C_WaitOnFlagUntilTimeout>
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d00d      	beq.n	8005cc4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005cb6:	d103      	bne.n	8005cc0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005cbe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005cc0:	2303      	movs	r3, #3
 8005cc2:	e079      	b.n	8005db8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	691b      	ldr	r3, [r3, #16]
 8005cc8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005ccc:	d108      	bne.n	8005ce0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005cce:	897b      	ldrh	r3, [r7, #10]
 8005cd0:	b2db      	uxtb	r3, r3
 8005cd2:	f043 0301 	orr.w	r3, r3, #1
 8005cd6:	b2da      	uxtb	r2, r3
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	611a      	str	r2, [r3, #16]
 8005cde:	e05f      	b.n	8005da0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005ce0:	897b      	ldrh	r3, [r7, #10]
 8005ce2:	11db      	asrs	r3, r3, #7
 8005ce4:	b2db      	uxtb	r3, r3
 8005ce6:	f003 0306 	and.w	r3, r3, #6
 8005cea:	b2db      	uxtb	r3, r3
 8005cec:	f063 030f 	orn	r3, r3, #15
 8005cf0:	b2da      	uxtb	r2, r3
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	687a      	ldr	r2, [r7, #4]
 8005cfc:	4930      	ldr	r1, [pc, #192]	; (8005dc0 <I2C_MasterRequestRead+0x194>)
 8005cfe:	68f8      	ldr	r0, [r7, #12]
 8005d00:	f000 f8b9 	bl	8005e76 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d04:	4603      	mov	r3, r0
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d001      	beq.n	8005d0e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e054      	b.n	8005db8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005d0e:	897b      	ldrh	r3, [r7, #10]
 8005d10:	b2da      	uxtb	r2, r3
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	687a      	ldr	r2, [r7, #4]
 8005d1c:	4929      	ldr	r1, [pc, #164]	; (8005dc4 <I2C_MasterRequestRead+0x198>)
 8005d1e:	68f8      	ldr	r0, [r7, #12]
 8005d20:	f000 f8a9 	bl	8005e76 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d24:	4603      	mov	r3, r0
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d001      	beq.n	8005d2e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e044      	b.n	8005db8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d2e:	2300      	movs	r3, #0
 8005d30:	613b      	str	r3, [r7, #16]
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	695b      	ldr	r3, [r3, #20]
 8005d38:	613b      	str	r3, [r7, #16]
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	699b      	ldr	r3, [r3, #24]
 8005d40:	613b      	str	r3, [r7, #16]
 8005d42:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	681a      	ldr	r2, [r3, #0]
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d52:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	9300      	str	r3, [sp, #0]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005d60:	68f8      	ldr	r0, [r7, #12]
 8005d62:	f000 f831 	bl	8005dc8 <I2C_WaitOnFlagUntilTimeout>
 8005d66:	4603      	mov	r3, r0
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d00d      	beq.n	8005d88 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d7a:	d103      	bne.n	8005d84 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d82:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005d84:	2303      	movs	r3, #3
 8005d86:	e017      	b.n	8005db8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005d88:	897b      	ldrh	r3, [r7, #10]
 8005d8a:	11db      	asrs	r3, r3, #7
 8005d8c:	b2db      	uxtb	r3, r3
 8005d8e:	f003 0306 	and.w	r3, r3, #6
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	f063 030e 	orn	r3, r3, #14
 8005d98:	b2da      	uxtb	r2, r3
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	4907      	ldr	r1, [pc, #28]	; (8005dc4 <I2C_MasterRequestRead+0x198>)
 8005da6:	68f8      	ldr	r0, [r7, #12]
 8005da8:	f000 f865 	bl	8005e76 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005dac:	4603      	mov	r3, r0
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d001      	beq.n	8005db6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005db2:	2301      	movs	r3, #1
 8005db4:	e000      	b.n	8005db8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005db6:	2300      	movs	r3, #0
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	3718      	adds	r7, #24
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}
 8005dc0:	00010008 	.word	0x00010008
 8005dc4:	00010002 	.word	0x00010002

08005dc8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b084      	sub	sp, #16
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	60f8      	str	r0, [r7, #12]
 8005dd0:	60b9      	str	r1, [r7, #8]
 8005dd2:	603b      	str	r3, [r7, #0]
 8005dd4:	4613      	mov	r3, r2
 8005dd6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005dd8:	e025      	b.n	8005e26 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005de0:	d021      	beq.n	8005e26 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005de2:	f7fd ffa9 	bl	8003d38 <HAL_GetTick>
 8005de6:	4602      	mov	r2, r0
 8005de8:	69bb      	ldr	r3, [r7, #24]
 8005dea:	1ad3      	subs	r3, r2, r3
 8005dec:	683a      	ldr	r2, [r7, #0]
 8005dee:	429a      	cmp	r2, r3
 8005df0:	d302      	bcc.n	8005df8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d116      	bne.n	8005e26 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2220      	movs	r2, #32
 8005e02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e12:	f043 0220 	orr.w	r2, r3, #32
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	e023      	b.n	8005e6e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e26:	68bb      	ldr	r3, [r7, #8]
 8005e28:	0c1b      	lsrs	r3, r3, #16
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	d10d      	bne.n	8005e4c <I2C_WaitOnFlagUntilTimeout+0x84>
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	695b      	ldr	r3, [r3, #20]
 8005e36:	43da      	mvns	r2, r3
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	4013      	ands	r3, r2
 8005e3c:	b29b      	uxth	r3, r3
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	bf0c      	ite	eq
 8005e42:	2301      	moveq	r3, #1
 8005e44:	2300      	movne	r3, #0
 8005e46:	b2db      	uxtb	r3, r3
 8005e48:	461a      	mov	r2, r3
 8005e4a:	e00c      	b.n	8005e66 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	699b      	ldr	r3, [r3, #24]
 8005e52:	43da      	mvns	r2, r3
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	4013      	ands	r3, r2
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	bf0c      	ite	eq
 8005e5e:	2301      	moveq	r3, #1
 8005e60:	2300      	movne	r3, #0
 8005e62:	b2db      	uxtb	r3, r3
 8005e64:	461a      	mov	r2, r3
 8005e66:	79fb      	ldrb	r3, [r7, #7]
 8005e68:	429a      	cmp	r2, r3
 8005e6a:	d0b6      	beq.n	8005dda <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005e6c:	2300      	movs	r3, #0
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3710      	adds	r7, #16
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}

08005e76 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005e76:	b580      	push	{r7, lr}
 8005e78:	b084      	sub	sp, #16
 8005e7a:	af00      	add	r7, sp, #0
 8005e7c:	60f8      	str	r0, [r7, #12]
 8005e7e:	60b9      	str	r1, [r7, #8]
 8005e80:	607a      	str	r2, [r7, #4]
 8005e82:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005e84:	e051      	b.n	8005f2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	695b      	ldr	r3, [r3, #20]
 8005e8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e94:	d123      	bne.n	8005ede <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ea4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005eae:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2220      	movs	r2, #32
 8005eba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eca:	f043 0204 	orr.w	r2, r3, #4
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005eda:	2301      	movs	r3, #1
 8005edc:	e046      	b.n	8005f6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ee4:	d021      	beq.n	8005f2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ee6:	f7fd ff27 	bl	8003d38 <HAL_GetTick>
 8005eea:	4602      	mov	r2, r0
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	1ad3      	subs	r3, r2, r3
 8005ef0:	687a      	ldr	r2, [r7, #4]
 8005ef2:	429a      	cmp	r2, r3
 8005ef4:	d302      	bcc.n	8005efc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d116      	bne.n	8005f2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2200      	movs	r2, #0
 8005f00:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	2220      	movs	r2, #32
 8005f06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f16:	f043 0220 	orr.w	r2, r3, #32
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2200      	movs	r2, #0
 8005f22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005f26:	2301      	movs	r3, #1
 8005f28:	e020      	b.n	8005f6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	0c1b      	lsrs	r3, r3, #16
 8005f2e:	b2db      	uxtb	r3, r3
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	d10c      	bne.n	8005f4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	695b      	ldr	r3, [r3, #20]
 8005f3a:	43da      	mvns	r2, r3
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	4013      	ands	r3, r2
 8005f40:	b29b      	uxth	r3, r3
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	bf14      	ite	ne
 8005f46:	2301      	movne	r3, #1
 8005f48:	2300      	moveq	r3, #0
 8005f4a:	b2db      	uxtb	r3, r3
 8005f4c:	e00b      	b.n	8005f66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	699b      	ldr	r3, [r3, #24]
 8005f54:	43da      	mvns	r2, r3
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	4013      	ands	r3, r2
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	bf14      	ite	ne
 8005f60:	2301      	movne	r3, #1
 8005f62:	2300      	moveq	r3, #0
 8005f64:	b2db      	uxtb	r3, r3
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d18d      	bne.n	8005e86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005f6a:	2300      	movs	r3, #0
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3710      	adds	r7, #16
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}

08005f74 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b084      	sub	sp, #16
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	60f8      	str	r0, [r7, #12]
 8005f7c:	60b9      	str	r1, [r7, #8]
 8005f7e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005f80:	e02d      	b.n	8005fde <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005f82:	68f8      	ldr	r0, [r7, #12]
 8005f84:	f000 f8ce 	bl	8006124 <I2C_IsAcknowledgeFailed>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d001      	beq.n	8005f92 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	e02d      	b.n	8005fee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f98:	d021      	beq.n	8005fde <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f9a:	f7fd fecd 	bl	8003d38 <HAL_GetTick>
 8005f9e:	4602      	mov	r2, r0
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	1ad3      	subs	r3, r2, r3
 8005fa4:	68ba      	ldr	r2, [r7, #8]
 8005fa6:	429a      	cmp	r2, r3
 8005fa8:	d302      	bcc.n	8005fb0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d116      	bne.n	8005fde <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2220      	movs	r2, #32
 8005fba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fca:	f043 0220 	orr.w	r2, r3, #32
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e007      	b.n	8005fee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	695b      	ldr	r3, [r3, #20]
 8005fe4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fe8:	2b80      	cmp	r3, #128	; 0x80
 8005fea:	d1ca      	bne.n	8005f82 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005fec:	2300      	movs	r3, #0
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	3710      	adds	r7, #16
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}

08005ff6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ff6:	b580      	push	{r7, lr}
 8005ff8:	b084      	sub	sp, #16
 8005ffa:	af00      	add	r7, sp, #0
 8005ffc:	60f8      	str	r0, [r7, #12]
 8005ffe:	60b9      	str	r1, [r7, #8]
 8006000:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006002:	e02d      	b.n	8006060 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006004:	68f8      	ldr	r0, [r7, #12]
 8006006:	f000 f88d 	bl	8006124 <I2C_IsAcknowledgeFailed>
 800600a:	4603      	mov	r3, r0
 800600c:	2b00      	cmp	r3, #0
 800600e:	d001      	beq.n	8006014 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006010:	2301      	movs	r3, #1
 8006012:	e02d      	b.n	8006070 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	f1b3 3fff 	cmp.w	r3, #4294967295
 800601a:	d021      	beq.n	8006060 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800601c:	f7fd fe8c 	bl	8003d38 <HAL_GetTick>
 8006020:	4602      	mov	r2, r0
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	1ad3      	subs	r3, r2, r3
 8006026:	68ba      	ldr	r2, [r7, #8]
 8006028:	429a      	cmp	r2, r3
 800602a:	d302      	bcc.n	8006032 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d116      	bne.n	8006060 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2200      	movs	r2, #0
 8006036:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	2220      	movs	r2, #32
 800603c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2200      	movs	r2, #0
 8006044:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800604c:	f043 0220 	orr.w	r2, r3, #32
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2200      	movs	r2, #0
 8006058:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800605c:	2301      	movs	r3, #1
 800605e:	e007      	b.n	8006070 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	695b      	ldr	r3, [r3, #20]
 8006066:	f003 0304 	and.w	r3, r3, #4
 800606a:	2b04      	cmp	r3, #4
 800606c:	d1ca      	bne.n	8006004 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800606e:	2300      	movs	r3, #0
}
 8006070:	4618      	mov	r0, r3
 8006072:	3710      	adds	r7, #16
 8006074:	46bd      	mov	sp, r7
 8006076:	bd80      	pop	{r7, pc}

08006078 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b084      	sub	sp, #16
 800607c:	af00      	add	r7, sp, #0
 800607e:	60f8      	str	r0, [r7, #12]
 8006080:	60b9      	str	r1, [r7, #8]
 8006082:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006084:	e042      	b.n	800610c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	695b      	ldr	r3, [r3, #20]
 800608c:	f003 0310 	and.w	r3, r3, #16
 8006090:	2b10      	cmp	r3, #16
 8006092:	d119      	bne.n	80060c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f06f 0210 	mvn.w	r2, #16
 800609c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2200      	movs	r2, #0
 80060a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2220      	movs	r2, #32
 80060a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2200      	movs	r2, #0
 80060b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2200      	movs	r2, #0
 80060c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80060c4:	2301      	movs	r3, #1
 80060c6:	e029      	b.n	800611c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060c8:	f7fd fe36 	bl	8003d38 <HAL_GetTick>
 80060cc:	4602      	mov	r2, r0
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	1ad3      	subs	r3, r2, r3
 80060d2:	68ba      	ldr	r2, [r7, #8]
 80060d4:	429a      	cmp	r2, r3
 80060d6:	d302      	bcc.n	80060de <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d116      	bne.n	800610c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2200      	movs	r2, #0
 80060e2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	2220      	movs	r2, #32
 80060e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	2200      	movs	r2, #0
 80060f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060f8:	f043 0220 	orr.w	r2, r3, #32
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2200      	movs	r2, #0
 8006104:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006108:	2301      	movs	r3, #1
 800610a:	e007      	b.n	800611c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	695b      	ldr	r3, [r3, #20]
 8006112:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006116:	2b40      	cmp	r3, #64	; 0x40
 8006118:	d1b5      	bne.n	8006086 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800611a:	2300      	movs	r3, #0
}
 800611c:	4618      	mov	r0, r3
 800611e:	3710      	adds	r7, #16
 8006120:	46bd      	mov	sp, r7
 8006122:	bd80      	pop	{r7, pc}

08006124 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006124:	b480      	push	{r7}
 8006126:	b083      	sub	sp, #12
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	695b      	ldr	r3, [r3, #20]
 8006132:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006136:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800613a:	d11b      	bne.n	8006174 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006144:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2200      	movs	r2, #0
 800614a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2220      	movs	r2, #32
 8006150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2200      	movs	r2, #0
 8006158:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006160:	f043 0204 	orr.w	r2, r3, #4
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2200      	movs	r2, #0
 800616c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006170:	2301      	movs	r3, #1
 8006172:	e000      	b.n	8006176 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006174:	2300      	movs	r3, #0
}
 8006176:	4618      	mov	r0, r3
 8006178:	370c      	adds	r7, #12
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr
	...

08006184 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b082      	sub	sp, #8
 8006188:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800618a:	2300      	movs	r3, #0
 800618c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800618e:	2300      	movs	r3, #0
 8006190:	603b      	str	r3, [r7, #0]
 8006192:	4b20      	ldr	r3, [pc, #128]	; (8006214 <HAL_PWREx_EnableOverDrive+0x90>)
 8006194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006196:	4a1f      	ldr	r2, [pc, #124]	; (8006214 <HAL_PWREx_EnableOverDrive+0x90>)
 8006198:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800619c:	6413      	str	r3, [r2, #64]	; 0x40
 800619e:	4b1d      	ldr	r3, [pc, #116]	; (8006214 <HAL_PWREx_EnableOverDrive+0x90>)
 80061a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061a6:	603b      	str	r3, [r7, #0]
 80061a8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80061aa:	4b1b      	ldr	r3, [pc, #108]	; (8006218 <HAL_PWREx_EnableOverDrive+0x94>)
 80061ac:	2201      	movs	r2, #1
 80061ae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80061b0:	f7fd fdc2 	bl	8003d38 <HAL_GetTick>
 80061b4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80061b6:	e009      	b.n	80061cc <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80061b8:	f7fd fdbe 	bl	8003d38 <HAL_GetTick>
 80061bc:	4602      	mov	r2, r0
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	1ad3      	subs	r3, r2, r3
 80061c2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80061c6:	d901      	bls.n	80061cc <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80061c8:	2303      	movs	r3, #3
 80061ca:	e01f      	b.n	800620c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80061cc:	4b13      	ldr	r3, [pc, #76]	; (800621c <HAL_PWREx_EnableOverDrive+0x98>)
 80061ce:	685b      	ldr	r3, [r3, #4]
 80061d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061d8:	d1ee      	bne.n	80061b8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80061da:	4b11      	ldr	r3, [pc, #68]	; (8006220 <HAL_PWREx_EnableOverDrive+0x9c>)
 80061dc:	2201      	movs	r2, #1
 80061de:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80061e0:	f7fd fdaa 	bl	8003d38 <HAL_GetTick>
 80061e4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80061e6:	e009      	b.n	80061fc <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80061e8:	f7fd fda6 	bl	8003d38 <HAL_GetTick>
 80061ec:	4602      	mov	r2, r0
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	1ad3      	subs	r3, r2, r3
 80061f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80061f6:	d901      	bls.n	80061fc <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80061f8:	2303      	movs	r3, #3
 80061fa:	e007      	b.n	800620c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80061fc:	4b07      	ldr	r3, [pc, #28]	; (800621c <HAL_PWREx_EnableOverDrive+0x98>)
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006204:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006208:	d1ee      	bne.n	80061e8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800620a:	2300      	movs	r3, #0
}
 800620c:	4618      	mov	r0, r3
 800620e:	3708      	adds	r7, #8
 8006210:	46bd      	mov	sp, r7
 8006212:	bd80      	pop	{r7, pc}
 8006214:	40023800 	.word	0x40023800
 8006218:	420e0040 	.word	0x420e0040
 800621c:	40007000 	.word	0x40007000
 8006220:	420e0044 	.word	0x420e0044

08006224 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b084      	sub	sp, #16
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
 800622c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d101      	bne.n	8006238 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	e0cc      	b.n	80063d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006238:	4b68      	ldr	r3, [pc, #416]	; (80063dc <HAL_RCC_ClockConfig+0x1b8>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f003 030f 	and.w	r3, r3, #15
 8006240:	683a      	ldr	r2, [r7, #0]
 8006242:	429a      	cmp	r2, r3
 8006244:	d90c      	bls.n	8006260 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006246:	4b65      	ldr	r3, [pc, #404]	; (80063dc <HAL_RCC_ClockConfig+0x1b8>)
 8006248:	683a      	ldr	r2, [r7, #0]
 800624a:	b2d2      	uxtb	r2, r2
 800624c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800624e:	4b63      	ldr	r3, [pc, #396]	; (80063dc <HAL_RCC_ClockConfig+0x1b8>)
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f003 030f 	and.w	r3, r3, #15
 8006256:	683a      	ldr	r2, [r7, #0]
 8006258:	429a      	cmp	r2, r3
 800625a:	d001      	beq.n	8006260 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800625c:	2301      	movs	r3, #1
 800625e:	e0b8      	b.n	80063d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f003 0302 	and.w	r3, r3, #2
 8006268:	2b00      	cmp	r3, #0
 800626a:	d020      	beq.n	80062ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f003 0304 	and.w	r3, r3, #4
 8006274:	2b00      	cmp	r3, #0
 8006276:	d005      	beq.n	8006284 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006278:	4b59      	ldr	r3, [pc, #356]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	4a58      	ldr	r2, [pc, #352]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 800627e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006282:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f003 0308 	and.w	r3, r3, #8
 800628c:	2b00      	cmp	r3, #0
 800628e:	d005      	beq.n	800629c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006290:	4b53      	ldr	r3, [pc, #332]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006292:	689b      	ldr	r3, [r3, #8]
 8006294:	4a52      	ldr	r2, [pc, #328]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006296:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800629a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800629c:	4b50      	ldr	r3, [pc, #320]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	689b      	ldr	r3, [r3, #8]
 80062a8:	494d      	ldr	r1, [pc, #308]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 80062aa:	4313      	orrs	r3, r2
 80062ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f003 0301 	and.w	r3, r3, #1
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d044      	beq.n	8006344 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d107      	bne.n	80062d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062c2:	4b47      	ldr	r3, [pc, #284]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d119      	bne.n	8006302 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062ce:	2301      	movs	r3, #1
 80062d0:	e07f      	b.n	80063d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	2b02      	cmp	r3, #2
 80062d8:	d003      	beq.n	80062e2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80062de:	2b03      	cmp	r3, #3
 80062e0:	d107      	bne.n	80062f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80062e2:	4b3f      	ldr	r3, [pc, #252]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d109      	bne.n	8006302 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062ee:	2301      	movs	r3, #1
 80062f0:	e06f      	b.n	80063d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062f2:	4b3b      	ldr	r3, [pc, #236]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f003 0302 	and.w	r3, r3, #2
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d101      	bne.n	8006302 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062fe:	2301      	movs	r3, #1
 8006300:	e067      	b.n	80063d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006302:	4b37      	ldr	r3, [pc, #220]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	f023 0203 	bic.w	r2, r3, #3
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	4934      	ldr	r1, [pc, #208]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006310:	4313      	orrs	r3, r2
 8006312:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006314:	f7fd fd10 	bl	8003d38 <HAL_GetTick>
 8006318:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800631a:	e00a      	b.n	8006332 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800631c:	f7fd fd0c 	bl	8003d38 <HAL_GetTick>
 8006320:	4602      	mov	r2, r0
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	1ad3      	subs	r3, r2, r3
 8006326:	f241 3288 	movw	r2, #5000	; 0x1388
 800632a:	4293      	cmp	r3, r2
 800632c:	d901      	bls.n	8006332 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800632e:	2303      	movs	r3, #3
 8006330:	e04f      	b.n	80063d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006332:	4b2b      	ldr	r3, [pc, #172]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006334:	689b      	ldr	r3, [r3, #8]
 8006336:	f003 020c 	and.w	r2, r3, #12
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	429a      	cmp	r2, r3
 8006342:	d1eb      	bne.n	800631c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006344:	4b25      	ldr	r3, [pc, #148]	; (80063dc <HAL_RCC_ClockConfig+0x1b8>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f003 030f 	and.w	r3, r3, #15
 800634c:	683a      	ldr	r2, [r7, #0]
 800634e:	429a      	cmp	r2, r3
 8006350:	d20c      	bcs.n	800636c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006352:	4b22      	ldr	r3, [pc, #136]	; (80063dc <HAL_RCC_ClockConfig+0x1b8>)
 8006354:	683a      	ldr	r2, [r7, #0]
 8006356:	b2d2      	uxtb	r2, r2
 8006358:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800635a:	4b20      	ldr	r3, [pc, #128]	; (80063dc <HAL_RCC_ClockConfig+0x1b8>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f003 030f 	and.w	r3, r3, #15
 8006362:	683a      	ldr	r2, [r7, #0]
 8006364:	429a      	cmp	r2, r3
 8006366:	d001      	beq.n	800636c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006368:	2301      	movs	r3, #1
 800636a:	e032      	b.n	80063d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f003 0304 	and.w	r3, r3, #4
 8006374:	2b00      	cmp	r3, #0
 8006376:	d008      	beq.n	800638a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006378:	4b19      	ldr	r3, [pc, #100]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	68db      	ldr	r3, [r3, #12]
 8006384:	4916      	ldr	r1, [pc, #88]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006386:	4313      	orrs	r3, r2
 8006388:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f003 0308 	and.w	r3, r3, #8
 8006392:	2b00      	cmp	r3, #0
 8006394:	d009      	beq.n	80063aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006396:	4b12      	ldr	r3, [pc, #72]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006398:	689b      	ldr	r3, [r3, #8]
 800639a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	691b      	ldr	r3, [r3, #16]
 80063a2:	00db      	lsls	r3, r3, #3
 80063a4:	490e      	ldr	r1, [pc, #56]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 80063a6:	4313      	orrs	r3, r2
 80063a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80063aa:	f000 f855 	bl	8006458 <HAL_RCC_GetSysClockFreq>
 80063ae:	4602      	mov	r2, r0
 80063b0:	4b0b      	ldr	r3, [pc, #44]	; (80063e0 <HAL_RCC_ClockConfig+0x1bc>)
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	091b      	lsrs	r3, r3, #4
 80063b6:	f003 030f 	and.w	r3, r3, #15
 80063ba:	490a      	ldr	r1, [pc, #40]	; (80063e4 <HAL_RCC_ClockConfig+0x1c0>)
 80063bc:	5ccb      	ldrb	r3, [r1, r3]
 80063be:	fa22 f303 	lsr.w	r3, r2, r3
 80063c2:	4a09      	ldr	r2, [pc, #36]	; (80063e8 <HAL_RCC_ClockConfig+0x1c4>)
 80063c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80063c6:	4b09      	ldr	r3, [pc, #36]	; (80063ec <HAL_RCC_ClockConfig+0x1c8>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4618      	mov	r0, r3
 80063cc:	f7fd fc70 	bl	8003cb0 <HAL_InitTick>

  return HAL_OK;
 80063d0:	2300      	movs	r3, #0
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3710      	adds	r7, #16
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}
 80063da:	bf00      	nop
 80063dc:	40023c00 	.word	0x40023c00
 80063e0:	40023800 	.word	0x40023800
 80063e4:	0800cf30 	.word	0x0800cf30
 80063e8:	2000000c 	.word	0x2000000c
 80063ec:	20000010 	.word	0x20000010

080063f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80063f0:	b480      	push	{r7}
 80063f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80063f4:	4b03      	ldr	r3, [pc, #12]	; (8006404 <HAL_RCC_GetHCLKFreq+0x14>)
 80063f6:	681b      	ldr	r3, [r3, #0]
}
 80063f8:	4618      	mov	r0, r3
 80063fa:	46bd      	mov	sp, r7
 80063fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006400:	4770      	bx	lr
 8006402:	bf00      	nop
 8006404:	2000000c 	.word	0x2000000c

08006408 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800640c:	f7ff fff0 	bl	80063f0 <HAL_RCC_GetHCLKFreq>
 8006410:	4602      	mov	r2, r0
 8006412:	4b05      	ldr	r3, [pc, #20]	; (8006428 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006414:	689b      	ldr	r3, [r3, #8]
 8006416:	0a9b      	lsrs	r3, r3, #10
 8006418:	f003 0307 	and.w	r3, r3, #7
 800641c:	4903      	ldr	r1, [pc, #12]	; (800642c <HAL_RCC_GetPCLK1Freq+0x24>)
 800641e:	5ccb      	ldrb	r3, [r1, r3]
 8006420:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006424:	4618      	mov	r0, r3
 8006426:	bd80      	pop	{r7, pc}
 8006428:	40023800 	.word	0x40023800
 800642c:	0800cf40 	.word	0x0800cf40

08006430 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006434:	f7ff ffdc 	bl	80063f0 <HAL_RCC_GetHCLKFreq>
 8006438:	4602      	mov	r2, r0
 800643a:	4b05      	ldr	r3, [pc, #20]	; (8006450 <HAL_RCC_GetPCLK2Freq+0x20>)
 800643c:	689b      	ldr	r3, [r3, #8]
 800643e:	0b5b      	lsrs	r3, r3, #13
 8006440:	f003 0307 	and.w	r3, r3, #7
 8006444:	4903      	ldr	r1, [pc, #12]	; (8006454 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006446:	5ccb      	ldrb	r3, [r1, r3]
 8006448:	fa22 f303 	lsr.w	r3, r2, r3
}
 800644c:	4618      	mov	r0, r3
 800644e:	bd80      	pop	{r7, pc}
 8006450:	40023800 	.word	0x40023800
 8006454:	0800cf40 	.word	0x0800cf40

08006458 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006458:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800645c:	b0a6      	sub	sp, #152	; 0x98
 800645e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006460:	2300      	movs	r3, #0
 8006462:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 8006466:	2300      	movs	r3, #0
 8006468:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 800646c:	2300      	movs	r3, #0
 800646e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 8006472:	2300      	movs	r3, #0
 8006474:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 8006478:	2300      	movs	r3, #0
 800647a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800647e:	4bc8      	ldr	r3, [pc, #800]	; (80067a0 <HAL_RCC_GetSysClockFreq+0x348>)
 8006480:	689b      	ldr	r3, [r3, #8]
 8006482:	f003 030c 	and.w	r3, r3, #12
 8006486:	2b0c      	cmp	r3, #12
 8006488:	f200 817e 	bhi.w	8006788 <HAL_RCC_GetSysClockFreq+0x330>
 800648c:	a201      	add	r2, pc, #4	; (adr r2, 8006494 <HAL_RCC_GetSysClockFreq+0x3c>)
 800648e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006492:	bf00      	nop
 8006494:	080064c9 	.word	0x080064c9
 8006498:	08006789 	.word	0x08006789
 800649c:	08006789 	.word	0x08006789
 80064a0:	08006789 	.word	0x08006789
 80064a4:	080064d1 	.word	0x080064d1
 80064a8:	08006789 	.word	0x08006789
 80064ac:	08006789 	.word	0x08006789
 80064b0:	08006789 	.word	0x08006789
 80064b4:	080064d9 	.word	0x080064d9
 80064b8:	08006789 	.word	0x08006789
 80064bc:	08006789 	.word	0x08006789
 80064c0:	08006789 	.word	0x08006789
 80064c4:	08006643 	.word	0x08006643
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80064c8:	4bb6      	ldr	r3, [pc, #728]	; (80067a4 <HAL_RCC_GetSysClockFreq+0x34c>)
 80064ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 80064ce:	e15f      	b.n	8006790 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80064d0:	4bb5      	ldr	r3, [pc, #724]	; (80067a8 <HAL_RCC_GetSysClockFreq+0x350>)
 80064d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80064d6:	e15b      	b.n	8006790 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80064d8:	4bb1      	ldr	r3, [pc, #708]	; (80067a0 <HAL_RCC_GetSysClockFreq+0x348>)
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80064e0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80064e4:	4bae      	ldr	r3, [pc, #696]	; (80067a0 <HAL_RCC_GetSysClockFreq+0x348>)
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d031      	beq.n	8006554 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80064f0:	4bab      	ldr	r3, [pc, #684]	; (80067a0 <HAL_RCC_GetSysClockFreq+0x348>)
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	099b      	lsrs	r3, r3, #6
 80064f6:	2200      	movs	r2, #0
 80064f8:	66bb      	str	r3, [r7, #104]	; 0x68
 80064fa:	66fa      	str	r2, [r7, #108]	; 0x6c
 80064fc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80064fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006502:	663b      	str	r3, [r7, #96]	; 0x60
 8006504:	2300      	movs	r3, #0
 8006506:	667b      	str	r3, [r7, #100]	; 0x64
 8006508:	4ba7      	ldr	r3, [pc, #668]	; (80067a8 <HAL_RCC_GetSysClockFreq+0x350>)
 800650a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800650e:	462a      	mov	r2, r5
 8006510:	fb03 f202 	mul.w	r2, r3, r2
 8006514:	2300      	movs	r3, #0
 8006516:	4621      	mov	r1, r4
 8006518:	fb01 f303 	mul.w	r3, r1, r3
 800651c:	4413      	add	r3, r2
 800651e:	4aa2      	ldr	r2, [pc, #648]	; (80067a8 <HAL_RCC_GetSysClockFreq+0x350>)
 8006520:	4621      	mov	r1, r4
 8006522:	fba1 1202 	umull	r1, r2, r1, r2
 8006526:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006528:	460a      	mov	r2, r1
 800652a:	67ba      	str	r2, [r7, #120]	; 0x78
 800652c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800652e:	4413      	add	r3, r2
 8006530:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006532:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006536:	2200      	movs	r2, #0
 8006538:	65bb      	str	r3, [r7, #88]	; 0x58
 800653a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800653c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006540:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8006544:	f7fa fbc0 	bl	8000cc8 <__aeabi_uldivmod>
 8006548:	4602      	mov	r2, r0
 800654a:	460b      	mov	r3, r1
 800654c:	4613      	mov	r3, r2
 800654e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006552:	e064      	b.n	800661e <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006554:	4b92      	ldr	r3, [pc, #584]	; (80067a0 <HAL_RCC_GetSysClockFreq+0x348>)
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	099b      	lsrs	r3, r3, #6
 800655a:	2200      	movs	r2, #0
 800655c:	653b      	str	r3, [r7, #80]	; 0x50
 800655e:	657a      	str	r2, [r7, #84]	; 0x54
 8006560:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006562:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006566:	64bb      	str	r3, [r7, #72]	; 0x48
 8006568:	2300      	movs	r3, #0
 800656a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800656c:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8006570:	4622      	mov	r2, r4
 8006572:	462b      	mov	r3, r5
 8006574:	f04f 0000 	mov.w	r0, #0
 8006578:	f04f 0100 	mov.w	r1, #0
 800657c:	0159      	lsls	r1, r3, #5
 800657e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006582:	0150      	lsls	r0, r2, #5
 8006584:	4602      	mov	r2, r0
 8006586:	460b      	mov	r3, r1
 8006588:	4621      	mov	r1, r4
 800658a:	1a51      	subs	r1, r2, r1
 800658c:	6139      	str	r1, [r7, #16]
 800658e:	4629      	mov	r1, r5
 8006590:	eb63 0301 	sbc.w	r3, r3, r1
 8006594:	617b      	str	r3, [r7, #20]
 8006596:	f04f 0200 	mov.w	r2, #0
 800659a:	f04f 0300 	mov.w	r3, #0
 800659e:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80065a2:	4659      	mov	r1, fp
 80065a4:	018b      	lsls	r3, r1, #6
 80065a6:	4651      	mov	r1, sl
 80065a8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80065ac:	4651      	mov	r1, sl
 80065ae:	018a      	lsls	r2, r1, #6
 80065b0:	4651      	mov	r1, sl
 80065b2:	ebb2 0801 	subs.w	r8, r2, r1
 80065b6:	4659      	mov	r1, fp
 80065b8:	eb63 0901 	sbc.w	r9, r3, r1
 80065bc:	f04f 0200 	mov.w	r2, #0
 80065c0:	f04f 0300 	mov.w	r3, #0
 80065c4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80065c8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80065cc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80065d0:	4690      	mov	r8, r2
 80065d2:	4699      	mov	r9, r3
 80065d4:	4623      	mov	r3, r4
 80065d6:	eb18 0303 	adds.w	r3, r8, r3
 80065da:	60bb      	str	r3, [r7, #8]
 80065dc:	462b      	mov	r3, r5
 80065de:	eb49 0303 	adc.w	r3, r9, r3
 80065e2:	60fb      	str	r3, [r7, #12]
 80065e4:	f04f 0200 	mov.w	r2, #0
 80065e8:	f04f 0300 	mov.w	r3, #0
 80065ec:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80065f0:	4629      	mov	r1, r5
 80065f2:	028b      	lsls	r3, r1, #10
 80065f4:	4621      	mov	r1, r4
 80065f6:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80065fa:	4621      	mov	r1, r4
 80065fc:	028a      	lsls	r2, r1, #10
 80065fe:	4610      	mov	r0, r2
 8006600:	4619      	mov	r1, r3
 8006602:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006606:	2200      	movs	r2, #0
 8006608:	643b      	str	r3, [r7, #64]	; 0x40
 800660a:	647a      	str	r2, [r7, #68]	; 0x44
 800660c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006610:	f7fa fb5a 	bl	8000cc8 <__aeabi_uldivmod>
 8006614:	4602      	mov	r2, r0
 8006616:	460b      	mov	r3, r1
 8006618:	4613      	mov	r3, r2
 800661a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800661e:	4b60      	ldr	r3, [pc, #384]	; (80067a0 <HAL_RCC_GetSysClockFreq+0x348>)
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	0c1b      	lsrs	r3, r3, #16
 8006624:	f003 0303 	and.w	r3, r3, #3
 8006628:	3301      	adds	r3, #1
 800662a:	005b      	lsls	r3, r3, #1
 800662c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 8006630:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006634:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006638:	fbb2 f3f3 	udiv	r3, r2, r3
 800663c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8006640:	e0a6      	b.n	8006790 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006642:	4b57      	ldr	r3, [pc, #348]	; (80067a0 <HAL_RCC_GetSysClockFreq+0x348>)
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800664a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800664e:	4b54      	ldr	r3, [pc, #336]	; (80067a0 <HAL_RCC_GetSysClockFreq+0x348>)
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006656:	2b00      	cmp	r3, #0
 8006658:	d02a      	beq.n	80066b0 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800665a:	4b51      	ldr	r3, [pc, #324]	; (80067a0 <HAL_RCC_GetSysClockFreq+0x348>)
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	099b      	lsrs	r3, r3, #6
 8006660:	2200      	movs	r2, #0
 8006662:	63bb      	str	r3, [r7, #56]	; 0x38
 8006664:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006666:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006668:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800666c:	2100      	movs	r1, #0
 800666e:	4b4e      	ldr	r3, [pc, #312]	; (80067a8 <HAL_RCC_GetSysClockFreq+0x350>)
 8006670:	fb03 f201 	mul.w	r2, r3, r1
 8006674:	2300      	movs	r3, #0
 8006676:	fb00 f303 	mul.w	r3, r0, r3
 800667a:	4413      	add	r3, r2
 800667c:	4a4a      	ldr	r2, [pc, #296]	; (80067a8 <HAL_RCC_GetSysClockFreq+0x350>)
 800667e:	fba0 1202 	umull	r1, r2, r0, r2
 8006682:	677a      	str	r2, [r7, #116]	; 0x74
 8006684:	460a      	mov	r2, r1
 8006686:	673a      	str	r2, [r7, #112]	; 0x70
 8006688:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800668a:	4413      	add	r3, r2
 800668c:	677b      	str	r3, [r7, #116]	; 0x74
 800668e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006692:	2200      	movs	r2, #0
 8006694:	633b      	str	r3, [r7, #48]	; 0x30
 8006696:	637a      	str	r2, [r7, #52]	; 0x34
 8006698:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800669c:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80066a0:	f7fa fb12 	bl	8000cc8 <__aeabi_uldivmod>
 80066a4:	4602      	mov	r2, r0
 80066a6:	460b      	mov	r3, r1
 80066a8:	4613      	mov	r3, r2
 80066aa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80066ae:	e05b      	b.n	8006768 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80066b0:	4b3b      	ldr	r3, [pc, #236]	; (80067a0 <HAL_RCC_GetSysClockFreq+0x348>)
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	099b      	lsrs	r3, r3, #6
 80066b6:	2200      	movs	r2, #0
 80066b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80066ba:	62fa      	str	r2, [r7, #44]	; 0x2c
 80066bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066c2:	623b      	str	r3, [r7, #32]
 80066c4:	2300      	movs	r3, #0
 80066c6:	627b      	str	r3, [r7, #36]	; 0x24
 80066c8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80066cc:	4642      	mov	r2, r8
 80066ce:	464b      	mov	r3, r9
 80066d0:	f04f 0000 	mov.w	r0, #0
 80066d4:	f04f 0100 	mov.w	r1, #0
 80066d8:	0159      	lsls	r1, r3, #5
 80066da:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80066de:	0150      	lsls	r0, r2, #5
 80066e0:	4602      	mov	r2, r0
 80066e2:	460b      	mov	r3, r1
 80066e4:	4641      	mov	r1, r8
 80066e6:	ebb2 0a01 	subs.w	sl, r2, r1
 80066ea:	4649      	mov	r1, r9
 80066ec:	eb63 0b01 	sbc.w	fp, r3, r1
 80066f0:	f04f 0200 	mov.w	r2, #0
 80066f4:	f04f 0300 	mov.w	r3, #0
 80066f8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80066fc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006700:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006704:	ebb2 040a 	subs.w	r4, r2, sl
 8006708:	eb63 050b 	sbc.w	r5, r3, fp
 800670c:	f04f 0200 	mov.w	r2, #0
 8006710:	f04f 0300 	mov.w	r3, #0
 8006714:	00eb      	lsls	r3, r5, #3
 8006716:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800671a:	00e2      	lsls	r2, r4, #3
 800671c:	4614      	mov	r4, r2
 800671e:	461d      	mov	r5, r3
 8006720:	4643      	mov	r3, r8
 8006722:	18e3      	adds	r3, r4, r3
 8006724:	603b      	str	r3, [r7, #0]
 8006726:	464b      	mov	r3, r9
 8006728:	eb45 0303 	adc.w	r3, r5, r3
 800672c:	607b      	str	r3, [r7, #4]
 800672e:	f04f 0200 	mov.w	r2, #0
 8006732:	f04f 0300 	mov.w	r3, #0
 8006736:	e9d7 4500 	ldrd	r4, r5, [r7]
 800673a:	4629      	mov	r1, r5
 800673c:	028b      	lsls	r3, r1, #10
 800673e:	4621      	mov	r1, r4
 8006740:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006744:	4621      	mov	r1, r4
 8006746:	028a      	lsls	r2, r1, #10
 8006748:	4610      	mov	r0, r2
 800674a:	4619      	mov	r1, r3
 800674c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006750:	2200      	movs	r2, #0
 8006752:	61bb      	str	r3, [r7, #24]
 8006754:	61fa      	str	r2, [r7, #28]
 8006756:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800675a:	f7fa fab5 	bl	8000cc8 <__aeabi_uldivmod>
 800675e:	4602      	mov	r2, r0
 8006760:	460b      	mov	r3, r1
 8006762:	4613      	mov	r3, r2
 8006764:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8006768:	4b0d      	ldr	r3, [pc, #52]	; (80067a0 <HAL_RCC_GetSysClockFreq+0x348>)
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	0f1b      	lsrs	r3, r3, #28
 800676e:	f003 0307 	and.w	r3, r3, #7
 8006772:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 8006776:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800677a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800677e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006782:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8006786:	e003      	b.n	8006790 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006788:	4b06      	ldr	r3, [pc, #24]	; (80067a4 <HAL_RCC_GetSysClockFreq+0x34c>)
 800678a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 800678e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006790:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 8006794:	4618      	mov	r0, r3
 8006796:	3798      	adds	r7, #152	; 0x98
 8006798:	46bd      	mov	sp, r7
 800679a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800679e:	bf00      	nop
 80067a0:	40023800 	.word	0x40023800
 80067a4:	00f42400 	.word	0x00f42400
 80067a8:	00b71b00 	.word	0x00b71b00

080067ac <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b086      	sub	sp, #24
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d101      	bne.n	80067be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80067ba:	2301      	movs	r3, #1
 80067bc:	e28d      	b.n	8006cda <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f003 0301 	and.w	r3, r3, #1
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	f000 8083 	beq.w	80068d2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80067cc:	4b94      	ldr	r3, [pc, #592]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 80067ce:	689b      	ldr	r3, [r3, #8]
 80067d0:	f003 030c 	and.w	r3, r3, #12
 80067d4:	2b04      	cmp	r3, #4
 80067d6:	d019      	beq.n	800680c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80067d8:	4b91      	ldr	r3, [pc, #580]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80067e0:	2b08      	cmp	r3, #8
 80067e2:	d106      	bne.n	80067f2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80067e4:	4b8e      	ldr	r3, [pc, #568]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80067f0:	d00c      	beq.n	800680c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80067f2:	4b8b      	ldr	r3, [pc, #556]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80067fa:	2b0c      	cmp	r3, #12
 80067fc:	d112      	bne.n	8006824 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80067fe:	4b88      	ldr	r3, [pc, #544]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006806:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800680a:	d10b      	bne.n	8006824 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800680c:	4b84      	ldr	r3, [pc, #528]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006814:	2b00      	cmp	r3, #0
 8006816:	d05b      	beq.n	80068d0 <HAL_RCC_OscConfig+0x124>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	685b      	ldr	r3, [r3, #4]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d157      	bne.n	80068d0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8006820:	2301      	movs	r3, #1
 8006822:	e25a      	b.n	8006cda <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	685b      	ldr	r3, [r3, #4]
 8006828:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800682c:	d106      	bne.n	800683c <HAL_RCC_OscConfig+0x90>
 800682e:	4b7c      	ldr	r3, [pc, #496]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a7b      	ldr	r2, [pc, #492]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 8006834:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006838:	6013      	str	r3, [r2, #0]
 800683a:	e01d      	b.n	8006878 <HAL_RCC_OscConfig+0xcc>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006844:	d10c      	bne.n	8006860 <HAL_RCC_OscConfig+0xb4>
 8006846:	4b76      	ldr	r3, [pc, #472]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a75      	ldr	r2, [pc, #468]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 800684c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006850:	6013      	str	r3, [r2, #0]
 8006852:	4b73      	ldr	r3, [pc, #460]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a72      	ldr	r2, [pc, #456]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 8006858:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800685c:	6013      	str	r3, [r2, #0]
 800685e:	e00b      	b.n	8006878 <HAL_RCC_OscConfig+0xcc>
 8006860:	4b6f      	ldr	r3, [pc, #444]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a6e      	ldr	r2, [pc, #440]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 8006866:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800686a:	6013      	str	r3, [r2, #0]
 800686c:	4b6c      	ldr	r3, [pc, #432]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a6b      	ldr	r2, [pc, #428]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 8006872:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006876:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d013      	beq.n	80068a8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006880:	f7fd fa5a 	bl	8003d38 <HAL_GetTick>
 8006884:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006886:	e008      	b.n	800689a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006888:	f7fd fa56 	bl	8003d38 <HAL_GetTick>
 800688c:	4602      	mov	r2, r0
 800688e:	693b      	ldr	r3, [r7, #16]
 8006890:	1ad3      	subs	r3, r2, r3
 8006892:	2b64      	cmp	r3, #100	; 0x64
 8006894:	d901      	bls.n	800689a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8006896:	2303      	movs	r3, #3
 8006898:	e21f      	b.n	8006cda <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800689a:	4b61      	ldr	r3, [pc, #388]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d0f0      	beq.n	8006888 <HAL_RCC_OscConfig+0xdc>
 80068a6:	e014      	b.n	80068d2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068a8:	f7fd fa46 	bl	8003d38 <HAL_GetTick>
 80068ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068ae:	e008      	b.n	80068c2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80068b0:	f7fd fa42 	bl	8003d38 <HAL_GetTick>
 80068b4:	4602      	mov	r2, r0
 80068b6:	693b      	ldr	r3, [r7, #16]
 80068b8:	1ad3      	subs	r3, r2, r3
 80068ba:	2b64      	cmp	r3, #100	; 0x64
 80068bc:	d901      	bls.n	80068c2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80068be:	2303      	movs	r3, #3
 80068c0:	e20b      	b.n	8006cda <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068c2:	4b57      	ldr	r3, [pc, #348]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d1f0      	bne.n	80068b0 <HAL_RCC_OscConfig+0x104>
 80068ce:	e000      	b.n	80068d2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f003 0302 	and.w	r3, r3, #2
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d06f      	beq.n	80069be <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80068de:	4b50      	ldr	r3, [pc, #320]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 80068e0:	689b      	ldr	r3, [r3, #8]
 80068e2:	f003 030c 	and.w	r3, r3, #12
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d017      	beq.n	800691a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80068ea:	4b4d      	ldr	r3, [pc, #308]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 80068ec:	689b      	ldr	r3, [r3, #8]
 80068ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80068f2:	2b08      	cmp	r3, #8
 80068f4:	d105      	bne.n	8006902 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80068f6:	4b4a      	ldr	r3, [pc, #296]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 80068f8:	685b      	ldr	r3, [r3, #4]
 80068fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d00b      	beq.n	800691a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006902:	4b47      	ldr	r3, [pc, #284]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 8006904:	689b      	ldr	r3, [r3, #8]
 8006906:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800690a:	2b0c      	cmp	r3, #12
 800690c:	d11c      	bne.n	8006948 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800690e:	4b44      	ldr	r3, [pc, #272]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006916:	2b00      	cmp	r3, #0
 8006918:	d116      	bne.n	8006948 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800691a:	4b41      	ldr	r3, [pc, #260]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f003 0302 	and.w	r3, r3, #2
 8006922:	2b00      	cmp	r3, #0
 8006924:	d005      	beq.n	8006932 <HAL_RCC_OscConfig+0x186>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	68db      	ldr	r3, [r3, #12]
 800692a:	2b01      	cmp	r3, #1
 800692c:	d001      	beq.n	8006932 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800692e:	2301      	movs	r3, #1
 8006930:	e1d3      	b.n	8006cda <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006932:	4b3b      	ldr	r3, [pc, #236]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	691b      	ldr	r3, [r3, #16]
 800693e:	00db      	lsls	r3, r3, #3
 8006940:	4937      	ldr	r1, [pc, #220]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 8006942:	4313      	orrs	r3, r2
 8006944:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006946:	e03a      	b.n	80069be <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	68db      	ldr	r3, [r3, #12]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d020      	beq.n	8006992 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006950:	4b34      	ldr	r3, [pc, #208]	; (8006a24 <HAL_RCC_OscConfig+0x278>)
 8006952:	2201      	movs	r2, #1
 8006954:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006956:	f7fd f9ef 	bl	8003d38 <HAL_GetTick>
 800695a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800695c:	e008      	b.n	8006970 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800695e:	f7fd f9eb 	bl	8003d38 <HAL_GetTick>
 8006962:	4602      	mov	r2, r0
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	1ad3      	subs	r3, r2, r3
 8006968:	2b02      	cmp	r3, #2
 800696a:	d901      	bls.n	8006970 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800696c:	2303      	movs	r3, #3
 800696e:	e1b4      	b.n	8006cda <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006970:	4b2b      	ldr	r3, [pc, #172]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f003 0302 	and.w	r3, r3, #2
 8006978:	2b00      	cmp	r3, #0
 800697a:	d0f0      	beq.n	800695e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800697c:	4b28      	ldr	r3, [pc, #160]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	691b      	ldr	r3, [r3, #16]
 8006988:	00db      	lsls	r3, r3, #3
 800698a:	4925      	ldr	r1, [pc, #148]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 800698c:	4313      	orrs	r3, r2
 800698e:	600b      	str	r3, [r1, #0]
 8006990:	e015      	b.n	80069be <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006992:	4b24      	ldr	r3, [pc, #144]	; (8006a24 <HAL_RCC_OscConfig+0x278>)
 8006994:	2200      	movs	r2, #0
 8006996:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006998:	f7fd f9ce 	bl	8003d38 <HAL_GetTick>
 800699c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800699e:	e008      	b.n	80069b2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80069a0:	f7fd f9ca 	bl	8003d38 <HAL_GetTick>
 80069a4:	4602      	mov	r2, r0
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	1ad3      	subs	r3, r2, r3
 80069aa:	2b02      	cmp	r3, #2
 80069ac:	d901      	bls.n	80069b2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80069ae:	2303      	movs	r3, #3
 80069b0:	e193      	b.n	8006cda <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80069b2:	4b1b      	ldr	r3, [pc, #108]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f003 0302 	and.w	r3, r3, #2
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d1f0      	bne.n	80069a0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f003 0308 	and.w	r3, r3, #8
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d036      	beq.n	8006a38 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	695b      	ldr	r3, [r3, #20]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d016      	beq.n	8006a00 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80069d2:	4b15      	ldr	r3, [pc, #84]	; (8006a28 <HAL_RCC_OscConfig+0x27c>)
 80069d4:	2201      	movs	r2, #1
 80069d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069d8:	f7fd f9ae 	bl	8003d38 <HAL_GetTick>
 80069dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069de:	e008      	b.n	80069f2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80069e0:	f7fd f9aa 	bl	8003d38 <HAL_GetTick>
 80069e4:	4602      	mov	r2, r0
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	1ad3      	subs	r3, r2, r3
 80069ea:	2b02      	cmp	r3, #2
 80069ec:	d901      	bls.n	80069f2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80069ee:	2303      	movs	r3, #3
 80069f0:	e173      	b.n	8006cda <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069f2:	4b0b      	ldr	r3, [pc, #44]	; (8006a20 <HAL_RCC_OscConfig+0x274>)
 80069f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069f6:	f003 0302 	and.w	r3, r3, #2
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d0f0      	beq.n	80069e0 <HAL_RCC_OscConfig+0x234>
 80069fe:	e01b      	b.n	8006a38 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a00:	4b09      	ldr	r3, [pc, #36]	; (8006a28 <HAL_RCC_OscConfig+0x27c>)
 8006a02:	2200      	movs	r2, #0
 8006a04:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a06:	f7fd f997 	bl	8003d38 <HAL_GetTick>
 8006a0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a0c:	e00e      	b.n	8006a2c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006a0e:	f7fd f993 	bl	8003d38 <HAL_GetTick>
 8006a12:	4602      	mov	r2, r0
 8006a14:	693b      	ldr	r3, [r7, #16]
 8006a16:	1ad3      	subs	r3, r2, r3
 8006a18:	2b02      	cmp	r3, #2
 8006a1a:	d907      	bls.n	8006a2c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8006a1c:	2303      	movs	r3, #3
 8006a1e:	e15c      	b.n	8006cda <HAL_RCC_OscConfig+0x52e>
 8006a20:	40023800 	.word	0x40023800
 8006a24:	42470000 	.word	0x42470000
 8006a28:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a2c:	4b8a      	ldr	r3, [pc, #552]	; (8006c58 <HAL_RCC_OscConfig+0x4ac>)
 8006a2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a30:	f003 0302 	and.w	r3, r3, #2
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d1ea      	bne.n	8006a0e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f003 0304 	and.w	r3, r3, #4
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	f000 8097 	beq.w	8006b74 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a46:	2300      	movs	r3, #0
 8006a48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a4a:	4b83      	ldr	r3, [pc, #524]	; (8006c58 <HAL_RCC_OscConfig+0x4ac>)
 8006a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d10f      	bne.n	8006a76 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a56:	2300      	movs	r3, #0
 8006a58:	60bb      	str	r3, [r7, #8]
 8006a5a:	4b7f      	ldr	r3, [pc, #508]	; (8006c58 <HAL_RCC_OscConfig+0x4ac>)
 8006a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a5e:	4a7e      	ldr	r2, [pc, #504]	; (8006c58 <HAL_RCC_OscConfig+0x4ac>)
 8006a60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a64:	6413      	str	r3, [r2, #64]	; 0x40
 8006a66:	4b7c      	ldr	r3, [pc, #496]	; (8006c58 <HAL_RCC_OscConfig+0x4ac>)
 8006a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a6e:	60bb      	str	r3, [r7, #8]
 8006a70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a72:	2301      	movs	r3, #1
 8006a74:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a76:	4b79      	ldr	r3, [pc, #484]	; (8006c5c <HAL_RCC_OscConfig+0x4b0>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d118      	bne.n	8006ab4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a82:	4b76      	ldr	r3, [pc, #472]	; (8006c5c <HAL_RCC_OscConfig+0x4b0>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4a75      	ldr	r2, [pc, #468]	; (8006c5c <HAL_RCC_OscConfig+0x4b0>)
 8006a88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a8e:	f7fd f953 	bl	8003d38 <HAL_GetTick>
 8006a92:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a94:	e008      	b.n	8006aa8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a96:	f7fd f94f 	bl	8003d38 <HAL_GetTick>
 8006a9a:	4602      	mov	r2, r0
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	1ad3      	subs	r3, r2, r3
 8006aa0:	2b02      	cmp	r3, #2
 8006aa2:	d901      	bls.n	8006aa8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8006aa4:	2303      	movs	r3, #3
 8006aa6:	e118      	b.n	8006cda <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006aa8:	4b6c      	ldr	r3, [pc, #432]	; (8006c5c <HAL_RCC_OscConfig+0x4b0>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d0f0      	beq.n	8006a96 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	689b      	ldr	r3, [r3, #8]
 8006ab8:	2b01      	cmp	r3, #1
 8006aba:	d106      	bne.n	8006aca <HAL_RCC_OscConfig+0x31e>
 8006abc:	4b66      	ldr	r3, [pc, #408]	; (8006c58 <HAL_RCC_OscConfig+0x4ac>)
 8006abe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ac0:	4a65      	ldr	r2, [pc, #404]	; (8006c58 <HAL_RCC_OscConfig+0x4ac>)
 8006ac2:	f043 0301 	orr.w	r3, r3, #1
 8006ac6:	6713      	str	r3, [r2, #112]	; 0x70
 8006ac8:	e01c      	b.n	8006b04 <HAL_RCC_OscConfig+0x358>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	689b      	ldr	r3, [r3, #8]
 8006ace:	2b05      	cmp	r3, #5
 8006ad0:	d10c      	bne.n	8006aec <HAL_RCC_OscConfig+0x340>
 8006ad2:	4b61      	ldr	r3, [pc, #388]	; (8006c58 <HAL_RCC_OscConfig+0x4ac>)
 8006ad4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ad6:	4a60      	ldr	r2, [pc, #384]	; (8006c58 <HAL_RCC_OscConfig+0x4ac>)
 8006ad8:	f043 0304 	orr.w	r3, r3, #4
 8006adc:	6713      	str	r3, [r2, #112]	; 0x70
 8006ade:	4b5e      	ldr	r3, [pc, #376]	; (8006c58 <HAL_RCC_OscConfig+0x4ac>)
 8006ae0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ae2:	4a5d      	ldr	r2, [pc, #372]	; (8006c58 <HAL_RCC_OscConfig+0x4ac>)
 8006ae4:	f043 0301 	orr.w	r3, r3, #1
 8006ae8:	6713      	str	r3, [r2, #112]	; 0x70
 8006aea:	e00b      	b.n	8006b04 <HAL_RCC_OscConfig+0x358>
 8006aec:	4b5a      	ldr	r3, [pc, #360]	; (8006c58 <HAL_RCC_OscConfig+0x4ac>)
 8006aee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006af0:	4a59      	ldr	r2, [pc, #356]	; (8006c58 <HAL_RCC_OscConfig+0x4ac>)
 8006af2:	f023 0301 	bic.w	r3, r3, #1
 8006af6:	6713      	str	r3, [r2, #112]	; 0x70
 8006af8:	4b57      	ldr	r3, [pc, #348]	; (8006c58 <HAL_RCC_OscConfig+0x4ac>)
 8006afa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006afc:	4a56      	ldr	r2, [pc, #344]	; (8006c58 <HAL_RCC_OscConfig+0x4ac>)
 8006afe:	f023 0304 	bic.w	r3, r3, #4
 8006b02:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	689b      	ldr	r3, [r3, #8]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d015      	beq.n	8006b38 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b0c:	f7fd f914 	bl	8003d38 <HAL_GetTick>
 8006b10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b12:	e00a      	b.n	8006b2a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006b14:	f7fd f910 	bl	8003d38 <HAL_GetTick>
 8006b18:	4602      	mov	r2, r0
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	1ad3      	subs	r3, r2, r3
 8006b1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d901      	bls.n	8006b2a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8006b26:	2303      	movs	r3, #3
 8006b28:	e0d7      	b.n	8006cda <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b2a:	4b4b      	ldr	r3, [pc, #300]	; (8006c58 <HAL_RCC_OscConfig+0x4ac>)
 8006b2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b2e:	f003 0302 	and.w	r3, r3, #2
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d0ee      	beq.n	8006b14 <HAL_RCC_OscConfig+0x368>
 8006b36:	e014      	b.n	8006b62 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b38:	f7fd f8fe 	bl	8003d38 <HAL_GetTick>
 8006b3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b3e:	e00a      	b.n	8006b56 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006b40:	f7fd f8fa 	bl	8003d38 <HAL_GetTick>
 8006b44:	4602      	mov	r2, r0
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	1ad3      	subs	r3, r2, r3
 8006b4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d901      	bls.n	8006b56 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8006b52:	2303      	movs	r3, #3
 8006b54:	e0c1      	b.n	8006cda <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b56:	4b40      	ldr	r3, [pc, #256]	; (8006c58 <HAL_RCC_OscConfig+0x4ac>)
 8006b58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b5a:	f003 0302 	and.w	r3, r3, #2
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d1ee      	bne.n	8006b40 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006b62:	7dfb      	ldrb	r3, [r7, #23]
 8006b64:	2b01      	cmp	r3, #1
 8006b66:	d105      	bne.n	8006b74 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b68:	4b3b      	ldr	r3, [pc, #236]	; (8006c58 <HAL_RCC_OscConfig+0x4ac>)
 8006b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b6c:	4a3a      	ldr	r2, [pc, #232]	; (8006c58 <HAL_RCC_OscConfig+0x4ac>)
 8006b6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006b72:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	699b      	ldr	r3, [r3, #24]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	f000 80ad 	beq.w	8006cd8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006b7e:	4b36      	ldr	r3, [pc, #216]	; (8006c58 <HAL_RCC_OscConfig+0x4ac>)
 8006b80:	689b      	ldr	r3, [r3, #8]
 8006b82:	f003 030c 	and.w	r3, r3, #12
 8006b86:	2b08      	cmp	r3, #8
 8006b88:	d060      	beq.n	8006c4c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	699b      	ldr	r3, [r3, #24]
 8006b8e:	2b02      	cmp	r3, #2
 8006b90:	d145      	bne.n	8006c1e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b92:	4b33      	ldr	r3, [pc, #204]	; (8006c60 <HAL_RCC_OscConfig+0x4b4>)
 8006b94:	2200      	movs	r2, #0
 8006b96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b98:	f7fd f8ce 	bl	8003d38 <HAL_GetTick>
 8006b9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b9e:	e008      	b.n	8006bb2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ba0:	f7fd f8ca 	bl	8003d38 <HAL_GetTick>
 8006ba4:	4602      	mov	r2, r0
 8006ba6:	693b      	ldr	r3, [r7, #16]
 8006ba8:	1ad3      	subs	r3, r2, r3
 8006baa:	2b02      	cmp	r3, #2
 8006bac:	d901      	bls.n	8006bb2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8006bae:	2303      	movs	r3, #3
 8006bb0:	e093      	b.n	8006cda <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bb2:	4b29      	ldr	r3, [pc, #164]	; (8006c58 <HAL_RCC_OscConfig+0x4ac>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d1f0      	bne.n	8006ba0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	69da      	ldr	r2, [r3, #28]
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6a1b      	ldr	r3, [r3, #32]
 8006bc6:	431a      	orrs	r2, r3
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bcc:	019b      	lsls	r3, r3, #6
 8006bce:	431a      	orrs	r2, r3
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bd4:	085b      	lsrs	r3, r3, #1
 8006bd6:	3b01      	subs	r3, #1
 8006bd8:	041b      	lsls	r3, r3, #16
 8006bda:	431a      	orrs	r2, r3
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006be0:	061b      	lsls	r3, r3, #24
 8006be2:	431a      	orrs	r2, r3
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006be8:	071b      	lsls	r3, r3, #28
 8006bea:	491b      	ldr	r1, [pc, #108]	; (8006c58 <HAL_RCC_OscConfig+0x4ac>)
 8006bec:	4313      	orrs	r3, r2
 8006bee:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006bf0:	4b1b      	ldr	r3, [pc, #108]	; (8006c60 <HAL_RCC_OscConfig+0x4b4>)
 8006bf2:	2201      	movs	r2, #1
 8006bf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bf6:	f7fd f89f 	bl	8003d38 <HAL_GetTick>
 8006bfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bfc:	e008      	b.n	8006c10 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006bfe:	f7fd f89b 	bl	8003d38 <HAL_GetTick>
 8006c02:	4602      	mov	r2, r0
 8006c04:	693b      	ldr	r3, [r7, #16]
 8006c06:	1ad3      	subs	r3, r2, r3
 8006c08:	2b02      	cmp	r3, #2
 8006c0a:	d901      	bls.n	8006c10 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8006c0c:	2303      	movs	r3, #3
 8006c0e:	e064      	b.n	8006cda <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c10:	4b11      	ldr	r3, [pc, #68]	; (8006c58 <HAL_RCC_OscConfig+0x4ac>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d0f0      	beq.n	8006bfe <HAL_RCC_OscConfig+0x452>
 8006c1c:	e05c      	b.n	8006cd8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c1e:	4b10      	ldr	r3, [pc, #64]	; (8006c60 <HAL_RCC_OscConfig+0x4b4>)
 8006c20:	2200      	movs	r2, #0
 8006c22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c24:	f7fd f888 	bl	8003d38 <HAL_GetTick>
 8006c28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c2a:	e008      	b.n	8006c3e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006c2c:	f7fd f884 	bl	8003d38 <HAL_GetTick>
 8006c30:	4602      	mov	r2, r0
 8006c32:	693b      	ldr	r3, [r7, #16]
 8006c34:	1ad3      	subs	r3, r2, r3
 8006c36:	2b02      	cmp	r3, #2
 8006c38:	d901      	bls.n	8006c3e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8006c3a:	2303      	movs	r3, #3
 8006c3c:	e04d      	b.n	8006cda <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c3e:	4b06      	ldr	r3, [pc, #24]	; (8006c58 <HAL_RCC_OscConfig+0x4ac>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d1f0      	bne.n	8006c2c <HAL_RCC_OscConfig+0x480>
 8006c4a:	e045      	b.n	8006cd8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	699b      	ldr	r3, [r3, #24]
 8006c50:	2b01      	cmp	r3, #1
 8006c52:	d107      	bne.n	8006c64 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8006c54:	2301      	movs	r3, #1
 8006c56:	e040      	b.n	8006cda <HAL_RCC_OscConfig+0x52e>
 8006c58:	40023800 	.word	0x40023800
 8006c5c:	40007000 	.word	0x40007000
 8006c60:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006c64:	4b1f      	ldr	r3, [pc, #124]	; (8006ce4 <HAL_RCC_OscConfig+0x538>)
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	699b      	ldr	r3, [r3, #24]
 8006c6e:	2b01      	cmp	r3, #1
 8006c70:	d030      	beq.n	8006cd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c7c:	429a      	cmp	r2, r3
 8006c7e:	d129      	bne.n	8006cd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c8a:	429a      	cmp	r2, r3
 8006c8c:	d122      	bne.n	8006cd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c8e:	68fa      	ldr	r2, [r7, #12]
 8006c90:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006c94:	4013      	ands	r3, r2
 8006c96:	687a      	ldr	r2, [r7, #4]
 8006c98:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006c9a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d119      	bne.n	8006cd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006caa:	085b      	lsrs	r3, r3, #1
 8006cac:	3b01      	subs	r3, #1
 8006cae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	d10f      	bne.n	8006cd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cbe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006cc0:	429a      	cmp	r2, r3
 8006cc2:	d107      	bne.n	8006cd4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cce:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	d001      	beq.n	8006cd8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8006cd4:	2301      	movs	r3, #1
 8006cd6:	e000      	b.n	8006cda <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8006cd8:	2300      	movs	r3, #0
}
 8006cda:	4618      	mov	r0, r3
 8006cdc:	3718      	adds	r7, #24
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}
 8006ce2:	bf00      	nop
 8006ce4:	40023800 	.word	0x40023800

08006ce8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b082      	sub	sp, #8
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d101      	bne.n	8006cfa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e07b      	b.n	8006df2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d108      	bne.n	8006d14 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d0a:	d009      	beq.n	8006d20 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	61da      	str	r2, [r3, #28]
 8006d12:	e005      	b.n	8006d20 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2200      	movs	r2, #0
 8006d18:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2200      	movs	r2, #0
 8006d24:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d2c:	b2db      	uxtb	r3, r3
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d106      	bne.n	8006d40 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2200      	movs	r2, #0
 8006d36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006d3a:	6878      	ldr	r0, [r7, #4]
 8006d3c:	f7fc fb20 	bl	8003380 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2202      	movs	r2, #2
 8006d44:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	681a      	ldr	r2, [r3, #0]
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d56:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	685b      	ldr	r3, [r3, #4]
 8006d5c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006d68:	431a      	orrs	r2, r3
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	68db      	ldr	r3, [r3, #12]
 8006d6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d72:	431a      	orrs	r2, r3
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	691b      	ldr	r3, [r3, #16]
 8006d78:	f003 0302 	and.w	r3, r3, #2
 8006d7c:	431a      	orrs	r2, r3
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	695b      	ldr	r3, [r3, #20]
 8006d82:	f003 0301 	and.w	r3, r3, #1
 8006d86:	431a      	orrs	r2, r3
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	699b      	ldr	r3, [r3, #24]
 8006d8c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006d90:	431a      	orrs	r2, r3
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	69db      	ldr	r3, [r3, #28]
 8006d96:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006d9a:	431a      	orrs	r2, r3
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6a1b      	ldr	r3, [r3, #32]
 8006da0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006da4:	ea42 0103 	orr.w	r1, r2, r3
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dac:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	430a      	orrs	r2, r1
 8006db6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	699b      	ldr	r3, [r3, #24]
 8006dbc:	0c1b      	lsrs	r3, r3, #16
 8006dbe:	f003 0104 	and.w	r1, r3, #4
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dc6:	f003 0210 	and.w	r2, r3, #16
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	430a      	orrs	r2, r1
 8006dd0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	69da      	ldr	r2, [r3, #28]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006de0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2200      	movs	r2, #0
 8006de6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2201      	movs	r2, #1
 8006dec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006df0:	2300      	movs	r3, #0
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	3708      	adds	r7, #8
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}

08006dfa <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006dfa:	b580      	push	{r7, lr}
 8006dfc:	b082      	sub	sp, #8
 8006dfe:	af00      	add	r7, sp, #0
 8006e00:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d101      	bne.n	8006e0c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e08:	2301      	movs	r3, #1
 8006e0a:	e041      	b.n	8006e90 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e12:	b2db      	uxtb	r3, r3
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d106      	bne.n	8006e26 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e20:	6878      	ldr	r0, [r7, #4]
 8006e22:	f7fc fbff 	bl	8003624 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2202      	movs	r2, #2
 8006e2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	3304      	adds	r3, #4
 8006e36:	4619      	mov	r1, r3
 8006e38:	4610      	mov	r0, r2
 8006e3a:	f000 fcdb 	bl	80077f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2201      	movs	r2, #1
 8006e42:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2201      	movs	r2, #1
 8006e4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2201      	movs	r2, #1
 8006e52:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2201      	movs	r2, #1
 8006e5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2201      	movs	r2, #1
 8006e62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2201      	movs	r2, #1
 8006e72:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2201      	movs	r2, #1
 8006e7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2201      	movs	r2, #1
 8006e82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2201      	movs	r2, #1
 8006e8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e8e:	2300      	movs	r3, #0
}
 8006e90:	4618      	mov	r0, r3
 8006e92:	3708      	adds	r7, #8
 8006e94:	46bd      	mov	sp, r7
 8006e96:	bd80      	pop	{r7, pc}

08006e98 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006e98:	b480      	push	{r7}
 8006e9a:	b085      	sub	sp, #20
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ea6:	b2db      	uxtb	r3, r3
 8006ea8:	2b01      	cmp	r3, #1
 8006eaa:	d001      	beq.n	8006eb0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006eac:	2301      	movs	r3, #1
 8006eae:	e04e      	b.n	8006f4e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2202      	movs	r2, #2
 8006eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	68da      	ldr	r2, [r3, #12]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f042 0201 	orr.w	r2, r2, #1
 8006ec6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a23      	ldr	r2, [pc, #140]	; (8006f5c <HAL_TIM_Base_Start_IT+0xc4>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d022      	beq.n	8006f18 <HAL_TIM_Base_Start_IT+0x80>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006eda:	d01d      	beq.n	8006f18 <HAL_TIM_Base_Start_IT+0x80>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a1f      	ldr	r2, [pc, #124]	; (8006f60 <HAL_TIM_Base_Start_IT+0xc8>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d018      	beq.n	8006f18 <HAL_TIM_Base_Start_IT+0x80>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a1e      	ldr	r2, [pc, #120]	; (8006f64 <HAL_TIM_Base_Start_IT+0xcc>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d013      	beq.n	8006f18 <HAL_TIM_Base_Start_IT+0x80>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a1c      	ldr	r2, [pc, #112]	; (8006f68 <HAL_TIM_Base_Start_IT+0xd0>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d00e      	beq.n	8006f18 <HAL_TIM_Base_Start_IT+0x80>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4a1b      	ldr	r2, [pc, #108]	; (8006f6c <HAL_TIM_Base_Start_IT+0xd4>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d009      	beq.n	8006f18 <HAL_TIM_Base_Start_IT+0x80>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a19      	ldr	r2, [pc, #100]	; (8006f70 <HAL_TIM_Base_Start_IT+0xd8>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d004      	beq.n	8006f18 <HAL_TIM_Base_Start_IT+0x80>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a18      	ldr	r2, [pc, #96]	; (8006f74 <HAL_TIM_Base_Start_IT+0xdc>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d111      	bne.n	8006f3c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	689b      	ldr	r3, [r3, #8]
 8006f1e:	f003 0307 	and.w	r3, r3, #7
 8006f22:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2b06      	cmp	r3, #6
 8006f28:	d010      	beq.n	8006f4c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	681a      	ldr	r2, [r3, #0]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f042 0201 	orr.w	r2, r2, #1
 8006f38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f3a:	e007      	b.n	8006f4c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	681a      	ldr	r2, [r3, #0]
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f042 0201 	orr.w	r2, r2, #1
 8006f4a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f4c:	2300      	movs	r3, #0
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3714      	adds	r7, #20
 8006f52:	46bd      	mov	sp, r7
 8006f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f58:	4770      	bx	lr
 8006f5a:	bf00      	nop
 8006f5c:	40010000 	.word	0x40010000
 8006f60:	40000400 	.word	0x40000400
 8006f64:	40000800 	.word	0x40000800
 8006f68:	40000c00 	.word	0x40000c00
 8006f6c:	40010400 	.word	0x40010400
 8006f70:	40014000 	.word	0x40014000
 8006f74:	40001800 	.word	0x40001800

08006f78 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b082      	sub	sp, #8
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d101      	bne.n	8006f8a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006f86:	2301      	movs	r3, #1
 8006f88:	e041      	b.n	800700e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f90:	b2db      	uxtb	r3, r3
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d106      	bne.n	8006fa4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f7fc fa8c 	bl	80034bc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2202      	movs	r2, #2
 8006fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	3304      	adds	r3, #4
 8006fb4:	4619      	mov	r1, r3
 8006fb6:	4610      	mov	r0, r2
 8006fb8:	f000 fc1c 	bl	80077f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2201      	movs	r2, #1
 8006fc0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2201      	movs	r2, #1
 8006fd0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2201      	movs	r2, #1
 8006fe0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2201      	movs	r2, #1
 8006ff0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2201      	movs	r2, #1
 8007000:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2201      	movs	r2, #1
 8007008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800700c:	2300      	movs	r3, #0
}
 800700e:	4618      	mov	r0, r3
 8007010:	3708      	adds	r7, #8
 8007012:	46bd      	mov	sp, r7
 8007014:	bd80      	pop	{r7, pc}
	...

08007018 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b084      	sub	sp, #16
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
 8007020:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d109      	bne.n	800703c <HAL_TIM_PWM_Start+0x24>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800702e:	b2db      	uxtb	r3, r3
 8007030:	2b01      	cmp	r3, #1
 8007032:	bf14      	ite	ne
 8007034:	2301      	movne	r3, #1
 8007036:	2300      	moveq	r3, #0
 8007038:	b2db      	uxtb	r3, r3
 800703a:	e022      	b.n	8007082 <HAL_TIM_PWM_Start+0x6a>
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	2b04      	cmp	r3, #4
 8007040:	d109      	bne.n	8007056 <HAL_TIM_PWM_Start+0x3e>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007048:	b2db      	uxtb	r3, r3
 800704a:	2b01      	cmp	r3, #1
 800704c:	bf14      	ite	ne
 800704e:	2301      	movne	r3, #1
 8007050:	2300      	moveq	r3, #0
 8007052:	b2db      	uxtb	r3, r3
 8007054:	e015      	b.n	8007082 <HAL_TIM_PWM_Start+0x6a>
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	2b08      	cmp	r3, #8
 800705a:	d109      	bne.n	8007070 <HAL_TIM_PWM_Start+0x58>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007062:	b2db      	uxtb	r3, r3
 8007064:	2b01      	cmp	r3, #1
 8007066:	bf14      	ite	ne
 8007068:	2301      	movne	r3, #1
 800706a:	2300      	moveq	r3, #0
 800706c:	b2db      	uxtb	r3, r3
 800706e:	e008      	b.n	8007082 <HAL_TIM_PWM_Start+0x6a>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007076:	b2db      	uxtb	r3, r3
 8007078:	2b01      	cmp	r3, #1
 800707a:	bf14      	ite	ne
 800707c:	2301      	movne	r3, #1
 800707e:	2300      	moveq	r3, #0
 8007080:	b2db      	uxtb	r3, r3
 8007082:	2b00      	cmp	r3, #0
 8007084:	d001      	beq.n	800708a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007086:	2301      	movs	r3, #1
 8007088:	e07c      	b.n	8007184 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d104      	bne.n	800709a <HAL_TIM_PWM_Start+0x82>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2202      	movs	r2, #2
 8007094:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007098:	e013      	b.n	80070c2 <HAL_TIM_PWM_Start+0xaa>
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	2b04      	cmp	r3, #4
 800709e:	d104      	bne.n	80070aa <HAL_TIM_PWM_Start+0x92>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2202      	movs	r2, #2
 80070a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80070a8:	e00b      	b.n	80070c2 <HAL_TIM_PWM_Start+0xaa>
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	2b08      	cmp	r3, #8
 80070ae:	d104      	bne.n	80070ba <HAL_TIM_PWM_Start+0xa2>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2202      	movs	r2, #2
 80070b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80070b8:	e003      	b.n	80070c2 <HAL_TIM_PWM_Start+0xaa>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2202      	movs	r2, #2
 80070be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	2201      	movs	r2, #1
 80070c8:	6839      	ldr	r1, [r7, #0]
 80070ca:	4618      	mov	r0, r3
 80070cc:	f000 fde2 	bl	8007c94 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	4a2d      	ldr	r2, [pc, #180]	; (800718c <HAL_TIM_PWM_Start+0x174>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d004      	beq.n	80070e4 <HAL_TIM_PWM_Start+0xcc>
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4a2c      	ldr	r2, [pc, #176]	; (8007190 <HAL_TIM_PWM_Start+0x178>)
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d101      	bne.n	80070e8 <HAL_TIM_PWM_Start+0xd0>
 80070e4:	2301      	movs	r3, #1
 80070e6:	e000      	b.n	80070ea <HAL_TIM_PWM_Start+0xd2>
 80070e8:	2300      	movs	r3, #0
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d007      	beq.n	80070fe <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80070fc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	4a22      	ldr	r2, [pc, #136]	; (800718c <HAL_TIM_PWM_Start+0x174>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d022      	beq.n	800714e <HAL_TIM_PWM_Start+0x136>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007110:	d01d      	beq.n	800714e <HAL_TIM_PWM_Start+0x136>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4a1f      	ldr	r2, [pc, #124]	; (8007194 <HAL_TIM_PWM_Start+0x17c>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d018      	beq.n	800714e <HAL_TIM_PWM_Start+0x136>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	4a1d      	ldr	r2, [pc, #116]	; (8007198 <HAL_TIM_PWM_Start+0x180>)
 8007122:	4293      	cmp	r3, r2
 8007124:	d013      	beq.n	800714e <HAL_TIM_PWM_Start+0x136>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	4a1c      	ldr	r2, [pc, #112]	; (800719c <HAL_TIM_PWM_Start+0x184>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d00e      	beq.n	800714e <HAL_TIM_PWM_Start+0x136>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4a16      	ldr	r2, [pc, #88]	; (8007190 <HAL_TIM_PWM_Start+0x178>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d009      	beq.n	800714e <HAL_TIM_PWM_Start+0x136>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	4a18      	ldr	r2, [pc, #96]	; (80071a0 <HAL_TIM_PWM_Start+0x188>)
 8007140:	4293      	cmp	r3, r2
 8007142:	d004      	beq.n	800714e <HAL_TIM_PWM_Start+0x136>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a16      	ldr	r2, [pc, #88]	; (80071a4 <HAL_TIM_PWM_Start+0x18c>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d111      	bne.n	8007172 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	f003 0307 	and.w	r3, r3, #7
 8007158:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	2b06      	cmp	r3, #6
 800715e:	d010      	beq.n	8007182 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	681a      	ldr	r2, [r3, #0]
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f042 0201 	orr.w	r2, r2, #1
 800716e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007170:	e007      	b.n	8007182 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	681a      	ldr	r2, [r3, #0]
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f042 0201 	orr.w	r2, r2, #1
 8007180:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007182:	2300      	movs	r3, #0
}
 8007184:	4618      	mov	r0, r3
 8007186:	3710      	adds	r7, #16
 8007188:	46bd      	mov	sp, r7
 800718a:	bd80      	pop	{r7, pc}
 800718c:	40010000 	.word	0x40010000
 8007190:	40010400 	.word	0x40010400
 8007194:	40000400 	.word	0x40000400
 8007198:	40000800 	.word	0x40000800
 800719c:	40000c00 	.word	0x40000c00
 80071a0:	40014000 	.word	0x40014000
 80071a4:	40001800 	.word	0x40001800

080071a8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b086      	sub	sp, #24
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
 80071b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d101      	bne.n	80071bc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80071b8:	2301      	movs	r3, #1
 80071ba:	e097      	b.n	80072ec <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071c2:	b2db      	uxtb	r3, r3
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d106      	bne.n	80071d6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2200      	movs	r2, #0
 80071cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	f7fc f9a9 	bl	8003528 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2202      	movs	r2, #2
 80071da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	689b      	ldr	r3, [r3, #8]
 80071e4:	687a      	ldr	r2, [r7, #4]
 80071e6:	6812      	ldr	r2, [r2, #0]
 80071e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80071ec:	f023 0307 	bic.w	r3, r3, #7
 80071f0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681a      	ldr	r2, [r3, #0]
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	3304      	adds	r3, #4
 80071fa:	4619      	mov	r1, r3
 80071fc:	4610      	mov	r0, r2
 80071fe:	f000 faf9 	bl	80077f4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	689b      	ldr	r3, [r3, #8]
 8007208:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	699b      	ldr	r3, [r3, #24]
 8007210:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	6a1b      	ldr	r3, [r3, #32]
 8007218:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	697a      	ldr	r2, [r7, #20]
 8007220:	4313      	orrs	r3, r2
 8007222:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007224:	693b      	ldr	r3, [r7, #16]
 8007226:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800722a:	f023 0303 	bic.w	r3, r3, #3
 800722e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	689a      	ldr	r2, [r3, #8]
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	699b      	ldr	r3, [r3, #24]
 8007238:	021b      	lsls	r3, r3, #8
 800723a:	4313      	orrs	r3, r2
 800723c:	693a      	ldr	r2, [r7, #16]
 800723e:	4313      	orrs	r3, r2
 8007240:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007242:	693b      	ldr	r3, [r7, #16]
 8007244:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007248:	f023 030c 	bic.w	r3, r3, #12
 800724c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800724e:	693b      	ldr	r3, [r7, #16]
 8007250:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007254:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007258:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	68da      	ldr	r2, [r3, #12]
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	69db      	ldr	r3, [r3, #28]
 8007262:	021b      	lsls	r3, r3, #8
 8007264:	4313      	orrs	r3, r2
 8007266:	693a      	ldr	r2, [r7, #16]
 8007268:	4313      	orrs	r3, r2
 800726a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	691b      	ldr	r3, [r3, #16]
 8007270:	011a      	lsls	r2, r3, #4
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	6a1b      	ldr	r3, [r3, #32]
 8007276:	031b      	lsls	r3, r3, #12
 8007278:	4313      	orrs	r3, r2
 800727a:	693a      	ldr	r2, [r7, #16]
 800727c:	4313      	orrs	r3, r2
 800727e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8007286:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800728e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	685a      	ldr	r2, [r3, #4]
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	695b      	ldr	r3, [r3, #20]
 8007298:	011b      	lsls	r3, r3, #4
 800729a:	4313      	orrs	r3, r2
 800729c:	68fa      	ldr	r2, [r7, #12]
 800729e:	4313      	orrs	r3, r2
 80072a0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	697a      	ldr	r2, [r7, #20]
 80072a8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	693a      	ldr	r2, [r7, #16]
 80072b0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	68fa      	ldr	r2, [r7, #12]
 80072b8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2201      	movs	r2, #1
 80072be:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2201      	movs	r2, #1
 80072c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2201      	movs	r2, #1
 80072ce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2201      	movs	r2, #1
 80072d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2201      	movs	r2, #1
 80072de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2201      	movs	r2, #1
 80072e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80072ea:	2300      	movs	r3, #0
}
 80072ec:	4618      	mov	r0, r3
 80072ee:	3718      	adds	r7, #24
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bd80      	pop	{r7, pc}

080072f4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b084      	sub	sp, #16
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
 80072fc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007304:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800730c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007314:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800731c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d110      	bne.n	8007346 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007324:	7bfb      	ldrb	r3, [r7, #15]
 8007326:	2b01      	cmp	r3, #1
 8007328:	d102      	bne.n	8007330 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800732a:	7b7b      	ldrb	r3, [r7, #13]
 800732c:	2b01      	cmp	r3, #1
 800732e:	d001      	beq.n	8007334 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007330:	2301      	movs	r3, #1
 8007332:	e069      	b.n	8007408 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2202      	movs	r2, #2
 8007338:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2202      	movs	r2, #2
 8007340:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007344:	e031      	b.n	80073aa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	2b04      	cmp	r3, #4
 800734a:	d110      	bne.n	800736e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800734c:	7bbb      	ldrb	r3, [r7, #14]
 800734e:	2b01      	cmp	r3, #1
 8007350:	d102      	bne.n	8007358 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007352:	7b3b      	ldrb	r3, [r7, #12]
 8007354:	2b01      	cmp	r3, #1
 8007356:	d001      	beq.n	800735c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007358:	2301      	movs	r3, #1
 800735a:	e055      	b.n	8007408 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2202      	movs	r2, #2
 8007360:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2202      	movs	r2, #2
 8007368:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800736c:	e01d      	b.n	80073aa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800736e:	7bfb      	ldrb	r3, [r7, #15]
 8007370:	2b01      	cmp	r3, #1
 8007372:	d108      	bne.n	8007386 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007374:	7bbb      	ldrb	r3, [r7, #14]
 8007376:	2b01      	cmp	r3, #1
 8007378:	d105      	bne.n	8007386 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800737a:	7b7b      	ldrb	r3, [r7, #13]
 800737c:	2b01      	cmp	r3, #1
 800737e:	d102      	bne.n	8007386 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007380:	7b3b      	ldrb	r3, [r7, #12]
 8007382:	2b01      	cmp	r3, #1
 8007384:	d001      	beq.n	800738a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007386:	2301      	movs	r3, #1
 8007388:	e03e      	b.n	8007408 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2202      	movs	r2, #2
 800738e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2202      	movs	r2, #2
 8007396:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2202      	movs	r2, #2
 800739e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2202      	movs	r2, #2
 80073a6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d003      	beq.n	80073b8 <HAL_TIM_Encoder_Start+0xc4>
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	2b04      	cmp	r3, #4
 80073b4:	d008      	beq.n	80073c8 <HAL_TIM_Encoder_Start+0xd4>
 80073b6:	e00f      	b.n	80073d8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	2201      	movs	r2, #1
 80073be:	2100      	movs	r1, #0
 80073c0:	4618      	mov	r0, r3
 80073c2:	f000 fc67 	bl	8007c94 <TIM_CCxChannelCmd>
      break;
 80073c6:	e016      	b.n	80073f6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	2201      	movs	r2, #1
 80073ce:	2104      	movs	r1, #4
 80073d0:	4618      	mov	r0, r3
 80073d2:	f000 fc5f 	bl	8007c94 <TIM_CCxChannelCmd>
      break;
 80073d6:	e00e      	b.n	80073f6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	2201      	movs	r2, #1
 80073de:	2100      	movs	r1, #0
 80073e0:	4618      	mov	r0, r3
 80073e2:	f000 fc57 	bl	8007c94 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	2201      	movs	r2, #1
 80073ec:	2104      	movs	r1, #4
 80073ee:	4618      	mov	r0, r3
 80073f0:	f000 fc50 	bl	8007c94 <TIM_CCxChannelCmd>
      break;
 80073f4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	681a      	ldr	r2, [r3, #0]
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f042 0201 	orr.w	r2, r2, #1
 8007404:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007406:	2300      	movs	r3, #0
}
 8007408:	4618      	mov	r0, r3
 800740a:	3710      	adds	r7, #16
 800740c:	46bd      	mov	sp, r7
 800740e:	bd80      	pop	{r7, pc}

08007410 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b082      	sub	sp, #8
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	691b      	ldr	r3, [r3, #16]
 800741e:	f003 0302 	and.w	r3, r3, #2
 8007422:	2b02      	cmp	r3, #2
 8007424:	d122      	bne.n	800746c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	68db      	ldr	r3, [r3, #12]
 800742c:	f003 0302 	and.w	r3, r3, #2
 8007430:	2b02      	cmp	r3, #2
 8007432:	d11b      	bne.n	800746c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f06f 0202 	mvn.w	r2, #2
 800743c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2201      	movs	r2, #1
 8007442:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	699b      	ldr	r3, [r3, #24]
 800744a:	f003 0303 	and.w	r3, r3, #3
 800744e:	2b00      	cmp	r3, #0
 8007450:	d003      	beq.n	800745a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007452:	6878      	ldr	r0, [r7, #4]
 8007454:	f000 f9b0 	bl	80077b8 <HAL_TIM_IC_CaptureCallback>
 8007458:	e005      	b.n	8007466 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f000 f9a2 	bl	80077a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007460:	6878      	ldr	r0, [r7, #4]
 8007462:	f000 f9b3 	bl	80077cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2200      	movs	r2, #0
 800746a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	691b      	ldr	r3, [r3, #16]
 8007472:	f003 0304 	and.w	r3, r3, #4
 8007476:	2b04      	cmp	r3, #4
 8007478:	d122      	bne.n	80074c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	68db      	ldr	r3, [r3, #12]
 8007480:	f003 0304 	and.w	r3, r3, #4
 8007484:	2b04      	cmp	r3, #4
 8007486:	d11b      	bne.n	80074c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f06f 0204 	mvn.w	r2, #4
 8007490:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2202      	movs	r2, #2
 8007496:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	699b      	ldr	r3, [r3, #24]
 800749e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d003      	beq.n	80074ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	f000 f986 	bl	80077b8 <HAL_TIM_IC_CaptureCallback>
 80074ac:	e005      	b.n	80074ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f000 f978 	bl	80077a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074b4:	6878      	ldr	r0, [r7, #4]
 80074b6:	f000 f989 	bl	80077cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2200      	movs	r2, #0
 80074be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	691b      	ldr	r3, [r3, #16]
 80074c6:	f003 0308 	and.w	r3, r3, #8
 80074ca:	2b08      	cmp	r3, #8
 80074cc:	d122      	bne.n	8007514 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	68db      	ldr	r3, [r3, #12]
 80074d4:	f003 0308 	and.w	r3, r3, #8
 80074d8:	2b08      	cmp	r3, #8
 80074da:	d11b      	bne.n	8007514 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f06f 0208 	mvn.w	r2, #8
 80074e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2204      	movs	r2, #4
 80074ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	69db      	ldr	r3, [r3, #28]
 80074f2:	f003 0303 	and.w	r3, r3, #3
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d003      	beq.n	8007502 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074fa:	6878      	ldr	r0, [r7, #4]
 80074fc:	f000 f95c 	bl	80077b8 <HAL_TIM_IC_CaptureCallback>
 8007500:	e005      	b.n	800750e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f000 f94e 	bl	80077a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007508:	6878      	ldr	r0, [r7, #4]
 800750a:	f000 f95f 	bl	80077cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2200      	movs	r2, #0
 8007512:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	691b      	ldr	r3, [r3, #16]
 800751a:	f003 0310 	and.w	r3, r3, #16
 800751e:	2b10      	cmp	r3, #16
 8007520:	d122      	bne.n	8007568 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	68db      	ldr	r3, [r3, #12]
 8007528:	f003 0310 	and.w	r3, r3, #16
 800752c:	2b10      	cmp	r3, #16
 800752e:	d11b      	bne.n	8007568 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f06f 0210 	mvn.w	r2, #16
 8007538:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2208      	movs	r2, #8
 800753e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	69db      	ldr	r3, [r3, #28]
 8007546:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800754a:	2b00      	cmp	r3, #0
 800754c:	d003      	beq.n	8007556 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f000 f932 	bl	80077b8 <HAL_TIM_IC_CaptureCallback>
 8007554:	e005      	b.n	8007562 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007556:	6878      	ldr	r0, [r7, #4]
 8007558:	f000 f924 	bl	80077a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f000 f935 	bl	80077cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2200      	movs	r2, #0
 8007566:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	691b      	ldr	r3, [r3, #16]
 800756e:	f003 0301 	and.w	r3, r3, #1
 8007572:	2b01      	cmp	r3, #1
 8007574:	d10e      	bne.n	8007594 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	68db      	ldr	r3, [r3, #12]
 800757c:	f003 0301 	and.w	r3, r3, #1
 8007580:	2b01      	cmp	r3, #1
 8007582:	d107      	bne.n	8007594 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f06f 0201 	mvn.w	r2, #1
 800758c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f7fc fa32 	bl	80039f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	691b      	ldr	r3, [r3, #16]
 800759a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800759e:	2b80      	cmp	r3, #128	; 0x80
 80075a0:	d10e      	bne.n	80075c0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	68db      	ldr	r3, [r3, #12]
 80075a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075ac:	2b80      	cmp	r3, #128	; 0x80
 80075ae:	d107      	bne.n	80075c0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80075b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	f000 fc68 	bl	8007e90 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	691b      	ldr	r3, [r3, #16]
 80075c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075ca:	2b40      	cmp	r3, #64	; 0x40
 80075cc:	d10e      	bne.n	80075ec <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	68db      	ldr	r3, [r3, #12]
 80075d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075d8:	2b40      	cmp	r3, #64	; 0x40
 80075da:	d107      	bne.n	80075ec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80075e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80075e6:	6878      	ldr	r0, [r7, #4]
 80075e8:	f000 f8fa 	bl	80077e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	691b      	ldr	r3, [r3, #16]
 80075f2:	f003 0320 	and.w	r3, r3, #32
 80075f6:	2b20      	cmp	r3, #32
 80075f8:	d10e      	bne.n	8007618 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	68db      	ldr	r3, [r3, #12]
 8007600:	f003 0320 	and.w	r3, r3, #32
 8007604:	2b20      	cmp	r3, #32
 8007606:	d107      	bne.n	8007618 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f06f 0220 	mvn.w	r2, #32
 8007610:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f000 fc32 	bl	8007e7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007618:	bf00      	nop
 800761a:	3708      	adds	r7, #8
 800761c:	46bd      	mov	sp, r7
 800761e:	bd80      	pop	{r7, pc}

08007620 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b086      	sub	sp, #24
 8007624:	af00      	add	r7, sp, #0
 8007626:	60f8      	str	r0, [r7, #12]
 8007628:	60b9      	str	r1, [r7, #8]
 800762a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800762c:	2300      	movs	r3, #0
 800762e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007636:	2b01      	cmp	r3, #1
 8007638:	d101      	bne.n	800763e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800763a:	2302      	movs	r3, #2
 800763c:	e0ae      	b.n	800779c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2201      	movs	r2, #1
 8007642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2b0c      	cmp	r3, #12
 800764a:	f200 809f 	bhi.w	800778c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800764e:	a201      	add	r2, pc, #4	; (adr r2, 8007654 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007654:	08007689 	.word	0x08007689
 8007658:	0800778d 	.word	0x0800778d
 800765c:	0800778d 	.word	0x0800778d
 8007660:	0800778d 	.word	0x0800778d
 8007664:	080076c9 	.word	0x080076c9
 8007668:	0800778d 	.word	0x0800778d
 800766c:	0800778d 	.word	0x0800778d
 8007670:	0800778d 	.word	0x0800778d
 8007674:	0800770b 	.word	0x0800770b
 8007678:	0800778d 	.word	0x0800778d
 800767c:	0800778d 	.word	0x0800778d
 8007680:	0800778d 	.word	0x0800778d
 8007684:	0800774b 	.word	0x0800774b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	68b9      	ldr	r1, [r7, #8]
 800768e:	4618      	mov	r0, r3
 8007690:	f000 f950 	bl	8007934 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	699a      	ldr	r2, [r3, #24]
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f042 0208 	orr.w	r2, r2, #8
 80076a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	699a      	ldr	r2, [r3, #24]
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f022 0204 	bic.w	r2, r2, #4
 80076b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	6999      	ldr	r1, [r3, #24]
 80076ba:	68bb      	ldr	r3, [r7, #8]
 80076bc:	691a      	ldr	r2, [r3, #16]
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	430a      	orrs	r2, r1
 80076c4:	619a      	str	r2, [r3, #24]
      break;
 80076c6:	e064      	b.n	8007792 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	68b9      	ldr	r1, [r7, #8]
 80076ce:	4618      	mov	r0, r3
 80076d0:	f000 f9a0 	bl	8007a14 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	699a      	ldr	r2, [r3, #24]
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80076e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	699a      	ldr	r2, [r3, #24]
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	6999      	ldr	r1, [r3, #24]
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	691b      	ldr	r3, [r3, #16]
 80076fe:	021a      	lsls	r2, r3, #8
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	430a      	orrs	r2, r1
 8007706:	619a      	str	r2, [r3, #24]
      break;
 8007708:	e043      	b.n	8007792 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	68b9      	ldr	r1, [r7, #8]
 8007710:	4618      	mov	r0, r3
 8007712:	f000 f9f5 	bl	8007b00 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	69da      	ldr	r2, [r3, #28]
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f042 0208 	orr.w	r2, r2, #8
 8007724:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	69da      	ldr	r2, [r3, #28]
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f022 0204 	bic.w	r2, r2, #4
 8007734:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	69d9      	ldr	r1, [r3, #28]
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	691a      	ldr	r2, [r3, #16]
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	430a      	orrs	r2, r1
 8007746:	61da      	str	r2, [r3, #28]
      break;
 8007748:	e023      	b.n	8007792 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	68b9      	ldr	r1, [r7, #8]
 8007750:	4618      	mov	r0, r3
 8007752:	f000 fa49 	bl	8007be8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	69da      	ldr	r2, [r3, #28]
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007764:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	69da      	ldr	r2, [r3, #28]
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007774:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	69d9      	ldr	r1, [r3, #28]
 800777c:	68bb      	ldr	r3, [r7, #8]
 800777e:	691b      	ldr	r3, [r3, #16]
 8007780:	021a      	lsls	r2, r3, #8
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	430a      	orrs	r2, r1
 8007788:	61da      	str	r2, [r3, #28]
      break;
 800778a:	e002      	b.n	8007792 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800778c:	2301      	movs	r3, #1
 800778e:	75fb      	strb	r3, [r7, #23]
      break;
 8007790:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	2200      	movs	r2, #0
 8007796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800779a:	7dfb      	ldrb	r3, [r7, #23]
}
 800779c:	4618      	mov	r0, r3
 800779e:	3718      	adds	r7, #24
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bd80      	pop	{r7, pc}

080077a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80077a4:	b480      	push	{r7}
 80077a6:	b083      	sub	sp, #12
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80077ac:	bf00      	nop
 80077ae:	370c      	adds	r7, #12
 80077b0:	46bd      	mov	sp, r7
 80077b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b6:	4770      	bx	lr

080077b8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b083      	sub	sp, #12
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80077c0:	bf00      	nop
 80077c2:	370c      	adds	r7, #12
 80077c4:	46bd      	mov	sp, r7
 80077c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ca:	4770      	bx	lr

080077cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b083      	sub	sp, #12
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80077d4:	bf00      	nop
 80077d6:	370c      	adds	r7, #12
 80077d8:	46bd      	mov	sp, r7
 80077da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077de:	4770      	bx	lr

080077e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80077e0:	b480      	push	{r7}
 80077e2:	b083      	sub	sp, #12
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80077e8:	bf00      	nop
 80077ea:	370c      	adds	r7, #12
 80077ec:	46bd      	mov	sp, r7
 80077ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f2:	4770      	bx	lr

080077f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80077f4:	b480      	push	{r7}
 80077f6:	b085      	sub	sp, #20
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
 80077fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	4a40      	ldr	r2, [pc, #256]	; (8007908 <TIM_Base_SetConfig+0x114>)
 8007808:	4293      	cmp	r3, r2
 800780a:	d013      	beq.n	8007834 <TIM_Base_SetConfig+0x40>
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007812:	d00f      	beq.n	8007834 <TIM_Base_SetConfig+0x40>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	4a3d      	ldr	r2, [pc, #244]	; (800790c <TIM_Base_SetConfig+0x118>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d00b      	beq.n	8007834 <TIM_Base_SetConfig+0x40>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	4a3c      	ldr	r2, [pc, #240]	; (8007910 <TIM_Base_SetConfig+0x11c>)
 8007820:	4293      	cmp	r3, r2
 8007822:	d007      	beq.n	8007834 <TIM_Base_SetConfig+0x40>
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	4a3b      	ldr	r2, [pc, #236]	; (8007914 <TIM_Base_SetConfig+0x120>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d003      	beq.n	8007834 <TIM_Base_SetConfig+0x40>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	4a3a      	ldr	r2, [pc, #232]	; (8007918 <TIM_Base_SetConfig+0x124>)
 8007830:	4293      	cmp	r3, r2
 8007832:	d108      	bne.n	8007846 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800783a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	685b      	ldr	r3, [r3, #4]
 8007840:	68fa      	ldr	r2, [r7, #12]
 8007842:	4313      	orrs	r3, r2
 8007844:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	4a2f      	ldr	r2, [pc, #188]	; (8007908 <TIM_Base_SetConfig+0x114>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d02b      	beq.n	80078a6 <TIM_Base_SetConfig+0xb2>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007854:	d027      	beq.n	80078a6 <TIM_Base_SetConfig+0xb2>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	4a2c      	ldr	r2, [pc, #176]	; (800790c <TIM_Base_SetConfig+0x118>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d023      	beq.n	80078a6 <TIM_Base_SetConfig+0xb2>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	4a2b      	ldr	r2, [pc, #172]	; (8007910 <TIM_Base_SetConfig+0x11c>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d01f      	beq.n	80078a6 <TIM_Base_SetConfig+0xb2>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	4a2a      	ldr	r2, [pc, #168]	; (8007914 <TIM_Base_SetConfig+0x120>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d01b      	beq.n	80078a6 <TIM_Base_SetConfig+0xb2>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	4a29      	ldr	r2, [pc, #164]	; (8007918 <TIM_Base_SetConfig+0x124>)
 8007872:	4293      	cmp	r3, r2
 8007874:	d017      	beq.n	80078a6 <TIM_Base_SetConfig+0xb2>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	4a28      	ldr	r2, [pc, #160]	; (800791c <TIM_Base_SetConfig+0x128>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d013      	beq.n	80078a6 <TIM_Base_SetConfig+0xb2>
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	4a27      	ldr	r2, [pc, #156]	; (8007920 <TIM_Base_SetConfig+0x12c>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d00f      	beq.n	80078a6 <TIM_Base_SetConfig+0xb2>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	4a26      	ldr	r2, [pc, #152]	; (8007924 <TIM_Base_SetConfig+0x130>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d00b      	beq.n	80078a6 <TIM_Base_SetConfig+0xb2>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	4a25      	ldr	r2, [pc, #148]	; (8007928 <TIM_Base_SetConfig+0x134>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d007      	beq.n	80078a6 <TIM_Base_SetConfig+0xb2>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	4a24      	ldr	r2, [pc, #144]	; (800792c <TIM_Base_SetConfig+0x138>)
 800789a:	4293      	cmp	r3, r2
 800789c:	d003      	beq.n	80078a6 <TIM_Base_SetConfig+0xb2>
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	4a23      	ldr	r2, [pc, #140]	; (8007930 <TIM_Base_SetConfig+0x13c>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d108      	bne.n	80078b8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	68db      	ldr	r3, [r3, #12]
 80078b2:	68fa      	ldr	r2, [r7, #12]
 80078b4:	4313      	orrs	r3, r2
 80078b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	695b      	ldr	r3, [r3, #20]
 80078c2:	4313      	orrs	r3, r2
 80078c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	68fa      	ldr	r2, [r7, #12]
 80078ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	689a      	ldr	r2, [r3, #8]
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	681a      	ldr	r2, [r3, #0]
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	4a0a      	ldr	r2, [pc, #40]	; (8007908 <TIM_Base_SetConfig+0x114>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d003      	beq.n	80078ec <TIM_Base_SetConfig+0xf8>
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	4a0c      	ldr	r2, [pc, #48]	; (8007918 <TIM_Base_SetConfig+0x124>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d103      	bne.n	80078f4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	691a      	ldr	r2, [r3, #16]
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2201      	movs	r2, #1
 80078f8:	615a      	str	r2, [r3, #20]
}
 80078fa:	bf00      	nop
 80078fc:	3714      	adds	r7, #20
 80078fe:	46bd      	mov	sp, r7
 8007900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007904:	4770      	bx	lr
 8007906:	bf00      	nop
 8007908:	40010000 	.word	0x40010000
 800790c:	40000400 	.word	0x40000400
 8007910:	40000800 	.word	0x40000800
 8007914:	40000c00 	.word	0x40000c00
 8007918:	40010400 	.word	0x40010400
 800791c:	40014000 	.word	0x40014000
 8007920:	40014400 	.word	0x40014400
 8007924:	40014800 	.word	0x40014800
 8007928:	40001800 	.word	0x40001800
 800792c:	40001c00 	.word	0x40001c00
 8007930:	40002000 	.word	0x40002000

08007934 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007934:	b480      	push	{r7}
 8007936:	b087      	sub	sp, #28
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
 800793c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6a1b      	ldr	r3, [r3, #32]
 8007942:	f023 0201 	bic.w	r2, r3, #1
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6a1b      	ldr	r3, [r3, #32]
 800794e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	685b      	ldr	r3, [r3, #4]
 8007954:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	699b      	ldr	r3, [r3, #24]
 800795a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007962:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	f023 0303 	bic.w	r3, r3, #3
 800796a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	68fa      	ldr	r2, [r7, #12]
 8007972:	4313      	orrs	r3, r2
 8007974:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007976:	697b      	ldr	r3, [r7, #20]
 8007978:	f023 0302 	bic.w	r3, r3, #2
 800797c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	689b      	ldr	r3, [r3, #8]
 8007982:	697a      	ldr	r2, [r7, #20]
 8007984:	4313      	orrs	r3, r2
 8007986:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	4a20      	ldr	r2, [pc, #128]	; (8007a0c <TIM_OC1_SetConfig+0xd8>)
 800798c:	4293      	cmp	r3, r2
 800798e:	d003      	beq.n	8007998 <TIM_OC1_SetConfig+0x64>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	4a1f      	ldr	r2, [pc, #124]	; (8007a10 <TIM_OC1_SetConfig+0xdc>)
 8007994:	4293      	cmp	r3, r2
 8007996:	d10c      	bne.n	80079b2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007998:	697b      	ldr	r3, [r7, #20]
 800799a:	f023 0308 	bic.w	r3, r3, #8
 800799e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	68db      	ldr	r3, [r3, #12]
 80079a4:	697a      	ldr	r2, [r7, #20]
 80079a6:	4313      	orrs	r3, r2
 80079a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80079aa:	697b      	ldr	r3, [r7, #20]
 80079ac:	f023 0304 	bic.w	r3, r3, #4
 80079b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	4a15      	ldr	r2, [pc, #84]	; (8007a0c <TIM_OC1_SetConfig+0xd8>)
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d003      	beq.n	80079c2 <TIM_OC1_SetConfig+0x8e>
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	4a14      	ldr	r2, [pc, #80]	; (8007a10 <TIM_OC1_SetConfig+0xdc>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d111      	bne.n	80079e6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80079c2:	693b      	ldr	r3, [r7, #16]
 80079c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80079c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80079ca:	693b      	ldr	r3, [r7, #16]
 80079cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80079d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	695b      	ldr	r3, [r3, #20]
 80079d6:	693a      	ldr	r2, [r7, #16]
 80079d8:	4313      	orrs	r3, r2
 80079da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	699b      	ldr	r3, [r3, #24]
 80079e0:	693a      	ldr	r2, [r7, #16]
 80079e2:	4313      	orrs	r3, r2
 80079e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	693a      	ldr	r2, [r7, #16]
 80079ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	68fa      	ldr	r2, [r7, #12]
 80079f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	685a      	ldr	r2, [r3, #4]
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	697a      	ldr	r2, [r7, #20]
 80079fe:	621a      	str	r2, [r3, #32]
}
 8007a00:	bf00      	nop
 8007a02:	371c      	adds	r7, #28
 8007a04:	46bd      	mov	sp, r7
 8007a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0a:	4770      	bx	lr
 8007a0c:	40010000 	.word	0x40010000
 8007a10:	40010400 	.word	0x40010400

08007a14 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a14:	b480      	push	{r7}
 8007a16:	b087      	sub	sp, #28
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
 8007a1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6a1b      	ldr	r3, [r3, #32]
 8007a22:	f023 0210 	bic.w	r2, r3, #16
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6a1b      	ldr	r3, [r3, #32]
 8007a2e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	685b      	ldr	r3, [r3, #4]
 8007a34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	699b      	ldr	r3, [r3, #24]
 8007a3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	021b      	lsls	r3, r3, #8
 8007a52:	68fa      	ldr	r2, [r7, #12]
 8007a54:	4313      	orrs	r3, r2
 8007a56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	f023 0320 	bic.w	r3, r3, #32
 8007a5e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	689b      	ldr	r3, [r3, #8]
 8007a64:	011b      	lsls	r3, r3, #4
 8007a66:	697a      	ldr	r2, [r7, #20]
 8007a68:	4313      	orrs	r3, r2
 8007a6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	4a22      	ldr	r2, [pc, #136]	; (8007af8 <TIM_OC2_SetConfig+0xe4>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d003      	beq.n	8007a7c <TIM_OC2_SetConfig+0x68>
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	4a21      	ldr	r2, [pc, #132]	; (8007afc <TIM_OC2_SetConfig+0xe8>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d10d      	bne.n	8007a98 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	68db      	ldr	r3, [r3, #12]
 8007a88:	011b      	lsls	r3, r3, #4
 8007a8a:	697a      	ldr	r2, [r7, #20]
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007a90:	697b      	ldr	r3, [r7, #20]
 8007a92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a96:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	4a17      	ldr	r2, [pc, #92]	; (8007af8 <TIM_OC2_SetConfig+0xe4>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d003      	beq.n	8007aa8 <TIM_OC2_SetConfig+0x94>
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	4a16      	ldr	r2, [pc, #88]	; (8007afc <TIM_OC2_SetConfig+0xe8>)
 8007aa4:	4293      	cmp	r3, r2
 8007aa6:	d113      	bne.n	8007ad0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007aa8:	693b      	ldr	r3, [r7, #16]
 8007aaa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007aae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007ab0:	693b      	ldr	r3, [r7, #16]
 8007ab2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007ab6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	695b      	ldr	r3, [r3, #20]
 8007abc:	009b      	lsls	r3, r3, #2
 8007abe:	693a      	ldr	r2, [r7, #16]
 8007ac0:	4313      	orrs	r3, r2
 8007ac2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	699b      	ldr	r3, [r3, #24]
 8007ac8:	009b      	lsls	r3, r3, #2
 8007aca:	693a      	ldr	r2, [r7, #16]
 8007acc:	4313      	orrs	r3, r2
 8007ace:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	693a      	ldr	r2, [r7, #16]
 8007ad4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	68fa      	ldr	r2, [r7, #12]
 8007ada:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	685a      	ldr	r2, [r3, #4]
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	697a      	ldr	r2, [r7, #20]
 8007ae8:	621a      	str	r2, [r3, #32]
}
 8007aea:	bf00      	nop
 8007aec:	371c      	adds	r7, #28
 8007aee:	46bd      	mov	sp, r7
 8007af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af4:	4770      	bx	lr
 8007af6:	bf00      	nop
 8007af8:	40010000 	.word	0x40010000
 8007afc:	40010400 	.word	0x40010400

08007b00 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b00:	b480      	push	{r7}
 8007b02:	b087      	sub	sp, #28
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
 8007b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6a1b      	ldr	r3, [r3, #32]
 8007b0e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6a1b      	ldr	r3, [r3, #32]
 8007b1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	685b      	ldr	r3, [r3, #4]
 8007b20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	69db      	ldr	r3, [r3, #28]
 8007b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	f023 0303 	bic.w	r3, r3, #3
 8007b36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	68fa      	ldr	r2, [r7, #12]
 8007b3e:	4313      	orrs	r3, r2
 8007b40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007b48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	689b      	ldr	r3, [r3, #8]
 8007b4e:	021b      	lsls	r3, r3, #8
 8007b50:	697a      	ldr	r2, [r7, #20]
 8007b52:	4313      	orrs	r3, r2
 8007b54:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	4a21      	ldr	r2, [pc, #132]	; (8007be0 <TIM_OC3_SetConfig+0xe0>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d003      	beq.n	8007b66 <TIM_OC3_SetConfig+0x66>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	4a20      	ldr	r2, [pc, #128]	; (8007be4 <TIM_OC3_SetConfig+0xe4>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d10d      	bne.n	8007b82 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007b66:	697b      	ldr	r3, [r7, #20]
 8007b68:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007b6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	68db      	ldr	r3, [r3, #12]
 8007b72:	021b      	lsls	r3, r3, #8
 8007b74:	697a      	ldr	r2, [r7, #20]
 8007b76:	4313      	orrs	r3, r2
 8007b78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007b80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	4a16      	ldr	r2, [pc, #88]	; (8007be0 <TIM_OC3_SetConfig+0xe0>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d003      	beq.n	8007b92 <TIM_OC3_SetConfig+0x92>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	4a15      	ldr	r2, [pc, #84]	; (8007be4 <TIM_OC3_SetConfig+0xe4>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d113      	bne.n	8007bba <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007b92:	693b      	ldr	r3, [r7, #16]
 8007b94:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007b9a:	693b      	ldr	r3, [r7, #16]
 8007b9c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007ba0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	695b      	ldr	r3, [r3, #20]
 8007ba6:	011b      	lsls	r3, r3, #4
 8007ba8:	693a      	ldr	r2, [r7, #16]
 8007baa:	4313      	orrs	r3, r2
 8007bac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	699b      	ldr	r3, [r3, #24]
 8007bb2:	011b      	lsls	r3, r3, #4
 8007bb4:	693a      	ldr	r2, [r7, #16]
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	693a      	ldr	r2, [r7, #16]
 8007bbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	68fa      	ldr	r2, [r7, #12]
 8007bc4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007bc6:	683b      	ldr	r3, [r7, #0]
 8007bc8:	685a      	ldr	r2, [r3, #4]
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	697a      	ldr	r2, [r7, #20]
 8007bd2:	621a      	str	r2, [r3, #32]
}
 8007bd4:	bf00      	nop
 8007bd6:	371c      	adds	r7, #28
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bde:	4770      	bx	lr
 8007be0:	40010000 	.word	0x40010000
 8007be4:	40010400 	.word	0x40010400

08007be8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007be8:	b480      	push	{r7}
 8007bea:	b087      	sub	sp, #28
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
 8007bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6a1b      	ldr	r3, [r3, #32]
 8007bf6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6a1b      	ldr	r3, [r3, #32]
 8007c02:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	685b      	ldr	r3, [r3, #4]
 8007c08:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	69db      	ldr	r3, [r3, #28]
 8007c0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	021b      	lsls	r3, r3, #8
 8007c26:	68fa      	ldr	r2, [r7, #12]
 8007c28:	4313      	orrs	r3, r2
 8007c2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007c2c:	693b      	ldr	r3, [r7, #16]
 8007c2e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007c32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	689b      	ldr	r3, [r3, #8]
 8007c38:	031b      	lsls	r3, r3, #12
 8007c3a:	693a      	ldr	r2, [r7, #16]
 8007c3c:	4313      	orrs	r3, r2
 8007c3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	4a12      	ldr	r2, [pc, #72]	; (8007c8c <TIM_OC4_SetConfig+0xa4>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d003      	beq.n	8007c50 <TIM_OC4_SetConfig+0x68>
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	4a11      	ldr	r2, [pc, #68]	; (8007c90 <TIM_OC4_SetConfig+0xa8>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d109      	bne.n	8007c64 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007c50:	697b      	ldr	r3, [r7, #20]
 8007c52:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007c56:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	695b      	ldr	r3, [r3, #20]
 8007c5c:	019b      	lsls	r3, r3, #6
 8007c5e:	697a      	ldr	r2, [r7, #20]
 8007c60:	4313      	orrs	r3, r2
 8007c62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	697a      	ldr	r2, [r7, #20]
 8007c68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	68fa      	ldr	r2, [r7, #12]
 8007c6e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	685a      	ldr	r2, [r3, #4]
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	693a      	ldr	r2, [r7, #16]
 8007c7c:	621a      	str	r2, [r3, #32]
}
 8007c7e:	bf00      	nop
 8007c80:	371c      	adds	r7, #28
 8007c82:	46bd      	mov	sp, r7
 8007c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c88:	4770      	bx	lr
 8007c8a:	bf00      	nop
 8007c8c:	40010000 	.word	0x40010000
 8007c90:	40010400 	.word	0x40010400

08007c94 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007c94:	b480      	push	{r7}
 8007c96:	b087      	sub	sp, #28
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	60f8      	str	r0, [r7, #12]
 8007c9c:	60b9      	str	r1, [r7, #8]
 8007c9e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	f003 031f 	and.w	r3, r3, #31
 8007ca6:	2201      	movs	r2, #1
 8007ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8007cac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	6a1a      	ldr	r2, [r3, #32]
 8007cb2:	697b      	ldr	r3, [r7, #20]
 8007cb4:	43db      	mvns	r3, r3
 8007cb6:	401a      	ands	r2, r3
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	6a1a      	ldr	r2, [r3, #32]
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	f003 031f 	and.w	r3, r3, #31
 8007cc6:	6879      	ldr	r1, [r7, #4]
 8007cc8:	fa01 f303 	lsl.w	r3, r1, r3
 8007ccc:	431a      	orrs	r2, r3
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	621a      	str	r2, [r3, #32]
}
 8007cd2:	bf00      	nop
 8007cd4:	371c      	adds	r7, #28
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cdc:	4770      	bx	lr
	...

08007ce0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b085      	sub	sp, #20
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007cf0:	2b01      	cmp	r3, #1
 8007cf2:	d101      	bne.n	8007cf8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007cf4:	2302      	movs	r3, #2
 8007cf6:	e05a      	b.n	8007dae <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2202      	movs	r2, #2
 8007d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	685b      	ldr	r3, [r3, #4]
 8007d0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	689b      	ldr	r3, [r3, #8]
 8007d16:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	68fa      	ldr	r2, [r7, #12]
 8007d26:	4313      	orrs	r3, r2
 8007d28:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	68fa      	ldr	r2, [r7, #12]
 8007d30:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	4a21      	ldr	r2, [pc, #132]	; (8007dbc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d022      	beq.n	8007d82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d44:	d01d      	beq.n	8007d82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	4a1d      	ldr	r2, [pc, #116]	; (8007dc0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d018      	beq.n	8007d82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a1b      	ldr	r2, [pc, #108]	; (8007dc4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d013      	beq.n	8007d82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4a1a      	ldr	r2, [pc, #104]	; (8007dc8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d00e      	beq.n	8007d82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4a18      	ldr	r2, [pc, #96]	; (8007dcc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d009      	beq.n	8007d82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	4a17      	ldr	r2, [pc, #92]	; (8007dd0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d004      	beq.n	8007d82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4a15      	ldr	r2, [pc, #84]	; (8007dd4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d10c      	bne.n	8007d9c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	68ba      	ldr	r2, [r7, #8]
 8007d90:	4313      	orrs	r3, r2
 8007d92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	68ba      	ldr	r2, [r7, #8]
 8007d9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2201      	movs	r2, #1
 8007da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2200      	movs	r2, #0
 8007da8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007dac:	2300      	movs	r3, #0
}
 8007dae:	4618      	mov	r0, r3
 8007db0:	3714      	adds	r7, #20
 8007db2:	46bd      	mov	sp, r7
 8007db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db8:	4770      	bx	lr
 8007dba:	bf00      	nop
 8007dbc:	40010000 	.word	0x40010000
 8007dc0:	40000400 	.word	0x40000400
 8007dc4:	40000800 	.word	0x40000800
 8007dc8:	40000c00 	.word	0x40000c00
 8007dcc:	40010400 	.word	0x40010400
 8007dd0:	40014000 	.word	0x40014000
 8007dd4:	40001800 	.word	0x40001800

08007dd8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007dd8:	b480      	push	{r7}
 8007dda:	b085      	sub	sp, #20
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
 8007de0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007de2:	2300      	movs	r3, #0
 8007de4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007dec:	2b01      	cmp	r3, #1
 8007dee:	d101      	bne.n	8007df4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007df0:	2302      	movs	r3, #2
 8007df2:	e03d      	b.n	8007e70 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2201      	movs	r2, #1
 8007df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	68db      	ldr	r3, [r3, #12]
 8007e06:	4313      	orrs	r3, r2
 8007e08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	689b      	ldr	r3, [r3, #8]
 8007e14:	4313      	orrs	r3, r2
 8007e16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	4313      	orrs	r3, r2
 8007e24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	4313      	orrs	r3, r2
 8007e32:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	691b      	ldr	r3, [r3, #16]
 8007e3e:	4313      	orrs	r3, r2
 8007e40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	695b      	ldr	r3, [r3, #20]
 8007e4c:	4313      	orrs	r3, r2
 8007e4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	69db      	ldr	r3, [r3, #28]
 8007e5a:	4313      	orrs	r3, r2
 8007e5c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	68fa      	ldr	r2, [r7, #12]
 8007e64:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007e6e:	2300      	movs	r3, #0
}
 8007e70:	4618      	mov	r0, r3
 8007e72:	3714      	adds	r7, #20
 8007e74:	46bd      	mov	sp, r7
 8007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7a:	4770      	bx	lr

08007e7c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b083      	sub	sp, #12
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007e84:	bf00      	nop
 8007e86:	370c      	adds	r7, #12
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8e:	4770      	bx	lr

08007e90 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007e90:	b480      	push	{r7}
 8007e92:	b083      	sub	sp, #12
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007e98:	bf00      	nop
 8007e9a:	370c      	adds	r7, #12
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea2:	4770      	bx	lr

08007ea4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b082      	sub	sp, #8
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d101      	bne.n	8007eb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	e03f      	b.n	8007f36 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ebc:	b2db      	uxtb	r3, r3
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d106      	bne.n	8007ed0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	f7fb fc32 	bl	8003734 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2224      	movs	r2, #36	; 0x24
 8007ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	68da      	ldr	r2, [r3, #12]
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007ee6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	f000 f829 	bl	8007f40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	691a      	ldr	r2, [r3, #16]
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007efc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	695a      	ldr	r2, [r3, #20]
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007f0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	68da      	ldr	r2, [r3, #12]
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007f1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2200      	movs	r2, #0
 8007f22:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2220      	movs	r2, #32
 8007f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2220      	movs	r2, #32
 8007f30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007f34:	2300      	movs	r3, #0
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	3708      	adds	r7, #8
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	bd80      	pop	{r7, pc}
	...

08007f40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007f40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007f44:	b0c0      	sub	sp, #256	; 0x100
 8007f46:	af00      	add	r7, sp, #0
 8007f48:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	691b      	ldr	r3, [r3, #16]
 8007f54:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007f58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f5c:	68d9      	ldr	r1, [r3, #12]
 8007f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f62:	681a      	ldr	r2, [r3, #0]
 8007f64:	ea40 0301 	orr.w	r3, r0, r1
 8007f68:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007f6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f6e:	689a      	ldr	r2, [r3, #8]
 8007f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f74:	691b      	ldr	r3, [r3, #16]
 8007f76:	431a      	orrs	r2, r3
 8007f78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f7c:	695b      	ldr	r3, [r3, #20]
 8007f7e:	431a      	orrs	r2, r3
 8007f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f84:	69db      	ldr	r3, [r3, #28]
 8007f86:	4313      	orrs	r3, r2
 8007f88:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	68db      	ldr	r3, [r3, #12]
 8007f94:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007f98:	f021 010c 	bic.w	r1, r1, #12
 8007f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fa0:	681a      	ldr	r2, [r3, #0]
 8007fa2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007fa6:	430b      	orrs	r3, r1
 8007fa8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007faa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	695b      	ldr	r3, [r3, #20]
 8007fb2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007fb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fba:	6999      	ldr	r1, [r3, #24]
 8007fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fc0:	681a      	ldr	r2, [r3, #0]
 8007fc2:	ea40 0301 	orr.w	r3, r0, r1
 8007fc6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007fc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fcc:	681a      	ldr	r2, [r3, #0]
 8007fce:	4b8f      	ldr	r3, [pc, #572]	; (800820c <UART_SetConfig+0x2cc>)
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d005      	beq.n	8007fe0 <UART_SetConfig+0xa0>
 8007fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fd8:	681a      	ldr	r2, [r3, #0]
 8007fda:	4b8d      	ldr	r3, [pc, #564]	; (8008210 <UART_SetConfig+0x2d0>)
 8007fdc:	429a      	cmp	r2, r3
 8007fde:	d104      	bne.n	8007fea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007fe0:	f7fe fa26 	bl	8006430 <HAL_RCC_GetPCLK2Freq>
 8007fe4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007fe8:	e003      	b.n	8007ff2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007fea:	f7fe fa0d 	bl	8006408 <HAL_RCC_GetPCLK1Freq>
 8007fee:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007ff2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ff6:	69db      	ldr	r3, [r3, #28]
 8007ff8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ffc:	f040 810c 	bne.w	8008218 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008000:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008004:	2200      	movs	r2, #0
 8008006:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800800a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800800e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008012:	4622      	mov	r2, r4
 8008014:	462b      	mov	r3, r5
 8008016:	1891      	adds	r1, r2, r2
 8008018:	65b9      	str	r1, [r7, #88]	; 0x58
 800801a:	415b      	adcs	r3, r3
 800801c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800801e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008022:	4621      	mov	r1, r4
 8008024:	eb12 0801 	adds.w	r8, r2, r1
 8008028:	4629      	mov	r1, r5
 800802a:	eb43 0901 	adc.w	r9, r3, r1
 800802e:	f04f 0200 	mov.w	r2, #0
 8008032:	f04f 0300 	mov.w	r3, #0
 8008036:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800803a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800803e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008042:	4690      	mov	r8, r2
 8008044:	4699      	mov	r9, r3
 8008046:	4623      	mov	r3, r4
 8008048:	eb18 0303 	adds.w	r3, r8, r3
 800804c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008050:	462b      	mov	r3, r5
 8008052:	eb49 0303 	adc.w	r3, r9, r3
 8008056:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800805a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800805e:	685b      	ldr	r3, [r3, #4]
 8008060:	2200      	movs	r2, #0
 8008062:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008066:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800806a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800806e:	460b      	mov	r3, r1
 8008070:	18db      	adds	r3, r3, r3
 8008072:	653b      	str	r3, [r7, #80]	; 0x50
 8008074:	4613      	mov	r3, r2
 8008076:	eb42 0303 	adc.w	r3, r2, r3
 800807a:	657b      	str	r3, [r7, #84]	; 0x54
 800807c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008080:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008084:	f7f8 fe20 	bl	8000cc8 <__aeabi_uldivmod>
 8008088:	4602      	mov	r2, r0
 800808a:	460b      	mov	r3, r1
 800808c:	4b61      	ldr	r3, [pc, #388]	; (8008214 <UART_SetConfig+0x2d4>)
 800808e:	fba3 2302 	umull	r2, r3, r3, r2
 8008092:	095b      	lsrs	r3, r3, #5
 8008094:	011c      	lsls	r4, r3, #4
 8008096:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800809a:	2200      	movs	r2, #0
 800809c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80080a0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80080a4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80080a8:	4642      	mov	r2, r8
 80080aa:	464b      	mov	r3, r9
 80080ac:	1891      	adds	r1, r2, r2
 80080ae:	64b9      	str	r1, [r7, #72]	; 0x48
 80080b0:	415b      	adcs	r3, r3
 80080b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80080b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80080b8:	4641      	mov	r1, r8
 80080ba:	eb12 0a01 	adds.w	sl, r2, r1
 80080be:	4649      	mov	r1, r9
 80080c0:	eb43 0b01 	adc.w	fp, r3, r1
 80080c4:	f04f 0200 	mov.w	r2, #0
 80080c8:	f04f 0300 	mov.w	r3, #0
 80080cc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80080d0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80080d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80080d8:	4692      	mov	sl, r2
 80080da:	469b      	mov	fp, r3
 80080dc:	4643      	mov	r3, r8
 80080de:	eb1a 0303 	adds.w	r3, sl, r3
 80080e2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80080e6:	464b      	mov	r3, r9
 80080e8:	eb4b 0303 	adc.w	r3, fp, r3
 80080ec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80080f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080f4:	685b      	ldr	r3, [r3, #4]
 80080f6:	2200      	movs	r2, #0
 80080f8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80080fc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008100:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008104:	460b      	mov	r3, r1
 8008106:	18db      	adds	r3, r3, r3
 8008108:	643b      	str	r3, [r7, #64]	; 0x40
 800810a:	4613      	mov	r3, r2
 800810c:	eb42 0303 	adc.w	r3, r2, r3
 8008110:	647b      	str	r3, [r7, #68]	; 0x44
 8008112:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008116:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800811a:	f7f8 fdd5 	bl	8000cc8 <__aeabi_uldivmod>
 800811e:	4602      	mov	r2, r0
 8008120:	460b      	mov	r3, r1
 8008122:	4611      	mov	r1, r2
 8008124:	4b3b      	ldr	r3, [pc, #236]	; (8008214 <UART_SetConfig+0x2d4>)
 8008126:	fba3 2301 	umull	r2, r3, r3, r1
 800812a:	095b      	lsrs	r3, r3, #5
 800812c:	2264      	movs	r2, #100	; 0x64
 800812e:	fb02 f303 	mul.w	r3, r2, r3
 8008132:	1acb      	subs	r3, r1, r3
 8008134:	00db      	lsls	r3, r3, #3
 8008136:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800813a:	4b36      	ldr	r3, [pc, #216]	; (8008214 <UART_SetConfig+0x2d4>)
 800813c:	fba3 2302 	umull	r2, r3, r3, r2
 8008140:	095b      	lsrs	r3, r3, #5
 8008142:	005b      	lsls	r3, r3, #1
 8008144:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008148:	441c      	add	r4, r3
 800814a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800814e:	2200      	movs	r2, #0
 8008150:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008154:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008158:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800815c:	4642      	mov	r2, r8
 800815e:	464b      	mov	r3, r9
 8008160:	1891      	adds	r1, r2, r2
 8008162:	63b9      	str	r1, [r7, #56]	; 0x38
 8008164:	415b      	adcs	r3, r3
 8008166:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008168:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800816c:	4641      	mov	r1, r8
 800816e:	1851      	adds	r1, r2, r1
 8008170:	6339      	str	r1, [r7, #48]	; 0x30
 8008172:	4649      	mov	r1, r9
 8008174:	414b      	adcs	r3, r1
 8008176:	637b      	str	r3, [r7, #52]	; 0x34
 8008178:	f04f 0200 	mov.w	r2, #0
 800817c:	f04f 0300 	mov.w	r3, #0
 8008180:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008184:	4659      	mov	r1, fp
 8008186:	00cb      	lsls	r3, r1, #3
 8008188:	4651      	mov	r1, sl
 800818a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800818e:	4651      	mov	r1, sl
 8008190:	00ca      	lsls	r2, r1, #3
 8008192:	4610      	mov	r0, r2
 8008194:	4619      	mov	r1, r3
 8008196:	4603      	mov	r3, r0
 8008198:	4642      	mov	r2, r8
 800819a:	189b      	adds	r3, r3, r2
 800819c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80081a0:	464b      	mov	r3, r9
 80081a2:	460a      	mov	r2, r1
 80081a4:	eb42 0303 	adc.w	r3, r2, r3
 80081a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80081ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081b0:	685b      	ldr	r3, [r3, #4]
 80081b2:	2200      	movs	r2, #0
 80081b4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80081b8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80081bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80081c0:	460b      	mov	r3, r1
 80081c2:	18db      	adds	r3, r3, r3
 80081c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80081c6:	4613      	mov	r3, r2
 80081c8:	eb42 0303 	adc.w	r3, r2, r3
 80081cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80081ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80081d2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80081d6:	f7f8 fd77 	bl	8000cc8 <__aeabi_uldivmod>
 80081da:	4602      	mov	r2, r0
 80081dc:	460b      	mov	r3, r1
 80081de:	4b0d      	ldr	r3, [pc, #52]	; (8008214 <UART_SetConfig+0x2d4>)
 80081e0:	fba3 1302 	umull	r1, r3, r3, r2
 80081e4:	095b      	lsrs	r3, r3, #5
 80081e6:	2164      	movs	r1, #100	; 0x64
 80081e8:	fb01 f303 	mul.w	r3, r1, r3
 80081ec:	1ad3      	subs	r3, r2, r3
 80081ee:	00db      	lsls	r3, r3, #3
 80081f0:	3332      	adds	r3, #50	; 0x32
 80081f2:	4a08      	ldr	r2, [pc, #32]	; (8008214 <UART_SetConfig+0x2d4>)
 80081f4:	fba2 2303 	umull	r2, r3, r2, r3
 80081f8:	095b      	lsrs	r3, r3, #5
 80081fa:	f003 0207 	and.w	r2, r3, #7
 80081fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	4422      	add	r2, r4
 8008206:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008208:	e105      	b.n	8008416 <UART_SetConfig+0x4d6>
 800820a:	bf00      	nop
 800820c:	40011000 	.word	0x40011000
 8008210:	40011400 	.word	0x40011400
 8008214:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008218:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800821c:	2200      	movs	r2, #0
 800821e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008222:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008226:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800822a:	4642      	mov	r2, r8
 800822c:	464b      	mov	r3, r9
 800822e:	1891      	adds	r1, r2, r2
 8008230:	6239      	str	r1, [r7, #32]
 8008232:	415b      	adcs	r3, r3
 8008234:	627b      	str	r3, [r7, #36]	; 0x24
 8008236:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800823a:	4641      	mov	r1, r8
 800823c:	1854      	adds	r4, r2, r1
 800823e:	4649      	mov	r1, r9
 8008240:	eb43 0501 	adc.w	r5, r3, r1
 8008244:	f04f 0200 	mov.w	r2, #0
 8008248:	f04f 0300 	mov.w	r3, #0
 800824c:	00eb      	lsls	r3, r5, #3
 800824e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008252:	00e2      	lsls	r2, r4, #3
 8008254:	4614      	mov	r4, r2
 8008256:	461d      	mov	r5, r3
 8008258:	4643      	mov	r3, r8
 800825a:	18e3      	adds	r3, r4, r3
 800825c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008260:	464b      	mov	r3, r9
 8008262:	eb45 0303 	adc.w	r3, r5, r3
 8008266:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800826a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800826e:	685b      	ldr	r3, [r3, #4]
 8008270:	2200      	movs	r2, #0
 8008272:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008276:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800827a:	f04f 0200 	mov.w	r2, #0
 800827e:	f04f 0300 	mov.w	r3, #0
 8008282:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008286:	4629      	mov	r1, r5
 8008288:	008b      	lsls	r3, r1, #2
 800828a:	4621      	mov	r1, r4
 800828c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008290:	4621      	mov	r1, r4
 8008292:	008a      	lsls	r2, r1, #2
 8008294:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008298:	f7f8 fd16 	bl	8000cc8 <__aeabi_uldivmod>
 800829c:	4602      	mov	r2, r0
 800829e:	460b      	mov	r3, r1
 80082a0:	4b60      	ldr	r3, [pc, #384]	; (8008424 <UART_SetConfig+0x4e4>)
 80082a2:	fba3 2302 	umull	r2, r3, r3, r2
 80082a6:	095b      	lsrs	r3, r3, #5
 80082a8:	011c      	lsls	r4, r3, #4
 80082aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80082ae:	2200      	movs	r2, #0
 80082b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80082b4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80082b8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80082bc:	4642      	mov	r2, r8
 80082be:	464b      	mov	r3, r9
 80082c0:	1891      	adds	r1, r2, r2
 80082c2:	61b9      	str	r1, [r7, #24]
 80082c4:	415b      	adcs	r3, r3
 80082c6:	61fb      	str	r3, [r7, #28]
 80082c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80082cc:	4641      	mov	r1, r8
 80082ce:	1851      	adds	r1, r2, r1
 80082d0:	6139      	str	r1, [r7, #16]
 80082d2:	4649      	mov	r1, r9
 80082d4:	414b      	adcs	r3, r1
 80082d6:	617b      	str	r3, [r7, #20]
 80082d8:	f04f 0200 	mov.w	r2, #0
 80082dc:	f04f 0300 	mov.w	r3, #0
 80082e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80082e4:	4659      	mov	r1, fp
 80082e6:	00cb      	lsls	r3, r1, #3
 80082e8:	4651      	mov	r1, sl
 80082ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80082ee:	4651      	mov	r1, sl
 80082f0:	00ca      	lsls	r2, r1, #3
 80082f2:	4610      	mov	r0, r2
 80082f4:	4619      	mov	r1, r3
 80082f6:	4603      	mov	r3, r0
 80082f8:	4642      	mov	r2, r8
 80082fa:	189b      	adds	r3, r3, r2
 80082fc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008300:	464b      	mov	r3, r9
 8008302:	460a      	mov	r2, r1
 8008304:	eb42 0303 	adc.w	r3, r2, r3
 8008308:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800830c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008310:	685b      	ldr	r3, [r3, #4]
 8008312:	2200      	movs	r2, #0
 8008314:	67bb      	str	r3, [r7, #120]	; 0x78
 8008316:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008318:	f04f 0200 	mov.w	r2, #0
 800831c:	f04f 0300 	mov.w	r3, #0
 8008320:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008324:	4649      	mov	r1, r9
 8008326:	008b      	lsls	r3, r1, #2
 8008328:	4641      	mov	r1, r8
 800832a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800832e:	4641      	mov	r1, r8
 8008330:	008a      	lsls	r2, r1, #2
 8008332:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008336:	f7f8 fcc7 	bl	8000cc8 <__aeabi_uldivmod>
 800833a:	4602      	mov	r2, r0
 800833c:	460b      	mov	r3, r1
 800833e:	4b39      	ldr	r3, [pc, #228]	; (8008424 <UART_SetConfig+0x4e4>)
 8008340:	fba3 1302 	umull	r1, r3, r3, r2
 8008344:	095b      	lsrs	r3, r3, #5
 8008346:	2164      	movs	r1, #100	; 0x64
 8008348:	fb01 f303 	mul.w	r3, r1, r3
 800834c:	1ad3      	subs	r3, r2, r3
 800834e:	011b      	lsls	r3, r3, #4
 8008350:	3332      	adds	r3, #50	; 0x32
 8008352:	4a34      	ldr	r2, [pc, #208]	; (8008424 <UART_SetConfig+0x4e4>)
 8008354:	fba2 2303 	umull	r2, r3, r2, r3
 8008358:	095b      	lsrs	r3, r3, #5
 800835a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800835e:	441c      	add	r4, r3
 8008360:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008364:	2200      	movs	r2, #0
 8008366:	673b      	str	r3, [r7, #112]	; 0x70
 8008368:	677a      	str	r2, [r7, #116]	; 0x74
 800836a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800836e:	4642      	mov	r2, r8
 8008370:	464b      	mov	r3, r9
 8008372:	1891      	adds	r1, r2, r2
 8008374:	60b9      	str	r1, [r7, #8]
 8008376:	415b      	adcs	r3, r3
 8008378:	60fb      	str	r3, [r7, #12]
 800837a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800837e:	4641      	mov	r1, r8
 8008380:	1851      	adds	r1, r2, r1
 8008382:	6039      	str	r1, [r7, #0]
 8008384:	4649      	mov	r1, r9
 8008386:	414b      	adcs	r3, r1
 8008388:	607b      	str	r3, [r7, #4]
 800838a:	f04f 0200 	mov.w	r2, #0
 800838e:	f04f 0300 	mov.w	r3, #0
 8008392:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008396:	4659      	mov	r1, fp
 8008398:	00cb      	lsls	r3, r1, #3
 800839a:	4651      	mov	r1, sl
 800839c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80083a0:	4651      	mov	r1, sl
 80083a2:	00ca      	lsls	r2, r1, #3
 80083a4:	4610      	mov	r0, r2
 80083a6:	4619      	mov	r1, r3
 80083a8:	4603      	mov	r3, r0
 80083aa:	4642      	mov	r2, r8
 80083ac:	189b      	adds	r3, r3, r2
 80083ae:	66bb      	str	r3, [r7, #104]	; 0x68
 80083b0:	464b      	mov	r3, r9
 80083b2:	460a      	mov	r2, r1
 80083b4:	eb42 0303 	adc.w	r3, r2, r3
 80083b8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80083ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80083be:	685b      	ldr	r3, [r3, #4]
 80083c0:	2200      	movs	r2, #0
 80083c2:	663b      	str	r3, [r7, #96]	; 0x60
 80083c4:	667a      	str	r2, [r7, #100]	; 0x64
 80083c6:	f04f 0200 	mov.w	r2, #0
 80083ca:	f04f 0300 	mov.w	r3, #0
 80083ce:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80083d2:	4649      	mov	r1, r9
 80083d4:	008b      	lsls	r3, r1, #2
 80083d6:	4641      	mov	r1, r8
 80083d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80083dc:	4641      	mov	r1, r8
 80083de:	008a      	lsls	r2, r1, #2
 80083e0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80083e4:	f7f8 fc70 	bl	8000cc8 <__aeabi_uldivmod>
 80083e8:	4602      	mov	r2, r0
 80083ea:	460b      	mov	r3, r1
 80083ec:	4b0d      	ldr	r3, [pc, #52]	; (8008424 <UART_SetConfig+0x4e4>)
 80083ee:	fba3 1302 	umull	r1, r3, r3, r2
 80083f2:	095b      	lsrs	r3, r3, #5
 80083f4:	2164      	movs	r1, #100	; 0x64
 80083f6:	fb01 f303 	mul.w	r3, r1, r3
 80083fa:	1ad3      	subs	r3, r2, r3
 80083fc:	011b      	lsls	r3, r3, #4
 80083fe:	3332      	adds	r3, #50	; 0x32
 8008400:	4a08      	ldr	r2, [pc, #32]	; (8008424 <UART_SetConfig+0x4e4>)
 8008402:	fba2 2303 	umull	r2, r3, r2, r3
 8008406:	095b      	lsrs	r3, r3, #5
 8008408:	f003 020f 	and.w	r2, r3, #15
 800840c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	4422      	add	r2, r4
 8008414:	609a      	str	r2, [r3, #8]
}
 8008416:	bf00      	nop
 8008418:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800841c:	46bd      	mov	sp, r7
 800841e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008422:	bf00      	nop
 8008424:	51eb851f 	.word	0x51eb851f

08008428 <__errno>:
 8008428:	4b01      	ldr	r3, [pc, #4]	; (8008430 <__errno+0x8>)
 800842a:	6818      	ldr	r0, [r3, #0]
 800842c:	4770      	bx	lr
 800842e:	bf00      	nop
 8008430:	20000018 	.word	0x20000018

08008434 <__libc_init_array>:
 8008434:	b570      	push	{r4, r5, r6, lr}
 8008436:	4d0d      	ldr	r5, [pc, #52]	; (800846c <__libc_init_array+0x38>)
 8008438:	4c0d      	ldr	r4, [pc, #52]	; (8008470 <__libc_init_array+0x3c>)
 800843a:	1b64      	subs	r4, r4, r5
 800843c:	10a4      	asrs	r4, r4, #2
 800843e:	2600      	movs	r6, #0
 8008440:	42a6      	cmp	r6, r4
 8008442:	d109      	bne.n	8008458 <__libc_init_array+0x24>
 8008444:	4d0b      	ldr	r5, [pc, #44]	; (8008474 <__libc_init_array+0x40>)
 8008446:	4c0c      	ldr	r4, [pc, #48]	; (8008478 <__libc_init_array+0x44>)
 8008448:	f004 fcb2 	bl	800cdb0 <_init>
 800844c:	1b64      	subs	r4, r4, r5
 800844e:	10a4      	asrs	r4, r4, #2
 8008450:	2600      	movs	r6, #0
 8008452:	42a6      	cmp	r6, r4
 8008454:	d105      	bne.n	8008462 <__libc_init_array+0x2e>
 8008456:	bd70      	pop	{r4, r5, r6, pc}
 8008458:	f855 3b04 	ldr.w	r3, [r5], #4
 800845c:	4798      	blx	r3
 800845e:	3601      	adds	r6, #1
 8008460:	e7ee      	b.n	8008440 <__libc_init_array+0xc>
 8008462:	f855 3b04 	ldr.w	r3, [r5], #4
 8008466:	4798      	blx	r3
 8008468:	3601      	adds	r6, #1
 800846a:	e7f2      	b.n	8008452 <__libc_init_array+0x1e>
 800846c:	0800d3fc 	.word	0x0800d3fc
 8008470:	0800d3fc 	.word	0x0800d3fc
 8008474:	0800d3fc 	.word	0x0800d3fc
 8008478:	0800d400 	.word	0x0800d400

0800847c <memset>:
 800847c:	4402      	add	r2, r0
 800847e:	4603      	mov	r3, r0
 8008480:	4293      	cmp	r3, r2
 8008482:	d100      	bne.n	8008486 <memset+0xa>
 8008484:	4770      	bx	lr
 8008486:	f803 1b01 	strb.w	r1, [r3], #1
 800848a:	e7f9      	b.n	8008480 <memset+0x4>

0800848c <__cvt>:
 800848c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008490:	ec55 4b10 	vmov	r4, r5, d0
 8008494:	2d00      	cmp	r5, #0
 8008496:	460e      	mov	r6, r1
 8008498:	4619      	mov	r1, r3
 800849a:	462b      	mov	r3, r5
 800849c:	bfbb      	ittet	lt
 800849e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80084a2:	461d      	movlt	r5, r3
 80084a4:	2300      	movge	r3, #0
 80084a6:	232d      	movlt	r3, #45	; 0x2d
 80084a8:	700b      	strb	r3, [r1, #0]
 80084aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084ac:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80084b0:	4691      	mov	r9, r2
 80084b2:	f023 0820 	bic.w	r8, r3, #32
 80084b6:	bfbc      	itt	lt
 80084b8:	4622      	movlt	r2, r4
 80084ba:	4614      	movlt	r4, r2
 80084bc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80084c0:	d005      	beq.n	80084ce <__cvt+0x42>
 80084c2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80084c6:	d100      	bne.n	80084ca <__cvt+0x3e>
 80084c8:	3601      	adds	r6, #1
 80084ca:	2102      	movs	r1, #2
 80084cc:	e000      	b.n	80084d0 <__cvt+0x44>
 80084ce:	2103      	movs	r1, #3
 80084d0:	ab03      	add	r3, sp, #12
 80084d2:	9301      	str	r3, [sp, #4]
 80084d4:	ab02      	add	r3, sp, #8
 80084d6:	9300      	str	r3, [sp, #0]
 80084d8:	ec45 4b10 	vmov	d0, r4, r5
 80084dc:	4653      	mov	r3, sl
 80084de:	4632      	mov	r2, r6
 80084e0:	f001 fdce 	bl	800a080 <_dtoa_r>
 80084e4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80084e8:	4607      	mov	r7, r0
 80084ea:	d102      	bne.n	80084f2 <__cvt+0x66>
 80084ec:	f019 0f01 	tst.w	r9, #1
 80084f0:	d022      	beq.n	8008538 <__cvt+0xac>
 80084f2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80084f6:	eb07 0906 	add.w	r9, r7, r6
 80084fa:	d110      	bne.n	800851e <__cvt+0x92>
 80084fc:	783b      	ldrb	r3, [r7, #0]
 80084fe:	2b30      	cmp	r3, #48	; 0x30
 8008500:	d10a      	bne.n	8008518 <__cvt+0x8c>
 8008502:	2200      	movs	r2, #0
 8008504:	2300      	movs	r3, #0
 8008506:	4620      	mov	r0, r4
 8008508:	4629      	mov	r1, r5
 800850a:	f7f8 fafd 	bl	8000b08 <__aeabi_dcmpeq>
 800850e:	b918      	cbnz	r0, 8008518 <__cvt+0x8c>
 8008510:	f1c6 0601 	rsb	r6, r6, #1
 8008514:	f8ca 6000 	str.w	r6, [sl]
 8008518:	f8da 3000 	ldr.w	r3, [sl]
 800851c:	4499      	add	r9, r3
 800851e:	2200      	movs	r2, #0
 8008520:	2300      	movs	r3, #0
 8008522:	4620      	mov	r0, r4
 8008524:	4629      	mov	r1, r5
 8008526:	f7f8 faef 	bl	8000b08 <__aeabi_dcmpeq>
 800852a:	b108      	cbz	r0, 8008530 <__cvt+0xa4>
 800852c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008530:	2230      	movs	r2, #48	; 0x30
 8008532:	9b03      	ldr	r3, [sp, #12]
 8008534:	454b      	cmp	r3, r9
 8008536:	d307      	bcc.n	8008548 <__cvt+0xbc>
 8008538:	9b03      	ldr	r3, [sp, #12]
 800853a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800853c:	1bdb      	subs	r3, r3, r7
 800853e:	4638      	mov	r0, r7
 8008540:	6013      	str	r3, [r2, #0]
 8008542:	b004      	add	sp, #16
 8008544:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008548:	1c59      	adds	r1, r3, #1
 800854a:	9103      	str	r1, [sp, #12]
 800854c:	701a      	strb	r2, [r3, #0]
 800854e:	e7f0      	b.n	8008532 <__cvt+0xa6>

08008550 <__exponent>:
 8008550:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008552:	4603      	mov	r3, r0
 8008554:	2900      	cmp	r1, #0
 8008556:	bfb8      	it	lt
 8008558:	4249      	neglt	r1, r1
 800855a:	f803 2b02 	strb.w	r2, [r3], #2
 800855e:	bfb4      	ite	lt
 8008560:	222d      	movlt	r2, #45	; 0x2d
 8008562:	222b      	movge	r2, #43	; 0x2b
 8008564:	2909      	cmp	r1, #9
 8008566:	7042      	strb	r2, [r0, #1]
 8008568:	dd2a      	ble.n	80085c0 <__exponent+0x70>
 800856a:	f10d 0407 	add.w	r4, sp, #7
 800856e:	46a4      	mov	ip, r4
 8008570:	270a      	movs	r7, #10
 8008572:	46a6      	mov	lr, r4
 8008574:	460a      	mov	r2, r1
 8008576:	fb91 f6f7 	sdiv	r6, r1, r7
 800857a:	fb07 1516 	mls	r5, r7, r6, r1
 800857e:	3530      	adds	r5, #48	; 0x30
 8008580:	2a63      	cmp	r2, #99	; 0x63
 8008582:	f104 34ff 	add.w	r4, r4, #4294967295
 8008586:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800858a:	4631      	mov	r1, r6
 800858c:	dcf1      	bgt.n	8008572 <__exponent+0x22>
 800858e:	3130      	adds	r1, #48	; 0x30
 8008590:	f1ae 0502 	sub.w	r5, lr, #2
 8008594:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008598:	1c44      	adds	r4, r0, #1
 800859a:	4629      	mov	r1, r5
 800859c:	4561      	cmp	r1, ip
 800859e:	d30a      	bcc.n	80085b6 <__exponent+0x66>
 80085a0:	f10d 0209 	add.w	r2, sp, #9
 80085a4:	eba2 020e 	sub.w	r2, r2, lr
 80085a8:	4565      	cmp	r5, ip
 80085aa:	bf88      	it	hi
 80085ac:	2200      	movhi	r2, #0
 80085ae:	4413      	add	r3, r2
 80085b0:	1a18      	subs	r0, r3, r0
 80085b2:	b003      	add	sp, #12
 80085b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80085ba:	f804 2f01 	strb.w	r2, [r4, #1]!
 80085be:	e7ed      	b.n	800859c <__exponent+0x4c>
 80085c0:	2330      	movs	r3, #48	; 0x30
 80085c2:	3130      	adds	r1, #48	; 0x30
 80085c4:	7083      	strb	r3, [r0, #2]
 80085c6:	70c1      	strb	r1, [r0, #3]
 80085c8:	1d03      	adds	r3, r0, #4
 80085ca:	e7f1      	b.n	80085b0 <__exponent+0x60>

080085cc <_printf_float>:
 80085cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085d0:	ed2d 8b02 	vpush	{d8}
 80085d4:	b08d      	sub	sp, #52	; 0x34
 80085d6:	460c      	mov	r4, r1
 80085d8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80085dc:	4616      	mov	r6, r2
 80085de:	461f      	mov	r7, r3
 80085e0:	4605      	mov	r5, r0
 80085e2:	f002 feab 	bl	800b33c <_localeconv_r>
 80085e6:	f8d0 a000 	ldr.w	sl, [r0]
 80085ea:	4650      	mov	r0, sl
 80085ec:	f7f7 fe10 	bl	8000210 <strlen>
 80085f0:	2300      	movs	r3, #0
 80085f2:	930a      	str	r3, [sp, #40]	; 0x28
 80085f4:	6823      	ldr	r3, [r4, #0]
 80085f6:	9305      	str	r3, [sp, #20]
 80085f8:	f8d8 3000 	ldr.w	r3, [r8]
 80085fc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008600:	3307      	adds	r3, #7
 8008602:	f023 0307 	bic.w	r3, r3, #7
 8008606:	f103 0208 	add.w	r2, r3, #8
 800860a:	f8c8 2000 	str.w	r2, [r8]
 800860e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008612:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008616:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800861a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800861e:	9307      	str	r3, [sp, #28]
 8008620:	f8cd 8018 	str.w	r8, [sp, #24]
 8008624:	ee08 0a10 	vmov	s16, r0
 8008628:	4b9f      	ldr	r3, [pc, #636]	; (80088a8 <_printf_float+0x2dc>)
 800862a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800862e:	f04f 32ff 	mov.w	r2, #4294967295
 8008632:	f7f8 fa9b 	bl	8000b6c <__aeabi_dcmpun>
 8008636:	bb88      	cbnz	r0, 800869c <_printf_float+0xd0>
 8008638:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800863c:	4b9a      	ldr	r3, [pc, #616]	; (80088a8 <_printf_float+0x2dc>)
 800863e:	f04f 32ff 	mov.w	r2, #4294967295
 8008642:	f7f8 fa75 	bl	8000b30 <__aeabi_dcmple>
 8008646:	bb48      	cbnz	r0, 800869c <_printf_float+0xd0>
 8008648:	2200      	movs	r2, #0
 800864a:	2300      	movs	r3, #0
 800864c:	4640      	mov	r0, r8
 800864e:	4649      	mov	r1, r9
 8008650:	f7f8 fa64 	bl	8000b1c <__aeabi_dcmplt>
 8008654:	b110      	cbz	r0, 800865c <_printf_float+0x90>
 8008656:	232d      	movs	r3, #45	; 0x2d
 8008658:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800865c:	4b93      	ldr	r3, [pc, #588]	; (80088ac <_printf_float+0x2e0>)
 800865e:	4894      	ldr	r0, [pc, #592]	; (80088b0 <_printf_float+0x2e4>)
 8008660:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008664:	bf94      	ite	ls
 8008666:	4698      	movls	r8, r3
 8008668:	4680      	movhi	r8, r0
 800866a:	2303      	movs	r3, #3
 800866c:	6123      	str	r3, [r4, #16]
 800866e:	9b05      	ldr	r3, [sp, #20]
 8008670:	f023 0204 	bic.w	r2, r3, #4
 8008674:	6022      	str	r2, [r4, #0]
 8008676:	f04f 0900 	mov.w	r9, #0
 800867a:	9700      	str	r7, [sp, #0]
 800867c:	4633      	mov	r3, r6
 800867e:	aa0b      	add	r2, sp, #44	; 0x2c
 8008680:	4621      	mov	r1, r4
 8008682:	4628      	mov	r0, r5
 8008684:	f000 f9d8 	bl	8008a38 <_printf_common>
 8008688:	3001      	adds	r0, #1
 800868a:	f040 8090 	bne.w	80087ae <_printf_float+0x1e2>
 800868e:	f04f 30ff 	mov.w	r0, #4294967295
 8008692:	b00d      	add	sp, #52	; 0x34
 8008694:	ecbd 8b02 	vpop	{d8}
 8008698:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800869c:	4642      	mov	r2, r8
 800869e:	464b      	mov	r3, r9
 80086a0:	4640      	mov	r0, r8
 80086a2:	4649      	mov	r1, r9
 80086a4:	f7f8 fa62 	bl	8000b6c <__aeabi_dcmpun>
 80086a8:	b140      	cbz	r0, 80086bc <_printf_float+0xf0>
 80086aa:	464b      	mov	r3, r9
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	bfbc      	itt	lt
 80086b0:	232d      	movlt	r3, #45	; 0x2d
 80086b2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80086b6:	487f      	ldr	r0, [pc, #508]	; (80088b4 <_printf_float+0x2e8>)
 80086b8:	4b7f      	ldr	r3, [pc, #508]	; (80088b8 <_printf_float+0x2ec>)
 80086ba:	e7d1      	b.n	8008660 <_printf_float+0x94>
 80086bc:	6863      	ldr	r3, [r4, #4]
 80086be:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80086c2:	9206      	str	r2, [sp, #24]
 80086c4:	1c5a      	adds	r2, r3, #1
 80086c6:	d13f      	bne.n	8008748 <_printf_float+0x17c>
 80086c8:	2306      	movs	r3, #6
 80086ca:	6063      	str	r3, [r4, #4]
 80086cc:	9b05      	ldr	r3, [sp, #20]
 80086ce:	6861      	ldr	r1, [r4, #4]
 80086d0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80086d4:	2300      	movs	r3, #0
 80086d6:	9303      	str	r3, [sp, #12]
 80086d8:	ab0a      	add	r3, sp, #40	; 0x28
 80086da:	e9cd b301 	strd	fp, r3, [sp, #4]
 80086de:	ab09      	add	r3, sp, #36	; 0x24
 80086e0:	ec49 8b10 	vmov	d0, r8, r9
 80086e4:	9300      	str	r3, [sp, #0]
 80086e6:	6022      	str	r2, [r4, #0]
 80086e8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80086ec:	4628      	mov	r0, r5
 80086ee:	f7ff fecd 	bl	800848c <__cvt>
 80086f2:	9b06      	ldr	r3, [sp, #24]
 80086f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80086f6:	2b47      	cmp	r3, #71	; 0x47
 80086f8:	4680      	mov	r8, r0
 80086fa:	d108      	bne.n	800870e <_printf_float+0x142>
 80086fc:	1cc8      	adds	r0, r1, #3
 80086fe:	db02      	blt.n	8008706 <_printf_float+0x13a>
 8008700:	6863      	ldr	r3, [r4, #4]
 8008702:	4299      	cmp	r1, r3
 8008704:	dd41      	ble.n	800878a <_printf_float+0x1be>
 8008706:	f1ab 0b02 	sub.w	fp, fp, #2
 800870a:	fa5f fb8b 	uxtb.w	fp, fp
 800870e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008712:	d820      	bhi.n	8008756 <_printf_float+0x18a>
 8008714:	3901      	subs	r1, #1
 8008716:	465a      	mov	r2, fp
 8008718:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800871c:	9109      	str	r1, [sp, #36]	; 0x24
 800871e:	f7ff ff17 	bl	8008550 <__exponent>
 8008722:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008724:	1813      	adds	r3, r2, r0
 8008726:	2a01      	cmp	r2, #1
 8008728:	4681      	mov	r9, r0
 800872a:	6123      	str	r3, [r4, #16]
 800872c:	dc02      	bgt.n	8008734 <_printf_float+0x168>
 800872e:	6822      	ldr	r2, [r4, #0]
 8008730:	07d2      	lsls	r2, r2, #31
 8008732:	d501      	bpl.n	8008738 <_printf_float+0x16c>
 8008734:	3301      	adds	r3, #1
 8008736:	6123      	str	r3, [r4, #16]
 8008738:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800873c:	2b00      	cmp	r3, #0
 800873e:	d09c      	beq.n	800867a <_printf_float+0xae>
 8008740:	232d      	movs	r3, #45	; 0x2d
 8008742:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008746:	e798      	b.n	800867a <_printf_float+0xae>
 8008748:	9a06      	ldr	r2, [sp, #24]
 800874a:	2a47      	cmp	r2, #71	; 0x47
 800874c:	d1be      	bne.n	80086cc <_printf_float+0x100>
 800874e:	2b00      	cmp	r3, #0
 8008750:	d1bc      	bne.n	80086cc <_printf_float+0x100>
 8008752:	2301      	movs	r3, #1
 8008754:	e7b9      	b.n	80086ca <_printf_float+0xfe>
 8008756:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800875a:	d118      	bne.n	800878e <_printf_float+0x1c2>
 800875c:	2900      	cmp	r1, #0
 800875e:	6863      	ldr	r3, [r4, #4]
 8008760:	dd0b      	ble.n	800877a <_printf_float+0x1ae>
 8008762:	6121      	str	r1, [r4, #16]
 8008764:	b913      	cbnz	r3, 800876c <_printf_float+0x1a0>
 8008766:	6822      	ldr	r2, [r4, #0]
 8008768:	07d0      	lsls	r0, r2, #31
 800876a:	d502      	bpl.n	8008772 <_printf_float+0x1a6>
 800876c:	3301      	adds	r3, #1
 800876e:	440b      	add	r3, r1
 8008770:	6123      	str	r3, [r4, #16]
 8008772:	65a1      	str	r1, [r4, #88]	; 0x58
 8008774:	f04f 0900 	mov.w	r9, #0
 8008778:	e7de      	b.n	8008738 <_printf_float+0x16c>
 800877a:	b913      	cbnz	r3, 8008782 <_printf_float+0x1b6>
 800877c:	6822      	ldr	r2, [r4, #0]
 800877e:	07d2      	lsls	r2, r2, #31
 8008780:	d501      	bpl.n	8008786 <_printf_float+0x1ba>
 8008782:	3302      	adds	r3, #2
 8008784:	e7f4      	b.n	8008770 <_printf_float+0x1a4>
 8008786:	2301      	movs	r3, #1
 8008788:	e7f2      	b.n	8008770 <_printf_float+0x1a4>
 800878a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800878e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008790:	4299      	cmp	r1, r3
 8008792:	db05      	blt.n	80087a0 <_printf_float+0x1d4>
 8008794:	6823      	ldr	r3, [r4, #0]
 8008796:	6121      	str	r1, [r4, #16]
 8008798:	07d8      	lsls	r0, r3, #31
 800879a:	d5ea      	bpl.n	8008772 <_printf_float+0x1a6>
 800879c:	1c4b      	adds	r3, r1, #1
 800879e:	e7e7      	b.n	8008770 <_printf_float+0x1a4>
 80087a0:	2900      	cmp	r1, #0
 80087a2:	bfd4      	ite	le
 80087a4:	f1c1 0202 	rsble	r2, r1, #2
 80087a8:	2201      	movgt	r2, #1
 80087aa:	4413      	add	r3, r2
 80087ac:	e7e0      	b.n	8008770 <_printf_float+0x1a4>
 80087ae:	6823      	ldr	r3, [r4, #0]
 80087b0:	055a      	lsls	r2, r3, #21
 80087b2:	d407      	bmi.n	80087c4 <_printf_float+0x1f8>
 80087b4:	6923      	ldr	r3, [r4, #16]
 80087b6:	4642      	mov	r2, r8
 80087b8:	4631      	mov	r1, r6
 80087ba:	4628      	mov	r0, r5
 80087bc:	47b8      	blx	r7
 80087be:	3001      	adds	r0, #1
 80087c0:	d12c      	bne.n	800881c <_printf_float+0x250>
 80087c2:	e764      	b.n	800868e <_printf_float+0xc2>
 80087c4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80087c8:	f240 80e0 	bls.w	800898c <_printf_float+0x3c0>
 80087cc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80087d0:	2200      	movs	r2, #0
 80087d2:	2300      	movs	r3, #0
 80087d4:	f7f8 f998 	bl	8000b08 <__aeabi_dcmpeq>
 80087d8:	2800      	cmp	r0, #0
 80087da:	d034      	beq.n	8008846 <_printf_float+0x27a>
 80087dc:	4a37      	ldr	r2, [pc, #220]	; (80088bc <_printf_float+0x2f0>)
 80087de:	2301      	movs	r3, #1
 80087e0:	4631      	mov	r1, r6
 80087e2:	4628      	mov	r0, r5
 80087e4:	47b8      	blx	r7
 80087e6:	3001      	adds	r0, #1
 80087e8:	f43f af51 	beq.w	800868e <_printf_float+0xc2>
 80087ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80087f0:	429a      	cmp	r2, r3
 80087f2:	db02      	blt.n	80087fa <_printf_float+0x22e>
 80087f4:	6823      	ldr	r3, [r4, #0]
 80087f6:	07d8      	lsls	r0, r3, #31
 80087f8:	d510      	bpl.n	800881c <_printf_float+0x250>
 80087fa:	ee18 3a10 	vmov	r3, s16
 80087fe:	4652      	mov	r2, sl
 8008800:	4631      	mov	r1, r6
 8008802:	4628      	mov	r0, r5
 8008804:	47b8      	blx	r7
 8008806:	3001      	adds	r0, #1
 8008808:	f43f af41 	beq.w	800868e <_printf_float+0xc2>
 800880c:	f04f 0800 	mov.w	r8, #0
 8008810:	f104 091a 	add.w	r9, r4, #26
 8008814:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008816:	3b01      	subs	r3, #1
 8008818:	4543      	cmp	r3, r8
 800881a:	dc09      	bgt.n	8008830 <_printf_float+0x264>
 800881c:	6823      	ldr	r3, [r4, #0]
 800881e:	079b      	lsls	r3, r3, #30
 8008820:	f100 8105 	bmi.w	8008a2e <_printf_float+0x462>
 8008824:	68e0      	ldr	r0, [r4, #12]
 8008826:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008828:	4298      	cmp	r0, r3
 800882a:	bfb8      	it	lt
 800882c:	4618      	movlt	r0, r3
 800882e:	e730      	b.n	8008692 <_printf_float+0xc6>
 8008830:	2301      	movs	r3, #1
 8008832:	464a      	mov	r2, r9
 8008834:	4631      	mov	r1, r6
 8008836:	4628      	mov	r0, r5
 8008838:	47b8      	blx	r7
 800883a:	3001      	adds	r0, #1
 800883c:	f43f af27 	beq.w	800868e <_printf_float+0xc2>
 8008840:	f108 0801 	add.w	r8, r8, #1
 8008844:	e7e6      	b.n	8008814 <_printf_float+0x248>
 8008846:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008848:	2b00      	cmp	r3, #0
 800884a:	dc39      	bgt.n	80088c0 <_printf_float+0x2f4>
 800884c:	4a1b      	ldr	r2, [pc, #108]	; (80088bc <_printf_float+0x2f0>)
 800884e:	2301      	movs	r3, #1
 8008850:	4631      	mov	r1, r6
 8008852:	4628      	mov	r0, r5
 8008854:	47b8      	blx	r7
 8008856:	3001      	adds	r0, #1
 8008858:	f43f af19 	beq.w	800868e <_printf_float+0xc2>
 800885c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008860:	4313      	orrs	r3, r2
 8008862:	d102      	bne.n	800886a <_printf_float+0x29e>
 8008864:	6823      	ldr	r3, [r4, #0]
 8008866:	07d9      	lsls	r1, r3, #31
 8008868:	d5d8      	bpl.n	800881c <_printf_float+0x250>
 800886a:	ee18 3a10 	vmov	r3, s16
 800886e:	4652      	mov	r2, sl
 8008870:	4631      	mov	r1, r6
 8008872:	4628      	mov	r0, r5
 8008874:	47b8      	blx	r7
 8008876:	3001      	adds	r0, #1
 8008878:	f43f af09 	beq.w	800868e <_printf_float+0xc2>
 800887c:	f04f 0900 	mov.w	r9, #0
 8008880:	f104 0a1a 	add.w	sl, r4, #26
 8008884:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008886:	425b      	negs	r3, r3
 8008888:	454b      	cmp	r3, r9
 800888a:	dc01      	bgt.n	8008890 <_printf_float+0x2c4>
 800888c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800888e:	e792      	b.n	80087b6 <_printf_float+0x1ea>
 8008890:	2301      	movs	r3, #1
 8008892:	4652      	mov	r2, sl
 8008894:	4631      	mov	r1, r6
 8008896:	4628      	mov	r0, r5
 8008898:	47b8      	blx	r7
 800889a:	3001      	adds	r0, #1
 800889c:	f43f aef7 	beq.w	800868e <_printf_float+0xc2>
 80088a0:	f109 0901 	add.w	r9, r9, #1
 80088a4:	e7ee      	b.n	8008884 <_printf_float+0x2b8>
 80088a6:	bf00      	nop
 80088a8:	7fefffff 	.word	0x7fefffff
 80088ac:	0800cf54 	.word	0x0800cf54
 80088b0:	0800cf58 	.word	0x0800cf58
 80088b4:	0800cf60 	.word	0x0800cf60
 80088b8:	0800cf5c 	.word	0x0800cf5c
 80088bc:	0800cf64 	.word	0x0800cf64
 80088c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80088c2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80088c4:	429a      	cmp	r2, r3
 80088c6:	bfa8      	it	ge
 80088c8:	461a      	movge	r2, r3
 80088ca:	2a00      	cmp	r2, #0
 80088cc:	4691      	mov	r9, r2
 80088ce:	dc37      	bgt.n	8008940 <_printf_float+0x374>
 80088d0:	f04f 0b00 	mov.w	fp, #0
 80088d4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80088d8:	f104 021a 	add.w	r2, r4, #26
 80088dc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80088de:	9305      	str	r3, [sp, #20]
 80088e0:	eba3 0309 	sub.w	r3, r3, r9
 80088e4:	455b      	cmp	r3, fp
 80088e6:	dc33      	bgt.n	8008950 <_printf_float+0x384>
 80088e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80088ec:	429a      	cmp	r2, r3
 80088ee:	db3b      	blt.n	8008968 <_printf_float+0x39c>
 80088f0:	6823      	ldr	r3, [r4, #0]
 80088f2:	07da      	lsls	r2, r3, #31
 80088f4:	d438      	bmi.n	8008968 <_printf_float+0x39c>
 80088f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088f8:	9a05      	ldr	r2, [sp, #20]
 80088fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80088fc:	1a9a      	subs	r2, r3, r2
 80088fe:	eba3 0901 	sub.w	r9, r3, r1
 8008902:	4591      	cmp	r9, r2
 8008904:	bfa8      	it	ge
 8008906:	4691      	movge	r9, r2
 8008908:	f1b9 0f00 	cmp.w	r9, #0
 800890c:	dc35      	bgt.n	800897a <_printf_float+0x3ae>
 800890e:	f04f 0800 	mov.w	r8, #0
 8008912:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008916:	f104 0a1a 	add.w	sl, r4, #26
 800891a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800891e:	1a9b      	subs	r3, r3, r2
 8008920:	eba3 0309 	sub.w	r3, r3, r9
 8008924:	4543      	cmp	r3, r8
 8008926:	f77f af79 	ble.w	800881c <_printf_float+0x250>
 800892a:	2301      	movs	r3, #1
 800892c:	4652      	mov	r2, sl
 800892e:	4631      	mov	r1, r6
 8008930:	4628      	mov	r0, r5
 8008932:	47b8      	blx	r7
 8008934:	3001      	adds	r0, #1
 8008936:	f43f aeaa 	beq.w	800868e <_printf_float+0xc2>
 800893a:	f108 0801 	add.w	r8, r8, #1
 800893e:	e7ec      	b.n	800891a <_printf_float+0x34e>
 8008940:	4613      	mov	r3, r2
 8008942:	4631      	mov	r1, r6
 8008944:	4642      	mov	r2, r8
 8008946:	4628      	mov	r0, r5
 8008948:	47b8      	blx	r7
 800894a:	3001      	adds	r0, #1
 800894c:	d1c0      	bne.n	80088d0 <_printf_float+0x304>
 800894e:	e69e      	b.n	800868e <_printf_float+0xc2>
 8008950:	2301      	movs	r3, #1
 8008952:	4631      	mov	r1, r6
 8008954:	4628      	mov	r0, r5
 8008956:	9205      	str	r2, [sp, #20]
 8008958:	47b8      	blx	r7
 800895a:	3001      	adds	r0, #1
 800895c:	f43f ae97 	beq.w	800868e <_printf_float+0xc2>
 8008960:	9a05      	ldr	r2, [sp, #20]
 8008962:	f10b 0b01 	add.w	fp, fp, #1
 8008966:	e7b9      	b.n	80088dc <_printf_float+0x310>
 8008968:	ee18 3a10 	vmov	r3, s16
 800896c:	4652      	mov	r2, sl
 800896e:	4631      	mov	r1, r6
 8008970:	4628      	mov	r0, r5
 8008972:	47b8      	blx	r7
 8008974:	3001      	adds	r0, #1
 8008976:	d1be      	bne.n	80088f6 <_printf_float+0x32a>
 8008978:	e689      	b.n	800868e <_printf_float+0xc2>
 800897a:	9a05      	ldr	r2, [sp, #20]
 800897c:	464b      	mov	r3, r9
 800897e:	4442      	add	r2, r8
 8008980:	4631      	mov	r1, r6
 8008982:	4628      	mov	r0, r5
 8008984:	47b8      	blx	r7
 8008986:	3001      	adds	r0, #1
 8008988:	d1c1      	bne.n	800890e <_printf_float+0x342>
 800898a:	e680      	b.n	800868e <_printf_float+0xc2>
 800898c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800898e:	2a01      	cmp	r2, #1
 8008990:	dc01      	bgt.n	8008996 <_printf_float+0x3ca>
 8008992:	07db      	lsls	r3, r3, #31
 8008994:	d538      	bpl.n	8008a08 <_printf_float+0x43c>
 8008996:	2301      	movs	r3, #1
 8008998:	4642      	mov	r2, r8
 800899a:	4631      	mov	r1, r6
 800899c:	4628      	mov	r0, r5
 800899e:	47b8      	blx	r7
 80089a0:	3001      	adds	r0, #1
 80089a2:	f43f ae74 	beq.w	800868e <_printf_float+0xc2>
 80089a6:	ee18 3a10 	vmov	r3, s16
 80089aa:	4652      	mov	r2, sl
 80089ac:	4631      	mov	r1, r6
 80089ae:	4628      	mov	r0, r5
 80089b0:	47b8      	blx	r7
 80089b2:	3001      	adds	r0, #1
 80089b4:	f43f ae6b 	beq.w	800868e <_printf_float+0xc2>
 80089b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80089bc:	2200      	movs	r2, #0
 80089be:	2300      	movs	r3, #0
 80089c0:	f7f8 f8a2 	bl	8000b08 <__aeabi_dcmpeq>
 80089c4:	b9d8      	cbnz	r0, 80089fe <_printf_float+0x432>
 80089c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089c8:	f108 0201 	add.w	r2, r8, #1
 80089cc:	3b01      	subs	r3, #1
 80089ce:	4631      	mov	r1, r6
 80089d0:	4628      	mov	r0, r5
 80089d2:	47b8      	blx	r7
 80089d4:	3001      	adds	r0, #1
 80089d6:	d10e      	bne.n	80089f6 <_printf_float+0x42a>
 80089d8:	e659      	b.n	800868e <_printf_float+0xc2>
 80089da:	2301      	movs	r3, #1
 80089dc:	4652      	mov	r2, sl
 80089de:	4631      	mov	r1, r6
 80089e0:	4628      	mov	r0, r5
 80089e2:	47b8      	blx	r7
 80089e4:	3001      	adds	r0, #1
 80089e6:	f43f ae52 	beq.w	800868e <_printf_float+0xc2>
 80089ea:	f108 0801 	add.w	r8, r8, #1
 80089ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089f0:	3b01      	subs	r3, #1
 80089f2:	4543      	cmp	r3, r8
 80089f4:	dcf1      	bgt.n	80089da <_printf_float+0x40e>
 80089f6:	464b      	mov	r3, r9
 80089f8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80089fc:	e6dc      	b.n	80087b8 <_printf_float+0x1ec>
 80089fe:	f04f 0800 	mov.w	r8, #0
 8008a02:	f104 0a1a 	add.w	sl, r4, #26
 8008a06:	e7f2      	b.n	80089ee <_printf_float+0x422>
 8008a08:	2301      	movs	r3, #1
 8008a0a:	4642      	mov	r2, r8
 8008a0c:	e7df      	b.n	80089ce <_printf_float+0x402>
 8008a0e:	2301      	movs	r3, #1
 8008a10:	464a      	mov	r2, r9
 8008a12:	4631      	mov	r1, r6
 8008a14:	4628      	mov	r0, r5
 8008a16:	47b8      	blx	r7
 8008a18:	3001      	adds	r0, #1
 8008a1a:	f43f ae38 	beq.w	800868e <_printf_float+0xc2>
 8008a1e:	f108 0801 	add.w	r8, r8, #1
 8008a22:	68e3      	ldr	r3, [r4, #12]
 8008a24:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008a26:	1a5b      	subs	r3, r3, r1
 8008a28:	4543      	cmp	r3, r8
 8008a2a:	dcf0      	bgt.n	8008a0e <_printf_float+0x442>
 8008a2c:	e6fa      	b.n	8008824 <_printf_float+0x258>
 8008a2e:	f04f 0800 	mov.w	r8, #0
 8008a32:	f104 0919 	add.w	r9, r4, #25
 8008a36:	e7f4      	b.n	8008a22 <_printf_float+0x456>

08008a38 <_printf_common>:
 8008a38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a3c:	4616      	mov	r6, r2
 8008a3e:	4699      	mov	r9, r3
 8008a40:	688a      	ldr	r2, [r1, #8]
 8008a42:	690b      	ldr	r3, [r1, #16]
 8008a44:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008a48:	4293      	cmp	r3, r2
 8008a4a:	bfb8      	it	lt
 8008a4c:	4613      	movlt	r3, r2
 8008a4e:	6033      	str	r3, [r6, #0]
 8008a50:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008a54:	4607      	mov	r7, r0
 8008a56:	460c      	mov	r4, r1
 8008a58:	b10a      	cbz	r2, 8008a5e <_printf_common+0x26>
 8008a5a:	3301      	adds	r3, #1
 8008a5c:	6033      	str	r3, [r6, #0]
 8008a5e:	6823      	ldr	r3, [r4, #0]
 8008a60:	0699      	lsls	r1, r3, #26
 8008a62:	bf42      	ittt	mi
 8008a64:	6833      	ldrmi	r3, [r6, #0]
 8008a66:	3302      	addmi	r3, #2
 8008a68:	6033      	strmi	r3, [r6, #0]
 8008a6a:	6825      	ldr	r5, [r4, #0]
 8008a6c:	f015 0506 	ands.w	r5, r5, #6
 8008a70:	d106      	bne.n	8008a80 <_printf_common+0x48>
 8008a72:	f104 0a19 	add.w	sl, r4, #25
 8008a76:	68e3      	ldr	r3, [r4, #12]
 8008a78:	6832      	ldr	r2, [r6, #0]
 8008a7a:	1a9b      	subs	r3, r3, r2
 8008a7c:	42ab      	cmp	r3, r5
 8008a7e:	dc26      	bgt.n	8008ace <_printf_common+0x96>
 8008a80:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008a84:	1e13      	subs	r3, r2, #0
 8008a86:	6822      	ldr	r2, [r4, #0]
 8008a88:	bf18      	it	ne
 8008a8a:	2301      	movne	r3, #1
 8008a8c:	0692      	lsls	r2, r2, #26
 8008a8e:	d42b      	bmi.n	8008ae8 <_printf_common+0xb0>
 8008a90:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008a94:	4649      	mov	r1, r9
 8008a96:	4638      	mov	r0, r7
 8008a98:	47c0      	blx	r8
 8008a9a:	3001      	adds	r0, #1
 8008a9c:	d01e      	beq.n	8008adc <_printf_common+0xa4>
 8008a9e:	6823      	ldr	r3, [r4, #0]
 8008aa0:	68e5      	ldr	r5, [r4, #12]
 8008aa2:	6832      	ldr	r2, [r6, #0]
 8008aa4:	f003 0306 	and.w	r3, r3, #6
 8008aa8:	2b04      	cmp	r3, #4
 8008aaa:	bf08      	it	eq
 8008aac:	1aad      	subeq	r5, r5, r2
 8008aae:	68a3      	ldr	r3, [r4, #8]
 8008ab0:	6922      	ldr	r2, [r4, #16]
 8008ab2:	bf0c      	ite	eq
 8008ab4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008ab8:	2500      	movne	r5, #0
 8008aba:	4293      	cmp	r3, r2
 8008abc:	bfc4      	itt	gt
 8008abe:	1a9b      	subgt	r3, r3, r2
 8008ac0:	18ed      	addgt	r5, r5, r3
 8008ac2:	2600      	movs	r6, #0
 8008ac4:	341a      	adds	r4, #26
 8008ac6:	42b5      	cmp	r5, r6
 8008ac8:	d11a      	bne.n	8008b00 <_printf_common+0xc8>
 8008aca:	2000      	movs	r0, #0
 8008acc:	e008      	b.n	8008ae0 <_printf_common+0xa8>
 8008ace:	2301      	movs	r3, #1
 8008ad0:	4652      	mov	r2, sl
 8008ad2:	4649      	mov	r1, r9
 8008ad4:	4638      	mov	r0, r7
 8008ad6:	47c0      	blx	r8
 8008ad8:	3001      	adds	r0, #1
 8008ada:	d103      	bne.n	8008ae4 <_printf_common+0xac>
 8008adc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ae0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ae4:	3501      	adds	r5, #1
 8008ae6:	e7c6      	b.n	8008a76 <_printf_common+0x3e>
 8008ae8:	18e1      	adds	r1, r4, r3
 8008aea:	1c5a      	adds	r2, r3, #1
 8008aec:	2030      	movs	r0, #48	; 0x30
 8008aee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008af2:	4422      	add	r2, r4
 8008af4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008af8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008afc:	3302      	adds	r3, #2
 8008afe:	e7c7      	b.n	8008a90 <_printf_common+0x58>
 8008b00:	2301      	movs	r3, #1
 8008b02:	4622      	mov	r2, r4
 8008b04:	4649      	mov	r1, r9
 8008b06:	4638      	mov	r0, r7
 8008b08:	47c0      	blx	r8
 8008b0a:	3001      	adds	r0, #1
 8008b0c:	d0e6      	beq.n	8008adc <_printf_common+0xa4>
 8008b0e:	3601      	adds	r6, #1
 8008b10:	e7d9      	b.n	8008ac6 <_printf_common+0x8e>
	...

08008b14 <_printf_i>:
 8008b14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b18:	7e0f      	ldrb	r7, [r1, #24]
 8008b1a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008b1c:	2f78      	cmp	r7, #120	; 0x78
 8008b1e:	4691      	mov	r9, r2
 8008b20:	4680      	mov	r8, r0
 8008b22:	460c      	mov	r4, r1
 8008b24:	469a      	mov	sl, r3
 8008b26:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008b2a:	d807      	bhi.n	8008b3c <_printf_i+0x28>
 8008b2c:	2f62      	cmp	r7, #98	; 0x62
 8008b2e:	d80a      	bhi.n	8008b46 <_printf_i+0x32>
 8008b30:	2f00      	cmp	r7, #0
 8008b32:	f000 80d8 	beq.w	8008ce6 <_printf_i+0x1d2>
 8008b36:	2f58      	cmp	r7, #88	; 0x58
 8008b38:	f000 80a3 	beq.w	8008c82 <_printf_i+0x16e>
 8008b3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b40:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008b44:	e03a      	b.n	8008bbc <_printf_i+0xa8>
 8008b46:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008b4a:	2b15      	cmp	r3, #21
 8008b4c:	d8f6      	bhi.n	8008b3c <_printf_i+0x28>
 8008b4e:	a101      	add	r1, pc, #4	; (adr r1, 8008b54 <_printf_i+0x40>)
 8008b50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008b54:	08008bad 	.word	0x08008bad
 8008b58:	08008bc1 	.word	0x08008bc1
 8008b5c:	08008b3d 	.word	0x08008b3d
 8008b60:	08008b3d 	.word	0x08008b3d
 8008b64:	08008b3d 	.word	0x08008b3d
 8008b68:	08008b3d 	.word	0x08008b3d
 8008b6c:	08008bc1 	.word	0x08008bc1
 8008b70:	08008b3d 	.word	0x08008b3d
 8008b74:	08008b3d 	.word	0x08008b3d
 8008b78:	08008b3d 	.word	0x08008b3d
 8008b7c:	08008b3d 	.word	0x08008b3d
 8008b80:	08008ccd 	.word	0x08008ccd
 8008b84:	08008bf1 	.word	0x08008bf1
 8008b88:	08008caf 	.word	0x08008caf
 8008b8c:	08008b3d 	.word	0x08008b3d
 8008b90:	08008b3d 	.word	0x08008b3d
 8008b94:	08008cef 	.word	0x08008cef
 8008b98:	08008b3d 	.word	0x08008b3d
 8008b9c:	08008bf1 	.word	0x08008bf1
 8008ba0:	08008b3d 	.word	0x08008b3d
 8008ba4:	08008b3d 	.word	0x08008b3d
 8008ba8:	08008cb7 	.word	0x08008cb7
 8008bac:	682b      	ldr	r3, [r5, #0]
 8008bae:	1d1a      	adds	r2, r3, #4
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	602a      	str	r2, [r5, #0]
 8008bb4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008bb8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008bbc:	2301      	movs	r3, #1
 8008bbe:	e0a3      	b.n	8008d08 <_printf_i+0x1f4>
 8008bc0:	6820      	ldr	r0, [r4, #0]
 8008bc2:	6829      	ldr	r1, [r5, #0]
 8008bc4:	0606      	lsls	r6, r0, #24
 8008bc6:	f101 0304 	add.w	r3, r1, #4
 8008bca:	d50a      	bpl.n	8008be2 <_printf_i+0xce>
 8008bcc:	680e      	ldr	r6, [r1, #0]
 8008bce:	602b      	str	r3, [r5, #0]
 8008bd0:	2e00      	cmp	r6, #0
 8008bd2:	da03      	bge.n	8008bdc <_printf_i+0xc8>
 8008bd4:	232d      	movs	r3, #45	; 0x2d
 8008bd6:	4276      	negs	r6, r6
 8008bd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008bdc:	485e      	ldr	r0, [pc, #376]	; (8008d58 <_printf_i+0x244>)
 8008bde:	230a      	movs	r3, #10
 8008be0:	e019      	b.n	8008c16 <_printf_i+0x102>
 8008be2:	680e      	ldr	r6, [r1, #0]
 8008be4:	602b      	str	r3, [r5, #0]
 8008be6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008bea:	bf18      	it	ne
 8008bec:	b236      	sxthne	r6, r6
 8008bee:	e7ef      	b.n	8008bd0 <_printf_i+0xbc>
 8008bf0:	682b      	ldr	r3, [r5, #0]
 8008bf2:	6820      	ldr	r0, [r4, #0]
 8008bf4:	1d19      	adds	r1, r3, #4
 8008bf6:	6029      	str	r1, [r5, #0]
 8008bf8:	0601      	lsls	r1, r0, #24
 8008bfa:	d501      	bpl.n	8008c00 <_printf_i+0xec>
 8008bfc:	681e      	ldr	r6, [r3, #0]
 8008bfe:	e002      	b.n	8008c06 <_printf_i+0xf2>
 8008c00:	0646      	lsls	r6, r0, #25
 8008c02:	d5fb      	bpl.n	8008bfc <_printf_i+0xe8>
 8008c04:	881e      	ldrh	r6, [r3, #0]
 8008c06:	4854      	ldr	r0, [pc, #336]	; (8008d58 <_printf_i+0x244>)
 8008c08:	2f6f      	cmp	r7, #111	; 0x6f
 8008c0a:	bf0c      	ite	eq
 8008c0c:	2308      	moveq	r3, #8
 8008c0e:	230a      	movne	r3, #10
 8008c10:	2100      	movs	r1, #0
 8008c12:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008c16:	6865      	ldr	r5, [r4, #4]
 8008c18:	60a5      	str	r5, [r4, #8]
 8008c1a:	2d00      	cmp	r5, #0
 8008c1c:	bfa2      	ittt	ge
 8008c1e:	6821      	ldrge	r1, [r4, #0]
 8008c20:	f021 0104 	bicge.w	r1, r1, #4
 8008c24:	6021      	strge	r1, [r4, #0]
 8008c26:	b90e      	cbnz	r6, 8008c2c <_printf_i+0x118>
 8008c28:	2d00      	cmp	r5, #0
 8008c2a:	d04d      	beq.n	8008cc8 <_printf_i+0x1b4>
 8008c2c:	4615      	mov	r5, r2
 8008c2e:	fbb6 f1f3 	udiv	r1, r6, r3
 8008c32:	fb03 6711 	mls	r7, r3, r1, r6
 8008c36:	5dc7      	ldrb	r7, [r0, r7]
 8008c38:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008c3c:	4637      	mov	r7, r6
 8008c3e:	42bb      	cmp	r3, r7
 8008c40:	460e      	mov	r6, r1
 8008c42:	d9f4      	bls.n	8008c2e <_printf_i+0x11a>
 8008c44:	2b08      	cmp	r3, #8
 8008c46:	d10b      	bne.n	8008c60 <_printf_i+0x14c>
 8008c48:	6823      	ldr	r3, [r4, #0]
 8008c4a:	07de      	lsls	r6, r3, #31
 8008c4c:	d508      	bpl.n	8008c60 <_printf_i+0x14c>
 8008c4e:	6923      	ldr	r3, [r4, #16]
 8008c50:	6861      	ldr	r1, [r4, #4]
 8008c52:	4299      	cmp	r1, r3
 8008c54:	bfde      	ittt	le
 8008c56:	2330      	movle	r3, #48	; 0x30
 8008c58:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008c5c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008c60:	1b52      	subs	r2, r2, r5
 8008c62:	6122      	str	r2, [r4, #16]
 8008c64:	f8cd a000 	str.w	sl, [sp]
 8008c68:	464b      	mov	r3, r9
 8008c6a:	aa03      	add	r2, sp, #12
 8008c6c:	4621      	mov	r1, r4
 8008c6e:	4640      	mov	r0, r8
 8008c70:	f7ff fee2 	bl	8008a38 <_printf_common>
 8008c74:	3001      	adds	r0, #1
 8008c76:	d14c      	bne.n	8008d12 <_printf_i+0x1fe>
 8008c78:	f04f 30ff 	mov.w	r0, #4294967295
 8008c7c:	b004      	add	sp, #16
 8008c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c82:	4835      	ldr	r0, [pc, #212]	; (8008d58 <_printf_i+0x244>)
 8008c84:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008c88:	6829      	ldr	r1, [r5, #0]
 8008c8a:	6823      	ldr	r3, [r4, #0]
 8008c8c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008c90:	6029      	str	r1, [r5, #0]
 8008c92:	061d      	lsls	r5, r3, #24
 8008c94:	d514      	bpl.n	8008cc0 <_printf_i+0x1ac>
 8008c96:	07df      	lsls	r7, r3, #31
 8008c98:	bf44      	itt	mi
 8008c9a:	f043 0320 	orrmi.w	r3, r3, #32
 8008c9e:	6023      	strmi	r3, [r4, #0]
 8008ca0:	b91e      	cbnz	r6, 8008caa <_printf_i+0x196>
 8008ca2:	6823      	ldr	r3, [r4, #0]
 8008ca4:	f023 0320 	bic.w	r3, r3, #32
 8008ca8:	6023      	str	r3, [r4, #0]
 8008caa:	2310      	movs	r3, #16
 8008cac:	e7b0      	b.n	8008c10 <_printf_i+0xfc>
 8008cae:	6823      	ldr	r3, [r4, #0]
 8008cb0:	f043 0320 	orr.w	r3, r3, #32
 8008cb4:	6023      	str	r3, [r4, #0]
 8008cb6:	2378      	movs	r3, #120	; 0x78
 8008cb8:	4828      	ldr	r0, [pc, #160]	; (8008d5c <_printf_i+0x248>)
 8008cba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008cbe:	e7e3      	b.n	8008c88 <_printf_i+0x174>
 8008cc0:	0659      	lsls	r1, r3, #25
 8008cc2:	bf48      	it	mi
 8008cc4:	b2b6      	uxthmi	r6, r6
 8008cc6:	e7e6      	b.n	8008c96 <_printf_i+0x182>
 8008cc8:	4615      	mov	r5, r2
 8008cca:	e7bb      	b.n	8008c44 <_printf_i+0x130>
 8008ccc:	682b      	ldr	r3, [r5, #0]
 8008cce:	6826      	ldr	r6, [r4, #0]
 8008cd0:	6961      	ldr	r1, [r4, #20]
 8008cd2:	1d18      	adds	r0, r3, #4
 8008cd4:	6028      	str	r0, [r5, #0]
 8008cd6:	0635      	lsls	r5, r6, #24
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	d501      	bpl.n	8008ce0 <_printf_i+0x1cc>
 8008cdc:	6019      	str	r1, [r3, #0]
 8008cde:	e002      	b.n	8008ce6 <_printf_i+0x1d2>
 8008ce0:	0670      	lsls	r0, r6, #25
 8008ce2:	d5fb      	bpl.n	8008cdc <_printf_i+0x1c8>
 8008ce4:	8019      	strh	r1, [r3, #0]
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	6123      	str	r3, [r4, #16]
 8008cea:	4615      	mov	r5, r2
 8008cec:	e7ba      	b.n	8008c64 <_printf_i+0x150>
 8008cee:	682b      	ldr	r3, [r5, #0]
 8008cf0:	1d1a      	adds	r2, r3, #4
 8008cf2:	602a      	str	r2, [r5, #0]
 8008cf4:	681d      	ldr	r5, [r3, #0]
 8008cf6:	6862      	ldr	r2, [r4, #4]
 8008cf8:	2100      	movs	r1, #0
 8008cfa:	4628      	mov	r0, r5
 8008cfc:	f7f7 fa90 	bl	8000220 <memchr>
 8008d00:	b108      	cbz	r0, 8008d06 <_printf_i+0x1f2>
 8008d02:	1b40      	subs	r0, r0, r5
 8008d04:	6060      	str	r0, [r4, #4]
 8008d06:	6863      	ldr	r3, [r4, #4]
 8008d08:	6123      	str	r3, [r4, #16]
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d10:	e7a8      	b.n	8008c64 <_printf_i+0x150>
 8008d12:	6923      	ldr	r3, [r4, #16]
 8008d14:	462a      	mov	r2, r5
 8008d16:	4649      	mov	r1, r9
 8008d18:	4640      	mov	r0, r8
 8008d1a:	47d0      	blx	sl
 8008d1c:	3001      	adds	r0, #1
 8008d1e:	d0ab      	beq.n	8008c78 <_printf_i+0x164>
 8008d20:	6823      	ldr	r3, [r4, #0]
 8008d22:	079b      	lsls	r3, r3, #30
 8008d24:	d413      	bmi.n	8008d4e <_printf_i+0x23a>
 8008d26:	68e0      	ldr	r0, [r4, #12]
 8008d28:	9b03      	ldr	r3, [sp, #12]
 8008d2a:	4298      	cmp	r0, r3
 8008d2c:	bfb8      	it	lt
 8008d2e:	4618      	movlt	r0, r3
 8008d30:	e7a4      	b.n	8008c7c <_printf_i+0x168>
 8008d32:	2301      	movs	r3, #1
 8008d34:	4632      	mov	r2, r6
 8008d36:	4649      	mov	r1, r9
 8008d38:	4640      	mov	r0, r8
 8008d3a:	47d0      	blx	sl
 8008d3c:	3001      	adds	r0, #1
 8008d3e:	d09b      	beq.n	8008c78 <_printf_i+0x164>
 8008d40:	3501      	adds	r5, #1
 8008d42:	68e3      	ldr	r3, [r4, #12]
 8008d44:	9903      	ldr	r1, [sp, #12]
 8008d46:	1a5b      	subs	r3, r3, r1
 8008d48:	42ab      	cmp	r3, r5
 8008d4a:	dcf2      	bgt.n	8008d32 <_printf_i+0x21e>
 8008d4c:	e7eb      	b.n	8008d26 <_printf_i+0x212>
 8008d4e:	2500      	movs	r5, #0
 8008d50:	f104 0619 	add.w	r6, r4, #25
 8008d54:	e7f5      	b.n	8008d42 <_printf_i+0x22e>
 8008d56:	bf00      	nop
 8008d58:	0800cf66 	.word	0x0800cf66
 8008d5c:	0800cf77 	.word	0x0800cf77

08008d60 <_scanf_float>:
 8008d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d64:	b087      	sub	sp, #28
 8008d66:	4617      	mov	r7, r2
 8008d68:	9303      	str	r3, [sp, #12]
 8008d6a:	688b      	ldr	r3, [r1, #8]
 8008d6c:	1e5a      	subs	r2, r3, #1
 8008d6e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008d72:	bf83      	ittte	hi
 8008d74:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008d78:	195b      	addhi	r3, r3, r5
 8008d7a:	9302      	strhi	r3, [sp, #8]
 8008d7c:	2300      	movls	r3, #0
 8008d7e:	bf86      	itte	hi
 8008d80:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008d84:	608b      	strhi	r3, [r1, #8]
 8008d86:	9302      	strls	r3, [sp, #8]
 8008d88:	680b      	ldr	r3, [r1, #0]
 8008d8a:	468b      	mov	fp, r1
 8008d8c:	2500      	movs	r5, #0
 8008d8e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008d92:	f84b 3b1c 	str.w	r3, [fp], #28
 8008d96:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008d9a:	4680      	mov	r8, r0
 8008d9c:	460c      	mov	r4, r1
 8008d9e:	465e      	mov	r6, fp
 8008da0:	46aa      	mov	sl, r5
 8008da2:	46a9      	mov	r9, r5
 8008da4:	9501      	str	r5, [sp, #4]
 8008da6:	68a2      	ldr	r2, [r4, #8]
 8008da8:	b152      	cbz	r2, 8008dc0 <_scanf_float+0x60>
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	781b      	ldrb	r3, [r3, #0]
 8008dae:	2b4e      	cmp	r3, #78	; 0x4e
 8008db0:	d864      	bhi.n	8008e7c <_scanf_float+0x11c>
 8008db2:	2b40      	cmp	r3, #64	; 0x40
 8008db4:	d83c      	bhi.n	8008e30 <_scanf_float+0xd0>
 8008db6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008dba:	b2c8      	uxtb	r0, r1
 8008dbc:	280e      	cmp	r0, #14
 8008dbe:	d93a      	bls.n	8008e36 <_scanf_float+0xd6>
 8008dc0:	f1b9 0f00 	cmp.w	r9, #0
 8008dc4:	d003      	beq.n	8008dce <_scanf_float+0x6e>
 8008dc6:	6823      	ldr	r3, [r4, #0]
 8008dc8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008dcc:	6023      	str	r3, [r4, #0]
 8008dce:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008dd2:	f1ba 0f01 	cmp.w	sl, #1
 8008dd6:	f200 8113 	bhi.w	8009000 <_scanf_float+0x2a0>
 8008dda:	455e      	cmp	r6, fp
 8008ddc:	f200 8105 	bhi.w	8008fea <_scanf_float+0x28a>
 8008de0:	2501      	movs	r5, #1
 8008de2:	4628      	mov	r0, r5
 8008de4:	b007      	add	sp, #28
 8008de6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dea:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008dee:	2a0d      	cmp	r2, #13
 8008df0:	d8e6      	bhi.n	8008dc0 <_scanf_float+0x60>
 8008df2:	a101      	add	r1, pc, #4	; (adr r1, 8008df8 <_scanf_float+0x98>)
 8008df4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008df8:	08008f37 	.word	0x08008f37
 8008dfc:	08008dc1 	.word	0x08008dc1
 8008e00:	08008dc1 	.word	0x08008dc1
 8008e04:	08008dc1 	.word	0x08008dc1
 8008e08:	08008f97 	.word	0x08008f97
 8008e0c:	08008f6f 	.word	0x08008f6f
 8008e10:	08008dc1 	.word	0x08008dc1
 8008e14:	08008dc1 	.word	0x08008dc1
 8008e18:	08008f45 	.word	0x08008f45
 8008e1c:	08008dc1 	.word	0x08008dc1
 8008e20:	08008dc1 	.word	0x08008dc1
 8008e24:	08008dc1 	.word	0x08008dc1
 8008e28:	08008dc1 	.word	0x08008dc1
 8008e2c:	08008efd 	.word	0x08008efd
 8008e30:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008e34:	e7db      	b.n	8008dee <_scanf_float+0x8e>
 8008e36:	290e      	cmp	r1, #14
 8008e38:	d8c2      	bhi.n	8008dc0 <_scanf_float+0x60>
 8008e3a:	a001      	add	r0, pc, #4	; (adr r0, 8008e40 <_scanf_float+0xe0>)
 8008e3c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008e40:	08008eef 	.word	0x08008eef
 8008e44:	08008dc1 	.word	0x08008dc1
 8008e48:	08008eef 	.word	0x08008eef
 8008e4c:	08008f83 	.word	0x08008f83
 8008e50:	08008dc1 	.word	0x08008dc1
 8008e54:	08008e9d 	.word	0x08008e9d
 8008e58:	08008ed9 	.word	0x08008ed9
 8008e5c:	08008ed9 	.word	0x08008ed9
 8008e60:	08008ed9 	.word	0x08008ed9
 8008e64:	08008ed9 	.word	0x08008ed9
 8008e68:	08008ed9 	.word	0x08008ed9
 8008e6c:	08008ed9 	.word	0x08008ed9
 8008e70:	08008ed9 	.word	0x08008ed9
 8008e74:	08008ed9 	.word	0x08008ed9
 8008e78:	08008ed9 	.word	0x08008ed9
 8008e7c:	2b6e      	cmp	r3, #110	; 0x6e
 8008e7e:	d809      	bhi.n	8008e94 <_scanf_float+0x134>
 8008e80:	2b60      	cmp	r3, #96	; 0x60
 8008e82:	d8b2      	bhi.n	8008dea <_scanf_float+0x8a>
 8008e84:	2b54      	cmp	r3, #84	; 0x54
 8008e86:	d077      	beq.n	8008f78 <_scanf_float+0x218>
 8008e88:	2b59      	cmp	r3, #89	; 0x59
 8008e8a:	d199      	bne.n	8008dc0 <_scanf_float+0x60>
 8008e8c:	2d07      	cmp	r5, #7
 8008e8e:	d197      	bne.n	8008dc0 <_scanf_float+0x60>
 8008e90:	2508      	movs	r5, #8
 8008e92:	e029      	b.n	8008ee8 <_scanf_float+0x188>
 8008e94:	2b74      	cmp	r3, #116	; 0x74
 8008e96:	d06f      	beq.n	8008f78 <_scanf_float+0x218>
 8008e98:	2b79      	cmp	r3, #121	; 0x79
 8008e9a:	e7f6      	b.n	8008e8a <_scanf_float+0x12a>
 8008e9c:	6821      	ldr	r1, [r4, #0]
 8008e9e:	05c8      	lsls	r0, r1, #23
 8008ea0:	d51a      	bpl.n	8008ed8 <_scanf_float+0x178>
 8008ea2:	9b02      	ldr	r3, [sp, #8]
 8008ea4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008ea8:	6021      	str	r1, [r4, #0]
 8008eaa:	f109 0901 	add.w	r9, r9, #1
 8008eae:	b11b      	cbz	r3, 8008eb8 <_scanf_float+0x158>
 8008eb0:	3b01      	subs	r3, #1
 8008eb2:	3201      	adds	r2, #1
 8008eb4:	9302      	str	r3, [sp, #8]
 8008eb6:	60a2      	str	r2, [r4, #8]
 8008eb8:	68a3      	ldr	r3, [r4, #8]
 8008eba:	3b01      	subs	r3, #1
 8008ebc:	60a3      	str	r3, [r4, #8]
 8008ebe:	6923      	ldr	r3, [r4, #16]
 8008ec0:	3301      	adds	r3, #1
 8008ec2:	6123      	str	r3, [r4, #16]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	3b01      	subs	r3, #1
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	607b      	str	r3, [r7, #4]
 8008ecc:	f340 8084 	ble.w	8008fd8 <_scanf_float+0x278>
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	3301      	adds	r3, #1
 8008ed4:	603b      	str	r3, [r7, #0]
 8008ed6:	e766      	b.n	8008da6 <_scanf_float+0x46>
 8008ed8:	eb1a 0f05 	cmn.w	sl, r5
 8008edc:	f47f af70 	bne.w	8008dc0 <_scanf_float+0x60>
 8008ee0:	6822      	ldr	r2, [r4, #0]
 8008ee2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008ee6:	6022      	str	r2, [r4, #0]
 8008ee8:	f806 3b01 	strb.w	r3, [r6], #1
 8008eec:	e7e4      	b.n	8008eb8 <_scanf_float+0x158>
 8008eee:	6822      	ldr	r2, [r4, #0]
 8008ef0:	0610      	lsls	r0, r2, #24
 8008ef2:	f57f af65 	bpl.w	8008dc0 <_scanf_float+0x60>
 8008ef6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008efa:	e7f4      	b.n	8008ee6 <_scanf_float+0x186>
 8008efc:	f1ba 0f00 	cmp.w	sl, #0
 8008f00:	d10e      	bne.n	8008f20 <_scanf_float+0x1c0>
 8008f02:	f1b9 0f00 	cmp.w	r9, #0
 8008f06:	d10e      	bne.n	8008f26 <_scanf_float+0x1c6>
 8008f08:	6822      	ldr	r2, [r4, #0]
 8008f0a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008f0e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008f12:	d108      	bne.n	8008f26 <_scanf_float+0x1c6>
 8008f14:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008f18:	6022      	str	r2, [r4, #0]
 8008f1a:	f04f 0a01 	mov.w	sl, #1
 8008f1e:	e7e3      	b.n	8008ee8 <_scanf_float+0x188>
 8008f20:	f1ba 0f02 	cmp.w	sl, #2
 8008f24:	d055      	beq.n	8008fd2 <_scanf_float+0x272>
 8008f26:	2d01      	cmp	r5, #1
 8008f28:	d002      	beq.n	8008f30 <_scanf_float+0x1d0>
 8008f2a:	2d04      	cmp	r5, #4
 8008f2c:	f47f af48 	bne.w	8008dc0 <_scanf_float+0x60>
 8008f30:	3501      	adds	r5, #1
 8008f32:	b2ed      	uxtb	r5, r5
 8008f34:	e7d8      	b.n	8008ee8 <_scanf_float+0x188>
 8008f36:	f1ba 0f01 	cmp.w	sl, #1
 8008f3a:	f47f af41 	bne.w	8008dc0 <_scanf_float+0x60>
 8008f3e:	f04f 0a02 	mov.w	sl, #2
 8008f42:	e7d1      	b.n	8008ee8 <_scanf_float+0x188>
 8008f44:	b97d      	cbnz	r5, 8008f66 <_scanf_float+0x206>
 8008f46:	f1b9 0f00 	cmp.w	r9, #0
 8008f4a:	f47f af3c 	bne.w	8008dc6 <_scanf_float+0x66>
 8008f4e:	6822      	ldr	r2, [r4, #0]
 8008f50:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008f54:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008f58:	f47f af39 	bne.w	8008dce <_scanf_float+0x6e>
 8008f5c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008f60:	6022      	str	r2, [r4, #0]
 8008f62:	2501      	movs	r5, #1
 8008f64:	e7c0      	b.n	8008ee8 <_scanf_float+0x188>
 8008f66:	2d03      	cmp	r5, #3
 8008f68:	d0e2      	beq.n	8008f30 <_scanf_float+0x1d0>
 8008f6a:	2d05      	cmp	r5, #5
 8008f6c:	e7de      	b.n	8008f2c <_scanf_float+0x1cc>
 8008f6e:	2d02      	cmp	r5, #2
 8008f70:	f47f af26 	bne.w	8008dc0 <_scanf_float+0x60>
 8008f74:	2503      	movs	r5, #3
 8008f76:	e7b7      	b.n	8008ee8 <_scanf_float+0x188>
 8008f78:	2d06      	cmp	r5, #6
 8008f7a:	f47f af21 	bne.w	8008dc0 <_scanf_float+0x60>
 8008f7e:	2507      	movs	r5, #7
 8008f80:	e7b2      	b.n	8008ee8 <_scanf_float+0x188>
 8008f82:	6822      	ldr	r2, [r4, #0]
 8008f84:	0591      	lsls	r1, r2, #22
 8008f86:	f57f af1b 	bpl.w	8008dc0 <_scanf_float+0x60>
 8008f8a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008f8e:	6022      	str	r2, [r4, #0]
 8008f90:	f8cd 9004 	str.w	r9, [sp, #4]
 8008f94:	e7a8      	b.n	8008ee8 <_scanf_float+0x188>
 8008f96:	6822      	ldr	r2, [r4, #0]
 8008f98:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008f9c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008fa0:	d006      	beq.n	8008fb0 <_scanf_float+0x250>
 8008fa2:	0550      	lsls	r0, r2, #21
 8008fa4:	f57f af0c 	bpl.w	8008dc0 <_scanf_float+0x60>
 8008fa8:	f1b9 0f00 	cmp.w	r9, #0
 8008fac:	f43f af0f 	beq.w	8008dce <_scanf_float+0x6e>
 8008fb0:	0591      	lsls	r1, r2, #22
 8008fb2:	bf58      	it	pl
 8008fb4:	9901      	ldrpl	r1, [sp, #4]
 8008fb6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008fba:	bf58      	it	pl
 8008fbc:	eba9 0101 	subpl.w	r1, r9, r1
 8008fc0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008fc4:	bf58      	it	pl
 8008fc6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008fca:	6022      	str	r2, [r4, #0]
 8008fcc:	f04f 0900 	mov.w	r9, #0
 8008fd0:	e78a      	b.n	8008ee8 <_scanf_float+0x188>
 8008fd2:	f04f 0a03 	mov.w	sl, #3
 8008fd6:	e787      	b.n	8008ee8 <_scanf_float+0x188>
 8008fd8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008fdc:	4639      	mov	r1, r7
 8008fde:	4640      	mov	r0, r8
 8008fe0:	4798      	blx	r3
 8008fe2:	2800      	cmp	r0, #0
 8008fe4:	f43f aedf 	beq.w	8008da6 <_scanf_float+0x46>
 8008fe8:	e6ea      	b.n	8008dc0 <_scanf_float+0x60>
 8008fea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008fee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008ff2:	463a      	mov	r2, r7
 8008ff4:	4640      	mov	r0, r8
 8008ff6:	4798      	blx	r3
 8008ff8:	6923      	ldr	r3, [r4, #16]
 8008ffa:	3b01      	subs	r3, #1
 8008ffc:	6123      	str	r3, [r4, #16]
 8008ffe:	e6ec      	b.n	8008dda <_scanf_float+0x7a>
 8009000:	1e6b      	subs	r3, r5, #1
 8009002:	2b06      	cmp	r3, #6
 8009004:	d825      	bhi.n	8009052 <_scanf_float+0x2f2>
 8009006:	2d02      	cmp	r5, #2
 8009008:	d836      	bhi.n	8009078 <_scanf_float+0x318>
 800900a:	455e      	cmp	r6, fp
 800900c:	f67f aee8 	bls.w	8008de0 <_scanf_float+0x80>
 8009010:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009014:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009018:	463a      	mov	r2, r7
 800901a:	4640      	mov	r0, r8
 800901c:	4798      	blx	r3
 800901e:	6923      	ldr	r3, [r4, #16]
 8009020:	3b01      	subs	r3, #1
 8009022:	6123      	str	r3, [r4, #16]
 8009024:	e7f1      	b.n	800900a <_scanf_float+0x2aa>
 8009026:	9802      	ldr	r0, [sp, #8]
 8009028:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800902c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009030:	9002      	str	r0, [sp, #8]
 8009032:	463a      	mov	r2, r7
 8009034:	4640      	mov	r0, r8
 8009036:	4798      	blx	r3
 8009038:	6923      	ldr	r3, [r4, #16]
 800903a:	3b01      	subs	r3, #1
 800903c:	6123      	str	r3, [r4, #16]
 800903e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009042:	fa5f fa8a 	uxtb.w	sl, sl
 8009046:	f1ba 0f02 	cmp.w	sl, #2
 800904a:	d1ec      	bne.n	8009026 <_scanf_float+0x2c6>
 800904c:	3d03      	subs	r5, #3
 800904e:	b2ed      	uxtb	r5, r5
 8009050:	1b76      	subs	r6, r6, r5
 8009052:	6823      	ldr	r3, [r4, #0]
 8009054:	05da      	lsls	r2, r3, #23
 8009056:	d52f      	bpl.n	80090b8 <_scanf_float+0x358>
 8009058:	055b      	lsls	r3, r3, #21
 800905a:	d510      	bpl.n	800907e <_scanf_float+0x31e>
 800905c:	455e      	cmp	r6, fp
 800905e:	f67f aebf 	bls.w	8008de0 <_scanf_float+0x80>
 8009062:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009066:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800906a:	463a      	mov	r2, r7
 800906c:	4640      	mov	r0, r8
 800906e:	4798      	blx	r3
 8009070:	6923      	ldr	r3, [r4, #16]
 8009072:	3b01      	subs	r3, #1
 8009074:	6123      	str	r3, [r4, #16]
 8009076:	e7f1      	b.n	800905c <_scanf_float+0x2fc>
 8009078:	46aa      	mov	sl, r5
 800907a:	9602      	str	r6, [sp, #8]
 800907c:	e7df      	b.n	800903e <_scanf_float+0x2de>
 800907e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009082:	6923      	ldr	r3, [r4, #16]
 8009084:	2965      	cmp	r1, #101	; 0x65
 8009086:	f103 33ff 	add.w	r3, r3, #4294967295
 800908a:	f106 35ff 	add.w	r5, r6, #4294967295
 800908e:	6123      	str	r3, [r4, #16]
 8009090:	d00c      	beq.n	80090ac <_scanf_float+0x34c>
 8009092:	2945      	cmp	r1, #69	; 0x45
 8009094:	d00a      	beq.n	80090ac <_scanf_float+0x34c>
 8009096:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800909a:	463a      	mov	r2, r7
 800909c:	4640      	mov	r0, r8
 800909e:	4798      	blx	r3
 80090a0:	6923      	ldr	r3, [r4, #16]
 80090a2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80090a6:	3b01      	subs	r3, #1
 80090a8:	1eb5      	subs	r5, r6, #2
 80090aa:	6123      	str	r3, [r4, #16]
 80090ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80090b0:	463a      	mov	r2, r7
 80090b2:	4640      	mov	r0, r8
 80090b4:	4798      	blx	r3
 80090b6:	462e      	mov	r6, r5
 80090b8:	6825      	ldr	r5, [r4, #0]
 80090ba:	f015 0510 	ands.w	r5, r5, #16
 80090be:	d159      	bne.n	8009174 <_scanf_float+0x414>
 80090c0:	7035      	strb	r5, [r6, #0]
 80090c2:	6823      	ldr	r3, [r4, #0]
 80090c4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80090c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80090cc:	d11b      	bne.n	8009106 <_scanf_float+0x3a6>
 80090ce:	9b01      	ldr	r3, [sp, #4]
 80090d0:	454b      	cmp	r3, r9
 80090d2:	eba3 0209 	sub.w	r2, r3, r9
 80090d6:	d123      	bne.n	8009120 <_scanf_float+0x3c0>
 80090d8:	2200      	movs	r2, #0
 80090da:	4659      	mov	r1, fp
 80090dc:	4640      	mov	r0, r8
 80090de:	f000 fe99 	bl	8009e14 <_strtod_r>
 80090e2:	6822      	ldr	r2, [r4, #0]
 80090e4:	9b03      	ldr	r3, [sp, #12]
 80090e6:	f012 0f02 	tst.w	r2, #2
 80090ea:	ec57 6b10 	vmov	r6, r7, d0
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	d021      	beq.n	8009136 <_scanf_float+0x3d6>
 80090f2:	9903      	ldr	r1, [sp, #12]
 80090f4:	1d1a      	adds	r2, r3, #4
 80090f6:	600a      	str	r2, [r1, #0]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	e9c3 6700 	strd	r6, r7, [r3]
 80090fe:	68e3      	ldr	r3, [r4, #12]
 8009100:	3301      	adds	r3, #1
 8009102:	60e3      	str	r3, [r4, #12]
 8009104:	e66d      	b.n	8008de2 <_scanf_float+0x82>
 8009106:	9b04      	ldr	r3, [sp, #16]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d0e5      	beq.n	80090d8 <_scanf_float+0x378>
 800910c:	9905      	ldr	r1, [sp, #20]
 800910e:	230a      	movs	r3, #10
 8009110:	462a      	mov	r2, r5
 8009112:	3101      	adds	r1, #1
 8009114:	4640      	mov	r0, r8
 8009116:	f000 ff05 	bl	8009f24 <_strtol_r>
 800911a:	9b04      	ldr	r3, [sp, #16]
 800911c:	9e05      	ldr	r6, [sp, #20]
 800911e:	1ac2      	subs	r2, r0, r3
 8009120:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009124:	429e      	cmp	r6, r3
 8009126:	bf28      	it	cs
 8009128:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800912c:	4912      	ldr	r1, [pc, #72]	; (8009178 <_scanf_float+0x418>)
 800912e:	4630      	mov	r0, r6
 8009130:	f000 f82c 	bl	800918c <siprintf>
 8009134:	e7d0      	b.n	80090d8 <_scanf_float+0x378>
 8009136:	9903      	ldr	r1, [sp, #12]
 8009138:	f012 0f04 	tst.w	r2, #4
 800913c:	f103 0204 	add.w	r2, r3, #4
 8009140:	600a      	str	r2, [r1, #0]
 8009142:	d1d9      	bne.n	80090f8 <_scanf_float+0x398>
 8009144:	f8d3 8000 	ldr.w	r8, [r3]
 8009148:	ee10 2a10 	vmov	r2, s0
 800914c:	ee10 0a10 	vmov	r0, s0
 8009150:	463b      	mov	r3, r7
 8009152:	4639      	mov	r1, r7
 8009154:	f7f7 fd0a 	bl	8000b6c <__aeabi_dcmpun>
 8009158:	b128      	cbz	r0, 8009166 <_scanf_float+0x406>
 800915a:	4808      	ldr	r0, [pc, #32]	; (800917c <_scanf_float+0x41c>)
 800915c:	f000 f810 	bl	8009180 <nanf>
 8009160:	ed88 0a00 	vstr	s0, [r8]
 8009164:	e7cb      	b.n	80090fe <_scanf_float+0x39e>
 8009166:	4630      	mov	r0, r6
 8009168:	4639      	mov	r1, r7
 800916a:	f7f7 fd5d 	bl	8000c28 <__aeabi_d2f>
 800916e:	f8c8 0000 	str.w	r0, [r8]
 8009172:	e7c4      	b.n	80090fe <_scanf_float+0x39e>
 8009174:	2500      	movs	r5, #0
 8009176:	e634      	b.n	8008de2 <_scanf_float+0x82>
 8009178:	0800cf88 	.word	0x0800cf88
 800917c:	0800d390 	.word	0x0800d390

08009180 <nanf>:
 8009180:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009188 <nanf+0x8>
 8009184:	4770      	bx	lr
 8009186:	bf00      	nop
 8009188:	7fc00000 	.word	0x7fc00000

0800918c <siprintf>:
 800918c:	b40e      	push	{r1, r2, r3}
 800918e:	b500      	push	{lr}
 8009190:	b09c      	sub	sp, #112	; 0x70
 8009192:	ab1d      	add	r3, sp, #116	; 0x74
 8009194:	9002      	str	r0, [sp, #8]
 8009196:	9006      	str	r0, [sp, #24]
 8009198:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800919c:	4809      	ldr	r0, [pc, #36]	; (80091c4 <siprintf+0x38>)
 800919e:	9107      	str	r1, [sp, #28]
 80091a0:	9104      	str	r1, [sp, #16]
 80091a2:	4909      	ldr	r1, [pc, #36]	; (80091c8 <siprintf+0x3c>)
 80091a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80091a8:	9105      	str	r1, [sp, #20]
 80091aa:	6800      	ldr	r0, [r0, #0]
 80091ac:	9301      	str	r3, [sp, #4]
 80091ae:	a902      	add	r1, sp, #8
 80091b0:	f002 ff04 	bl	800bfbc <_svfiprintf_r>
 80091b4:	9b02      	ldr	r3, [sp, #8]
 80091b6:	2200      	movs	r2, #0
 80091b8:	701a      	strb	r2, [r3, #0]
 80091ba:	b01c      	add	sp, #112	; 0x70
 80091bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80091c0:	b003      	add	sp, #12
 80091c2:	4770      	bx	lr
 80091c4:	20000018 	.word	0x20000018
 80091c8:	ffff0208 	.word	0xffff0208

080091cc <sulp>:
 80091cc:	b570      	push	{r4, r5, r6, lr}
 80091ce:	4604      	mov	r4, r0
 80091d0:	460d      	mov	r5, r1
 80091d2:	ec45 4b10 	vmov	d0, r4, r5
 80091d6:	4616      	mov	r6, r2
 80091d8:	f002 fc4e 	bl	800ba78 <__ulp>
 80091dc:	ec51 0b10 	vmov	r0, r1, d0
 80091e0:	b17e      	cbz	r6, 8009202 <sulp+0x36>
 80091e2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80091e6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	dd09      	ble.n	8009202 <sulp+0x36>
 80091ee:	051b      	lsls	r3, r3, #20
 80091f0:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80091f4:	2400      	movs	r4, #0
 80091f6:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80091fa:	4622      	mov	r2, r4
 80091fc:	462b      	mov	r3, r5
 80091fe:	f7f7 fa1b 	bl	8000638 <__aeabi_dmul>
 8009202:	bd70      	pop	{r4, r5, r6, pc}
 8009204:	0000      	movs	r0, r0
	...

08009208 <_strtod_l>:
 8009208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800920c:	ed2d 8b02 	vpush	{d8}
 8009210:	b09d      	sub	sp, #116	; 0x74
 8009212:	461f      	mov	r7, r3
 8009214:	2300      	movs	r3, #0
 8009216:	9318      	str	r3, [sp, #96]	; 0x60
 8009218:	4ba2      	ldr	r3, [pc, #648]	; (80094a4 <_strtod_l+0x29c>)
 800921a:	9213      	str	r2, [sp, #76]	; 0x4c
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	9305      	str	r3, [sp, #20]
 8009220:	4604      	mov	r4, r0
 8009222:	4618      	mov	r0, r3
 8009224:	4688      	mov	r8, r1
 8009226:	f7f6 fff3 	bl	8000210 <strlen>
 800922a:	f04f 0a00 	mov.w	sl, #0
 800922e:	4605      	mov	r5, r0
 8009230:	f04f 0b00 	mov.w	fp, #0
 8009234:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009238:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800923a:	781a      	ldrb	r2, [r3, #0]
 800923c:	2a2b      	cmp	r2, #43	; 0x2b
 800923e:	d04e      	beq.n	80092de <_strtod_l+0xd6>
 8009240:	d83b      	bhi.n	80092ba <_strtod_l+0xb2>
 8009242:	2a0d      	cmp	r2, #13
 8009244:	d834      	bhi.n	80092b0 <_strtod_l+0xa8>
 8009246:	2a08      	cmp	r2, #8
 8009248:	d834      	bhi.n	80092b4 <_strtod_l+0xac>
 800924a:	2a00      	cmp	r2, #0
 800924c:	d03e      	beq.n	80092cc <_strtod_l+0xc4>
 800924e:	2300      	movs	r3, #0
 8009250:	930a      	str	r3, [sp, #40]	; 0x28
 8009252:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8009254:	7833      	ldrb	r3, [r6, #0]
 8009256:	2b30      	cmp	r3, #48	; 0x30
 8009258:	f040 80b0 	bne.w	80093bc <_strtod_l+0x1b4>
 800925c:	7873      	ldrb	r3, [r6, #1]
 800925e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009262:	2b58      	cmp	r3, #88	; 0x58
 8009264:	d168      	bne.n	8009338 <_strtod_l+0x130>
 8009266:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009268:	9301      	str	r3, [sp, #4]
 800926a:	ab18      	add	r3, sp, #96	; 0x60
 800926c:	9702      	str	r7, [sp, #8]
 800926e:	9300      	str	r3, [sp, #0]
 8009270:	4a8d      	ldr	r2, [pc, #564]	; (80094a8 <_strtod_l+0x2a0>)
 8009272:	ab19      	add	r3, sp, #100	; 0x64
 8009274:	a917      	add	r1, sp, #92	; 0x5c
 8009276:	4620      	mov	r0, r4
 8009278:	f001 fd58 	bl	800ad2c <__gethex>
 800927c:	f010 0707 	ands.w	r7, r0, #7
 8009280:	4605      	mov	r5, r0
 8009282:	d005      	beq.n	8009290 <_strtod_l+0x88>
 8009284:	2f06      	cmp	r7, #6
 8009286:	d12c      	bne.n	80092e2 <_strtod_l+0xda>
 8009288:	3601      	adds	r6, #1
 800928a:	2300      	movs	r3, #0
 800928c:	9617      	str	r6, [sp, #92]	; 0x5c
 800928e:	930a      	str	r3, [sp, #40]	; 0x28
 8009290:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009292:	2b00      	cmp	r3, #0
 8009294:	f040 8590 	bne.w	8009db8 <_strtod_l+0xbb0>
 8009298:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800929a:	b1eb      	cbz	r3, 80092d8 <_strtod_l+0xd0>
 800929c:	4652      	mov	r2, sl
 800929e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80092a2:	ec43 2b10 	vmov	d0, r2, r3
 80092a6:	b01d      	add	sp, #116	; 0x74
 80092a8:	ecbd 8b02 	vpop	{d8}
 80092ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092b0:	2a20      	cmp	r2, #32
 80092b2:	d1cc      	bne.n	800924e <_strtod_l+0x46>
 80092b4:	3301      	adds	r3, #1
 80092b6:	9317      	str	r3, [sp, #92]	; 0x5c
 80092b8:	e7be      	b.n	8009238 <_strtod_l+0x30>
 80092ba:	2a2d      	cmp	r2, #45	; 0x2d
 80092bc:	d1c7      	bne.n	800924e <_strtod_l+0x46>
 80092be:	2201      	movs	r2, #1
 80092c0:	920a      	str	r2, [sp, #40]	; 0x28
 80092c2:	1c5a      	adds	r2, r3, #1
 80092c4:	9217      	str	r2, [sp, #92]	; 0x5c
 80092c6:	785b      	ldrb	r3, [r3, #1]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d1c2      	bne.n	8009252 <_strtod_l+0x4a>
 80092cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80092ce:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	f040 856e 	bne.w	8009db4 <_strtod_l+0xbac>
 80092d8:	4652      	mov	r2, sl
 80092da:	465b      	mov	r3, fp
 80092dc:	e7e1      	b.n	80092a2 <_strtod_l+0x9a>
 80092de:	2200      	movs	r2, #0
 80092e0:	e7ee      	b.n	80092c0 <_strtod_l+0xb8>
 80092e2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80092e4:	b13a      	cbz	r2, 80092f6 <_strtod_l+0xee>
 80092e6:	2135      	movs	r1, #53	; 0x35
 80092e8:	a81a      	add	r0, sp, #104	; 0x68
 80092ea:	f002 fcd0 	bl	800bc8e <__copybits>
 80092ee:	9918      	ldr	r1, [sp, #96]	; 0x60
 80092f0:	4620      	mov	r0, r4
 80092f2:	f002 f88f 	bl	800b414 <_Bfree>
 80092f6:	3f01      	subs	r7, #1
 80092f8:	2f04      	cmp	r7, #4
 80092fa:	d806      	bhi.n	800930a <_strtod_l+0x102>
 80092fc:	e8df f007 	tbb	[pc, r7]
 8009300:	1714030a 	.word	0x1714030a
 8009304:	0a          	.byte	0x0a
 8009305:	00          	.byte	0x00
 8009306:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800930a:	0728      	lsls	r0, r5, #28
 800930c:	d5c0      	bpl.n	8009290 <_strtod_l+0x88>
 800930e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8009312:	e7bd      	b.n	8009290 <_strtod_l+0x88>
 8009314:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8009318:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800931a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800931e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009322:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009326:	e7f0      	b.n	800930a <_strtod_l+0x102>
 8009328:	f8df b180 	ldr.w	fp, [pc, #384]	; 80094ac <_strtod_l+0x2a4>
 800932c:	e7ed      	b.n	800930a <_strtod_l+0x102>
 800932e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8009332:	f04f 3aff 	mov.w	sl, #4294967295
 8009336:	e7e8      	b.n	800930a <_strtod_l+0x102>
 8009338:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800933a:	1c5a      	adds	r2, r3, #1
 800933c:	9217      	str	r2, [sp, #92]	; 0x5c
 800933e:	785b      	ldrb	r3, [r3, #1]
 8009340:	2b30      	cmp	r3, #48	; 0x30
 8009342:	d0f9      	beq.n	8009338 <_strtod_l+0x130>
 8009344:	2b00      	cmp	r3, #0
 8009346:	d0a3      	beq.n	8009290 <_strtod_l+0x88>
 8009348:	2301      	movs	r3, #1
 800934a:	f04f 0900 	mov.w	r9, #0
 800934e:	9304      	str	r3, [sp, #16]
 8009350:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009352:	9308      	str	r3, [sp, #32]
 8009354:	f8cd 901c 	str.w	r9, [sp, #28]
 8009358:	464f      	mov	r7, r9
 800935a:	220a      	movs	r2, #10
 800935c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800935e:	7806      	ldrb	r6, [r0, #0]
 8009360:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8009364:	b2d9      	uxtb	r1, r3
 8009366:	2909      	cmp	r1, #9
 8009368:	d92a      	bls.n	80093c0 <_strtod_l+0x1b8>
 800936a:	9905      	ldr	r1, [sp, #20]
 800936c:	462a      	mov	r2, r5
 800936e:	f002 ff3f 	bl	800c1f0 <strncmp>
 8009372:	b398      	cbz	r0, 80093dc <_strtod_l+0x1d4>
 8009374:	2000      	movs	r0, #0
 8009376:	4632      	mov	r2, r6
 8009378:	463d      	mov	r5, r7
 800937a:	9005      	str	r0, [sp, #20]
 800937c:	4603      	mov	r3, r0
 800937e:	2a65      	cmp	r2, #101	; 0x65
 8009380:	d001      	beq.n	8009386 <_strtod_l+0x17e>
 8009382:	2a45      	cmp	r2, #69	; 0x45
 8009384:	d118      	bne.n	80093b8 <_strtod_l+0x1b0>
 8009386:	b91d      	cbnz	r5, 8009390 <_strtod_l+0x188>
 8009388:	9a04      	ldr	r2, [sp, #16]
 800938a:	4302      	orrs	r2, r0
 800938c:	d09e      	beq.n	80092cc <_strtod_l+0xc4>
 800938e:	2500      	movs	r5, #0
 8009390:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8009394:	f108 0201 	add.w	r2, r8, #1
 8009398:	9217      	str	r2, [sp, #92]	; 0x5c
 800939a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800939e:	2a2b      	cmp	r2, #43	; 0x2b
 80093a0:	d075      	beq.n	800948e <_strtod_l+0x286>
 80093a2:	2a2d      	cmp	r2, #45	; 0x2d
 80093a4:	d07b      	beq.n	800949e <_strtod_l+0x296>
 80093a6:	f04f 0c00 	mov.w	ip, #0
 80093aa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80093ae:	2909      	cmp	r1, #9
 80093b0:	f240 8082 	bls.w	80094b8 <_strtod_l+0x2b0>
 80093b4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80093b8:	2600      	movs	r6, #0
 80093ba:	e09d      	b.n	80094f8 <_strtod_l+0x2f0>
 80093bc:	2300      	movs	r3, #0
 80093be:	e7c4      	b.n	800934a <_strtod_l+0x142>
 80093c0:	2f08      	cmp	r7, #8
 80093c2:	bfd8      	it	le
 80093c4:	9907      	ldrle	r1, [sp, #28]
 80093c6:	f100 0001 	add.w	r0, r0, #1
 80093ca:	bfda      	itte	le
 80093cc:	fb02 3301 	mlale	r3, r2, r1, r3
 80093d0:	9307      	strle	r3, [sp, #28]
 80093d2:	fb02 3909 	mlagt	r9, r2, r9, r3
 80093d6:	3701      	adds	r7, #1
 80093d8:	9017      	str	r0, [sp, #92]	; 0x5c
 80093da:	e7bf      	b.n	800935c <_strtod_l+0x154>
 80093dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80093de:	195a      	adds	r2, r3, r5
 80093e0:	9217      	str	r2, [sp, #92]	; 0x5c
 80093e2:	5d5a      	ldrb	r2, [r3, r5]
 80093e4:	2f00      	cmp	r7, #0
 80093e6:	d037      	beq.n	8009458 <_strtod_l+0x250>
 80093e8:	9005      	str	r0, [sp, #20]
 80093ea:	463d      	mov	r5, r7
 80093ec:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80093f0:	2b09      	cmp	r3, #9
 80093f2:	d912      	bls.n	800941a <_strtod_l+0x212>
 80093f4:	2301      	movs	r3, #1
 80093f6:	e7c2      	b.n	800937e <_strtod_l+0x176>
 80093f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80093fa:	1c5a      	adds	r2, r3, #1
 80093fc:	9217      	str	r2, [sp, #92]	; 0x5c
 80093fe:	785a      	ldrb	r2, [r3, #1]
 8009400:	3001      	adds	r0, #1
 8009402:	2a30      	cmp	r2, #48	; 0x30
 8009404:	d0f8      	beq.n	80093f8 <_strtod_l+0x1f0>
 8009406:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800940a:	2b08      	cmp	r3, #8
 800940c:	f200 84d9 	bhi.w	8009dc2 <_strtod_l+0xbba>
 8009410:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009412:	9005      	str	r0, [sp, #20]
 8009414:	2000      	movs	r0, #0
 8009416:	9308      	str	r3, [sp, #32]
 8009418:	4605      	mov	r5, r0
 800941a:	3a30      	subs	r2, #48	; 0x30
 800941c:	f100 0301 	add.w	r3, r0, #1
 8009420:	d014      	beq.n	800944c <_strtod_l+0x244>
 8009422:	9905      	ldr	r1, [sp, #20]
 8009424:	4419      	add	r1, r3
 8009426:	9105      	str	r1, [sp, #20]
 8009428:	462b      	mov	r3, r5
 800942a:	eb00 0e05 	add.w	lr, r0, r5
 800942e:	210a      	movs	r1, #10
 8009430:	4573      	cmp	r3, lr
 8009432:	d113      	bne.n	800945c <_strtod_l+0x254>
 8009434:	182b      	adds	r3, r5, r0
 8009436:	2b08      	cmp	r3, #8
 8009438:	f105 0501 	add.w	r5, r5, #1
 800943c:	4405      	add	r5, r0
 800943e:	dc1c      	bgt.n	800947a <_strtod_l+0x272>
 8009440:	9907      	ldr	r1, [sp, #28]
 8009442:	230a      	movs	r3, #10
 8009444:	fb03 2301 	mla	r3, r3, r1, r2
 8009448:	9307      	str	r3, [sp, #28]
 800944a:	2300      	movs	r3, #0
 800944c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800944e:	1c51      	adds	r1, r2, #1
 8009450:	9117      	str	r1, [sp, #92]	; 0x5c
 8009452:	7852      	ldrb	r2, [r2, #1]
 8009454:	4618      	mov	r0, r3
 8009456:	e7c9      	b.n	80093ec <_strtod_l+0x1e4>
 8009458:	4638      	mov	r0, r7
 800945a:	e7d2      	b.n	8009402 <_strtod_l+0x1fa>
 800945c:	2b08      	cmp	r3, #8
 800945e:	dc04      	bgt.n	800946a <_strtod_l+0x262>
 8009460:	9e07      	ldr	r6, [sp, #28]
 8009462:	434e      	muls	r6, r1
 8009464:	9607      	str	r6, [sp, #28]
 8009466:	3301      	adds	r3, #1
 8009468:	e7e2      	b.n	8009430 <_strtod_l+0x228>
 800946a:	f103 0c01 	add.w	ip, r3, #1
 800946e:	f1bc 0f10 	cmp.w	ip, #16
 8009472:	bfd8      	it	le
 8009474:	fb01 f909 	mulle.w	r9, r1, r9
 8009478:	e7f5      	b.n	8009466 <_strtod_l+0x25e>
 800947a:	2d10      	cmp	r5, #16
 800947c:	bfdc      	itt	le
 800947e:	230a      	movle	r3, #10
 8009480:	fb03 2909 	mlale	r9, r3, r9, r2
 8009484:	e7e1      	b.n	800944a <_strtod_l+0x242>
 8009486:	2300      	movs	r3, #0
 8009488:	9305      	str	r3, [sp, #20]
 800948a:	2301      	movs	r3, #1
 800948c:	e77c      	b.n	8009388 <_strtod_l+0x180>
 800948e:	f04f 0c00 	mov.w	ip, #0
 8009492:	f108 0202 	add.w	r2, r8, #2
 8009496:	9217      	str	r2, [sp, #92]	; 0x5c
 8009498:	f898 2002 	ldrb.w	r2, [r8, #2]
 800949c:	e785      	b.n	80093aa <_strtod_l+0x1a2>
 800949e:	f04f 0c01 	mov.w	ip, #1
 80094a2:	e7f6      	b.n	8009492 <_strtod_l+0x28a>
 80094a4:	0800d1d8 	.word	0x0800d1d8
 80094a8:	0800cf90 	.word	0x0800cf90
 80094ac:	7ff00000 	.word	0x7ff00000
 80094b0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80094b2:	1c51      	adds	r1, r2, #1
 80094b4:	9117      	str	r1, [sp, #92]	; 0x5c
 80094b6:	7852      	ldrb	r2, [r2, #1]
 80094b8:	2a30      	cmp	r2, #48	; 0x30
 80094ba:	d0f9      	beq.n	80094b0 <_strtod_l+0x2a8>
 80094bc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80094c0:	2908      	cmp	r1, #8
 80094c2:	f63f af79 	bhi.w	80093b8 <_strtod_l+0x1b0>
 80094c6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80094ca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80094cc:	9206      	str	r2, [sp, #24]
 80094ce:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80094d0:	1c51      	adds	r1, r2, #1
 80094d2:	9117      	str	r1, [sp, #92]	; 0x5c
 80094d4:	7852      	ldrb	r2, [r2, #1]
 80094d6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80094da:	2e09      	cmp	r6, #9
 80094dc:	d937      	bls.n	800954e <_strtod_l+0x346>
 80094de:	9e06      	ldr	r6, [sp, #24]
 80094e0:	1b89      	subs	r1, r1, r6
 80094e2:	2908      	cmp	r1, #8
 80094e4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80094e8:	dc02      	bgt.n	80094f0 <_strtod_l+0x2e8>
 80094ea:	4576      	cmp	r6, lr
 80094ec:	bfa8      	it	ge
 80094ee:	4676      	movge	r6, lr
 80094f0:	f1bc 0f00 	cmp.w	ip, #0
 80094f4:	d000      	beq.n	80094f8 <_strtod_l+0x2f0>
 80094f6:	4276      	negs	r6, r6
 80094f8:	2d00      	cmp	r5, #0
 80094fa:	d14d      	bne.n	8009598 <_strtod_l+0x390>
 80094fc:	9904      	ldr	r1, [sp, #16]
 80094fe:	4301      	orrs	r1, r0
 8009500:	f47f aec6 	bne.w	8009290 <_strtod_l+0x88>
 8009504:	2b00      	cmp	r3, #0
 8009506:	f47f aee1 	bne.w	80092cc <_strtod_l+0xc4>
 800950a:	2a69      	cmp	r2, #105	; 0x69
 800950c:	d027      	beq.n	800955e <_strtod_l+0x356>
 800950e:	dc24      	bgt.n	800955a <_strtod_l+0x352>
 8009510:	2a49      	cmp	r2, #73	; 0x49
 8009512:	d024      	beq.n	800955e <_strtod_l+0x356>
 8009514:	2a4e      	cmp	r2, #78	; 0x4e
 8009516:	f47f aed9 	bne.w	80092cc <_strtod_l+0xc4>
 800951a:	499f      	ldr	r1, [pc, #636]	; (8009798 <_strtod_l+0x590>)
 800951c:	a817      	add	r0, sp, #92	; 0x5c
 800951e:	f001 fe5d 	bl	800b1dc <__match>
 8009522:	2800      	cmp	r0, #0
 8009524:	f43f aed2 	beq.w	80092cc <_strtod_l+0xc4>
 8009528:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800952a:	781b      	ldrb	r3, [r3, #0]
 800952c:	2b28      	cmp	r3, #40	; 0x28
 800952e:	d12d      	bne.n	800958c <_strtod_l+0x384>
 8009530:	499a      	ldr	r1, [pc, #616]	; (800979c <_strtod_l+0x594>)
 8009532:	aa1a      	add	r2, sp, #104	; 0x68
 8009534:	a817      	add	r0, sp, #92	; 0x5c
 8009536:	f001 fe65 	bl	800b204 <__hexnan>
 800953a:	2805      	cmp	r0, #5
 800953c:	d126      	bne.n	800958c <_strtod_l+0x384>
 800953e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009540:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8009544:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009548:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800954c:	e6a0      	b.n	8009290 <_strtod_l+0x88>
 800954e:	210a      	movs	r1, #10
 8009550:	fb01 2e0e 	mla	lr, r1, lr, r2
 8009554:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009558:	e7b9      	b.n	80094ce <_strtod_l+0x2c6>
 800955a:	2a6e      	cmp	r2, #110	; 0x6e
 800955c:	e7db      	b.n	8009516 <_strtod_l+0x30e>
 800955e:	4990      	ldr	r1, [pc, #576]	; (80097a0 <_strtod_l+0x598>)
 8009560:	a817      	add	r0, sp, #92	; 0x5c
 8009562:	f001 fe3b 	bl	800b1dc <__match>
 8009566:	2800      	cmp	r0, #0
 8009568:	f43f aeb0 	beq.w	80092cc <_strtod_l+0xc4>
 800956c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800956e:	498d      	ldr	r1, [pc, #564]	; (80097a4 <_strtod_l+0x59c>)
 8009570:	3b01      	subs	r3, #1
 8009572:	a817      	add	r0, sp, #92	; 0x5c
 8009574:	9317      	str	r3, [sp, #92]	; 0x5c
 8009576:	f001 fe31 	bl	800b1dc <__match>
 800957a:	b910      	cbnz	r0, 8009582 <_strtod_l+0x37a>
 800957c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800957e:	3301      	adds	r3, #1
 8009580:	9317      	str	r3, [sp, #92]	; 0x5c
 8009582:	f8df b230 	ldr.w	fp, [pc, #560]	; 80097b4 <_strtod_l+0x5ac>
 8009586:	f04f 0a00 	mov.w	sl, #0
 800958a:	e681      	b.n	8009290 <_strtod_l+0x88>
 800958c:	4886      	ldr	r0, [pc, #536]	; (80097a8 <_strtod_l+0x5a0>)
 800958e:	f002 fe17 	bl	800c1c0 <nan>
 8009592:	ec5b ab10 	vmov	sl, fp, d0
 8009596:	e67b      	b.n	8009290 <_strtod_l+0x88>
 8009598:	9b05      	ldr	r3, [sp, #20]
 800959a:	9807      	ldr	r0, [sp, #28]
 800959c:	1af3      	subs	r3, r6, r3
 800959e:	2f00      	cmp	r7, #0
 80095a0:	bf08      	it	eq
 80095a2:	462f      	moveq	r7, r5
 80095a4:	2d10      	cmp	r5, #16
 80095a6:	9306      	str	r3, [sp, #24]
 80095a8:	46a8      	mov	r8, r5
 80095aa:	bfa8      	it	ge
 80095ac:	f04f 0810 	movge.w	r8, #16
 80095b0:	f7f6 ffc8 	bl	8000544 <__aeabi_ui2d>
 80095b4:	2d09      	cmp	r5, #9
 80095b6:	4682      	mov	sl, r0
 80095b8:	468b      	mov	fp, r1
 80095ba:	dd13      	ble.n	80095e4 <_strtod_l+0x3dc>
 80095bc:	4b7b      	ldr	r3, [pc, #492]	; (80097ac <_strtod_l+0x5a4>)
 80095be:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80095c2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80095c6:	f7f7 f837 	bl	8000638 <__aeabi_dmul>
 80095ca:	4682      	mov	sl, r0
 80095cc:	4648      	mov	r0, r9
 80095ce:	468b      	mov	fp, r1
 80095d0:	f7f6 ffb8 	bl	8000544 <__aeabi_ui2d>
 80095d4:	4602      	mov	r2, r0
 80095d6:	460b      	mov	r3, r1
 80095d8:	4650      	mov	r0, sl
 80095da:	4659      	mov	r1, fp
 80095dc:	f7f6 fe76 	bl	80002cc <__adddf3>
 80095e0:	4682      	mov	sl, r0
 80095e2:	468b      	mov	fp, r1
 80095e4:	2d0f      	cmp	r5, #15
 80095e6:	dc38      	bgt.n	800965a <_strtod_l+0x452>
 80095e8:	9b06      	ldr	r3, [sp, #24]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	f43f ae50 	beq.w	8009290 <_strtod_l+0x88>
 80095f0:	dd24      	ble.n	800963c <_strtod_l+0x434>
 80095f2:	2b16      	cmp	r3, #22
 80095f4:	dc0b      	bgt.n	800960e <_strtod_l+0x406>
 80095f6:	496d      	ldr	r1, [pc, #436]	; (80097ac <_strtod_l+0x5a4>)
 80095f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80095fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009600:	4652      	mov	r2, sl
 8009602:	465b      	mov	r3, fp
 8009604:	f7f7 f818 	bl	8000638 <__aeabi_dmul>
 8009608:	4682      	mov	sl, r0
 800960a:	468b      	mov	fp, r1
 800960c:	e640      	b.n	8009290 <_strtod_l+0x88>
 800960e:	9a06      	ldr	r2, [sp, #24]
 8009610:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8009614:	4293      	cmp	r3, r2
 8009616:	db20      	blt.n	800965a <_strtod_l+0x452>
 8009618:	4c64      	ldr	r4, [pc, #400]	; (80097ac <_strtod_l+0x5a4>)
 800961a:	f1c5 050f 	rsb	r5, r5, #15
 800961e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009622:	4652      	mov	r2, sl
 8009624:	465b      	mov	r3, fp
 8009626:	e9d1 0100 	ldrd	r0, r1, [r1]
 800962a:	f7f7 f805 	bl	8000638 <__aeabi_dmul>
 800962e:	9b06      	ldr	r3, [sp, #24]
 8009630:	1b5d      	subs	r5, r3, r5
 8009632:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009636:	e9d4 2300 	ldrd	r2, r3, [r4]
 800963a:	e7e3      	b.n	8009604 <_strtod_l+0x3fc>
 800963c:	9b06      	ldr	r3, [sp, #24]
 800963e:	3316      	adds	r3, #22
 8009640:	db0b      	blt.n	800965a <_strtod_l+0x452>
 8009642:	9b05      	ldr	r3, [sp, #20]
 8009644:	1b9e      	subs	r6, r3, r6
 8009646:	4b59      	ldr	r3, [pc, #356]	; (80097ac <_strtod_l+0x5a4>)
 8009648:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800964c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009650:	4650      	mov	r0, sl
 8009652:	4659      	mov	r1, fp
 8009654:	f7f7 f91a 	bl	800088c <__aeabi_ddiv>
 8009658:	e7d6      	b.n	8009608 <_strtod_l+0x400>
 800965a:	9b06      	ldr	r3, [sp, #24]
 800965c:	eba5 0808 	sub.w	r8, r5, r8
 8009660:	4498      	add	r8, r3
 8009662:	f1b8 0f00 	cmp.w	r8, #0
 8009666:	dd74      	ble.n	8009752 <_strtod_l+0x54a>
 8009668:	f018 030f 	ands.w	r3, r8, #15
 800966c:	d00a      	beq.n	8009684 <_strtod_l+0x47c>
 800966e:	494f      	ldr	r1, [pc, #316]	; (80097ac <_strtod_l+0x5a4>)
 8009670:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009674:	4652      	mov	r2, sl
 8009676:	465b      	mov	r3, fp
 8009678:	e9d1 0100 	ldrd	r0, r1, [r1]
 800967c:	f7f6 ffdc 	bl	8000638 <__aeabi_dmul>
 8009680:	4682      	mov	sl, r0
 8009682:	468b      	mov	fp, r1
 8009684:	f038 080f 	bics.w	r8, r8, #15
 8009688:	d04f      	beq.n	800972a <_strtod_l+0x522>
 800968a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800968e:	dd22      	ble.n	80096d6 <_strtod_l+0x4ce>
 8009690:	2500      	movs	r5, #0
 8009692:	462e      	mov	r6, r5
 8009694:	9507      	str	r5, [sp, #28]
 8009696:	9505      	str	r5, [sp, #20]
 8009698:	2322      	movs	r3, #34	; 0x22
 800969a:	f8df b118 	ldr.w	fp, [pc, #280]	; 80097b4 <_strtod_l+0x5ac>
 800969e:	6023      	str	r3, [r4, #0]
 80096a0:	f04f 0a00 	mov.w	sl, #0
 80096a4:	9b07      	ldr	r3, [sp, #28]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	f43f adf2 	beq.w	8009290 <_strtod_l+0x88>
 80096ac:	9918      	ldr	r1, [sp, #96]	; 0x60
 80096ae:	4620      	mov	r0, r4
 80096b0:	f001 feb0 	bl	800b414 <_Bfree>
 80096b4:	9905      	ldr	r1, [sp, #20]
 80096b6:	4620      	mov	r0, r4
 80096b8:	f001 feac 	bl	800b414 <_Bfree>
 80096bc:	4631      	mov	r1, r6
 80096be:	4620      	mov	r0, r4
 80096c0:	f001 fea8 	bl	800b414 <_Bfree>
 80096c4:	9907      	ldr	r1, [sp, #28]
 80096c6:	4620      	mov	r0, r4
 80096c8:	f001 fea4 	bl	800b414 <_Bfree>
 80096cc:	4629      	mov	r1, r5
 80096ce:	4620      	mov	r0, r4
 80096d0:	f001 fea0 	bl	800b414 <_Bfree>
 80096d4:	e5dc      	b.n	8009290 <_strtod_l+0x88>
 80096d6:	4b36      	ldr	r3, [pc, #216]	; (80097b0 <_strtod_l+0x5a8>)
 80096d8:	9304      	str	r3, [sp, #16]
 80096da:	2300      	movs	r3, #0
 80096dc:	ea4f 1828 	mov.w	r8, r8, asr #4
 80096e0:	4650      	mov	r0, sl
 80096e2:	4659      	mov	r1, fp
 80096e4:	4699      	mov	r9, r3
 80096e6:	f1b8 0f01 	cmp.w	r8, #1
 80096ea:	dc21      	bgt.n	8009730 <_strtod_l+0x528>
 80096ec:	b10b      	cbz	r3, 80096f2 <_strtod_l+0x4ea>
 80096ee:	4682      	mov	sl, r0
 80096f0:	468b      	mov	fp, r1
 80096f2:	4b2f      	ldr	r3, [pc, #188]	; (80097b0 <_strtod_l+0x5a8>)
 80096f4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80096f8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80096fc:	4652      	mov	r2, sl
 80096fe:	465b      	mov	r3, fp
 8009700:	e9d9 0100 	ldrd	r0, r1, [r9]
 8009704:	f7f6 ff98 	bl	8000638 <__aeabi_dmul>
 8009708:	4b2a      	ldr	r3, [pc, #168]	; (80097b4 <_strtod_l+0x5ac>)
 800970a:	460a      	mov	r2, r1
 800970c:	400b      	ands	r3, r1
 800970e:	492a      	ldr	r1, [pc, #168]	; (80097b8 <_strtod_l+0x5b0>)
 8009710:	428b      	cmp	r3, r1
 8009712:	4682      	mov	sl, r0
 8009714:	d8bc      	bhi.n	8009690 <_strtod_l+0x488>
 8009716:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800971a:	428b      	cmp	r3, r1
 800971c:	bf86      	itte	hi
 800971e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80097bc <_strtod_l+0x5b4>
 8009722:	f04f 3aff 	movhi.w	sl, #4294967295
 8009726:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800972a:	2300      	movs	r3, #0
 800972c:	9304      	str	r3, [sp, #16]
 800972e:	e084      	b.n	800983a <_strtod_l+0x632>
 8009730:	f018 0f01 	tst.w	r8, #1
 8009734:	d005      	beq.n	8009742 <_strtod_l+0x53a>
 8009736:	9b04      	ldr	r3, [sp, #16]
 8009738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800973c:	f7f6 ff7c 	bl	8000638 <__aeabi_dmul>
 8009740:	2301      	movs	r3, #1
 8009742:	9a04      	ldr	r2, [sp, #16]
 8009744:	3208      	adds	r2, #8
 8009746:	f109 0901 	add.w	r9, r9, #1
 800974a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800974e:	9204      	str	r2, [sp, #16]
 8009750:	e7c9      	b.n	80096e6 <_strtod_l+0x4de>
 8009752:	d0ea      	beq.n	800972a <_strtod_l+0x522>
 8009754:	f1c8 0800 	rsb	r8, r8, #0
 8009758:	f018 020f 	ands.w	r2, r8, #15
 800975c:	d00a      	beq.n	8009774 <_strtod_l+0x56c>
 800975e:	4b13      	ldr	r3, [pc, #76]	; (80097ac <_strtod_l+0x5a4>)
 8009760:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009764:	4650      	mov	r0, sl
 8009766:	4659      	mov	r1, fp
 8009768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800976c:	f7f7 f88e 	bl	800088c <__aeabi_ddiv>
 8009770:	4682      	mov	sl, r0
 8009772:	468b      	mov	fp, r1
 8009774:	ea5f 1828 	movs.w	r8, r8, asr #4
 8009778:	d0d7      	beq.n	800972a <_strtod_l+0x522>
 800977a:	f1b8 0f1f 	cmp.w	r8, #31
 800977e:	dd1f      	ble.n	80097c0 <_strtod_l+0x5b8>
 8009780:	2500      	movs	r5, #0
 8009782:	462e      	mov	r6, r5
 8009784:	9507      	str	r5, [sp, #28]
 8009786:	9505      	str	r5, [sp, #20]
 8009788:	2322      	movs	r3, #34	; 0x22
 800978a:	f04f 0a00 	mov.w	sl, #0
 800978e:	f04f 0b00 	mov.w	fp, #0
 8009792:	6023      	str	r3, [r4, #0]
 8009794:	e786      	b.n	80096a4 <_strtod_l+0x49c>
 8009796:	bf00      	nop
 8009798:	0800cf61 	.word	0x0800cf61
 800979c:	0800cfa4 	.word	0x0800cfa4
 80097a0:	0800cf59 	.word	0x0800cf59
 80097a4:	0800d0e4 	.word	0x0800d0e4
 80097a8:	0800d390 	.word	0x0800d390
 80097ac:	0800d270 	.word	0x0800d270
 80097b0:	0800d248 	.word	0x0800d248
 80097b4:	7ff00000 	.word	0x7ff00000
 80097b8:	7ca00000 	.word	0x7ca00000
 80097bc:	7fefffff 	.word	0x7fefffff
 80097c0:	f018 0310 	ands.w	r3, r8, #16
 80097c4:	bf18      	it	ne
 80097c6:	236a      	movne	r3, #106	; 0x6a
 80097c8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8009b78 <_strtod_l+0x970>
 80097cc:	9304      	str	r3, [sp, #16]
 80097ce:	4650      	mov	r0, sl
 80097d0:	4659      	mov	r1, fp
 80097d2:	2300      	movs	r3, #0
 80097d4:	f018 0f01 	tst.w	r8, #1
 80097d8:	d004      	beq.n	80097e4 <_strtod_l+0x5dc>
 80097da:	e9d9 2300 	ldrd	r2, r3, [r9]
 80097de:	f7f6 ff2b 	bl	8000638 <__aeabi_dmul>
 80097e2:	2301      	movs	r3, #1
 80097e4:	ea5f 0868 	movs.w	r8, r8, asr #1
 80097e8:	f109 0908 	add.w	r9, r9, #8
 80097ec:	d1f2      	bne.n	80097d4 <_strtod_l+0x5cc>
 80097ee:	b10b      	cbz	r3, 80097f4 <_strtod_l+0x5ec>
 80097f0:	4682      	mov	sl, r0
 80097f2:	468b      	mov	fp, r1
 80097f4:	9b04      	ldr	r3, [sp, #16]
 80097f6:	b1c3      	cbz	r3, 800982a <_strtod_l+0x622>
 80097f8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80097fc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009800:	2b00      	cmp	r3, #0
 8009802:	4659      	mov	r1, fp
 8009804:	dd11      	ble.n	800982a <_strtod_l+0x622>
 8009806:	2b1f      	cmp	r3, #31
 8009808:	f340 8124 	ble.w	8009a54 <_strtod_l+0x84c>
 800980c:	2b34      	cmp	r3, #52	; 0x34
 800980e:	bfde      	ittt	le
 8009810:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009814:	f04f 33ff 	movle.w	r3, #4294967295
 8009818:	fa03 f202 	lslle.w	r2, r3, r2
 800981c:	f04f 0a00 	mov.w	sl, #0
 8009820:	bfcc      	ite	gt
 8009822:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8009826:	ea02 0b01 	andle.w	fp, r2, r1
 800982a:	2200      	movs	r2, #0
 800982c:	2300      	movs	r3, #0
 800982e:	4650      	mov	r0, sl
 8009830:	4659      	mov	r1, fp
 8009832:	f7f7 f969 	bl	8000b08 <__aeabi_dcmpeq>
 8009836:	2800      	cmp	r0, #0
 8009838:	d1a2      	bne.n	8009780 <_strtod_l+0x578>
 800983a:	9b07      	ldr	r3, [sp, #28]
 800983c:	9300      	str	r3, [sp, #0]
 800983e:	9908      	ldr	r1, [sp, #32]
 8009840:	462b      	mov	r3, r5
 8009842:	463a      	mov	r2, r7
 8009844:	4620      	mov	r0, r4
 8009846:	f001 fe4d 	bl	800b4e4 <__s2b>
 800984a:	9007      	str	r0, [sp, #28]
 800984c:	2800      	cmp	r0, #0
 800984e:	f43f af1f 	beq.w	8009690 <_strtod_l+0x488>
 8009852:	9b05      	ldr	r3, [sp, #20]
 8009854:	1b9e      	subs	r6, r3, r6
 8009856:	9b06      	ldr	r3, [sp, #24]
 8009858:	2b00      	cmp	r3, #0
 800985a:	bfb4      	ite	lt
 800985c:	4633      	movlt	r3, r6
 800985e:	2300      	movge	r3, #0
 8009860:	930c      	str	r3, [sp, #48]	; 0x30
 8009862:	9b06      	ldr	r3, [sp, #24]
 8009864:	2500      	movs	r5, #0
 8009866:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800986a:	9312      	str	r3, [sp, #72]	; 0x48
 800986c:	462e      	mov	r6, r5
 800986e:	9b07      	ldr	r3, [sp, #28]
 8009870:	4620      	mov	r0, r4
 8009872:	6859      	ldr	r1, [r3, #4]
 8009874:	f001 fd8e 	bl	800b394 <_Balloc>
 8009878:	9005      	str	r0, [sp, #20]
 800987a:	2800      	cmp	r0, #0
 800987c:	f43f af0c 	beq.w	8009698 <_strtod_l+0x490>
 8009880:	9b07      	ldr	r3, [sp, #28]
 8009882:	691a      	ldr	r2, [r3, #16]
 8009884:	3202      	adds	r2, #2
 8009886:	f103 010c 	add.w	r1, r3, #12
 800988a:	0092      	lsls	r2, r2, #2
 800988c:	300c      	adds	r0, #12
 800988e:	f001 fd73 	bl	800b378 <memcpy>
 8009892:	ec4b ab10 	vmov	d0, sl, fp
 8009896:	aa1a      	add	r2, sp, #104	; 0x68
 8009898:	a919      	add	r1, sp, #100	; 0x64
 800989a:	4620      	mov	r0, r4
 800989c:	f002 f968 	bl	800bb70 <__d2b>
 80098a0:	ec4b ab18 	vmov	d8, sl, fp
 80098a4:	9018      	str	r0, [sp, #96]	; 0x60
 80098a6:	2800      	cmp	r0, #0
 80098a8:	f43f aef6 	beq.w	8009698 <_strtod_l+0x490>
 80098ac:	2101      	movs	r1, #1
 80098ae:	4620      	mov	r0, r4
 80098b0:	f001 feb2 	bl	800b618 <__i2b>
 80098b4:	4606      	mov	r6, r0
 80098b6:	2800      	cmp	r0, #0
 80098b8:	f43f aeee 	beq.w	8009698 <_strtod_l+0x490>
 80098bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80098be:	9904      	ldr	r1, [sp, #16]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	bfab      	itete	ge
 80098c4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80098c6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80098c8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80098ca:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80098ce:	bfac      	ite	ge
 80098d0:	eb03 0902 	addge.w	r9, r3, r2
 80098d4:	1ad7      	sublt	r7, r2, r3
 80098d6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80098d8:	eba3 0801 	sub.w	r8, r3, r1
 80098dc:	4490      	add	r8, r2
 80098de:	4ba1      	ldr	r3, [pc, #644]	; (8009b64 <_strtod_l+0x95c>)
 80098e0:	f108 38ff 	add.w	r8, r8, #4294967295
 80098e4:	4598      	cmp	r8, r3
 80098e6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80098ea:	f280 80c7 	bge.w	8009a7c <_strtod_l+0x874>
 80098ee:	eba3 0308 	sub.w	r3, r3, r8
 80098f2:	2b1f      	cmp	r3, #31
 80098f4:	eba2 0203 	sub.w	r2, r2, r3
 80098f8:	f04f 0101 	mov.w	r1, #1
 80098fc:	f300 80b1 	bgt.w	8009a62 <_strtod_l+0x85a>
 8009900:	fa01 f303 	lsl.w	r3, r1, r3
 8009904:	930d      	str	r3, [sp, #52]	; 0x34
 8009906:	2300      	movs	r3, #0
 8009908:	9308      	str	r3, [sp, #32]
 800990a:	eb09 0802 	add.w	r8, r9, r2
 800990e:	9b04      	ldr	r3, [sp, #16]
 8009910:	45c1      	cmp	r9, r8
 8009912:	4417      	add	r7, r2
 8009914:	441f      	add	r7, r3
 8009916:	464b      	mov	r3, r9
 8009918:	bfa8      	it	ge
 800991a:	4643      	movge	r3, r8
 800991c:	42bb      	cmp	r3, r7
 800991e:	bfa8      	it	ge
 8009920:	463b      	movge	r3, r7
 8009922:	2b00      	cmp	r3, #0
 8009924:	bfc2      	ittt	gt
 8009926:	eba8 0803 	subgt.w	r8, r8, r3
 800992a:	1aff      	subgt	r7, r7, r3
 800992c:	eba9 0903 	subgt.w	r9, r9, r3
 8009930:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009932:	2b00      	cmp	r3, #0
 8009934:	dd17      	ble.n	8009966 <_strtod_l+0x75e>
 8009936:	4631      	mov	r1, r6
 8009938:	461a      	mov	r2, r3
 800993a:	4620      	mov	r0, r4
 800993c:	f001 ff2c 	bl	800b798 <__pow5mult>
 8009940:	4606      	mov	r6, r0
 8009942:	2800      	cmp	r0, #0
 8009944:	f43f aea8 	beq.w	8009698 <_strtod_l+0x490>
 8009948:	4601      	mov	r1, r0
 800994a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800994c:	4620      	mov	r0, r4
 800994e:	f001 fe79 	bl	800b644 <__multiply>
 8009952:	900b      	str	r0, [sp, #44]	; 0x2c
 8009954:	2800      	cmp	r0, #0
 8009956:	f43f ae9f 	beq.w	8009698 <_strtod_l+0x490>
 800995a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800995c:	4620      	mov	r0, r4
 800995e:	f001 fd59 	bl	800b414 <_Bfree>
 8009962:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009964:	9318      	str	r3, [sp, #96]	; 0x60
 8009966:	f1b8 0f00 	cmp.w	r8, #0
 800996a:	f300 808c 	bgt.w	8009a86 <_strtod_l+0x87e>
 800996e:	9b06      	ldr	r3, [sp, #24]
 8009970:	2b00      	cmp	r3, #0
 8009972:	dd08      	ble.n	8009986 <_strtod_l+0x77e>
 8009974:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009976:	9905      	ldr	r1, [sp, #20]
 8009978:	4620      	mov	r0, r4
 800997a:	f001 ff0d 	bl	800b798 <__pow5mult>
 800997e:	9005      	str	r0, [sp, #20]
 8009980:	2800      	cmp	r0, #0
 8009982:	f43f ae89 	beq.w	8009698 <_strtod_l+0x490>
 8009986:	2f00      	cmp	r7, #0
 8009988:	dd08      	ble.n	800999c <_strtod_l+0x794>
 800998a:	9905      	ldr	r1, [sp, #20]
 800998c:	463a      	mov	r2, r7
 800998e:	4620      	mov	r0, r4
 8009990:	f001 ff5c 	bl	800b84c <__lshift>
 8009994:	9005      	str	r0, [sp, #20]
 8009996:	2800      	cmp	r0, #0
 8009998:	f43f ae7e 	beq.w	8009698 <_strtod_l+0x490>
 800999c:	f1b9 0f00 	cmp.w	r9, #0
 80099a0:	dd08      	ble.n	80099b4 <_strtod_l+0x7ac>
 80099a2:	4631      	mov	r1, r6
 80099a4:	464a      	mov	r2, r9
 80099a6:	4620      	mov	r0, r4
 80099a8:	f001 ff50 	bl	800b84c <__lshift>
 80099ac:	4606      	mov	r6, r0
 80099ae:	2800      	cmp	r0, #0
 80099b0:	f43f ae72 	beq.w	8009698 <_strtod_l+0x490>
 80099b4:	9a05      	ldr	r2, [sp, #20]
 80099b6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80099b8:	4620      	mov	r0, r4
 80099ba:	f001 ffd3 	bl	800b964 <__mdiff>
 80099be:	4605      	mov	r5, r0
 80099c0:	2800      	cmp	r0, #0
 80099c2:	f43f ae69 	beq.w	8009698 <_strtod_l+0x490>
 80099c6:	68c3      	ldr	r3, [r0, #12]
 80099c8:	930b      	str	r3, [sp, #44]	; 0x2c
 80099ca:	2300      	movs	r3, #0
 80099cc:	60c3      	str	r3, [r0, #12]
 80099ce:	4631      	mov	r1, r6
 80099d0:	f001 ffac 	bl	800b92c <__mcmp>
 80099d4:	2800      	cmp	r0, #0
 80099d6:	da60      	bge.n	8009a9a <_strtod_l+0x892>
 80099d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099da:	ea53 030a 	orrs.w	r3, r3, sl
 80099de:	f040 8082 	bne.w	8009ae6 <_strtod_l+0x8de>
 80099e2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d17d      	bne.n	8009ae6 <_strtod_l+0x8de>
 80099ea:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80099ee:	0d1b      	lsrs	r3, r3, #20
 80099f0:	051b      	lsls	r3, r3, #20
 80099f2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80099f6:	d976      	bls.n	8009ae6 <_strtod_l+0x8de>
 80099f8:	696b      	ldr	r3, [r5, #20]
 80099fa:	b913      	cbnz	r3, 8009a02 <_strtod_l+0x7fa>
 80099fc:	692b      	ldr	r3, [r5, #16]
 80099fe:	2b01      	cmp	r3, #1
 8009a00:	dd71      	ble.n	8009ae6 <_strtod_l+0x8de>
 8009a02:	4629      	mov	r1, r5
 8009a04:	2201      	movs	r2, #1
 8009a06:	4620      	mov	r0, r4
 8009a08:	f001 ff20 	bl	800b84c <__lshift>
 8009a0c:	4631      	mov	r1, r6
 8009a0e:	4605      	mov	r5, r0
 8009a10:	f001 ff8c 	bl	800b92c <__mcmp>
 8009a14:	2800      	cmp	r0, #0
 8009a16:	dd66      	ble.n	8009ae6 <_strtod_l+0x8de>
 8009a18:	9904      	ldr	r1, [sp, #16]
 8009a1a:	4a53      	ldr	r2, [pc, #332]	; (8009b68 <_strtod_l+0x960>)
 8009a1c:	465b      	mov	r3, fp
 8009a1e:	2900      	cmp	r1, #0
 8009a20:	f000 8081 	beq.w	8009b26 <_strtod_l+0x91e>
 8009a24:	ea02 010b 	and.w	r1, r2, fp
 8009a28:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009a2c:	dc7b      	bgt.n	8009b26 <_strtod_l+0x91e>
 8009a2e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009a32:	f77f aea9 	ble.w	8009788 <_strtod_l+0x580>
 8009a36:	4b4d      	ldr	r3, [pc, #308]	; (8009b6c <_strtod_l+0x964>)
 8009a38:	4650      	mov	r0, sl
 8009a3a:	4659      	mov	r1, fp
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	f7f6 fdfb 	bl	8000638 <__aeabi_dmul>
 8009a42:	460b      	mov	r3, r1
 8009a44:	4303      	orrs	r3, r0
 8009a46:	bf08      	it	eq
 8009a48:	2322      	moveq	r3, #34	; 0x22
 8009a4a:	4682      	mov	sl, r0
 8009a4c:	468b      	mov	fp, r1
 8009a4e:	bf08      	it	eq
 8009a50:	6023      	streq	r3, [r4, #0]
 8009a52:	e62b      	b.n	80096ac <_strtod_l+0x4a4>
 8009a54:	f04f 32ff 	mov.w	r2, #4294967295
 8009a58:	fa02 f303 	lsl.w	r3, r2, r3
 8009a5c:	ea03 0a0a 	and.w	sl, r3, sl
 8009a60:	e6e3      	b.n	800982a <_strtod_l+0x622>
 8009a62:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8009a66:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8009a6a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8009a6e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8009a72:	fa01 f308 	lsl.w	r3, r1, r8
 8009a76:	9308      	str	r3, [sp, #32]
 8009a78:	910d      	str	r1, [sp, #52]	; 0x34
 8009a7a:	e746      	b.n	800990a <_strtod_l+0x702>
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	9308      	str	r3, [sp, #32]
 8009a80:	2301      	movs	r3, #1
 8009a82:	930d      	str	r3, [sp, #52]	; 0x34
 8009a84:	e741      	b.n	800990a <_strtod_l+0x702>
 8009a86:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009a88:	4642      	mov	r2, r8
 8009a8a:	4620      	mov	r0, r4
 8009a8c:	f001 fede 	bl	800b84c <__lshift>
 8009a90:	9018      	str	r0, [sp, #96]	; 0x60
 8009a92:	2800      	cmp	r0, #0
 8009a94:	f47f af6b 	bne.w	800996e <_strtod_l+0x766>
 8009a98:	e5fe      	b.n	8009698 <_strtod_l+0x490>
 8009a9a:	465f      	mov	r7, fp
 8009a9c:	d16e      	bne.n	8009b7c <_strtod_l+0x974>
 8009a9e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009aa0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009aa4:	b342      	cbz	r2, 8009af8 <_strtod_l+0x8f0>
 8009aa6:	4a32      	ldr	r2, [pc, #200]	; (8009b70 <_strtod_l+0x968>)
 8009aa8:	4293      	cmp	r3, r2
 8009aaa:	d128      	bne.n	8009afe <_strtod_l+0x8f6>
 8009aac:	9b04      	ldr	r3, [sp, #16]
 8009aae:	4651      	mov	r1, sl
 8009ab0:	b1eb      	cbz	r3, 8009aee <_strtod_l+0x8e6>
 8009ab2:	4b2d      	ldr	r3, [pc, #180]	; (8009b68 <_strtod_l+0x960>)
 8009ab4:	403b      	ands	r3, r7
 8009ab6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009aba:	f04f 32ff 	mov.w	r2, #4294967295
 8009abe:	d819      	bhi.n	8009af4 <_strtod_l+0x8ec>
 8009ac0:	0d1b      	lsrs	r3, r3, #20
 8009ac2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8009aca:	4299      	cmp	r1, r3
 8009acc:	d117      	bne.n	8009afe <_strtod_l+0x8f6>
 8009ace:	4b29      	ldr	r3, [pc, #164]	; (8009b74 <_strtod_l+0x96c>)
 8009ad0:	429f      	cmp	r7, r3
 8009ad2:	d102      	bne.n	8009ada <_strtod_l+0x8d2>
 8009ad4:	3101      	adds	r1, #1
 8009ad6:	f43f addf 	beq.w	8009698 <_strtod_l+0x490>
 8009ada:	4b23      	ldr	r3, [pc, #140]	; (8009b68 <_strtod_l+0x960>)
 8009adc:	403b      	ands	r3, r7
 8009ade:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8009ae2:	f04f 0a00 	mov.w	sl, #0
 8009ae6:	9b04      	ldr	r3, [sp, #16]
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d1a4      	bne.n	8009a36 <_strtod_l+0x82e>
 8009aec:	e5de      	b.n	80096ac <_strtod_l+0x4a4>
 8009aee:	f04f 33ff 	mov.w	r3, #4294967295
 8009af2:	e7ea      	b.n	8009aca <_strtod_l+0x8c2>
 8009af4:	4613      	mov	r3, r2
 8009af6:	e7e8      	b.n	8009aca <_strtod_l+0x8c2>
 8009af8:	ea53 030a 	orrs.w	r3, r3, sl
 8009afc:	d08c      	beq.n	8009a18 <_strtod_l+0x810>
 8009afe:	9b08      	ldr	r3, [sp, #32]
 8009b00:	b1db      	cbz	r3, 8009b3a <_strtod_l+0x932>
 8009b02:	423b      	tst	r3, r7
 8009b04:	d0ef      	beq.n	8009ae6 <_strtod_l+0x8de>
 8009b06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b08:	9a04      	ldr	r2, [sp, #16]
 8009b0a:	4650      	mov	r0, sl
 8009b0c:	4659      	mov	r1, fp
 8009b0e:	b1c3      	cbz	r3, 8009b42 <_strtod_l+0x93a>
 8009b10:	f7ff fb5c 	bl	80091cc <sulp>
 8009b14:	4602      	mov	r2, r0
 8009b16:	460b      	mov	r3, r1
 8009b18:	ec51 0b18 	vmov	r0, r1, d8
 8009b1c:	f7f6 fbd6 	bl	80002cc <__adddf3>
 8009b20:	4682      	mov	sl, r0
 8009b22:	468b      	mov	fp, r1
 8009b24:	e7df      	b.n	8009ae6 <_strtod_l+0x8de>
 8009b26:	4013      	ands	r3, r2
 8009b28:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009b2c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009b30:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009b34:	f04f 3aff 	mov.w	sl, #4294967295
 8009b38:	e7d5      	b.n	8009ae6 <_strtod_l+0x8de>
 8009b3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b3c:	ea13 0f0a 	tst.w	r3, sl
 8009b40:	e7e0      	b.n	8009b04 <_strtod_l+0x8fc>
 8009b42:	f7ff fb43 	bl	80091cc <sulp>
 8009b46:	4602      	mov	r2, r0
 8009b48:	460b      	mov	r3, r1
 8009b4a:	ec51 0b18 	vmov	r0, r1, d8
 8009b4e:	f7f6 fbbb 	bl	80002c8 <__aeabi_dsub>
 8009b52:	2200      	movs	r2, #0
 8009b54:	2300      	movs	r3, #0
 8009b56:	4682      	mov	sl, r0
 8009b58:	468b      	mov	fp, r1
 8009b5a:	f7f6 ffd5 	bl	8000b08 <__aeabi_dcmpeq>
 8009b5e:	2800      	cmp	r0, #0
 8009b60:	d0c1      	beq.n	8009ae6 <_strtod_l+0x8de>
 8009b62:	e611      	b.n	8009788 <_strtod_l+0x580>
 8009b64:	fffffc02 	.word	0xfffffc02
 8009b68:	7ff00000 	.word	0x7ff00000
 8009b6c:	39500000 	.word	0x39500000
 8009b70:	000fffff 	.word	0x000fffff
 8009b74:	7fefffff 	.word	0x7fefffff
 8009b78:	0800cfb8 	.word	0x0800cfb8
 8009b7c:	4631      	mov	r1, r6
 8009b7e:	4628      	mov	r0, r5
 8009b80:	f002 f852 	bl	800bc28 <__ratio>
 8009b84:	ec59 8b10 	vmov	r8, r9, d0
 8009b88:	ee10 0a10 	vmov	r0, s0
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009b92:	4649      	mov	r1, r9
 8009b94:	f7f6 ffcc 	bl	8000b30 <__aeabi_dcmple>
 8009b98:	2800      	cmp	r0, #0
 8009b9a:	d07a      	beq.n	8009c92 <_strtod_l+0xa8a>
 8009b9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d04a      	beq.n	8009c38 <_strtod_l+0xa30>
 8009ba2:	4b95      	ldr	r3, [pc, #596]	; (8009df8 <_strtod_l+0xbf0>)
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009baa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8009df8 <_strtod_l+0xbf0>
 8009bae:	f04f 0800 	mov.w	r8, #0
 8009bb2:	4b92      	ldr	r3, [pc, #584]	; (8009dfc <_strtod_l+0xbf4>)
 8009bb4:	403b      	ands	r3, r7
 8009bb6:	930d      	str	r3, [sp, #52]	; 0x34
 8009bb8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009bba:	4b91      	ldr	r3, [pc, #580]	; (8009e00 <_strtod_l+0xbf8>)
 8009bbc:	429a      	cmp	r2, r3
 8009bbe:	f040 80b0 	bne.w	8009d22 <_strtod_l+0xb1a>
 8009bc2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009bc6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8009bca:	ec4b ab10 	vmov	d0, sl, fp
 8009bce:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009bd2:	f001 ff51 	bl	800ba78 <__ulp>
 8009bd6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009bda:	ec53 2b10 	vmov	r2, r3, d0
 8009bde:	f7f6 fd2b 	bl	8000638 <__aeabi_dmul>
 8009be2:	4652      	mov	r2, sl
 8009be4:	465b      	mov	r3, fp
 8009be6:	f7f6 fb71 	bl	80002cc <__adddf3>
 8009bea:	460b      	mov	r3, r1
 8009bec:	4983      	ldr	r1, [pc, #524]	; (8009dfc <_strtod_l+0xbf4>)
 8009bee:	4a85      	ldr	r2, [pc, #532]	; (8009e04 <_strtod_l+0xbfc>)
 8009bf0:	4019      	ands	r1, r3
 8009bf2:	4291      	cmp	r1, r2
 8009bf4:	4682      	mov	sl, r0
 8009bf6:	d960      	bls.n	8009cba <_strtod_l+0xab2>
 8009bf8:	ee18 3a90 	vmov	r3, s17
 8009bfc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009c00:	4293      	cmp	r3, r2
 8009c02:	d104      	bne.n	8009c0e <_strtod_l+0xa06>
 8009c04:	ee18 3a10 	vmov	r3, s16
 8009c08:	3301      	adds	r3, #1
 8009c0a:	f43f ad45 	beq.w	8009698 <_strtod_l+0x490>
 8009c0e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8009e10 <_strtod_l+0xc08>
 8009c12:	f04f 3aff 	mov.w	sl, #4294967295
 8009c16:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009c18:	4620      	mov	r0, r4
 8009c1a:	f001 fbfb 	bl	800b414 <_Bfree>
 8009c1e:	9905      	ldr	r1, [sp, #20]
 8009c20:	4620      	mov	r0, r4
 8009c22:	f001 fbf7 	bl	800b414 <_Bfree>
 8009c26:	4631      	mov	r1, r6
 8009c28:	4620      	mov	r0, r4
 8009c2a:	f001 fbf3 	bl	800b414 <_Bfree>
 8009c2e:	4629      	mov	r1, r5
 8009c30:	4620      	mov	r0, r4
 8009c32:	f001 fbef 	bl	800b414 <_Bfree>
 8009c36:	e61a      	b.n	800986e <_strtod_l+0x666>
 8009c38:	f1ba 0f00 	cmp.w	sl, #0
 8009c3c:	d11b      	bne.n	8009c76 <_strtod_l+0xa6e>
 8009c3e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009c42:	b9f3      	cbnz	r3, 8009c82 <_strtod_l+0xa7a>
 8009c44:	4b6c      	ldr	r3, [pc, #432]	; (8009df8 <_strtod_l+0xbf0>)
 8009c46:	2200      	movs	r2, #0
 8009c48:	4640      	mov	r0, r8
 8009c4a:	4649      	mov	r1, r9
 8009c4c:	f7f6 ff66 	bl	8000b1c <__aeabi_dcmplt>
 8009c50:	b9d0      	cbnz	r0, 8009c88 <_strtod_l+0xa80>
 8009c52:	4640      	mov	r0, r8
 8009c54:	4649      	mov	r1, r9
 8009c56:	4b6c      	ldr	r3, [pc, #432]	; (8009e08 <_strtod_l+0xc00>)
 8009c58:	2200      	movs	r2, #0
 8009c5a:	f7f6 fced 	bl	8000638 <__aeabi_dmul>
 8009c5e:	4680      	mov	r8, r0
 8009c60:	4689      	mov	r9, r1
 8009c62:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009c66:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8009c6a:	9315      	str	r3, [sp, #84]	; 0x54
 8009c6c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009c70:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009c74:	e79d      	b.n	8009bb2 <_strtod_l+0x9aa>
 8009c76:	f1ba 0f01 	cmp.w	sl, #1
 8009c7a:	d102      	bne.n	8009c82 <_strtod_l+0xa7a>
 8009c7c:	2f00      	cmp	r7, #0
 8009c7e:	f43f ad83 	beq.w	8009788 <_strtod_l+0x580>
 8009c82:	4b62      	ldr	r3, [pc, #392]	; (8009e0c <_strtod_l+0xc04>)
 8009c84:	2200      	movs	r2, #0
 8009c86:	e78e      	b.n	8009ba6 <_strtod_l+0x99e>
 8009c88:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8009e08 <_strtod_l+0xc00>
 8009c8c:	f04f 0800 	mov.w	r8, #0
 8009c90:	e7e7      	b.n	8009c62 <_strtod_l+0xa5a>
 8009c92:	4b5d      	ldr	r3, [pc, #372]	; (8009e08 <_strtod_l+0xc00>)
 8009c94:	4640      	mov	r0, r8
 8009c96:	4649      	mov	r1, r9
 8009c98:	2200      	movs	r2, #0
 8009c9a:	f7f6 fccd 	bl	8000638 <__aeabi_dmul>
 8009c9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ca0:	4680      	mov	r8, r0
 8009ca2:	4689      	mov	r9, r1
 8009ca4:	b933      	cbnz	r3, 8009cb4 <_strtod_l+0xaac>
 8009ca6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009caa:	900e      	str	r0, [sp, #56]	; 0x38
 8009cac:	930f      	str	r3, [sp, #60]	; 0x3c
 8009cae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009cb2:	e7dd      	b.n	8009c70 <_strtod_l+0xa68>
 8009cb4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8009cb8:	e7f9      	b.n	8009cae <_strtod_l+0xaa6>
 8009cba:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8009cbe:	9b04      	ldr	r3, [sp, #16]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d1a8      	bne.n	8009c16 <_strtod_l+0xa0e>
 8009cc4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009cc8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009cca:	0d1b      	lsrs	r3, r3, #20
 8009ccc:	051b      	lsls	r3, r3, #20
 8009cce:	429a      	cmp	r2, r3
 8009cd0:	d1a1      	bne.n	8009c16 <_strtod_l+0xa0e>
 8009cd2:	4640      	mov	r0, r8
 8009cd4:	4649      	mov	r1, r9
 8009cd6:	f7f7 f80f 	bl	8000cf8 <__aeabi_d2lz>
 8009cda:	f7f6 fc7f 	bl	80005dc <__aeabi_l2d>
 8009cde:	4602      	mov	r2, r0
 8009ce0:	460b      	mov	r3, r1
 8009ce2:	4640      	mov	r0, r8
 8009ce4:	4649      	mov	r1, r9
 8009ce6:	f7f6 faef 	bl	80002c8 <__aeabi_dsub>
 8009cea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009cec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009cf0:	ea43 030a 	orr.w	r3, r3, sl
 8009cf4:	4313      	orrs	r3, r2
 8009cf6:	4680      	mov	r8, r0
 8009cf8:	4689      	mov	r9, r1
 8009cfa:	d055      	beq.n	8009da8 <_strtod_l+0xba0>
 8009cfc:	a336      	add	r3, pc, #216	; (adr r3, 8009dd8 <_strtod_l+0xbd0>)
 8009cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d02:	f7f6 ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8009d06:	2800      	cmp	r0, #0
 8009d08:	f47f acd0 	bne.w	80096ac <_strtod_l+0x4a4>
 8009d0c:	a334      	add	r3, pc, #208	; (adr r3, 8009de0 <_strtod_l+0xbd8>)
 8009d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d12:	4640      	mov	r0, r8
 8009d14:	4649      	mov	r1, r9
 8009d16:	f7f6 ff1f 	bl	8000b58 <__aeabi_dcmpgt>
 8009d1a:	2800      	cmp	r0, #0
 8009d1c:	f43f af7b 	beq.w	8009c16 <_strtod_l+0xa0e>
 8009d20:	e4c4      	b.n	80096ac <_strtod_l+0x4a4>
 8009d22:	9b04      	ldr	r3, [sp, #16]
 8009d24:	b333      	cbz	r3, 8009d74 <_strtod_l+0xb6c>
 8009d26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d28:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009d2c:	d822      	bhi.n	8009d74 <_strtod_l+0xb6c>
 8009d2e:	a32e      	add	r3, pc, #184	; (adr r3, 8009de8 <_strtod_l+0xbe0>)
 8009d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d34:	4640      	mov	r0, r8
 8009d36:	4649      	mov	r1, r9
 8009d38:	f7f6 fefa 	bl	8000b30 <__aeabi_dcmple>
 8009d3c:	b1a0      	cbz	r0, 8009d68 <_strtod_l+0xb60>
 8009d3e:	4649      	mov	r1, r9
 8009d40:	4640      	mov	r0, r8
 8009d42:	f7f6 ff51 	bl	8000be8 <__aeabi_d2uiz>
 8009d46:	2801      	cmp	r0, #1
 8009d48:	bf38      	it	cc
 8009d4a:	2001      	movcc	r0, #1
 8009d4c:	f7f6 fbfa 	bl	8000544 <__aeabi_ui2d>
 8009d50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d52:	4680      	mov	r8, r0
 8009d54:	4689      	mov	r9, r1
 8009d56:	bb23      	cbnz	r3, 8009da2 <_strtod_l+0xb9a>
 8009d58:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009d5c:	9010      	str	r0, [sp, #64]	; 0x40
 8009d5e:	9311      	str	r3, [sp, #68]	; 0x44
 8009d60:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009d64:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009d68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d6a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009d6c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009d70:	1a9b      	subs	r3, r3, r2
 8009d72:	9309      	str	r3, [sp, #36]	; 0x24
 8009d74:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009d78:	eeb0 0a48 	vmov.f32	s0, s16
 8009d7c:	eef0 0a68 	vmov.f32	s1, s17
 8009d80:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009d84:	f001 fe78 	bl	800ba78 <__ulp>
 8009d88:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009d8c:	ec53 2b10 	vmov	r2, r3, d0
 8009d90:	f7f6 fc52 	bl	8000638 <__aeabi_dmul>
 8009d94:	ec53 2b18 	vmov	r2, r3, d8
 8009d98:	f7f6 fa98 	bl	80002cc <__adddf3>
 8009d9c:	4682      	mov	sl, r0
 8009d9e:	468b      	mov	fp, r1
 8009da0:	e78d      	b.n	8009cbe <_strtod_l+0xab6>
 8009da2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8009da6:	e7db      	b.n	8009d60 <_strtod_l+0xb58>
 8009da8:	a311      	add	r3, pc, #68	; (adr r3, 8009df0 <_strtod_l+0xbe8>)
 8009daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dae:	f7f6 feb5 	bl	8000b1c <__aeabi_dcmplt>
 8009db2:	e7b2      	b.n	8009d1a <_strtod_l+0xb12>
 8009db4:	2300      	movs	r3, #0
 8009db6:	930a      	str	r3, [sp, #40]	; 0x28
 8009db8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009dba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009dbc:	6013      	str	r3, [r2, #0]
 8009dbe:	f7ff ba6b 	b.w	8009298 <_strtod_l+0x90>
 8009dc2:	2a65      	cmp	r2, #101	; 0x65
 8009dc4:	f43f ab5f 	beq.w	8009486 <_strtod_l+0x27e>
 8009dc8:	2a45      	cmp	r2, #69	; 0x45
 8009dca:	f43f ab5c 	beq.w	8009486 <_strtod_l+0x27e>
 8009dce:	2301      	movs	r3, #1
 8009dd0:	f7ff bb94 	b.w	80094fc <_strtod_l+0x2f4>
 8009dd4:	f3af 8000 	nop.w
 8009dd8:	94a03595 	.word	0x94a03595
 8009ddc:	3fdfffff 	.word	0x3fdfffff
 8009de0:	35afe535 	.word	0x35afe535
 8009de4:	3fe00000 	.word	0x3fe00000
 8009de8:	ffc00000 	.word	0xffc00000
 8009dec:	41dfffff 	.word	0x41dfffff
 8009df0:	94a03595 	.word	0x94a03595
 8009df4:	3fcfffff 	.word	0x3fcfffff
 8009df8:	3ff00000 	.word	0x3ff00000
 8009dfc:	7ff00000 	.word	0x7ff00000
 8009e00:	7fe00000 	.word	0x7fe00000
 8009e04:	7c9fffff 	.word	0x7c9fffff
 8009e08:	3fe00000 	.word	0x3fe00000
 8009e0c:	bff00000 	.word	0xbff00000
 8009e10:	7fefffff 	.word	0x7fefffff

08009e14 <_strtod_r>:
 8009e14:	4b01      	ldr	r3, [pc, #4]	; (8009e1c <_strtod_r+0x8>)
 8009e16:	f7ff b9f7 	b.w	8009208 <_strtod_l>
 8009e1a:	bf00      	nop
 8009e1c:	20000080 	.word	0x20000080

08009e20 <_strtol_l.constprop.0>:
 8009e20:	2b01      	cmp	r3, #1
 8009e22:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e26:	d001      	beq.n	8009e2c <_strtol_l.constprop.0+0xc>
 8009e28:	2b24      	cmp	r3, #36	; 0x24
 8009e2a:	d906      	bls.n	8009e3a <_strtol_l.constprop.0+0x1a>
 8009e2c:	f7fe fafc 	bl	8008428 <__errno>
 8009e30:	2316      	movs	r3, #22
 8009e32:	6003      	str	r3, [r0, #0]
 8009e34:	2000      	movs	r0, #0
 8009e36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e3a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009f20 <_strtol_l.constprop.0+0x100>
 8009e3e:	460d      	mov	r5, r1
 8009e40:	462e      	mov	r6, r5
 8009e42:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009e46:	f814 700c 	ldrb.w	r7, [r4, ip]
 8009e4a:	f017 0708 	ands.w	r7, r7, #8
 8009e4e:	d1f7      	bne.n	8009e40 <_strtol_l.constprop.0+0x20>
 8009e50:	2c2d      	cmp	r4, #45	; 0x2d
 8009e52:	d132      	bne.n	8009eba <_strtol_l.constprop.0+0x9a>
 8009e54:	782c      	ldrb	r4, [r5, #0]
 8009e56:	2701      	movs	r7, #1
 8009e58:	1cb5      	adds	r5, r6, #2
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d05b      	beq.n	8009f16 <_strtol_l.constprop.0+0xf6>
 8009e5e:	2b10      	cmp	r3, #16
 8009e60:	d109      	bne.n	8009e76 <_strtol_l.constprop.0+0x56>
 8009e62:	2c30      	cmp	r4, #48	; 0x30
 8009e64:	d107      	bne.n	8009e76 <_strtol_l.constprop.0+0x56>
 8009e66:	782c      	ldrb	r4, [r5, #0]
 8009e68:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009e6c:	2c58      	cmp	r4, #88	; 0x58
 8009e6e:	d14d      	bne.n	8009f0c <_strtol_l.constprop.0+0xec>
 8009e70:	786c      	ldrb	r4, [r5, #1]
 8009e72:	2310      	movs	r3, #16
 8009e74:	3502      	adds	r5, #2
 8009e76:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009e7a:	f108 38ff 	add.w	r8, r8, #4294967295
 8009e7e:	f04f 0c00 	mov.w	ip, #0
 8009e82:	fbb8 f9f3 	udiv	r9, r8, r3
 8009e86:	4666      	mov	r6, ip
 8009e88:	fb03 8a19 	mls	sl, r3, r9, r8
 8009e8c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009e90:	f1be 0f09 	cmp.w	lr, #9
 8009e94:	d816      	bhi.n	8009ec4 <_strtol_l.constprop.0+0xa4>
 8009e96:	4674      	mov	r4, lr
 8009e98:	42a3      	cmp	r3, r4
 8009e9a:	dd24      	ble.n	8009ee6 <_strtol_l.constprop.0+0xc6>
 8009e9c:	f1bc 0f00 	cmp.w	ip, #0
 8009ea0:	db1e      	blt.n	8009ee0 <_strtol_l.constprop.0+0xc0>
 8009ea2:	45b1      	cmp	r9, r6
 8009ea4:	d31c      	bcc.n	8009ee0 <_strtol_l.constprop.0+0xc0>
 8009ea6:	d101      	bne.n	8009eac <_strtol_l.constprop.0+0x8c>
 8009ea8:	45a2      	cmp	sl, r4
 8009eaa:	db19      	blt.n	8009ee0 <_strtol_l.constprop.0+0xc0>
 8009eac:	fb06 4603 	mla	r6, r6, r3, r4
 8009eb0:	f04f 0c01 	mov.w	ip, #1
 8009eb4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009eb8:	e7e8      	b.n	8009e8c <_strtol_l.constprop.0+0x6c>
 8009eba:	2c2b      	cmp	r4, #43	; 0x2b
 8009ebc:	bf04      	itt	eq
 8009ebe:	782c      	ldrbeq	r4, [r5, #0]
 8009ec0:	1cb5      	addeq	r5, r6, #2
 8009ec2:	e7ca      	b.n	8009e5a <_strtol_l.constprop.0+0x3a>
 8009ec4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009ec8:	f1be 0f19 	cmp.w	lr, #25
 8009ecc:	d801      	bhi.n	8009ed2 <_strtol_l.constprop.0+0xb2>
 8009ece:	3c37      	subs	r4, #55	; 0x37
 8009ed0:	e7e2      	b.n	8009e98 <_strtol_l.constprop.0+0x78>
 8009ed2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8009ed6:	f1be 0f19 	cmp.w	lr, #25
 8009eda:	d804      	bhi.n	8009ee6 <_strtol_l.constprop.0+0xc6>
 8009edc:	3c57      	subs	r4, #87	; 0x57
 8009ede:	e7db      	b.n	8009e98 <_strtol_l.constprop.0+0x78>
 8009ee0:	f04f 3cff 	mov.w	ip, #4294967295
 8009ee4:	e7e6      	b.n	8009eb4 <_strtol_l.constprop.0+0x94>
 8009ee6:	f1bc 0f00 	cmp.w	ip, #0
 8009eea:	da05      	bge.n	8009ef8 <_strtol_l.constprop.0+0xd8>
 8009eec:	2322      	movs	r3, #34	; 0x22
 8009eee:	6003      	str	r3, [r0, #0]
 8009ef0:	4646      	mov	r6, r8
 8009ef2:	b942      	cbnz	r2, 8009f06 <_strtol_l.constprop.0+0xe6>
 8009ef4:	4630      	mov	r0, r6
 8009ef6:	e79e      	b.n	8009e36 <_strtol_l.constprop.0+0x16>
 8009ef8:	b107      	cbz	r7, 8009efc <_strtol_l.constprop.0+0xdc>
 8009efa:	4276      	negs	r6, r6
 8009efc:	2a00      	cmp	r2, #0
 8009efe:	d0f9      	beq.n	8009ef4 <_strtol_l.constprop.0+0xd4>
 8009f00:	f1bc 0f00 	cmp.w	ip, #0
 8009f04:	d000      	beq.n	8009f08 <_strtol_l.constprop.0+0xe8>
 8009f06:	1e69      	subs	r1, r5, #1
 8009f08:	6011      	str	r1, [r2, #0]
 8009f0a:	e7f3      	b.n	8009ef4 <_strtol_l.constprop.0+0xd4>
 8009f0c:	2430      	movs	r4, #48	; 0x30
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d1b1      	bne.n	8009e76 <_strtol_l.constprop.0+0x56>
 8009f12:	2308      	movs	r3, #8
 8009f14:	e7af      	b.n	8009e76 <_strtol_l.constprop.0+0x56>
 8009f16:	2c30      	cmp	r4, #48	; 0x30
 8009f18:	d0a5      	beq.n	8009e66 <_strtol_l.constprop.0+0x46>
 8009f1a:	230a      	movs	r3, #10
 8009f1c:	e7ab      	b.n	8009e76 <_strtol_l.constprop.0+0x56>
 8009f1e:	bf00      	nop
 8009f20:	0800cfe1 	.word	0x0800cfe1

08009f24 <_strtol_r>:
 8009f24:	f7ff bf7c 	b.w	8009e20 <_strtol_l.constprop.0>

08009f28 <_vsiprintf_r>:
 8009f28:	b500      	push	{lr}
 8009f2a:	b09b      	sub	sp, #108	; 0x6c
 8009f2c:	9100      	str	r1, [sp, #0]
 8009f2e:	9104      	str	r1, [sp, #16]
 8009f30:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009f34:	9105      	str	r1, [sp, #20]
 8009f36:	9102      	str	r1, [sp, #8]
 8009f38:	4905      	ldr	r1, [pc, #20]	; (8009f50 <_vsiprintf_r+0x28>)
 8009f3a:	9103      	str	r1, [sp, #12]
 8009f3c:	4669      	mov	r1, sp
 8009f3e:	f002 f83d 	bl	800bfbc <_svfiprintf_r>
 8009f42:	9b00      	ldr	r3, [sp, #0]
 8009f44:	2200      	movs	r2, #0
 8009f46:	701a      	strb	r2, [r3, #0]
 8009f48:	b01b      	add	sp, #108	; 0x6c
 8009f4a:	f85d fb04 	ldr.w	pc, [sp], #4
 8009f4e:	bf00      	nop
 8009f50:	ffff0208 	.word	0xffff0208

08009f54 <vsiprintf>:
 8009f54:	4613      	mov	r3, r2
 8009f56:	460a      	mov	r2, r1
 8009f58:	4601      	mov	r1, r0
 8009f5a:	4802      	ldr	r0, [pc, #8]	; (8009f64 <vsiprintf+0x10>)
 8009f5c:	6800      	ldr	r0, [r0, #0]
 8009f5e:	f7ff bfe3 	b.w	8009f28 <_vsiprintf_r>
 8009f62:	bf00      	nop
 8009f64:	20000018 	.word	0x20000018

08009f68 <quorem>:
 8009f68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f6c:	6903      	ldr	r3, [r0, #16]
 8009f6e:	690c      	ldr	r4, [r1, #16]
 8009f70:	42a3      	cmp	r3, r4
 8009f72:	4607      	mov	r7, r0
 8009f74:	f2c0 8081 	blt.w	800a07a <quorem+0x112>
 8009f78:	3c01      	subs	r4, #1
 8009f7a:	f101 0814 	add.w	r8, r1, #20
 8009f7e:	f100 0514 	add.w	r5, r0, #20
 8009f82:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009f86:	9301      	str	r3, [sp, #4]
 8009f88:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009f8c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009f90:	3301      	adds	r3, #1
 8009f92:	429a      	cmp	r2, r3
 8009f94:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009f98:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009f9c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009fa0:	d331      	bcc.n	800a006 <quorem+0x9e>
 8009fa2:	f04f 0e00 	mov.w	lr, #0
 8009fa6:	4640      	mov	r0, r8
 8009fa8:	46ac      	mov	ip, r5
 8009faa:	46f2      	mov	sl, lr
 8009fac:	f850 2b04 	ldr.w	r2, [r0], #4
 8009fb0:	b293      	uxth	r3, r2
 8009fb2:	fb06 e303 	mla	r3, r6, r3, lr
 8009fb6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009fba:	b29b      	uxth	r3, r3
 8009fbc:	ebaa 0303 	sub.w	r3, sl, r3
 8009fc0:	f8dc a000 	ldr.w	sl, [ip]
 8009fc4:	0c12      	lsrs	r2, r2, #16
 8009fc6:	fa13 f38a 	uxtah	r3, r3, sl
 8009fca:	fb06 e202 	mla	r2, r6, r2, lr
 8009fce:	9300      	str	r3, [sp, #0]
 8009fd0:	9b00      	ldr	r3, [sp, #0]
 8009fd2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009fd6:	b292      	uxth	r2, r2
 8009fd8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009fdc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009fe0:	f8bd 3000 	ldrh.w	r3, [sp]
 8009fe4:	4581      	cmp	r9, r0
 8009fe6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009fea:	f84c 3b04 	str.w	r3, [ip], #4
 8009fee:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009ff2:	d2db      	bcs.n	8009fac <quorem+0x44>
 8009ff4:	f855 300b 	ldr.w	r3, [r5, fp]
 8009ff8:	b92b      	cbnz	r3, 800a006 <quorem+0x9e>
 8009ffa:	9b01      	ldr	r3, [sp, #4]
 8009ffc:	3b04      	subs	r3, #4
 8009ffe:	429d      	cmp	r5, r3
 800a000:	461a      	mov	r2, r3
 800a002:	d32e      	bcc.n	800a062 <quorem+0xfa>
 800a004:	613c      	str	r4, [r7, #16]
 800a006:	4638      	mov	r0, r7
 800a008:	f001 fc90 	bl	800b92c <__mcmp>
 800a00c:	2800      	cmp	r0, #0
 800a00e:	db24      	blt.n	800a05a <quorem+0xf2>
 800a010:	3601      	adds	r6, #1
 800a012:	4628      	mov	r0, r5
 800a014:	f04f 0c00 	mov.w	ip, #0
 800a018:	f858 2b04 	ldr.w	r2, [r8], #4
 800a01c:	f8d0 e000 	ldr.w	lr, [r0]
 800a020:	b293      	uxth	r3, r2
 800a022:	ebac 0303 	sub.w	r3, ip, r3
 800a026:	0c12      	lsrs	r2, r2, #16
 800a028:	fa13 f38e 	uxtah	r3, r3, lr
 800a02c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a030:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a034:	b29b      	uxth	r3, r3
 800a036:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a03a:	45c1      	cmp	r9, r8
 800a03c:	f840 3b04 	str.w	r3, [r0], #4
 800a040:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a044:	d2e8      	bcs.n	800a018 <quorem+0xb0>
 800a046:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a04a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a04e:	b922      	cbnz	r2, 800a05a <quorem+0xf2>
 800a050:	3b04      	subs	r3, #4
 800a052:	429d      	cmp	r5, r3
 800a054:	461a      	mov	r2, r3
 800a056:	d30a      	bcc.n	800a06e <quorem+0x106>
 800a058:	613c      	str	r4, [r7, #16]
 800a05a:	4630      	mov	r0, r6
 800a05c:	b003      	add	sp, #12
 800a05e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a062:	6812      	ldr	r2, [r2, #0]
 800a064:	3b04      	subs	r3, #4
 800a066:	2a00      	cmp	r2, #0
 800a068:	d1cc      	bne.n	800a004 <quorem+0x9c>
 800a06a:	3c01      	subs	r4, #1
 800a06c:	e7c7      	b.n	8009ffe <quorem+0x96>
 800a06e:	6812      	ldr	r2, [r2, #0]
 800a070:	3b04      	subs	r3, #4
 800a072:	2a00      	cmp	r2, #0
 800a074:	d1f0      	bne.n	800a058 <quorem+0xf0>
 800a076:	3c01      	subs	r4, #1
 800a078:	e7eb      	b.n	800a052 <quorem+0xea>
 800a07a:	2000      	movs	r0, #0
 800a07c:	e7ee      	b.n	800a05c <quorem+0xf4>
	...

0800a080 <_dtoa_r>:
 800a080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a084:	ed2d 8b04 	vpush	{d8-d9}
 800a088:	ec57 6b10 	vmov	r6, r7, d0
 800a08c:	b093      	sub	sp, #76	; 0x4c
 800a08e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a090:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a094:	9106      	str	r1, [sp, #24]
 800a096:	ee10 aa10 	vmov	sl, s0
 800a09a:	4604      	mov	r4, r0
 800a09c:	9209      	str	r2, [sp, #36]	; 0x24
 800a09e:	930c      	str	r3, [sp, #48]	; 0x30
 800a0a0:	46bb      	mov	fp, r7
 800a0a2:	b975      	cbnz	r5, 800a0c2 <_dtoa_r+0x42>
 800a0a4:	2010      	movs	r0, #16
 800a0a6:	f001 f94d 	bl	800b344 <malloc>
 800a0aa:	4602      	mov	r2, r0
 800a0ac:	6260      	str	r0, [r4, #36]	; 0x24
 800a0ae:	b920      	cbnz	r0, 800a0ba <_dtoa_r+0x3a>
 800a0b0:	4ba7      	ldr	r3, [pc, #668]	; (800a350 <_dtoa_r+0x2d0>)
 800a0b2:	21ea      	movs	r1, #234	; 0xea
 800a0b4:	48a7      	ldr	r0, [pc, #668]	; (800a354 <_dtoa_r+0x2d4>)
 800a0b6:	f002 f8bd 	bl	800c234 <__assert_func>
 800a0ba:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a0be:	6005      	str	r5, [r0, #0]
 800a0c0:	60c5      	str	r5, [r0, #12]
 800a0c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a0c4:	6819      	ldr	r1, [r3, #0]
 800a0c6:	b151      	cbz	r1, 800a0de <_dtoa_r+0x5e>
 800a0c8:	685a      	ldr	r2, [r3, #4]
 800a0ca:	604a      	str	r2, [r1, #4]
 800a0cc:	2301      	movs	r3, #1
 800a0ce:	4093      	lsls	r3, r2
 800a0d0:	608b      	str	r3, [r1, #8]
 800a0d2:	4620      	mov	r0, r4
 800a0d4:	f001 f99e 	bl	800b414 <_Bfree>
 800a0d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a0da:	2200      	movs	r2, #0
 800a0dc:	601a      	str	r2, [r3, #0]
 800a0de:	1e3b      	subs	r3, r7, #0
 800a0e0:	bfaa      	itet	ge
 800a0e2:	2300      	movge	r3, #0
 800a0e4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a0e8:	f8c8 3000 	strge.w	r3, [r8]
 800a0ec:	4b9a      	ldr	r3, [pc, #616]	; (800a358 <_dtoa_r+0x2d8>)
 800a0ee:	bfbc      	itt	lt
 800a0f0:	2201      	movlt	r2, #1
 800a0f2:	f8c8 2000 	strlt.w	r2, [r8]
 800a0f6:	ea33 030b 	bics.w	r3, r3, fp
 800a0fa:	d11b      	bne.n	800a134 <_dtoa_r+0xb4>
 800a0fc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a0fe:	f242 730f 	movw	r3, #9999	; 0x270f
 800a102:	6013      	str	r3, [r2, #0]
 800a104:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a108:	4333      	orrs	r3, r6
 800a10a:	f000 8592 	beq.w	800ac32 <_dtoa_r+0xbb2>
 800a10e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a110:	b963      	cbnz	r3, 800a12c <_dtoa_r+0xac>
 800a112:	4b92      	ldr	r3, [pc, #584]	; (800a35c <_dtoa_r+0x2dc>)
 800a114:	e022      	b.n	800a15c <_dtoa_r+0xdc>
 800a116:	4b92      	ldr	r3, [pc, #584]	; (800a360 <_dtoa_r+0x2e0>)
 800a118:	9301      	str	r3, [sp, #4]
 800a11a:	3308      	adds	r3, #8
 800a11c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a11e:	6013      	str	r3, [r2, #0]
 800a120:	9801      	ldr	r0, [sp, #4]
 800a122:	b013      	add	sp, #76	; 0x4c
 800a124:	ecbd 8b04 	vpop	{d8-d9}
 800a128:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a12c:	4b8b      	ldr	r3, [pc, #556]	; (800a35c <_dtoa_r+0x2dc>)
 800a12e:	9301      	str	r3, [sp, #4]
 800a130:	3303      	adds	r3, #3
 800a132:	e7f3      	b.n	800a11c <_dtoa_r+0x9c>
 800a134:	2200      	movs	r2, #0
 800a136:	2300      	movs	r3, #0
 800a138:	4650      	mov	r0, sl
 800a13a:	4659      	mov	r1, fp
 800a13c:	f7f6 fce4 	bl	8000b08 <__aeabi_dcmpeq>
 800a140:	ec4b ab19 	vmov	d9, sl, fp
 800a144:	4680      	mov	r8, r0
 800a146:	b158      	cbz	r0, 800a160 <_dtoa_r+0xe0>
 800a148:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a14a:	2301      	movs	r3, #1
 800a14c:	6013      	str	r3, [r2, #0]
 800a14e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a150:	2b00      	cmp	r3, #0
 800a152:	f000 856b 	beq.w	800ac2c <_dtoa_r+0xbac>
 800a156:	4883      	ldr	r0, [pc, #524]	; (800a364 <_dtoa_r+0x2e4>)
 800a158:	6018      	str	r0, [r3, #0]
 800a15a:	1e43      	subs	r3, r0, #1
 800a15c:	9301      	str	r3, [sp, #4]
 800a15e:	e7df      	b.n	800a120 <_dtoa_r+0xa0>
 800a160:	ec4b ab10 	vmov	d0, sl, fp
 800a164:	aa10      	add	r2, sp, #64	; 0x40
 800a166:	a911      	add	r1, sp, #68	; 0x44
 800a168:	4620      	mov	r0, r4
 800a16a:	f001 fd01 	bl	800bb70 <__d2b>
 800a16e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a172:	ee08 0a10 	vmov	s16, r0
 800a176:	2d00      	cmp	r5, #0
 800a178:	f000 8084 	beq.w	800a284 <_dtoa_r+0x204>
 800a17c:	ee19 3a90 	vmov	r3, s19
 800a180:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a184:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a188:	4656      	mov	r6, sl
 800a18a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a18e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a192:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a196:	4b74      	ldr	r3, [pc, #464]	; (800a368 <_dtoa_r+0x2e8>)
 800a198:	2200      	movs	r2, #0
 800a19a:	4630      	mov	r0, r6
 800a19c:	4639      	mov	r1, r7
 800a19e:	f7f6 f893 	bl	80002c8 <__aeabi_dsub>
 800a1a2:	a365      	add	r3, pc, #404	; (adr r3, 800a338 <_dtoa_r+0x2b8>)
 800a1a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1a8:	f7f6 fa46 	bl	8000638 <__aeabi_dmul>
 800a1ac:	a364      	add	r3, pc, #400	; (adr r3, 800a340 <_dtoa_r+0x2c0>)
 800a1ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1b2:	f7f6 f88b 	bl	80002cc <__adddf3>
 800a1b6:	4606      	mov	r6, r0
 800a1b8:	4628      	mov	r0, r5
 800a1ba:	460f      	mov	r7, r1
 800a1bc:	f7f6 f9d2 	bl	8000564 <__aeabi_i2d>
 800a1c0:	a361      	add	r3, pc, #388	; (adr r3, 800a348 <_dtoa_r+0x2c8>)
 800a1c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1c6:	f7f6 fa37 	bl	8000638 <__aeabi_dmul>
 800a1ca:	4602      	mov	r2, r0
 800a1cc:	460b      	mov	r3, r1
 800a1ce:	4630      	mov	r0, r6
 800a1d0:	4639      	mov	r1, r7
 800a1d2:	f7f6 f87b 	bl	80002cc <__adddf3>
 800a1d6:	4606      	mov	r6, r0
 800a1d8:	460f      	mov	r7, r1
 800a1da:	f7f6 fcdd 	bl	8000b98 <__aeabi_d2iz>
 800a1de:	2200      	movs	r2, #0
 800a1e0:	9000      	str	r0, [sp, #0]
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	4630      	mov	r0, r6
 800a1e6:	4639      	mov	r1, r7
 800a1e8:	f7f6 fc98 	bl	8000b1c <__aeabi_dcmplt>
 800a1ec:	b150      	cbz	r0, 800a204 <_dtoa_r+0x184>
 800a1ee:	9800      	ldr	r0, [sp, #0]
 800a1f0:	f7f6 f9b8 	bl	8000564 <__aeabi_i2d>
 800a1f4:	4632      	mov	r2, r6
 800a1f6:	463b      	mov	r3, r7
 800a1f8:	f7f6 fc86 	bl	8000b08 <__aeabi_dcmpeq>
 800a1fc:	b910      	cbnz	r0, 800a204 <_dtoa_r+0x184>
 800a1fe:	9b00      	ldr	r3, [sp, #0]
 800a200:	3b01      	subs	r3, #1
 800a202:	9300      	str	r3, [sp, #0]
 800a204:	9b00      	ldr	r3, [sp, #0]
 800a206:	2b16      	cmp	r3, #22
 800a208:	d85a      	bhi.n	800a2c0 <_dtoa_r+0x240>
 800a20a:	9a00      	ldr	r2, [sp, #0]
 800a20c:	4b57      	ldr	r3, [pc, #348]	; (800a36c <_dtoa_r+0x2ec>)
 800a20e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a212:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a216:	ec51 0b19 	vmov	r0, r1, d9
 800a21a:	f7f6 fc7f 	bl	8000b1c <__aeabi_dcmplt>
 800a21e:	2800      	cmp	r0, #0
 800a220:	d050      	beq.n	800a2c4 <_dtoa_r+0x244>
 800a222:	9b00      	ldr	r3, [sp, #0]
 800a224:	3b01      	subs	r3, #1
 800a226:	9300      	str	r3, [sp, #0]
 800a228:	2300      	movs	r3, #0
 800a22a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a22c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a22e:	1b5d      	subs	r5, r3, r5
 800a230:	1e6b      	subs	r3, r5, #1
 800a232:	9305      	str	r3, [sp, #20]
 800a234:	bf45      	ittet	mi
 800a236:	f1c5 0301 	rsbmi	r3, r5, #1
 800a23a:	9304      	strmi	r3, [sp, #16]
 800a23c:	2300      	movpl	r3, #0
 800a23e:	2300      	movmi	r3, #0
 800a240:	bf4c      	ite	mi
 800a242:	9305      	strmi	r3, [sp, #20]
 800a244:	9304      	strpl	r3, [sp, #16]
 800a246:	9b00      	ldr	r3, [sp, #0]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	db3d      	blt.n	800a2c8 <_dtoa_r+0x248>
 800a24c:	9b05      	ldr	r3, [sp, #20]
 800a24e:	9a00      	ldr	r2, [sp, #0]
 800a250:	920a      	str	r2, [sp, #40]	; 0x28
 800a252:	4413      	add	r3, r2
 800a254:	9305      	str	r3, [sp, #20]
 800a256:	2300      	movs	r3, #0
 800a258:	9307      	str	r3, [sp, #28]
 800a25a:	9b06      	ldr	r3, [sp, #24]
 800a25c:	2b09      	cmp	r3, #9
 800a25e:	f200 8089 	bhi.w	800a374 <_dtoa_r+0x2f4>
 800a262:	2b05      	cmp	r3, #5
 800a264:	bfc4      	itt	gt
 800a266:	3b04      	subgt	r3, #4
 800a268:	9306      	strgt	r3, [sp, #24]
 800a26a:	9b06      	ldr	r3, [sp, #24]
 800a26c:	f1a3 0302 	sub.w	r3, r3, #2
 800a270:	bfcc      	ite	gt
 800a272:	2500      	movgt	r5, #0
 800a274:	2501      	movle	r5, #1
 800a276:	2b03      	cmp	r3, #3
 800a278:	f200 8087 	bhi.w	800a38a <_dtoa_r+0x30a>
 800a27c:	e8df f003 	tbb	[pc, r3]
 800a280:	59383a2d 	.word	0x59383a2d
 800a284:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a288:	441d      	add	r5, r3
 800a28a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a28e:	2b20      	cmp	r3, #32
 800a290:	bfc1      	itttt	gt
 800a292:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a296:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a29a:	fa0b f303 	lslgt.w	r3, fp, r3
 800a29e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a2a2:	bfda      	itte	le
 800a2a4:	f1c3 0320 	rsble	r3, r3, #32
 800a2a8:	fa06 f003 	lslle.w	r0, r6, r3
 800a2ac:	4318      	orrgt	r0, r3
 800a2ae:	f7f6 f949 	bl	8000544 <__aeabi_ui2d>
 800a2b2:	2301      	movs	r3, #1
 800a2b4:	4606      	mov	r6, r0
 800a2b6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a2ba:	3d01      	subs	r5, #1
 800a2bc:	930e      	str	r3, [sp, #56]	; 0x38
 800a2be:	e76a      	b.n	800a196 <_dtoa_r+0x116>
 800a2c0:	2301      	movs	r3, #1
 800a2c2:	e7b2      	b.n	800a22a <_dtoa_r+0x1aa>
 800a2c4:	900b      	str	r0, [sp, #44]	; 0x2c
 800a2c6:	e7b1      	b.n	800a22c <_dtoa_r+0x1ac>
 800a2c8:	9b04      	ldr	r3, [sp, #16]
 800a2ca:	9a00      	ldr	r2, [sp, #0]
 800a2cc:	1a9b      	subs	r3, r3, r2
 800a2ce:	9304      	str	r3, [sp, #16]
 800a2d0:	4253      	negs	r3, r2
 800a2d2:	9307      	str	r3, [sp, #28]
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	930a      	str	r3, [sp, #40]	; 0x28
 800a2d8:	e7bf      	b.n	800a25a <_dtoa_r+0x1da>
 800a2da:	2300      	movs	r3, #0
 800a2dc:	9308      	str	r3, [sp, #32]
 800a2de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	dc55      	bgt.n	800a390 <_dtoa_r+0x310>
 800a2e4:	2301      	movs	r3, #1
 800a2e6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a2ea:	461a      	mov	r2, r3
 800a2ec:	9209      	str	r2, [sp, #36]	; 0x24
 800a2ee:	e00c      	b.n	800a30a <_dtoa_r+0x28a>
 800a2f0:	2301      	movs	r3, #1
 800a2f2:	e7f3      	b.n	800a2dc <_dtoa_r+0x25c>
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a2f8:	9308      	str	r3, [sp, #32]
 800a2fa:	9b00      	ldr	r3, [sp, #0]
 800a2fc:	4413      	add	r3, r2
 800a2fe:	9302      	str	r3, [sp, #8]
 800a300:	3301      	adds	r3, #1
 800a302:	2b01      	cmp	r3, #1
 800a304:	9303      	str	r3, [sp, #12]
 800a306:	bfb8      	it	lt
 800a308:	2301      	movlt	r3, #1
 800a30a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a30c:	2200      	movs	r2, #0
 800a30e:	6042      	str	r2, [r0, #4]
 800a310:	2204      	movs	r2, #4
 800a312:	f102 0614 	add.w	r6, r2, #20
 800a316:	429e      	cmp	r6, r3
 800a318:	6841      	ldr	r1, [r0, #4]
 800a31a:	d93d      	bls.n	800a398 <_dtoa_r+0x318>
 800a31c:	4620      	mov	r0, r4
 800a31e:	f001 f839 	bl	800b394 <_Balloc>
 800a322:	9001      	str	r0, [sp, #4]
 800a324:	2800      	cmp	r0, #0
 800a326:	d13b      	bne.n	800a3a0 <_dtoa_r+0x320>
 800a328:	4b11      	ldr	r3, [pc, #68]	; (800a370 <_dtoa_r+0x2f0>)
 800a32a:	4602      	mov	r2, r0
 800a32c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a330:	e6c0      	b.n	800a0b4 <_dtoa_r+0x34>
 800a332:	2301      	movs	r3, #1
 800a334:	e7df      	b.n	800a2f6 <_dtoa_r+0x276>
 800a336:	bf00      	nop
 800a338:	636f4361 	.word	0x636f4361
 800a33c:	3fd287a7 	.word	0x3fd287a7
 800a340:	8b60c8b3 	.word	0x8b60c8b3
 800a344:	3fc68a28 	.word	0x3fc68a28
 800a348:	509f79fb 	.word	0x509f79fb
 800a34c:	3fd34413 	.word	0x3fd34413
 800a350:	0800d0ee 	.word	0x0800d0ee
 800a354:	0800d105 	.word	0x0800d105
 800a358:	7ff00000 	.word	0x7ff00000
 800a35c:	0800d0ea 	.word	0x0800d0ea
 800a360:	0800d0e1 	.word	0x0800d0e1
 800a364:	0800cf65 	.word	0x0800cf65
 800a368:	3ff80000 	.word	0x3ff80000
 800a36c:	0800d270 	.word	0x0800d270
 800a370:	0800d160 	.word	0x0800d160
 800a374:	2501      	movs	r5, #1
 800a376:	2300      	movs	r3, #0
 800a378:	9306      	str	r3, [sp, #24]
 800a37a:	9508      	str	r5, [sp, #32]
 800a37c:	f04f 33ff 	mov.w	r3, #4294967295
 800a380:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a384:	2200      	movs	r2, #0
 800a386:	2312      	movs	r3, #18
 800a388:	e7b0      	b.n	800a2ec <_dtoa_r+0x26c>
 800a38a:	2301      	movs	r3, #1
 800a38c:	9308      	str	r3, [sp, #32]
 800a38e:	e7f5      	b.n	800a37c <_dtoa_r+0x2fc>
 800a390:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a392:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a396:	e7b8      	b.n	800a30a <_dtoa_r+0x28a>
 800a398:	3101      	adds	r1, #1
 800a39a:	6041      	str	r1, [r0, #4]
 800a39c:	0052      	lsls	r2, r2, #1
 800a39e:	e7b8      	b.n	800a312 <_dtoa_r+0x292>
 800a3a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a3a2:	9a01      	ldr	r2, [sp, #4]
 800a3a4:	601a      	str	r2, [r3, #0]
 800a3a6:	9b03      	ldr	r3, [sp, #12]
 800a3a8:	2b0e      	cmp	r3, #14
 800a3aa:	f200 809d 	bhi.w	800a4e8 <_dtoa_r+0x468>
 800a3ae:	2d00      	cmp	r5, #0
 800a3b0:	f000 809a 	beq.w	800a4e8 <_dtoa_r+0x468>
 800a3b4:	9b00      	ldr	r3, [sp, #0]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	dd32      	ble.n	800a420 <_dtoa_r+0x3a0>
 800a3ba:	4ab7      	ldr	r2, [pc, #732]	; (800a698 <_dtoa_r+0x618>)
 800a3bc:	f003 030f 	and.w	r3, r3, #15
 800a3c0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a3c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a3c8:	9b00      	ldr	r3, [sp, #0]
 800a3ca:	05d8      	lsls	r0, r3, #23
 800a3cc:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a3d0:	d516      	bpl.n	800a400 <_dtoa_r+0x380>
 800a3d2:	4bb2      	ldr	r3, [pc, #712]	; (800a69c <_dtoa_r+0x61c>)
 800a3d4:	ec51 0b19 	vmov	r0, r1, d9
 800a3d8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a3dc:	f7f6 fa56 	bl	800088c <__aeabi_ddiv>
 800a3e0:	f007 070f 	and.w	r7, r7, #15
 800a3e4:	4682      	mov	sl, r0
 800a3e6:	468b      	mov	fp, r1
 800a3e8:	2503      	movs	r5, #3
 800a3ea:	4eac      	ldr	r6, [pc, #688]	; (800a69c <_dtoa_r+0x61c>)
 800a3ec:	b957      	cbnz	r7, 800a404 <_dtoa_r+0x384>
 800a3ee:	4642      	mov	r2, r8
 800a3f0:	464b      	mov	r3, r9
 800a3f2:	4650      	mov	r0, sl
 800a3f4:	4659      	mov	r1, fp
 800a3f6:	f7f6 fa49 	bl	800088c <__aeabi_ddiv>
 800a3fa:	4682      	mov	sl, r0
 800a3fc:	468b      	mov	fp, r1
 800a3fe:	e028      	b.n	800a452 <_dtoa_r+0x3d2>
 800a400:	2502      	movs	r5, #2
 800a402:	e7f2      	b.n	800a3ea <_dtoa_r+0x36a>
 800a404:	07f9      	lsls	r1, r7, #31
 800a406:	d508      	bpl.n	800a41a <_dtoa_r+0x39a>
 800a408:	4640      	mov	r0, r8
 800a40a:	4649      	mov	r1, r9
 800a40c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a410:	f7f6 f912 	bl	8000638 <__aeabi_dmul>
 800a414:	3501      	adds	r5, #1
 800a416:	4680      	mov	r8, r0
 800a418:	4689      	mov	r9, r1
 800a41a:	107f      	asrs	r7, r7, #1
 800a41c:	3608      	adds	r6, #8
 800a41e:	e7e5      	b.n	800a3ec <_dtoa_r+0x36c>
 800a420:	f000 809b 	beq.w	800a55a <_dtoa_r+0x4da>
 800a424:	9b00      	ldr	r3, [sp, #0]
 800a426:	4f9d      	ldr	r7, [pc, #628]	; (800a69c <_dtoa_r+0x61c>)
 800a428:	425e      	negs	r6, r3
 800a42a:	4b9b      	ldr	r3, [pc, #620]	; (800a698 <_dtoa_r+0x618>)
 800a42c:	f006 020f 	and.w	r2, r6, #15
 800a430:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a434:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a438:	ec51 0b19 	vmov	r0, r1, d9
 800a43c:	f7f6 f8fc 	bl	8000638 <__aeabi_dmul>
 800a440:	1136      	asrs	r6, r6, #4
 800a442:	4682      	mov	sl, r0
 800a444:	468b      	mov	fp, r1
 800a446:	2300      	movs	r3, #0
 800a448:	2502      	movs	r5, #2
 800a44a:	2e00      	cmp	r6, #0
 800a44c:	d17a      	bne.n	800a544 <_dtoa_r+0x4c4>
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d1d3      	bne.n	800a3fa <_dtoa_r+0x37a>
 800a452:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a454:	2b00      	cmp	r3, #0
 800a456:	f000 8082 	beq.w	800a55e <_dtoa_r+0x4de>
 800a45a:	4b91      	ldr	r3, [pc, #580]	; (800a6a0 <_dtoa_r+0x620>)
 800a45c:	2200      	movs	r2, #0
 800a45e:	4650      	mov	r0, sl
 800a460:	4659      	mov	r1, fp
 800a462:	f7f6 fb5b 	bl	8000b1c <__aeabi_dcmplt>
 800a466:	2800      	cmp	r0, #0
 800a468:	d079      	beq.n	800a55e <_dtoa_r+0x4de>
 800a46a:	9b03      	ldr	r3, [sp, #12]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d076      	beq.n	800a55e <_dtoa_r+0x4de>
 800a470:	9b02      	ldr	r3, [sp, #8]
 800a472:	2b00      	cmp	r3, #0
 800a474:	dd36      	ble.n	800a4e4 <_dtoa_r+0x464>
 800a476:	9b00      	ldr	r3, [sp, #0]
 800a478:	4650      	mov	r0, sl
 800a47a:	4659      	mov	r1, fp
 800a47c:	1e5f      	subs	r7, r3, #1
 800a47e:	2200      	movs	r2, #0
 800a480:	4b88      	ldr	r3, [pc, #544]	; (800a6a4 <_dtoa_r+0x624>)
 800a482:	f7f6 f8d9 	bl	8000638 <__aeabi_dmul>
 800a486:	9e02      	ldr	r6, [sp, #8]
 800a488:	4682      	mov	sl, r0
 800a48a:	468b      	mov	fp, r1
 800a48c:	3501      	adds	r5, #1
 800a48e:	4628      	mov	r0, r5
 800a490:	f7f6 f868 	bl	8000564 <__aeabi_i2d>
 800a494:	4652      	mov	r2, sl
 800a496:	465b      	mov	r3, fp
 800a498:	f7f6 f8ce 	bl	8000638 <__aeabi_dmul>
 800a49c:	4b82      	ldr	r3, [pc, #520]	; (800a6a8 <_dtoa_r+0x628>)
 800a49e:	2200      	movs	r2, #0
 800a4a0:	f7f5 ff14 	bl	80002cc <__adddf3>
 800a4a4:	46d0      	mov	r8, sl
 800a4a6:	46d9      	mov	r9, fp
 800a4a8:	4682      	mov	sl, r0
 800a4aa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a4ae:	2e00      	cmp	r6, #0
 800a4b0:	d158      	bne.n	800a564 <_dtoa_r+0x4e4>
 800a4b2:	4b7e      	ldr	r3, [pc, #504]	; (800a6ac <_dtoa_r+0x62c>)
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	4640      	mov	r0, r8
 800a4b8:	4649      	mov	r1, r9
 800a4ba:	f7f5 ff05 	bl	80002c8 <__aeabi_dsub>
 800a4be:	4652      	mov	r2, sl
 800a4c0:	465b      	mov	r3, fp
 800a4c2:	4680      	mov	r8, r0
 800a4c4:	4689      	mov	r9, r1
 800a4c6:	f7f6 fb47 	bl	8000b58 <__aeabi_dcmpgt>
 800a4ca:	2800      	cmp	r0, #0
 800a4cc:	f040 8295 	bne.w	800a9fa <_dtoa_r+0x97a>
 800a4d0:	4652      	mov	r2, sl
 800a4d2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a4d6:	4640      	mov	r0, r8
 800a4d8:	4649      	mov	r1, r9
 800a4da:	f7f6 fb1f 	bl	8000b1c <__aeabi_dcmplt>
 800a4de:	2800      	cmp	r0, #0
 800a4e0:	f040 8289 	bne.w	800a9f6 <_dtoa_r+0x976>
 800a4e4:	ec5b ab19 	vmov	sl, fp, d9
 800a4e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	f2c0 8148 	blt.w	800a780 <_dtoa_r+0x700>
 800a4f0:	9a00      	ldr	r2, [sp, #0]
 800a4f2:	2a0e      	cmp	r2, #14
 800a4f4:	f300 8144 	bgt.w	800a780 <_dtoa_r+0x700>
 800a4f8:	4b67      	ldr	r3, [pc, #412]	; (800a698 <_dtoa_r+0x618>)
 800a4fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a4fe:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a502:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a504:	2b00      	cmp	r3, #0
 800a506:	f280 80d5 	bge.w	800a6b4 <_dtoa_r+0x634>
 800a50a:	9b03      	ldr	r3, [sp, #12]
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	f300 80d1 	bgt.w	800a6b4 <_dtoa_r+0x634>
 800a512:	f040 826f 	bne.w	800a9f4 <_dtoa_r+0x974>
 800a516:	4b65      	ldr	r3, [pc, #404]	; (800a6ac <_dtoa_r+0x62c>)
 800a518:	2200      	movs	r2, #0
 800a51a:	4640      	mov	r0, r8
 800a51c:	4649      	mov	r1, r9
 800a51e:	f7f6 f88b 	bl	8000638 <__aeabi_dmul>
 800a522:	4652      	mov	r2, sl
 800a524:	465b      	mov	r3, fp
 800a526:	f7f6 fb0d 	bl	8000b44 <__aeabi_dcmpge>
 800a52a:	9e03      	ldr	r6, [sp, #12]
 800a52c:	4637      	mov	r7, r6
 800a52e:	2800      	cmp	r0, #0
 800a530:	f040 8245 	bne.w	800a9be <_dtoa_r+0x93e>
 800a534:	9d01      	ldr	r5, [sp, #4]
 800a536:	2331      	movs	r3, #49	; 0x31
 800a538:	f805 3b01 	strb.w	r3, [r5], #1
 800a53c:	9b00      	ldr	r3, [sp, #0]
 800a53e:	3301      	adds	r3, #1
 800a540:	9300      	str	r3, [sp, #0]
 800a542:	e240      	b.n	800a9c6 <_dtoa_r+0x946>
 800a544:	07f2      	lsls	r2, r6, #31
 800a546:	d505      	bpl.n	800a554 <_dtoa_r+0x4d4>
 800a548:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a54c:	f7f6 f874 	bl	8000638 <__aeabi_dmul>
 800a550:	3501      	adds	r5, #1
 800a552:	2301      	movs	r3, #1
 800a554:	1076      	asrs	r6, r6, #1
 800a556:	3708      	adds	r7, #8
 800a558:	e777      	b.n	800a44a <_dtoa_r+0x3ca>
 800a55a:	2502      	movs	r5, #2
 800a55c:	e779      	b.n	800a452 <_dtoa_r+0x3d2>
 800a55e:	9f00      	ldr	r7, [sp, #0]
 800a560:	9e03      	ldr	r6, [sp, #12]
 800a562:	e794      	b.n	800a48e <_dtoa_r+0x40e>
 800a564:	9901      	ldr	r1, [sp, #4]
 800a566:	4b4c      	ldr	r3, [pc, #304]	; (800a698 <_dtoa_r+0x618>)
 800a568:	4431      	add	r1, r6
 800a56a:	910d      	str	r1, [sp, #52]	; 0x34
 800a56c:	9908      	ldr	r1, [sp, #32]
 800a56e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a572:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a576:	2900      	cmp	r1, #0
 800a578:	d043      	beq.n	800a602 <_dtoa_r+0x582>
 800a57a:	494d      	ldr	r1, [pc, #308]	; (800a6b0 <_dtoa_r+0x630>)
 800a57c:	2000      	movs	r0, #0
 800a57e:	f7f6 f985 	bl	800088c <__aeabi_ddiv>
 800a582:	4652      	mov	r2, sl
 800a584:	465b      	mov	r3, fp
 800a586:	f7f5 fe9f 	bl	80002c8 <__aeabi_dsub>
 800a58a:	9d01      	ldr	r5, [sp, #4]
 800a58c:	4682      	mov	sl, r0
 800a58e:	468b      	mov	fp, r1
 800a590:	4649      	mov	r1, r9
 800a592:	4640      	mov	r0, r8
 800a594:	f7f6 fb00 	bl	8000b98 <__aeabi_d2iz>
 800a598:	4606      	mov	r6, r0
 800a59a:	f7f5 ffe3 	bl	8000564 <__aeabi_i2d>
 800a59e:	4602      	mov	r2, r0
 800a5a0:	460b      	mov	r3, r1
 800a5a2:	4640      	mov	r0, r8
 800a5a4:	4649      	mov	r1, r9
 800a5a6:	f7f5 fe8f 	bl	80002c8 <__aeabi_dsub>
 800a5aa:	3630      	adds	r6, #48	; 0x30
 800a5ac:	f805 6b01 	strb.w	r6, [r5], #1
 800a5b0:	4652      	mov	r2, sl
 800a5b2:	465b      	mov	r3, fp
 800a5b4:	4680      	mov	r8, r0
 800a5b6:	4689      	mov	r9, r1
 800a5b8:	f7f6 fab0 	bl	8000b1c <__aeabi_dcmplt>
 800a5bc:	2800      	cmp	r0, #0
 800a5be:	d163      	bne.n	800a688 <_dtoa_r+0x608>
 800a5c0:	4642      	mov	r2, r8
 800a5c2:	464b      	mov	r3, r9
 800a5c4:	4936      	ldr	r1, [pc, #216]	; (800a6a0 <_dtoa_r+0x620>)
 800a5c6:	2000      	movs	r0, #0
 800a5c8:	f7f5 fe7e 	bl	80002c8 <__aeabi_dsub>
 800a5cc:	4652      	mov	r2, sl
 800a5ce:	465b      	mov	r3, fp
 800a5d0:	f7f6 faa4 	bl	8000b1c <__aeabi_dcmplt>
 800a5d4:	2800      	cmp	r0, #0
 800a5d6:	f040 80b5 	bne.w	800a744 <_dtoa_r+0x6c4>
 800a5da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a5dc:	429d      	cmp	r5, r3
 800a5de:	d081      	beq.n	800a4e4 <_dtoa_r+0x464>
 800a5e0:	4b30      	ldr	r3, [pc, #192]	; (800a6a4 <_dtoa_r+0x624>)
 800a5e2:	2200      	movs	r2, #0
 800a5e4:	4650      	mov	r0, sl
 800a5e6:	4659      	mov	r1, fp
 800a5e8:	f7f6 f826 	bl	8000638 <__aeabi_dmul>
 800a5ec:	4b2d      	ldr	r3, [pc, #180]	; (800a6a4 <_dtoa_r+0x624>)
 800a5ee:	4682      	mov	sl, r0
 800a5f0:	468b      	mov	fp, r1
 800a5f2:	4640      	mov	r0, r8
 800a5f4:	4649      	mov	r1, r9
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	f7f6 f81e 	bl	8000638 <__aeabi_dmul>
 800a5fc:	4680      	mov	r8, r0
 800a5fe:	4689      	mov	r9, r1
 800a600:	e7c6      	b.n	800a590 <_dtoa_r+0x510>
 800a602:	4650      	mov	r0, sl
 800a604:	4659      	mov	r1, fp
 800a606:	f7f6 f817 	bl	8000638 <__aeabi_dmul>
 800a60a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a60c:	9d01      	ldr	r5, [sp, #4]
 800a60e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a610:	4682      	mov	sl, r0
 800a612:	468b      	mov	fp, r1
 800a614:	4649      	mov	r1, r9
 800a616:	4640      	mov	r0, r8
 800a618:	f7f6 fabe 	bl	8000b98 <__aeabi_d2iz>
 800a61c:	4606      	mov	r6, r0
 800a61e:	f7f5 ffa1 	bl	8000564 <__aeabi_i2d>
 800a622:	3630      	adds	r6, #48	; 0x30
 800a624:	4602      	mov	r2, r0
 800a626:	460b      	mov	r3, r1
 800a628:	4640      	mov	r0, r8
 800a62a:	4649      	mov	r1, r9
 800a62c:	f7f5 fe4c 	bl	80002c8 <__aeabi_dsub>
 800a630:	f805 6b01 	strb.w	r6, [r5], #1
 800a634:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a636:	429d      	cmp	r5, r3
 800a638:	4680      	mov	r8, r0
 800a63a:	4689      	mov	r9, r1
 800a63c:	f04f 0200 	mov.w	r2, #0
 800a640:	d124      	bne.n	800a68c <_dtoa_r+0x60c>
 800a642:	4b1b      	ldr	r3, [pc, #108]	; (800a6b0 <_dtoa_r+0x630>)
 800a644:	4650      	mov	r0, sl
 800a646:	4659      	mov	r1, fp
 800a648:	f7f5 fe40 	bl	80002cc <__adddf3>
 800a64c:	4602      	mov	r2, r0
 800a64e:	460b      	mov	r3, r1
 800a650:	4640      	mov	r0, r8
 800a652:	4649      	mov	r1, r9
 800a654:	f7f6 fa80 	bl	8000b58 <__aeabi_dcmpgt>
 800a658:	2800      	cmp	r0, #0
 800a65a:	d173      	bne.n	800a744 <_dtoa_r+0x6c4>
 800a65c:	4652      	mov	r2, sl
 800a65e:	465b      	mov	r3, fp
 800a660:	4913      	ldr	r1, [pc, #76]	; (800a6b0 <_dtoa_r+0x630>)
 800a662:	2000      	movs	r0, #0
 800a664:	f7f5 fe30 	bl	80002c8 <__aeabi_dsub>
 800a668:	4602      	mov	r2, r0
 800a66a:	460b      	mov	r3, r1
 800a66c:	4640      	mov	r0, r8
 800a66e:	4649      	mov	r1, r9
 800a670:	f7f6 fa54 	bl	8000b1c <__aeabi_dcmplt>
 800a674:	2800      	cmp	r0, #0
 800a676:	f43f af35 	beq.w	800a4e4 <_dtoa_r+0x464>
 800a67a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a67c:	1e6b      	subs	r3, r5, #1
 800a67e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a680:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a684:	2b30      	cmp	r3, #48	; 0x30
 800a686:	d0f8      	beq.n	800a67a <_dtoa_r+0x5fa>
 800a688:	9700      	str	r7, [sp, #0]
 800a68a:	e049      	b.n	800a720 <_dtoa_r+0x6a0>
 800a68c:	4b05      	ldr	r3, [pc, #20]	; (800a6a4 <_dtoa_r+0x624>)
 800a68e:	f7f5 ffd3 	bl	8000638 <__aeabi_dmul>
 800a692:	4680      	mov	r8, r0
 800a694:	4689      	mov	r9, r1
 800a696:	e7bd      	b.n	800a614 <_dtoa_r+0x594>
 800a698:	0800d270 	.word	0x0800d270
 800a69c:	0800d248 	.word	0x0800d248
 800a6a0:	3ff00000 	.word	0x3ff00000
 800a6a4:	40240000 	.word	0x40240000
 800a6a8:	401c0000 	.word	0x401c0000
 800a6ac:	40140000 	.word	0x40140000
 800a6b0:	3fe00000 	.word	0x3fe00000
 800a6b4:	9d01      	ldr	r5, [sp, #4]
 800a6b6:	4656      	mov	r6, sl
 800a6b8:	465f      	mov	r7, fp
 800a6ba:	4642      	mov	r2, r8
 800a6bc:	464b      	mov	r3, r9
 800a6be:	4630      	mov	r0, r6
 800a6c0:	4639      	mov	r1, r7
 800a6c2:	f7f6 f8e3 	bl	800088c <__aeabi_ddiv>
 800a6c6:	f7f6 fa67 	bl	8000b98 <__aeabi_d2iz>
 800a6ca:	4682      	mov	sl, r0
 800a6cc:	f7f5 ff4a 	bl	8000564 <__aeabi_i2d>
 800a6d0:	4642      	mov	r2, r8
 800a6d2:	464b      	mov	r3, r9
 800a6d4:	f7f5 ffb0 	bl	8000638 <__aeabi_dmul>
 800a6d8:	4602      	mov	r2, r0
 800a6da:	460b      	mov	r3, r1
 800a6dc:	4630      	mov	r0, r6
 800a6de:	4639      	mov	r1, r7
 800a6e0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a6e4:	f7f5 fdf0 	bl	80002c8 <__aeabi_dsub>
 800a6e8:	f805 6b01 	strb.w	r6, [r5], #1
 800a6ec:	9e01      	ldr	r6, [sp, #4]
 800a6ee:	9f03      	ldr	r7, [sp, #12]
 800a6f0:	1bae      	subs	r6, r5, r6
 800a6f2:	42b7      	cmp	r7, r6
 800a6f4:	4602      	mov	r2, r0
 800a6f6:	460b      	mov	r3, r1
 800a6f8:	d135      	bne.n	800a766 <_dtoa_r+0x6e6>
 800a6fa:	f7f5 fde7 	bl	80002cc <__adddf3>
 800a6fe:	4642      	mov	r2, r8
 800a700:	464b      	mov	r3, r9
 800a702:	4606      	mov	r6, r0
 800a704:	460f      	mov	r7, r1
 800a706:	f7f6 fa27 	bl	8000b58 <__aeabi_dcmpgt>
 800a70a:	b9d0      	cbnz	r0, 800a742 <_dtoa_r+0x6c2>
 800a70c:	4642      	mov	r2, r8
 800a70e:	464b      	mov	r3, r9
 800a710:	4630      	mov	r0, r6
 800a712:	4639      	mov	r1, r7
 800a714:	f7f6 f9f8 	bl	8000b08 <__aeabi_dcmpeq>
 800a718:	b110      	cbz	r0, 800a720 <_dtoa_r+0x6a0>
 800a71a:	f01a 0f01 	tst.w	sl, #1
 800a71e:	d110      	bne.n	800a742 <_dtoa_r+0x6c2>
 800a720:	4620      	mov	r0, r4
 800a722:	ee18 1a10 	vmov	r1, s16
 800a726:	f000 fe75 	bl	800b414 <_Bfree>
 800a72a:	2300      	movs	r3, #0
 800a72c:	9800      	ldr	r0, [sp, #0]
 800a72e:	702b      	strb	r3, [r5, #0]
 800a730:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a732:	3001      	adds	r0, #1
 800a734:	6018      	str	r0, [r3, #0]
 800a736:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a738:	2b00      	cmp	r3, #0
 800a73a:	f43f acf1 	beq.w	800a120 <_dtoa_r+0xa0>
 800a73e:	601d      	str	r5, [r3, #0]
 800a740:	e4ee      	b.n	800a120 <_dtoa_r+0xa0>
 800a742:	9f00      	ldr	r7, [sp, #0]
 800a744:	462b      	mov	r3, r5
 800a746:	461d      	mov	r5, r3
 800a748:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a74c:	2a39      	cmp	r2, #57	; 0x39
 800a74e:	d106      	bne.n	800a75e <_dtoa_r+0x6de>
 800a750:	9a01      	ldr	r2, [sp, #4]
 800a752:	429a      	cmp	r2, r3
 800a754:	d1f7      	bne.n	800a746 <_dtoa_r+0x6c6>
 800a756:	9901      	ldr	r1, [sp, #4]
 800a758:	2230      	movs	r2, #48	; 0x30
 800a75a:	3701      	adds	r7, #1
 800a75c:	700a      	strb	r2, [r1, #0]
 800a75e:	781a      	ldrb	r2, [r3, #0]
 800a760:	3201      	adds	r2, #1
 800a762:	701a      	strb	r2, [r3, #0]
 800a764:	e790      	b.n	800a688 <_dtoa_r+0x608>
 800a766:	4ba6      	ldr	r3, [pc, #664]	; (800aa00 <_dtoa_r+0x980>)
 800a768:	2200      	movs	r2, #0
 800a76a:	f7f5 ff65 	bl	8000638 <__aeabi_dmul>
 800a76e:	2200      	movs	r2, #0
 800a770:	2300      	movs	r3, #0
 800a772:	4606      	mov	r6, r0
 800a774:	460f      	mov	r7, r1
 800a776:	f7f6 f9c7 	bl	8000b08 <__aeabi_dcmpeq>
 800a77a:	2800      	cmp	r0, #0
 800a77c:	d09d      	beq.n	800a6ba <_dtoa_r+0x63a>
 800a77e:	e7cf      	b.n	800a720 <_dtoa_r+0x6a0>
 800a780:	9a08      	ldr	r2, [sp, #32]
 800a782:	2a00      	cmp	r2, #0
 800a784:	f000 80d7 	beq.w	800a936 <_dtoa_r+0x8b6>
 800a788:	9a06      	ldr	r2, [sp, #24]
 800a78a:	2a01      	cmp	r2, #1
 800a78c:	f300 80ba 	bgt.w	800a904 <_dtoa_r+0x884>
 800a790:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a792:	2a00      	cmp	r2, #0
 800a794:	f000 80b2 	beq.w	800a8fc <_dtoa_r+0x87c>
 800a798:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a79c:	9e07      	ldr	r6, [sp, #28]
 800a79e:	9d04      	ldr	r5, [sp, #16]
 800a7a0:	9a04      	ldr	r2, [sp, #16]
 800a7a2:	441a      	add	r2, r3
 800a7a4:	9204      	str	r2, [sp, #16]
 800a7a6:	9a05      	ldr	r2, [sp, #20]
 800a7a8:	2101      	movs	r1, #1
 800a7aa:	441a      	add	r2, r3
 800a7ac:	4620      	mov	r0, r4
 800a7ae:	9205      	str	r2, [sp, #20]
 800a7b0:	f000 ff32 	bl	800b618 <__i2b>
 800a7b4:	4607      	mov	r7, r0
 800a7b6:	2d00      	cmp	r5, #0
 800a7b8:	dd0c      	ble.n	800a7d4 <_dtoa_r+0x754>
 800a7ba:	9b05      	ldr	r3, [sp, #20]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	dd09      	ble.n	800a7d4 <_dtoa_r+0x754>
 800a7c0:	42ab      	cmp	r3, r5
 800a7c2:	9a04      	ldr	r2, [sp, #16]
 800a7c4:	bfa8      	it	ge
 800a7c6:	462b      	movge	r3, r5
 800a7c8:	1ad2      	subs	r2, r2, r3
 800a7ca:	9204      	str	r2, [sp, #16]
 800a7cc:	9a05      	ldr	r2, [sp, #20]
 800a7ce:	1aed      	subs	r5, r5, r3
 800a7d0:	1ad3      	subs	r3, r2, r3
 800a7d2:	9305      	str	r3, [sp, #20]
 800a7d4:	9b07      	ldr	r3, [sp, #28]
 800a7d6:	b31b      	cbz	r3, 800a820 <_dtoa_r+0x7a0>
 800a7d8:	9b08      	ldr	r3, [sp, #32]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	f000 80af 	beq.w	800a93e <_dtoa_r+0x8be>
 800a7e0:	2e00      	cmp	r6, #0
 800a7e2:	dd13      	ble.n	800a80c <_dtoa_r+0x78c>
 800a7e4:	4639      	mov	r1, r7
 800a7e6:	4632      	mov	r2, r6
 800a7e8:	4620      	mov	r0, r4
 800a7ea:	f000 ffd5 	bl	800b798 <__pow5mult>
 800a7ee:	ee18 2a10 	vmov	r2, s16
 800a7f2:	4601      	mov	r1, r0
 800a7f4:	4607      	mov	r7, r0
 800a7f6:	4620      	mov	r0, r4
 800a7f8:	f000 ff24 	bl	800b644 <__multiply>
 800a7fc:	ee18 1a10 	vmov	r1, s16
 800a800:	4680      	mov	r8, r0
 800a802:	4620      	mov	r0, r4
 800a804:	f000 fe06 	bl	800b414 <_Bfree>
 800a808:	ee08 8a10 	vmov	s16, r8
 800a80c:	9b07      	ldr	r3, [sp, #28]
 800a80e:	1b9a      	subs	r2, r3, r6
 800a810:	d006      	beq.n	800a820 <_dtoa_r+0x7a0>
 800a812:	ee18 1a10 	vmov	r1, s16
 800a816:	4620      	mov	r0, r4
 800a818:	f000 ffbe 	bl	800b798 <__pow5mult>
 800a81c:	ee08 0a10 	vmov	s16, r0
 800a820:	2101      	movs	r1, #1
 800a822:	4620      	mov	r0, r4
 800a824:	f000 fef8 	bl	800b618 <__i2b>
 800a828:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	4606      	mov	r6, r0
 800a82e:	f340 8088 	ble.w	800a942 <_dtoa_r+0x8c2>
 800a832:	461a      	mov	r2, r3
 800a834:	4601      	mov	r1, r0
 800a836:	4620      	mov	r0, r4
 800a838:	f000 ffae 	bl	800b798 <__pow5mult>
 800a83c:	9b06      	ldr	r3, [sp, #24]
 800a83e:	2b01      	cmp	r3, #1
 800a840:	4606      	mov	r6, r0
 800a842:	f340 8081 	ble.w	800a948 <_dtoa_r+0x8c8>
 800a846:	f04f 0800 	mov.w	r8, #0
 800a84a:	6933      	ldr	r3, [r6, #16]
 800a84c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a850:	6918      	ldr	r0, [r3, #16]
 800a852:	f000 fe91 	bl	800b578 <__hi0bits>
 800a856:	f1c0 0020 	rsb	r0, r0, #32
 800a85a:	9b05      	ldr	r3, [sp, #20]
 800a85c:	4418      	add	r0, r3
 800a85e:	f010 001f 	ands.w	r0, r0, #31
 800a862:	f000 8092 	beq.w	800a98a <_dtoa_r+0x90a>
 800a866:	f1c0 0320 	rsb	r3, r0, #32
 800a86a:	2b04      	cmp	r3, #4
 800a86c:	f340 808a 	ble.w	800a984 <_dtoa_r+0x904>
 800a870:	f1c0 001c 	rsb	r0, r0, #28
 800a874:	9b04      	ldr	r3, [sp, #16]
 800a876:	4403      	add	r3, r0
 800a878:	9304      	str	r3, [sp, #16]
 800a87a:	9b05      	ldr	r3, [sp, #20]
 800a87c:	4403      	add	r3, r0
 800a87e:	4405      	add	r5, r0
 800a880:	9305      	str	r3, [sp, #20]
 800a882:	9b04      	ldr	r3, [sp, #16]
 800a884:	2b00      	cmp	r3, #0
 800a886:	dd07      	ble.n	800a898 <_dtoa_r+0x818>
 800a888:	ee18 1a10 	vmov	r1, s16
 800a88c:	461a      	mov	r2, r3
 800a88e:	4620      	mov	r0, r4
 800a890:	f000 ffdc 	bl	800b84c <__lshift>
 800a894:	ee08 0a10 	vmov	s16, r0
 800a898:	9b05      	ldr	r3, [sp, #20]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	dd05      	ble.n	800a8aa <_dtoa_r+0x82a>
 800a89e:	4631      	mov	r1, r6
 800a8a0:	461a      	mov	r2, r3
 800a8a2:	4620      	mov	r0, r4
 800a8a4:	f000 ffd2 	bl	800b84c <__lshift>
 800a8a8:	4606      	mov	r6, r0
 800a8aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d06e      	beq.n	800a98e <_dtoa_r+0x90e>
 800a8b0:	ee18 0a10 	vmov	r0, s16
 800a8b4:	4631      	mov	r1, r6
 800a8b6:	f001 f839 	bl	800b92c <__mcmp>
 800a8ba:	2800      	cmp	r0, #0
 800a8bc:	da67      	bge.n	800a98e <_dtoa_r+0x90e>
 800a8be:	9b00      	ldr	r3, [sp, #0]
 800a8c0:	3b01      	subs	r3, #1
 800a8c2:	ee18 1a10 	vmov	r1, s16
 800a8c6:	9300      	str	r3, [sp, #0]
 800a8c8:	220a      	movs	r2, #10
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	4620      	mov	r0, r4
 800a8ce:	f000 fdc3 	bl	800b458 <__multadd>
 800a8d2:	9b08      	ldr	r3, [sp, #32]
 800a8d4:	ee08 0a10 	vmov	s16, r0
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	f000 81b1 	beq.w	800ac40 <_dtoa_r+0xbc0>
 800a8de:	2300      	movs	r3, #0
 800a8e0:	4639      	mov	r1, r7
 800a8e2:	220a      	movs	r2, #10
 800a8e4:	4620      	mov	r0, r4
 800a8e6:	f000 fdb7 	bl	800b458 <__multadd>
 800a8ea:	9b02      	ldr	r3, [sp, #8]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	4607      	mov	r7, r0
 800a8f0:	f300 808e 	bgt.w	800aa10 <_dtoa_r+0x990>
 800a8f4:	9b06      	ldr	r3, [sp, #24]
 800a8f6:	2b02      	cmp	r3, #2
 800a8f8:	dc51      	bgt.n	800a99e <_dtoa_r+0x91e>
 800a8fa:	e089      	b.n	800aa10 <_dtoa_r+0x990>
 800a8fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a8fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a902:	e74b      	b.n	800a79c <_dtoa_r+0x71c>
 800a904:	9b03      	ldr	r3, [sp, #12]
 800a906:	1e5e      	subs	r6, r3, #1
 800a908:	9b07      	ldr	r3, [sp, #28]
 800a90a:	42b3      	cmp	r3, r6
 800a90c:	bfbf      	itttt	lt
 800a90e:	9b07      	ldrlt	r3, [sp, #28]
 800a910:	9607      	strlt	r6, [sp, #28]
 800a912:	1af2      	sublt	r2, r6, r3
 800a914:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a916:	bfb6      	itet	lt
 800a918:	189b      	addlt	r3, r3, r2
 800a91a:	1b9e      	subge	r6, r3, r6
 800a91c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a91e:	9b03      	ldr	r3, [sp, #12]
 800a920:	bfb8      	it	lt
 800a922:	2600      	movlt	r6, #0
 800a924:	2b00      	cmp	r3, #0
 800a926:	bfb7      	itett	lt
 800a928:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800a92c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800a930:	1a9d      	sublt	r5, r3, r2
 800a932:	2300      	movlt	r3, #0
 800a934:	e734      	b.n	800a7a0 <_dtoa_r+0x720>
 800a936:	9e07      	ldr	r6, [sp, #28]
 800a938:	9d04      	ldr	r5, [sp, #16]
 800a93a:	9f08      	ldr	r7, [sp, #32]
 800a93c:	e73b      	b.n	800a7b6 <_dtoa_r+0x736>
 800a93e:	9a07      	ldr	r2, [sp, #28]
 800a940:	e767      	b.n	800a812 <_dtoa_r+0x792>
 800a942:	9b06      	ldr	r3, [sp, #24]
 800a944:	2b01      	cmp	r3, #1
 800a946:	dc18      	bgt.n	800a97a <_dtoa_r+0x8fa>
 800a948:	f1ba 0f00 	cmp.w	sl, #0
 800a94c:	d115      	bne.n	800a97a <_dtoa_r+0x8fa>
 800a94e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a952:	b993      	cbnz	r3, 800a97a <_dtoa_r+0x8fa>
 800a954:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a958:	0d1b      	lsrs	r3, r3, #20
 800a95a:	051b      	lsls	r3, r3, #20
 800a95c:	b183      	cbz	r3, 800a980 <_dtoa_r+0x900>
 800a95e:	9b04      	ldr	r3, [sp, #16]
 800a960:	3301      	adds	r3, #1
 800a962:	9304      	str	r3, [sp, #16]
 800a964:	9b05      	ldr	r3, [sp, #20]
 800a966:	3301      	adds	r3, #1
 800a968:	9305      	str	r3, [sp, #20]
 800a96a:	f04f 0801 	mov.w	r8, #1
 800a96e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a970:	2b00      	cmp	r3, #0
 800a972:	f47f af6a 	bne.w	800a84a <_dtoa_r+0x7ca>
 800a976:	2001      	movs	r0, #1
 800a978:	e76f      	b.n	800a85a <_dtoa_r+0x7da>
 800a97a:	f04f 0800 	mov.w	r8, #0
 800a97e:	e7f6      	b.n	800a96e <_dtoa_r+0x8ee>
 800a980:	4698      	mov	r8, r3
 800a982:	e7f4      	b.n	800a96e <_dtoa_r+0x8ee>
 800a984:	f43f af7d 	beq.w	800a882 <_dtoa_r+0x802>
 800a988:	4618      	mov	r0, r3
 800a98a:	301c      	adds	r0, #28
 800a98c:	e772      	b.n	800a874 <_dtoa_r+0x7f4>
 800a98e:	9b03      	ldr	r3, [sp, #12]
 800a990:	2b00      	cmp	r3, #0
 800a992:	dc37      	bgt.n	800aa04 <_dtoa_r+0x984>
 800a994:	9b06      	ldr	r3, [sp, #24]
 800a996:	2b02      	cmp	r3, #2
 800a998:	dd34      	ble.n	800aa04 <_dtoa_r+0x984>
 800a99a:	9b03      	ldr	r3, [sp, #12]
 800a99c:	9302      	str	r3, [sp, #8]
 800a99e:	9b02      	ldr	r3, [sp, #8]
 800a9a0:	b96b      	cbnz	r3, 800a9be <_dtoa_r+0x93e>
 800a9a2:	4631      	mov	r1, r6
 800a9a4:	2205      	movs	r2, #5
 800a9a6:	4620      	mov	r0, r4
 800a9a8:	f000 fd56 	bl	800b458 <__multadd>
 800a9ac:	4601      	mov	r1, r0
 800a9ae:	4606      	mov	r6, r0
 800a9b0:	ee18 0a10 	vmov	r0, s16
 800a9b4:	f000 ffba 	bl	800b92c <__mcmp>
 800a9b8:	2800      	cmp	r0, #0
 800a9ba:	f73f adbb 	bgt.w	800a534 <_dtoa_r+0x4b4>
 800a9be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9c0:	9d01      	ldr	r5, [sp, #4]
 800a9c2:	43db      	mvns	r3, r3
 800a9c4:	9300      	str	r3, [sp, #0]
 800a9c6:	f04f 0800 	mov.w	r8, #0
 800a9ca:	4631      	mov	r1, r6
 800a9cc:	4620      	mov	r0, r4
 800a9ce:	f000 fd21 	bl	800b414 <_Bfree>
 800a9d2:	2f00      	cmp	r7, #0
 800a9d4:	f43f aea4 	beq.w	800a720 <_dtoa_r+0x6a0>
 800a9d8:	f1b8 0f00 	cmp.w	r8, #0
 800a9dc:	d005      	beq.n	800a9ea <_dtoa_r+0x96a>
 800a9de:	45b8      	cmp	r8, r7
 800a9e0:	d003      	beq.n	800a9ea <_dtoa_r+0x96a>
 800a9e2:	4641      	mov	r1, r8
 800a9e4:	4620      	mov	r0, r4
 800a9e6:	f000 fd15 	bl	800b414 <_Bfree>
 800a9ea:	4639      	mov	r1, r7
 800a9ec:	4620      	mov	r0, r4
 800a9ee:	f000 fd11 	bl	800b414 <_Bfree>
 800a9f2:	e695      	b.n	800a720 <_dtoa_r+0x6a0>
 800a9f4:	2600      	movs	r6, #0
 800a9f6:	4637      	mov	r7, r6
 800a9f8:	e7e1      	b.n	800a9be <_dtoa_r+0x93e>
 800a9fa:	9700      	str	r7, [sp, #0]
 800a9fc:	4637      	mov	r7, r6
 800a9fe:	e599      	b.n	800a534 <_dtoa_r+0x4b4>
 800aa00:	40240000 	.word	0x40240000
 800aa04:	9b08      	ldr	r3, [sp, #32]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	f000 80ca 	beq.w	800aba0 <_dtoa_r+0xb20>
 800aa0c:	9b03      	ldr	r3, [sp, #12]
 800aa0e:	9302      	str	r3, [sp, #8]
 800aa10:	2d00      	cmp	r5, #0
 800aa12:	dd05      	ble.n	800aa20 <_dtoa_r+0x9a0>
 800aa14:	4639      	mov	r1, r7
 800aa16:	462a      	mov	r2, r5
 800aa18:	4620      	mov	r0, r4
 800aa1a:	f000 ff17 	bl	800b84c <__lshift>
 800aa1e:	4607      	mov	r7, r0
 800aa20:	f1b8 0f00 	cmp.w	r8, #0
 800aa24:	d05b      	beq.n	800aade <_dtoa_r+0xa5e>
 800aa26:	6879      	ldr	r1, [r7, #4]
 800aa28:	4620      	mov	r0, r4
 800aa2a:	f000 fcb3 	bl	800b394 <_Balloc>
 800aa2e:	4605      	mov	r5, r0
 800aa30:	b928      	cbnz	r0, 800aa3e <_dtoa_r+0x9be>
 800aa32:	4b87      	ldr	r3, [pc, #540]	; (800ac50 <_dtoa_r+0xbd0>)
 800aa34:	4602      	mov	r2, r0
 800aa36:	f240 21ea 	movw	r1, #746	; 0x2ea
 800aa3a:	f7ff bb3b 	b.w	800a0b4 <_dtoa_r+0x34>
 800aa3e:	693a      	ldr	r2, [r7, #16]
 800aa40:	3202      	adds	r2, #2
 800aa42:	0092      	lsls	r2, r2, #2
 800aa44:	f107 010c 	add.w	r1, r7, #12
 800aa48:	300c      	adds	r0, #12
 800aa4a:	f000 fc95 	bl	800b378 <memcpy>
 800aa4e:	2201      	movs	r2, #1
 800aa50:	4629      	mov	r1, r5
 800aa52:	4620      	mov	r0, r4
 800aa54:	f000 fefa 	bl	800b84c <__lshift>
 800aa58:	9b01      	ldr	r3, [sp, #4]
 800aa5a:	f103 0901 	add.w	r9, r3, #1
 800aa5e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800aa62:	4413      	add	r3, r2
 800aa64:	9305      	str	r3, [sp, #20]
 800aa66:	f00a 0301 	and.w	r3, sl, #1
 800aa6a:	46b8      	mov	r8, r7
 800aa6c:	9304      	str	r3, [sp, #16]
 800aa6e:	4607      	mov	r7, r0
 800aa70:	4631      	mov	r1, r6
 800aa72:	ee18 0a10 	vmov	r0, s16
 800aa76:	f7ff fa77 	bl	8009f68 <quorem>
 800aa7a:	4641      	mov	r1, r8
 800aa7c:	9002      	str	r0, [sp, #8]
 800aa7e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800aa82:	ee18 0a10 	vmov	r0, s16
 800aa86:	f000 ff51 	bl	800b92c <__mcmp>
 800aa8a:	463a      	mov	r2, r7
 800aa8c:	9003      	str	r0, [sp, #12]
 800aa8e:	4631      	mov	r1, r6
 800aa90:	4620      	mov	r0, r4
 800aa92:	f000 ff67 	bl	800b964 <__mdiff>
 800aa96:	68c2      	ldr	r2, [r0, #12]
 800aa98:	f109 3bff 	add.w	fp, r9, #4294967295
 800aa9c:	4605      	mov	r5, r0
 800aa9e:	bb02      	cbnz	r2, 800aae2 <_dtoa_r+0xa62>
 800aaa0:	4601      	mov	r1, r0
 800aaa2:	ee18 0a10 	vmov	r0, s16
 800aaa6:	f000 ff41 	bl	800b92c <__mcmp>
 800aaaa:	4602      	mov	r2, r0
 800aaac:	4629      	mov	r1, r5
 800aaae:	4620      	mov	r0, r4
 800aab0:	9207      	str	r2, [sp, #28]
 800aab2:	f000 fcaf 	bl	800b414 <_Bfree>
 800aab6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800aaba:	ea43 0102 	orr.w	r1, r3, r2
 800aabe:	9b04      	ldr	r3, [sp, #16]
 800aac0:	430b      	orrs	r3, r1
 800aac2:	464d      	mov	r5, r9
 800aac4:	d10f      	bne.n	800aae6 <_dtoa_r+0xa66>
 800aac6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800aaca:	d02a      	beq.n	800ab22 <_dtoa_r+0xaa2>
 800aacc:	9b03      	ldr	r3, [sp, #12]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	dd02      	ble.n	800aad8 <_dtoa_r+0xa58>
 800aad2:	9b02      	ldr	r3, [sp, #8]
 800aad4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800aad8:	f88b a000 	strb.w	sl, [fp]
 800aadc:	e775      	b.n	800a9ca <_dtoa_r+0x94a>
 800aade:	4638      	mov	r0, r7
 800aae0:	e7ba      	b.n	800aa58 <_dtoa_r+0x9d8>
 800aae2:	2201      	movs	r2, #1
 800aae4:	e7e2      	b.n	800aaac <_dtoa_r+0xa2c>
 800aae6:	9b03      	ldr	r3, [sp, #12]
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	db04      	blt.n	800aaf6 <_dtoa_r+0xa76>
 800aaec:	9906      	ldr	r1, [sp, #24]
 800aaee:	430b      	orrs	r3, r1
 800aaf0:	9904      	ldr	r1, [sp, #16]
 800aaf2:	430b      	orrs	r3, r1
 800aaf4:	d122      	bne.n	800ab3c <_dtoa_r+0xabc>
 800aaf6:	2a00      	cmp	r2, #0
 800aaf8:	ddee      	ble.n	800aad8 <_dtoa_r+0xa58>
 800aafa:	ee18 1a10 	vmov	r1, s16
 800aafe:	2201      	movs	r2, #1
 800ab00:	4620      	mov	r0, r4
 800ab02:	f000 fea3 	bl	800b84c <__lshift>
 800ab06:	4631      	mov	r1, r6
 800ab08:	ee08 0a10 	vmov	s16, r0
 800ab0c:	f000 ff0e 	bl	800b92c <__mcmp>
 800ab10:	2800      	cmp	r0, #0
 800ab12:	dc03      	bgt.n	800ab1c <_dtoa_r+0xa9c>
 800ab14:	d1e0      	bne.n	800aad8 <_dtoa_r+0xa58>
 800ab16:	f01a 0f01 	tst.w	sl, #1
 800ab1a:	d0dd      	beq.n	800aad8 <_dtoa_r+0xa58>
 800ab1c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ab20:	d1d7      	bne.n	800aad2 <_dtoa_r+0xa52>
 800ab22:	2339      	movs	r3, #57	; 0x39
 800ab24:	f88b 3000 	strb.w	r3, [fp]
 800ab28:	462b      	mov	r3, r5
 800ab2a:	461d      	mov	r5, r3
 800ab2c:	3b01      	subs	r3, #1
 800ab2e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ab32:	2a39      	cmp	r2, #57	; 0x39
 800ab34:	d071      	beq.n	800ac1a <_dtoa_r+0xb9a>
 800ab36:	3201      	adds	r2, #1
 800ab38:	701a      	strb	r2, [r3, #0]
 800ab3a:	e746      	b.n	800a9ca <_dtoa_r+0x94a>
 800ab3c:	2a00      	cmp	r2, #0
 800ab3e:	dd07      	ble.n	800ab50 <_dtoa_r+0xad0>
 800ab40:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ab44:	d0ed      	beq.n	800ab22 <_dtoa_r+0xaa2>
 800ab46:	f10a 0301 	add.w	r3, sl, #1
 800ab4a:	f88b 3000 	strb.w	r3, [fp]
 800ab4e:	e73c      	b.n	800a9ca <_dtoa_r+0x94a>
 800ab50:	9b05      	ldr	r3, [sp, #20]
 800ab52:	f809 ac01 	strb.w	sl, [r9, #-1]
 800ab56:	4599      	cmp	r9, r3
 800ab58:	d047      	beq.n	800abea <_dtoa_r+0xb6a>
 800ab5a:	ee18 1a10 	vmov	r1, s16
 800ab5e:	2300      	movs	r3, #0
 800ab60:	220a      	movs	r2, #10
 800ab62:	4620      	mov	r0, r4
 800ab64:	f000 fc78 	bl	800b458 <__multadd>
 800ab68:	45b8      	cmp	r8, r7
 800ab6a:	ee08 0a10 	vmov	s16, r0
 800ab6e:	f04f 0300 	mov.w	r3, #0
 800ab72:	f04f 020a 	mov.w	r2, #10
 800ab76:	4641      	mov	r1, r8
 800ab78:	4620      	mov	r0, r4
 800ab7a:	d106      	bne.n	800ab8a <_dtoa_r+0xb0a>
 800ab7c:	f000 fc6c 	bl	800b458 <__multadd>
 800ab80:	4680      	mov	r8, r0
 800ab82:	4607      	mov	r7, r0
 800ab84:	f109 0901 	add.w	r9, r9, #1
 800ab88:	e772      	b.n	800aa70 <_dtoa_r+0x9f0>
 800ab8a:	f000 fc65 	bl	800b458 <__multadd>
 800ab8e:	4639      	mov	r1, r7
 800ab90:	4680      	mov	r8, r0
 800ab92:	2300      	movs	r3, #0
 800ab94:	220a      	movs	r2, #10
 800ab96:	4620      	mov	r0, r4
 800ab98:	f000 fc5e 	bl	800b458 <__multadd>
 800ab9c:	4607      	mov	r7, r0
 800ab9e:	e7f1      	b.n	800ab84 <_dtoa_r+0xb04>
 800aba0:	9b03      	ldr	r3, [sp, #12]
 800aba2:	9302      	str	r3, [sp, #8]
 800aba4:	9d01      	ldr	r5, [sp, #4]
 800aba6:	ee18 0a10 	vmov	r0, s16
 800abaa:	4631      	mov	r1, r6
 800abac:	f7ff f9dc 	bl	8009f68 <quorem>
 800abb0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800abb4:	9b01      	ldr	r3, [sp, #4]
 800abb6:	f805 ab01 	strb.w	sl, [r5], #1
 800abba:	1aea      	subs	r2, r5, r3
 800abbc:	9b02      	ldr	r3, [sp, #8]
 800abbe:	4293      	cmp	r3, r2
 800abc0:	dd09      	ble.n	800abd6 <_dtoa_r+0xb56>
 800abc2:	ee18 1a10 	vmov	r1, s16
 800abc6:	2300      	movs	r3, #0
 800abc8:	220a      	movs	r2, #10
 800abca:	4620      	mov	r0, r4
 800abcc:	f000 fc44 	bl	800b458 <__multadd>
 800abd0:	ee08 0a10 	vmov	s16, r0
 800abd4:	e7e7      	b.n	800aba6 <_dtoa_r+0xb26>
 800abd6:	9b02      	ldr	r3, [sp, #8]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	bfc8      	it	gt
 800abdc:	461d      	movgt	r5, r3
 800abde:	9b01      	ldr	r3, [sp, #4]
 800abe0:	bfd8      	it	le
 800abe2:	2501      	movle	r5, #1
 800abe4:	441d      	add	r5, r3
 800abe6:	f04f 0800 	mov.w	r8, #0
 800abea:	ee18 1a10 	vmov	r1, s16
 800abee:	2201      	movs	r2, #1
 800abf0:	4620      	mov	r0, r4
 800abf2:	f000 fe2b 	bl	800b84c <__lshift>
 800abf6:	4631      	mov	r1, r6
 800abf8:	ee08 0a10 	vmov	s16, r0
 800abfc:	f000 fe96 	bl	800b92c <__mcmp>
 800ac00:	2800      	cmp	r0, #0
 800ac02:	dc91      	bgt.n	800ab28 <_dtoa_r+0xaa8>
 800ac04:	d102      	bne.n	800ac0c <_dtoa_r+0xb8c>
 800ac06:	f01a 0f01 	tst.w	sl, #1
 800ac0a:	d18d      	bne.n	800ab28 <_dtoa_r+0xaa8>
 800ac0c:	462b      	mov	r3, r5
 800ac0e:	461d      	mov	r5, r3
 800ac10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ac14:	2a30      	cmp	r2, #48	; 0x30
 800ac16:	d0fa      	beq.n	800ac0e <_dtoa_r+0xb8e>
 800ac18:	e6d7      	b.n	800a9ca <_dtoa_r+0x94a>
 800ac1a:	9a01      	ldr	r2, [sp, #4]
 800ac1c:	429a      	cmp	r2, r3
 800ac1e:	d184      	bne.n	800ab2a <_dtoa_r+0xaaa>
 800ac20:	9b00      	ldr	r3, [sp, #0]
 800ac22:	3301      	adds	r3, #1
 800ac24:	9300      	str	r3, [sp, #0]
 800ac26:	2331      	movs	r3, #49	; 0x31
 800ac28:	7013      	strb	r3, [r2, #0]
 800ac2a:	e6ce      	b.n	800a9ca <_dtoa_r+0x94a>
 800ac2c:	4b09      	ldr	r3, [pc, #36]	; (800ac54 <_dtoa_r+0xbd4>)
 800ac2e:	f7ff ba95 	b.w	800a15c <_dtoa_r+0xdc>
 800ac32:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	f47f aa6e 	bne.w	800a116 <_dtoa_r+0x96>
 800ac3a:	4b07      	ldr	r3, [pc, #28]	; (800ac58 <_dtoa_r+0xbd8>)
 800ac3c:	f7ff ba8e 	b.w	800a15c <_dtoa_r+0xdc>
 800ac40:	9b02      	ldr	r3, [sp, #8]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	dcae      	bgt.n	800aba4 <_dtoa_r+0xb24>
 800ac46:	9b06      	ldr	r3, [sp, #24]
 800ac48:	2b02      	cmp	r3, #2
 800ac4a:	f73f aea8 	bgt.w	800a99e <_dtoa_r+0x91e>
 800ac4e:	e7a9      	b.n	800aba4 <_dtoa_r+0xb24>
 800ac50:	0800d160 	.word	0x0800d160
 800ac54:	0800cf64 	.word	0x0800cf64
 800ac58:	0800d0e1 	.word	0x0800d0e1

0800ac5c <rshift>:
 800ac5c:	6903      	ldr	r3, [r0, #16]
 800ac5e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ac62:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ac66:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ac6a:	f100 0414 	add.w	r4, r0, #20
 800ac6e:	dd45      	ble.n	800acfc <rshift+0xa0>
 800ac70:	f011 011f 	ands.w	r1, r1, #31
 800ac74:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ac78:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ac7c:	d10c      	bne.n	800ac98 <rshift+0x3c>
 800ac7e:	f100 0710 	add.w	r7, r0, #16
 800ac82:	4629      	mov	r1, r5
 800ac84:	42b1      	cmp	r1, r6
 800ac86:	d334      	bcc.n	800acf2 <rshift+0x96>
 800ac88:	1a9b      	subs	r3, r3, r2
 800ac8a:	009b      	lsls	r3, r3, #2
 800ac8c:	1eea      	subs	r2, r5, #3
 800ac8e:	4296      	cmp	r6, r2
 800ac90:	bf38      	it	cc
 800ac92:	2300      	movcc	r3, #0
 800ac94:	4423      	add	r3, r4
 800ac96:	e015      	b.n	800acc4 <rshift+0x68>
 800ac98:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ac9c:	f1c1 0820 	rsb	r8, r1, #32
 800aca0:	40cf      	lsrs	r7, r1
 800aca2:	f105 0e04 	add.w	lr, r5, #4
 800aca6:	46a1      	mov	r9, r4
 800aca8:	4576      	cmp	r6, lr
 800acaa:	46f4      	mov	ip, lr
 800acac:	d815      	bhi.n	800acda <rshift+0x7e>
 800acae:	1a9a      	subs	r2, r3, r2
 800acb0:	0092      	lsls	r2, r2, #2
 800acb2:	3a04      	subs	r2, #4
 800acb4:	3501      	adds	r5, #1
 800acb6:	42ae      	cmp	r6, r5
 800acb8:	bf38      	it	cc
 800acba:	2200      	movcc	r2, #0
 800acbc:	18a3      	adds	r3, r4, r2
 800acbe:	50a7      	str	r7, [r4, r2]
 800acc0:	b107      	cbz	r7, 800acc4 <rshift+0x68>
 800acc2:	3304      	adds	r3, #4
 800acc4:	1b1a      	subs	r2, r3, r4
 800acc6:	42a3      	cmp	r3, r4
 800acc8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800accc:	bf08      	it	eq
 800acce:	2300      	moveq	r3, #0
 800acd0:	6102      	str	r2, [r0, #16]
 800acd2:	bf08      	it	eq
 800acd4:	6143      	streq	r3, [r0, #20]
 800acd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800acda:	f8dc c000 	ldr.w	ip, [ip]
 800acde:	fa0c fc08 	lsl.w	ip, ip, r8
 800ace2:	ea4c 0707 	orr.w	r7, ip, r7
 800ace6:	f849 7b04 	str.w	r7, [r9], #4
 800acea:	f85e 7b04 	ldr.w	r7, [lr], #4
 800acee:	40cf      	lsrs	r7, r1
 800acf0:	e7da      	b.n	800aca8 <rshift+0x4c>
 800acf2:	f851 cb04 	ldr.w	ip, [r1], #4
 800acf6:	f847 cf04 	str.w	ip, [r7, #4]!
 800acfa:	e7c3      	b.n	800ac84 <rshift+0x28>
 800acfc:	4623      	mov	r3, r4
 800acfe:	e7e1      	b.n	800acc4 <rshift+0x68>

0800ad00 <__hexdig_fun>:
 800ad00:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800ad04:	2b09      	cmp	r3, #9
 800ad06:	d802      	bhi.n	800ad0e <__hexdig_fun+0xe>
 800ad08:	3820      	subs	r0, #32
 800ad0a:	b2c0      	uxtb	r0, r0
 800ad0c:	4770      	bx	lr
 800ad0e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ad12:	2b05      	cmp	r3, #5
 800ad14:	d801      	bhi.n	800ad1a <__hexdig_fun+0x1a>
 800ad16:	3847      	subs	r0, #71	; 0x47
 800ad18:	e7f7      	b.n	800ad0a <__hexdig_fun+0xa>
 800ad1a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ad1e:	2b05      	cmp	r3, #5
 800ad20:	d801      	bhi.n	800ad26 <__hexdig_fun+0x26>
 800ad22:	3827      	subs	r0, #39	; 0x27
 800ad24:	e7f1      	b.n	800ad0a <__hexdig_fun+0xa>
 800ad26:	2000      	movs	r0, #0
 800ad28:	4770      	bx	lr
	...

0800ad2c <__gethex>:
 800ad2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad30:	ed2d 8b02 	vpush	{d8}
 800ad34:	b089      	sub	sp, #36	; 0x24
 800ad36:	ee08 0a10 	vmov	s16, r0
 800ad3a:	9304      	str	r3, [sp, #16]
 800ad3c:	4bb4      	ldr	r3, [pc, #720]	; (800b010 <__gethex+0x2e4>)
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	9301      	str	r3, [sp, #4]
 800ad42:	4618      	mov	r0, r3
 800ad44:	468b      	mov	fp, r1
 800ad46:	4690      	mov	r8, r2
 800ad48:	f7f5 fa62 	bl	8000210 <strlen>
 800ad4c:	9b01      	ldr	r3, [sp, #4]
 800ad4e:	f8db 2000 	ldr.w	r2, [fp]
 800ad52:	4403      	add	r3, r0
 800ad54:	4682      	mov	sl, r0
 800ad56:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800ad5a:	9305      	str	r3, [sp, #20]
 800ad5c:	1c93      	adds	r3, r2, #2
 800ad5e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800ad62:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800ad66:	32fe      	adds	r2, #254	; 0xfe
 800ad68:	18d1      	adds	r1, r2, r3
 800ad6a:	461f      	mov	r7, r3
 800ad6c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ad70:	9100      	str	r1, [sp, #0]
 800ad72:	2830      	cmp	r0, #48	; 0x30
 800ad74:	d0f8      	beq.n	800ad68 <__gethex+0x3c>
 800ad76:	f7ff ffc3 	bl	800ad00 <__hexdig_fun>
 800ad7a:	4604      	mov	r4, r0
 800ad7c:	2800      	cmp	r0, #0
 800ad7e:	d13a      	bne.n	800adf6 <__gethex+0xca>
 800ad80:	9901      	ldr	r1, [sp, #4]
 800ad82:	4652      	mov	r2, sl
 800ad84:	4638      	mov	r0, r7
 800ad86:	f001 fa33 	bl	800c1f0 <strncmp>
 800ad8a:	4605      	mov	r5, r0
 800ad8c:	2800      	cmp	r0, #0
 800ad8e:	d168      	bne.n	800ae62 <__gethex+0x136>
 800ad90:	f817 000a 	ldrb.w	r0, [r7, sl]
 800ad94:	eb07 060a 	add.w	r6, r7, sl
 800ad98:	f7ff ffb2 	bl	800ad00 <__hexdig_fun>
 800ad9c:	2800      	cmp	r0, #0
 800ad9e:	d062      	beq.n	800ae66 <__gethex+0x13a>
 800ada0:	4633      	mov	r3, r6
 800ada2:	7818      	ldrb	r0, [r3, #0]
 800ada4:	2830      	cmp	r0, #48	; 0x30
 800ada6:	461f      	mov	r7, r3
 800ada8:	f103 0301 	add.w	r3, r3, #1
 800adac:	d0f9      	beq.n	800ada2 <__gethex+0x76>
 800adae:	f7ff ffa7 	bl	800ad00 <__hexdig_fun>
 800adb2:	2301      	movs	r3, #1
 800adb4:	fab0 f480 	clz	r4, r0
 800adb8:	0964      	lsrs	r4, r4, #5
 800adba:	4635      	mov	r5, r6
 800adbc:	9300      	str	r3, [sp, #0]
 800adbe:	463a      	mov	r2, r7
 800adc0:	4616      	mov	r6, r2
 800adc2:	3201      	adds	r2, #1
 800adc4:	7830      	ldrb	r0, [r6, #0]
 800adc6:	f7ff ff9b 	bl	800ad00 <__hexdig_fun>
 800adca:	2800      	cmp	r0, #0
 800adcc:	d1f8      	bne.n	800adc0 <__gethex+0x94>
 800adce:	9901      	ldr	r1, [sp, #4]
 800add0:	4652      	mov	r2, sl
 800add2:	4630      	mov	r0, r6
 800add4:	f001 fa0c 	bl	800c1f0 <strncmp>
 800add8:	b980      	cbnz	r0, 800adfc <__gethex+0xd0>
 800adda:	b94d      	cbnz	r5, 800adf0 <__gethex+0xc4>
 800addc:	eb06 050a 	add.w	r5, r6, sl
 800ade0:	462a      	mov	r2, r5
 800ade2:	4616      	mov	r6, r2
 800ade4:	3201      	adds	r2, #1
 800ade6:	7830      	ldrb	r0, [r6, #0]
 800ade8:	f7ff ff8a 	bl	800ad00 <__hexdig_fun>
 800adec:	2800      	cmp	r0, #0
 800adee:	d1f8      	bne.n	800ade2 <__gethex+0xb6>
 800adf0:	1bad      	subs	r5, r5, r6
 800adf2:	00ad      	lsls	r5, r5, #2
 800adf4:	e004      	b.n	800ae00 <__gethex+0xd4>
 800adf6:	2400      	movs	r4, #0
 800adf8:	4625      	mov	r5, r4
 800adfa:	e7e0      	b.n	800adbe <__gethex+0x92>
 800adfc:	2d00      	cmp	r5, #0
 800adfe:	d1f7      	bne.n	800adf0 <__gethex+0xc4>
 800ae00:	7833      	ldrb	r3, [r6, #0]
 800ae02:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ae06:	2b50      	cmp	r3, #80	; 0x50
 800ae08:	d13b      	bne.n	800ae82 <__gethex+0x156>
 800ae0a:	7873      	ldrb	r3, [r6, #1]
 800ae0c:	2b2b      	cmp	r3, #43	; 0x2b
 800ae0e:	d02c      	beq.n	800ae6a <__gethex+0x13e>
 800ae10:	2b2d      	cmp	r3, #45	; 0x2d
 800ae12:	d02e      	beq.n	800ae72 <__gethex+0x146>
 800ae14:	1c71      	adds	r1, r6, #1
 800ae16:	f04f 0900 	mov.w	r9, #0
 800ae1a:	7808      	ldrb	r0, [r1, #0]
 800ae1c:	f7ff ff70 	bl	800ad00 <__hexdig_fun>
 800ae20:	1e43      	subs	r3, r0, #1
 800ae22:	b2db      	uxtb	r3, r3
 800ae24:	2b18      	cmp	r3, #24
 800ae26:	d82c      	bhi.n	800ae82 <__gethex+0x156>
 800ae28:	f1a0 0210 	sub.w	r2, r0, #16
 800ae2c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ae30:	f7ff ff66 	bl	800ad00 <__hexdig_fun>
 800ae34:	1e43      	subs	r3, r0, #1
 800ae36:	b2db      	uxtb	r3, r3
 800ae38:	2b18      	cmp	r3, #24
 800ae3a:	d91d      	bls.n	800ae78 <__gethex+0x14c>
 800ae3c:	f1b9 0f00 	cmp.w	r9, #0
 800ae40:	d000      	beq.n	800ae44 <__gethex+0x118>
 800ae42:	4252      	negs	r2, r2
 800ae44:	4415      	add	r5, r2
 800ae46:	f8cb 1000 	str.w	r1, [fp]
 800ae4a:	b1e4      	cbz	r4, 800ae86 <__gethex+0x15a>
 800ae4c:	9b00      	ldr	r3, [sp, #0]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	bf14      	ite	ne
 800ae52:	2700      	movne	r7, #0
 800ae54:	2706      	moveq	r7, #6
 800ae56:	4638      	mov	r0, r7
 800ae58:	b009      	add	sp, #36	; 0x24
 800ae5a:	ecbd 8b02 	vpop	{d8}
 800ae5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae62:	463e      	mov	r6, r7
 800ae64:	4625      	mov	r5, r4
 800ae66:	2401      	movs	r4, #1
 800ae68:	e7ca      	b.n	800ae00 <__gethex+0xd4>
 800ae6a:	f04f 0900 	mov.w	r9, #0
 800ae6e:	1cb1      	adds	r1, r6, #2
 800ae70:	e7d3      	b.n	800ae1a <__gethex+0xee>
 800ae72:	f04f 0901 	mov.w	r9, #1
 800ae76:	e7fa      	b.n	800ae6e <__gethex+0x142>
 800ae78:	230a      	movs	r3, #10
 800ae7a:	fb03 0202 	mla	r2, r3, r2, r0
 800ae7e:	3a10      	subs	r2, #16
 800ae80:	e7d4      	b.n	800ae2c <__gethex+0x100>
 800ae82:	4631      	mov	r1, r6
 800ae84:	e7df      	b.n	800ae46 <__gethex+0x11a>
 800ae86:	1bf3      	subs	r3, r6, r7
 800ae88:	3b01      	subs	r3, #1
 800ae8a:	4621      	mov	r1, r4
 800ae8c:	2b07      	cmp	r3, #7
 800ae8e:	dc0b      	bgt.n	800aea8 <__gethex+0x17c>
 800ae90:	ee18 0a10 	vmov	r0, s16
 800ae94:	f000 fa7e 	bl	800b394 <_Balloc>
 800ae98:	4604      	mov	r4, r0
 800ae9a:	b940      	cbnz	r0, 800aeae <__gethex+0x182>
 800ae9c:	4b5d      	ldr	r3, [pc, #372]	; (800b014 <__gethex+0x2e8>)
 800ae9e:	4602      	mov	r2, r0
 800aea0:	21de      	movs	r1, #222	; 0xde
 800aea2:	485d      	ldr	r0, [pc, #372]	; (800b018 <__gethex+0x2ec>)
 800aea4:	f001 f9c6 	bl	800c234 <__assert_func>
 800aea8:	3101      	adds	r1, #1
 800aeaa:	105b      	asrs	r3, r3, #1
 800aeac:	e7ee      	b.n	800ae8c <__gethex+0x160>
 800aeae:	f100 0914 	add.w	r9, r0, #20
 800aeb2:	f04f 0b00 	mov.w	fp, #0
 800aeb6:	f1ca 0301 	rsb	r3, sl, #1
 800aeba:	f8cd 9008 	str.w	r9, [sp, #8]
 800aebe:	f8cd b000 	str.w	fp, [sp]
 800aec2:	9306      	str	r3, [sp, #24]
 800aec4:	42b7      	cmp	r7, r6
 800aec6:	d340      	bcc.n	800af4a <__gethex+0x21e>
 800aec8:	9802      	ldr	r0, [sp, #8]
 800aeca:	9b00      	ldr	r3, [sp, #0]
 800aecc:	f840 3b04 	str.w	r3, [r0], #4
 800aed0:	eba0 0009 	sub.w	r0, r0, r9
 800aed4:	1080      	asrs	r0, r0, #2
 800aed6:	0146      	lsls	r6, r0, #5
 800aed8:	6120      	str	r0, [r4, #16]
 800aeda:	4618      	mov	r0, r3
 800aedc:	f000 fb4c 	bl	800b578 <__hi0bits>
 800aee0:	1a30      	subs	r0, r6, r0
 800aee2:	f8d8 6000 	ldr.w	r6, [r8]
 800aee6:	42b0      	cmp	r0, r6
 800aee8:	dd63      	ble.n	800afb2 <__gethex+0x286>
 800aeea:	1b87      	subs	r7, r0, r6
 800aeec:	4639      	mov	r1, r7
 800aeee:	4620      	mov	r0, r4
 800aef0:	f000 fef0 	bl	800bcd4 <__any_on>
 800aef4:	4682      	mov	sl, r0
 800aef6:	b1a8      	cbz	r0, 800af24 <__gethex+0x1f8>
 800aef8:	1e7b      	subs	r3, r7, #1
 800aefa:	1159      	asrs	r1, r3, #5
 800aefc:	f003 021f 	and.w	r2, r3, #31
 800af00:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800af04:	f04f 0a01 	mov.w	sl, #1
 800af08:	fa0a f202 	lsl.w	r2, sl, r2
 800af0c:	420a      	tst	r2, r1
 800af0e:	d009      	beq.n	800af24 <__gethex+0x1f8>
 800af10:	4553      	cmp	r3, sl
 800af12:	dd05      	ble.n	800af20 <__gethex+0x1f4>
 800af14:	1eb9      	subs	r1, r7, #2
 800af16:	4620      	mov	r0, r4
 800af18:	f000 fedc 	bl	800bcd4 <__any_on>
 800af1c:	2800      	cmp	r0, #0
 800af1e:	d145      	bne.n	800afac <__gethex+0x280>
 800af20:	f04f 0a02 	mov.w	sl, #2
 800af24:	4639      	mov	r1, r7
 800af26:	4620      	mov	r0, r4
 800af28:	f7ff fe98 	bl	800ac5c <rshift>
 800af2c:	443d      	add	r5, r7
 800af2e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800af32:	42ab      	cmp	r3, r5
 800af34:	da4c      	bge.n	800afd0 <__gethex+0x2a4>
 800af36:	ee18 0a10 	vmov	r0, s16
 800af3a:	4621      	mov	r1, r4
 800af3c:	f000 fa6a 	bl	800b414 <_Bfree>
 800af40:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800af42:	2300      	movs	r3, #0
 800af44:	6013      	str	r3, [r2, #0]
 800af46:	27a3      	movs	r7, #163	; 0xa3
 800af48:	e785      	b.n	800ae56 <__gethex+0x12a>
 800af4a:	1e73      	subs	r3, r6, #1
 800af4c:	9a05      	ldr	r2, [sp, #20]
 800af4e:	9303      	str	r3, [sp, #12]
 800af50:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800af54:	4293      	cmp	r3, r2
 800af56:	d019      	beq.n	800af8c <__gethex+0x260>
 800af58:	f1bb 0f20 	cmp.w	fp, #32
 800af5c:	d107      	bne.n	800af6e <__gethex+0x242>
 800af5e:	9b02      	ldr	r3, [sp, #8]
 800af60:	9a00      	ldr	r2, [sp, #0]
 800af62:	f843 2b04 	str.w	r2, [r3], #4
 800af66:	9302      	str	r3, [sp, #8]
 800af68:	2300      	movs	r3, #0
 800af6a:	9300      	str	r3, [sp, #0]
 800af6c:	469b      	mov	fp, r3
 800af6e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800af72:	f7ff fec5 	bl	800ad00 <__hexdig_fun>
 800af76:	9b00      	ldr	r3, [sp, #0]
 800af78:	f000 000f 	and.w	r0, r0, #15
 800af7c:	fa00 f00b 	lsl.w	r0, r0, fp
 800af80:	4303      	orrs	r3, r0
 800af82:	9300      	str	r3, [sp, #0]
 800af84:	f10b 0b04 	add.w	fp, fp, #4
 800af88:	9b03      	ldr	r3, [sp, #12]
 800af8a:	e00d      	b.n	800afa8 <__gethex+0x27c>
 800af8c:	9b03      	ldr	r3, [sp, #12]
 800af8e:	9a06      	ldr	r2, [sp, #24]
 800af90:	4413      	add	r3, r2
 800af92:	42bb      	cmp	r3, r7
 800af94:	d3e0      	bcc.n	800af58 <__gethex+0x22c>
 800af96:	4618      	mov	r0, r3
 800af98:	9901      	ldr	r1, [sp, #4]
 800af9a:	9307      	str	r3, [sp, #28]
 800af9c:	4652      	mov	r2, sl
 800af9e:	f001 f927 	bl	800c1f0 <strncmp>
 800afa2:	9b07      	ldr	r3, [sp, #28]
 800afa4:	2800      	cmp	r0, #0
 800afa6:	d1d7      	bne.n	800af58 <__gethex+0x22c>
 800afa8:	461e      	mov	r6, r3
 800afaa:	e78b      	b.n	800aec4 <__gethex+0x198>
 800afac:	f04f 0a03 	mov.w	sl, #3
 800afb0:	e7b8      	b.n	800af24 <__gethex+0x1f8>
 800afb2:	da0a      	bge.n	800afca <__gethex+0x29e>
 800afb4:	1a37      	subs	r7, r6, r0
 800afb6:	4621      	mov	r1, r4
 800afb8:	ee18 0a10 	vmov	r0, s16
 800afbc:	463a      	mov	r2, r7
 800afbe:	f000 fc45 	bl	800b84c <__lshift>
 800afc2:	1bed      	subs	r5, r5, r7
 800afc4:	4604      	mov	r4, r0
 800afc6:	f100 0914 	add.w	r9, r0, #20
 800afca:	f04f 0a00 	mov.w	sl, #0
 800afce:	e7ae      	b.n	800af2e <__gethex+0x202>
 800afd0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800afd4:	42a8      	cmp	r0, r5
 800afd6:	dd72      	ble.n	800b0be <__gethex+0x392>
 800afd8:	1b45      	subs	r5, r0, r5
 800afda:	42ae      	cmp	r6, r5
 800afdc:	dc36      	bgt.n	800b04c <__gethex+0x320>
 800afde:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800afe2:	2b02      	cmp	r3, #2
 800afe4:	d02a      	beq.n	800b03c <__gethex+0x310>
 800afe6:	2b03      	cmp	r3, #3
 800afe8:	d02c      	beq.n	800b044 <__gethex+0x318>
 800afea:	2b01      	cmp	r3, #1
 800afec:	d11c      	bne.n	800b028 <__gethex+0x2fc>
 800afee:	42ae      	cmp	r6, r5
 800aff0:	d11a      	bne.n	800b028 <__gethex+0x2fc>
 800aff2:	2e01      	cmp	r6, #1
 800aff4:	d112      	bne.n	800b01c <__gethex+0x2f0>
 800aff6:	9a04      	ldr	r2, [sp, #16]
 800aff8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800affc:	6013      	str	r3, [r2, #0]
 800affe:	2301      	movs	r3, #1
 800b000:	6123      	str	r3, [r4, #16]
 800b002:	f8c9 3000 	str.w	r3, [r9]
 800b006:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b008:	2762      	movs	r7, #98	; 0x62
 800b00a:	601c      	str	r4, [r3, #0]
 800b00c:	e723      	b.n	800ae56 <__gethex+0x12a>
 800b00e:	bf00      	nop
 800b010:	0800d1d8 	.word	0x0800d1d8
 800b014:	0800d160 	.word	0x0800d160
 800b018:	0800d171 	.word	0x0800d171
 800b01c:	1e71      	subs	r1, r6, #1
 800b01e:	4620      	mov	r0, r4
 800b020:	f000 fe58 	bl	800bcd4 <__any_on>
 800b024:	2800      	cmp	r0, #0
 800b026:	d1e6      	bne.n	800aff6 <__gethex+0x2ca>
 800b028:	ee18 0a10 	vmov	r0, s16
 800b02c:	4621      	mov	r1, r4
 800b02e:	f000 f9f1 	bl	800b414 <_Bfree>
 800b032:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b034:	2300      	movs	r3, #0
 800b036:	6013      	str	r3, [r2, #0]
 800b038:	2750      	movs	r7, #80	; 0x50
 800b03a:	e70c      	b.n	800ae56 <__gethex+0x12a>
 800b03c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d1f2      	bne.n	800b028 <__gethex+0x2fc>
 800b042:	e7d8      	b.n	800aff6 <__gethex+0x2ca>
 800b044:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b046:	2b00      	cmp	r3, #0
 800b048:	d1d5      	bne.n	800aff6 <__gethex+0x2ca>
 800b04a:	e7ed      	b.n	800b028 <__gethex+0x2fc>
 800b04c:	1e6f      	subs	r7, r5, #1
 800b04e:	f1ba 0f00 	cmp.w	sl, #0
 800b052:	d131      	bne.n	800b0b8 <__gethex+0x38c>
 800b054:	b127      	cbz	r7, 800b060 <__gethex+0x334>
 800b056:	4639      	mov	r1, r7
 800b058:	4620      	mov	r0, r4
 800b05a:	f000 fe3b 	bl	800bcd4 <__any_on>
 800b05e:	4682      	mov	sl, r0
 800b060:	117b      	asrs	r3, r7, #5
 800b062:	2101      	movs	r1, #1
 800b064:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b068:	f007 071f 	and.w	r7, r7, #31
 800b06c:	fa01 f707 	lsl.w	r7, r1, r7
 800b070:	421f      	tst	r7, r3
 800b072:	4629      	mov	r1, r5
 800b074:	4620      	mov	r0, r4
 800b076:	bf18      	it	ne
 800b078:	f04a 0a02 	orrne.w	sl, sl, #2
 800b07c:	1b76      	subs	r6, r6, r5
 800b07e:	f7ff fded 	bl	800ac5c <rshift>
 800b082:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b086:	2702      	movs	r7, #2
 800b088:	f1ba 0f00 	cmp.w	sl, #0
 800b08c:	d048      	beq.n	800b120 <__gethex+0x3f4>
 800b08e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b092:	2b02      	cmp	r3, #2
 800b094:	d015      	beq.n	800b0c2 <__gethex+0x396>
 800b096:	2b03      	cmp	r3, #3
 800b098:	d017      	beq.n	800b0ca <__gethex+0x39e>
 800b09a:	2b01      	cmp	r3, #1
 800b09c:	d109      	bne.n	800b0b2 <__gethex+0x386>
 800b09e:	f01a 0f02 	tst.w	sl, #2
 800b0a2:	d006      	beq.n	800b0b2 <__gethex+0x386>
 800b0a4:	f8d9 0000 	ldr.w	r0, [r9]
 800b0a8:	ea4a 0a00 	orr.w	sl, sl, r0
 800b0ac:	f01a 0f01 	tst.w	sl, #1
 800b0b0:	d10e      	bne.n	800b0d0 <__gethex+0x3a4>
 800b0b2:	f047 0710 	orr.w	r7, r7, #16
 800b0b6:	e033      	b.n	800b120 <__gethex+0x3f4>
 800b0b8:	f04f 0a01 	mov.w	sl, #1
 800b0bc:	e7d0      	b.n	800b060 <__gethex+0x334>
 800b0be:	2701      	movs	r7, #1
 800b0c0:	e7e2      	b.n	800b088 <__gethex+0x35c>
 800b0c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b0c4:	f1c3 0301 	rsb	r3, r3, #1
 800b0c8:	9315      	str	r3, [sp, #84]	; 0x54
 800b0ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d0f0      	beq.n	800b0b2 <__gethex+0x386>
 800b0d0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b0d4:	f104 0314 	add.w	r3, r4, #20
 800b0d8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b0dc:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b0e0:	f04f 0c00 	mov.w	ip, #0
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0ea:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b0ee:	d01c      	beq.n	800b12a <__gethex+0x3fe>
 800b0f0:	3201      	adds	r2, #1
 800b0f2:	6002      	str	r2, [r0, #0]
 800b0f4:	2f02      	cmp	r7, #2
 800b0f6:	f104 0314 	add.w	r3, r4, #20
 800b0fa:	d13f      	bne.n	800b17c <__gethex+0x450>
 800b0fc:	f8d8 2000 	ldr.w	r2, [r8]
 800b100:	3a01      	subs	r2, #1
 800b102:	42b2      	cmp	r2, r6
 800b104:	d10a      	bne.n	800b11c <__gethex+0x3f0>
 800b106:	1171      	asrs	r1, r6, #5
 800b108:	2201      	movs	r2, #1
 800b10a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b10e:	f006 061f 	and.w	r6, r6, #31
 800b112:	fa02 f606 	lsl.w	r6, r2, r6
 800b116:	421e      	tst	r6, r3
 800b118:	bf18      	it	ne
 800b11a:	4617      	movne	r7, r2
 800b11c:	f047 0720 	orr.w	r7, r7, #32
 800b120:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b122:	601c      	str	r4, [r3, #0]
 800b124:	9b04      	ldr	r3, [sp, #16]
 800b126:	601d      	str	r5, [r3, #0]
 800b128:	e695      	b.n	800ae56 <__gethex+0x12a>
 800b12a:	4299      	cmp	r1, r3
 800b12c:	f843 cc04 	str.w	ip, [r3, #-4]
 800b130:	d8d8      	bhi.n	800b0e4 <__gethex+0x3b8>
 800b132:	68a3      	ldr	r3, [r4, #8]
 800b134:	459b      	cmp	fp, r3
 800b136:	db19      	blt.n	800b16c <__gethex+0x440>
 800b138:	6861      	ldr	r1, [r4, #4]
 800b13a:	ee18 0a10 	vmov	r0, s16
 800b13e:	3101      	adds	r1, #1
 800b140:	f000 f928 	bl	800b394 <_Balloc>
 800b144:	4681      	mov	r9, r0
 800b146:	b918      	cbnz	r0, 800b150 <__gethex+0x424>
 800b148:	4b1a      	ldr	r3, [pc, #104]	; (800b1b4 <__gethex+0x488>)
 800b14a:	4602      	mov	r2, r0
 800b14c:	2184      	movs	r1, #132	; 0x84
 800b14e:	e6a8      	b.n	800aea2 <__gethex+0x176>
 800b150:	6922      	ldr	r2, [r4, #16]
 800b152:	3202      	adds	r2, #2
 800b154:	f104 010c 	add.w	r1, r4, #12
 800b158:	0092      	lsls	r2, r2, #2
 800b15a:	300c      	adds	r0, #12
 800b15c:	f000 f90c 	bl	800b378 <memcpy>
 800b160:	4621      	mov	r1, r4
 800b162:	ee18 0a10 	vmov	r0, s16
 800b166:	f000 f955 	bl	800b414 <_Bfree>
 800b16a:	464c      	mov	r4, r9
 800b16c:	6923      	ldr	r3, [r4, #16]
 800b16e:	1c5a      	adds	r2, r3, #1
 800b170:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b174:	6122      	str	r2, [r4, #16]
 800b176:	2201      	movs	r2, #1
 800b178:	615a      	str	r2, [r3, #20]
 800b17a:	e7bb      	b.n	800b0f4 <__gethex+0x3c8>
 800b17c:	6922      	ldr	r2, [r4, #16]
 800b17e:	455a      	cmp	r2, fp
 800b180:	dd0b      	ble.n	800b19a <__gethex+0x46e>
 800b182:	2101      	movs	r1, #1
 800b184:	4620      	mov	r0, r4
 800b186:	f7ff fd69 	bl	800ac5c <rshift>
 800b18a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b18e:	3501      	adds	r5, #1
 800b190:	42ab      	cmp	r3, r5
 800b192:	f6ff aed0 	blt.w	800af36 <__gethex+0x20a>
 800b196:	2701      	movs	r7, #1
 800b198:	e7c0      	b.n	800b11c <__gethex+0x3f0>
 800b19a:	f016 061f 	ands.w	r6, r6, #31
 800b19e:	d0fa      	beq.n	800b196 <__gethex+0x46a>
 800b1a0:	4453      	add	r3, sl
 800b1a2:	f1c6 0620 	rsb	r6, r6, #32
 800b1a6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b1aa:	f000 f9e5 	bl	800b578 <__hi0bits>
 800b1ae:	42b0      	cmp	r0, r6
 800b1b0:	dbe7      	blt.n	800b182 <__gethex+0x456>
 800b1b2:	e7f0      	b.n	800b196 <__gethex+0x46a>
 800b1b4:	0800d160 	.word	0x0800d160

0800b1b8 <L_shift>:
 800b1b8:	f1c2 0208 	rsb	r2, r2, #8
 800b1bc:	0092      	lsls	r2, r2, #2
 800b1be:	b570      	push	{r4, r5, r6, lr}
 800b1c0:	f1c2 0620 	rsb	r6, r2, #32
 800b1c4:	6843      	ldr	r3, [r0, #4]
 800b1c6:	6804      	ldr	r4, [r0, #0]
 800b1c8:	fa03 f506 	lsl.w	r5, r3, r6
 800b1cc:	432c      	orrs	r4, r5
 800b1ce:	40d3      	lsrs	r3, r2
 800b1d0:	6004      	str	r4, [r0, #0]
 800b1d2:	f840 3f04 	str.w	r3, [r0, #4]!
 800b1d6:	4288      	cmp	r0, r1
 800b1d8:	d3f4      	bcc.n	800b1c4 <L_shift+0xc>
 800b1da:	bd70      	pop	{r4, r5, r6, pc}

0800b1dc <__match>:
 800b1dc:	b530      	push	{r4, r5, lr}
 800b1de:	6803      	ldr	r3, [r0, #0]
 800b1e0:	3301      	adds	r3, #1
 800b1e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b1e6:	b914      	cbnz	r4, 800b1ee <__match+0x12>
 800b1e8:	6003      	str	r3, [r0, #0]
 800b1ea:	2001      	movs	r0, #1
 800b1ec:	bd30      	pop	{r4, r5, pc}
 800b1ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b1f2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b1f6:	2d19      	cmp	r5, #25
 800b1f8:	bf98      	it	ls
 800b1fa:	3220      	addls	r2, #32
 800b1fc:	42a2      	cmp	r2, r4
 800b1fe:	d0f0      	beq.n	800b1e2 <__match+0x6>
 800b200:	2000      	movs	r0, #0
 800b202:	e7f3      	b.n	800b1ec <__match+0x10>

0800b204 <__hexnan>:
 800b204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b208:	680b      	ldr	r3, [r1, #0]
 800b20a:	115e      	asrs	r6, r3, #5
 800b20c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b210:	f013 031f 	ands.w	r3, r3, #31
 800b214:	b087      	sub	sp, #28
 800b216:	bf18      	it	ne
 800b218:	3604      	addne	r6, #4
 800b21a:	2500      	movs	r5, #0
 800b21c:	1f37      	subs	r7, r6, #4
 800b21e:	4690      	mov	r8, r2
 800b220:	6802      	ldr	r2, [r0, #0]
 800b222:	9301      	str	r3, [sp, #4]
 800b224:	4682      	mov	sl, r0
 800b226:	f846 5c04 	str.w	r5, [r6, #-4]
 800b22a:	46b9      	mov	r9, r7
 800b22c:	463c      	mov	r4, r7
 800b22e:	9502      	str	r5, [sp, #8]
 800b230:	46ab      	mov	fp, r5
 800b232:	7851      	ldrb	r1, [r2, #1]
 800b234:	1c53      	adds	r3, r2, #1
 800b236:	9303      	str	r3, [sp, #12]
 800b238:	b341      	cbz	r1, 800b28c <__hexnan+0x88>
 800b23a:	4608      	mov	r0, r1
 800b23c:	9205      	str	r2, [sp, #20]
 800b23e:	9104      	str	r1, [sp, #16]
 800b240:	f7ff fd5e 	bl	800ad00 <__hexdig_fun>
 800b244:	2800      	cmp	r0, #0
 800b246:	d14f      	bne.n	800b2e8 <__hexnan+0xe4>
 800b248:	9904      	ldr	r1, [sp, #16]
 800b24a:	9a05      	ldr	r2, [sp, #20]
 800b24c:	2920      	cmp	r1, #32
 800b24e:	d818      	bhi.n	800b282 <__hexnan+0x7e>
 800b250:	9b02      	ldr	r3, [sp, #8]
 800b252:	459b      	cmp	fp, r3
 800b254:	dd13      	ble.n	800b27e <__hexnan+0x7a>
 800b256:	454c      	cmp	r4, r9
 800b258:	d206      	bcs.n	800b268 <__hexnan+0x64>
 800b25a:	2d07      	cmp	r5, #7
 800b25c:	dc04      	bgt.n	800b268 <__hexnan+0x64>
 800b25e:	462a      	mov	r2, r5
 800b260:	4649      	mov	r1, r9
 800b262:	4620      	mov	r0, r4
 800b264:	f7ff ffa8 	bl	800b1b8 <L_shift>
 800b268:	4544      	cmp	r4, r8
 800b26a:	d950      	bls.n	800b30e <__hexnan+0x10a>
 800b26c:	2300      	movs	r3, #0
 800b26e:	f1a4 0904 	sub.w	r9, r4, #4
 800b272:	f844 3c04 	str.w	r3, [r4, #-4]
 800b276:	f8cd b008 	str.w	fp, [sp, #8]
 800b27a:	464c      	mov	r4, r9
 800b27c:	461d      	mov	r5, r3
 800b27e:	9a03      	ldr	r2, [sp, #12]
 800b280:	e7d7      	b.n	800b232 <__hexnan+0x2e>
 800b282:	2929      	cmp	r1, #41	; 0x29
 800b284:	d156      	bne.n	800b334 <__hexnan+0x130>
 800b286:	3202      	adds	r2, #2
 800b288:	f8ca 2000 	str.w	r2, [sl]
 800b28c:	f1bb 0f00 	cmp.w	fp, #0
 800b290:	d050      	beq.n	800b334 <__hexnan+0x130>
 800b292:	454c      	cmp	r4, r9
 800b294:	d206      	bcs.n	800b2a4 <__hexnan+0xa0>
 800b296:	2d07      	cmp	r5, #7
 800b298:	dc04      	bgt.n	800b2a4 <__hexnan+0xa0>
 800b29a:	462a      	mov	r2, r5
 800b29c:	4649      	mov	r1, r9
 800b29e:	4620      	mov	r0, r4
 800b2a0:	f7ff ff8a 	bl	800b1b8 <L_shift>
 800b2a4:	4544      	cmp	r4, r8
 800b2a6:	d934      	bls.n	800b312 <__hexnan+0x10e>
 800b2a8:	f1a8 0204 	sub.w	r2, r8, #4
 800b2ac:	4623      	mov	r3, r4
 800b2ae:	f853 1b04 	ldr.w	r1, [r3], #4
 800b2b2:	f842 1f04 	str.w	r1, [r2, #4]!
 800b2b6:	429f      	cmp	r7, r3
 800b2b8:	d2f9      	bcs.n	800b2ae <__hexnan+0xaa>
 800b2ba:	1b3b      	subs	r3, r7, r4
 800b2bc:	f023 0303 	bic.w	r3, r3, #3
 800b2c0:	3304      	adds	r3, #4
 800b2c2:	3401      	adds	r4, #1
 800b2c4:	3e03      	subs	r6, #3
 800b2c6:	42b4      	cmp	r4, r6
 800b2c8:	bf88      	it	hi
 800b2ca:	2304      	movhi	r3, #4
 800b2cc:	4443      	add	r3, r8
 800b2ce:	2200      	movs	r2, #0
 800b2d0:	f843 2b04 	str.w	r2, [r3], #4
 800b2d4:	429f      	cmp	r7, r3
 800b2d6:	d2fb      	bcs.n	800b2d0 <__hexnan+0xcc>
 800b2d8:	683b      	ldr	r3, [r7, #0]
 800b2da:	b91b      	cbnz	r3, 800b2e4 <__hexnan+0xe0>
 800b2dc:	4547      	cmp	r7, r8
 800b2de:	d127      	bne.n	800b330 <__hexnan+0x12c>
 800b2e0:	2301      	movs	r3, #1
 800b2e2:	603b      	str	r3, [r7, #0]
 800b2e4:	2005      	movs	r0, #5
 800b2e6:	e026      	b.n	800b336 <__hexnan+0x132>
 800b2e8:	3501      	adds	r5, #1
 800b2ea:	2d08      	cmp	r5, #8
 800b2ec:	f10b 0b01 	add.w	fp, fp, #1
 800b2f0:	dd06      	ble.n	800b300 <__hexnan+0xfc>
 800b2f2:	4544      	cmp	r4, r8
 800b2f4:	d9c3      	bls.n	800b27e <__hexnan+0x7a>
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	f844 3c04 	str.w	r3, [r4, #-4]
 800b2fc:	2501      	movs	r5, #1
 800b2fe:	3c04      	subs	r4, #4
 800b300:	6822      	ldr	r2, [r4, #0]
 800b302:	f000 000f 	and.w	r0, r0, #15
 800b306:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b30a:	6022      	str	r2, [r4, #0]
 800b30c:	e7b7      	b.n	800b27e <__hexnan+0x7a>
 800b30e:	2508      	movs	r5, #8
 800b310:	e7b5      	b.n	800b27e <__hexnan+0x7a>
 800b312:	9b01      	ldr	r3, [sp, #4]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d0df      	beq.n	800b2d8 <__hexnan+0xd4>
 800b318:	f04f 32ff 	mov.w	r2, #4294967295
 800b31c:	f1c3 0320 	rsb	r3, r3, #32
 800b320:	fa22 f303 	lsr.w	r3, r2, r3
 800b324:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b328:	401a      	ands	r2, r3
 800b32a:	f846 2c04 	str.w	r2, [r6, #-4]
 800b32e:	e7d3      	b.n	800b2d8 <__hexnan+0xd4>
 800b330:	3f04      	subs	r7, #4
 800b332:	e7d1      	b.n	800b2d8 <__hexnan+0xd4>
 800b334:	2004      	movs	r0, #4
 800b336:	b007      	add	sp, #28
 800b338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b33c <_localeconv_r>:
 800b33c:	4800      	ldr	r0, [pc, #0]	; (800b340 <_localeconv_r+0x4>)
 800b33e:	4770      	bx	lr
 800b340:	20000170 	.word	0x20000170

0800b344 <malloc>:
 800b344:	4b02      	ldr	r3, [pc, #8]	; (800b350 <malloc+0xc>)
 800b346:	4601      	mov	r1, r0
 800b348:	6818      	ldr	r0, [r3, #0]
 800b34a:	f000 bd67 	b.w	800be1c <_malloc_r>
 800b34e:	bf00      	nop
 800b350:	20000018 	.word	0x20000018

0800b354 <__ascii_mbtowc>:
 800b354:	b082      	sub	sp, #8
 800b356:	b901      	cbnz	r1, 800b35a <__ascii_mbtowc+0x6>
 800b358:	a901      	add	r1, sp, #4
 800b35a:	b142      	cbz	r2, 800b36e <__ascii_mbtowc+0x1a>
 800b35c:	b14b      	cbz	r3, 800b372 <__ascii_mbtowc+0x1e>
 800b35e:	7813      	ldrb	r3, [r2, #0]
 800b360:	600b      	str	r3, [r1, #0]
 800b362:	7812      	ldrb	r2, [r2, #0]
 800b364:	1e10      	subs	r0, r2, #0
 800b366:	bf18      	it	ne
 800b368:	2001      	movne	r0, #1
 800b36a:	b002      	add	sp, #8
 800b36c:	4770      	bx	lr
 800b36e:	4610      	mov	r0, r2
 800b370:	e7fb      	b.n	800b36a <__ascii_mbtowc+0x16>
 800b372:	f06f 0001 	mvn.w	r0, #1
 800b376:	e7f8      	b.n	800b36a <__ascii_mbtowc+0x16>

0800b378 <memcpy>:
 800b378:	440a      	add	r2, r1
 800b37a:	4291      	cmp	r1, r2
 800b37c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b380:	d100      	bne.n	800b384 <memcpy+0xc>
 800b382:	4770      	bx	lr
 800b384:	b510      	push	{r4, lr}
 800b386:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b38a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b38e:	4291      	cmp	r1, r2
 800b390:	d1f9      	bne.n	800b386 <memcpy+0xe>
 800b392:	bd10      	pop	{r4, pc}

0800b394 <_Balloc>:
 800b394:	b570      	push	{r4, r5, r6, lr}
 800b396:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b398:	4604      	mov	r4, r0
 800b39a:	460d      	mov	r5, r1
 800b39c:	b976      	cbnz	r6, 800b3bc <_Balloc+0x28>
 800b39e:	2010      	movs	r0, #16
 800b3a0:	f7ff ffd0 	bl	800b344 <malloc>
 800b3a4:	4602      	mov	r2, r0
 800b3a6:	6260      	str	r0, [r4, #36]	; 0x24
 800b3a8:	b920      	cbnz	r0, 800b3b4 <_Balloc+0x20>
 800b3aa:	4b18      	ldr	r3, [pc, #96]	; (800b40c <_Balloc+0x78>)
 800b3ac:	4818      	ldr	r0, [pc, #96]	; (800b410 <_Balloc+0x7c>)
 800b3ae:	2166      	movs	r1, #102	; 0x66
 800b3b0:	f000 ff40 	bl	800c234 <__assert_func>
 800b3b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b3b8:	6006      	str	r6, [r0, #0]
 800b3ba:	60c6      	str	r6, [r0, #12]
 800b3bc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b3be:	68f3      	ldr	r3, [r6, #12]
 800b3c0:	b183      	cbz	r3, 800b3e4 <_Balloc+0x50>
 800b3c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b3c4:	68db      	ldr	r3, [r3, #12]
 800b3c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b3ca:	b9b8      	cbnz	r0, 800b3fc <_Balloc+0x68>
 800b3cc:	2101      	movs	r1, #1
 800b3ce:	fa01 f605 	lsl.w	r6, r1, r5
 800b3d2:	1d72      	adds	r2, r6, #5
 800b3d4:	0092      	lsls	r2, r2, #2
 800b3d6:	4620      	mov	r0, r4
 800b3d8:	f000 fc9d 	bl	800bd16 <_calloc_r>
 800b3dc:	b160      	cbz	r0, 800b3f8 <_Balloc+0x64>
 800b3de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b3e2:	e00e      	b.n	800b402 <_Balloc+0x6e>
 800b3e4:	2221      	movs	r2, #33	; 0x21
 800b3e6:	2104      	movs	r1, #4
 800b3e8:	4620      	mov	r0, r4
 800b3ea:	f000 fc94 	bl	800bd16 <_calloc_r>
 800b3ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b3f0:	60f0      	str	r0, [r6, #12]
 800b3f2:	68db      	ldr	r3, [r3, #12]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d1e4      	bne.n	800b3c2 <_Balloc+0x2e>
 800b3f8:	2000      	movs	r0, #0
 800b3fa:	bd70      	pop	{r4, r5, r6, pc}
 800b3fc:	6802      	ldr	r2, [r0, #0]
 800b3fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b402:	2300      	movs	r3, #0
 800b404:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b408:	e7f7      	b.n	800b3fa <_Balloc+0x66>
 800b40a:	bf00      	nop
 800b40c:	0800d0ee 	.word	0x0800d0ee
 800b410:	0800d1ec 	.word	0x0800d1ec

0800b414 <_Bfree>:
 800b414:	b570      	push	{r4, r5, r6, lr}
 800b416:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b418:	4605      	mov	r5, r0
 800b41a:	460c      	mov	r4, r1
 800b41c:	b976      	cbnz	r6, 800b43c <_Bfree+0x28>
 800b41e:	2010      	movs	r0, #16
 800b420:	f7ff ff90 	bl	800b344 <malloc>
 800b424:	4602      	mov	r2, r0
 800b426:	6268      	str	r0, [r5, #36]	; 0x24
 800b428:	b920      	cbnz	r0, 800b434 <_Bfree+0x20>
 800b42a:	4b09      	ldr	r3, [pc, #36]	; (800b450 <_Bfree+0x3c>)
 800b42c:	4809      	ldr	r0, [pc, #36]	; (800b454 <_Bfree+0x40>)
 800b42e:	218a      	movs	r1, #138	; 0x8a
 800b430:	f000 ff00 	bl	800c234 <__assert_func>
 800b434:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b438:	6006      	str	r6, [r0, #0]
 800b43a:	60c6      	str	r6, [r0, #12]
 800b43c:	b13c      	cbz	r4, 800b44e <_Bfree+0x3a>
 800b43e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b440:	6862      	ldr	r2, [r4, #4]
 800b442:	68db      	ldr	r3, [r3, #12]
 800b444:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b448:	6021      	str	r1, [r4, #0]
 800b44a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b44e:	bd70      	pop	{r4, r5, r6, pc}
 800b450:	0800d0ee 	.word	0x0800d0ee
 800b454:	0800d1ec 	.word	0x0800d1ec

0800b458 <__multadd>:
 800b458:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b45c:	690d      	ldr	r5, [r1, #16]
 800b45e:	4607      	mov	r7, r0
 800b460:	460c      	mov	r4, r1
 800b462:	461e      	mov	r6, r3
 800b464:	f101 0c14 	add.w	ip, r1, #20
 800b468:	2000      	movs	r0, #0
 800b46a:	f8dc 3000 	ldr.w	r3, [ip]
 800b46e:	b299      	uxth	r1, r3
 800b470:	fb02 6101 	mla	r1, r2, r1, r6
 800b474:	0c1e      	lsrs	r6, r3, #16
 800b476:	0c0b      	lsrs	r3, r1, #16
 800b478:	fb02 3306 	mla	r3, r2, r6, r3
 800b47c:	b289      	uxth	r1, r1
 800b47e:	3001      	adds	r0, #1
 800b480:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b484:	4285      	cmp	r5, r0
 800b486:	f84c 1b04 	str.w	r1, [ip], #4
 800b48a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b48e:	dcec      	bgt.n	800b46a <__multadd+0x12>
 800b490:	b30e      	cbz	r6, 800b4d6 <__multadd+0x7e>
 800b492:	68a3      	ldr	r3, [r4, #8]
 800b494:	42ab      	cmp	r3, r5
 800b496:	dc19      	bgt.n	800b4cc <__multadd+0x74>
 800b498:	6861      	ldr	r1, [r4, #4]
 800b49a:	4638      	mov	r0, r7
 800b49c:	3101      	adds	r1, #1
 800b49e:	f7ff ff79 	bl	800b394 <_Balloc>
 800b4a2:	4680      	mov	r8, r0
 800b4a4:	b928      	cbnz	r0, 800b4b2 <__multadd+0x5a>
 800b4a6:	4602      	mov	r2, r0
 800b4a8:	4b0c      	ldr	r3, [pc, #48]	; (800b4dc <__multadd+0x84>)
 800b4aa:	480d      	ldr	r0, [pc, #52]	; (800b4e0 <__multadd+0x88>)
 800b4ac:	21b5      	movs	r1, #181	; 0xb5
 800b4ae:	f000 fec1 	bl	800c234 <__assert_func>
 800b4b2:	6922      	ldr	r2, [r4, #16]
 800b4b4:	3202      	adds	r2, #2
 800b4b6:	f104 010c 	add.w	r1, r4, #12
 800b4ba:	0092      	lsls	r2, r2, #2
 800b4bc:	300c      	adds	r0, #12
 800b4be:	f7ff ff5b 	bl	800b378 <memcpy>
 800b4c2:	4621      	mov	r1, r4
 800b4c4:	4638      	mov	r0, r7
 800b4c6:	f7ff ffa5 	bl	800b414 <_Bfree>
 800b4ca:	4644      	mov	r4, r8
 800b4cc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b4d0:	3501      	adds	r5, #1
 800b4d2:	615e      	str	r6, [r3, #20]
 800b4d4:	6125      	str	r5, [r4, #16]
 800b4d6:	4620      	mov	r0, r4
 800b4d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b4dc:	0800d160 	.word	0x0800d160
 800b4e0:	0800d1ec 	.word	0x0800d1ec

0800b4e4 <__s2b>:
 800b4e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b4e8:	460c      	mov	r4, r1
 800b4ea:	4615      	mov	r5, r2
 800b4ec:	461f      	mov	r7, r3
 800b4ee:	2209      	movs	r2, #9
 800b4f0:	3308      	adds	r3, #8
 800b4f2:	4606      	mov	r6, r0
 800b4f4:	fb93 f3f2 	sdiv	r3, r3, r2
 800b4f8:	2100      	movs	r1, #0
 800b4fa:	2201      	movs	r2, #1
 800b4fc:	429a      	cmp	r2, r3
 800b4fe:	db09      	blt.n	800b514 <__s2b+0x30>
 800b500:	4630      	mov	r0, r6
 800b502:	f7ff ff47 	bl	800b394 <_Balloc>
 800b506:	b940      	cbnz	r0, 800b51a <__s2b+0x36>
 800b508:	4602      	mov	r2, r0
 800b50a:	4b19      	ldr	r3, [pc, #100]	; (800b570 <__s2b+0x8c>)
 800b50c:	4819      	ldr	r0, [pc, #100]	; (800b574 <__s2b+0x90>)
 800b50e:	21ce      	movs	r1, #206	; 0xce
 800b510:	f000 fe90 	bl	800c234 <__assert_func>
 800b514:	0052      	lsls	r2, r2, #1
 800b516:	3101      	adds	r1, #1
 800b518:	e7f0      	b.n	800b4fc <__s2b+0x18>
 800b51a:	9b08      	ldr	r3, [sp, #32]
 800b51c:	6143      	str	r3, [r0, #20]
 800b51e:	2d09      	cmp	r5, #9
 800b520:	f04f 0301 	mov.w	r3, #1
 800b524:	6103      	str	r3, [r0, #16]
 800b526:	dd16      	ble.n	800b556 <__s2b+0x72>
 800b528:	f104 0909 	add.w	r9, r4, #9
 800b52c:	46c8      	mov	r8, r9
 800b52e:	442c      	add	r4, r5
 800b530:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b534:	4601      	mov	r1, r0
 800b536:	3b30      	subs	r3, #48	; 0x30
 800b538:	220a      	movs	r2, #10
 800b53a:	4630      	mov	r0, r6
 800b53c:	f7ff ff8c 	bl	800b458 <__multadd>
 800b540:	45a0      	cmp	r8, r4
 800b542:	d1f5      	bne.n	800b530 <__s2b+0x4c>
 800b544:	f1a5 0408 	sub.w	r4, r5, #8
 800b548:	444c      	add	r4, r9
 800b54a:	1b2d      	subs	r5, r5, r4
 800b54c:	1963      	adds	r3, r4, r5
 800b54e:	42bb      	cmp	r3, r7
 800b550:	db04      	blt.n	800b55c <__s2b+0x78>
 800b552:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b556:	340a      	adds	r4, #10
 800b558:	2509      	movs	r5, #9
 800b55a:	e7f6      	b.n	800b54a <__s2b+0x66>
 800b55c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b560:	4601      	mov	r1, r0
 800b562:	3b30      	subs	r3, #48	; 0x30
 800b564:	220a      	movs	r2, #10
 800b566:	4630      	mov	r0, r6
 800b568:	f7ff ff76 	bl	800b458 <__multadd>
 800b56c:	e7ee      	b.n	800b54c <__s2b+0x68>
 800b56e:	bf00      	nop
 800b570:	0800d160 	.word	0x0800d160
 800b574:	0800d1ec 	.word	0x0800d1ec

0800b578 <__hi0bits>:
 800b578:	0c03      	lsrs	r3, r0, #16
 800b57a:	041b      	lsls	r3, r3, #16
 800b57c:	b9d3      	cbnz	r3, 800b5b4 <__hi0bits+0x3c>
 800b57e:	0400      	lsls	r0, r0, #16
 800b580:	2310      	movs	r3, #16
 800b582:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b586:	bf04      	itt	eq
 800b588:	0200      	lsleq	r0, r0, #8
 800b58a:	3308      	addeq	r3, #8
 800b58c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b590:	bf04      	itt	eq
 800b592:	0100      	lsleq	r0, r0, #4
 800b594:	3304      	addeq	r3, #4
 800b596:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b59a:	bf04      	itt	eq
 800b59c:	0080      	lsleq	r0, r0, #2
 800b59e:	3302      	addeq	r3, #2
 800b5a0:	2800      	cmp	r0, #0
 800b5a2:	db05      	blt.n	800b5b0 <__hi0bits+0x38>
 800b5a4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b5a8:	f103 0301 	add.w	r3, r3, #1
 800b5ac:	bf08      	it	eq
 800b5ae:	2320      	moveq	r3, #32
 800b5b0:	4618      	mov	r0, r3
 800b5b2:	4770      	bx	lr
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	e7e4      	b.n	800b582 <__hi0bits+0xa>

0800b5b8 <__lo0bits>:
 800b5b8:	6803      	ldr	r3, [r0, #0]
 800b5ba:	f013 0207 	ands.w	r2, r3, #7
 800b5be:	4601      	mov	r1, r0
 800b5c0:	d00b      	beq.n	800b5da <__lo0bits+0x22>
 800b5c2:	07da      	lsls	r2, r3, #31
 800b5c4:	d423      	bmi.n	800b60e <__lo0bits+0x56>
 800b5c6:	0798      	lsls	r0, r3, #30
 800b5c8:	bf49      	itett	mi
 800b5ca:	085b      	lsrmi	r3, r3, #1
 800b5cc:	089b      	lsrpl	r3, r3, #2
 800b5ce:	2001      	movmi	r0, #1
 800b5d0:	600b      	strmi	r3, [r1, #0]
 800b5d2:	bf5c      	itt	pl
 800b5d4:	600b      	strpl	r3, [r1, #0]
 800b5d6:	2002      	movpl	r0, #2
 800b5d8:	4770      	bx	lr
 800b5da:	b298      	uxth	r0, r3
 800b5dc:	b9a8      	cbnz	r0, 800b60a <__lo0bits+0x52>
 800b5de:	0c1b      	lsrs	r3, r3, #16
 800b5e0:	2010      	movs	r0, #16
 800b5e2:	b2da      	uxtb	r2, r3
 800b5e4:	b90a      	cbnz	r2, 800b5ea <__lo0bits+0x32>
 800b5e6:	3008      	adds	r0, #8
 800b5e8:	0a1b      	lsrs	r3, r3, #8
 800b5ea:	071a      	lsls	r2, r3, #28
 800b5ec:	bf04      	itt	eq
 800b5ee:	091b      	lsreq	r3, r3, #4
 800b5f0:	3004      	addeq	r0, #4
 800b5f2:	079a      	lsls	r2, r3, #30
 800b5f4:	bf04      	itt	eq
 800b5f6:	089b      	lsreq	r3, r3, #2
 800b5f8:	3002      	addeq	r0, #2
 800b5fa:	07da      	lsls	r2, r3, #31
 800b5fc:	d403      	bmi.n	800b606 <__lo0bits+0x4e>
 800b5fe:	085b      	lsrs	r3, r3, #1
 800b600:	f100 0001 	add.w	r0, r0, #1
 800b604:	d005      	beq.n	800b612 <__lo0bits+0x5a>
 800b606:	600b      	str	r3, [r1, #0]
 800b608:	4770      	bx	lr
 800b60a:	4610      	mov	r0, r2
 800b60c:	e7e9      	b.n	800b5e2 <__lo0bits+0x2a>
 800b60e:	2000      	movs	r0, #0
 800b610:	4770      	bx	lr
 800b612:	2020      	movs	r0, #32
 800b614:	4770      	bx	lr
	...

0800b618 <__i2b>:
 800b618:	b510      	push	{r4, lr}
 800b61a:	460c      	mov	r4, r1
 800b61c:	2101      	movs	r1, #1
 800b61e:	f7ff feb9 	bl	800b394 <_Balloc>
 800b622:	4602      	mov	r2, r0
 800b624:	b928      	cbnz	r0, 800b632 <__i2b+0x1a>
 800b626:	4b05      	ldr	r3, [pc, #20]	; (800b63c <__i2b+0x24>)
 800b628:	4805      	ldr	r0, [pc, #20]	; (800b640 <__i2b+0x28>)
 800b62a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b62e:	f000 fe01 	bl	800c234 <__assert_func>
 800b632:	2301      	movs	r3, #1
 800b634:	6144      	str	r4, [r0, #20]
 800b636:	6103      	str	r3, [r0, #16]
 800b638:	bd10      	pop	{r4, pc}
 800b63a:	bf00      	nop
 800b63c:	0800d160 	.word	0x0800d160
 800b640:	0800d1ec 	.word	0x0800d1ec

0800b644 <__multiply>:
 800b644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b648:	4691      	mov	r9, r2
 800b64a:	690a      	ldr	r2, [r1, #16]
 800b64c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b650:	429a      	cmp	r2, r3
 800b652:	bfb8      	it	lt
 800b654:	460b      	movlt	r3, r1
 800b656:	460c      	mov	r4, r1
 800b658:	bfbc      	itt	lt
 800b65a:	464c      	movlt	r4, r9
 800b65c:	4699      	movlt	r9, r3
 800b65e:	6927      	ldr	r7, [r4, #16]
 800b660:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b664:	68a3      	ldr	r3, [r4, #8]
 800b666:	6861      	ldr	r1, [r4, #4]
 800b668:	eb07 060a 	add.w	r6, r7, sl
 800b66c:	42b3      	cmp	r3, r6
 800b66e:	b085      	sub	sp, #20
 800b670:	bfb8      	it	lt
 800b672:	3101      	addlt	r1, #1
 800b674:	f7ff fe8e 	bl	800b394 <_Balloc>
 800b678:	b930      	cbnz	r0, 800b688 <__multiply+0x44>
 800b67a:	4602      	mov	r2, r0
 800b67c:	4b44      	ldr	r3, [pc, #272]	; (800b790 <__multiply+0x14c>)
 800b67e:	4845      	ldr	r0, [pc, #276]	; (800b794 <__multiply+0x150>)
 800b680:	f240 115d 	movw	r1, #349	; 0x15d
 800b684:	f000 fdd6 	bl	800c234 <__assert_func>
 800b688:	f100 0514 	add.w	r5, r0, #20
 800b68c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b690:	462b      	mov	r3, r5
 800b692:	2200      	movs	r2, #0
 800b694:	4543      	cmp	r3, r8
 800b696:	d321      	bcc.n	800b6dc <__multiply+0x98>
 800b698:	f104 0314 	add.w	r3, r4, #20
 800b69c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b6a0:	f109 0314 	add.w	r3, r9, #20
 800b6a4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b6a8:	9202      	str	r2, [sp, #8]
 800b6aa:	1b3a      	subs	r2, r7, r4
 800b6ac:	3a15      	subs	r2, #21
 800b6ae:	f022 0203 	bic.w	r2, r2, #3
 800b6b2:	3204      	adds	r2, #4
 800b6b4:	f104 0115 	add.w	r1, r4, #21
 800b6b8:	428f      	cmp	r7, r1
 800b6ba:	bf38      	it	cc
 800b6bc:	2204      	movcc	r2, #4
 800b6be:	9201      	str	r2, [sp, #4]
 800b6c0:	9a02      	ldr	r2, [sp, #8]
 800b6c2:	9303      	str	r3, [sp, #12]
 800b6c4:	429a      	cmp	r2, r3
 800b6c6:	d80c      	bhi.n	800b6e2 <__multiply+0x9e>
 800b6c8:	2e00      	cmp	r6, #0
 800b6ca:	dd03      	ble.n	800b6d4 <__multiply+0x90>
 800b6cc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d05a      	beq.n	800b78a <__multiply+0x146>
 800b6d4:	6106      	str	r6, [r0, #16]
 800b6d6:	b005      	add	sp, #20
 800b6d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6dc:	f843 2b04 	str.w	r2, [r3], #4
 800b6e0:	e7d8      	b.n	800b694 <__multiply+0x50>
 800b6e2:	f8b3 a000 	ldrh.w	sl, [r3]
 800b6e6:	f1ba 0f00 	cmp.w	sl, #0
 800b6ea:	d024      	beq.n	800b736 <__multiply+0xf2>
 800b6ec:	f104 0e14 	add.w	lr, r4, #20
 800b6f0:	46a9      	mov	r9, r5
 800b6f2:	f04f 0c00 	mov.w	ip, #0
 800b6f6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b6fa:	f8d9 1000 	ldr.w	r1, [r9]
 800b6fe:	fa1f fb82 	uxth.w	fp, r2
 800b702:	b289      	uxth	r1, r1
 800b704:	fb0a 110b 	mla	r1, sl, fp, r1
 800b708:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b70c:	f8d9 2000 	ldr.w	r2, [r9]
 800b710:	4461      	add	r1, ip
 800b712:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b716:	fb0a c20b 	mla	r2, sl, fp, ip
 800b71a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b71e:	b289      	uxth	r1, r1
 800b720:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b724:	4577      	cmp	r7, lr
 800b726:	f849 1b04 	str.w	r1, [r9], #4
 800b72a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b72e:	d8e2      	bhi.n	800b6f6 <__multiply+0xb2>
 800b730:	9a01      	ldr	r2, [sp, #4]
 800b732:	f845 c002 	str.w	ip, [r5, r2]
 800b736:	9a03      	ldr	r2, [sp, #12]
 800b738:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b73c:	3304      	adds	r3, #4
 800b73e:	f1b9 0f00 	cmp.w	r9, #0
 800b742:	d020      	beq.n	800b786 <__multiply+0x142>
 800b744:	6829      	ldr	r1, [r5, #0]
 800b746:	f104 0c14 	add.w	ip, r4, #20
 800b74a:	46ae      	mov	lr, r5
 800b74c:	f04f 0a00 	mov.w	sl, #0
 800b750:	f8bc b000 	ldrh.w	fp, [ip]
 800b754:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b758:	fb09 220b 	mla	r2, r9, fp, r2
 800b75c:	4492      	add	sl, r2
 800b75e:	b289      	uxth	r1, r1
 800b760:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b764:	f84e 1b04 	str.w	r1, [lr], #4
 800b768:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b76c:	f8be 1000 	ldrh.w	r1, [lr]
 800b770:	0c12      	lsrs	r2, r2, #16
 800b772:	fb09 1102 	mla	r1, r9, r2, r1
 800b776:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b77a:	4567      	cmp	r7, ip
 800b77c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b780:	d8e6      	bhi.n	800b750 <__multiply+0x10c>
 800b782:	9a01      	ldr	r2, [sp, #4]
 800b784:	50a9      	str	r1, [r5, r2]
 800b786:	3504      	adds	r5, #4
 800b788:	e79a      	b.n	800b6c0 <__multiply+0x7c>
 800b78a:	3e01      	subs	r6, #1
 800b78c:	e79c      	b.n	800b6c8 <__multiply+0x84>
 800b78e:	bf00      	nop
 800b790:	0800d160 	.word	0x0800d160
 800b794:	0800d1ec 	.word	0x0800d1ec

0800b798 <__pow5mult>:
 800b798:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b79c:	4615      	mov	r5, r2
 800b79e:	f012 0203 	ands.w	r2, r2, #3
 800b7a2:	4606      	mov	r6, r0
 800b7a4:	460f      	mov	r7, r1
 800b7a6:	d007      	beq.n	800b7b8 <__pow5mult+0x20>
 800b7a8:	4c25      	ldr	r4, [pc, #148]	; (800b840 <__pow5mult+0xa8>)
 800b7aa:	3a01      	subs	r2, #1
 800b7ac:	2300      	movs	r3, #0
 800b7ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b7b2:	f7ff fe51 	bl	800b458 <__multadd>
 800b7b6:	4607      	mov	r7, r0
 800b7b8:	10ad      	asrs	r5, r5, #2
 800b7ba:	d03d      	beq.n	800b838 <__pow5mult+0xa0>
 800b7bc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b7be:	b97c      	cbnz	r4, 800b7e0 <__pow5mult+0x48>
 800b7c0:	2010      	movs	r0, #16
 800b7c2:	f7ff fdbf 	bl	800b344 <malloc>
 800b7c6:	4602      	mov	r2, r0
 800b7c8:	6270      	str	r0, [r6, #36]	; 0x24
 800b7ca:	b928      	cbnz	r0, 800b7d8 <__pow5mult+0x40>
 800b7cc:	4b1d      	ldr	r3, [pc, #116]	; (800b844 <__pow5mult+0xac>)
 800b7ce:	481e      	ldr	r0, [pc, #120]	; (800b848 <__pow5mult+0xb0>)
 800b7d0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b7d4:	f000 fd2e 	bl	800c234 <__assert_func>
 800b7d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b7dc:	6004      	str	r4, [r0, #0]
 800b7de:	60c4      	str	r4, [r0, #12]
 800b7e0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b7e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b7e8:	b94c      	cbnz	r4, 800b7fe <__pow5mult+0x66>
 800b7ea:	f240 2171 	movw	r1, #625	; 0x271
 800b7ee:	4630      	mov	r0, r6
 800b7f0:	f7ff ff12 	bl	800b618 <__i2b>
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	f8c8 0008 	str.w	r0, [r8, #8]
 800b7fa:	4604      	mov	r4, r0
 800b7fc:	6003      	str	r3, [r0, #0]
 800b7fe:	f04f 0900 	mov.w	r9, #0
 800b802:	07eb      	lsls	r3, r5, #31
 800b804:	d50a      	bpl.n	800b81c <__pow5mult+0x84>
 800b806:	4639      	mov	r1, r7
 800b808:	4622      	mov	r2, r4
 800b80a:	4630      	mov	r0, r6
 800b80c:	f7ff ff1a 	bl	800b644 <__multiply>
 800b810:	4639      	mov	r1, r7
 800b812:	4680      	mov	r8, r0
 800b814:	4630      	mov	r0, r6
 800b816:	f7ff fdfd 	bl	800b414 <_Bfree>
 800b81a:	4647      	mov	r7, r8
 800b81c:	106d      	asrs	r5, r5, #1
 800b81e:	d00b      	beq.n	800b838 <__pow5mult+0xa0>
 800b820:	6820      	ldr	r0, [r4, #0]
 800b822:	b938      	cbnz	r0, 800b834 <__pow5mult+0x9c>
 800b824:	4622      	mov	r2, r4
 800b826:	4621      	mov	r1, r4
 800b828:	4630      	mov	r0, r6
 800b82a:	f7ff ff0b 	bl	800b644 <__multiply>
 800b82e:	6020      	str	r0, [r4, #0]
 800b830:	f8c0 9000 	str.w	r9, [r0]
 800b834:	4604      	mov	r4, r0
 800b836:	e7e4      	b.n	800b802 <__pow5mult+0x6a>
 800b838:	4638      	mov	r0, r7
 800b83a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b83e:	bf00      	nop
 800b840:	0800d338 	.word	0x0800d338
 800b844:	0800d0ee 	.word	0x0800d0ee
 800b848:	0800d1ec 	.word	0x0800d1ec

0800b84c <__lshift>:
 800b84c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b850:	460c      	mov	r4, r1
 800b852:	6849      	ldr	r1, [r1, #4]
 800b854:	6923      	ldr	r3, [r4, #16]
 800b856:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b85a:	68a3      	ldr	r3, [r4, #8]
 800b85c:	4607      	mov	r7, r0
 800b85e:	4691      	mov	r9, r2
 800b860:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b864:	f108 0601 	add.w	r6, r8, #1
 800b868:	42b3      	cmp	r3, r6
 800b86a:	db0b      	blt.n	800b884 <__lshift+0x38>
 800b86c:	4638      	mov	r0, r7
 800b86e:	f7ff fd91 	bl	800b394 <_Balloc>
 800b872:	4605      	mov	r5, r0
 800b874:	b948      	cbnz	r0, 800b88a <__lshift+0x3e>
 800b876:	4602      	mov	r2, r0
 800b878:	4b2a      	ldr	r3, [pc, #168]	; (800b924 <__lshift+0xd8>)
 800b87a:	482b      	ldr	r0, [pc, #172]	; (800b928 <__lshift+0xdc>)
 800b87c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b880:	f000 fcd8 	bl	800c234 <__assert_func>
 800b884:	3101      	adds	r1, #1
 800b886:	005b      	lsls	r3, r3, #1
 800b888:	e7ee      	b.n	800b868 <__lshift+0x1c>
 800b88a:	2300      	movs	r3, #0
 800b88c:	f100 0114 	add.w	r1, r0, #20
 800b890:	f100 0210 	add.w	r2, r0, #16
 800b894:	4618      	mov	r0, r3
 800b896:	4553      	cmp	r3, sl
 800b898:	db37      	blt.n	800b90a <__lshift+0xbe>
 800b89a:	6920      	ldr	r0, [r4, #16]
 800b89c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b8a0:	f104 0314 	add.w	r3, r4, #20
 800b8a4:	f019 091f 	ands.w	r9, r9, #31
 800b8a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b8ac:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b8b0:	d02f      	beq.n	800b912 <__lshift+0xc6>
 800b8b2:	f1c9 0e20 	rsb	lr, r9, #32
 800b8b6:	468a      	mov	sl, r1
 800b8b8:	f04f 0c00 	mov.w	ip, #0
 800b8bc:	681a      	ldr	r2, [r3, #0]
 800b8be:	fa02 f209 	lsl.w	r2, r2, r9
 800b8c2:	ea42 020c 	orr.w	r2, r2, ip
 800b8c6:	f84a 2b04 	str.w	r2, [sl], #4
 800b8ca:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8ce:	4298      	cmp	r0, r3
 800b8d0:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b8d4:	d8f2      	bhi.n	800b8bc <__lshift+0x70>
 800b8d6:	1b03      	subs	r3, r0, r4
 800b8d8:	3b15      	subs	r3, #21
 800b8da:	f023 0303 	bic.w	r3, r3, #3
 800b8de:	3304      	adds	r3, #4
 800b8e0:	f104 0215 	add.w	r2, r4, #21
 800b8e4:	4290      	cmp	r0, r2
 800b8e6:	bf38      	it	cc
 800b8e8:	2304      	movcc	r3, #4
 800b8ea:	f841 c003 	str.w	ip, [r1, r3]
 800b8ee:	f1bc 0f00 	cmp.w	ip, #0
 800b8f2:	d001      	beq.n	800b8f8 <__lshift+0xac>
 800b8f4:	f108 0602 	add.w	r6, r8, #2
 800b8f8:	3e01      	subs	r6, #1
 800b8fa:	4638      	mov	r0, r7
 800b8fc:	612e      	str	r6, [r5, #16]
 800b8fe:	4621      	mov	r1, r4
 800b900:	f7ff fd88 	bl	800b414 <_Bfree>
 800b904:	4628      	mov	r0, r5
 800b906:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b90a:	f842 0f04 	str.w	r0, [r2, #4]!
 800b90e:	3301      	adds	r3, #1
 800b910:	e7c1      	b.n	800b896 <__lshift+0x4a>
 800b912:	3904      	subs	r1, #4
 800b914:	f853 2b04 	ldr.w	r2, [r3], #4
 800b918:	f841 2f04 	str.w	r2, [r1, #4]!
 800b91c:	4298      	cmp	r0, r3
 800b91e:	d8f9      	bhi.n	800b914 <__lshift+0xc8>
 800b920:	e7ea      	b.n	800b8f8 <__lshift+0xac>
 800b922:	bf00      	nop
 800b924:	0800d160 	.word	0x0800d160
 800b928:	0800d1ec 	.word	0x0800d1ec

0800b92c <__mcmp>:
 800b92c:	b530      	push	{r4, r5, lr}
 800b92e:	6902      	ldr	r2, [r0, #16]
 800b930:	690c      	ldr	r4, [r1, #16]
 800b932:	1b12      	subs	r2, r2, r4
 800b934:	d10e      	bne.n	800b954 <__mcmp+0x28>
 800b936:	f100 0314 	add.w	r3, r0, #20
 800b93a:	3114      	adds	r1, #20
 800b93c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b940:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b944:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b948:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b94c:	42a5      	cmp	r5, r4
 800b94e:	d003      	beq.n	800b958 <__mcmp+0x2c>
 800b950:	d305      	bcc.n	800b95e <__mcmp+0x32>
 800b952:	2201      	movs	r2, #1
 800b954:	4610      	mov	r0, r2
 800b956:	bd30      	pop	{r4, r5, pc}
 800b958:	4283      	cmp	r3, r0
 800b95a:	d3f3      	bcc.n	800b944 <__mcmp+0x18>
 800b95c:	e7fa      	b.n	800b954 <__mcmp+0x28>
 800b95e:	f04f 32ff 	mov.w	r2, #4294967295
 800b962:	e7f7      	b.n	800b954 <__mcmp+0x28>

0800b964 <__mdiff>:
 800b964:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b968:	460c      	mov	r4, r1
 800b96a:	4606      	mov	r6, r0
 800b96c:	4611      	mov	r1, r2
 800b96e:	4620      	mov	r0, r4
 800b970:	4690      	mov	r8, r2
 800b972:	f7ff ffdb 	bl	800b92c <__mcmp>
 800b976:	1e05      	subs	r5, r0, #0
 800b978:	d110      	bne.n	800b99c <__mdiff+0x38>
 800b97a:	4629      	mov	r1, r5
 800b97c:	4630      	mov	r0, r6
 800b97e:	f7ff fd09 	bl	800b394 <_Balloc>
 800b982:	b930      	cbnz	r0, 800b992 <__mdiff+0x2e>
 800b984:	4b3a      	ldr	r3, [pc, #232]	; (800ba70 <__mdiff+0x10c>)
 800b986:	4602      	mov	r2, r0
 800b988:	f240 2132 	movw	r1, #562	; 0x232
 800b98c:	4839      	ldr	r0, [pc, #228]	; (800ba74 <__mdiff+0x110>)
 800b98e:	f000 fc51 	bl	800c234 <__assert_func>
 800b992:	2301      	movs	r3, #1
 800b994:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b998:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b99c:	bfa4      	itt	ge
 800b99e:	4643      	movge	r3, r8
 800b9a0:	46a0      	movge	r8, r4
 800b9a2:	4630      	mov	r0, r6
 800b9a4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b9a8:	bfa6      	itte	ge
 800b9aa:	461c      	movge	r4, r3
 800b9ac:	2500      	movge	r5, #0
 800b9ae:	2501      	movlt	r5, #1
 800b9b0:	f7ff fcf0 	bl	800b394 <_Balloc>
 800b9b4:	b920      	cbnz	r0, 800b9c0 <__mdiff+0x5c>
 800b9b6:	4b2e      	ldr	r3, [pc, #184]	; (800ba70 <__mdiff+0x10c>)
 800b9b8:	4602      	mov	r2, r0
 800b9ba:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b9be:	e7e5      	b.n	800b98c <__mdiff+0x28>
 800b9c0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b9c4:	6926      	ldr	r6, [r4, #16]
 800b9c6:	60c5      	str	r5, [r0, #12]
 800b9c8:	f104 0914 	add.w	r9, r4, #20
 800b9cc:	f108 0514 	add.w	r5, r8, #20
 800b9d0:	f100 0e14 	add.w	lr, r0, #20
 800b9d4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b9d8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b9dc:	f108 0210 	add.w	r2, r8, #16
 800b9e0:	46f2      	mov	sl, lr
 800b9e2:	2100      	movs	r1, #0
 800b9e4:	f859 3b04 	ldr.w	r3, [r9], #4
 800b9e8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b9ec:	fa1f f883 	uxth.w	r8, r3
 800b9f0:	fa11 f18b 	uxtah	r1, r1, fp
 800b9f4:	0c1b      	lsrs	r3, r3, #16
 800b9f6:	eba1 0808 	sub.w	r8, r1, r8
 800b9fa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b9fe:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ba02:	fa1f f888 	uxth.w	r8, r8
 800ba06:	1419      	asrs	r1, r3, #16
 800ba08:	454e      	cmp	r6, r9
 800ba0a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ba0e:	f84a 3b04 	str.w	r3, [sl], #4
 800ba12:	d8e7      	bhi.n	800b9e4 <__mdiff+0x80>
 800ba14:	1b33      	subs	r3, r6, r4
 800ba16:	3b15      	subs	r3, #21
 800ba18:	f023 0303 	bic.w	r3, r3, #3
 800ba1c:	3304      	adds	r3, #4
 800ba1e:	3415      	adds	r4, #21
 800ba20:	42a6      	cmp	r6, r4
 800ba22:	bf38      	it	cc
 800ba24:	2304      	movcc	r3, #4
 800ba26:	441d      	add	r5, r3
 800ba28:	4473      	add	r3, lr
 800ba2a:	469e      	mov	lr, r3
 800ba2c:	462e      	mov	r6, r5
 800ba2e:	4566      	cmp	r6, ip
 800ba30:	d30e      	bcc.n	800ba50 <__mdiff+0xec>
 800ba32:	f10c 0203 	add.w	r2, ip, #3
 800ba36:	1b52      	subs	r2, r2, r5
 800ba38:	f022 0203 	bic.w	r2, r2, #3
 800ba3c:	3d03      	subs	r5, #3
 800ba3e:	45ac      	cmp	ip, r5
 800ba40:	bf38      	it	cc
 800ba42:	2200      	movcc	r2, #0
 800ba44:	441a      	add	r2, r3
 800ba46:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ba4a:	b17b      	cbz	r3, 800ba6c <__mdiff+0x108>
 800ba4c:	6107      	str	r7, [r0, #16]
 800ba4e:	e7a3      	b.n	800b998 <__mdiff+0x34>
 800ba50:	f856 8b04 	ldr.w	r8, [r6], #4
 800ba54:	fa11 f288 	uxtah	r2, r1, r8
 800ba58:	1414      	asrs	r4, r2, #16
 800ba5a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ba5e:	b292      	uxth	r2, r2
 800ba60:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ba64:	f84e 2b04 	str.w	r2, [lr], #4
 800ba68:	1421      	asrs	r1, r4, #16
 800ba6a:	e7e0      	b.n	800ba2e <__mdiff+0xca>
 800ba6c:	3f01      	subs	r7, #1
 800ba6e:	e7ea      	b.n	800ba46 <__mdiff+0xe2>
 800ba70:	0800d160 	.word	0x0800d160
 800ba74:	0800d1ec 	.word	0x0800d1ec

0800ba78 <__ulp>:
 800ba78:	b082      	sub	sp, #8
 800ba7a:	ed8d 0b00 	vstr	d0, [sp]
 800ba7e:	9b01      	ldr	r3, [sp, #4]
 800ba80:	4912      	ldr	r1, [pc, #72]	; (800bacc <__ulp+0x54>)
 800ba82:	4019      	ands	r1, r3
 800ba84:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800ba88:	2900      	cmp	r1, #0
 800ba8a:	dd05      	ble.n	800ba98 <__ulp+0x20>
 800ba8c:	2200      	movs	r2, #0
 800ba8e:	460b      	mov	r3, r1
 800ba90:	ec43 2b10 	vmov	d0, r2, r3
 800ba94:	b002      	add	sp, #8
 800ba96:	4770      	bx	lr
 800ba98:	4249      	negs	r1, r1
 800ba9a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800ba9e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800baa2:	f04f 0200 	mov.w	r2, #0
 800baa6:	f04f 0300 	mov.w	r3, #0
 800baaa:	da04      	bge.n	800bab6 <__ulp+0x3e>
 800baac:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800bab0:	fa41 f300 	asr.w	r3, r1, r0
 800bab4:	e7ec      	b.n	800ba90 <__ulp+0x18>
 800bab6:	f1a0 0114 	sub.w	r1, r0, #20
 800baba:	291e      	cmp	r1, #30
 800babc:	bfda      	itte	le
 800babe:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800bac2:	fa20 f101 	lsrle.w	r1, r0, r1
 800bac6:	2101      	movgt	r1, #1
 800bac8:	460a      	mov	r2, r1
 800baca:	e7e1      	b.n	800ba90 <__ulp+0x18>
 800bacc:	7ff00000 	.word	0x7ff00000

0800bad0 <__b2d>:
 800bad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bad2:	6905      	ldr	r5, [r0, #16]
 800bad4:	f100 0714 	add.w	r7, r0, #20
 800bad8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800badc:	1f2e      	subs	r6, r5, #4
 800bade:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800bae2:	4620      	mov	r0, r4
 800bae4:	f7ff fd48 	bl	800b578 <__hi0bits>
 800bae8:	f1c0 0320 	rsb	r3, r0, #32
 800baec:	280a      	cmp	r0, #10
 800baee:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800bb6c <__b2d+0x9c>
 800baf2:	600b      	str	r3, [r1, #0]
 800baf4:	dc14      	bgt.n	800bb20 <__b2d+0x50>
 800baf6:	f1c0 0e0b 	rsb	lr, r0, #11
 800bafa:	fa24 f10e 	lsr.w	r1, r4, lr
 800bafe:	42b7      	cmp	r7, r6
 800bb00:	ea41 030c 	orr.w	r3, r1, ip
 800bb04:	bf34      	ite	cc
 800bb06:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bb0a:	2100      	movcs	r1, #0
 800bb0c:	3015      	adds	r0, #21
 800bb0e:	fa04 f000 	lsl.w	r0, r4, r0
 800bb12:	fa21 f10e 	lsr.w	r1, r1, lr
 800bb16:	ea40 0201 	orr.w	r2, r0, r1
 800bb1a:	ec43 2b10 	vmov	d0, r2, r3
 800bb1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb20:	42b7      	cmp	r7, r6
 800bb22:	bf3a      	itte	cc
 800bb24:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bb28:	f1a5 0608 	subcc.w	r6, r5, #8
 800bb2c:	2100      	movcs	r1, #0
 800bb2e:	380b      	subs	r0, #11
 800bb30:	d017      	beq.n	800bb62 <__b2d+0x92>
 800bb32:	f1c0 0c20 	rsb	ip, r0, #32
 800bb36:	fa04 f500 	lsl.w	r5, r4, r0
 800bb3a:	42be      	cmp	r6, r7
 800bb3c:	fa21 f40c 	lsr.w	r4, r1, ip
 800bb40:	ea45 0504 	orr.w	r5, r5, r4
 800bb44:	bf8c      	ite	hi
 800bb46:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800bb4a:	2400      	movls	r4, #0
 800bb4c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800bb50:	fa01 f000 	lsl.w	r0, r1, r0
 800bb54:	fa24 f40c 	lsr.w	r4, r4, ip
 800bb58:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800bb5c:	ea40 0204 	orr.w	r2, r0, r4
 800bb60:	e7db      	b.n	800bb1a <__b2d+0x4a>
 800bb62:	ea44 030c 	orr.w	r3, r4, ip
 800bb66:	460a      	mov	r2, r1
 800bb68:	e7d7      	b.n	800bb1a <__b2d+0x4a>
 800bb6a:	bf00      	nop
 800bb6c:	3ff00000 	.word	0x3ff00000

0800bb70 <__d2b>:
 800bb70:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bb74:	4689      	mov	r9, r1
 800bb76:	2101      	movs	r1, #1
 800bb78:	ec57 6b10 	vmov	r6, r7, d0
 800bb7c:	4690      	mov	r8, r2
 800bb7e:	f7ff fc09 	bl	800b394 <_Balloc>
 800bb82:	4604      	mov	r4, r0
 800bb84:	b930      	cbnz	r0, 800bb94 <__d2b+0x24>
 800bb86:	4602      	mov	r2, r0
 800bb88:	4b25      	ldr	r3, [pc, #148]	; (800bc20 <__d2b+0xb0>)
 800bb8a:	4826      	ldr	r0, [pc, #152]	; (800bc24 <__d2b+0xb4>)
 800bb8c:	f240 310a 	movw	r1, #778	; 0x30a
 800bb90:	f000 fb50 	bl	800c234 <__assert_func>
 800bb94:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800bb98:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bb9c:	bb35      	cbnz	r5, 800bbec <__d2b+0x7c>
 800bb9e:	2e00      	cmp	r6, #0
 800bba0:	9301      	str	r3, [sp, #4]
 800bba2:	d028      	beq.n	800bbf6 <__d2b+0x86>
 800bba4:	4668      	mov	r0, sp
 800bba6:	9600      	str	r6, [sp, #0]
 800bba8:	f7ff fd06 	bl	800b5b8 <__lo0bits>
 800bbac:	9900      	ldr	r1, [sp, #0]
 800bbae:	b300      	cbz	r0, 800bbf2 <__d2b+0x82>
 800bbb0:	9a01      	ldr	r2, [sp, #4]
 800bbb2:	f1c0 0320 	rsb	r3, r0, #32
 800bbb6:	fa02 f303 	lsl.w	r3, r2, r3
 800bbba:	430b      	orrs	r3, r1
 800bbbc:	40c2      	lsrs	r2, r0
 800bbbe:	6163      	str	r3, [r4, #20]
 800bbc0:	9201      	str	r2, [sp, #4]
 800bbc2:	9b01      	ldr	r3, [sp, #4]
 800bbc4:	61a3      	str	r3, [r4, #24]
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	bf14      	ite	ne
 800bbca:	2202      	movne	r2, #2
 800bbcc:	2201      	moveq	r2, #1
 800bbce:	6122      	str	r2, [r4, #16]
 800bbd0:	b1d5      	cbz	r5, 800bc08 <__d2b+0x98>
 800bbd2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bbd6:	4405      	add	r5, r0
 800bbd8:	f8c9 5000 	str.w	r5, [r9]
 800bbdc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bbe0:	f8c8 0000 	str.w	r0, [r8]
 800bbe4:	4620      	mov	r0, r4
 800bbe6:	b003      	add	sp, #12
 800bbe8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bbec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bbf0:	e7d5      	b.n	800bb9e <__d2b+0x2e>
 800bbf2:	6161      	str	r1, [r4, #20]
 800bbf4:	e7e5      	b.n	800bbc2 <__d2b+0x52>
 800bbf6:	a801      	add	r0, sp, #4
 800bbf8:	f7ff fcde 	bl	800b5b8 <__lo0bits>
 800bbfc:	9b01      	ldr	r3, [sp, #4]
 800bbfe:	6163      	str	r3, [r4, #20]
 800bc00:	2201      	movs	r2, #1
 800bc02:	6122      	str	r2, [r4, #16]
 800bc04:	3020      	adds	r0, #32
 800bc06:	e7e3      	b.n	800bbd0 <__d2b+0x60>
 800bc08:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bc0c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bc10:	f8c9 0000 	str.w	r0, [r9]
 800bc14:	6918      	ldr	r0, [r3, #16]
 800bc16:	f7ff fcaf 	bl	800b578 <__hi0bits>
 800bc1a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bc1e:	e7df      	b.n	800bbe0 <__d2b+0x70>
 800bc20:	0800d160 	.word	0x0800d160
 800bc24:	0800d1ec 	.word	0x0800d1ec

0800bc28 <__ratio>:
 800bc28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc2c:	4688      	mov	r8, r1
 800bc2e:	4669      	mov	r1, sp
 800bc30:	4681      	mov	r9, r0
 800bc32:	f7ff ff4d 	bl	800bad0 <__b2d>
 800bc36:	a901      	add	r1, sp, #4
 800bc38:	4640      	mov	r0, r8
 800bc3a:	ec55 4b10 	vmov	r4, r5, d0
 800bc3e:	f7ff ff47 	bl	800bad0 <__b2d>
 800bc42:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bc46:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800bc4a:	eba3 0c02 	sub.w	ip, r3, r2
 800bc4e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bc52:	1a9b      	subs	r3, r3, r2
 800bc54:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800bc58:	ec51 0b10 	vmov	r0, r1, d0
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	bfd6      	itet	le
 800bc60:	460a      	movle	r2, r1
 800bc62:	462a      	movgt	r2, r5
 800bc64:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800bc68:	468b      	mov	fp, r1
 800bc6a:	462f      	mov	r7, r5
 800bc6c:	bfd4      	ite	le
 800bc6e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800bc72:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800bc76:	4620      	mov	r0, r4
 800bc78:	ee10 2a10 	vmov	r2, s0
 800bc7c:	465b      	mov	r3, fp
 800bc7e:	4639      	mov	r1, r7
 800bc80:	f7f4 fe04 	bl	800088c <__aeabi_ddiv>
 800bc84:	ec41 0b10 	vmov	d0, r0, r1
 800bc88:	b003      	add	sp, #12
 800bc8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bc8e <__copybits>:
 800bc8e:	3901      	subs	r1, #1
 800bc90:	b570      	push	{r4, r5, r6, lr}
 800bc92:	1149      	asrs	r1, r1, #5
 800bc94:	6914      	ldr	r4, [r2, #16]
 800bc96:	3101      	adds	r1, #1
 800bc98:	f102 0314 	add.w	r3, r2, #20
 800bc9c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800bca0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800bca4:	1f05      	subs	r5, r0, #4
 800bca6:	42a3      	cmp	r3, r4
 800bca8:	d30c      	bcc.n	800bcc4 <__copybits+0x36>
 800bcaa:	1aa3      	subs	r3, r4, r2
 800bcac:	3b11      	subs	r3, #17
 800bcae:	f023 0303 	bic.w	r3, r3, #3
 800bcb2:	3211      	adds	r2, #17
 800bcb4:	42a2      	cmp	r2, r4
 800bcb6:	bf88      	it	hi
 800bcb8:	2300      	movhi	r3, #0
 800bcba:	4418      	add	r0, r3
 800bcbc:	2300      	movs	r3, #0
 800bcbe:	4288      	cmp	r0, r1
 800bcc0:	d305      	bcc.n	800bcce <__copybits+0x40>
 800bcc2:	bd70      	pop	{r4, r5, r6, pc}
 800bcc4:	f853 6b04 	ldr.w	r6, [r3], #4
 800bcc8:	f845 6f04 	str.w	r6, [r5, #4]!
 800bccc:	e7eb      	b.n	800bca6 <__copybits+0x18>
 800bcce:	f840 3b04 	str.w	r3, [r0], #4
 800bcd2:	e7f4      	b.n	800bcbe <__copybits+0x30>

0800bcd4 <__any_on>:
 800bcd4:	f100 0214 	add.w	r2, r0, #20
 800bcd8:	6900      	ldr	r0, [r0, #16]
 800bcda:	114b      	asrs	r3, r1, #5
 800bcdc:	4298      	cmp	r0, r3
 800bcde:	b510      	push	{r4, lr}
 800bce0:	db11      	blt.n	800bd06 <__any_on+0x32>
 800bce2:	dd0a      	ble.n	800bcfa <__any_on+0x26>
 800bce4:	f011 011f 	ands.w	r1, r1, #31
 800bce8:	d007      	beq.n	800bcfa <__any_on+0x26>
 800bcea:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800bcee:	fa24 f001 	lsr.w	r0, r4, r1
 800bcf2:	fa00 f101 	lsl.w	r1, r0, r1
 800bcf6:	428c      	cmp	r4, r1
 800bcf8:	d10b      	bne.n	800bd12 <__any_on+0x3e>
 800bcfa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bcfe:	4293      	cmp	r3, r2
 800bd00:	d803      	bhi.n	800bd0a <__any_on+0x36>
 800bd02:	2000      	movs	r0, #0
 800bd04:	bd10      	pop	{r4, pc}
 800bd06:	4603      	mov	r3, r0
 800bd08:	e7f7      	b.n	800bcfa <__any_on+0x26>
 800bd0a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bd0e:	2900      	cmp	r1, #0
 800bd10:	d0f5      	beq.n	800bcfe <__any_on+0x2a>
 800bd12:	2001      	movs	r0, #1
 800bd14:	e7f6      	b.n	800bd04 <__any_on+0x30>

0800bd16 <_calloc_r>:
 800bd16:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bd18:	fba1 2402 	umull	r2, r4, r1, r2
 800bd1c:	b94c      	cbnz	r4, 800bd32 <_calloc_r+0x1c>
 800bd1e:	4611      	mov	r1, r2
 800bd20:	9201      	str	r2, [sp, #4]
 800bd22:	f000 f87b 	bl	800be1c <_malloc_r>
 800bd26:	9a01      	ldr	r2, [sp, #4]
 800bd28:	4605      	mov	r5, r0
 800bd2a:	b930      	cbnz	r0, 800bd3a <_calloc_r+0x24>
 800bd2c:	4628      	mov	r0, r5
 800bd2e:	b003      	add	sp, #12
 800bd30:	bd30      	pop	{r4, r5, pc}
 800bd32:	220c      	movs	r2, #12
 800bd34:	6002      	str	r2, [r0, #0]
 800bd36:	2500      	movs	r5, #0
 800bd38:	e7f8      	b.n	800bd2c <_calloc_r+0x16>
 800bd3a:	4621      	mov	r1, r4
 800bd3c:	f7fc fb9e 	bl	800847c <memset>
 800bd40:	e7f4      	b.n	800bd2c <_calloc_r+0x16>
	...

0800bd44 <_free_r>:
 800bd44:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bd46:	2900      	cmp	r1, #0
 800bd48:	d044      	beq.n	800bdd4 <_free_r+0x90>
 800bd4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd4e:	9001      	str	r0, [sp, #4]
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	f1a1 0404 	sub.w	r4, r1, #4
 800bd56:	bfb8      	it	lt
 800bd58:	18e4      	addlt	r4, r4, r3
 800bd5a:	f000 fab5 	bl	800c2c8 <__malloc_lock>
 800bd5e:	4a1e      	ldr	r2, [pc, #120]	; (800bdd8 <_free_r+0x94>)
 800bd60:	9801      	ldr	r0, [sp, #4]
 800bd62:	6813      	ldr	r3, [r2, #0]
 800bd64:	b933      	cbnz	r3, 800bd74 <_free_r+0x30>
 800bd66:	6063      	str	r3, [r4, #4]
 800bd68:	6014      	str	r4, [r2, #0]
 800bd6a:	b003      	add	sp, #12
 800bd6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bd70:	f000 bab0 	b.w	800c2d4 <__malloc_unlock>
 800bd74:	42a3      	cmp	r3, r4
 800bd76:	d908      	bls.n	800bd8a <_free_r+0x46>
 800bd78:	6825      	ldr	r5, [r4, #0]
 800bd7a:	1961      	adds	r1, r4, r5
 800bd7c:	428b      	cmp	r3, r1
 800bd7e:	bf01      	itttt	eq
 800bd80:	6819      	ldreq	r1, [r3, #0]
 800bd82:	685b      	ldreq	r3, [r3, #4]
 800bd84:	1949      	addeq	r1, r1, r5
 800bd86:	6021      	streq	r1, [r4, #0]
 800bd88:	e7ed      	b.n	800bd66 <_free_r+0x22>
 800bd8a:	461a      	mov	r2, r3
 800bd8c:	685b      	ldr	r3, [r3, #4]
 800bd8e:	b10b      	cbz	r3, 800bd94 <_free_r+0x50>
 800bd90:	42a3      	cmp	r3, r4
 800bd92:	d9fa      	bls.n	800bd8a <_free_r+0x46>
 800bd94:	6811      	ldr	r1, [r2, #0]
 800bd96:	1855      	adds	r5, r2, r1
 800bd98:	42a5      	cmp	r5, r4
 800bd9a:	d10b      	bne.n	800bdb4 <_free_r+0x70>
 800bd9c:	6824      	ldr	r4, [r4, #0]
 800bd9e:	4421      	add	r1, r4
 800bda0:	1854      	adds	r4, r2, r1
 800bda2:	42a3      	cmp	r3, r4
 800bda4:	6011      	str	r1, [r2, #0]
 800bda6:	d1e0      	bne.n	800bd6a <_free_r+0x26>
 800bda8:	681c      	ldr	r4, [r3, #0]
 800bdaa:	685b      	ldr	r3, [r3, #4]
 800bdac:	6053      	str	r3, [r2, #4]
 800bdae:	4421      	add	r1, r4
 800bdb0:	6011      	str	r1, [r2, #0]
 800bdb2:	e7da      	b.n	800bd6a <_free_r+0x26>
 800bdb4:	d902      	bls.n	800bdbc <_free_r+0x78>
 800bdb6:	230c      	movs	r3, #12
 800bdb8:	6003      	str	r3, [r0, #0]
 800bdba:	e7d6      	b.n	800bd6a <_free_r+0x26>
 800bdbc:	6825      	ldr	r5, [r4, #0]
 800bdbe:	1961      	adds	r1, r4, r5
 800bdc0:	428b      	cmp	r3, r1
 800bdc2:	bf04      	itt	eq
 800bdc4:	6819      	ldreq	r1, [r3, #0]
 800bdc6:	685b      	ldreq	r3, [r3, #4]
 800bdc8:	6063      	str	r3, [r4, #4]
 800bdca:	bf04      	itt	eq
 800bdcc:	1949      	addeq	r1, r1, r5
 800bdce:	6021      	streq	r1, [r4, #0]
 800bdd0:	6054      	str	r4, [r2, #4]
 800bdd2:	e7ca      	b.n	800bd6a <_free_r+0x26>
 800bdd4:	b003      	add	sp, #12
 800bdd6:	bd30      	pop	{r4, r5, pc}
 800bdd8:	20000668 	.word	0x20000668

0800bddc <sbrk_aligned>:
 800bddc:	b570      	push	{r4, r5, r6, lr}
 800bdde:	4e0e      	ldr	r6, [pc, #56]	; (800be18 <sbrk_aligned+0x3c>)
 800bde0:	460c      	mov	r4, r1
 800bde2:	6831      	ldr	r1, [r6, #0]
 800bde4:	4605      	mov	r5, r0
 800bde6:	b911      	cbnz	r1, 800bdee <sbrk_aligned+0x12>
 800bde8:	f000 f9f2 	bl	800c1d0 <_sbrk_r>
 800bdec:	6030      	str	r0, [r6, #0]
 800bdee:	4621      	mov	r1, r4
 800bdf0:	4628      	mov	r0, r5
 800bdf2:	f000 f9ed 	bl	800c1d0 <_sbrk_r>
 800bdf6:	1c43      	adds	r3, r0, #1
 800bdf8:	d00a      	beq.n	800be10 <sbrk_aligned+0x34>
 800bdfa:	1cc4      	adds	r4, r0, #3
 800bdfc:	f024 0403 	bic.w	r4, r4, #3
 800be00:	42a0      	cmp	r0, r4
 800be02:	d007      	beq.n	800be14 <sbrk_aligned+0x38>
 800be04:	1a21      	subs	r1, r4, r0
 800be06:	4628      	mov	r0, r5
 800be08:	f000 f9e2 	bl	800c1d0 <_sbrk_r>
 800be0c:	3001      	adds	r0, #1
 800be0e:	d101      	bne.n	800be14 <sbrk_aligned+0x38>
 800be10:	f04f 34ff 	mov.w	r4, #4294967295
 800be14:	4620      	mov	r0, r4
 800be16:	bd70      	pop	{r4, r5, r6, pc}
 800be18:	2000066c 	.word	0x2000066c

0800be1c <_malloc_r>:
 800be1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be20:	1ccd      	adds	r5, r1, #3
 800be22:	f025 0503 	bic.w	r5, r5, #3
 800be26:	3508      	adds	r5, #8
 800be28:	2d0c      	cmp	r5, #12
 800be2a:	bf38      	it	cc
 800be2c:	250c      	movcc	r5, #12
 800be2e:	2d00      	cmp	r5, #0
 800be30:	4607      	mov	r7, r0
 800be32:	db01      	blt.n	800be38 <_malloc_r+0x1c>
 800be34:	42a9      	cmp	r1, r5
 800be36:	d905      	bls.n	800be44 <_malloc_r+0x28>
 800be38:	230c      	movs	r3, #12
 800be3a:	603b      	str	r3, [r7, #0]
 800be3c:	2600      	movs	r6, #0
 800be3e:	4630      	mov	r0, r6
 800be40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be44:	4e2e      	ldr	r6, [pc, #184]	; (800bf00 <_malloc_r+0xe4>)
 800be46:	f000 fa3f 	bl	800c2c8 <__malloc_lock>
 800be4a:	6833      	ldr	r3, [r6, #0]
 800be4c:	461c      	mov	r4, r3
 800be4e:	bb34      	cbnz	r4, 800be9e <_malloc_r+0x82>
 800be50:	4629      	mov	r1, r5
 800be52:	4638      	mov	r0, r7
 800be54:	f7ff ffc2 	bl	800bddc <sbrk_aligned>
 800be58:	1c43      	adds	r3, r0, #1
 800be5a:	4604      	mov	r4, r0
 800be5c:	d14d      	bne.n	800befa <_malloc_r+0xde>
 800be5e:	6834      	ldr	r4, [r6, #0]
 800be60:	4626      	mov	r6, r4
 800be62:	2e00      	cmp	r6, #0
 800be64:	d140      	bne.n	800bee8 <_malloc_r+0xcc>
 800be66:	6823      	ldr	r3, [r4, #0]
 800be68:	4631      	mov	r1, r6
 800be6a:	4638      	mov	r0, r7
 800be6c:	eb04 0803 	add.w	r8, r4, r3
 800be70:	f000 f9ae 	bl	800c1d0 <_sbrk_r>
 800be74:	4580      	cmp	r8, r0
 800be76:	d13a      	bne.n	800beee <_malloc_r+0xd2>
 800be78:	6821      	ldr	r1, [r4, #0]
 800be7a:	3503      	adds	r5, #3
 800be7c:	1a6d      	subs	r5, r5, r1
 800be7e:	f025 0503 	bic.w	r5, r5, #3
 800be82:	3508      	adds	r5, #8
 800be84:	2d0c      	cmp	r5, #12
 800be86:	bf38      	it	cc
 800be88:	250c      	movcc	r5, #12
 800be8a:	4629      	mov	r1, r5
 800be8c:	4638      	mov	r0, r7
 800be8e:	f7ff ffa5 	bl	800bddc <sbrk_aligned>
 800be92:	3001      	adds	r0, #1
 800be94:	d02b      	beq.n	800beee <_malloc_r+0xd2>
 800be96:	6823      	ldr	r3, [r4, #0]
 800be98:	442b      	add	r3, r5
 800be9a:	6023      	str	r3, [r4, #0]
 800be9c:	e00e      	b.n	800bebc <_malloc_r+0xa0>
 800be9e:	6822      	ldr	r2, [r4, #0]
 800bea0:	1b52      	subs	r2, r2, r5
 800bea2:	d41e      	bmi.n	800bee2 <_malloc_r+0xc6>
 800bea4:	2a0b      	cmp	r2, #11
 800bea6:	d916      	bls.n	800bed6 <_malloc_r+0xba>
 800bea8:	1961      	adds	r1, r4, r5
 800beaa:	42a3      	cmp	r3, r4
 800beac:	6025      	str	r5, [r4, #0]
 800beae:	bf18      	it	ne
 800beb0:	6059      	strne	r1, [r3, #4]
 800beb2:	6863      	ldr	r3, [r4, #4]
 800beb4:	bf08      	it	eq
 800beb6:	6031      	streq	r1, [r6, #0]
 800beb8:	5162      	str	r2, [r4, r5]
 800beba:	604b      	str	r3, [r1, #4]
 800bebc:	4638      	mov	r0, r7
 800bebe:	f104 060b 	add.w	r6, r4, #11
 800bec2:	f000 fa07 	bl	800c2d4 <__malloc_unlock>
 800bec6:	f026 0607 	bic.w	r6, r6, #7
 800beca:	1d23      	adds	r3, r4, #4
 800becc:	1af2      	subs	r2, r6, r3
 800bece:	d0b6      	beq.n	800be3e <_malloc_r+0x22>
 800bed0:	1b9b      	subs	r3, r3, r6
 800bed2:	50a3      	str	r3, [r4, r2]
 800bed4:	e7b3      	b.n	800be3e <_malloc_r+0x22>
 800bed6:	6862      	ldr	r2, [r4, #4]
 800bed8:	42a3      	cmp	r3, r4
 800beda:	bf0c      	ite	eq
 800bedc:	6032      	streq	r2, [r6, #0]
 800bede:	605a      	strne	r2, [r3, #4]
 800bee0:	e7ec      	b.n	800bebc <_malloc_r+0xa0>
 800bee2:	4623      	mov	r3, r4
 800bee4:	6864      	ldr	r4, [r4, #4]
 800bee6:	e7b2      	b.n	800be4e <_malloc_r+0x32>
 800bee8:	4634      	mov	r4, r6
 800beea:	6876      	ldr	r6, [r6, #4]
 800beec:	e7b9      	b.n	800be62 <_malloc_r+0x46>
 800beee:	230c      	movs	r3, #12
 800bef0:	603b      	str	r3, [r7, #0]
 800bef2:	4638      	mov	r0, r7
 800bef4:	f000 f9ee 	bl	800c2d4 <__malloc_unlock>
 800bef8:	e7a1      	b.n	800be3e <_malloc_r+0x22>
 800befa:	6025      	str	r5, [r4, #0]
 800befc:	e7de      	b.n	800bebc <_malloc_r+0xa0>
 800befe:	bf00      	nop
 800bf00:	20000668 	.word	0x20000668

0800bf04 <__ssputs_r>:
 800bf04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf08:	688e      	ldr	r6, [r1, #8]
 800bf0a:	429e      	cmp	r6, r3
 800bf0c:	4682      	mov	sl, r0
 800bf0e:	460c      	mov	r4, r1
 800bf10:	4690      	mov	r8, r2
 800bf12:	461f      	mov	r7, r3
 800bf14:	d838      	bhi.n	800bf88 <__ssputs_r+0x84>
 800bf16:	898a      	ldrh	r2, [r1, #12]
 800bf18:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bf1c:	d032      	beq.n	800bf84 <__ssputs_r+0x80>
 800bf1e:	6825      	ldr	r5, [r4, #0]
 800bf20:	6909      	ldr	r1, [r1, #16]
 800bf22:	eba5 0901 	sub.w	r9, r5, r1
 800bf26:	6965      	ldr	r5, [r4, #20]
 800bf28:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bf2c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bf30:	3301      	adds	r3, #1
 800bf32:	444b      	add	r3, r9
 800bf34:	106d      	asrs	r5, r5, #1
 800bf36:	429d      	cmp	r5, r3
 800bf38:	bf38      	it	cc
 800bf3a:	461d      	movcc	r5, r3
 800bf3c:	0553      	lsls	r3, r2, #21
 800bf3e:	d531      	bpl.n	800bfa4 <__ssputs_r+0xa0>
 800bf40:	4629      	mov	r1, r5
 800bf42:	f7ff ff6b 	bl	800be1c <_malloc_r>
 800bf46:	4606      	mov	r6, r0
 800bf48:	b950      	cbnz	r0, 800bf60 <__ssputs_r+0x5c>
 800bf4a:	230c      	movs	r3, #12
 800bf4c:	f8ca 3000 	str.w	r3, [sl]
 800bf50:	89a3      	ldrh	r3, [r4, #12]
 800bf52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bf56:	81a3      	strh	r3, [r4, #12]
 800bf58:	f04f 30ff 	mov.w	r0, #4294967295
 800bf5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf60:	6921      	ldr	r1, [r4, #16]
 800bf62:	464a      	mov	r2, r9
 800bf64:	f7ff fa08 	bl	800b378 <memcpy>
 800bf68:	89a3      	ldrh	r3, [r4, #12]
 800bf6a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bf6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bf72:	81a3      	strh	r3, [r4, #12]
 800bf74:	6126      	str	r6, [r4, #16]
 800bf76:	6165      	str	r5, [r4, #20]
 800bf78:	444e      	add	r6, r9
 800bf7a:	eba5 0509 	sub.w	r5, r5, r9
 800bf7e:	6026      	str	r6, [r4, #0]
 800bf80:	60a5      	str	r5, [r4, #8]
 800bf82:	463e      	mov	r6, r7
 800bf84:	42be      	cmp	r6, r7
 800bf86:	d900      	bls.n	800bf8a <__ssputs_r+0x86>
 800bf88:	463e      	mov	r6, r7
 800bf8a:	6820      	ldr	r0, [r4, #0]
 800bf8c:	4632      	mov	r2, r6
 800bf8e:	4641      	mov	r1, r8
 800bf90:	f000 f980 	bl	800c294 <memmove>
 800bf94:	68a3      	ldr	r3, [r4, #8]
 800bf96:	1b9b      	subs	r3, r3, r6
 800bf98:	60a3      	str	r3, [r4, #8]
 800bf9a:	6823      	ldr	r3, [r4, #0]
 800bf9c:	4433      	add	r3, r6
 800bf9e:	6023      	str	r3, [r4, #0]
 800bfa0:	2000      	movs	r0, #0
 800bfa2:	e7db      	b.n	800bf5c <__ssputs_r+0x58>
 800bfa4:	462a      	mov	r2, r5
 800bfa6:	f000 f99b 	bl	800c2e0 <_realloc_r>
 800bfaa:	4606      	mov	r6, r0
 800bfac:	2800      	cmp	r0, #0
 800bfae:	d1e1      	bne.n	800bf74 <__ssputs_r+0x70>
 800bfb0:	6921      	ldr	r1, [r4, #16]
 800bfb2:	4650      	mov	r0, sl
 800bfb4:	f7ff fec6 	bl	800bd44 <_free_r>
 800bfb8:	e7c7      	b.n	800bf4a <__ssputs_r+0x46>
	...

0800bfbc <_svfiprintf_r>:
 800bfbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfc0:	4698      	mov	r8, r3
 800bfc2:	898b      	ldrh	r3, [r1, #12]
 800bfc4:	061b      	lsls	r3, r3, #24
 800bfc6:	b09d      	sub	sp, #116	; 0x74
 800bfc8:	4607      	mov	r7, r0
 800bfca:	460d      	mov	r5, r1
 800bfcc:	4614      	mov	r4, r2
 800bfce:	d50e      	bpl.n	800bfee <_svfiprintf_r+0x32>
 800bfd0:	690b      	ldr	r3, [r1, #16]
 800bfd2:	b963      	cbnz	r3, 800bfee <_svfiprintf_r+0x32>
 800bfd4:	2140      	movs	r1, #64	; 0x40
 800bfd6:	f7ff ff21 	bl	800be1c <_malloc_r>
 800bfda:	6028      	str	r0, [r5, #0]
 800bfdc:	6128      	str	r0, [r5, #16]
 800bfde:	b920      	cbnz	r0, 800bfea <_svfiprintf_r+0x2e>
 800bfe0:	230c      	movs	r3, #12
 800bfe2:	603b      	str	r3, [r7, #0]
 800bfe4:	f04f 30ff 	mov.w	r0, #4294967295
 800bfe8:	e0d1      	b.n	800c18e <_svfiprintf_r+0x1d2>
 800bfea:	2340      	movs	r3, #64	; 0x40
 800bfec:	616b      	str	r3, [r5, #20]
 800bfee:	2300      	movs	r3, #0
 800bff0:	9309      	str	r3, [sp, #36]	; 0x24
 800bff2:	2320      	movs	r3, #32
 800bff4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bff8:	f8cd 800c 	str.w	r8, [sp, #12]
 800bffc:	2330      	movs	r3, #48	; 0x30
 800bffe:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c1a8 <_svfiprintf_r+0x1ec>
 800c002:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c006:	f04f 0901 	mov.w	r9, #1
 800c00a:	4623      	mov	r3, r4
 800c00c:	469a      	mov	sl, r3
 800c00e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c012:	b10a      	cbz	r2, 800c018 <_svfiprintf_r+0x5c>
 800c014:	2a25      	cmp	r2, #37	; 0x25
 800c016:	d1f9      	bne.n	800c00c <_svfiprintf_r+0x50>
 800c018:	ebba 0b04 	subs.w	fp, sl, r4
 800c01c:	d00b      	beq.n	800c036 <_svfiprintf_r+0x7a>
 800c01e:	465b      	mov	r3, fp
 800c020:	4622      	mov	r2, r4
 800c022:	4629      	mov	r1, r5
 800c024:	4638      	mov	r0, r7
 800c026:	f7ff ff6d 	bl	800bf04 <__ssputs_r>
 800c02a:	3001      	adds	r0, #1
 800c02c:	f000 80aa 	beq.w	800c184 <_svfiprintf_r+0x1c8>
 800c030:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c032:	445a      	add	r2, fp
 800c034:	9209      	str	r2, [sp, #36]	; 0x24
 800c036:	f89a 3000 	ldrb.w	r3, [sl]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	f000 80a2 	beq.w	800c184 <_svfiprintf_r+0x1c8>
 800c040:	2300      	movs	r3, #0
 800c042:	f04f 32ff 	mov.w	r2, #4294967295
 800c046:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c04a:	f10a 0a01 	add.w	sl, sl, #1
 800c04e:	9304      	str	r3, [sp, #16]
 800c050:	9307      	str	r3, [sp, #28]
 800c052:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c056:	931a      	str	r3, [sp, #104]	; 0x68
 800c058:	4654      	mov	r4, sl
 800c05a:	2205      	movs	r2, #5
 800c05c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c060:	4851      	ldr	r0, [pc, #324]	; (800c1a8 <_svfiprintf_r+0x1ec>)
 800c062:	f7f4 f8dd 	bl	8000220 <memchr>
 800c066:	9a04      	ldr	r2, [sp, #16]
 800c068:	b9d8      	cbnz	r0, 800c0a2 <_svfiprintf_r+0xe6>
 800c06a:	06d0      	lsls	r0, r2, #27
 800c06c:	bf44      	itt	mi
 800c06e:	2320      	movmi	r3, #32
 800c070:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c074:	0711      	lsls	r1, r2, #28
 800c076:	bf44      	itt	mi
 800c078:	232b      	movmi	r3, #43	; 0x2b
 800c07a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c07e:	f89a 3000 	ldrb.w	r3, [sl]
 800c082:	2b2a      	cmp	r3, #42	; 0x2a
 800c084:	d015      	beq.n	800c0b2 <_svfiprintf_r+0xf6>
 800c086:	9a07      	ldr	r2, [sp, #28]
 800c088:	4654      	mov	r4, sl
 800c08a:	2000      	movs	r0, #0
 800c08c:	f04f 0c0a 	mov.w	ip, #10
 800c090:	4621      	mov	r1, r4
 800c092:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c096:	3b30      	subs	r3, #48	; 0x30
 800c098:	2b09      	cmp	r3, #9
 800c09a:	d94e      	bls.n	800c13a <_svfiprintf_r+0x17e>
 800c09c:	b1b0      	cbz	r0, 800c0cc <_svfiprintf_r+0x110>
 800c09e:	9207      	str	r2, [sp, #28]
 800c0a0:	e014      	b.n	800c0cc <_svfiprintf_r+0x110>
 800c0a2:	eba0 0308 	sub.w	r3, r0, r8
 800c0a6:	fa09 f303 	lsl.w	r3, r9, r3
 800c0aa:	4313      	orrs	r3, r2
 800c0ac:	9304      	str	r3, [sp, #16]
 800c0ae:	46a2      	mov	sl, r4
 800c0b0:	e7d2      	b.n	800c058 <_svfiprintf_r+0x9c>
 800c0b2:	9b03      	ldr	r3, [sp, #12]
 800c0b4:	1d19      	adds	r1, r3, #4
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	9103      	str	r1, [sp, #12]
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	bfbb      	ittet	lt
 800c0be:	425b      	neglt	r3, r3
 800c0c0:	f042 0202 	orrlt.w	r2, r2, #2
 800c0c4:	9307      	strge	r3, [sp, #28]
 800c0c6:	9307      	strlt	r3, [sp, #28]
 800c0c8:	bfb8      	it	lt
 800c0ca:	9204      	strlt	r2, [sp, #16]
 800c0cc:	7823      	ldrb	r3, [r4, #0]
 800c0ce:	2b2e      	cmp	r3, #46	; 0x2e
 800c0d0:	d10c      	bne.n	800c0ec <_svfiprintf_r+0x130>
 800c0d2:	7863      	ldrb	r3, [r4, #1]
 800c0d4:	2b2a      	cmp	r3, #42	; 0x2a
 800c0d6:	d135      	bne.n	800c144 <_svfiprintf_r+0x188>
 800c0d8:	9b03      	ldr	r3, [sp, #12]
 800c0da:	1d1a      	adds	r2, r3, #4
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	9203      	str	r2, [sp, #12]
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	bfb8      	it	lt
 800c0e4:	f04f 33ff 	movlt.w	r3, #4294967295
 800c0e8:	3402      	adds	r4, #2
 800c0ea:	9305      	str	r3, [sp, #20]
 800c0ec:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c1b8 <_svfiprintf_r+0x1fc>
 800c0f0:	7821      	ldrb	r1, [r4, #0]
 800c0f2:	2203      	movs	r2, #3
 800c0f4:	4650      	mov	r0, sl
 800c0f6:	f7f4 f893 	bl	8000220 <memchr>
 800c0fa:	b140      	cbz	r0, 800c10e <_svfiprintf_r+0x152>
 800c0fc:	2340      	movs	r3, #64	; 0x40
 800c0fe:	eba0 000a 	sub.w	r0, r0, sl
 800c102:	fa03 f000 	lsl.w	r0, r3, r0
 800c106:	9b04      	ldr	r3, [sp, #16]
 800c108:	4303      	orrs	r3, r0
 800c10a:	3401      	adds	r4, #1
 800c10c:	9304      	str	r3, [sp, #16]
 800c10e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c112:	4826      	ldr	r0, [pc, #152]	; (800c1ac <_svfiprintf_r+0x1f0>)
 800c114:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c118:	2206      	movs	r2, #6
 800c11a:	f7f4 f881 	bl	8000220 <memchr>
 800c11e:	2800      	cmp	r0, #0
 800c120:	d038      	beq.n	800c194 <_svfiprintf_r+0x1d8>
 800c122:	4b23      	ldr	r3, [pc, #140]	; (800c1b0 <_svfiprintf_r+0x1f4>)
 800c124:	bb1b      	cbnz	r3, 800c16e <_svfiprintf_r+0x1b2>
 800c126:	9b03      	ldr	r3, [sp, #12]
 800c128:	3307      	adds	r3, #7
 800c12a:	f023 0307 	bic.w	r3, r3, #7
 800c12e:	3308      	adds	r3, #8
 800c130:	9303      	str	r3, [sp, #12]
 800c132:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c134:	4433      	add	r3, r6
 800c136:	9309      	str	r3, [sp, #36]	; 0x24
 800c138:	e767      	b.n	800c00a <_svfiprintf_r+0x4e>
 800c13a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c13e:	460c      	mov	r4, r1
 800c140:	2001      	movs	r0, #1
 800c142:	e7a5      	b.n	800c090 <_svfiprintf_r+0xd4>
 800c144:	2300      	movs	r3, #0
 800c146:	3401      	adds	r4, #1
 800c148:	9305      	str	r3, [sp, #20]
 800c14a:	4619      	mov	r1, r3
 800c14c:	f04f 0c0a 	mov.w	ip, #10
 800c150:	4620      	mov	r0, r4
 800c152:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c156:	3a30      	subs	r2, #48	; 0x30
 800c158:	2a09      	cmp	r2, #9
 800c15a:	d903      	bls.n	800c164 <_svfiprintf_r+0x1a8>
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d0c5      	beq.n	800c0ec <_svfiprintf_r+0x130>
 800c160:	9105      	str	r1, [sp, #20]
 800c162:	e7c3      	b.n	800c0ec <_svfiprintf_r+0x130>
 800c164:	fb0c 2101 	mla	r1, ip, r1, r2
 800c168:	4604      	mov	r4, r0
 800c16a:	2301      	movs	r3, #1
 800c16c:	e7f0      	b.n	800c150 <_svfiprintf_r+0x194>
 800c16e:	ab03      	add	r3, sp, #12
 800c170:	9300      	str	r3, [sp, #0]
 800c172:	462a      	mov	r2, r5
 800c174:	4b0f      	ldr	r3, [pc, #60]	; (800c1b4 <_svfiprintf_r+0x1f8>)
 800c176:	a904      	add	r1, sp, #16
 800c178:	4638      	mov	r0, r7
 800c17a:	f7fc fa27 	bl	80085cc <_printf_float>
 800c17e:	1c42      	adds	r2, r0, #1
 800c180:	4606      	mov	r6, r0
 800c182:	d1d6      	bne.n	800c132 <_svfiprintf_r+0x176>
 800c184:	89ab      	ldrh	r3, [r5, #12]
 800c186:	065b      	lsls	r3, r3, #25
 800c188:	f53f af2c 	bmi.w	800bfe4 <_svfiprintf_r+0x28>
 800c18c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c18e:	b01d      	add	sp, #116	; 0x74
 800c190:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c194:	ab03      	add	r3, sp, #12
 800c196:	9300      	str	r3, [sp, #0]
 800c198:	462a      	mov	r2, r5
 800c19a:	4b06      	ldr	r3, [pc, #24]	; (800c1b4 <_svfiprintf_r+0x1f8>)
 800c19c:	a904      	add	r1, sp, #16
 800c19e:	4638      	mov	r0, r7
 800c1a0:	f7fc fcb8 	bl	8008b14 <_printf_i>
 800c1a4:	e7eb      	b.n	800c17e <_svfiprintf_r+0x1c2>
 800c1a6:	bf00      	nop
 800c1a8:	0800d344 	.word	0x0800d344
 800c1ac:	0800d34e 	.word	0x0800d34e
 800c1b0:	080085cd 	.word	0x080085cd
 800c1b4:	0800bf05 	.word	0x0800bf05
 800c1b8:	0800d34a 	.word	0x0800d34a
 800c1bc:	00000000 	.word	0x00000000

0800c1c0 <nan>:
 800c1c0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c1c8 <nan+0x8>
 800c1c4:	4770      	bx	lr
 800c1c6:	bf00      	nop
 800c1c8:	00000000 	.word	0x00000000
 800c1cc:	7ff80000 	.word	0x7ff80000

0800c1d0 <_sbrk_r>:
 800c1d0:	b538      	push	{r3, r4, r5, lr}
 800c1d2:	4d06      	ldr	r5, [pc, #24]	; (800c1ec <_sbrk_r+0x1c>)
 800c1d4:	2300      	movs	r3, #0
 800c1d6:	4604      	mov	r4, r0
 800c1d8:	4608      	mov	r0, r1
 800c1da:	602b      	str	r3, [r5, #0]
 800c1dc:	f7f7 fbc4 	bl	8003968 <_sbrk>
 800c1e0:	1c43      	adds	r3, r0, #1
 800c1e2:	d102      	bne.n	800c1ea <_sbrk_r+0x1a>
 800c1e4:	682b      	ldr	r3, [r5, #0]
 800c1e6:	b103      	cbz	r3, 800c1ea <_sbrk_r+0x1a>
 800c1e8:	6023      	str	r3, [r4, #0]
 800c1ea:	bd38      	pop	{r3, r4, r5, pc}
 800c1ec:	20000670 	.word	0x20000670

0800c1f0 <strncmp>:
 800c1f0:	b510      	push	{r4, lr}
 800c1f2:	b17a      	cbz	r2, 800c214 <strncmp+0x24>
 800c1f4:	4603      	mov	r3, r0
 800c1f6:	3901      	subs	r1, #1
 800c1f8:	1884      	adds	r4, r0, r2
 800c1fa:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c1fe:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c202:	4290      	cmp	r0, r2
 800c204:	d101      	bne.n	800c20a <strncmp+0x1a>
 800c206:	42a3      	cmp	r3, r4
 800c208:	d101      	bne.n	800c20e <strncmp+0x1e>
 800c20a:	1a80      	subs	r0, r0, r2
 800c20c:	bd10      	pop	{r4, pc}
 800c20e:	2800      	cmp	r0, #0
 800c210:	d1f3      	bne.n	800c1fa <strncmp+0xa>
 800c212:	e7fa      	b.n	800c20a <strncmp+0x1a>
 800c214:	4610      	mov	r0, r2
 800c216:	e7f9      	b.n	800c20c <strncmp+0x1c>

0800c218 <__ascii_wctomb>:
 800c218:	b149      	cbz	r1, 800c22e <__ascii_wctomb+0x16>
 800c21a:	2aff      	cmp	r2, #255	; 0xff
 800c21c:	bf85      	ittet	hi
 800c21e:	238a      	movhi	r3, #138	; 0x8a
 800c220:	6003      	strhi	r3, [r0, #0]
 800c222:	700a      	strbls	r2, [r1, #0]
 800c224:	f04f 30ff 	movhi.w	r0, #4294967295
 800c228:	bf98      	it	ls
 800c22a:	2001      	movls	r0, #1
 800c22c:	4770      	bx	lr
 800c22e:	4608      	mov	r0, r1
 800c230:	4770      	bx	lr
	...

0800c234 <__assert_func>:
 800c234:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c236:	4614      	mov	r4, r2
 800c238:	461a      	mov	r2, r3
 800c23a:	4b09      	ldr	r3, [pc, #36]	; (800c260 <__assert_func+0x2c>)
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	4605      	mov	r5, r0
 800c240:	68d8      	ldr	r0, [r3, #12]
 800c242:	b14c      	cbz	r4, 800c258 <__assert_func+0x24>
 800c244:	4b07      	ldr	r3, [pc, #28]	; (800c264 <__assert_func+0x30>)
 800c246:	9100      	str	r1, [sp, #0]
 800c248:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c24c:	4906      	ldr	r1, [pc, #24]	; (800c268 <__assert_func+0x34>)
 800c24e:	462b      	mov	r3, r5
 800c250:	f000 f80e 	bl	800c270 <fiprintf>
 800c254:	f000 fa8c 	bl	800c770 <abort>
 800c258:	4b04      	ldr	r3, [pc, #16]	; (800c26c <__assert_func+0x38>)
 800c25a:	461c      	mov	r4, r3
 800c25c:	e7f3      	b.n	800c246 <__assert_func+0x12>
 800c25e:	bf00      	nop
 800c260:	20000018 	.word	0x20000018
 800c264:	0800d355 	.word	0x0800d355
 800c268:	0800d362 	.word	0x0800d362
 800c26c:	0800d390 	.word	0x0800d390

0800c270 <fiprintf>:
 800c270:	b40e      	push	{r1, r2, r3}
 800c272:	b503      	push	{r0, r1, lr}
 800c274:	4601      	mov	r1, r0
 800c276:	ab03      	add	r3, sp, #12
 800c278:	4805      	ldr	r0, [pc, #20]	; (800c290 <fiprintf+0x20>)
 800c27a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c27e:	6800      	ldr	r0, [r0, #0]
 800c280:	9301      	str	r3, [sp, #4]
 800c282:	f000 f885 	bl	800c390 <_vfiprintf_r>
 800c286:	b002      	add	sp, #8
 800c288:	f85d eb04 	ldr.w	lr, [sp], #4
 800c28c:	b003      	add	sp, #12
 800c28e:	4770      	bx	lr
 800c290:	20000018 	.word	0x20000018

0800c294 <memmove>:
 800c294:	4288      	cmp	r0, r1
 800c296:	b510      	push	{r4, lr}
 800c298:	eb01 0402 	add.w	r4, r1, r2
 800c29c:	d902      	bls.n	800c2a4 <memmove+0x10>
 800c29e:	4284      	cmp	r4, r0
 800c2a0:	4623      	mov	r3, r4
 800c2a2:	d807      	bhi.n	800c2b4 <memmove+0x20>
 800c2a4:	1e43      	subs	r3, r0, #1
 800c2a6:	42a1      	cmp	r1, r4
 800c2a8:	d008      	beq.n	800c2bc <memmove+0x28>
 800c2aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c2ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c2b2:	e7f8      	b.n	800c2a6 <memmove+0x12>
 800c2b4:	4402      	add	r2, r0
 800c2b6:	4601      	mov	r1, r0
 800c2b8:	428a      	cmp	r2, r1
 800c2ba:	d100      	bne.n	800c2be <memmove+0x2a>
 800c2bc:	bd10      	pop	{r4, pc}
 800c2be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c2c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c2c6:	e7f7      	b.n	800c2b8 <memmove+0x24>

0800c2c8 <__malloc_lock>:
 800c2c8:	4801      	ldr	r0, [pc, #4]	; (800c2d0 <__malloc_lock+0x8>)
 800c2ca:	f000 bc11 	b.w	800caf0 <__retarget_lock_acquire_recursive>
 800c2ce:	bf00      	nop
 800c2d0:	20000674 	.word	0x20000674

0800c2d4 <__malloc_unlock>:
 800c2d4:	4801      	ldr	r0, [pc, #4]	; (800c2dc <__malloc_unlock+0x8>)
 800c2d6:	f000 bc0c 	b.w	800caf2 <__retarget_lock_release_recursive>
 800c2da:	bf00      	nop
 800c2dc:	20000674 	.word	0x20000674

0800c2e0 <_realloc_r>:
 800c2e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2e4:	4680      	mov	r8, r0
 800c2e6:	4614      	mov	r4, r2
 800c2e8:	460e      	mov	r6, r1
 800c2ea:	b921      	cbnz	r1, 800c2f6 <_realloc_r+0x16>
 800c2ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c2f0:	4611      	mov	r1, r2
 800c2f2:	f7ff bd93 	b.w	800be1c <_malloc_r>
 800c2f6:	b92a      	cbnz	r2, 800c304 <_realloc_r+0x24>
 800c2f8:	f7ff fd24 	bl	800bd44 <_free_r>
 800c2fc:	4625      	mov	r5, r4
 800c2fe:	4628      	mov	r0, r5
 800c300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c304:	f000 fc5c 	bl	800cbc0 <_malloc_usable_size_r>
 800c308:	4284      	cmp	r4, r0
 800c30a:	4607      	mov	r7, r0
 800c30c:	d802      	bhi.n	800c314 <_realloc_r+0x34>
 800c30e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c312:	d812      	bhi.n	800c33a <_realloc_r+0x5a>
 800c314:	4621      	mov	r1, r4
 800c316:	4640      	mov	r0, r8
 800c318:	f7ff fd80 	bl	800be1c <_malloc_r>
 800c31c:	4605      	mov	r5, r0
 800c31e:	2800      	cmp	r0, #0
 800c320:	d0ed      	beq.n	800c2fe <_realloc_r+0x1e>
 800c322:	42bc      	cmp	r4, r7
 800c324:	4622      	mov	r2, r4
 800c326:	4631      	mov	r1, r6
 800c328:	bf28      	it	cs
 800c32a:	463a      	movcs	r2, r7
 800c32c:	f7ff f824 	bl	800b378 <memcpy>
 800c330:	4631      	mov	r1, r6
 800c332:	4640      	mov	r0, r8
 800c334:	f7ff fd06 	bl	800bd44 <_free_r>
 800c338:	e7e1      	b.n	800c2fe <_realloc_r+0x1e>
 800c33a:	4635      	mov	r5, r6
 800c33c:	e7df      	b.n	800c2fe <_realloc_r+0x1e>

0800c33e <__sfputc_r>:
 800c33e:	6893      	ldr	r3, [r2, #8]
 800c340:	3b01      	subs	r3, #1
 800c342:	2b00      	cmp	r3, #0
 800c344:	b410      	push	{r4}
 800c346:	6093      	str	r3, [r2, #8]
 800c348:	da08      	bge.n	800c35c <__sfputc_r+0x1e>
 800c34a:	6994      	ldr	r4, [r2, #24]
 800c34c:	42a3      	cmp	r3, r4
 800c34e:	db01      	blt.n	800c354 <__sfputc_r+0x16>
 800c350:	290a      	cmp	r1, #10
 800c352:	d103      	bne.n	800c35c <__sfputc_r+0x1e>
 800c354:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c358:	f000 b94a 	b.w	800c5f0 <__swbuf_r>
 800c35c:	6813      	ldr	r3, [r2, #0]
 800c35e:	1c58      	adds	r0, r3, #1
 800c360:	6010      	str	r0, [r2, #0]
 800c362:	7019      	strb	r1, [r3, #0]
 800c364:	4608      	mov	r0, r1
 800c366:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c36a:	4770      	bx	lr

0800c36c <__sfputs_r>:
 800c36c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c36e:	4606      	mov	r6, r0
 800c370:	460f      	mov	r7, r1
 800c372:	4614      	mov	r4, r2
 800c374:	18d5      	adds	r5, r2, r3
 800c376:	42ac      	cmp	r4, r5
 800c378:	d101      	bne.n	800c37e <__sfputs_r+0x12>
 800c37a:	2000      	movs	r0, #0
 800c37c:	e007      	b.n	800c38e <__sfputs_r+0x22>
 800c37e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c382:	463a      	mov	r2, r7
 800c384:	4630      	mov	r0, r6
 800c386:	f7ff ffda 	bl	800c33e <__sfputc_r>
 800c38a:	1c43      	adds	r3, r0, #1
 800c38c:	d1f3      	bne.n	800c376 <__sfputs_r+0xa>
 800c38e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c390 <_vfiprintf_r>:
 800c390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c394:	460d      	mov	r5, r1
 800c396:	b09d      	sub	sp, #116	; 0x74
 800c398:	4614      	mov	r4, r2
 800c39a:	4698      	mov	r8, r3
 800c39c:	4606      	mov	r6, r0
 800c39e:	b118      	cbz	r0, 800c3a8 <_vfiprintf_r+0x18>
 800c3a0:	6983      	ldr	r3, [r0, #24]
 800c3a2:	b90b      	cbnz	r3, 800c3a8 <_vfiprintf_r+0x18>
 800c3a4:	f000 fb06 	bl	800c9b4 <__sinit>
 800c3a8:	4b89      	ldr	r3, [pc, #548]	; (800c5d0 <_vfiprintf_r+0x240>)
 800c3aa:	429d      	cmp	r5, r3
 800c3ac:	d11b      	bne.n	800c3e6 <_vfiprintf_r+0x56>
 800c3ae:	6875      	ldr	r5, [r6, #4]
 800c3b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c3b2:	07d9      	lsls	r1, r3, #31
 800c3b4:	d405      	bmi.n	800c3c2 <_vfiprintf_r+0x32>
 800c3b6:	89ab      	ldrh	r3, [r5, #12]
 800c3b8:	059a      	lsls	r2, r3, #22
 800c3ba:	d402      	bmi.n	800c3c2 <_vfiprintf_r+0x32>
 800c3bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c3be:	f000 fb97 	bl	800caf0 <__retarget_lock_acquire_recursive>
 800c3c2:	89ab      	ldrh	r3, [r5, #12]
 800c3c4:	071b      	lsls	r3, r3, #28
 800c3c6:	d501      	bpl.n	800c3cc <_vfiprintf_r+0x3c>
 800c3c8:	692b      	ldr	r3, [r5, #16]
 800c3ca:	b9eb      	cbnz	r3, 800c408 <_vfiprintf_r+0x78>
 800c3cc:	4629      	mov	r1, r5
 800c3ce:	4630      	mov	r0, r6
 800c3d0:	f000 f960 	bl	800c694 <__swsetup_r>
 800c3d4:	b1c0      	cbz	r0, 800c408 <_vfiprintf_r+0x78>
 800c3d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c3d8:	07dc      	lsls	r4, r3, #31
 800c3da:	d50e      	bpl.n	800c3fa <_vfiprintf_r+0x6a>
 800c3dc:	f04f 30ff 	mov.w	r0, #4294967295
 800c3e0:	b01d      	add	sp, #116	; 0x74
 800c3e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3e6:	4b7b      	ldr	r3, [pc, #492]	; (800c5d4 <_vfiprintf_r+0x244>)
 800c3e8:	429d      	cmp	r5, r3
 800c3ea:	d101      	bne.n	800c3f0 <_vfiprintf_r+0x60>
 800c3ec:	68b5      	ldr	r5, [r6, #8]
 800c3ee:	e7df      	b.n	800c3b0 <_vfiprintf_r+0x20>
 800c3f0:	4b79      	ldr	r3, [pc, #484]	; (800c5d8 <_vfiprintf_r+0x248>)
 800c3f2:	429d      	cmp	r5, r3
 800c3f4:	bf08      	it	eq
 800c3f6:	68f5      	ldreq	r5, [r6, #12]
 800c3f8:	e7da      	b.n	800c3b0 <_vfiprintf_r+0x20>
 800c3fa:	89ab      	ldrh	r3, [r5, #12]
 800c3fc:	0598      	lsls	r0, r3, #22
 800c3fe:	d4ed      	bmi.n	800c3dc <_vfiprintf_r+0x4c>
 800c400:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c402:	f000 fb76 	bl	800caf2 <__retarget_lock_release_recursive>
 800c406:	e7e9      	b.n	800c3dc <_vfiprintf_r+0x4c>
 800c408:	2300      	movs	r3, #0
 800c40a:	9309      	str	r3, [sp, #36]	; 0x24
 800c40c:	2320      	movs	r3, #32
 800c40e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c412:	f8cd 800c 	str.w	r8, [sp, #12]
 800c416:	2330      	movs	r3, #48	; 0x30
 800c418:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c5dc <_vfiprintf_r+0x24c>
 800c41c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c420:	f04f 0901 	mov.w	r9, #1
 800c424:	4623      	mov	r3, r4
 800c426:	469a      	mov	sl, r3
 800c428:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c42c:	b10a      	cbz	r2, 800c432 <_vfiprintf_r+0xa2>
 800c42e:	2a25      	cmp	r2, #37	; 0x25
 800c430:	d1f9      	bne.n	800c426 <_vfiprintf_r+0x96>
 800c432:	ebba 0b04 	subs.w	fp, sl, r4
 800c436:	d00b      	beq.n	800c450 <_vfiprintf_r+0xc0>
 800c438:	465b      	mov	r3, fp
 800c43a:	4622      	mov	r2, r4
 800c43c:	4629      	mov	r1, r5
 800c43e:	4630      	mov	r0, r6
 800c440:	f7ff ff94 	bl	800c36c <__sfputs_r>
 800c444:	3001      	adds	r0, #1
 800c446:	f000 80aa 	beq.w	800c59e <_vfiprintf_r+0x20e>
 800c44a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c44c:	445a      	add	r2, fp
 800c44e:	9209      	str	r2, [sp, #36]	; 0x24
 800c450:	f89a 3000 	ldrb.w	r3, [sl]
 800c454:	2b00      	cmp	r3, #0
 800c456:	f000 80a2 	beq.w	800c59e <_vfiprintf_r+0x20e>
 800c45a:	2300      	movs	r3, #0
 800c45c:	f04f 32ff 	mov.w	r2, #4294967295
 800c460:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c464:	f10a 0a01 	add.w	sl, sl, #1
 800c468:	9304      	str	r3, [sp, #16]
 800c46a:	9307      	str	r3, [sp, #28]
 800c46c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c470:	931a      	str	r3, [sp, #104]	; 0x68
 800c472:	4654      	mov	r4, sl
 800c474:	2205      	movs	r2, #5
 800c476:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c47a:	4858      	ldr	r0, [pc, #352]	; (800c5dc <_vfiprintf_r+0x24c>)
 800c47c:	f7f3 fed0 	bl	8000220 <memchr>
 800c480:	9a04      	ldr	r2, [sp, #16]
 800c482:	b9d8      	cbnz	r0, 800c4bc <_vfiprintf_r+0x12c>
 800c484:	06d1      	lsls	r1, r2, #27
 800c486:	bf44      	itt	mi
 800c488:	2320      	movmi	r3, #32
 800c48a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c48e:	0713      	lsls	r3, r2, #28
 800c490:	bf44      	itt	mi
 800c492:	232b      	movmi	r3, #43	; 0x2b
 800c494:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c498:	f89a 3000 	ldrb.w	r3, [sl]
 800c49c:	2b2a      	cmp	r3, #42	; 0x2a
 800c49e:	d015      	beq.n	800c4cc <_vfiprintf_r+0x13c>
 800c4a0:	9a07      	ldr	r2, [sp, #28]
 800c4a2:	4654      	mov	r4, sl
 800c4a4:	2000      	movs	r0, #0
 800c4a6:	f04f 0c0a 	mov.w	ip, #10
 800c4aa:	4621      	mov	r1, r4
 800c4ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c4b0:	3b30      	subs	r3, #48	; 0x30
 800c4b2:	2b09      	cmp	r3, #9
 800c4b4:	d94e      	bls.n	800c554 <_vfiprintf_r+0x1c4>
 800c4b6:	b1b0      	cbz	r0, 800c4e6 <_vfiprintf_r+0x156>
 800c4b8:	9207      	str	r2, [sp, #28]
 800c4ba:	e014      	b.n	800c4e6 <_vfiprintf_r+0x156>
 800c4bc:	eba0 0308 	sub.w	r3, r0, r8
 800c4c0:	fa09 f303 	lsl.w	r3, r9, r3
 800c4c4:	4313      	orrs	r3, r2
 800c4c6:	9304      	str	r3, [sp, #16]
 800c4c8:	46a2      	mov	sl, r4
 800c4ca:	e7d2      	b.n	800c472 <_vfiprintf_r+0xe2>
 800c4cc:	9b03      	ldr	r3, [sp, #12]
 800c4ce:	1d19      	adds	r1, r3, #4
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	9103      	str	r1, [sp, #12]
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	bfbb      	ittet	lt
 800c4d8:	425b      	neglt	r3, r3
 800c4da:	f042 0202 	orrlt.w	r2, r2, #2
 800c4de:	9307      	strge	r3, [sp, #28]
 800c4e0:	9307      	strlt	r3, [sp, #28]
 800c4e2:	bfb8      	it	lt
 800c4e4:	9204      	strlt	r2, [sp, #16]
 800c4e6:	7823      	ldrb	r3, [r4, #0]
 800c4e8:	2b2e      	cmp	r3, #46	; 0x2e
 800c4ea:	d10c      	bne.n	800c506 <_vfiprintf_r+0x176>
 800c4ec:	7863      	ldrb	r3, [r4, #1]
 800c4ee:	2b2a      	cmp	r3, #42	; 0x2a
 800c4f0:	d135      	bne.n	800c55e <_vfiprintf_r+0x1ce>
 800c4f2:	9b03      	ldr	r3, [sp, #12]
 800c4f4:	1d1a      	adds	r2, r3, #4
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	9203      	str	r2, [sp, #12]
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	bfb8      	it	lt
 800c4fe:	f04f 33ff 	movlt.w	r3, #4294967295
 800c502:	3402      	adds	r4, #2
 800c504:	9305      	str	r3, [sp, #20]
 800c506:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c5ec <_vfiprintf_r+0x25c>
 800c50a:	7821      	ldrb	r1, [r4, #0]
 800c50c:	2203      	movs	r2, #3
 800c50e:	4650      	mov	r0, sl
 800c510:	f7f3 fe86 	bl	8000220 <memchr>
 800c514:	b140      	cbz	r0, 800c528 <_vfiprintf_r+0x198>
 800c516:	2340      	movs	r3, #64	; 0x40
 800c518:	eba0 000a 	sub.w	r0, r0, sl
 800c51c:	fa03 f000 	lsl.w	r0, r3, r0
 800c520:	9b04      	ldr	r3, [sp, #16]
 800c522:	4303      	orrs	r3, r0
 800c524:	3401      	adds	r4, #1
 800c526:	9304      	str	r3, [sp, #16]
 800c528:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c52c:	482c      	ldr	r0, [pc, #176]	; (800c5e0 <_vfiprintf_r+0x250>)
 800c52e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c532:	2206      	movs	r2, #6
 800c534:	f7f3 fe74 	bl	8000220 <memchr>
 800c538:	2800      	cmp	r0, #0
 800c53a:	d03f      	beq.n	800c5bc <_vfiprintf_r+0x22c>
 800c53c:	4b29      	ldr	r3, [pc, #164]	; (800c5e4 <_vfiprintf_r+0x254>)
 800c53e:	bb1b      	cbnz	r3, 800c588 <_vfiprintf_r+0x1f8>
 800c540:	9b03      	ldr	r3, [sp, #12]
 800c542:	3307      	adds	r3, #7
 800c544:	f023 0307 	bic.w	r3, r3, #7
 800c548:	3308      	adds	r3, #8
 800c54a:	9303      	str	r3, [sp, #12]
 800c54c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c54e:	443b      	add	r3, r7
 800c550:	9309      	str	r3, [sp, #36]	; 0x24
 800c552:	e767      	b.n	800c424 <_vfiprintf_r+0x94>
 800c554:	fb0c 3202 	mla	r2, ip, r2, r3
 800c558:	460c      	mov	r4, r1
 800c55a:	2001      	movs	r0, #1
 800c55c:	e7a5      	b.n	800c4aa <_vfiprintf_r+0x11a>
 800c55e:	2300      	movs	r3, #0
 800c560:	3401      	adds	r4, #1
 800c562:	9305      	str	r3, [sp, #20]
 800c564:	4619      	mov	r1, r3
 800c566:	f04f 0c0a 	mov.w	ip, #10
 800c56a:	4620      	mov	r0, r4
 800c56c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c570:	3a30      	subs	r2, #48	; 0x30
 800c572:	2a09      	cmp	r2, #9
 800c574:	d903      	bls.n	800c57e <_vfiprintf_r+0x1ee>
 800c576:	2b00      	cmp	r3, #0
 800c578:	d0c5      	beq.n	800c506 <_vfiprintf_r+0x176>
 800c57a:	9105      	str	r1, [sp, #20]
 800c57c:	e7c3      	b.n	800c506 <_vfiprintf_r+0x176>
 800c57e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c582:	4604      	mov	r4, r0
 800c584:	2301      	movs	r3, #1
 800c586:	e7f0      	b.n	800c56a <_vfiprintf_r+0x1da>
 800c588:	ab03      	add	r3, sp, #12
 800c58a:	9300      	str	r3, [sp, #0]
 800c58c:	462a      	mov	r2, r5
 800c58e:	4b16      	ldr	r3, [pc, #88]	; (800c5e8 <_vfiprintf_r+0x258>)
 800c590:	a904      	add	r1, sp, #16
 800c592:	4630      	mov	r0, r6
 800c594:	f7fc f81a 	bl	80085cc <_printf_float>
 800c598:	4607      	mov	r7, r0
 800c59a:	1c78      	adds	r0, r7, #1
 800c59c:	d1d6      	bne.n	800c54c <_vfiprintf_r+0x1bc>
 800c59e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c5a0:	07d9      	lsls	r1, r3, #31
 800c5a2:	d405      	bmi.n	800c5b0 <_vfiprintf_r+0x220>
 800c5a4:	89ab      	ldrh	r3, [r5, #12]
 800c5a6:	059a      	lsls	r2, r3, #22
 800c5a8:	d402      	bmi.n	800c5b0 <_vfiprintf_r+0x220>
 800c5aa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c5ac:	f000 faa1 	bl	800caf2 <__retarget_lock_release_recursive>
 800c5b0:	89ab      	ldrh	r3, [r5, #12]
 800c5b2:	065b      	lsls	r3, r3, #25
 800c5b4:	f53f af12 	bmi.w	800c3dc <_vfiprintf_r+0x4c>
 800c5b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c5ba:	e711      	b.n	800c3e0 <_vfiprintf_r+0x50>
 800c5bc:	ab03      	add	r3, sp, #12
 800c5be:	9300      	str	r3, [sp, #0]
 800c5c0:	462a      	mov	r2, r5
 800c5c2:	4b09      	ldr	r3, [pc, #36]	; (800c5e8 <_vfiprintf_r+0x258>)
 800c5c4:	a904      	add	r1, sp, #16
 800c5c6:	4630      	mov	r0, r6
 800c5c8:	f7fc faa4 	bl	8008b14 <_printf_i>
 800c5cc:	e7e4      	b.n	800c598 <_vfiprintf_r+0x208>
 800c5ce:	bf00      	nop
 800c5d0:	0800d3b4 	.word	0x0800d3b4
 800c5d4:	0800d3d4 	.word	0x0800d3d4
 800c5d8:	0800d394 	.word	0x0800d394
 800c5dc:	0800d344 	.word	0x0800d344
 800c5e0:	0800d34e 	.word	0x0800d34e
 800c5e4:	080085cd 	.word	0x080085cd
 800c5e8:	0800c36d 	.word	0x0800c36d
 800c5ec:	0800d34a 	.word	0x0800d34a

0800c5f0 <__swbuf_r>:
 800c5f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5f2:	460e      	mov	r6, r1
 800c5f4:	4614      	mov	r4, r2
 800c5f6:	4605      	mov	r5, r0
 800c5f8:	b118      	cbz	r0, 800c602 <__swbuf_r+0x12>
 800c5fa:	6983      	ldr	r3, [r0, #24]
 800c5fc:	b90b      	cbnz	r3, 800c602 <__swbuf_r+0x12>
 800c5fe:	f000 f9d9 	bl	800c9b4 <__sinit>
 800c602:	4b21      	ldr	r3, [pc, #132]	; (800c688 <__swbuf_r+0x98>)
 800c604:	429c      	cmp	r4, r3
 800c606:	d12b      	bne.n	800c660 <__swbuf_r+0x70>
 800c608:	686c      	ldr	r4, [r5, #4]
 800c60a:	69a3      	ldr	r3, [r4, #24]
 800c60c:	60a3      	str	r3, [r4, #8]
 800c60e:	89a3      	ldrh	r3, [r4, #12]
 800c610:	071a      	lsls	r2, r3, #28
 800c612:	d52f      	bpl.n	800c674 <__swbuf_r+0x84>
 800c614:	6923      	ldr	r3, [r4, #16]
 800c616:	b36b      	cbz	r3, 800c674 <__swbuf_r+0x84>
 800c618:	6923      	ldr	r3, [r4, #16]
 800c61a:	6820      	ldr	r0, [r4, #0]
 800c61c:	1ac0      	subs	r0, r0, r3
 800c61e:	6963      	ldr	r3, [r4, #20]
 800c620:	b2f6      	uxtb	r6, r6
 800c622:	4283      	cmp	r3, r0
 800c624:	4637      	mov	r7, r6
 800c626:	dc04      	bgt.n	800c632 <__swbuf_r+0x42>
 800c628:	4621      	mov	r1, r4
 800c62a:	4628      	mov	r0, r5
 800c62c:	f000 f92e 	bl	800c88c <_fflush_r>
 800c630:	bb30      	cbnz	r0, 800c680 <__swbuf_r+0x90>
 800c632:	68a3      	ldr	r3, [r4, #8]
 800c634:	3b01      	subs	r3, #1
 800c636:	60a3      	str	r3, [r4, #8]
 800c638:	6823      	ldr	r3, [r4, #0]
 800c63a:	1c5a      	adds	r2, r3, #1
 800c63c:	6022      	str	r2, [r4, #0]
 800c63e:	701e      	strb	r6, [r3, #0]
 800c640:	6963      	ldr	r3, [r4, #20]
 800c642:	3001      	adds	r0, #1
 800c644:	4283      	cmp	r3, r0
 800c646:	d004      	beq.n	800c652 <__swbuf_r+0x62>
 800c648:	89a3      	ldrh	r3, [r4, #12]
 800c64a:	07db      	lsls	r3, r3, #31
 800c64c:	d506      	bpl.n	800c65c <__swbuf_r+0x6c>
 800c64e:	2e0a      	cmp	r6, #10
 800c650:	d104      	bne.n	800c65c <__swbuf_r+0x6c>
 800c652:	4621      	mov	r1, r4
 800c654:	4628      	mov	r0, r5
 800c656:	f000 f919 	bl	800c88c <_fflush_r>
 800c65a:	b988      	cbnz	r0, 800c680 <__swbuf_r+0x90>
 800c65c:	4638      	mov	r0, r7
 800c65e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c660:	4b0a      	ldr	r3, [pc, #40]	; (800c68c <__swbuf_r+0x9c>)
 800c662:	429c      	cmp	r4, r3
 800c664:	d101      	bne.n	800c66a <__swbuf_r+0x7a>
 800c666:	68ac      	ldr	r4, [r5, #8]
 800c668:	e7cf      	b.n	800c60a <__swbuf_r+0x1a>
 800c66a:	4b09      	ldr	r3, [pc, #36]	; (800c690 <__swbuf_r+0xa0>)
 800c66c:	429c      	cmp	r4, r3
 800c66e:	bf08      	it	eq
 800c670:	68ec      	ldreq	r4, [r5, #12]
 800c672:	e7ca      	b.n	800c60a <__swbuf_r+0x1a>
 800c674:	4621      	mov	r1, r4
 800c676:	4628      	mov	r0, r5
 800c678:	f000 f80c 	bl	800c694 <__swsetup_r>
 800c67c:	2800      	cmp	r0, #0
 800c67e:	d0cb      	beq.n	800c618 <__swbuf_r+0x28>
 800c680:	f04f 37ff 	mov.w	r7, #4294967295
 800c684:	e7ea      	b.n	800c65c <__swbuf_r+0x6c>
 800c686:	bf00      	nop
 800c688:	0800d3b4 	.word	0x0800d3b4
 800c68c:	0800d3d4 	.word	0x0800d3d4
 800c690:	0800d394 	.word	0x0800d394

0800c694 <__swsetup_r>:
 800c694:	4b32      	ldr	r3, [pc, #200]	; (800c760 <__swsetup_r+0xcc>)
 800c696:	b570      	push	{r4, r5, r6, lr}
 800c698:	681d      	ldr	r5, [r3, #0]
 800c69a:	4606      	mov	r6, r0
 800c69c:	460c      	mov	r4, r1
 800c69e:	b125      	cbz	r5, 800c6aa <__swsetup_r+0x16>
 800c6a0:	69ab      	ldr	r3, [r5, #24]
 800c6a2:	b913      	cbnz	r3, 800c6aa <__swsetup_r+0x16>
 800c6a4:	4628      	mov	r0, r5
 800c6a6:	f000 f985 	bl	800c9b4 <__sinit>
 800c6aa:	4b2e      	ldr	r3, [pc, #184]	; (800c764 <__swsetup_r+0xd0>)
 800c6ac:	429c      	cmp	r4, r3
 800c6ae:	d10f      	bne.n	800c6d0 <__swsetup_r+0x3c>
 800c6b0:	686c      	ldr	r4, [r5, #4]
 800c6b2:	89a3      	ldrh	r3, [r4, #12]
 800c6b4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c6b8:	0719      	lsls	r1, r3, #28
 800c6ba:	d42c      	bmi.n	800c716 <__swsetup_r+0x82>
 800c6bc:	06dd      	lsls	r5, r3, #27
 800c6be:	d411      	bmi.n	800c6e4 <__swsetup_r+0x50>
 800c6c0:	2309      	movs	r3, #9
 800c6c2:	6033      	str	r3, [r6, #0]
 800c6c4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c6c8:	81a3      	strh	r3, [r4, #12]
 800c6ca:	f04f 30ff 	mov.w	r0, #4294967295
 800c6ce:	e03e      	b.n	800c74e <__swsetup_r+0xba>
 800c6d0:	4b25      	ldr	r3, [pc, #148]	; (800c768 <__swsetup_r+0xd4>)
 800c6d2:	429c      	cmp	r4, r3
 800c6d4:	d101      	bne.n	800c6da <__swsetup_r+0x46>
 800c6d6:	68ac      	ldr	r4, [r5, #8]
 800c6d8:	e7eb      	b.n	800c6b2 <__swsetup_r+0x1e>
 800c6da:	4b24      	ldr	r3, [pc, #144]	; (800c76c <__swsetup_r+0xd8>)
 800c6dc:	429c      	cmp	r4, r3
 800c6de:	bf08      	it	eq
 800c6e0:	68ec      	ldreq	r4, [r5, #12]
 800c6e2:	e7e6      	b.n	800c6b2 <__swsetup_r+0x1e>
 800c6e4:	0758      	lsls	r0, r3, #29
 800c6e6:	d512      	bpl.n	800c70e <__swsetup_r+0x7a>
 800c6e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c6ea:	b141      	cbz	r1, 800c6fe <__swsetup_r+0x6a>
 800c6ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c6f0:	4299      	cmp	r1, r3
 800c6f2:	d002      	beq.n	800c6fa <__swsetup_r+0x66>
 800c6f4:	4630      	mov	r0, r6
 800c6f6:	f7ff fb25 	bl	800bd44 <_free_r>
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	6363      	str	r3, [r4, #52]	; 0x34
 800c6fe:	89a3      	ldrh	r3, [r4, #12]
 800c700:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c704:	81a3      	strh	r3, [r4, #12]
 800c706:	2300      	movs	r3, #0
 800c708:	6063      	str	r3, [r4, #4]
 800c70a:	6923      	ldr	r3, [r4, #16]
 800c70c:	6023      	str	r3, [r4, #0]
 800c70e:	89a3      	ldrh	r3, [r4, #12]
 800c710:	f043 0308 	orr.w	r3, r3, #8
 800c714:	81a3      	strh	r3, [r4, #12]
 800c716:	6923      	ldr	r3, [r4, #16]
 800c718:	b94b      	cbnz	r3, 800c72e <__swsetup_r+0x9a>
 800c71a:	89a3      	ldrh	r3, [r4, #12]
 800c71c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c720:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c724:	d003      	beq.n	800c72e <__swsetup_r+0x9a>
 800c726:	4621      	mov	r1, r4
 800c728:	4630      	mov	r0, r6
 800c72a:	f000 fa09 	bl	800cb40 <__smakebuf_r>
 800c72e:	89a0      	ldrh	r0, [r4, #12]
 800c730:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c734:	f010 0301 	ands.w	r3, r0, #1
 800c738:	d00a      	beq.n	800c750 <__swsetup_r+0xbc>
 800c73a:	2300      	movs	r3, #0
 800c73c:	60a3      	str	r3, [r4, #8]
 800c73e:	6963      	ldr	r3, [r4, #20]
 800c740:	425b      	negs	r3, r3
 800c742:	61a3      	str	r3, [r4, #24]
 800c744:	6923      	ldr	r3, [r4, #16]
 800c746:	b943      	cbnz	r3, 800c75a <__swsetup_r+0xc6>
 800c748:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c74c:	d1ba      	bne.n	800c6c4 <__swsetup_r+0x30>
 800c74e:	bd70      	pop	{r4, r5, r6, pc}
 800c750:	0781      	lsls	r1, r0, #30
 800c752:	bf58      	it	pl
 800c754:	6963      	ldrpl	r3, [r4, #20]
 800c756:	60a3      	str	r3, [r4, #8]
 800c758:	e7f4      	b.n	800c744 <__swsetup_r+0xb0>
 800c75a:	2000      	movs	r0, #0
 800c75c:	e7f7      	b.n	800c74e <__swsetup_r+0xba>
 800c75e:	bf00      	nop
 800c760:	20000018 	.word	0x20000018
 800c764:	0800d3b4 	.word	0x0800d3b4
 800c768:	0800d3d4 	.word	0x0800d3d4
 800c76c:	0800d394 	.word	0x0800d394

0800c770 <abort>:
 800c770:	b508      	push	{r3, lr}
 800c772:	2006      	movs	r0, #6
 800c774:	f000 fa54 	bl	800cc20 <raise>
 800c778:	2001      	movs	r0, #1
 800c77a:	f7f7 f899 	bl	80038b0 <_exit>
	...

0800c780 <__sflush_r>:
 800c780:	898a      	ldrh	r2, [r1, #12]
 800c782:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c786:	4605      	mov	r5, r0
 800c788:	0710      	lsls	r0, r2, #28
 800c78a:	460c      	mov	r4, r1
 800c78c:	d458      	bmi.n	800c840 <__sflush_r+0xc0>
 800c78e:	684b      	ldr	r3, [r1, #4]
 800c790:	2b00      	cmp	r3, #0
 800c792:	dc05      	bgt.n	800c7a0 <__sflush_r+0x20>
 800c794:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c796:	2b00      	cmp	r3, #0
 800c798:	dc02      	bgt.n	800c7a0 <__sflush_r+0x20>
 800c79a:	2000      	movs	r0, #0
 800c79c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c7a2:	2e00      	cmp	r6, #0
 800c7a4:	d0f9      	beq.n	800c79a <__sflush_r+0x1a>
 800c7a6:	2300      	movs	r3, #0
 800c7a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c7ac:	682f      	ldr	r7, [r5, #0]
 800c7ae:	602b      	str	r3, [r5, #0]
 800c7b0:	d032      	beq.n	800c818 <__sflush_r+0x98>
 800c7b2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c7b4:	89a3      	ldrh	r3, [r4, #12]
 800c7b6:	075a      	lsls	r2, r3, #29
 800c7b8:	d505      	bpl.n	800c7c6 <__sflush_r+0x46>
 800c7ba:	6863      	ldr	r3, [r4, #4]
 800c7bc:	1ac0      	subs	r0, r0, r3
 800c7be:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c7c0:	b10b      	cbz	r3, 800c7c6 <__sflush_r+0x46>
 800c7c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c7c4:	1ac0      	subs	r0, r0, r3
 800c7c6:	2300      	movs	r3, #0
 800c7c8:	4602      	mov	r2, r0
 800c7ca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c7cc:	6a21      	ldr	r1, [r4, #32]
 800c7ce:	4628      	mov	r0, r5
 800c7d0:	47b0      	blx	r6
 800c7d2:	1c43      	adds	r3, r0, #1
 800c7d4:	89a3      	ldrh	r3, [r4, #12]
 800c7d6:	d106      	bne.n	800c7e6 <__sflush_r+0x66>
 800c7d8:	6829      	ldr	r1, [r5, #0]
 800c7da:	291d      	cmp	r1, #29
 800c7dc:	d82c      	bhi.n	800c838 <__sflush_r+0xb8>
 800c7de:	4a2a      	ldr	r2, [pc, #168]	; (800c888 <__sflush_r+0x108>)
 800c7e0:	40ca      	lsrs	r2, r1
 800c7e2:	07d6      	lsls	r6, r2, #31
 800c7e4:	d528      	bpl.n	800c838 <__sflush_r+0xb8>
 800c7e6:	2200      	movs	r2, #0
 800c7e8:	6062      	str	r2, [r4, #4]
 800c7ea:	04d9      	lsls	r1, r3, #19
 800c7ec:	6922      	ldr	r2, [r4, #16]
 800c7ee:	6022      	str	r2, [r4, #0]
 800c7f0:	d504      	bpl.n	800c7fc <__sflush_r+0x7c>
 800c7f2:	1c42      	adds	r2, r0, #1
 800c7f4:	d101      	bne.n	800c7fa <__sflush_r+0x7a>
 800c7f6:	682b      	ldr	r3, [r5, #0]
 800c7f8:	b903      	cbnz	r3, 800c7fc <__sflush_r+0x7c>
 800c7fa:	6560      	str	r0, [r4, #84]	; 0x54
 800c7fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c7fe:	602f      	str	r7, [r5, #0]
 800c800:	2900      	cmp	r1, #0
 800c802:	d0ca      	beq.n	800c79a <__sflush_r+0x1a>
 800c804:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c808:	4299      	cmp	r1, r3
 800c80a:	d002      	beq.n	800c812 <__sflush_r+0x92>
 800c80c:	4628      	mov	r0, r5
 800c80e:	f7ff fa99 	bl	800bd44 <_free_r>
 800c812:	2000      	movs	r0, #0
 800c814:	6360      	str	r0, [r4, #52]	; 0x34
 800c816:	e7c1      	b.n	800c79c <__sflush_r+0x1c>
 800c818:	6a21      	ldr	r1, [r4, #32]
 800c81a:	2301      	movs	r3, #1
 800c81c:	4628      	mov	r0, r5
 800c81e:	47b0      	blx	r6
 800c820:	1c41      	adds	r1, r0, #1
 800c822:	d1c7      	bne.n	800c7b4 <__sflush_r+0x34>
 800c824:	682b      	ldr	r3, [r5, #0]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d0c4      	beq.n	800c7b4 <__sflush_r+0x34>
 800c82a:	2b1d      	cmp	r3, #29
 800c82c:	d001      	beq.n	800c832 <__sflush_r+0xb2>
 800c82e:	2b16      	cmp	r3, #22
 800c830:	d101      	bne.n	800c836 <__sflush_r+0xb6>
 800c832:	602f      	str	r7, [r5, #0]
 800c834:	e7b1      	b.n	800c79a <__sflush_r+0x1a>
 800c836:	89a3      	ldrh	r3, [r4, #12]
 800c838:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c83c:	81a3      	strh	r3, [r4, #12]
 800c83e:	e7ad      	b.n	800c79c <__sflush_r+0x1c>
 800c840:	690f      	ldr	r7, [r1, #16]
 800c842:	2f00      	cmp	r7, #0
 800c844:	d0a9      	beq.n	800c79a <__sflush_r+0x1a>
 800c846:	0793      	lsls	r3, r2, #30
 800c848:	680e      	ldr	r6, [r1, #0]
 800c84a:	bf08      	it	eq
 800c84c:	694b      	ldreq	r3, [r1, #20]
 800c84e:	600f      	str	r7, [r1, #0]
 800c850:	bf18      	it	ne
 800c852:	2300      	movne	r3, #0
 800c854:	eba6 0807 	sub.w	r8, r6, r7
 800c858:	608b      	str	r3, [r1, #8]
 800c85a:	f1b8 0f00 	cmp.w	r8, #0
 800c85e:	dd9c      	ble.n	800c79a <__sflush_r+0x1a>
 800c860:	6a21      	ldr	r1, [r4, #32]
 800c862:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c864:	4643      	mov	r3, r8
 800c866:	463a      	mov	r2, r7
 800c868:	4628      	mov	r0, r5
 800c86a:	47b0      	blx	r6
 800c86c:	2800      	cmp	r0, #0
 800c86e:	dc06      	bgt.n	800c87e <__sflush_r+0xfe>
 800c870:	89a3      	ldrh	r3, [r4, #12]
 800c872:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c876:	81a3      	strh	r3, [r4, #12]
 800c878:	f04f 30ff 	mov.w	r0, #4294967295
 800c87c:	e78e      	b.n	800c79c <__sflush_r+0x1c>
 800c87e:	4407      	add	r7, r0
 800c880:	eba8 0800 	sub.w	r8, r8, r0
 800c884:	e7e9      	b.n	800c85a <__sflush_r+0xda>
 800c886:	bf00      	nop
 800c888:	20400001 	.word	0x20400001

0800c88c <_fflush_r>:
 800c88c:	b538      	push	{r3, r4, r5, lr}
 800c88e:	690b      	ldr	r3, [r1, #16]
 800c890:	4605      	mov	r5, r0
 800c892:	460c      	mov	r4, r1
 800c894:	b913      	cbnz	r3, 800c89c <_fflush_r+0x10>
 800c896:	2500      	movs	r5, #0
 800c898:	4628      	mov	r0, r5
 800c89a:	bd38      	pop	{r3, r4, r5, pc}
 800c89c:	b118      	cbz	r0, 800c8a6 <_fflush_r+0x1a>
 800c89e:	6983      	ldr	r3, [r0, #24]
 800c8a0:	b90b      	cbnz	r3, 800c8a6 <_fflush_r+0x1a>
 800c8a2:	f000 f887 	bl	800c9b4 <__sinit>
 800c8a6:	4b14      	ldr	r3, [pc, #80]	; (800c8f8 <_fflush_r+0x6c>)
 800c8a8:	429c      	cmp	r4, r3
 800c8aa:	d11b      	bne.n	800c8e4 <_fflush_r+0x58>
 800c8ac:	686c      	ldr	r4, [r5, #4]
 800c8ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d0ef      	beq.n	800c896 <_fflush_r+0xa>
 800c8b6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c8b8:	07d0      	lsls	r0, r2, #31
 800c8ba:	d404      	bmi.n	800c8c6 <_fflush_r+0x3a>
 800c8bc:	0599      	lsls	r1, r3, #22
 800c8be:	d402      	bmi.n	800c8c6 <_fflush_r+0x3a>
 800c8c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c8c2:	f000 f915 	bl	800caf0 <__retarget_lock_acquire_recursive>
 800c8c6:	4628      	mov	r0, r5
 800c8c8:	4621      	mov	r1, r4
 800c8ca:	f7ff ff59 	bl	800c780 <__sflush_r>
 800c8ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c8d0:	07da      	lsls	r2, r3, #31
 800c8d2:	4605      	mov	r5, r0
 800c8d4:	d4e0      	bmi.n	800c898 <_fflush_r+0xc>
 800c8d6:	89a3      	ldrh	r3, [r4, #12]
 800c8d8:	059b      	lsls	r3, r3, #22
 800c8da:	d4dd      	bmi.n	800c898 <_fflush_r+0xc>
 800c8dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c8de:	f000 f908 	bl	800caf2 <__retarget_lock_release_recursive>
 800c8e2:	e7d9      	b.n	800c898 <_fflush_r+0xc>
 800c8e4:	4b05      	ldr	r3, [pc, #20]	; (800c8fc <_fflush_r+0x70>)
 800c8e6:	429c      	cmp	r4, r3
 800c8e8:	d101      	bne.n	800c8ee <_fflush_r+0x62>
 800c8ea:	68ac      	ldr	r4, [r5, #8]
 800c8ec:	e7df      	b.n	800c8ae <_fflush_r+0x22>
 800c8ee:	4b04      	ldr	r3, [pc, #16]	; (800c900 <_fflush_r+0x74>)
 800c8f0:	429c      	cmp	r4, r3
 800c8f2:	bf08      	it	eq
 800c8f4:	68ec      	ldreq	r4, [r5, #12]
 800c8f6:	e7da      	b.n	800c8ae <_fflush_r+0x22>
 800c8f8:	0800d3b4 	.word	0x0800d3b4
 800c8fc:	0800d3d4 	.word	0x0800d3d4
 800c900:	0800d394 	.word	0x0800d394

0800c904 <std>:
 800c904:	2300      	movs	r3, #0
 800c906:	b510      	push	{r4, lr}
 800c908:	4604      	mov	r4, r0
 800c90a:	e9c0 3300 	strd	r3, r3, [r0]
 800c90e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c912:	6083      	str	r3, [r0, #8]
 800c914:	8181      	strh	r1, [r0, #12]
 800c916:	6643      	str	r3, [r0, #100]	; 0x64
 800c918:	81c2      	strh	r2, [r0, #14]
 800c91a:	6183      	str	r3, [r0, #24]
 800c91c:	4619      	mov	r1, r3
 800c91e:	2208      	movs	r2, #8
 800c920:	305c      	adds	r0, #92	; 0x5c
 800c922:	f7fb fdab 	bl	800847c <memset>
 800c926:	4b05      	ldr	r3, [pc, #20]	; (800c93c <std+0x38>)
 800c928:	6263      	str	r3, [r4, #36]	; 0x24
 800c92a:	4b05      	ldr	r3, [pc, #20]	; (800c940 <std+0x3c>)
 800c92c:	62a3      	str	r3, [r4, #40]	; 0x28
 800c92e:	4b05      	ldr	r3, [pc, #20]	; (800c944 <std+0x40>)
 800c930:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c932:	4b05      	ldr	r3, [pc, #20]	; (800c948 <std+0x44>)
 800c934:	6224      	str	r4, [r4, #32]
 800c936:	6323      	str	r3, [r4, #48]	; 0x30
 800c938:	bd10      	pop	{r4, pc}
 800c93a:	bf00      	nop
 800c93c:	0800cc59 	.word	0x0800cc59
 800c940:	0800cc7b 	.word	0x0800cc7b
 800c944:	0800ccb3 	.word	0x0800ccb3
 800c948:	0800ccd7 	.word	0x0800ccd7

0800c94c <_cleanup_r>:
 800c94c:	4901      	ldr	r1, [pc, #4]	; (800c954 <_cleanup_r+0x8>)
 800c94e:	f000 b8af 	b.w	800cab0 <_fwalk_reent>
 800c952:	bf00      	nop
 800c954:	0800c88d 	.word	0x0800c88d

0800c958 <__sfmoreglue>:
 800c958:	b570      	push	{r4, r5, r6, lr}
 800c95a:	2268      	movs	r2, #104	; 0x68
 800c95c:	1e4d      	subs	r5, r1, #1
 800c95e:	4355      	muls	r5, r2
 800c960:	460e      	mov	r6, r1
 800c962:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c966:	f7ff fa59 	bl	800be1c <_malloc_r>
 800c96a:	4604      	mov	r4, r0
 800c96c:	b140      	cbz	r0, 800c980 <__sfmoreglue+0x28>
 800c96e:	2100      	movs	r1, #0
 800c970:	e9c0 1600 	strd	r1, r6, [r0]
 800c974:	300c      	adds	r0, #12
 800c976:	60a0      	str	r0, [r4, #8]
 800c978:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c97c:	f7fb fd7e 	bl	800847c <memset>
 800c980:	4620      	mov	r0, r4
 800c982:	bd70      	pop	{r4, r5, r6, pc}

0800c984 <__sfp_lock_acquire>:
 800c984:	4801      	ldr	r0, [pc, #4]	; (800c98c <__sfp_lock_acquire+0x8>)
 800c986:	f000 b8b3 	b.w	800caf0 <__retarget_lock_acquire_recursive>
 800c98a:	bf00      	nop
 800c98c:	20000675 	.word	0x20000675

0800c990 <__sfp_lock_release>:
 800c990:	4801      	ldr	r0, [pc, #4]	; (800c998 <__sfp_lock_release+0x8>)
 800c992:	f000 b8ae 	b.w	800caf2 <__retarget_lock_release_recursive>
 800c996:	bf00      	nop
 800c998:	20000675 	.word	0x20000675

0800c99c <__sinit_lock_acquire>:
 800c99c:	4801      	ldr	r0, [pc, #4]	; (800c9a4 <__sinit_lock_acquire+0x8>)
 800c99e:	f000 b8a7 	b.w	800caf0 <__retarget_lock_acquire_recursive>
 800c9a2:	bf00      	nop
 800c9a4:	20000676 	.word	0x20000676

0800c9a8 <__sinit_lock_release>:
 800c9a8:	4801      	ldr	r0, [pc, #4]	; (800c9b0 <__sinit_lock_release+0x8>)
 800c9aa:	f000 b8a2 	b.w	800caf2 <__retarget_lock_release_recursive>
 800c9ae:	bf00      	nop
 800c9b0:	20000676 	.word	0x20000676

0800c9b4 <__sinit>:
 800c9b4:	b510      	push	{r4, lr}
 800c9b6:	4604      	mov	r4, r0
 800c9b8:	f7ff fff0 	bl	800c99c <__sinit_lock_acquire>
 800c9bc:	69a3      	ldr	r3, [r4, #24]
 800c9be:	b11b      	cbz	r3, 800c9c8 <__sinit+0x14>
 800c9c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c9c4:	f7ff bff0 	b.w	800c9a8 <__sinit_lock_release>
 800c9c8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c9cc:	6523      	str	r3, [r4, #80]	; 0x50
 800c9ce:	4b13      	ldr	r3, [pc, #76]	; (800ca1c <__sinit+0x68>)
 800c9d0:	4a13      	ldr	r2, [pc, #76]	; (800ca20 <__sinit+0x6c>)
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	62a2      	str	r2, [r4, #40]	; 0x28
 800c9d6:	42a3      	cmp	r3, r4
 800c9d8:	bf04      	itt	eq
 800c9da:	2301      	moveq	r3, #1
 800c9dc:	61a3      	streq	r3, [r4, #24]
 800c9de:	4620      	mov	r0, r4
 800c9e0:	f000 f820 	bl	800ca24 <__sfp>
 800c9e4:	6060      	str	r0, [r4, #4]
 800c9e6:	4620      	mov	r0, r4
 800c9e8:	f000 f81c 	bl	800ca24 <__sfp>
 800c9ec:	60a0      	str	r0, [r4, #8]
 800c9ee:	4620      	mov	r0, r4
 800c9f0:	f000 f818 	bl	800ca24 <__sfp>
 800c9f4:	2200      	movs	r2, #0
 800c9f6:	60e0      	str	r0, [r4, #12]
 800c9f8:	2104      	movs	r1, #4
 800c9fa:	6860      	ldr	r0, [r4, #4]
 800c9fc:	f7ff ff82 	bl	800c904 <std>
 800ca00:	68a0      	ldr	r0, [r4, #8]
 800ca02:	2201      	movs	r2, #1
 800ca04:	2109      	movs	r1, #9
 800ca06:	f7ff ff7d 	bl	800c904 <std>
 800ca0a:	68e0      	ldr	r0, [r4, #12]
 800ca0c:	2202      	movs	r2, #2
 800ca0e:	2112      	movs	r1, #18
 800ca10:	f7ff ff78 	bl	800c904 <std>
 800ca14:	2301      	movs	r3, #1
 800ca16:	61a3      	str	r3, [r4, #24]
 800ca18:	e7d2      	b.n	800c9c0 <__sinit+0xc>
 800ca1a:	bf00      	nop
 800ca1c:	0800cf50 	.word	0x0800cf50
 800ca20:	0800c94d 	.word	0x0800c94d

0800ca24 <__sfp>:
 800ca24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca26:	4607      	mov	r7, r0
 800ca28:	f7ff ffac 	bl	800c984 <__sfp_lock_acquire>
 800ca2c:	4b1e      	ldr	r3, [pc, #120]	; (800caa8 <__sfp+0x84>)
 800ca2e:	681e      	ldr	r6, [r3, #0]
 800ca30:	69b3      	ldr	r3, [r6, #24]
 800ca32:	b913      	cbnz	r3, 800ca3a <__sfp+0x16>
 800ca34:	4630      	mov	r0, r6
 800ca36:	f7ff ffbd 	bl	800c9b4 <__sinit>
 800ca3a:	3648      	adds	r6, #72	; 0x48
 800ca3c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ca40:	3b01      	subs	r3, #1
 800ca42:	d503      	bpl.n	800ca4c <__sfp+0x28>
 800ca44:	6833      	ldr	r3, [r6, #0]
 800ca46:	b30b      	cbz	r3, 800ca8c <__sfp+0x68>
 800ca48:	6836      	ldr	r6, [r6, #0]
 800ca4a:	e7f7      	b.n	800ca3c <__sfp+0x18>
 800ca4c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ca50:	b9d5      	cbnz	r5, 800ca88 <__sfp+0x64>
 800ca52:	4b16      	ldr	r3, [pc, #88]	; (800caac <__sfp+0x88>)
 800ca54:	60e3      	str	r3, [r4, #12]
 800ca56:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ca5a:	6665      	str	r5, [r4, #100]	; 0x64
 800ca5c:	f000 f847 	bl	800caee <__retarget_lock_init_recursive>
 800ca60:	f7ff ff96 	bl	800c990 <__sfp_lock_release>
 800ca64:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ca68:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ca6c:	6025      	str	r5, [r4, #0]
 800ca6e:	61a5      	str	r5, [r4, #24]
 800ca70:	2208      	movs	r2, #8
 800ca72:	4629      	mov	r1, r5
 800ca74:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ca78:	f7fb fd00 	bl	800847c <memset>
 800ca7c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ca80:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ca84:	4620      	mov	r0, r4
 800ca86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca88:	3468      	adds	r4, #104	; 0x68
 800ca8a:	e7d9      	b.n	800ca40 <__sfp+0x1c>
 800ca8c:	2104      	movs	r1, #4
 800ca8e:	4638      	mov	r0, r7
 800ca90:	f7ff ff62 	bl	800c958 <__sfmoreglue>
 800ca94:	4604      	mov	r4, r0
 800ca96:	6030      	str	r0, [r6, #0]
 800ca98:	2800      	cmp	r0, #0
 800ca9a:	d1d5      	bne.n	800ca48 <__sfp+0x24>
 800ca9c:	f7ff ff78 	bl	800c990 <__sfp_lock_release>
 800caa0:	230c      	movs	r3, #12
 800caa2:	603b      	str	r3, [r7, #0]
 800caa4:	e7ee      	b.n	800ca84 <__sfp+0x60>
 800caa6:	bf00      	nop
 800caa8:	0800cf50 	.word	0x0800cf50
 800caac:	ffff0001 	.word	0xffff0001

0800cab0 <_fwalk_reent>:
 800cab0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cab4:	4606      	mov	r6, r0
 800cab6:	4688      	mov	r8, r1
 800cab8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800cabc:	2700      	movs	r7, #0
 800cabe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cac2:	f1b9 0901 	subs.w	r9, r9, #1
 800cac6:	d505      	bpl.n	800cad4 <_fwalk_reent+0x24>
 800cac8:	6824      	ldr	r4, [r4, #0]
 800caca:	2c00      	cmp	r4, #0
 800cacc:	d1f7      	bne.n	800cabe <_fwalk_reent+0xe>
 800cace:	4638      	mov	r0, r7
 800cad0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cad4:	89ab      	ldrh	r3, [r5, #12]
 800cad6:	2b01      	cmp	r3, #1
 800cad8:	d907      	bls.n	800caea <_fwalk_reent+0x3a>
 800cada:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cade:	3301      	adds	r3, #1
 800cae0:	d003      	beq.n	800caea <_fwalk_reent+0x3a>
 800cae2:	4629      	mov	r1, r5
 800cae4:	4630      	mov	r0, r6
 800cae6:	47c0      	blx	r8
 800cae8:	4307      	orrs	r7, r0
 800caea:	3568      	adds	r5, #104	; 0x68
 800caec:	e7e9      	b.n	800cac2 <_fwalk_reent+0x12>

0800caee <__retarget_lock_init_recursive>:
 800caee:	4770      	bx	lr

0800caf0 <__retarget_lock_acquire_recursive>:
 800caf0:	4770      	bx	lr

0800caf2 <__retarget_lock_release_recursive>:
 800caf2:	4770      	bx	lr

0800caf4 <__swhatbuf_r>:
 800caf4:	b570      	push	{r4, r5, r6, lr}
 800caf6:	460e      	mov	r6, r1
 800caf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cafc:	2900      	cmp	r1, #0
 800cafe:	b096      	sub	sp, #88	; 0x58
 800cb00:	4614      	mov	r4, r2
 800cb02:	461d      	mov	r5, r3
 800cb04:	da08      	bge.n	800cb18 <__swhatbuf_r+0x24>
 800cb06:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800cb0a:	2200      	movs	r2, #0
 800cb0c:	602a      	str	r2, [r5, #0]
 800cb0e:	061a      	lsls	r2, r3, #24
 800cb10:	d410      	bmi.n	800cb34 <__swhatbuf_r+0x40>
 800cb12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cb16:	e00e      	b.n	800cb36 <__swhatbuf_r+0x42>
 800cb18:	466a      	mov	r2, sp
 800cb1a:	f000 f903 	bl	800cd24 <_fstat_r>
 800cb1e:	2800      	cmp	r0, #0
 800cb20:	dbf1      	blt.n	800cb06 <__swhatbuf_r+0x12>
 800cb22:	9a01      	ldr	r2, [sp, #4]
 800cb24:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cb28:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cb2c:	425a      	negs	r2, r3
 800cb2e:	415a      	adcs	r2, r3
 800cb30:	602a      	str	r2, [r5, #0]
 800cb32:	e7ee      	b.n	800cb12 <__swhatbuf_r+0x1e>
 800cb34:	2340      	movs	r3, #64	; 0x40
 800cb36:	2000      	movs	r0, #0
 800cb38:	6023      	str	r3, [r4, #0]
 800cb3a:	b016      	add	sp, #88	; 0x58
 800cb3c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800cb40 <__smakebuf_r>:
 800cb40:	898b      	ldrh	r3, [r1, #12]
 800cb42:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cb44:	079d      	lsls	r5, r3, #30
 800cb46:	4606      	mov	r6, r0
 800cb48:	460c      	mov	r4, r1
 800cb4a:	d507      	bpl.n	800cb5c <__smakebuf_r+0x1c>
 800cb4c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cb50:	6023      	str	r3, [r4, #0]
 800cb52:	6123      	str	r3, [r4, #16]
 800cb54:	2301      	movs	r3, #1
 800cb56:	6163      	str	r3, [r4, #20]
 800cb58:	b002      	add	sp, #8
 800cb5a:	bd70      	pop	{r4, r5, r6, pc}
 800cb5c:	ab01      	add	r3, sp, #4
 800cb5e:	466a      	mov	r2, sp
 800cb60:	f7ff ffc8 	bl	800caf4 <__swhatbuf_r>
 800cb64:	9900      	ldr	r1, [sp, #0]
 800cb66:	4605      	mov	r5, r0
 800cb68:	4630      	mov	r0, r6
 800cb6a:	f7ff f957 	bl	800be1c <_malloc_r>
 800cb6e:	b948      	cbnz	r0, 800cb84 <__smakebuf_r+0x44>
 800cb70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb74:	059a      	lsls	r2, r3, #22
 800cb76:	d4ef      	bmi.n	800cb58 <__smakebuf_r+0x18>
 800cb78:	f023 0303 	bic.w	r3, r3, #3
 800cb7c:	f043 0302 	orr.w	r3, r3, #2
 800cb80:	81a3      	strh	r3, [r4, #12]
 800cb82:	e7e3      	b.n	800cb4c <__smakebuf_r+0xc>
 800cb84:	4b0d      	ldr	r3, [pc, #52]	; (800cbbc <__smakebuf_r+0x7c>)
 800cb86:	62b3      	str	r3, [r6, #40]	; 0x28
 800cb88:	89a3      	ldrh	r3, [r4, #12]
 800cb8a:	6020      	str	r0, [r4, #0]
 800cb8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cb90:	81a3      	strh	r3, [r4, #12]
 800cb92:	9b00      	ldr	r3, [sp, #0]
 800cb94:	6163      	str	r3, [r4, #20]
 800cb96:	9b01      	ldr	r3, [sp, #4]
 800cb98:	6120      	str	r0, [r4, #16]
 800cb9a:	b15b      	cbz	r3, 800cbb4 <__smakebuf_r+0x74>
 800cb9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cba0:	4630      	mov	r0, r6
 800cba2:	f000 f8d1 	bl	800cd48 <_isatty_r>
 800cba6:	b128      	cbz	r0, 800cbb4 <__smakebuf_r+0x74>
 800cba8:	89a3      	ldrh	r3, [r4, #12]
 800cbaa:	f023 0303 	bic.w	r3, r3, #3
 800cbae:	f043 0301 	orr.w	r3, r3, #1
 800cbb2:	81a3      	strh	r3, [r4, #12]
 800cbb4:	89a0      	ldrh	r0, [r4, #12]
 800cbb6:	4305      	orrs	r5, r0
 800cbb8:	81a5      	strh	r5, [r4, #12]
 800cbba:	e7cd      	b.n	800cb58 <__smakebuf_r+0x18>
 800cbbc:	0800c94d 	.word	0x0800c94d

0800cbc0 <_malloc_usable_size_r>:
 800cbc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cbc4:	1f18      	subs	r0, r3, #4
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	bfbc      	itt	lt
 800cbca:	580b      	ldrlt	r3, [r1, r0]
 800cbcc:	18c0      	addlt	r0, r0, r3
 800cbce:	4770      	bx	lr

0800cbd0 <_raise_r>:
 800cbd0:	291f      	cmp	r1, #31
 800cbd2:	b538      	push	{r3, r4, r5, lr}
 800cbd4:	4604      	mov	r4, r0
 800cbd6:	460d      	mov	r5, r1
 800cbd8:	d904      	bls.n	800cbe4 <_raise_r+0x14>
 800cbda:	2316      	movs	r3, #22
 800cbdc:	6003      	str	r3, [r0, #0]
 800cbde:	f04f 30ff 	mov.w	r0, #4294967295
 800cbe2:	bd38      	pop	{r3, r4, r5, pc}
 800cbe4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cbe6:	b112      	cbz	r2, 800cbee <_raise_r+0x1e>
 800cbe8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cbec:	b94b      	cbnz	r3, 800cc02 <_raise_r+0x32>
 800cbee:	4620      	mov	r0, r4
 800cbf0:	f000 f830 	bl	800cc54 <_getpid_r>
 800cbf4:	462a      	mov	r2, r5
 800cbf6:	4601      	mov	r1, r0
 800cbf8:	4620      	mov	r0, r4
 800cbfa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cbfe:	f000 b817 	b.w	800cc30 <_kill_r>
 800cc02:	2b01      	cmp	r3, #1
 800cc04:	d00a      	beq.n	800cc1c <_raise_r+0x4c>
 800cc06:	1c59      	adds	r1, r3, #1
 800cc08:	d103      	bne.n	800cc12 <_raise_r+0x42>
 800cc0a:	2316      	movs	r3, #22
 800cc0c:	6003      	str	r3, [r0, #0]
 800cc0e:	2001      	movs	r0, #1
 800cc10:	e7e7      	b.n	800cbe2 <_raise_r+0x12>
 800cc12:	2400      	movs	r4, #0
 800cc14:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cc18:	4628      	mov	r0, r5
 800cc1a:	4798      	blx	r3
 800cc1c:	2000      	movs	r0, #0
 800cc1e:	e7e0      	b.n	800cbe2 <_raise_r+0x12>

0800cc20 <raise>:
 800cc20:	4b02      	ldr	r3, [pc, #8]	; (800cc2c <raise+0xc>)
 800cc22:	4601      	mov	r1, r0
 800cc24:	6818      	ldr	r0, [r3, #0]
 800cc26:	f7ff bfd3 	b.w	800cbd0 <_raise_r>
 800cc2a:	bf00      	nop
 800cc2c:	20000018 	.word	0x20000018

0800cc30 <_kill_r>:
 800cc30:	b538      	push	{r3, r4, r5, lr}
 800cc32:	4d07      	ldr	r5, [pc, #28]	; (800cc50 <_kill_r+0x20>)
 800cc34:	2300      	movs	r3, #0
 800cc36:	4604      	mov	r4, r0
 800cc38:	4608      	mov	r0, r1
 800cc3a:	4611      	mov	r1, r2
 800cc3c:	602b      	str	r3, [r5, #0]
 800cc3e:	f7f6 fe27 	bl	8003890 <_kill>
 800cc42:	1c43      	adds	r3, r0, #1
 800cc44:	d102      	bne.n	800cc4c <_kill_r+0x1c>
 800cc46:	682b      	ldr	r3, [r5, #0]
 800cc48:	b103      	cbz	r3, 800cc4c <_kill_r+0x1c>
 800cc4a:	6023      	str	r3, [r4, #0]
 800cc4c:	bd38      	pop	{r3, r4, r5, pc}
 800cc4e:	bf00      	nop
 800cc50:	20000670 	.word	0x20000670

0800cc54 <_getpid_r>:
 800cc54:	f7f6 be14 	b.w	8003880 <_getpid>

0800cc58 <__sread>:
 800cc58:	b510      	push	{r4, lr}
 800cc5a:	460c      	mov	r4, r1
 800cc5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc60:	f000 f894 	bl	800cd8c <_read_r>
 800cc64:	2800      	cmp	r0, #0
 800cc66:	bfab      	itete	ge
 800cc68:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800cc6a:	89a3      	ldrhlt	r3, [r4, #12]
 800cc6c:	181b      	addge	r3, r3, r0
 800cc6e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800cc72:	bfac      	ite	ge
 800cc74:	6563      	strge	r3, [r4, #84]	; 0x54
 800cc76:	81a3      	strhlt	r3, [r4, #12]
 800cc78:	bd10      	pop	{r4, pc}

0800cc7a <__swrite>:
 800cc7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc7e:	461f      	mov	r7, r3
 800cc80:	898b      	ldrh	r3, [r1, #12]
 800cc82:	05db      	lsls	r3, r3, #23
 800cc84:	4605      	mov	r5, r0
 800cc86:	460c      	mov	r4, r1
 800cc88:	4616      	mov	r6, r2
 800cc8a:	d505      	bpl.n	800cc98 <__swrite+0x1e>
 800cc8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc90:	2302      	movs	r3, #2
 800cc92:	2200      	movs	r2, #0
 800cc94:	f000 f868 	bl	800cd68 <_lseek_r>
 800cc98:	89a3      	ldrh	r3, [r4, #12]
 800cc9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cc9e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cca2:	81a3      	strh	r3, [r4, #12]
 800cca4:	4632      	mov	r2, r6
 800cca6:	463b      	mov	r3, r7
 800cca8:	4628      	mov	r0, r5
 800ccaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ccae:	f000 b817 	b.w	800cce0 <_write_r>

0800ccb2 <__sseek>:
 800ccb2:	b510      	push	{r4, lr}
 800ccb4:	460c      	mov	r4, r1
 800ccb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccba:	f000 f855 	bl	800cd68 <_lseek_r>
 800ccbe:	1c43      	adds	r3, r0, #1
 800ccc0:	89a3      	ldrh	r3, [r4, #12]
 800ccc2:	bf15      	itete	ne
 800ccc4:	6560      	strne	r0, [r4, #84]	; 0x54
 800ccc6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ccca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ccce:	81a3      	strheq	r3, [r4, #12]
 800ccd0:	bf18      	it	ne
 800ccd2:	81a3      	strhne	r3, [r4, #12]
 800ccd4:	bd10      	pop	{r4, pc}

0800ccd6 <__sclose>:
 800ccd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccda:	f000 b813 	b.w	800cd04 <_close_r>
	...

0800cce0 <_write_r>:
 800cce0:	b538      	push	{r3, r4, r5, lr}
 800cce2:	4d07      	ldr	r5, [pc, #28]	; (800cd00 <_write_r+0x20>)
 800cce4:	4604      	mov	r4, r0
 800cce6:	4608      	mov	r0, r1
 800cce8:	4611      	mov	r1, r2
 800ccea:	2200      	movs	r2, #0
 800ccec:	602a      	str	r2, [r5, #0]
 800ccee:	461a      	mov	r2, r3
 800ccf0:	f7f5 fd8e 	bl	8002810 <_write>
 800ccf4:	1c43      	adds	r3, r0, #1
 800ccf6:	d102      	bne.n	800ccfe <_write_r+0x1e>
 800ccf8:	682b      	ldr	r3, [r5, #0]
 800ccfa:	b103      	cbz	r3, 800ccfe <_write_r+0x1e>
 800ccfc:	6023      	str	r3, [r4, #0]
 800ccfe:	bd38      	pop	{r3, r4, r5, pc}
 800cd00:	20000670 	.word	0x20000670

0800cd04 <_close_r>:
 800cd04:	b538      	push	{r3, r4, r5, lr}
 800cd06:	4d06      	ldr	r5, [pc, #24]	; (800cd20 <_close_r+0x1c>)
 800cd08:	2300      	movs	r3, #0
 800cd0a:	4604      	mov	r4, r0
 800cd0c:	4608      	mov	r0, r1
 800cd0e:	602b      	str	r3, [r5, #0]
 800cd10:	f7f6 fdf5 	bl	80038fe <_close>
 800cd14:	1c43      	adds	r3, r0, #1
 800cd16:	d102      	bne.n	800cd1e <_close_r+0x1a>
 800cd18:	682b      	ldr	r3, [r5, #0]
 800cd1a:	b103      	cbz	r3, 800cd1e <_close_r+0x1a>
 800cd1c:	6023      	str	r3, [r4, #0]
 800cd1e:	bd38      	pop	{r3, r4, r5, pc}
 800cd20:	20000670 	.word	0x20000670

0800cd24 <_fstat_r>:
 800cd24:	b538      	push	{r3, r4, r5, lr}
 800cd26:	4d07      	ldr	r5, [pc, #28]	; (800cd44 <_fstat_r+0x20>)
 800cd28:	2300      	movs	r3, #0
 800cd2a:	4604      	mov	r4, r0
 800cd2c:	4608      	mov	r0, r1
 800cd2e:	4611      	mov	r1, r2
 800cd30:	602b      	str	r3, [r5, #0]
 800cd32:	f7f6 fdf0 	bl	8003916 <_fstat>
 800cd36:	1c43      	adds	r3, r0, #1
 800cd38:	d102      	bne.n	800cd40 <_fstat_r+0x1c>
 800cd3a:	682b      	ldr	r3, [r5, #0]
 800cd3c:	b103      	cbz	r3, 800cd40 <_fstat_r+0x1c>
 800cd3e:	6023      	str	r3, [r4, #0]
 800cd40:	bd38      	pop	{r3, r4, r5, pc}
 800cd42:	bf00      	nop
 800cd44:	20000670 	.word	0x20000670

0800cd48 <_isatty_r>:
 800cd48:	b538      	push	{r3, r4, r5, lr}
 800cd4a:	4d06      	ldr	r5, [pc, #24]	; (800cd64 <_isatty_r+0x1c>)
 800cd4c:	2300      	movs	r3, #0
 800cd4e:	4604      	mov	r4, r0
 800cd50:	4608      	mov	r0, r1
 800cd52:	602b      	str	r3, [r5, #0]
 800cd54:	f7f6 fdef 	bl	8003936 <_isatty>
 800cd58:	1c43      	adds	r3, r0, #1
 800cd5a:	d102      	bne.n	800cd62 <_isatty_r+0x1a>
 800cd5c:	682b      	ldr	r3, [r5, #0]
 800cd5e:	b103      	cbz	r3, 800cd62 <_isatty_r+0x1a>
 800cd60:	6023      	str	r3, [r4, #0]
 800cd62:	bd38      	pop	{r3, r4, r5, pc}
 800cd64:	20000670 	.word	0x20000670

0800cd68 <_lseek_r>:
 800cd68:	b538      	push	{r3, r4, r5, lr}
 800cd6a:	4d07      	ldr	r5, [pc, #28]	; (800cd88 <_lseek_r+0x20>)
 800cd6c:	4604      	mov	r4, r0
 800cd6e:	4608      	mov	r0, r1
 800cd70:	4611      	mov	r1, r2
 800cd72:	2200      	movs	r2, #0
 800cd74:	602a      	str	r2, [r5, #0]
 800cd76:	461a      	mov	r2, r3
 800cd78:	f7f6 fde8 	bl	800394c <_lseek>
 800cd7c:	1c43      	adds	r3, r0, #1
 800cd7e:	d102      	bne.n	800cd86 <_lseek_r+0x1e>
 800cd80:	682b      	ldr	r3, [r5, #0]
 800cd82:	b103      	cbz	r3, 800cd86 <_lseek_r+0x1e>
 800cd84:	6023      	str	r3, [r4, #0]
 800cd86:	bd38      	pop	{r3, r4, r5, pc}
 800cd88:	20000670 	.word	0x20000670

0800cd8c <_read_r>:
 800cd8c:	b538      	push	{r3, r4, r5, lr}
 800cd8e:	4d07      	ldr	r5, [pc, #28]	; (800cdac <_read_r+0x20>)
 800cd90:	4604      	mov	r4, r0
 800cd92:	4608      	mov	r0, r1
 800cd94:	4611      	mov	r1, r2
 800cd96:	2200      	movs	r2, #0
 800cd98:	602a      	str	r2, [r5, #0]
 800cd9a:	461a      	mov	r2, r3
 800cd9c:	f7f6 fd92 	bl	80038c4 <_read>
 800cda0:	1c43      	adds	r3, r0, #1
 800cda2:	d102      	bne.n	800cdaa <_read_r+0x1e>
 800cda4:	682b      	ldr	r3, [r5, #0]
 800cda6:	b103      	cbz	r3, 800cdaa <_read_r+0x1e>
 800cda8:	6023      	str	r3, [r4, #0]
 800cdaa:	bd38      	pop	{r3, r4, r5, pc}
 800cdac:	20000670 	.word	0x20000670

0800cdb0 <_init>:
 800cdb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdb2:	bf00      	nop
 800cdb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cdb6:	bc08      	pop	{r3}
 800cdb8:	469e      	mov	lr, r3
 800cdba:	4770      	bx	lr

0800cdbc <_fini>:
 800cdbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdbe:	bf00      	nop
 800cdc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cdc2:	bc08      	pop	{r3}
 800cdc4:	469e      	mov	lr, r3
 800cdc6:	4770      	bx	lr
