# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../versuche/v1/dff.vhd" \
"../../../../../versuche/v1/shift4.vhd" \
"../../../../../versuche/v1/shift4_tb.vhd" \

# Do not sort compile order
nosort
