// Seed: 1084641385
module module_0;
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1,
    input  tri   id_2,
    output wor   id_3,
    output tri   id_4,
    input  tri1  id_5,
    input  uwire id_6,
    input  wor   id_7,
    input  tri1  id_8,
    input  wor   id_9,
    output tri0  id_10,
    input  tri   id_11
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
