// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xngrover64.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XNgrover64_CfgInitialize(XNgrover64 *InstancePtr, XNgrover64_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Crtl_bus_BaseAddress = ConfigPtr->Crtl_bus_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XNgrover64_Start(XNgrover64 *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XNgrover64_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XNGROVER64_CRTL_BUS_ADDR_AP_CTRL) & 0x80;
    XNgrover64_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XNGROVER64_CRTL_BUS_ADDR_AP_CTRL, Data | 0x01);
}

u32 XNgrover64_IsDone(XNgrover64 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XNgrover64_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XNGROVER64_CRTL_BUS_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XNgrover64_IsIdle(XNgrover64 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XNgrover64_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XNGROVER64_CRTL_BUS_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XNgrover64_IsReady(XNgrover64 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XNgrover64_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XNGROVER64_CRTL_BUS_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XNgrover64_EnableAutoRestart(XNgrover64 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XNgrover64_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XNGROVER64_CRTL_BUS_ADDR_AP_CTRL, 0x80);
}

void XNgrover64_DisableAutoRestart(XNgrover64 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XNgrover64_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XNGROVER64_CRTL_BUS_ADDR_AP_CTRL, 0);
}

void XNgrover64_Set_C(XNgrover64 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XNgrover64_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XNGROVER64_CRTL_BUS_ADDR_C_DATA, Data);
}

u32 XNgrover64_Get_C(XNgrover64 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XNgrover64_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XNGROVER64_CRTL_BUS_ADDR_C_DATA);
    return Data;
}

void XNgrover64_InterruptGlobalEnable(XNgrover64 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XNgrover64_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XNGROVER64_CRTL_BUS_ADDR_GIE, 1);
}

void XNgrover64_InterruptGlobalDisable(XNgrover64 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XNgrover64_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XNGROVER64_CRTL_BUS_ADDR_GIE, 0);
}

void XNgrover64_InterruptEnable(XNgrover64 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XNgrover64_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XNGROVER64_CRTL_BUS_ADDR_IER);
    XNgrover64_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XNGROVER64_CRTL_BUS_ADDR_IER, Register | Mask);
}

void XNgrover64_InterruptDisable(XNgrover64 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XNgrover64_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XNGROVER64_CRTL_BUS_ADDR_IER);
    XNgrover64_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XNGROVER64_CRTL_BUS_ADDR_IER, Register & (~Mask));
}

void XNgrover64_InterruptClear(XNgrover64 *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XNgrover64_WriteReg(InstancePtr->Crtl_bus_BaseAddress, XNGROVER64_CRTL_BUS_ADDR_ISR, Mask);
}

u32 XNgrover64_InterruptGetEnabled(XNgrover64 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XNgrover64_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XNGROVER64_CRTL_BUS_ADDR_IER);
}

u32 XNgrover64_InterruptGetStatus(XNgrover64 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XNgrover64_ReadReg(InstancePtr->Crtl_bus_BaseAddress, XNGROVER64_CRTL_BUS_ADDR_ISR);
}

