library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity tb_display is
	generic (
		p_disp : INTEGER := 8
	);
	Port(
		i_clk : in STD_LOGIC;
		i_rst : in STD_LOGIC;
		i_done : in STD_LOGIC;
		i_wait : in STD_LOGIC;
		i_read : in STD_LOGIC;
		o_display_1 : out STD_LOGIC_VECTOR(p_disp-1 downto 0);
		o_display_2 : out STD_LOGIC_VECTOR(p_disp-1 downto 0);
		o_display_3 : out STD_LOGIC_VECTOR(p_disp-1 downto 0);
		o_display_4 : out STD_LOGIC_VECTOR(p_disp-1 downto 0);
	);
end button_display_machine;

architecture behavioral of button_display_machine is
	-- Internal signals
	----------------------------------------------------
type w_state_type is (st_idle, st_disp_wait, st_disp_done);
	attribute syn_encoding : string;
	attribute syn_encoding of w_state_type : type is "safe";
	
	signal w_state : w_state_type;
	signal w_disp_1 : STD_LOGIC_VECTOR(p_disp-1 downto 0);
	signal w_disp_2 : STD_LOGIC_VECTOR(p_disp-1 downto 0);
	signal w_disp_3 : STD_LOGIC_VECTOR(p_disp-1 downto 0);
	signal w_disp_4 : STD_LOGIC_VECTOR(p_disp-1 downto 0);
	signal w_out_disp_1 : STD_LOGIC_VECTOR(p_disp-1 downto 0);
	signal w_out_disp_2 : STD_LOGIC_VECTOR(p_disp-1 downto 0);
	signal w_out_disp_3 : STD_LOGIC_VECTOR(p_disp-1 downto 0);
	signal w_out_disp_4 : STD_LOGIC_VECTOR(p_disp-1 downto 0);
	-----------------------------------------------------
	-- BCD DEVICE
	component bcd is
		port (
			i_data  : in STD_LOGIC_VECTOR(p_disp-1 downto 0); 
			o_q  : out STD_LOGIC_VECTOR(p_disp-1 downto 0)
		);
	end component;
	-- TOP_LOGIC DEVICE WITH 3 DISPLAY TO COMPLETE 4
	
begin
	
	
	
end behavioral;