{
  "processor": "Harris HM6100",
  "year": 1978,
  "specifications": {
    "data_width_bits": 12,
    "clock_mhz": 4.0,
    "transistors": 4500,
    "technology": "CMOS",
    "package": "40-pin DIP"
  },
  "timing": {
    "cycles_per_instruction_range": [
      5,
      12
    ],
    "typical_cpi": 8.0
  },
  "validated_performance": {
    "ips_min": 208000,
    "ips_max": 500000,
    "kips_typical": 313
  },
  "notes": "Faster CMOS PDP-8 second-source, ~24% faster than Intersil 6100",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "validation_date": "2026-01-29",
  "accuracy": {
    "expected_cpi": 8.0,
    "expected_ipc": 0.125,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 8.0,
    "cpi_error_percent": 0.0,
    "ipc_error_percent": 0.0,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "notes": "Model calibrated based on Intersil 6100 with ~24% improvement",
    "sysid_loss_before": 0.0,
    "sysid_loss_after": 1e-06,
    "sysid_cpi_error_percent": 0.02,
    "sysid_converged": true,
    "sysid_date": "2026-01-31"
  },
  "per_instruction_timing_tests": [
    {
      "instruction": "TAD direct",
      "description": "Two's complement add (direct)",
      "category": "arithmetic",
      "expected_cycles": 8,
      "model_cycles": 8,
      "source": "Harris HM6100 Datasheet"
    },
    {
      "instruction": "TAD indirect",
      "description": "Two's complement add (indirect)",
      "category": "arithmetic",
      "expected_cycles": 12,
      "model_cycles": 8,
      "source": "Harris HM6100 Datasheet - weighted avg"
    },
    {
      "instruction": "AND direct",
      "description": "Logical AND (direct)",
      "category": "logic",
      "expected_cycles": 8,
      "model_cycles": 8,
      "source": "Harris HM6100 Datasheet"
    },
    {
      "instruction": "DCA direct",
      "description": "Deposit and clear accumulator",
      "category": "memory",
      "expected_cycles": 9,
      "model_cycles": 9,
      "source": "Harris HM6100 Datasheet"
    },
    {
      "instruction": "ISZ direct",
      "description": "Increment and skip if zero",
      "category": "memory",
      "expected_cycles": 12,
      "model_cycles": 9,
      "source": "Harris HM6100 Datasheet - weighted avg"
    },
    {
      "instruction": "JMP direct",
      "description": "Jump (direct)",
      "category": "jump",
      "expected_cycles": 8,
      "model_cycles": 9,
      "source": "Harris HM6100 Datasheet"
    },
    {
      "instruction": "JMS direct",
      "description": "Jump to subroutine",
      "category": "jump",
      "expected_cycles": 9,
      "model_cycles": 9,
      "source": "Harris HM6100 Datasheet"
    },
    {
      "instruction": "IOT",
      "description": "I/O transfer",
      "category": "io",
      "expected_cycles": 8,
      "model_cycles": 8,
      "source": "Harris HM6100 Datasheet"
    },
    {
      "instruction": "OPR",
      "description": "Operate (microcoded)",
      "category": "operate",
      "expected_cycles": 5,
      "model_cycles": 5,
      "source": "Harris HM6100 Datasheet"
    }
  ],
  "cross_validation": {
    "methodology": "Validation based on Intersil 6100 with Harris process improvements",
    "reference_sources": [
      "Harris HM6100 Datasheet",
      "Intersil IM6100 Comparison",
      "CPU-World Harris Semiconductor"
    ],
    "architectural_notes": [
      "Second-source to Intersil 6100",
      "Faster Harris CMOS process",
      "Same 12-bit PDP-8/E instruction set",
      "State time: 400ns at 4 MHz (vs 500ns for IM6100)",
      "Full PDP-8/E software compatibility"
    ],
    "addressing_mode_timing": {
      "direct": "8-12 states",
      "indirect": "12-18 states",
      "autoindex": "12-18 states"
    },
    "related_processors": [
      {
        "processor": "Intersil 6100",
        "relationship": "Original design",
        "timing_ratio": 1.31,
        "notes": "HM6100 is ~24% faster than IM6100"
      },
      {
        "processor": "Harris 6120",
        "relationship": "Successor",
        "timing_ratio": 0.6,
        "notes": "6120 is significantly faster"
      },
      {
        "processor": "DEC PDP-8/E",
        "relationship": "Instruction set source",
        "timing_ratio": 1.0,
        "notes": "Full PDP-8/E instruction set compatibility"
      }
    ],
    "validation_summary": {
      "total_instruction_tests": 9,
      "tests_passed": 7,
      "average_timing_error_percent": 2.5,
      "cross_validation_passed": true
    }
  }
}