{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../va3aui.gen/sources_1/bd/receiver",
      "name": "receiver",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1"
    },
    "design_tree": {
      "dds_compiler_0": "",
      "cmpy_0": "",
      "cic_compiler_0": "",
      "fir_compiler_0": ""
    },
    "components": {
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "ip_revision": "25",
        "xci_name": "receiver_dds_compiler_0_0",
        "xci_path": "ip\\receiver_dds_compiler_0_0\\receiver_dds_compiler_0_0.xci",
        "inst_hier_path": "dds_compiler_0"
      },
      "cmpy_0": {
        "vlnv": "xilinx.com:ip:cmpy:6.0",
        "ip_revision": "24",
        "xci_name": "receiver_cmpy_0_0",
        "xci_path": "ip\\receiver_cmpy_0_0\\receiver_cmpy_0_0.xci",
        "inst_hier_path": "cmpy_0"
      },
      "cic_compiler_0": {
        "vlnv": "xilinx.com:ip:cic_compiler:4.0",
        "ip_revision": "19",
        "xci_name": "receiver_cic_compiler_0_0",
        "xci_path": "ip\\receiver_cic_compiler_0_0\\receiver_cic_compiler_0_0.xci",
        "inst_hier_path": "cic_compiler_0"
      },
      "fir_compiler_0": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "ip_revision": "22",
        "xci_name": "receiver_fir_compiler_0_0",
        "xci_path": "ip\\receiver_fir_compiler_0_0\\receiver_fir_compiler_0_0.xci",
        "inst_hier_path": "fir_compiler_0"
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "cmpy_0/aclk",
          "cic_compiler_0/aclk",
          "fir_compiler_0/aclk",
          "dds_compiler_0/aclk"
        ]
      }
    }
  }
}