{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 15 11:35:12 2020 " "Info: Processing started: Tue Sep 15 11:35:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/m2sme/tp_base/diviseur_frequence/diviseur_frequence.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /altera/91sp2/quartus/m2sme/tp_base/diviseur_frequence/diviseur_frequence.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Diviseur_frequence-div " "Info: Found design unit 1: Diviseur_frequence-div" {  } { { "../TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Diviseur_frequence " "Info: Found entity 1: Diviseur_frequence" {  } { { "../TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-ar " "Info: Found design unit 1: PWM-ar" {  } { { "PWM.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/PWM.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Info: Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/PWM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparateur.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comparateur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparateur-arch " "Info: Found design unit 1: Comparateur-arch" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Comparateur " "Info: Found entity 1: Comparateur" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Comparateur " "Info: Elaborating entity \"Comparateur\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "duty Comparateur.vhd(21) " "Warning (10631): VHDL Process Statement warning at Comparateur.vhd(21): inferring latch(es) for signal or variable \"duty\", which holds its previous value in one or more paths through the process" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[0\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[0\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[1\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[1\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[2\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[2\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[3\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[3\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[4\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[4\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[5\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[5\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[6\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[6\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[7\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[7\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[8\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[8\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[9\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[9\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[10\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[10\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[11\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[11\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[12\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[12\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[13\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[13\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[14\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[14\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[15\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[15\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[16\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[16\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[17\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[17\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[18\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[18\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[19\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[19\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[20\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[20\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[21\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[21\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[22\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[22\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[23\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[23\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[24\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[24\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[25\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[25\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[26\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[26\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[27\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[27\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[28\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[28\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[29\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[29\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[30\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[30\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "duty\[31\] Comparateur.vhd(21) " "Info (10041): Inferred latch for \"duty\[31\]\" at Comparateur.vhd(21)" {  } { { "Comparateur.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/PWM/Comparateur.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM " "Warning: Ignored assignments for entity \"PWM\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity PWM -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity PWM -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity PWM -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity PWM -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Info: Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Info: Implemented 61 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 15 11:35:15 2020 " "Info: Processing ended: Tue Sep 15 11:35:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
