 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SystemTop
Version: K-2015.06
Date   : Wed Dec 25 17:00:54 2024
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_fast
Wire Load Model Mode: top

  Startpoint: RegisterFileTop/REG1_reg[4]
              (rising edge-triggered flip-flop clocked by ref_clk_mux)
  Endpoint: ALUTop/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ref_clk_mux)
  Path Group: ref_clk_mux
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystemTop          5K_hvratio_1_1        NangateOpenCellLibrary_fast

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ref_clk_mux (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegisterFileTop/REG1_reg[4]/CK (DFFR_X1)                0.00       0.00 r
  RegisterFileTop/REG1_reg[4]/Q (DFFR_X1)                 0.07       0.07 f
  RegisterFileTop/REG1[4] (RegisterFile_AddWidth4_BusWidth8_RegDepth16)
                                                          0.00       0.07 f
  ALUTop/B[4] (ALU_OpWidth8_FuncWidth4)                   0.00       0.07 f
  ALUTop/div_36/b[4] (ALU_OpWidth8_FuncWidth4_DW_div_uns_0)
                                                          0.00       0.07 f
  ALUTop/div_36/U5/ZN (INV_X1)                            0.05       0.13 r
  ALUTop/div_36/U58/ZN (AND3_X1)                          0.04       0.17 r
  ALUTop/div_36/U56/ZN (AND2_X1)                          0.03       0.20 r
  ALUTop/div_36/U53/ZN (AND4_X1)                          0.05       0.25 r
  ALUTop/div_36/U31/Z (MUX2_X1)                           0.05       0.31 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_6_1/CO (FA_X1)       0.07       0.37 f
  ALUTop/div_36/U54/ZN (AND3_X1)                          0.03       0.41 f
  ALUTop/div_36/U37/Z (MUX2_X1)                           0.05       0.46 r
  ALUTop/div_36/u_div/u_fa_PartRem_0_5_1/CO (FA_X1)       0.06       0.53 r
  ALUTop/div_36/u_div/u_fa_PartRem_0_5_2/CO (FA_X1)       0.05       0.57 r
  ALUTop/div_36/U55/ZN (AND2_X1)                          0.04       0.61 r
  ALUTop/div_36/U42/Z (MUX2_X1)                           0.06       0.67 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_4_1/CO (FA_X1)       0.07       0.74 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_4_2/CO (FA_X1)       0.06       0.79 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_4_3/CO (FA_X1)       0.05       0.85 f
  ALUTop/div_36/U57/ZN (AND2_X1)                          0.04       0.88 f
  ALUTop/div_36/U46/Z (MUX2_X1)                           0.05       0.94 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_3_1/CO (FA_X1)       0.07       1.01 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_3_2/CO (FA_X1)       0.06       1.06 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_3_3/CO (FA_X1)       0.06       1.12 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_3_4/CO (FA_X1)       0.05       1.17 f
  ALUTop/div_36/U59/ZN (AND3_X1)                          0.04       1.22 f
  ALUTop/div_36/U49/Z (MUX2_X1)                           0.05       1.27 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_2_1/CO (FA_X1)       0.07       1.34 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_2_2/CO (FA_X1)       0.06       1.40 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_2_3/CO (FA_X1)       0.06       1.45 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_2_4/CO (FA_X1)       0.06       1.51 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_2_5/CO (FA_X1)       0.05       1.57 f
  ALUTop/div_36/U60/ZN (AND2_X1)                          0.04       1.61 f
  ALUTop/div_36/U51/Z (MUX2_X1)                           0.06       1.66 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_1_1/CO (FA_X1)       0.07       1.73 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_1_2/CO (FA_X1)       0.06       1.79 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_1_3/CO (FA_X1)       0.06       1.85 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_1_4/CO (FA_X1)       0.06       1.90 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_1_5/CO (FA_X1)       0.06       1.96 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_1_6/CO (FA_X1)       0.05       2.01 f
  ALUTop/div_36/U62/ZN (AND2_X1)                          0.04       2.06 f
  ALUTop/div_36/U52/Z (MUX2_X1)                           0.06       2.11 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_0_1/CO (FA_X1)       0.07       2.18 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_0_2/CO (FA_X1)       0.06       2.24 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_0_3/CO (FA_X1)       0.06       2.30 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_0_4/CO (FA_X1)       0.06       2.35 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_0_5/CO (FA_X1)       0.06       2.41 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_0_6/CO (FA_X1)       0.06       2.47 f
  ALUTop/div_36/u_div/u_fa_PartRem_0_0_7/CO (FA_X1)       0.06       2.52 f
  ALUTop/div_36/quotient[0] (ALU_OpWidth8_FuncWidth4_DW_div_uns_0)
                                                          0.00       2.52 f
  ALUTop/U30/ZN (AOI222_X1)                               0.05       2.58 r
  ALUTop/U38/ZN (AND4_X1)                                 0.05       2.62 r
  ALUTop/U37/ZN (NOR2_X1)                                 0.02       2.64 f
  ALUTop/ALU_OUT_reg[0]/D (DFFR_X1)                       0.01       2.65 f
  data arrival time                                                  2.65

  clock ref_clk_mux (rise edge)                          20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  ALUTop/ALU_OUT_reg[0]/CK (DFFR_X1)                      0.00      20.00 r
  library setup time                                     -0.02      19.98
  data required time                                                19.98
  --------------------------------------------------------------------------
  data required time                                                19.98
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                       17.33


  Startpoint: UART_TOP/UART_TX_Top/FSMTopTX/PresentState_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk_mux)
  Endpoint: SystemControlTop/CTRL_TX_TOP/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by scan_ref_clk_mux)
  Path Group: scan_ref_clk_mux
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystemTop          5K_hvratio_1_1        NangateOpenCellLibrary_fast

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk_mux (rise edge)                        440960.00  440960.00
  clock network delay (ideal)                             0.00   440960.00
  UART_TOP/UART_TX_Top/FSMTopTX/PresentState_reg[0]/CK (DFFR_X1)
                                                          0.00   440960.00 r
  UART_TOP/UART_TX_Top/FSMTopTX/PresentState_reg[0]/Q (DFFR_X1)
                                                          0.06   440960.06 r
  UART_TOP/UART_TX_Top/FSMTopTX/U15/ZN (NAND2_X1)         0.03   440960.09 f
  UART_TOP/UART_TX_Top/FSMTopTX/U4/ZN (OAI21_X1)          0.03   440960.12 r
  UART_TOP/UART_TX_Top/FSMTopTX/Busy (FSM_TX)             0.00   440960.12 r
  UART_TOP/UART_TX_Top/Busy (UART_TX)                     0.00   440960.12 r
  UART_TOP/TX_Busy (UART)                                 0.00   440960.12 r
  SystemControlTop/TX_Busy (SystemControl_BusWidth8_FuncWidth4_AddWidth4)
                                                          0.00   440960.12 r
  SystemControlTop/CTRL_TX_TOP/TX_Busy (CTRL_TX_BusWidth8)
                                                          0.00   440960.12 r
  SystemControlTop/CTRL_TX_TOP/U3/ZN (INV_X1)             0.03   440960.16 f
  SystemControlTop/CTRL_TX_TOP/U33/ZN (NAND2_X1)          0.03   440960.19 r
  SystemControlTop/CTRL_TX_TOP/U8/ZN (OAI21_X1)           0.03   440960.22 f
  SystemControlTop/CTRL_TX_TOP/U6/ZN (AOI22_X1)           0.06   440960.28 r
  SystemControlTop/CTRL_TX_TOP/U12/ZN (NAND4_X1)          0.03   440960.31 f
  SystemControlTop/CTRL_TX_TOP/U11/ZN (OAI21_X1)          0.00   440960.31 r
  SystemControlTop/CTRL_TX_TOP/current_state_reg[1]/D (DFFR_X1)
                                                          0.03   440960.34 r
  data arrival time                                              440960.34

  clock scan_ref_clk_mux (rise edge)                  441000.00  441000.00
  clock network delay (ideal)                             0.00   441000.00
  SystemControlTop/CTRL_TX_TOP/current_state_reg[1]/CK (DFFR_X1)
                                                          0.00   441000.00 r
  library setup time                                     -0.03   440999.97
  data required time                                             440999.97
  --------------------------------------------------------------------------
  data required time                                             440999.97
  data arrival time                                              -440960.34
  --------------------------------------------------------------------------
  slack (MET)                                                       39.62


  Startpoint: SystemControlTop/CTRL_TX_TOP/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by ref_clk_mux)
  Endpoint: DataSyncToTX/SyncBit4/int_sig_reg
            (rising edge-triggered flip-flop clocked by scan_tx_clk_mux)
  Path Group: scan_tx_clk_mux
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystemTop          5K_hvratio_1_1        NangateOpenCellLibrary_fast

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ref_clk_mux (rise edge)                        2980.00    2980.00
  clock network delay (ideal)                             0.00    2980.00
  SystemControlTop/CTRL_TX_TOP/current_state_reg[1]/CK (DFFR_X1)
                                                          0.00    2980.00 r
  SystemControlTop/CTRL_TX_TOP/current_state_reg[1]/Q (DFFR_X1)
                                                          0.06    2980.06 f
  SystemControlTop/CTRL_TX_TOP/U4/ZN (NOR3_X2)            0.08    2980.15 r
  SystemControlTop/CTRL_TX_TOP/U25/ZN (AOI222_X1)         0.04    2980.19 f
  SystemControlTop/CTRL_TX_TOP/U24/ZN (INV_X1)            0.02    2980.21 r
  SystemControlTop/CTRL_TX_TOP/TX_P_Data[4] (CTRL_TX_BusWidth8)
                                                          0.00    2980.21 r
  SystemControlTop/TX_P_Data[4] (SystemControl_BusWidth8_FuncWidth4_AddWidth4)
                                                          0.00    2980.21 r
  DataSyncToTX/UnsyncBus[4] (DataSync_BusWidth8_0)        0.00    2980.21 r
  DataSyncToTX/SyncBit4/UnsyncBit (Synchronizer_12)       0.00    2980.21 r
  DataSyncToTX/SyncBit4/U5/ZN (NAND2_X1)                  0.02    2980.23 f
  DataSyncToTX/SyncBit4/U2/ZN (OAI21_X1)                  0.03    2980.26 r
  DataSyncToTX/SyncBit4/int_sig_reg/D (DFFR_X1)           0.01    2980.27 r
  data arrival time                                               2980.27

  clock scan_tx_clk_mux (rise edge)                    3000.00    3000.00
  clock network delay (ideal)                             0.00    3000.00
  DataSyncToTX/SyncBit4/int_sig_reg/CK (DFFR_X1)          0.00    3000.00 r
  library setup time                                     -0.03    2999.97
  data required time                                              2999.97
  --------------------------------------------------------------------------
  data required time                                              2999.97
  data arrival time                                              -2980.27
  --------------------------------------------------------------------------
  slack (MET)                                                       19.71


  Startpoint: RegisterFileTop/REG2_reg[0]
              (rising edge-triggered flip-flop clocked by ref_clk_mux)
  Endpoint: UART_TOP/UART_RX_TOP/CounterTop/BitCounter_reg[3]
            (rising edge-triggered flip-flop clocked by scan_uart_clk_mux)
  Path Group: scan_uart_clk_mux
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystemTop          5K_hvratio_1_1        NangateOpenCellLibrary_fast

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ref_clk_mux (rise edge)                        2980.00    2980.00
  clock network delay (ideal)                             0.00    2980.00
  RegisterFileTop/REG2_reg[0]/CK (DFFR_X1)                0.00    2980.00 r
  RegisterFileTop/REG2_reg[0]/Q (DFFR_X1)                 0.07    2980.07 r
  RegisterFileTop/REG2[0] (RegisterFile_AddWidth4_BusWidth8_RegDepth16)
                                                          0.00    2980.07 r
  UART_TOP/ParityEn (UART)                                0.00    2980.07 r
  UART_TOP/UART_RX_TOP/ParityEn (UART_RX)                 0.00    2980.07 r
  UART_TOP/UART_RX_TOP/CounterTop/ParityEn (EdgeBitCounter)
                                                          0.00    2980.07 r
  UART_TOP/UART_RX_TOP/CounterTop/U11/ZN (INV_X1)         0.02    2980.10 f
  UART_TOP/UART_RX_TOP/CounterTop/U10/ZN (AOI221_X1)      0.04    2980.14 r
  UART_TOP/UART_RX_TOP/CounterTop/U9/ZN (OAI211_X1)       0.05    2980.18 f
  UART_TOP/UART_RX_TOP/CounterTop/U12/ZN (AOI21_X1)       0.04    2980.22 r
  UART_TOP/UART_RX_TOP/CounterTop/U3/ZN (OAI21_X1)        0.03    2980.26 f
  UART_TOP/UART_RX_TOP/CounterTop/U17/ZN (AOI21_X1)       0.04    2980.29 r
  UART_TOP/UART_RX_TOP/CounterTop/U15/ZN (OAI21_X1)       0.02    2980.32 f
  UART_TOP/UART_RX_TOP/CounterTop/BitCounter_reg[3]/D (DFFR_X1)
                                                          0.01    2980.33 f
  data arrival time                                               2980.33

  clock scan_uart_clk_mux (rise edge)                  3000.00    3000.00
  clock network delay (ideal)                             0.00    3000.00
  UART_TOP/UART_RX_TOP/CounterTop/BitCounter_reg[3]/CK (DFFR_X1)
                                                          0.00    3000.00 r
  library setup time                                     -0.02    2999.98
  data required time                                              2999.98
  --------------------------------------------------------------------------
  data required time                                              2999.98
  data arrival time                                              -2980.33
  --------------------------------------------------------------------------
  slack (MET)                                                       19.65


  Startpoint: SystemControlTop/CTRL_TX_TOP/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by ref_clk_mux)
  Endpoint: DataSyncToTX/SyncBit4/int_sig_reg
            (rising edge-triggered flip-flop clocked by tx_clk_mux)
  Path Group: tx_clk_mux
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystemTop          5K_hvratio_1_1        NangateOpenCellLibrary_fast

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ref_clk_mux (rise edge)                        8300.00    8300.00
  clock network delay (ideal)                             0.00    8300.00
  SystemControlTop/CTRL_TX_TOP/current_state_reg[1]/CK (DFFR_X1)
                                                          0.00    8300.00 r
  SystemControlTop/CTRL_TX_TOP/current_state_reg[1]/Q (DFFR_X1)
                                                          0.06    8300.06 f
  SystemControlTop/CTRL_TX_TOP/U4/ZN (NOR3_X2)            0.08    8300.15 r
  SystemControlTop/CTRL_TX_TOP/U25/ZN (AOI222_X1)         0.04    8300.19 f
  SystemControlTop/CTRL_TX_TOP/U24/ZN (INV_X1)            0.02    8300.21 r
  SystemControlTop/CTRL_TX_TOP/TX_P_Data[4] (CTRL_TX_BusWidth8)
                                                          0.00    8300.21 r
  SystemControlTop/TX_P_Data[4] (SystemControl_BusWidth8_FuncWidth4_AddWidth4)
                                                          0.00    8300.21 r
  DataSyncToTX/UnsyncBus[4] (DataSync_BusWidth8_0)        0.00    8300.21 r
  DataSyncToTX/SyncBit4/UnsyncBit (Synchronizer_12)       0.00    8300.21 r
  DataSyncToTX/SyncBit4/U5/ZN (NAND2_X1)                  0.02    8300.23 f
  DataSyncToTX/SyncBit4/U2/ZN (OAI21_X1)                  0.03    8300.26 r
  DataSyncToTX/SyncBit4/int_sig_reg/D (DFFR_X1)           0.01    8300.27 r
  data arrival time                                               8300.27

  clock tx_clk_mux (rise edge)                         8320.00    8320.00
  clock network delay (ideal)                             0.00    8320.00
  DataSyncToTX/SyncBit4/int_sig_reg/CK (DFFR_X1)          0.00    8320.00 r
  library setup time                                     -0.03    8319.97
  data required time                                              8319.97
  --------------------------------------------------------------------------
  data required time                                              8319.97
  data arrival time                                              -8300.27
  --------------------------------------------------------------------------
  slack (MET)                                                       19.71


  Startpoint: UART_TOP/UART_TX_Top/FSMTopTX/PresentState_reg[2]
              (rising edge-triggered flip-flop clocked by scan_tx_clk_mux)
  Endpoint: TX_OUT (output port clocked by uart_clk)
  Path Group: uart_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystemTop          5K_hvratio_1_1        NangateOpenCellLibrary_fast

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_tx_clk_mux (rise edge)                   27000.00   27000.00
  clock network delay (ideal)                             0.00   27000.00
  UART_TOP/UART_TX_Top/FSMTopTX/PresentState_reg[2]/CK (DFFR_X1)
                                                          0.00   27000.00 r
  UART_TOP/UART_TX_Top/FSMTopTX/PresentState_reg[2]/Q (DFFR_X1)
                                                          0.05   27000.05 f
  UART_TOP/UART_TX_Top/FSMTopTX/U8/ZN (NOR2_X1)           0.04   27000.10 r
  UART_TOP/UART_TX_Top/FSMTopTX/MuxSelection[1] (FSM_TX)
                                                          0.00   27000.10 r
  UART_TOP/UART_TX_Top/MuxTop/MuxSelection[1] (MUX)       0.00   27000.10 r
  UART_TOP/UART_TX_Top/MuxTop/U3/ZN (INV_X1)              0.02   27000.12 f
  UART_TOP/UART_TX_Top/MuxTop/U5/ZN (OAI21_X1)            0.03   27000.15 r
  UART_TOP/UART_TX_Top/MuxTop/U7/ZN (NAND2_X1)            0.02   27000.17 f
  UART_TOP/UART_TX_Top/MuxTop/TXOut (MUX)                 0.00   27000.17 f
  UART_TOP/UART_TX_Top/TXOut (UART_TX)                    0.00   27000.17 f
  UART_TOP/TX_S_Data (UART)                               0.00   27000.17 f
  TX_OUT (out)                                            0.00   27000.17 f
  data arrival time                                              27000.17

  clock uart_clk (rise edge)                          27040.00   27040.00
  clock network delay (ideal)                             0.20   27040.20
  clock uncertainty                                      -0.20   27040.00
  output external delay                                  -0.10   27039.90
  data required time                                             27039.90
  --------------------------------------------------------------------------
  data required time                                             27039.90
  data arrival time                                              -27000.17
  --------------------------------------------------------------------------
  slack (MET)                                                       39.73


  Startpoint: ClockDividerTopSys8/ClockDivider4Top/o_div_clk_reg
              (rising edge-triggered flip-flop clocked by uart_clk_2)
  Endpoint: ClockDividerTopSys8/ClockDivider4Top/o_div_clk_reg
            (rising edge-triggered flip-flop clocked by uart_clk_2)
  Path Group: uart_clk_2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystemTop          5K_hvratio_1_1        NangateOpenCellLibrary_fast

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock uart_clk_2 (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClockDividerTopSys8/ClockDivider4Top/o_div_clk_reg/CK (DFFR_X1)
                                                          0.00       0.00 r
  ClockDividerTopSys8/ClockDivider4Top/o_div_clk_reg/QN (DFFR_X1)
                                                          0.04       0.04 r
  ClockDividerTopSys8/ClockDivider4Top/o_div_clk_reg/D (DFFR_X1)
                                                          0.01       0.05 r
  data arrival time                                                  0.05

  clock uart_clk_2 (rise edge)                         2080.00    2080.00
  clock network delay (ideal)                             0.00    2080.00
  ClockDividerTopSys8/ClockDivider4Top/o_div_clk_reg/CK (DFFR_X1)
                                                          0.00    2080.00 r
  library setup time                                     -0.02    2079.98
  data required time                                              2079.98
  --------------------------------------------------------------------------
  data required time                                              2079.98
  data arrival time                                                 -0.05
  --------------------------------------------------------------------------
  slack (MET)                                                     2079.93


  Startpoint: ClockDividerTopSys8/ClockDivider8Top/o_div_clk_reg
              (rising edge-triggered flip-flop clocked by uart_clk_4)
  Endpoint: ClockDividerTopSys8/ClockDivider8Top/o_div_clk_reg
            (rising edge-triggered flip-flop clocked by uart_clk_4)
  Path Group: uart_clk_4
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystemTop          5K_hvratio_1_1        NangateOpenCellLibrary_fast

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock uart_clk_4 (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClockDividerTopSys8/ClockDivider8Top/o_div_clk_reg/CK (DFFR_X1)
                                                          0.00       0.00 r
  ClockDividerTopSys8/ClockDivider8Top/o_div_clk_reg/QN (DFFR_X1)
                                                          0.04       0.04 r
  ClockDividerTopSys8/ClockDivider8Top/o_div_clk_reg/D (DFFR_X1)
                                                          0.01       0.05 r
  data arrival time                                                  0.05

  clock uart_clk_4 (rise edge)                         4160.00    4160.00
  clock network delay (ideal)                             0.00    4160.00
  ClockDividerTopSys8/ClockDivider8Top/o_div_clk_reg/CK (DFFR_X1)
                                                          0.00    4160.00 r
  library setup time                                     -0.02    4159.98
  data required time                                              4159.98
  --------------------------------------------------------------------------
  data required time                                              4159.98
  data arrival time                                                 -0.05
  --------------------------------------------------------------------------
  slack (MET)                                                     4159.93


  Startpoint: RegisterFileTop/REG2_reg[0]
              (rising edge-triggered flip-flop clocked by ref_clk_mux)
  Endpoint: UART_TOP/UART_RX_TOP/CounterTop/BitCounter_reg[3]
            (rising edge-triggered flip-flop clocked by uart_clk_mux)
  Path Group: uart_clk_mux
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SystemTop          5K_hvratio_1_1        NangateOpenCellLibrary_fast

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ref_clk_mux (rise edge)                        1020.00    1020.00
  clock network delay (ideal)                             0.00    1020.00
  RegisterFileTop/REG2_reg[0]/CK (DFFR_X1)                0.00    1020.00 r
  RegisterFileTop/REG2_reg[0]/Q (DFFR_X1)                 0.07    1020.07 r
  RegisterFileTop/REG2[0] (RegisterFile_AddWidth4_BusWidth8_RegDepth16)
                                                          0.00    1020.07 r
  UART_TOP/ParityEn (UART)                                0.00    1020.07 r
  UART_TOP/UART_RX_TOP/ParityEn (UART_RX)                 0.00    1020.07 r
  UART_TOP/UART_RX_TOP/CounterTop/ParityEn (EdgeBitCounter)
                                                          0.00    1020.07 r
  UART_TOP/UART_RX_TOP/CounterTop/U11/ZN (INV_X1)         0.02    1020.10 f
  UART_TOP/UART_RX_TOP/CounterTop/U10/ZN (AOI221_X1)      0.04    1020.14 r
  UART_TOP/UART_RX_TOP/CounterTop/U9/ZN (OAI211_X1)       0.05    1020.18 f
  UART_TOP/UART_RX_TOP/CounterTop/U12/ZN (AOI21_X1)       0.04    1020.22 r
  UART_TOP/UART_RX_TOP/CounterTop/U3/ZN (OAI21_X1)        0.03    1020.26 f
  UART_TOP/UART_RX_TOP/CounterTop/U17/ZN (AOI21_X1)       0.04    1020.29 r
  UART_TOP/UART_RX_TOP/CounterTop/U15/ZN (OAI21_X1)       0.02    1020.32 f
  UART_TOP/UART_RX_TOP/CounterTop/BitCounter_reg[3]/D (DFFR_X1)
                                                          0.01    1020.33 f
  data arrival time                                               1020.33

  clock uart_clk_mux (rise edge)                       1040.00    1040.00
  clock network delay (ideal)                             0.00    1040.00
  UART_TOP/UART_RX_TOP/CounterTop/BitCounter_reg[3]/CK (DFFR_X1)
                                                          0.00    1040.00 r
  library setup time                                     -0.02    1039.98
  data required time                                              1039.98
  --------------------------------------------------------------------------
  data required time                                              1039.98
  data arrival time                                              -1020.33
  --------------------------------------------------------------------------
  slack (MET)                                                       19.65


1
