0.7
2020.2
Nov 18 2020
09:47:47
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/improved_combinational_design/improved_combinational_design.sim/sim_1/impl/timing/xsim/test_time_impl.v,1683555630,verilog,,,,glbl;improved_combinational_design,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/improved_combinational_design/improved_combinational_design.srcs/sim_1/new/test.vhd,1683555323,vhdl,,,,test,,,,,,,,
