#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f2f410 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f2f5a0 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x1f25b40 .functor NOT 1, L_0x1f60e80, C4<0>, C4<0>, C4<0>;
L_0x1f60b90 .functor XOR 2, L_0x1f609c0, L_0x1f60af0, C4<00>, C4<00>;
L_0x1f60d70 .functor XOR 2, L_0x1f60b90, L_0x1f60ca0, C4<00>, C4<00>;
v0x1f5f170_0 .net "Y2_dut", 0 0, v0x1f5e9f0_0;  1 drivers
v0x1f5f230_0 .net "Y2_ref", 0 0, L_0x1f300e0;  1 drivers
v0x1f5f2d0_0 .net "Y4_dut", 0 0, v0x1f5ead0_0;  1 drivers
v0x1f5f3a0_0 .net "Y4_ref", 0 0, L_0x1f607d0;  1 drivers
v0x1f5f470_0 .net *"_ivl_10", 1 0, L_0x1f60ca0;  1 drivers
v0x1f5f560_0 .net *"_ivl_12", 1 0, L_0x1f60d70;  1 drivers
v0x1f5f600_0 .net *"_ivl_2", 1 0, L_0x1f60920;  1 drivers
v0x1f5f6c0_0 .net *"_ivl_4", 1 0, L_0x1f609c0;  1 drivers
v0x1f5f7a0_0 .net *"_ivl_6", 1 0, L_0x1f60af0;  1 drivers
v0x1f5f910_0 .net *"_ivl_8", 1 0, L_0x1f60b90;  1 drivers
v0x1f5f9f0_0 .var "clk", 0 0;
v0x1f5fa90_0 .var/2u "stats1", 223 0;
v0x1f5fb50_0 .var/2u "strobe", 0 0;
v0x1f5fc10_0 .net "tb_match", 0 0, L_0x1f60e80;  1 drivers
v0x1f5fce0_0 .net "tb_mismatch", 0 0, L_0x1f25b40;  1 drivers
v0x1f5fd80_0 .net "w", 0 0, v0x1f5e590_0;  1 drivers
v0x1f5fe20_0 .net "y", 6 1, v0x1f5e630_0;  1 drivers
L_0x1f60920 .concat [ 1 1 0 0], L_0x1f607d0, L_0x1f300e0;
L_0x1f609c0 .concat [ 1 1 0 0], L_0x1f607d0, L_0x1f300e0;
L_0x1f60af0 .concat [ 1 1 0 0], v0x1f5ead0_0, v0x1f5e9f0_0;
L_0x1f60ca0 .concat [ 1 1 0 0], L_0x1f607d0, L_0x1f300e0;
L_0x1f60e80 .cmp/eeq 2, L_0x1f60920, L_0x1f60d70;
S_0x1f2f730 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x1f2f5a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x1f1abf0 .functor NOT 1, v0x1f5e590_0, C4<0>, C4<0>, C4<0>;
L_0x1f300e0 .functor AND 1, L_0x1f5ff30, L_0x1f1abf0, C4<1>, C4<1>;
L_0x1f25bb0 .functor OR 1, L_0x1f60120, L_0x1f601c0, C4<0>, C4<0>;
L_0x1f603d0 .functor OR 1, L_0x1f25bb0, L_0x1f60300, C4<0>, C4<0>;
L_0x1f606c0 .functor OR 1, L_0x1f603d0, L_0x1f60510, C4<0>, C4<0>;
L_0x1f607d0 .functor AND 1, L_0x1f606c0, v0x1f5e590_0, C4<1>, C4<1>;
v0x1f25cb0_0 .net "Y2", 0 0, L_0x1f300e0;  alias, 1 drivers
v0x1f25d50_0 .net "Y4", 0 0, L_0x1f607d0;  alias, 1 drivers
v0x1f1ad00_0 .net *"_ivl_1", 0 0, L_0x1f5ff30;  1 drivers
v0x1f1add0_0 .net *"_ivl_10", 0 0, L_0x1f25bb0;  1 drivers
v0x1f5d5a0_0 .net *"_ivl_13", 0 0, L_0x1f60300;  1 drivers
v0x1f5d6d0_0 .net *"_ivl_14", 0 0, L_0x1f603d0;  1 drivers
v0x1f5d7b0_0 .net *"_ivl_17", 0 0, L_0x1f60510;  1 drivers
v0x1f5d890_0 .net *"_ivl_18", 0 0, L_0x1f606c0;  1 drivers
v0x1f5d970_0 .net *"_ivl_2", 0 0, L_0x1f1abf0;  1 drivers
v0x1f5dae0_0 .net *"_ivl_7", 0 0, L_0x1f60120;  1 drivers
v0x1f5dbc0_0 .net *"_ivl_9", 0 0, L_0x1f601c0;  1 drivers
v0x1f5dca0_0 .net "w", 0 0, v0x1f5e590_0;  alias, 1 drivers
v0x1f5dd60_0 .net "y", 6 1, v0x1f5e630_0;  alias, 1 drivers
L_0x1f5ff30 .part v0x1f5e630_0, 0, 1;
L_0x1f60120 .part v0x1f5e630_0, 1, 1;
L_0x1f601c0 .part v0x1f5e630_0, 2, 1;
L_0x1f60300 .part v0x1f5e630_0, 4, 1;
L_0x1f60510 .part v0x1f5e630_0, 5, 1;
S_0x1f5dec0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x1f2f5a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x1f5e120_0 .net "clk", 0 0, v0x1f5f9f0_0;  1 drivers
v0x1f5e200_0 .var/2s "errored1", 31 0;
v0x1f5e2e0_0 .var/2s "onehot_error", 31 0;
v0x1f5e3a0_0 .net "tb_match", 0 0, L_0x1f60e80;  alias, 1 drivers
v0x1f5e460_0 .var/2s "temp", 31 0;
v0x1f5e590_0 .var "w", 0 0;
v0x1f5e630_0 .var "y", 6 1;
E_0x1f29570/0 .event negedge, v0x1f5e120_0;
E_0x1f29570/1 .event posedge, v0x1f5e120_0;
E_0x1f29570 .event/or E_0x1f29570/0, E_0x1f29570/1;
S_0x1f5e730 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x1f2f5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
v0x1f5e9f0_0 .var "Y2", 0 0;
v0x1f5ead0_0 .var "Y4", 0 0;
v0x1f5eb90_0 .net "w", 0 0, v0x1f5e590_0;  alias, 1 drivers
v0x1f5ecb0_0 .net "y", 6 1, v0x1f5e630_0;  alias, 1 drivers
v0x1f5eda0_0 .var "y_bits", 6 1;
E_0x1f290c0 .event anyedge, v0x1f5dd60_0, v0x1f5eda0_0, v0x1f5dca0_0;
S_0x1f5ef50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1f2f5a0;
 .timescale -12 -12;
E_0x1f28dd0 .event anyedge, v0x1f5fb50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f5fb50_0;
    %nor/r;
    %assign/vec4 v0x1f5fb50_0, 0;
    %wait E_0x1f28dd0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f5dec0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f5e200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f5e2e0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x1f5dec0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f29570;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1f5e630_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1f5e590_0, 0;
    %load/vec4 v0x1f5e3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f5e2e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1f5e2e0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f5e200_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f29570;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x1f5e460_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x1f5e460_0;
    %parti/s 2, 5, 4;
    %load/vec4 v0x1f5e460_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x1f5e460_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x1f5e460_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x1f5e460_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v0x1f5e630_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1f5e590_0, 0;
    %load/vec4 v0x1f5e3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f5e200_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1f5e200_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1f5e2e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x1f5e200_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x1f5e2e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x1f5e200_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1f5e730;
T_3 ;
    %wait E_0x1f290c0;
    %load/vec4 v0x1f5ecb0_0;
    %store/vec4 v0x1f5eda0_0, 0, 6;
    %load/vec4 v0x1f5eda0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1f5eb90_0;
    %inv;
    %and;
    %store/vec4 v0x1f5e9f0_0, 0, 1;
    %load/vec4 v0x1f5eda0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1f5eda0_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x1f5eda0_0;
    %parti/s 1, 4, 4;
    %and;
    %load/vec4 v0x1f5eda0_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v0x1f5eb90_0;
    %and;
    %store/vec4 v0x1f5ead0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1f2f5a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f5f9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f5fb50_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1f2f5a0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f5f9f0_0;
    %inv;
    %store/vec4 v0x1f5f9f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1f2f5a0;
T_6 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f5e120_0, v0x1f5fce0_0, v0x1f5fe20_0, v0x1f5fd80_0, v0x1f5f230_0, v0x1f5f170_0, v0x1f5f3a0_0, v0x1f5f2d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1f2f5a0;
T_7 ;
    %load/vec4 v0x1f5fa90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1f5fa90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f5fa90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1f5fa90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1f5fa90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f5fa90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1f5fa90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f5fa90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f5fa90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f5fa90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1f2f5a0;
T_8 ;
    %wait E_0x1f29570;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f5fa90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f5fa90_0, 4, 32;
    %load/vec4 v0x1f5fc10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1f5fa90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f5fa90_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f5fa90_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f5fa90_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1f5f230_0;
    %load/vec4 v0x1f5f230_0;
    %load/vec4 v0x1f5f170_0;
    %xor;
    %load/vec4 v0x1f5f230_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1f5fa90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f5fa90_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1f5fa90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f5fa90_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1f5f3a0_0;
    %load/vec4 v0x1f5f3a0_0;
    %load/vec4 v0x1f5f2d0_0;
    %xor;
    %load/vec4 v0x1f5f3a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1f5fa90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f5fa90_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1f5fa90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f5fa90_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/m2014_q6c/m2014_q6c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/machine/m2014_q6c/iter4/response1/top_module.sv";
