# âš¡ APB-Driven AI Matrix Multiplier IP â€” Golden Model Validation

This repository contains the complete **APB-Controlled Matrix Multiplication Hardware IP**, combined with a **Python Golden Model** and a **SystemVerilog Verification Environment**. The design targets ASIC/FPGA compute accelerators and enables full APB-driven softwareâ€“hardware co-validation.

> ğŸ§© Design Type: RTL Compute IP + APB Slave Interface  
> ğŸ§ª Verification: Python Golden Model + SystemVerilog TB  
> ğŸš€ Use Case: AI acceleration, DSP kernels, custom compute engines  

---

## ğŸ§  Project Highlights

- APB Register Interface for input/output & control  
- Parameterizable Matrix-Multiplication compute core  
- Processing Element (MAC) based architecture  
- Python Golden Model generating expected results  
- SystemVerilog testbench with stimulus, checker, and coverage  
- Bit-exact RTL vs Golden Model validation  

---

## ğŸ“ Repository Structure

APB-Driven-AI-Matrix-Multiplier-IP/  
â”œâ”€â”€ Design_RTL/  
â”‚   â”œâ”€â”€ apb_slave.v  
â”‚   â”œâ”€â”€ matmul.v  
â”‚   â”œâ”€â”€ matmul_calc.v  
â”‚   â”œâ”€â”€ pe_module.v  
â”‚   â”œâ”€â”€ mem.v  
â”‚   â”œâ”€â”€ design.sv  
â”‚   â””â”€â”€ headers.vh  
â”‚  
â”œâ”€â”€ Testbench/  
â”‚   â”œâ”€â”€ testbench.sv  
â”‚   â”œâ”€â”€ matmul_pkg.sv  
â”‚   â”œâ”€â”€ matmul_stimulus.sv  
â”‚   â”œâ”€â”€ matmul_checker.sv  
â”‚   â”œâ”€â”€ matmul_coverage.sv  
â”‚   â””â”€â”€ matmul_tester.sv  
â”‚  
â”œâ”€â”€ Golden_Model/  
â”‚   â”œâ”€â”€ Golden_Model.py  
â”‚   â”œâ”€â”€ matrix_gen.py  
â”‚   â””â”€â”€ result_matrix.txt  
â”‚  
â”œâ”€â”€ Input_Files/  
â”‚   â”œâ”€â”€ matrixA.txt  
â”‚   â”œâ”€â”€ matrixB.txt  
â”‚   â”œâ”€â”€ matrixC.txt  
â”‚   â”œâ”€â”€ dimensions.txt  
â”‚   â””â”€â”€ parameters.txt  
â”‚  
â”œâ”€â”€ Results/  
â”‚   â”œâ”€â”€ run.log  
â”‚   â”œâ”€â”€ qrun.log  
â”‚   â”œâ”€â”€ result_matrix.txt  
â”‚   â””â”€â”€ comparisons/  
â”‚  
â”œâ”€â”€ scripts/  
â”‚   â”œâ”€â”€ run.sh  
â”‚   â””â”€â”€ sim.do  
â”‚  
â””â”€â”€ README.md  

---

## ğŸš€ Getting Started

### Prerequisites

- Python 3.8+  
- SystemVerilog simulator  
- Python libraries (`numpy`, `pandas`)  

Install dependencies:  
pip install -r requirements.txt  

---

## ğŸ”§ Running the Complete Flow

### Step 1 â€” Generate Matrices & Golden Output  
python3 Golden_Model/Golden_Model.py  

### Step 2 â€” Run RTL Simulation  
sh scripts/run.sh  

### Step 3 â€” Compare RTL Output with Golden Reference  
cat Results/run.log  
cat Results/comparisons/*  

### Step 4 â€” Optional: View Waveform  
vsim -do scripts/sim.do  

---

## ğŸ“Š Input Files Description

matrixA.txt      â†’ Input A  
matrixB.txt      â†’ Input B  
matrixC.txt      â†’ Expected output  
dimensions.txt   â†’ Matrix configuration  
parameters.txt   â†’ PE count, memory size, APB map  

Both Python and SV TB read from the same files for consistency.

---

## ğŸ§© APB Operation Overview

1. Write matrices A & B via APB  
2. Configure operation through APB registers  
3. MAC array computes results  
4. Status register indicates done  
5. Read matrix C using APB reads  

---

## ğŸ§ª Verification Notes

âœ” Checker compares RTL output vs Golden Model  
âœ” Mismatch logs stored in Results/comparisons/  
âœ” Coverage inside matmul_coverage.sv  
âœ” Stimulus generator performs APB read/write sequences  

---

## ğŸ“ Results Folder

run.log           â†’ Simulation output  
qrun.log          â†’ Quick summary  
result_matrix.txt â†’ RTL result  
comparisons/      â†’ Difference reports  

---

## ğŸ”® Future Enhancements

â€¢ UVM environment  
â€¢ AXI4-Lite control interface  
â€¢ Pipelined systolic architecture  
â€¢ Fixed-point quantization support  
â€¢ Automated CI regressions  

---

## âœ¨ Author

R. Rahul  
Design & Verification Trainee  
APB/AXI â€¢ Compute Hardware â€¢ Python Golden Models â€¢ SystemVerilog  
Email: rahulkannavcet@gmail.com  

---

## ğŸ”– Keywords

APB, RTL, Matrix Multiplier, Python Golden Model, SystemVerilog,  
MAC, Compute IP, VLSI, ASIC, Hardware Acceleration, Verification
