SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE upgrade_mode yes
SET_PREFERENCE ipi_mode no
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a100t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package csg324
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE designentry VHDL
SET_PREFERENCE outputdirectory c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab23/vivado_proj/Nexys-A7-100T-OOB.srcs/sources_1/ip/ddr/_tmp/
SET_PREFERENCE subworkingdirectory c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab23/vivado_proj/Nexys-A7-100T-OOB.srcs/sources_1/ip/ddr/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name ddr
SET_PARAMETER xml_input_file C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab23/vivado_proj/Nexys-A7-100T-OOB.srcs/sources_1/ip/ddr/mig_a.prj
SET_PARAMETER data_dir_path C:/Xilinx/Vivado/2019.2/data/ip/xilinx/mig_7series_v4_2
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 4.2
SET_CORE_VLNV xilinx.com:ip:mig_7series:4.2
SET_CORE_PATH C:/Xilinx/Vivado/2019.2/data/ip/xilinx/mig_7series_v4_2
SET_CORE_DATASHEET C:/Xilinx/Vivado/2019.2/data/ip/xilinx/mig_7series_v4_2/data/docs/ds176_7series_MIS.pdf
