// Seed: 2278333511
module module_0 (
    output wire id_0,
    output wor  id_1
);
  wire id_3;
  id_4 :
  assert property (@(negedge id_3 or posedge id_3) id_4)
  else;
  assign module_1.id_14 = 0;
  always begin : LABEL_0
    release id_0;
  end
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input wand id_2,
    input tri1 id_3,
    output tri0 id_4,
    output wand id_5,
    input tri0 id_6,
    output tri id_7,
    input wand id_8,
    output wire id_9,
    output tri0 id_10,
    output tri0 id_11,
    input supply0 id_12,
    output uwire id_13,
    output wire id_14,
    input wor id_15,
    input supply1 id_16,
    input wor id_17,
    input wire id_18,
    output tri id_19,
    input tri0 id_20
);
  wire ["" : -1] id_22;
  module_0 modCall_1 (
      id_9,
      id_10
  );
endmodule
