Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Fri Jan 11 16:49:32 2019
| Host             : logos-xps running 64-bit major release  (build 9200)
| Command          : report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
| Design           : Top
| Device           : xc7k160tffg676-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.849        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.717        |
| Device Static (W)        | 0.131        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 96.4         |
| Junction Temperature (C) | 28.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        3 |       --- |             --- |
| Slice Logic    |     0.742 |    47827 |       --- |             --- |
|   LUT as Logic |     0.725 |    36813 |    101400 |           36.30 |
|   F7/F8 Muxes  |     0.016 |     8289 |    101400 |            8.17 |
|   CARRY4       |    <0.001 |      127 |     25350 |            0.50 |
|   Register     |    <0.001 |      393 |    202800 |            0.19 |
|   BUFG         |    <0.001 |        4 |        32 |           12.50 |
|   Others       |     0.000 |      384 |       --- |             --- |
| Signals        |     0.951 |    32063 |       --- |             --- |
| Block RAM      |     0.004 |      197 |       325 |           60.62 |
| DSPs           |     0.001 |        3 |       600 |            0.50 |
| I/O            |     0.018 |       38 |       400 |            9.50 |
| Static Power   |     0.131 |          |           |                 |
| Total          |     1.849 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.749 |       1.699 |      0.050 |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |
| Vcco33    |       3.300 |     0.006 |       0.005 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.000 |      0.006 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------+-----------+
| Name       | Power (W) |
+------------+-----------+
| Top        |     1.717 |
|   b0       |     0.004 |
|   e0       |     0.001 |
|   pp       |     0.949 |
|     f0     |     0.003 |
|       U0   |     0.003 |
|     f1     |     0.002 |
|       U0   |     0.002 |
|     f2     |     0.002 |
|       U0   |     0.002 |
|     m1     |     0.011 |
|       U0   |     0.011 |
|     m10    |     0.027 |
|       U0   |     0.027 |
|     m11    |     0.025 |
|       U0   |     0.025 |
|     m12    |     0.025 |
|       U0   |     0.025 |
|     m13    |     0.025 |
|       U0   |     0.025 |
|     m14    |     0.015 |
|       U0   |     0.015 |
|     m15    |     0.007 |
|       U0   |     0.007 |
|     m16    |     0.011 |
|       U0   |     0.011 |
|     m17    |     0.008 |
|       U0   |     0.008 |
|     m18    |     0.010 |
|       U0   |     0.010 |
|     m19    |     0.010 |
|       U0   |     0.010 |
|     m2     |     0.008 |
|       U0   |     0.008 |
|     m20    |     0.018 |
|       U0   |     0.018 |
|     m21    |     0.021 |
|       U0   |     0.021 |
|     m22    |     0.025 |
|       U0   |     0.025 |
|     m23    |     0.021 |
|       U0   |     0.021 |
|     m24    |     0.026 |
|       U0   |     0.026 |
|     m25    |     0.026 |
|       U0   |     0.026 |
|     m26    |     0.026 |
|       U0   |     0.026 |
|     m27    |     0.007 |
|       U0   |     0.007 |
|     m28    |     0.008 |
|       U0   |     0.008 |
|     m29    |     0.009 |
|       U0   |     0.009 |
|     m3     |     0.010 |
|       U0   |     0.010 |
|     m30    |     0.009 |
|       U0   |     0.009 |
|     m31    |     0.011 |
|       U0   |     0.011 |
|     m32    |     0.018 |
|       U0   |     0.018 |
|     m33    |     0.023 |
|       U0   |     0.023 |
|     m34    |     0.025 |
|       U0   |     0.025 |
|     m35    |     0.028 |
|       U0   |     0.028 |
|     m36    |     0.024 |
|       U0   |     0.024 |
|     m37    |     0.025 |
|       U0   |     0.025 |
|     m38    |     0.025 |
|       U0   |     0.025 |
|     m39    |     0.025 |
|       U0   |     0.025 |
|     m4     |     0.009 |
|       U0   |     0.009 |
|     m40    |     0.008 |
|       U0   |     0.008 |
|     m41    |     0.009 |
|       U0   |     0.009 |
|     m42    |     0.009 |
|       U0   |     0.009 |
|     m43    |     0.010 |
|       U0   |     0.010 |
|     m44    |     0.012 |
|       U0   |     0.012 |
|     m45    |     0.017 |
|       U0   |     0.017 |
|     m46    |     0.012 |
|       U0   |     0.012 |
|     m47    |     0.021 |
|       U0   |     0.021 |
|     m48    |     0.022 |
|       U0   |     0.022 |
|     m49    |     0.021 |
|       U0   |     0.021 |
|     m5     |     0.011 |
|       U0   |     0.011 |
|     m50    |     0.025 |
|       U0   |     0.025 |
|     m51    |     0.026 |
|       U0   |     0.026 |
|     m52    |     0.026 |
|       U0   |     0.026 |
|     m6     |     0.020 |
|       U0   |     0.020 |
|     m7     |     0.027 |
|       U0   |     0.027 |
|     m8     |     0.027 |
|       U0   |     0.027 |
|     m9     |     0.028 |
|       U0   |     0.028 |
|     mm1    |     0.001 |
|       U0   |     0.001 |
|     mm2    |     0.001 |
|       U0   |     0.001 |
|     mm3    |     0.001 |
|       U0   |     0.001 |
|   ppfail   |     0.002 |
|     mm2    |     0.002 |
|       U0   |     0.002 |
|   ppvitory |     0.002 |
|     mm3    |     0.002 |
|       U0   |     0.002 |
|   t0       |     0.464 |
|     m0     |     0.002 |
|   v0       |     0.266 |
+------------+-----------+


