Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Nov 26 19:10:25 2017
| Host         : THINKPAD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file final_project_control_sets_placed.rpt
| Design       : final_project
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    31 |
| Unused register locations in slices containing registers |   102 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             290 |           94 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              29 |           14 |
| Yes          | No                    | No                     |             209 |           69 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             122 |           37 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------------------------+------------------------------------------+------------------+----------------+
|      Clock Signal      |               Enable Signal              |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+------------------------+------------------------------------------+------------------------------------------+------------------+----------------+
|  clocker/inst/clk_out1 | sd_read_write/cs_i_1_n_0                 |                                          |                1 |              1 |
|  clocker/inst/clk_out2 |                                          | filters_and_fft/my_audio/PWM_out_i_1_n_0 |                1 |              1 |
|  clocker/inst/clk_out1 |                                          | display/strobe[5]_i_1_n_0                |                4 |              4 |
|  clocker/inst/clk_out1 |                                          | display/p_0_in[1]                        |                4 |              4 |
|  clocker/inst/clk_out1 | sd_read_write/bit_counter_reg[7]_i_1_n_0 | sd_read_write/bit_counter[9]_i_1_n_0     |                2 |              4 |
|  clocker/inst/clk_out1 | sd_read_write/cmd_out[47]_i_1_n_0        | sd_read_write/cmd_out[6]_i_1_n_0         |                1 |              4 |
|  clocker/inst/clk_out1 | sd_read_write/return_state[4]_i_1_n_0    |                                          |                3 |              5 |
|  clocker/inst/clk_out1 | sd_read_write/state[4]_i_1_n_0           |                                          |                4 |              5 |
|  clocker/inst/clk_out1 | sd_read_write/bit_counter_reg[7]_i_1_n_0 |                                          |                2 |              6 |
|  clocker/inst/clk_out1 | sd_read_write/byte_counter[8]_i_2_n_0    | sd_read_write/byte_counter[8]_i_1_n_0    |                4 |              7 |
|  clocker/inst/clk_out1 | sd_read_write/data_sig[7]_i_1_n_0        |                                          |                1 |              7 |
|  clocker/inst/clk_out1 | sd_read_write/dout[7]_i_1_n_0            |                                          |                3 |              8 |
|  clocker/inst/clk_out1 | sd_read_write/recv_data[7]_i_1_n_0       |                                          |                2 |              8 |
|  clocker/inst/clk_out2 |                                          | SW_IBUF[15]                              |                2 |              8 |
|  clocker/inst/clk_out2 | to_xy_bram/sd_info_for_bram              |                                          |                3 |              8 |
|  clocker/inst/clk_out1 |                                          | video_playback_1/hreset                  |                3 |             12 |
|  clocker/inst/clk_out1 | video_playback_1/hreset                  | video_playback_1/vcount0                 |                3 |             12 |
|  clocker/inst/clk_out2 | get_contour/addr_curr                    | get_contour/pixel_count[11]_i_1_n_0      |                4 |             12 |
|  clocker/inst/clk_out2 | get_contour/pixel_per_bin                |                                          |                4 |             12 |
|  clocker/inst/clk_out2 | to_xy_bram/num_pixels[0]_i_1_n_0         | BTNR_IBUF                                |                3 |             12 |
|  clocker/inst/clk_out2 | get_contour/dividend_in[11]_i_1_n_0      |                                          |                6 |             13 |
|  clocker/inst/clk_out2 | get_contour/addr[18]_i_1_n_0             |                                          |                4 |             19 |
|  clocker/inst/clk_out2 | get_contour/addr_curr                    |                                          |                6 |             19 |
|  clocker/inst/clk_out2 | get_contour/addr_prev                    |                                          |                6 |             19 |
|  clocker/inst/clk_out2 | to_xy_bram/bram_addr[0]_i_1_n_0          | BTNR_IBUF                                |                5 |             19 |
|  clocker/inst/clk_out2 | to_xy_bram/addr_start[18]_i_1_n_0        | BTNR_IBUF                                |                7 |             20 |
|  clocker/inst/clk_out1 | sd_read_write/boot_counter[0]_i_1_n_0    |                                          |                7 |             27 |
|  clocker/inst/clk_out1 |                                          |                                          |               16 |             28 |
|  clocker/inst/clk_out2 | sd_read_write/index                      | BTNR_IBUF                                |                8 |             32 |
|  clocker/inst/clk_out1 | sd_read_write/cmd_out[47]_i_1_n_0        |                                          |               17 |             52 |
|  clocker/inst/clk_out2 |                                          |                                          |               79 |            263 |
+------------------------+------------------------------------------+------------------------------------------+------------------+----------------+


