<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1528466148">
  <File Type="RDS-DCP" Name="mipsfpga_test2_wrapper.dcp"/>
  <File Type="RUN-CONSTRS" Name="$PDATADIR/runs/synth_1/constrs_in.xml"/>
  <File Type="RDS-UTIL-PB" Name="mipsfpga_test2_wrapper_utilization_synth.pb"/>
  <File Type="RUN-SRCS" Name="$PDATADIR/runs/synth_1/sources.xml"/>
  <File Type="RDS-PROPCONSTRS" Name="mipsfpga_test2_wrapper_drc_synth.rpt"/>
  <File Type="PA-TCL" Name="mipsfpga_test2_wrapper.tcl"/>
  <File Type="RUN-STRAT" Name="$PDATADIR/runs/synth_1/synth_1.psg"/>
  <File Type="RDS-RDS" Name="mipsfpga_test2_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="mipsfpga_test2_wrapper_utilization_synth.rpt"/>
  <File Type="VDS-TIMINGSUMMARY" Name="mipsfpga_test2_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="mipsfpga_test2_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/mipsfpga_test2/mipsfpga_test2.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/mipsfpga_test2/hdl/mipsfpga_test2_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/ram_init.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../MIPSfpga_uart_irq/LED_Soc.srcs/sources_1/new/ram_init.coe"/>
        <Attr Name="ImportTime" Val="1445906906"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../ram_init.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Users/project_1/project_1.srcs/sources_1/new/ram_init.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../project_1/project_1.srcs/sources_1/new/ram_init.coe"/>
        <Attr Name="ImportTime" Val="1467880945"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/mipsfpga_test2/ip/mipsfpga_test2_mig_7series_0_0/mig_a.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ram_init.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/mipsfpga_test2/ip/mipsfpga_test2_mig_7series_0_0/mig_b.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="mipsfpga_test2_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/git/Nexys4DDR_Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../MIPSfpga_uart_irq/LED_Soc.srcs/constrs_1/imports/git/Nexys4DDR_Master.xdc"/>
        <Attr Name="ImportTime" Val="1462925768"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_axi_bram_ctrl_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_auto_ds_4"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_MIPS_MicroAptiv_UP_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_ahblite_axi_bridge_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_util_ds_buf_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_util_vector_logic_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_xlconstant_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_axi_uart16550_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_blk_mem_gen_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_auto_cc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_xlconcat_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_xlconstant_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_xlconstant_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_xlconstant_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_util_vector_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_mig_7series_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_util_vector_logic_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_auto_ds_1"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_PWM_w_Int_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_auto_pc_3"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_axi_tft_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_auto_ds_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_auto_ds_2"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_auto_pc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_auto_ds_3"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_auto_pc_2"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_auto_us_0"/>
  <BlockFileSet Type="BlockSrcs" Name="mipsfpga_test2_auto_us_1"/>
</GenRun>
