Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jun 24 14:51:29 2020
| Host         : DESKTOP-2GDKRNR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[100]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[101]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[102]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[103]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[104]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[105]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[106]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[107]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[108]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[109]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[10]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[110]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[111]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[112]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[113]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[114]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[115]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[116]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[117]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[118]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[119]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[11]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[120]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[121]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[122]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[123]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[124]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[125]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[126]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[127]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[12]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[13]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[14]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[15]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[16]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[17]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[18]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[19]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[1]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[20]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[21]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[22]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[23]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[24]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[25]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[26]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[27]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[28]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[29]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[2]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[30]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[31]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[32]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[33]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[34]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[35]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[36]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[37]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[38]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[39]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[3]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[40]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[41]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[42]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[43]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[44]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[45]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[46]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[47]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[48]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[49]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[4]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[50]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[51]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[52]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[53]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[54]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[55]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[56]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[57]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[58]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[59]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[5]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[60]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[61]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[62]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[63]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[64]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[65]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[66]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[67]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[68]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[69]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[6]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[70]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[71]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[72]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[73]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[74]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[75]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[76]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[77]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[78]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[79]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[7]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[80]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[81]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[82]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[83]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[84]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[85]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[86]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[87]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[88]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[89]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[8]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[90]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[91]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[92]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[93]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[94]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[95]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[96]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[97]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[98]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[99]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16384 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 16384 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -47.643    -9634.002                   5966                14727        0.064        0.000                      0                14727        3.750        0.000                       0                  2659  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -47.643    -9634.002                   5966                14727        0.064        0.000                      0                14727        3.750        0.000                       0                  2659  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         5966  Failing Endpoints,  Worst Slack      -47.643ns,  Total Violation    -9634.002ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -47.643ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[62]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        55.200ns  (logic 15.601ns (28.263%)  route 39.599ns (71.737%))
  Logic Levels:           126  (BUFG=1 LUT1=63 LUT2=62)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         4.950ns
    Time borrowed from endpoint:      4.950ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.796ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        2.246     3.540    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.664 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     3.962    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.086 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.288     4.375    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.499 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     4.762    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.886 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.037    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.161 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.409     5.570    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X19Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.694 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.843    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X19Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.967 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     6.261    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.385 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.162     6.547    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.671 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     6.842    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.966 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.340     7.306    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.430 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     7.579    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.703 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.416     8.119    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.243 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.394    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.518 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.283     8.801    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.925 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     9.074    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.198 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.324     9.523    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.647 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.808    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.932 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.283    10.215    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.339 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.490    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.614 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    10.917    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.041 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.203    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.327 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.312    11.639    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.763 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.317    12.080    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X15Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.204 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.353    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X15Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.477 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    12.770    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.894 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.149    13.043    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.167 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.321    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.445 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.732    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.856 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    14.151    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.275 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.436    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.560 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    14.842    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.966 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.117    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.241 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.428    15.669    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.793 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.947    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.071 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    16.366    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.490 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.651    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.775 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.057    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.181 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.477    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.601 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.755    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.879 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.284    18.163    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.287 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.585    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.709 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.005    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.129 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    19.290    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.414 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.165    19.579    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.703 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    20.042    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.166 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.295    20.461    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.585 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    20.897    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.021 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    21.324    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.448 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.741    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.865 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.283    22.148    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    22.272 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.424    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    22.548 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.839    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.963 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.114    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.238 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.291    23.529    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    23.653 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.805    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    23.929 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.082    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.206 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    24.518    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    24.642 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.934    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    25.058 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    25.353    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.477 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.294    25.771    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.895 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    26.194    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.318 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.472    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.596 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.496    27.091    design_1_i/top_0/inst/tdc1/genblk2[1].del/in1
    SLICE_X17Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.215 r  design_1_i/top_0/inst/tdc1/genblk2[1].del/out_INST_0/O
                         net (fo=2, routed)           0.422    27.637    design_1_i/top_0/inst/tdc1/genblk2[2].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    27.761 r  design_1_i/top_0/inst/tdc1/genblk2[2].del/out_INST_0/O
                         net (fo=2, routed)           0.434    28.195    design_1_i/top_0/inst/tdc1/genblk2[3].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    28.319 r  design_1_i/top_0/inst/tdc1/genblk2[3].del/out_INST_0/O
                         net (fo=2, routed)           0.299    28.618    design_1_i/top_0/inst/tdc1/genblk2[4].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    28.742 r  design_1_i/top_0/inst/tdc1/genblk2[4].del/out_INST_0/O
                         net (fo=2, routed)           0.432    29.174    design_1_i/top_0/inst/tdc1/genblk2[5].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    29.298 r  design_1_i/top_0/inst/tdc1/genblk2[5].del/out_INST_0/O
                         net (fo=2, routed)           0.296    29.594    design_1_i/top_0/inst/tdc1/genblk2[6].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    29.718 r  design_1_i/top_0/inst/tdc1/genblk2[6].del/out_INST_0/O
                         net (fo=2, routed)           0.406    30.124    design_1_i/top_0/inst/tdc1/genblk2[7].del/in1
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.124    30.248 r  design_1_i/top_0/inst/tdc1/genblk2[7].del/out_INST_0/O
                         net (fo=2, routed)           0.415    30.663    design_1_i/top_0/inst/tdc1/genblk2[8].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    30.787 r  design_1_i/top_0/inst/tdc1/genblk2[8].del/out_INST_0/O
                         net (fo=2, routed)           0.275    31.062    design_1_i/top_0/inst/tdc1/genblk2[9].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.186 r  design_1_i/top_0/inst/tdc1/genblk2[9].del/out_INST_0/O
                         net (fo=2, routed)           0.167    31.352    design_1_i/top_0/inst/tdc1/genblk2[10].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.476 r  design_1_i/top_0/inst/tdc1/genblk2[10].del/out_INST_0/O
                         net (fo=2, routed)           0.274    31.751    design_1_i/top_0/inst/tdc1/genblk2[11].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.875 r  design_1_i/top_0/inst/tdc1/genblk2[11].del/out_INST_0/O
                         net (fo=2, routed)           0.448    32.322    design_1_i/top_0/inst/tdc1/genblk2[12].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.446 r  design_1_i/top_0/inst/tdc1/genblk2[12].del/out_INST_0/O
                         net (fo=2, routed)           0.309    32.755    design_1_i/top_0/inst/tdc1/genblk2[13].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.879 r  design_1_i/top_0/inst/tdc1/genblk2[13].del/out_INST_0/O
                         net (fo=2, routed)           0.310    33.189    design_1_i/top_0/inst/tdc1/genblk2[14].del/in1
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.124    33.313 r  design_1_i/top_0/inst/tdc1/genblk2[14].del/out_INST_0/O
                         net (fo=2, routed)           0.414    33.727    design_1_i/top_0/inst/tdc1/genblk2[15].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    33.851 r  design_1_i/top_0/inst/tdc1/genblk2[15].del/out_INST_0/O
                         net (fo=2, routed)           0.276    34.127    design_1_i/top_0/inst/tdc1/genblk2[16].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    34.251 r  design_1_i/top_0/inst/tdc1/genblk2[16].del/out_INST_0/O
                         net (fo=2, routed)           0.418    34.669    design_1_i/top_0/inst/tdc1/genblk2[17].del/in1
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.124    34.793 r  design_1_i/top_0/inst/tdc1/genblk2[17].del/out_INST_0/O
                         net (fo=2, routed)           0.299    35.091    design_1_i/top_0/inst/tdc1/genblk2[18].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.215 r  design_1_i/top_0/inst/tdc1/genblk2[18].del/out_INST_0/O
                         net (fo=2, routed)           0.275    35.490    design_1_i/top_0/inst/tdc1/genblk2[19].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.614 r  design_1_i/top_0/inst/tdc1/genblk2[19].del/out_INST_0/O
                         net (fo=2, routed)           0.442    36.057    design_1_i/top_0/inst/tdc1/genblk2[20].del/in1
    SLICE_X14Y41         LUT2 (Prop_lut2_I0_O)        0.124    36.181 r  design_1_i/top_0/inst/tdc1/genblk2[20].del/out_INST_0/O
                         net (fo=2, routed)           0.306    36.486    design_1_i/top_0/inst/tdc1/genblk2[21].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    36.610 r  design_1_i/top_0/inst/tdc1/genblk2[21].del/out_INST_0/O
                         net (fo=2, routed)           0.274    36.885    design_1_i/top_0/inst/tdc1/genblk2[22].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.009 r  design_1_i/top_0/inst/tdc1/genblk2[22].del/out_INST_0/O
                         net (fo=2, routed)           0.307    37.316    design_1_i/top_0/inst/tdc1/genblk2[23].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    37.440 r  design_1_i/top_0/inst/tdc1/genblk2[23].del/out_INST_0/O
                         net (fo=2, routed)           0.300    37.740    design_1_i/top_0/inst/tdc1/genblk2[24].del/in1
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124    37.864 r  design_1_i/top_0/inst/tdc1/genblk2[24].del/out_INST_0/O
                         net (fo=2, routed)           0.264    38.128    design_1_i/top_0/inst/tdc1/genblk2[25].del/in1
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124    38.252 r  design_1_i/top_0/inst/tdc1/genblk2[25].del/out_INST_0/O
                         net (fo=2, routed)           0.295    38.547    design_1_i/top_0/inst/tdc1/genblk2[26].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    38.671 r  design_1_i/top_0/inst/tdc1/genblk2[26].del/out_INST_0/O
                         net (fo=2, routed)           0.415    39.086    design_1_i/top_0/inst/tdc1/genblk2[27].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    39.210 r  design_1_i/top_0/inst/tdc1/genblk2[27].del/out_INST_0/O
                         net (fo=2, routed)           0.276    39.485    design_1_i/top_0/inst/tdc1/genblk2[28].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    39.609 r  design_1_i/top_0/inst/tdc1/genblk2[28].del/out_INST_0/O
                         net (fo=2, routed)           0.297    39.906    design_1_i/top_0/inst/tdc1/genblk2[29].del/in1
    SLICE_X15Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.030 r  design_1_i/top_0/inst/tdc1/genblk2[29].del/out_INST_0/O
                         net (fo=2, routed)           0.291    40.321    design_1_i/top_0/inst/tdc1/genblk2[30].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.445 r  design_1_i/top_0/inst/tdc1/genblk2[30].del/out_INST_0/O
                         net (fo=2, routed)           0.441    40.887    design_1_i/top_0/inst/tdc1/genblk2[31].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.011 r  design_1_i/top_0/inst/tdc1/genblk2[31].del/out_INST_0/O
                         net (fo=2, routed)           0.275    41.286    design_1_i/top_0/inst/tdc1/genblk2[32].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.410 r  design_1_i/top_0/inst/tdc1/genblk2[32].del/out_INST_0/O
                         net (fo=2, routed)           0.308    41.718    design_1_i/top_0/inst/tdc1/genblk2[33].del/in1
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124    41.842 r  design_1_i/top_0/inst/tdc1/genblk2[33].del/out_INST_0/O
                         net (fo=2, routed)           0.264    42.106    design_1_i/top_0/inst/tdc1/genblk2[34].del/in1
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124    42.230 r  design_1_i/top_0/inst/tdc1/genblk2[34].del/out_INST_0/O
                         net (fo=2, routed)           0.314    42.544    design_1_i/top_0/inst/tdc1/genblk2[35].del/in1
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124    42.668 r  design_1_i/top_0/inst/tdc1/genblk2[35].del/out_INST_0/O
                         net (fo=2, routed)           0.264    42.933    design_1_i/top_0/inst/tdc1/genblk2[36].del/in1
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.057 r  design_1_i/top_0/inst/tdc1/genblk2[36].del/out_INST_0/O
                         net (fo=2, routed)           0.422    43.479    design_1_i/top_0/inst/tdc1/genblk2[37].del/in1
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.603 r  design_1_i/top_0/inst/tdc1/genblk2[37].del/out_INST_0/O
                         net (fo=2, routed)           0.176    43.778    design_1_i/top_0/inst/tdc1/genblk2[38].del/in1
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.902 r  design_1_i/top_0/inst/tdc1/genblk2[38].del/out_INST_0/O
                         net (fo=2, routed)           0.436    44.338    design_1_i/top_0/inst/tdc1/genblk2[39].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    44.462 r  design_1_i/top_0/inst/tdc1/genblk2[39].del/out_INST_0/O
                         net (fo=2, routed)           0.276    44.738    design_1_i/top_0/inst/tdc1/genblk2[40].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    44.862 r  design_1_i/top_0/inst/tdc1/genblk2[40].del/out_INST_0/O
                         net (fo=2, routed)           0.438    45.300    design_1_i/top_0/inst/tdc1/genblk2[41].del/in1
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.124    45.424 r  design_1_i/top_0/inst/tdc1/genblk2[41].del/out_INST_0/O
                         net (fo=2, routed)           0.416    45.840    design_1_i/top_0/inst/tdc1/genblk2[42].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.964 r  design_1_i/top_0/inst/tdc1/genblk2[42].del/out_INST_0/O
                         net (fo=2, routed)           0.275    46.239    design_1_i/top_0/inst/tdc1/genblk2[43].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.363 r  design_1_i/top_0/inst/tdc1/genblk2[43].del/out_INST_0/O
                         net (fo=2, routed)           0.167    46.529    design_1_i/top_0/inst/tdc1/genblk2[44].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.653 r  design_1_i/top_0/inst/tdc1/genblk2[44].del/out_INST_0/O
                         net (fo=2, routed)           0.264    46.918    design_1_i/top_0/inst/tdc1/genblk2[45].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    47.042 r  design_1_i/top_0/inst/tdc1/genblk2[45].del/out_INST_0/O
                         net (fo=2, routed)           0.302    47.344    design_1_i/top_0/inst/tdc1/genblk2[46].del/in1
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.124    47.468 r  design_1_i/top_0/inst/tdc1/genblk2[46].del/out_INST_0/O
                         net (fo=2, routed)           0.276    47.744    design_1_i/top_0/inst/tdc1/genblk2[47].del/in1
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.124    47.868 r  design_1_i/top_0/inst/tdc1/genblk2[47].del/out_INST_0/O
                         net (fo=2, routed)           0.438    48.306    design_1_i/top_0/inst/tdc1/genblk2[48].del/in1
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124    48.430 r  design_1_i/top_0/inst/tdc1/genblk2[48].del/out_INST_0/O
                         net (fo=2, routed)           0.355    48.785    design_1_i/top_0/inst/tdc1/genblk2[49].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    48.909 r  design_1_i/top_0/inst/tdc1/genblk2[49].del/out_INST_0/O
                         net (fo=2, routed)           0.264    49.173    design_1_i/top_0/inst/tdc1/genblk2[50].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    49.297 r  design_1_i/top_0/inst/tdc1/genblk2[50].del/out_INST_0/O
                         net (fo=2, routed)           0.333    49.630    design_1_i/top_0/inst/tdc1/genblk2[51].del/in1
    SLICE_X10Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.754 r  design_1_i/top_0/inst/tdc1/genblk2[51].del/out_INST_0/O
                         net (fo=2, routed)           0.440    50.195    design_1_i/top_0/inst/tdc1/genblk2[52].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    50.319 r  design_1_i/top_0/inst/tdc1/genblk2[52].del/out_INST_0/O
                         net (fo=2, routed)           0.263    50.582    design_1_i/top_0/inst/tdc1/genblk2[53].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    50.706 r  design_1_i/top_0/inst/tdc1/genblk2[53].del/out_INST_0/O
                         net (fo=2, routed)           0.311    51.017    design_1_i/top_0/inst/tdc1/genblk2[54].del/in1
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.141 r  design_1_i/top_0/inst/tdc1/genblk2[54].del/out_INST_0/O
                         net (fo=2, routed)           0.436    51.577    design_1_i/top_0/inst/tdc1/genblk2[55].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    51.701 r  design_1_i/top_0/inst/tdc1/genblk2[55].del/out_INST_0/O
                         net (fo=2, routed)           0.286    51.987    design_1_i/top_0/inst/tdc1/genblk2[56].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    52.111 r  design_1_i/top_0/inst/tdc1/genblk2[56].del/out_INST_0/O
                         net (fo=2, routed)           0.171    52.282    design_1_i/top_0/inst/tdc1/genblk2[57].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    52.406 r  design_1_i/top_0/inst/tdc1/genblk2[57].del/out_INST_0/O
                         net (fo=2, routed)           0.293    52.699    design_1_i/top_0/inst/tdc1/genblk2[58].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    52.823 r  design_1_i/top_0/inst/tdc1/genblk2[58].del/out_INST_0/O
                         net (fo=2, routed)           0.307    53.130    design_1_i/top_0/inst/tdc1/genblk2[59].del/in1
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124    53.254 r  design_1_i/top_0/inst/tdc1/genblk2[59].del/out_INST_0/O
                         net (fo=2, routed)           0.314    53.568    design_1_i/top_0/inst/tdc1/genblk2[60].del/in1
    SLICE_X9Y44          LUT2 (Prop_lut2_I0_O)        0.124    53.692 r  design_1_i/top_0/inst/tdc1/genblk2[60].del/out_INST_0/O
                         net (fo=2, routed)           0.419    54.111    design_1_i/top_0/inst/tdc1/genblk2[61].del/in1
    SLICE_X9Y44          LUT2 (Prop_lut2_I0_O)        0.124    54.235 r  design_1_i/top_0/inst/tdc1/genblk2[61].del/out_INST_0/O
                         net (fo=2, routed)           0.313    54.547    design_1_i/top_0/inst/tdc1/genblk2[62].del/in1
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124    54.671 r  design_1_i/top_0/inst/tdc1/genblk2[62].del/out_INST_0/O
                         net (fo=2, routed)           0.528    55.200    design_1_i/top_0/inst/tdc1/delay_bufs[62]
    SLICE_X11Y44         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X11Y44         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[62]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                4.950     7.556    
  -------------------------------------------------------------------
                         required time                          7.556    
                         arrival time                         -55.200    
  -------------------------------------------------------------------
                         slack                                -47.643    

Slack (VIOLATED) :        -47.557ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[63]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        55.207ns  (logic 15.725ns (28.484%)  route 39.482ns (71.516%))
  Logic Levels:           127  (BUFG=1 LUT1=63 LUT2=63)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.043ns
    Computed max time borrow:         5.043ns
    Time borrowed from endpoint:      5.043ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.889ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        2.246     3.540    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.664 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     3.962    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.086 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.288     4.375    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.499 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     4.762    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.886 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.037    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.161 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.409     5.570    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X19Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.694 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.843    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X19Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.967 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     6.261    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.385 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.162     6.547    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.671 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     6.842    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.966 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.340     7.306    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.430 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     7.579    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.703 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.416     8.119    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.243 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.394    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.518 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.283     8.801    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.925 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     9.074    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.198 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.324     9.523    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.647 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.808    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.932 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.283    10.215    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.339 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.490    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.614 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    10.917    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.041 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.203    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.327 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.312    11.639    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.763 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.317    12.080    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X15Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.204 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.353    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X15Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.477 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    12.770    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.894 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.149    13.043    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.167 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.321    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.445 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.732    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.856 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    14.151    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.275 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.436    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.560 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    14.842    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.966 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.117    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.241 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.428    15.669    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.793 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.947    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.071 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    16.366    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.490 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.651    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.775 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.057    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.181 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.477    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.601 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.755    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.879 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.284    18.163    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.287 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.585    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.709 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.005    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.129 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    19.290    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.414 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.165    19.579    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.703 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    20.042    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.166 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.295    20.461    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.585 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    20.897    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.021 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    21.324    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.448 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.741    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.865 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.283    22.148    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    22.272 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.424    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    22.548 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.839    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.963 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.114    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.238 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.291    23.529    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    23.653 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.805    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    23.929 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.082    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.206 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    24.518    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    24.642 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.934    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    25.058 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    25.353    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.477 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.294    25.771    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.895 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    26.194    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.318 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.472    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.596 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.496    27.091    design_1_i/top_0/inst/tdc1/genblk2[1].del/in1
    SLICE_X17Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.215 r  design_1_i/top_0/inst/tdc1/genblk2[1].del/out_INST_0/O
                         net (fo=2, routed)           0.422    27.637    design_1_i/top_0/inst/tdc1/genblk2[2].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    27.761 r  design_1_i/top_0/inst/tdc1/genblk2[2].del/out_INST_0/O
                         net (fo=2, routed)           0.434    28.195    design_1_i/top_0/inst/tdc1/genblk2[3].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    28.319 r  design_1_i/top_0/inst/tdc1/genblk2[3].del/out_INST_0/O
                         net (fo=2, routed)           0.299    28.618    design_1_i/top_0/inst/tdc1/genblk2[4].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    28.742 r  design_1_i/top_0/inst/tdc1/genblk2[4].del/out_INST_0/O
                         net (fo=2, routed)           0.432    29.174    design_1_i/top_0/inst/tdc1/genblk2[5].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    29.298 r  design_1_i/top_0/inst/tdc1/genblk2[5].del/out_INST_0/O
                         net (fo=2, routed)           0.296    29.594    design_1_i/top_0/inst/tdc1/genblk2[6].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    29.718 r  design_1_i/top_0/inst/tdc1/genblk2[6].del/out_INST_0/O
                         net (fo=2, routed)           0.406    30.124    design_1_i/top_0/inst/tdc1/genblk2[7].del/in1
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.124    30.248 r  design_1_i/top_0/inst/tdc1/genblk2[7].del/out_INST_0/O
                         net (fo=2, routed)           0.415    30.663    design_1_i/top_0/inst/tdc1/genblk2[8].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    30.787 r  design_1_i/top_0/inst/tdc1/genblk2[8].del/out_INST_0/O
                         net (fo=2, routed)           0.275    31.062    design_1_i/top_0/inst/tdc1/genblk2[9].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.186 r  design_1_i/top_0/inst/tdc1/genblk2[9].del/out_INST_0/O
                         net (fo=2, routed)           0.167    31.352    design_1_i/top_0/inst/tdc1/genblk2[10].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.476 r  design_1_i/top_0/inst/tdc1/genblk2[10].del/out_INST_0/O
                         net (fo=2, routed)           0.274    31.751    design_1_i/top_0/inst/tdc1/genblk2[11].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.875 r  design_1_i/top_0/inst/tdc1/genblk2[11].del/out_INST_0/O
                         net (fo=2, routed)           0.448    32.322    design_1_i/top_0/inst/tdc1/genblk2[12].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.446 r  design_1_i/top_0/inst/tdc1/genblk2[12].del/out_INST_0/O
                         net (fo=2, routed)           0.309    32.755    design_1_i/top_0/inst/tdc1/genblk2[13].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.879 r  design_1_i/top_0/inst/tdc1/genblk2[13].del/out_INST_0/O
                         net (fo=2, routed)           0.310    33.189    design_1_i/top_0/inst/tdc1/genblk2[14].del/in1
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.124    33.313 r  design_1_i/top_0/inst/tdc1/genblk2[14].del/out_INST_0/O
                         net (fo=2, routed)           0.414    33.727    design_1_i/top_0/inst/tdc1/genblk2[15].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    33.851 r  design_1_i/top_0/inst/tdc1/genblk2[15].del/out_INST_0/O
                         net (fo=2, routed)           0.276    34.127    design_1_i/top_0/inst/tdc1/genblk2[16].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    34.251 r  design_1_i/top_0/inst/tdc1/genblk2[16].del/out_INST_0/O
                         net (fo=2, routed)           0.418    34.669    design_1_i/top_0/inst/tdc1/genblk2[17].del/in1
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.124    34.793 r  design_1_i/top_0/inst/tdc1/genblk2[17].del/out_INST_0/O
                         net (fo=2, routed)           0.299    35.091    design_1_i/top_0/inst/tdc1/genblk2[18].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.215 r  design_1_i/top_0/inst/tdc1/genblk2[18].del/out_INST_0/O
                         net (fo=2, routed)           0.275    35.490    design_1_i/top_0/inst/tdc1/genblk2[19].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.614 r  design_1_i/top_0/inst/tdc1/genblk2[19].del/out_INST_0/O
                         net (fo=2, routed)           0.442    36.057    design_1_i/top_0/inst/tdc1/genblk2[20].del/in1
    SLICE_X14Y41         LUT2 (Prop_lut2_I0_O)        0.124    36.181 r  design_1_i/top_0/inst/tdc1/genblk2[20].del/out_INST_0/O
                         net (fo=2, routed)           0.306    36.486    design_1_i/top_0/inst/tdc1/genblk2[21].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    36.610 r  design_1_i/top_0/inst/tdc1/genblk2[21].del/out_INST_0/O
                         net (fo=2, routed)           0.274    36.885    design_1_i/top_0/inst/tdc1/genblk2[22].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.009 r  design_1_i/top_0/inst/tdc1/genblk2[22].del/out_INST_0/O
                         net (fo=2, routed)           0.307    37.316    design_1_i/top_0/inst/tdc1/genblk2[23].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    37.440 r  design_1_i/top_0/inst/tdc1/genblk2[23].del/out_INST_0/O
                         net (fo=2, routed)           0.300    37.740    design_1_i/top_0/inst/tdc1/genblk2[24].del/in1
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124    37.864 r  design_1_i/top_0/inst/tdc1/genblk2[24].del/out_INST_0/O
                         net (fo=2, routed)           0.264    38.128    design_1_i/top_0/inst/tdc1/genblk2[25].del/in1
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124    38.252 r  design_1_i/top_0/inst/tdc1/genblk2[25].del/out_INST_0/O
                         net (fo=2, routed)           0.295    38.547    design_1_i/top_0/inst/tdc1/genblk2[26].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    38.671 r  design_1_i/top_0/inst/tdc1/genblk2[26].del/out_INST_0/O
                         net (fo=2, routed)           0.415    39.086    design_1_i/top_0/inst/tdc1/genblk2[27].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    39.210 r  design_1_i/top_0/inst/tdc1/genblk2[27].del/out_INST_0/O
                         net (fo=2, routed)           0.276    39.485    design_1_i/top_0/inst/tdc1/genblk2[28].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    39.609 r  design_1_i/top_0/inst/tdc1/genblk2[28].del/out_INST_0/O
                         net (fo=2, routed)           0.297    39.906    design_1_i/top_0/inst/tdc1/genblk2[29].del/in1
    SLICE_X15Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.030 r  design_1_i/top_0/inst/tdc1/genblk2[29].del/out_INST_0/O
                         net (fo=2, routed)           0.291    40.321    design_1_i/top_0/inst/tdc1/genblk2[30].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.445 r  design_1_i/top_0/inst/tdc1/genblk2[30].del/out_INST_0/O
                         net (fo=2, routed)           0.441    40.887    design_1_i/top_0/inst/tdc1/genblk2[31].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.011 r  design_1_i/top_0/inst/tdc1/genblk2[31].del/out_INST_0/O
                         net (fo=2, routed)           0.275    41.286    design_1_i/top_0/inst/tdc1/genblk2[32].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.410 r  design_1_i/top_0/inst/tdc1/genblk2[32].del/out_INST_0/O
                         net (fo=2, routed)           0.308    41.718    design_1_i/top_0/inst/tdc1/genblk2[33].del/in1
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124    41.842 r  design_1_i/top_0/inst/tdc1/genblk2[33].del/out_INST_0/O
                         net (fo=2, routed)           0.264    42.106    design_1_i/top_0/inst/tdc1/genblk2[34].del/in1
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124    42.230 r  design_1_i/top_0/inst/tdc1/genblk2[34].del/out_INST_0/O
                         net (fo=2, routed)           0.314    42.544    design_1_i/top_0/inst/tdc1/genblk2[35].del/in1
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124    42.668 r  design_1_i/top_0/inst/tdc1/genblk2[35].del/out_INST_0/O
                         net (fo=2, routed)           0.264    42.933    design_1_i/top_0/inst/tdc1/genblk2[36].del/in1
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.057 r  design_1_i/top_0/inst/tdc1/genblk2[36].del/out_INST_0/O
                         net (fo=2, routed)           0.422    43.479    design_1_i/top_0/inst/tdc1/genblk2[37].del/in1
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.603 r  design_1_i/top_0/inst/tdc1/genblk2[37].del/out_INST_0/O
                         net (fo=2, routed)           0.176    43.778    design_1_i/top_0/inst/tdc1/genblk2[38].del/in1
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.902 r  design_1_i/top_0/inst/tdc1/genblk2[38].del/out_INST_0/O
                         net (fo=2, routed)           0.436    44.338    design_1_i/top_0/inst/tdc1/genblk2[39].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    44.462 r  design_1_i/top_0/inst/tdc1/genblk2[39].del/out_INST_0/O
                         net (fo=2, routed)           0.276    44.738    design_1_i/top_0/inst/tdc1/genblk2[40].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    44.862 r  design_1_i/top_0/inst/tdc1/genblk2[40].del/out_INST_0/O
                         net (fo=2, routed)           0.438    45.300    design_1_i/top_0/inst/tdc1/genblk2[41].del/in1
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.124    45.424 r  design_1_i/top_0/inst/tdc1/genblk2[41].del/out_INST_0/O
                         net (fo=2, routed)           0.416    45.840    design_1_i/top_0/inst/tdc1/genblk2[42].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.964 r  design_1_i/top_0/inst/tdc1/genblk2[42].del/out_INST_0/O
                         net (fo=2, routed)           0.275    46.239    design_1_i/top_0/inst/tdc1/genblk2[43].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.363 r  design_1_i/top_0/inst/tdc1/genblk2[43].del/out_INST_0/O
                         net (fo=2, routed)           0.167    46.529    design_1_i/top_0/inst/tdc1/genblk2[44].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.653 r  design_1_i/top_0/inst/tdc1/genblk2[44].del/out_INST_0/O
                         net (fo=2, routed)           0.264    46.918    design_1_i/top_0/inst/tdc1/genblk2[45].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    47.042 r  design_1_i/top_0/inst/tdc1/genblk2[45].del/out_INST_0/O
                         net (fo=2, routed)           0.302    47.344    design_1_i/top_0/inst/tdc1/genblk2[46].del/in1
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.124    47.468 r  design_1_i/top_0/inst/tdc1/genblk2[46].del/out_INST_0/O
                         net (fo=2, routed)           0.276    47.744    design_1_i/top_0/inst/tdc1/genblk2[47].del/in1
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.124    47.868 r  design_1_i/top_0/inst/tdc1/genblk2[47].del/out_INST_0/O
                         net (fo=2, routed)           0.438    48.306    design_1_i/top_0/inst/tdc1/genblk2[48].del/in1
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124    48.430 r  design_1_i/top_0/inst/tdc1/genblk2[48].del/out_INST_0/O
                         net (fo=2, routed)           0.355    48.785    design_1_i/top_0/inst/tdc1/genblk2[49].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    48.909 r  design_1_i/top_0/inst/tdc1/genblk2[49].del/out_INST_0/O
                         net (fo=2, routed)           0.264    49.173    design_1_i/top_0/inst/tdc1/genblk2[50].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    49.297 r  design_1_i/top_0/inst/tdc1/genblk2[50].del/out_INST_0/O
                         net (fo=2, routed)           0.333    49.630    design_1_i/top_0/inst/tdc1/genblk2[51].del/in1
    SLICE_X10Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.754 r  design_1_i/top_0/inst/tdc1/genblk2[51].del/out_INST_0/O
                         net (fo=2, routed)           0.440    50.195    design_1_i/top_0/inst/tdc1/genblk2[52].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    50.319 r  design_1_i/top_0/inst/tdc1/genblk2[52].del/out_INST_0/O
                         net (fo=2, routed)           0.263    50.582    design_1_i/top_0/inst/tdc1/genblk2[53].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    50.706 r  design_1_i/top_0/inst/tdc1/genblk2[53].del/out_INST_0/O
                         net (fo=2, routed)           0.311    51.017    design_1_i/top_0/inst/tdc1/genblk2[54].del/in1
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.141 r  design_1_i/top_0/inst/tdc1/genblk2[54].del/out_INST_0/O
                         net (fo=2, routed)           0.436    51.577    design_1_i/top_0/inst/tdc1/genblk2[55].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    51.701 r  design_1_i/top_0/inst/tdc1/genblk2[55].del/out_INST_0/O
                         net (fo=2, routed)           0.286    51.987    design_1_i/top_0/inst/tdc1/genblk2[56].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    52.111 r  design_1_i/top_0/inst/tdc1/genblk2[56].del/out_INST_0/O
                         net (fo=2, routed)           0.171    52.282    design_1_i/top_0/inst/tdc1/genblk2[57].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    52.406 r  design_1_i/top_0/inst/tdc1/genblk2[57].del/out_INST_0/O
                         net (fo=2, routed)           0.293    52.699    design_1_i/top_0/inst/tdc1/genblk2[58].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    52.823 r  design_1_i/top_0/inst/tdc1/genblk2[58].del/out_INST_0/O
                         net (fo=2, routed)           0.307    53.130    design_1_i/top_0/inst/tdc1/genblk2[59].del/in1
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124    53.254 r  design_1_i/top_0/inst/tdc1/genblk2[59].del/out_INST_0/O
                         net (fo=2, routed)           0.314    53.568    design_1_i/top_0/inst/tdc1/genblk2[60].del/in1
    SLICE_X9Y44          LUT2 (Prop_lut2_I0_O)        0.124    53.692 r  design_1_i/top_0/inst/tdc1/genblk2[60].del/out_INST_0/O
                         net (fo=2, routed)           0.419    54.111    design_1_i/top_0/inst/tdc1/genblk2[61].del/in1
    SLICE_X9Y44          LUT2 (Prop_lut2_I0_O)        0.124    54.235 r  design_1_i/top_0/inst/tdc1/genblk2[61].del/out_INST_0/O
                         net (fo=2, routed)           0.313    54.547    design_1_i/top_0/inst/tdc1/genblk2[62].del/in1
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124    54.671 r  design_1_i/top_0/inst/tdc1/genblk2[62].del/out_INST_0/O
                         net (fo=2, routed)           0.411    55.083    design_1_i/top_0/inst/tdc1/genblk2[63].del/in1
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124    55.207 r  design_1_i/top_0/inst/tdc1/genblk2[63].del/out_INST_0/O
                         net (fo=1, routed)           0.000    55.207    design_1_i/top_0/inst/tdc1/delay_bufs[63]
    SLICE_X11Y44         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X11Y44         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[63]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                5.043     7.649    
  -------------------------------------------------------------------
                         required time                          7.649    
                         arrival time                         -55.207    
  -------------------------------------------------------------------
                         slack                                -47.557    

Slack (VIOLATED) :        -47.182ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[61]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        54.718ns  (logic 15.477ns (28.285%)  route 39.241ns (71.715%))
  Logic Levels:           125  (BUFG=1 LUT1=63 LUT2=61)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.776ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        2.246     3.540    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.664 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     3.962    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.086 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.288     4.375    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.499 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     4.762    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.886 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.037    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.161 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.409     5.570    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X19Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.694 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.843    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X19Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.967 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     6.261    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.385 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.162     6.547    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.671 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     6.842    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.966 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.340     7.306    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.430 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     7.579    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.703 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.416     8.119    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.243 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.394    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.518 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.283     8.801    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.925 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     9.074    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.198 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.324     9.523    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.647 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.808    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.932 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.283    10.215    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.339 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.490    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.614 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    10.917    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.041 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.203    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.327 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.312    11.639    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.763 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.317    12.080    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X15Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.204 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.353    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X15Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.477 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    12.770    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.894 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.149    13.043    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.167 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.321    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.445 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.732    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.856 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    14.151    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.275 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.436    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.560 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    14.842    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.966 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.117    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.241 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.428    15.669    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.793 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.947    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.071 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    16.366    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.490 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.651    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.775 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.057    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.181 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.477    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.601 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.755    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.879 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.284    18.163    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.287 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.585    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.709 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.005    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.129 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    19.290    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.414 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.165    19.579    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.703 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    20.042    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.166 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.295    20.461    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.585 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    20.897    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.021 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    21.324    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.448 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.741    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.865 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.283    22.148    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    22.272 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.424    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    22.548 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.839    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.963 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.114    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.238 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.291    23.529    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    23.653 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.805    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    23.929 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.082    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.206 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    24.518    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    24.642 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.934    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    25.058 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    25.353    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.477 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.294    25.771    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.895 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    26.194    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.318 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.472    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.596 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.496    27.091    design_1_i/top_0/inst/tdc1/genblk2[1].del/in1
    SLICE_X17Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.215 r  design_1_i/top_0/inst/tdc1/genblk2[1].del/out_INST_0/O
                         net (fo=2, routed)           0.422    27.637    design_1_i/top_0/inst/tdc1/genblk2[2].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    27.761 r  design_1_i/top_0/inst/tdc1/genblk2[2].del/out_INST_0/O
                         net (fo=2, routed)           0.434    28.195    design_1_i/top_0/inst/tdc1/genblk2[3].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    28.319 r  design_1_i/top_0/inst/tdc1/genblk2[3].del/out_INST_0/O
                         net (fo=2, routed)           0.299    28.618    design_1_i/top_0/inst/tdc1/genblk2[4].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    28.742 r  design_1_i/top_0/inst/tdc1/genblk2[4].del/out_INST_0/O
                         net (fo=2, routed)           0.432    29.174    design_1_i/top_0/inst/tdc1/genblk2[5].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    29.298 r  design_1_i/top_0/inst/tdc1/genblk2[5].del/out_INST_0/O
                         net (fo=2, routed)           0.296    29.594    design_1_i/top_0/inst/tdc1/genblk2[6].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    29.718 r  design_1_i/top_0/inst/tdc1/genblk2[6].del/out_INST_0/O
                         net (fo=2, routed)           0.406    30.124    design_1_i/top_0/inst/tdc1/genblk2[7].del/in1
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.124    30.248 r  design_1_i/top_0/inst/tdc1/genblk2[7].del/out_INST_0/O
                         net (fo=2, routed)           0.415    30.663    design_1_i/top_0/inst/tdc1/genblk2[8].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    30.787 r  design_1_i/top_0/inst/tdc1/genblk2[8].del/out_INST_0/O
                         net (fo=2, routed)           0.275    31.062    design_1_i/top_0/inst/tdc1/genblk2[9].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.186 r  design_1_i/top_0/inst/tdc1/genblk2[9].del/out_INST_0/O
                         net (fo=2, routed)           0.167    31.352    design_1_i/top_0/inst/tdc1/genblk2[10].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.476 r  design_1_i/top_0/inst/tdc1/genblk2[10].del/out_INST_0/O
                         net (fo=2, routed)           0.274    31.751    design_1_i/top_0/inst/tdc1/genblk2[11].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.875 r  design_1_i/top_0/inst/tdc1/genblk2[11].del/out_INST_0/O
                         net (fo=2, routed)           0.448    32.322    design_1_i/top_0/inst/tdc1/genblk2[12].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.446 r  design_1_i/top_0/inst/tdc1/genblk2[12].del/out_INST_0/O
                         net (fo=2, routed)           0.309    32.755    design_1_i/top_0/inst/tdc1/genblk2[13].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.879 r  design_1_i/top_0/inst/tdc1/genblk2[13].del/out_INST_0/O
                         net (fo=2, routed)           0.310    33.189    design_1_i/top_0/inst/tdc1/genblk2[14].del/in1
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.124    33.313 r  design_1_i/top_0/inst/tdc1/genblk2[14].del/out_INST_0/O
                         net (fo=2, routed)           0.414    33.727    design_1_i/top_0/inst/tdc1/genblk2[15].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    33.851 r  design_1_i/top_0/inst/tdc1/genblk2[15].del/out_INST_0/O
                         net (fo=2, routed)           0.276    34.127    design_1_i/top_0/inst/tdc1/genblk2[16].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    34.251 r  design_1_i/top_0/inst/tdc1/genblk2[16].del/out_INST_0/O
                         net (fo=2, routed)           0.418    34.669    design_1_i/top_0/inst/tdc1/genblk2[17].del/in1
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.124    34.793 r  design_1_i/top_0/inst/tdc1/genblk2[17].del/out_INST_0/O
                         net (fo=2, routed)           0.299    35.091    design_1_i/top_0/inst/tdc1/genblk2[18].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.215 r  design_1_i/top_0/inst/tdc1/genblk2[18].del/out_INST_0/O
                         net (fo=2, routed)           0.275    35.490    design_1_i/top_0/inst/tdc1/genblk2[19].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.614 r  design_1_i/top_0/inst/tdc1/genblk2[19].del/out_INST_0/O
                         net (fo=2, routed)           0.442    36.057    design_1_i/top_0/inst/tdc1/genblk2[20].del/in1
    SLICE_X14Y41         LUT2 (Prop_lut2_I0_O)        0.124    36.181 r  design_1_i/top_0/inst/tdc1/genblk2[20].del/out_INST_0/O
                         net (fo=2, routed)           0.306    36.486    design_1_i/top_0/inst/tdc1/genblk2[21].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    36.610 r  design_1_i/top_0/inst/tdc1/genblk2[21].del/out_INST_0/O
                         net (fo=2, routed)           0.274    36.885    design_1_i/top_0/inst/tdc1/genblk2[22].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.009 r  design_1_i/top_0/inst/tdc1/genblk2[22].del/out_INST_0/O
                         net (fo=2, routed)           0.307    37.316    design_1_i/top_0/inst/tdc1/genblk2[23].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    37.440 r  design_1_i/top_0/inst/tdc1/genblk2[23].del/out_INST_0/O
                         net (fo=2, routed)           0.300    37.740    design_1_i/top_0/inst/tdc1/genblk2[24].del/in1
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124    37.864 r  design_1_i/top_0/inst/tdc1/genblk2[24].del/out_INST_0/O
                         net (fo=2, routed)           0.264    38.128    design_1_i/top_0/inst/tdc1/genblk2[25].del/in1
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124    38.252 r  design_1_i/top_0/inst/tdc1/genblk2[25].del/out_INST_0/O
                         net (fo=2, routed)           0.295    38.547    design_1_i/top_0/inst/tdc1/genblk2[26].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    38.671 r  design_1_i/top_0/inst/tdc1/genblk2[26].del/out_INST_0/O
                         net (fo=2, routed)           0.415    39.086    design_1_i/top_0/inst/tdc1/genblk2[27].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    39.210 r  design_1_i/top_0/inst/tdc1/genblk2[27].del/out_INST_0/O
                         net (fo=2, routed)           0.276    39.485    design_1_i/top_0/inst/tdc1/genblk2[28].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    39.609 r  design_1_i/top_0/inst/tdc1/genblk2[28].del/out_INST_0/O
                         net (fo=2, routed)           0.297    39.906    design_1_i/top_0/inst/tdc1/genblk2[29].del/in1
    SLICE_X15Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.030 r  design_1_i/top_0/inst/tdc1/genblk2[29].del/out_INST_0/O
                         net (fo=2, routed)           0.291    40.321    design_1_i/top_0/inst/tdc1/genblk2[30].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.445 r  design_1_i/top_0/inst/tdc1/genblk2[30].del/out_INST_0/O
                         net (fo=2, routed)           0.441    40.887    design_1_i/top_0/inst/tdc1/genblk2[31].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.011 r  design_1_i/top_0/inst/tdc1/genblk2[31].del/out_INST_0/O
                         net (fo=2, routed)           0.275    41.286    design_1_i/top_0/inst/tdc1/genblk2[32].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.410 r  design_1_i/top_0/inst/tdc1/genblk2[32].del/out_INST_0/O
                         net (fo=2, routed)           0.308    41.718    design_1_i/top_0/inst/tdc1/genblk2[33].del/in1
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124    41.842 r  design_1_i/top_0/inst/tdc1/genblk2[33].del/out_INST_0/O
                         net (fo=2, routed)           0.264    42.106    design_1_i/top_0/inst/tdc1/genblk2[34].del/in1
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124    42.230 r  design_1_i/top_0/inst/tdc1/genblk2[34].del/out_INST_0/O
                         net (fo=2, routed)           0.314    42.544    design_1_i/top_0/inst/tdc1/genblk2[35].del/in1
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124    42.668 r  design_1_i/top_0/inst/tdc1/genblk2[35].del/out_INST_0/O
                         net (fo=2, routed)           0.264    42.933    design_1_i/top_0/inst/tdc1/genblk2[36].del/in1
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.057 r  design_1_i/top_0/inst/tdc1/genblk2[36].del/out_INST_0/O
                         net (fo=2, routed)           0.422    43.479    design_1_i/top_0/inst/tdc1/genblk2[37].del/in1
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.603 r  design_1_i/top_0/inst/tdc1/genblk2[37].del/out_INST_0/O
                         net (fo=2, routed)           0.176    43.778    design_1_i/top_0/inst/tdc1/genblk2[38].del/in1
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.902 r  design_1_i/top_0/inst/tdc1/genblk2[38].del/out_INST_0/O
                         net (fo=2, routed)           0.436    44.338    design_1_i/top_0/inst/tdc1/genblk2[39].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    44.462 r  design_1_i/top_0/inst/tdc1/genblk2[39].del/out_INST_0/O
                         net (fo=2, routed)           0.276    44.738    design_1_i/top_0/inst/tdc1/genblk2[40].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    44.862 r  design_1_i/top_0/inst/tdc1/genblk2[40].del/out_INST_0/O
                         net (fo=2, routed)           0.438    45.300    design_1_i/top_0/inst/tdc1/genblk2[41].del/in1
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.124    45.424 r  design_1_i/top_0/inst/tdc1/genblk2[41].del/out_INST_0/O
                         net (fo=2, routed)           0.416    45.840    design_1_i/top_0/inst/tdc1/genblk2[42].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.964 r  design_1_i/top_0/inst/tdc1/genblk2[42].del/out_INST_0/O
                         net (fo=2, routed)           0.275    46.239    design_1_i/top_0/inst/tdc1/genblk2[43].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.363 r  design_1_i/top_0/inst/tdc1/genblk2[43].del/out_INST_0/O
                         net (fo=2, routed)           0.167    46.529    design_1_i/top_0/inst/tdc1/genblk2[44].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.653 r  design_1_i/top_0/inst/tdc1/genblk2[44].del/out_INST_0/O
                         net (fo=2, routed)           0.264    46.918    design_1_i/top_0/inst/tdc1/genblk2[45].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    47.042 r  design_1_i/top_0/inst/tdc1/genblk2[45].del/out_INST_0/O
                         net (fo=2, routed)           0.302    47.344    design_1_i/top_0/inst/tdc1/genblk2[46].del/in1
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.124    47.468 r  design_1_i/top_0/inst/tdc1/genblk2[46].del/out_INST_0/O
                         net (fo=2, routed)           0.276    47.744    design_1_i/top_0/inst/tdc1/genblk2[47].del/in1
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.124    47.868 r  design_1_i/top_0/inst/tdc1/genblk2[47].del/out_INST_0/O
                         net (fo=2, routed)           0.438    48.306    design_1_i/top_0/inst/tdc1/genblk2[48].del/in1
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124    48.430 r  design_1_i/top_0/inst/tdc1/genblk2[48].del/out_INST_0/O
                         net (fo=2, routed)           0.355    48.785    design_1_i/top_0/inst/tdc1/genblk2[49].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    48.909 r  design_1_i/top_0/inst/tdc1/genblk2[49].del/out_INST_0/O
                         net (fo=2, routed)           0.264    49.173    design_1_i/top_0/inst/tdc1/genblk2[50].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    49.297 r  design_1_i/top_0/inst/tdc1/genblk2[50].del/out_INST_0/O
                         net (fo=2, routed)           0.333    49.630    design_1_i/top_0/inst/tdc1/genblk2[51].del/in1
    SLICE_X10Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.754 r  design_1_i/top_0/inst/tdc1/genblk2[51].del/out_INST_0/O
                         net (fo=2, routed)           0.440    50.195    design_1_i/top_0/inst/tdc1/genblk2[52].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    50.319 r  design_1_i/top_0/inst/tdc1/genblk2[52].del/out_INST_0/O
                         net (fo=2, routed)           0.263    50.582    design_1_i/top_0/inst/tdc1/genblk2[53].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    50.706 r  design_1_i/top_0/inst/tdc1/genblk2[53].del/out_INST_0/O
                         net (fo=2, routed)           0.311    51.017    design_1_i/top_0/inst/tdc1/genblk2[54].del/in1
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.141 r  design_1_i/top_0/inst/tdc1/genblk2[54].del/out_INST_0/O
                         net (fo=2, routed)           0.436    51.577    design_1_i/top_0/inst/tdc1/genblk2[55].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    51.701 r  design_1_i/top_0/inst/tdc1/genblk2[55].del/out_INST_0/O
                         net (fo=2, routed)           0.286    51.987    design_1_i/top_0/inst/tdc1/genblk2[56].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    52.111 r  design_1_i/top_0/inst/tdc1/genblk2[56].del/out_INST_0/O
                         net (fo=2, routed)           0.171    52.282    design_1_i/top_0/inst/tdc1/genblk2[57].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    52.406 r  design_1_i/top_0/inst/tdc1/genblk2[57].del/out_INST_0/O
                         net (fo=2, routed)           0.293    52.699    design_1_i/top_0/inst/tdc1/genblk2[58].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    52.823 r  design_1_i/top_0/inst/tdc1/genblk2[58].del/out_INST_0/O
                         net (fo=2, routed)           0.307    53.130    design_1_i/top_0/inst/tdc1/genblk2[59].del/in1
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124    53.254 r  design_1_i/top_0/inst/tdc1/genblk2[59].del/out_INST_0/O
                         net (fo=2, routed)           0.314    53.568    design_1_i/top_0/inst/tdc1/genblk2[60].del/in1
    SLICE_X9Y44          LUT2 (Prop_lut2_I0_O)        0.124    53.692 r  design_1_i/top_0/inst/tdc1/genblk2[60].del/out_INST_0/O
                         net (fo=2, routed)           0.419    54.111    design_1_i/top_0/inst/tdc1/genblk2[61].del/in1
    SLICE_X9Y44          LUT2 (Prop_lut2_I0_O)        0.124    54.235 r  design_1_i/top_0/inst/tdc1/genblk2[61].del/out_INST_0/O
                         net (fo=2, routed)           0.484    54.718    design_1_i/top_0/inst/tdc1/delay_bufs[61]
    SLICE_X11Y44         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X11Y44         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[61]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                4.930     7.536    
  -------------------------------------------------------------------
                         required time                          7.536    
                         arrival time                         -54.718    
  -------------------------------------------------------------------
                         slack                                -47.182    

Slack (VIOLATED) :        -46.633ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        54.183ns  (logic 15.353ns (28.335%)  route 38.830ns (71.665%))
  Logic Levels:           124  (BUFG=1 LUT1=63 LUT2=60)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.790ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        2.246     3.540    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.664 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     3.962    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.086 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.288     4.375    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.499 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     4.762    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.886 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.037    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.161 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.409     5.570    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X19Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.694 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.843    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X19Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.967 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     6.261    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.385 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.162     6.547    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.671 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     6.842    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.966 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.340     7.306    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.430 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     7.579    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.703 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.416     8.119    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.243 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.394    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.518 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.283     8.801    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.925 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     9.074    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.198 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.324     9.523    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.647 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.808    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.932 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.283    10.215    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.339 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.490    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.614 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    10.917    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.041 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.203    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.327 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.312    11.639    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.763 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.317    12.080    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X15Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.204 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.353    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X15Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.477 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    12.770    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.894 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.149    13.043    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.167 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.321    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.445 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.732    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.856 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    14.151    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.275 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.436    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.560 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    14.842    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.966 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.117    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.241 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.428    15.669    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.793 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.947    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.071 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    16.366    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.490 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.651    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.775 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.057    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.181 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.477    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.601 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.755    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.879 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.284    18.163    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.287 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.585    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.709 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.005    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.129 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    19.290    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.414 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.165    19.579    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.703 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    20.042    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.166 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.295    20.461    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.585 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    20.897    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.021 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    21.324    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.448 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.741    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.865 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.283    22.148    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    22.272 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.424    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    22.548 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.839    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.963 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.114    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.238 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.291    23.529    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    23.653 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.805    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    23.929 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.082    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.206 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    24.518    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    24.642 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.934    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    25.058 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    25.353    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.477 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.294    25.771    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.895 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    26.194    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.318 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.472    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.596 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.496    27.091    design_1_i/top_0/inst/tdc1/genblk2[1].del/in1
    SLICE_X17Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.215 r  design_1_i/top_0/inst/tdc1/genblk2[1].del/out_INST_0/O
                         net (fo=2, routed)           0.422    27.637    design_1_i/top_0/inst/tdc1/genblk2[2].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    27.761 r  design_1_i/top_0/inst/tdc1/genblk2[2].del/out_INST_0/O
                         net (fo=2, routed)           0.434    28.195    design_1_i/top_0/inst/tdc1/genblk2[3].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    28.319 r  design_1_i/top_0/inst/tdc1/genblk2[3].del/out_INST_0/O
                         net (fo=2, routed)           0.299    28.618    design_1_i/top_0/inst/tdc1/genblk2[4].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    28.742 r  design_1_i/top_0/inst/tdc1/genblk2[4].del/out_INST_0/O
                         net (fo=2, routed)           0.432    29.174    design_1_i/top_0/inst/tdc1/genblk2[5].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    29.298 r  design_1_i/top_0/inst/tdc1/genblk2[5].del/out_INST_0/O
                         net (fo=2, routed)           0.296    29.594    design_1_i/top_0/inst/tdc1/genblk2[6].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    29.718 r  design_1_i/top_0/inst/tdc1/genblk2[6].del/out_INST_0/O
                         net (fo=2, routed)           0.406    30.124    design_1_i/top_0/inst/tdc1/genblk2[7].del/in1
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.124    30.248 r  design_1_i/top_0/inst/tdc1/genblk2[7].del/out_INST_0/O
                         net (fo=2, routed)           0.415    30.663    design_1_i/top_0/inst/tdc1/genblk2[8].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    30.787 r  design_1_i/top_0/inst/tdc1/genblk2[8].del/out_INST_0/O
                         net (fo=2, routed)           0.275    31.062    design_1_i/top_0/inst/tdc1/genblk2[9].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.186 r  design_1_i/top_0/inst/tdc1/genblk2[9].del/out_INST_0/O
                         net (fo=2, routed)           0.167    31.352    design_1_i/top_0/inst/tdc1/genblk2[10].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.476 r  design_1_i/top_0/inst/tdc1/genblk2[10].del/out_INST_0/O
                         net (fo=2, routed)           0.274    31.751    design_1_i/top_0/inst/tdc1/genblk2[11].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.875 r  design_1_i/top_0/inst/tdc1/genblk2[11].del/out_INST_0/O
                         net (fo=2, routed)           0.448    32.322    design_1_i/top_0/inst/tdc1/genblk2[12].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.446 r  design_1_i/top_0/inst/tdc1/genblk2[12].del/out_INST_0/O
                         net (fo=2, routed)           0.309    32.755    design_1_i/top_0/inst/tdc1/genblk2[13].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.879 r  design_1_i/top_0/inst/tdc1/genblk2[13].del/out_INST_0/O
                         net (fo=2, routed)           0.310    33.189    design_1_i/top_0/inst/tdc1/genblk2[14].del/in1
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.124    33.313 r  design_1_i/top_0/inst/tdc1/genblk2[14].del/out_INST_0/O
                         net (fo=2, routed)           0.414    33.727    design_1_i/top_0/inst/tdc1/genblk2[15].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    33.851 r  design_1_i/top_0/inst/tdc1/genblk2[15].del/out_INST_0/O
                         net (fo=2, routed)           0.276    34.127    design_1_i/top_0/inst/tdc1/genblk2[16].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    34.251 r  design_1_i/top_0/inst/tdc1/genblk2[16].del/out_INST_0/O
                         net (fo=2, routed)           0.418    34.669    design_1_i/top_0/inst/tdc1/genblk2[17].del/in1
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.124    34.793 r  design_1_i/top_0/inst/tdc1/genblk2[17].del/out_INST_0/O
                         net (fo=2, routed)           0.299    35.091    design_1_i/top_0/inst/tdc1/genblk2[18].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.215 r  design_1_i/top_0/inst/tdc1/genblk2[18].del/out_INST_0/O
                         net (fo=2, routed)           0.275    35.490    design_1_i/top_0/inst/tdc1/genblk2[19].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.614 r  design_1_i/top_0/inst/tdc1/genblk2[19].del/out_INST_0/O
                         net (fo=2, routed)           0.442    36.057    design_1_i/top_0/inst/tdc1/genblk2[20].del/in1
    SLICE_X14Y41         LUT2 (Prop_lut2_I0_O)        0.124    36.181 r  design_1_i/top_0/inst/tdc1/genblk2[20].del/out_INST_0/O
                         net (fo=2, routed)           0.306    36.486    design_1_i/top_0/inst/tdc1/genblk2[21].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    36.610 r  design_1_i/top_0/inst/tdc1/genblk2[21].del/out_INST_0/O
                         net (fo=2, routed)           0.274    36.885    design_1_i/top_0/inst/tdc1/genblk2[22].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.009 r  design_1_i/top_0/inst/tdc1/genblk2[22].del/out_INST_0/O
                         net (fo=2, routed)           0.307    37.316    design_1_i/top_0/inst/tdc1/genblk2[23].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    37.440 r  design_1_i/top_0/inst/tdc1/genblk2[23].del/out_INST_0/O
                         net (fo=2, routed)           0.300    37.740    design_1_i/top_0/inst/tdc1/genblk2[24].del/in1
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124    37.864 r  design_1_i/top_0/inst/tdc1/genblk2[24].del/out_INST_0/O
                         net (fo=2, routed)           0.264    38.128    design_1_i/top_0/inst/tdc1/genblk2[25].del/in1
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124    38.252 r  design_1_i/top_0/inst/tdc1/genblk2[25].del/out_INST_0/O
                         net (fo=2, routed)           0.295    38.547    design_1_i/top_0/inst/tdc1/genblk2[26].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    38.671 r  design_1_i/top_0/inst/tdc1/genblk2[26].del/out_INST_0/O
                         net (fo=2, routed)           0.415    39.086    design_1_i/top_0/inst/tdc1/genblk2[27].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    39.210 r  design_1_i/top_0/inst/tdc1/genblk2[27].del/out_INST_0/O
                         net (fo=2, routed)           0.276    39.485    design_1_i/top_0/inst/tdc1/genblk2[28].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    39.609 r  design_1_i/top_0/inst/tdc1/genblk2[28].del/out_INST_0/O
                         net (fo=2, routed)           0.297    39.906    design_1_i/top_0/inst/tdc1/genblk2[29].del/in1
    SLICE_X15Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.030 r  design_1_i/top_0/inst/tdc1/genblk2[29].del/out_INST_0/O
                         net (fo=2, routed)           0.291    40.321    design_1_i/top_0/inst/tdc1/genblk2[30].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.445 r  design_1_i/top_0/inst/tdc1/genblk2[30].del/out_INST_0/O
                         net (fo=2, routed)           0.441    40.887    design_1_i/top_0/inst/tdc1/genblk2[31].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.011 r  design_1_i/top_0/inst/tdc1/genblk2[31].del/out_INST_0/O
                         net (fo=2, routed)           0.275    41.286    design_1_i/top_0/inst/tdc1/genblk2[32].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.410 r  design_1_i/top_0/inst/tdc1/genblk2[32].del/out_INST_0/O
                         net (fo=2, routed)           0.308    41.718    design_1_i/top_0/inst/tdc1/genblk2[33].del/in1
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124    41.842 r  design_1_i/top_0/inst/tdc1/genblk2[33].del/out_INST_0/O
                         net (fo=2, routed)           0.264    42.106    design_1_i/top_0/inst/tdc1/genblk2[34].del/in1
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124    42.230 r  design_1_i/top_0/inst/tdc1/genblk2[34].del/out_INST_0/O
                         net (fo=2, routed)           0.314    42.544    design_1_i/top_0/inst/tdc1/genblk2[35].del/in1
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124    42.668 r  design_1_i/top_0/inst/tdc1/genblk2[35].del/out_INST_0/O
                         net (fo=2, routed)           0.264    42.933    design_1_i/top_0/inst/tdc1/genblk2[36].del/in1
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.057 r  design_1_i/top_0/inst/tdc1/genblk2[36].del/out_INST_0/O
                         net (fo=2, routed)           0.422    43.479    design_1_i/top_0/inst/tdc1/genblk2[37].del/in1
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.603 r  design_1_i/top_0/inst/tdc1/genblk2[37].del/out_INST_0/O
                         net (fo=2, routed)           0.176    43.778    design_1_i/top_0/inst/tdc1/genblk2[38].del/in1
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.902 r  design_1_i/top_0/inst/tdc1/genblk2[38].del/out_INST_0/O
                         net (fo=2, routed)           0.436    44.338    design_1_i/top_0/inst/tdc1/genblk2[39].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    44.462 r  design_1_i/top_0/inst/tdc1/genblk2[39].del/out_INST_0/O
                         net (fo=2, routed)           0.276    44.738    design_1_i/top_0/inst/tdc1/genblk2[40].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    44.862 r  design_1_i/top_0/inst/tdc1/genblk2[40].del/out_INST_0/O
                         net (fo=2, routed)           0.438    45.300    design_1_i/top_0/inst/tdc1/genblk2[41].del/in1
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.124    45.424 r  design_1_i/top_0/inst/tdc1/genblk2[41].del/out_INST_0/O
                         net (fo=2, routed)           0.416    45.840    design_1_i/top_0/inst/tdc1/genblk2[42].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.964 r  design_1_i/top_0/inst/tdc1/genblk2[42].del/out_INST_0/O
                         net (fo=2, routed)           0.275    46.239    design_1_i/top_0/inst/tdc1/genblk2[43].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.363 r  design_1_i/top_0/inst/tdc1/genblk2[43].del/out_INST_0/O
                         net (fo=2, routed)           0.167    46.529    design_1_i/top_0/inst/tdc1/genblk2[44].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.653 r  design_1_i/top_0/inst/tdc1/genblk2[44].del/out_INST_0/O
                         net (fo=2, routed)           0.264    46.918    design_1_i/top_0/inst/tdc1/genblk2[45].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    47.042 r  design_1_i/top_0/inst/tdc1/genblk2[45].del/out_INST_0/O
                         net (fo=2, routed)           0.302    47.344    design_1_i/top_0/inst/tdc1/genblk2[46].del/in1
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.124    47.468 r  design_1_i/top_0/inst/tdc1/genblk2[46].del/out_INST_0/O
                         net (fo=2, routed)           0.276    47.744    design_1_i/top_0/inst/tdc1/genblk2[47].del/in1
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.124    47.868 r  design_1_i/top_0/inst/tdc1/genblk2[47].del/out_INST_0/O
                         net (fo=2, routed)           0.438    48.306    design_1_i/top_0/inst/tdc1/genblk2[48].del/in1
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124    48.430 r  design_1_i/top_0/inst/tdc1/genblk2[48].del/out_INST_0/O
                         net (fo=2, routed)           0.355    48.785    design_1_i/top_0/inst/tdc1/genblk2[49].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    48.909 r  design_1_i/top_0/inst/tdc1/genblk2[49].del/out_INST_0/O
                         net (fo=2, routed)           0.264    49.173    design_1_i/top_0/inst/tdc1/genblk2[50].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    49.297 r  design_1_i/top_0/inst/tdc1/genblk2[50].del/out_INST_0/O
                         net (fo=2, routed)           0.333    49.630    design_1_i/top_0/inst/tdc1/genblk2[51].del/in1
    SLICE_X10Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.754 r  design_1_i/top_0/inst/tdc1/genblk2[51].del/out_INST_0/O
                         net (fo=2, routed)           0.440    50.195    design_1_i/top_0/inst/tdc1/genblk2[52].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    50.319 r  design_1_i/top_0/inst/tdc1/genblk2[52].del/out_INST_0/O
                         net (fo=2, routed)           0.263    50.582    design_1_i/top_0/inst/tdc1/genblk2[53].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    50.706 r  design_1_i/top_0/inst/tdc1/genblk2[53].del/out_INST_0/O
                         net (fo=2, routed)           0.311    51.017    design_1_i/top_0/inst/tdc1/genblk2[54].del/in1
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.141 r  design_1_i/top_0/inst/tdc1/genblk2[54].del/out_INST_0/O
                         net (fo=2, routed)           0.436    51.577    design_1_i/top_0/inst/tdc1/genblk2[55].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    51.701 r  design_1_i/top_0/inst/tdc1/genblk2[55].del/out_INST_0/O
                         net (fo=2, routed)           0.286    51.987    design_1_i/top_0/inst/tdc1/genblk2[56].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    52.111 r  design_1_i/top_0/inst/tdc1/genblk2[56].del/out_INST_0/O
                         net (fo=2, routed)           0.171    52.282    design_1_i/top_0/inst/tdc1/genblk2[57].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    52.406 r  design_1_i/top_0/inst/tdc1/genblk2[57].del/out_INST_0/O
                         net (fo=2, routed)           0.293    52.699    design_1_i/top_0/inst/tdc1/genblk2[58].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    52.823 r  design_1_i/top_0/inst/tdc1/genblk2[58].del/out_INST_0/O
                         net (fo=2, routed)           0.307    53.130    design_1_i/top_0/inst/tdc1/genblk2[59].del/in1
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124    53.254 r  design_1_i/top_0/inst/tdc1/genblk2[59].del/out_INST_0/O
                         net (fo=2, routed)           0.314    53.568    design_1_i/top_0/inst/tdc1/genblk2[60].del/in1
    SLICE_X9Y44          LUT2 (Prop_lut2_I0_O)        0.124    53.692 r  design_1_i/top_0/inst/tdc1/genblk2[60].del/out_INST_0/O
                         net (fo=2, routed)           0.492    54.183    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X11Y44         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X11Y44         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                4.944     7.550    
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                         -54.183    
  -------------------------------------------------------------------
                         slack                                -46.633    

Slack (VIOLATED) :        -46.066ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        53.645ns  (logic 15.229ns (28.388%)  route 38.416ns (71.612%))
  Logic Levels:           123  (BUFG=1 LUT1=63 LUT2=59)
  Clock Path Skew:        2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        2.246     3.540    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.664 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     3.962    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.086 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.288     4.375    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.499 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     4.762    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.886 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.037    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.161 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.409     5.570    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X19Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.694 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.843    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X19Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.967 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     6.261    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.385 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.162     6.547    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.671 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     6.842    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.966 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.340     7.306    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.430 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     7.579    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.703 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.416     8.119    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.243 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.394    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.518 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.283     8.801    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.925 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     9.074    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.198 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.324     9.523    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.647 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.808    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.932 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.283    10.215    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.339 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.490    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.614 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    10.917    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.041 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.203    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.327 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.312    11.639    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.763 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.317    12.080    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X15Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.204 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.353    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X15Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.477 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    12.770    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.894 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.149    13.043    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.167 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.321    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.445 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.732    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.856 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    14.151    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.275 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.436    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.560 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    14.842    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.966 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.117    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.241 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.428    15.669    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.793 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.947    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.071 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    16.366    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.490 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.651    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.775 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.057    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.181 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.477    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.601 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.755    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.879 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.284    18.163    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.287 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.585    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.709 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.005    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.129 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    19.290    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.414 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.165    19.579    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.703 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    20.042    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.166 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.295    20.461    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.585 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    20.897    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.021 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    21.324    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.448 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.741    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.865 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.283    22.148    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    22.272 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.424    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    22.548 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.839    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.963 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.114    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.238 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.291    23.529    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    23.653 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.805    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    23.929 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.082    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.206 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    24.518    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    24.642 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.934    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    25.058 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    25.353    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.477 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.294    25.771    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.895 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    26.194    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.318 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.472    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.596 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.496    27.091    design_1_i/top_0/inst/tdc1/genblk2[1].del/in1
    SLICE_X17Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.215 r  design_1_i/top_0/inst/tdc1/genblk2[1].del/out_INST_0/O
                         net (fo=2, routed)           0.422    27.637    design_1_i/top_0/inst/tdc1/genblk2[2].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    27.761 r  design_1_i/top_0/inst/tdc1/genblk2[2].del/out_INST_0/O
                         net (fo=2, routed)           0.434    28.195    design_1_i/top_0/inst/tdc1/genblk2[3].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    28.319 r  design_1_i/top_0/inst/tdc1/genblk2[3].del/out_INST_0/O
                         net (fo=2, routed)           0.299    28.618    design_1_i/top_0/inst/tdc1/genblk2[4].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    28.742 r  design_1_i/top_0/inst/tdc1/genblk2[4].del/out_INST_0/O
                         net (fo=2, routed)           0.432    29.174    design_1_i/top_0/inst/tdc1/genblk2[5].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    29.298 r  design_1_i/top_0/inst/tdc1/genblk2[5].del/out_INST_0/O
                         net (fo=2, routed)           0.296    29.594    design_1_i/top_0/inst/tdc1/genblk2[6].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    29.718 r  design_1_i/top_0/inst/tdc1/genblk2[6].del/out_INST_0/O
                         net (fo=2, routed)           0.406    30.124    design_1_i/top_0/inst/tdc1/genblk2[7].del/in1
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.124    30.248 r  design_1_i/top_0/inst/tdc1/genblk2[7].del/out_INST_0/O
                         net (fo=2, routed)           0.415    30.663    design_1_i/top_0/inst/tdc1/genblk2[8].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    30.787 r  design_1_i/top_0/inst/tdc1/genblk2[8].del/out_INST_0/O
                         net (fo=2, routed)           0.275    31.062    design_1_i/top_0/inst/tdc1/genblk2[9].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.186 r  design_1_i/top_0/inst/tdc1/genblk2[9].del/out_INST_0/O
                         net (fo=2, routed)           0.167    31.352    design_1_i/top_0/inst/tdc1/genblk2[10].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.476 r  design_1_i/top_0/inst/tdc1/genblk2[10].del/out_INST_0/O
                         net (fo=2, routed)           0.274    31.751    design_1_i/top_0/inst/tdc1/genblk2[11].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.875 r  design_1_i/top_0/inst/tdc1/genblk2[11].del/out_INST_0/O
                         net (fo=2, routed)           0.448    32.322    design_1_i/top_0/inst/tdc1/genblk2[12].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.446 r  design_1_i/top_0/inst/tdc1/genblk2[12].del/out_INST_0/O
                         net (fo=2, routed)           0.309    32.755    design_1_i/top_0/inst/tdc1/genblk2[13].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.879 r  design_1_i/top_0/inst/tdc1/genblk2[13].del/out_INST_0/O
                         net (fo=2, routed)           0.310    33.189    design_1_i/top_0/inst/tdc1/genblk2[14].del/in1
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.124    33.313 r  design_1_i/top_0/inst/tdc1/genblk2[14].del/out_INST_0/O
                         net (fo=2, routed)           0.414    33.727    design_1_i/top_0/inst/tdc1/genblk2[15].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    33.851 r  design_1_i/top_0/inst/tdc1/genblk2[15].del/out_INST_0/O
                         net (fo=2, routed)           0.276    34.127    design_1_i/top_0/inst/tdc1/genblk2[16].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    34.251 r  design_1_i/top_0/inst/tdc1/genblk2[16].del/out_INST_0/O
                         net (fo=2, routed)           0.418    34.669    design_1_i/top_0/inst/tdc1/genblk2[17].del/in1
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.124    34.793 r  design_1_i/top_0/inst/tdc1/genblk2[17].del/out_INST_0/O
                         net (fo=2, routed)           0.299    35.091    design_1_i/top_0/inst/tdc1/genblk2[18].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.215 r  design_1_i/top_0/inst/tdc1/genblk2[18].del/out_INST_0/O
                         net (fo=2, routed)           0.275    35.490    design_1_i/top_0/inst/tdc1/genblk2[19].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.614 r  design_1_i/top_0/inst/tdc1/genblk2[19].del/out_INST_0/O
                         net (fo=2, routed)           0.442    36.057    design_1_i/top_0/inst/tdc1/genblk2[20].del/in1
    SLICE_X14Y41         LUT2 (Prop_lut2_I0_O)        0.124    36.181 r  design_1_i/top_0/inst/tdc1/genblk2[20].del/out_INST_0/O
                         net (fo=2, routed)           0.306    36.486    design_1_i/top_0/inst/tdc1/genblk2[21].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    36.610 r  design_1_i/top_0/inst/tdc1/genblk2[21].del/out_INST_0/O
                         net (fo=2, routed)           0.274    36.885    design_1_i/top_0/inst/tdc1/genblk2[22].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.009 r  design_1_i/top_0/inst/tdc1/genblk2[22].del/out_INST_0/O
                         net (fo=2, routed)           0.307    37.316    design_1_i/top_0/inst/tdc1/genblk2[23].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    37.440 r  design_1_i/top_0/inst/tdc1/genblk2[23].del/out_INST_0/O
                         net (fo=2, routed)           0.300    37.740    design_1_i/top_0/inst/tdc1/genblk2[24].del/in1
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124    37.864 r  design_1_i/top_0/inst/tdc1/genblk2[24].del/out_INST_0/O
                         net (fo=2, routed)           0.264    38.128    design_1_i/top_0/inst/tdc1/genblk2[25].del/in1
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124    38.252 r  design_1_i/top_0/inst/tdc1/genblk2[25].del/out_INST_0/O
                         net (fo=2, routed)           0.295    38.547    design_1_i/top_0/inst/tdc1/genblk2[26].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    38.671 r  design_1_i/top_0/inst/tdc1/genblk2[26].del/out_INST_0/O
                         net (fo=2, routed)           0.415    39.086    design_1_i/top_0/inst/tdc1/genblk2[27].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    39.210 r  design_1_i/top_0/inst/tdc1/genblk2[27].del/out_INST_0/O
                         net (fo=2, routed)           0.276    39.485    design_1_i/top_0/inst/tdc1/genblk2[28].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    39.609 r  design_1_i/top_0/inst/tdc1/genblk2[28].del/out_INST_0/O
                         net (fo=2, routed)           0.297    39.906    design_1_i/top_0/inst/tdc1/genblk2[29].del/in1
    SLICE_X15Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.030 r  design_1_i/top_0/inst/tdc1/genblk2[29].del/out_INST_0/O
                         net (fo=2, routed)           0.291    40.321    design_1_i/top_0/inst/tdc1/genblk2[30].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.445 r  design_1_i/top_0/inst/tdc1/genblk2[30].del/out_INST_0/O
                         net (fo=2, routed)           0.441    40.887    design_1_i/top_0/inst/tdc1/genblk2[31].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.011 r  design_1_i/top_0/inst/tdc1/genblk2[31].del/out_INST_0/O
                         net (fo=2, routed)           0.275    41.286    design_1_i/top_0/inst/tdc1/genblk2[32].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.410 r  design_1_i/top_0/inst/tdc1/genblk2[32].del/out_INST_0/O
                         net (fo=2, routed)           0.308    41.718    design_1_i/top_0/inst/tdc1/genblk2[33].del/in1
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124    41.842 r  design_1_i/top_0/inst/tdc1/genblk2[33].del/out_INST_0/O
                         net (fo=2, routed)           0.264    42.106    design_1_i/top_0/inst/tdc1/genblk2[34].del/in1
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124    42.230 r  design_1_i/top_0/inst/tdc1/genblk2[34].del/out_INST_0/O
                         net (fo=2, routed)           0.314    42.544    design_1_i/top_0/inst/tdc1/genblk2[35].del/in1
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124    42.668 r  design_1_i/top_0/inst/tdc1/genblk2[35].del/out_INST_0/O
                         net (fo=2, routed)           0.264    42.933    design_1_i/top_0/inst/tdc1/genblk2[36].del/in1
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.057 r  design_1_i/top_0/inst/tdc1/genblk2[36].del/out_INST_0/O
                         net (fo=2, routed)           0.422    43.479    design_1_i/top_0/inst/tdc1/genblk2[37].del/in1
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.603 r  design_1_i/top_0/inst/tdc1/genblk2[37].del/out_INST_0/O
                         net (fo=2, routed)           0.176    43.778    design_1_i/top_0/inst/tdc1/genblk2[38].del/in1
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.902 r  design_1_i/top_0/inst/tdc1/genblk2[38].del/out_INST_0/O
                         net (fo=2, routed)           0.436    44.338    design_1_i/top_0/inst/tdc1/genblk2[39].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    44.462 r  design_1_i/top_0/inst/tdc1/genblk2[39].del/out_INST_0/O
                         net (fo=2, routed)           0.276    44.738    design_1_i/top_0/inst/tdc1/genblk2[40].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    44.862 r  design_1_i/top_0/inst/tdc1/genblk2[40].del/out_INST_0/O
                         net (fo=2, routed)           0.438    45.300    design_1_i/top_0/inst/tdc1/genblk2[41].del/in1
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.124    45.424 r  design_1_i/top_0/inst/tdc1/genblk2[41].del/out_INST_0/O
                         net (fo=2, routed)           0.416    45.840    design_1_i/top_0/inst/tdc1/genblk2[42].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.964 r  design_1_i/top_0/inst/tdc1/genblk2[42].del/out_INST_0/O
                         net (fo=2, routed)           0.275    46.239    design_1_i/top_0/inst/tdc1/genblk2[43].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.363 r  design_1_i/top_0/inst/tdc1/genblk2[43].del/out_INST_0/O
                         net (fo=2, routed)           0.167    46.529    design_1_i/top_0/inst/tdc1/genblk2[44].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.653 r  design_1_i/top_0/inst/tdc1/genblk2[44].del/out_INST_0/O
                         net (fo=2, routed)           0.264    46.918    design_1_i/top_0/inst/tdc1/genblk2[45].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    47.042 r  design_1_i/top_0/inst/tdc1/genblk2[45].del/out_INST_0/O
                         net (fo=2, routed)           0.302    47.344    design_1_i/top_0/inst/tdc1/genblk2[46].del/in1
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.124    47.468 r  design_1_i/top_0/inst/tdc1/genblk2[46].del/out_INST_0/O
                         net (fo=2, routed)           0.276    47.744    design_1_i/top_0/inst/tdc1/genblk2[47].del/in1
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.124    47.868 r  design_1_i/top_0/inst/tdc1/genblk2[47].del/out_INST_0/O
                         net (fo=2, routed)           0.438    48.306    design_1_i/top_0/inst/tdc1/genblk2[48].del/in1
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124    48.430 r  design_1_i/top_0/inst/tdc1/genblk2[48].del/out_INST_0/O
                         net (fo=2, routed)           0.355    48.785    design_1_i/top_0/inst/tdc1/genblk2[49].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    48.909 r  design_1_i/top_0/inst/tdc1/genblk2[49].del/out_INST_0/O
                         net (fo=2, routed)           0.264    49.173    design_1_i/top_0/inst/tdc1/genblk2[50].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    49.297 r  design_1_i/top_0/inst/tdc1/genblk2[50].del/out_INST_0/O
                         net (fo=2, routed)           0.333    49.630    design_1_i/top_0/inst/tdc1/genblk2[51].del/in1
    SLICE_X10Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.754 r  design_1_i/top_0/inst/tdc1/genblk2[51].del/out_INST_0/O
                         net (fo=2, routed)           0.440    50.195    design_1_i/top_0/inst/tdc1/genblk2[52].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    50.319 r  design_1_i/top_0/inst/tdc1/genblk2[52].del/out_INST_0/O
                         net (fo=2, routed)           0.263    50.582    design_1_i/top_0/inst/tdc1/genblk2[53].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    50.706 r  design_1_i/top_0/inst/tdc1/genblk2[53].del/out_INST_0/O
                         net (fo=2, routed)           0.311    51.017    design_1_i/top_0/inst/tdc1/genblk2[54].del/in1
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.141 r  design_1_i/top_0/inst/tdc1/genblk2[54].del/out_INST_0/O
                         net (fo=2, routed)           0.436    51.577    design_1_i/top_0/inst/tdc1/genblk2[55].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    51.701 r  design_1_i/top_0/inst/tdc1/genblk2[55].del/out_INST_0/O
                         net (fo=2, routed)           0.286    51.987    design_1_i/top_0/inst/tdc1/genblk2[56].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    52.111 r  design_1_i/top_0/inst/tdc1/genblk2[56].del/out_INST_0/O
                         net (fo=2, routed)           0.171    52.282    design_1_i/top_0/inst/tdc1/genblk2[57].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    52.406 r  design_1_i/top_0/inst/tdc1/genblk2[57].del/out_INST_0/O
                         net (fo=2, routed)           0.293    52.699    design_1_i/top_0/inst/tdc1/genblk2[58].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    52.823 r  design_1_i/top_0/inst/tdc1/genblk2[58].del/out_INST_0/O
                         net (fo=2, routed)           0.307    53.130    design_1_i/top_0/inst/tdc1/genblk2[59].del/in1
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124    53.254 r  design_1_i/top_0/inst/tdc1/genblk2[59].del/out_INST_0/O
                         net (fo=2, routed)           0.392    53.645    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X10Y44         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        1.581     2.760    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X10Y44         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.760    
                         clock uncertainty           -0.154     2.606    
                         time borrowed                4.973     7.579    
  -------------------------------------------------------------------
                         required time                          7.579    
                         arrival time                         -53.645    
  -------------------------------------------------------------------
                         slack                                -46.066    

Slack (VIOLATED) :        -45.863ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        53.444ns  (logic 15.105ns (28.263%)  route 38.339ns (71.737%))
  Logic Levels:           122  (BUFG=1 LUT1=63 LUT2=58)
  Clock Path Skew:        2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        2.246     3.540    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.664 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     3.962    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.086 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.288     4.375    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.499 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     4.762    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.886 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.037    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.161 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.409     5.570    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X19Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.694 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.843    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X19Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.967 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     6.261    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.385 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.162     6.547    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.671 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     6.842    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.966 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.340     7.306    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.430 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     7.579    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.703 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.416     8.119    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.243 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.394    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.518 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.283     8.801    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.925 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     9.074    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.198 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.324     9.523    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.647 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.808    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.932 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.283    10.215    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.339 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.490    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.614 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    10.917    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.041 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.203    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.327 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.312    11.639    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.763 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.317    12.080    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X15Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.204 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.353    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X15Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.477 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    12.770    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.894 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.149    13.043    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.167 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.321    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.445 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.732    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.856 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    14.151    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.275 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.436    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.560 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    14.842    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.966 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.117    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.241 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.428    15.669    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.793 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.947    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.071 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    16.366    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.490 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.651    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.775 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.057    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.181 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.477    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.601 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.755    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.879 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.284    18.163    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.287 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.585    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.709 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.005    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.129 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    19.290    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.414 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.165    19.579    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.703 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    20.042    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.166 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.295    20.461    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.585 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    20.897    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.021 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    21.324    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.448 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.741    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.865 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.283    22.148    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    22.272 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.424    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    22.548 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.839    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.963 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.114    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.238 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.291    23.529    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    23.653 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.805    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    23.929 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.082    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.206 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    24.518    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    24.642 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.934    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    25.058 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    25.353    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.477 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.294    25.771    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.895 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    26.194    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.318 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.472    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.596 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.496    27.091    design_1_i/top_0/inst/tdc1/genblk2[1].del/in1
    SLICE_X17Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.215 r  design_1_i/top_0/inst/tdc1/genblk2[1].del/out_INST_0/O
                         net (fo=2, routed)           0.422    27.637    design_1_i/top_0/inst/tdc1/genblk2[2].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    27.761 r  design_1_i/top_0/inst/tdc1/genblk2[2].del/out_INST_0/O
                         net (fo=2, routed)           0.434    28.195    design_1_i/top_0/inst/tdc1/genblk2[3].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    28.319 r  design_1_i/top_0/inst/tdc1/genblk2[3].del/out_INST_0/O
                         net (fo=2, routed)           0.299    28.618    design_1_i/top_0/inst/tdc1/genblk2[4].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    28.742 r  design_1_i/top_0/inst/tdc1/genblk2[4].del/out_INST_0/O
                         net (fo=2, routed)           0.432    29.174    design_1_i/top_0/inst/tdc1/genblk2[5].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    29.298 r  design_1_i/top_0/inst/tdc1/genblk2[5].del/out_INST_0/O
                         net (fo=2, routed)           0.296    29.594    design_1_i/top_0/inst/tdc1/genblk2[6].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    29.718 r  design_1_i/top_0/inst/tdc1/genblk2[6].del/out_INST_0/O
                         net (fo=2, routed)           0.406    30.124    design_1_i/top_0/inst/tdc1/genblk2[7].del/in1
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.124    30.248 r  design_1_i/top_0/inst/tdc1/genblk2[7].del/out_INST_0/O
                         net (fo=2, routed)           0.415    30.663    design_1_i/top_0/inst/tdc1/genblk2[8].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    30.787 r  design_1_i/top_0/inst/tdc1/genblk2[8].del/out_INST_0/O
                         net (fo=2, routed)           0.275    31.062    design_1_i/top_0/inst/tdc1/genblk2[9].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.186 r  design_1_i/top_0/inst/tdc1/genblk2[9].del/out_INST_0/O
                         net (fo=2, routed)           0.167    31.352    design_1_i/top_0/inst/tdc1/genblk2[10].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.476 r  design_1_i/top_0/inst/tdc1/genblk2[10].del/out_INST_0/O
                         net (fo=2, routed)           0.274    31.751    design_1_i/top_0/inst/tdc1/genblk2[11].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.875 r  design_1_i/top_0/inst/tdc1/genblk2[11].del/out_INST_0/O
                         net (fo=2, routed)           0.448    32.322    design_1_i/top_0/inst/tdc1/genblk2[12].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.446 r  design_1_i/top_0/inst/tdc1/genblk2[12].del/out_INST_0/O
                         net (fo=2, routed)           0.309    32.755    design_1_i/top_0/inst/tdc1/genblk2[13].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.879 r  design_1_i/top_0/inst/tdc1/genblk2[13].del/out_INST_0/O
                         net (fo=2, routed)           0.310    33.189    design_1_i/top_0/inst/tdc1/genblk2[14].del/in1
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.124    33.313 r  design_1_i/top_0/inst/tdc1/genblk2[14].del/out_INST_0/O
                         net (fo=2, routed)           0.414    33.727    design_1_i/top_0/inst/tdc1/genblk2[15].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    33.851 r  design_1_i/top_0/inst/tdc1/genblk2[15].del/out_INST_0/O
                         net (fo=2, routed)           0.276    34.127    design_1_i/top_0/inst/tdc1/genblk2[16].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    34.251 r  design_1_i/top_0/inst/tdc1/genblk2[16].del/out_INST_0/O
                         net (fo=2, routed)           0.418    34.669    design_1_i/top_0/inst/tdc1/genblk2[17].del/in1
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.124    34.793 r  design_1_i/top_0/inst/tdc1/genblk2[17].del/out_INST_0/O
                         net (fo=2, routed)           0.299    35.091    design_1_i/top_0/inst/tdc1/genblk2[18].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.215 r  design_1_i/top_0/inst/tdc1/genblk2[18].del/out_INST_0/O
                         net (fo=2, routed)           0.275    35.490    design_1_i/top_0/inst/tdc1/genblk2[19].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.614 r  design_1_i/top_0/inst/tdc1/genblk2[19].del/out_INST_0/O
                         net (fo=2, routed)           0.442    36.057    design_1_i/top_0/inst/tdc1/genblk2[20].del/in1
    SLICE_X14Y41         LUT2 (Prop_lut2_I0_O)        0.124    36.181 r  design_1_i/top_0/inst/tdc1/genblk2[20].del/out_INST_0/O
                         net (fo=2, routed)           0.306    36.486    design_1_i/top_0/inst/tdc1/genblk2[21].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    36.610 r  design_1_i/top_0/inst/tdc1/genblk2[21].del/out_INST_0/O
                         net (fo=2, routed)           0.274    36.885    design_1_i/top_0/inst/tdc1/genblk2[22].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.009 r  design_1_i/top_0/inst/tdc1/genblk2[22].del/out_INST_0/O
                         net (fo=2, routed)           0.307    37.316    design_1_i/top_0/inst/tdc1/genblk2[23].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    37.440 r  design_1_i/top_0/inst/tdc1/genblk2[23].del/out_INST_0/O
                         net (fo=2, routed)           0.300    37.740    design_1_i/top_0/inst/tdc1/genblk2[24].del/in1
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124    37.864 r  design_1_i/top_0/inst/tdc1/genblk2[24].del/out_INST_0/O
                         net (fo=2, routed)           0.264    38.128    design_1_i/top_0/inst/tdc1/genblk2[25].del/in1
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124    38.252 r  design_1_i/top_0/inst/tdc1/genblk2[25].del/out_INST_0/O
                         net (fo=2, routed)           0.295    38.547    design_1_i/top_0/inst/tdc1/genblk2[26].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    38.671 r  design_1_i/top_0/inst/tdc1/genblk2[26].del/out_INST_0/O
                         net (fo=2, routed)           0.415    39.086    design_1_i/top_0/inst/tdc1/genblk2[27].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    39.210 r  design_1_i/top_0/inst/tdc1/genblk2[27].del/out_INST_0/O
                         net (fo=2, routed)           0.276    39.485    design_1_i/top_0/inst/tdc1/genblk2[28].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    39.609 r  design_1_i/top_0/inst/tdc1/genblk2[28].del/out_INST_0/O
                         net (fo=2, routed)           0.297    39.906    design_1_i/top_0/inst/tdc1/genblk2[29].del/in1
    SLICE_X15Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.030 r  design_1_i/top_0/inst/tdc1/genblk2[29].del/out_INST_0/O
                         net (fo=2, routed)           0.291    40.321    design_1_i/top_0/inst/tdc1/genblk2[30].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.445 r  design_1_i/top_0/inst/tdc1/genblk2[30].del/out_INST_0/O
                         net (fo=2, routed)           0.441    40.887    design_1_i/top_0/inst/tdc1/genblk2[31].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.011 r  design_1_i/top_0/inst/tdc1/genblk2[31].del/out_INST_0/O
                         net (fo=2, routed)           0.275    41.286    design_1_i/top_0/inst/tdc1/genblk2[32].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.410 r  design_1_i/top_0/inst/tdc1/genblk2[32].del/out_INST_0/O
                         net (fo=2, routed)           0.308    41.718    design_1_i/top_0/inst/tdc1/genblk2[33].del/in1
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124    41.842 r  design_1_i/top_0/inst/tdc1/genblk2[33].del/out_INST_0/O
                         net (fo=2, routed)           0.264    42.106    design_1_i/top_0/inst/tdc1/genblk2[34].del/in1
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124    42.230 r  design_1_i/top_0/inst/tdc1/genblk2[34].del/out_INST_0/O
                         net (fo=2, routed)           0.314    42.544    design_1_i/top_0/inst/tdc1/genblk2[35].del/in1
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124    42.668 r  design_1_i/top_0/inst/tdc1/genblk2[35].del/out_INST_0/O
                         net (fo=2, routed)           0.264    42.933    design_1_i/top_0/inst/tdc1/genblk2[36].del/in1
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.057 r  design_1_i/top_0/inst/tdc1/genblk2[36].del/out_INST_0/O
                         net (fo=2, routed)           0.422    43.479    design_1_i/top_0/inst/tdc1/genblk2[37].del/in1
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.603 r  design_1_i/top_0/inst/tdc1/genblk2[37].del/out_INST_0/O
                         net (fo=2, routed)           0.176    43.778    design_1_i/top_0/inst/tdc1/genblk2[38].del/in1
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.902 r  design_1_i/top_0/inst/tdc1/genblk2[38].del/out_INST_0/O
                         net (fo=2, routed)           0.436    44.338    design_1_i/top_0/inst/tdc1/genblk2[39].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    44.462 r  design_1_i/top_0/inst/tdc1/genblk2[39].del/out_INST_0/O
                         net (fo=2, routed)           0.276    44.738    design_1_i/top_0/inst/tdc1/genblk2[40].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    44.862 r  design_1_i/top_0/inst/tdc1/genblk2[40].del/out_INST_0/O
                         net (fo=2, routed)           0.438    45.300    design_1_i/top_0/inst/tdc1/genblk2[41].del/in1
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.124    45.424 r  design_1_i/top_0/inst/tdc1/genblk2[41].del/out_INST_0/O
                         net (fo=2, routed)           0.416    45.840    design_1_i/top_0/inst/tdc1/genblk2[42].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.964 r  design_1_i/top_0/inst/tdc1/genblk2[42].del/out_INST_0/O
                         net (fo=2, routed)           0.275    46.239    design_1_i/top_0/inst/tdc1/genblk2[43].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.363 r  design_1_i/top_0/inst/tdc1/genblk2[43].del/out_INST_0/O
                         net (fo=2, routed)           0.167    46.529    design_1_i/top_0/inst/tdc1/genblk2[44].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.653 r  design_1_i/top_0/inst/tdc1/genblk2[44].del/out_INST_0/O
                         net (fo=2, routed)           0.264    46.918    design_1_i/top_0/inst/tdc1/genblk2[45].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    47.042 r  design_1_i/top_0/inst/tdc1/genblk2[45].del/out_INST_0/O
                         net (fo=2, routed)           0.302    47.344    design_1_i/top_0/inst/tdc1/genblk2[46].del/in1
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.124    47.468 r  design_1_i/top_0/inst/tdc1/genblk2[46].del/out_INST_0/O
                         net (fo=2, routed)           0.276    47.744    design_1_i/top_0/inst/tdc1/genblk2[47].del/in1
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.124    47.868 r  design_1_i/top_0/inst/tdc1/genblk2[47].del/out_INST_0/O
                         net (fo=2, routed)           0.438    48.306    design_1_i/top_0/inst/tdc1/genblk2[48].del/in1
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124    48.430 r  design_1_i/top_0/inst/tdc1/genblk2[48].del/out_INST_0/O
                         net (fo=2, routed)           0.355    48.785    design_1_i/top_0/inst/tdc1/genblk2[49].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    48.909 r  design_1_i/top_0/inst/tdc1/genblk2[49].del/out_INST_0/O
                         net (fo=2, routed)           0.264    49.173    design_1_i/top_0/inst/tdc1/genblk2[50].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    49.297 r  design_1_i/top_0/inst/tdc1/genblk2[50].del/out_INST_0/O
                         net (fo=2, routed)           0.333    49.630    design_1_i/top_0/inst/tdc1/genblk2[51].del/in1
    SLICE_X10Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.754 r  design_1_i/top_0/inst/tdc1/genblk2[51].del/out_INST_0/O
                         net (fo=2, routed)           0.440    50.195    design_1_i/top_0/inst/tdc1/genblk2[52].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    50.319 r  design_1_i/top_0/inst/tdc1/genblk2[52].del/out_INST_0/O
                         net (fo=2, routed)           0.263    50.582    design_1_i/top_0/inst/tdc1/genblk2[53].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    50.706 r  design_1_i/top_0/inst/tdc1/genblk2[53].del/out_INST_0/O
                         net (fo=2, routed)           0.311    51.017    design_1_i/top_0/inst/tdc1/genblk2[54].del/in1
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.141 r  design_1_i/top_0/inst/tdc1/genblk2[54].del/out_INST_0/O
                         net (fo=2, routed)           0.436    51.577    design_1_i/top_0/inst/tdc1/genblk2[55].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    51.701 r  design_1_i/top_0/inst/tdc1/genblk2[55].del/out_INST_0/O
                         net (fo=2, routed)           0.286    51.987    design_1_i/top_0/inst/tdc1/genblk2[56].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    52.111 r  design_1_i/top_0/inst/tdc1/genblk2[56].del/out_INST_0/O
                         net (fo=2, routed)           0.171    52.282    design_1_i/top_0/inst/tdc1/genblk2[57].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    52.406 r  design_1_i/top_0/inst/tdc1/genblk2[57].del/out_INST_0/O
                         net (fo=2, routed)           0.293    52.699    design_1_i/top_0/inst/tdc1/genblk2[58].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    52.823 r  design_1_i/top_0/inst/tdc1/genblk2[58].del/out_INST_0/O
                         net (fo=2, routed)           0.622    53.444    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X8Y44          LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        1.580     2.759    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X8Y44          LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.759    
                         clock uncertainty           -0.154     2.605    
                         time borrowed                4.976     7.581    
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                         -53.444    
  -------------------------------------------------------------------
                         slack                                -45.863    

Slack (VIOLATED) :        -45.215ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        52.796ns  (logic 14.981ns (28.375%)  route 37.815ns (71.625%))
  Logic Levels:           121  (BUFG=1 LUT1=63 LUT2=57)
  Clock Path Skew:        2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        2.246     3.540    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.664 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     3.962    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.086 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.288     4.375    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.499 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     4.762    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.886 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.037    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.161 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.409     5.570    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X19Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.694 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.843    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X19Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.967 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     6.261    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.385 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.162     6.547    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.671 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     6.842    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.966 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.340     7.306    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.430 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     7.579    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.703 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.416     8.119    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.243 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.394    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.518 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.283     8.801    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.925 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     9.074    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.198 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.324     9.523    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.647 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.808    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.932 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.283    10.215    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.339 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.490    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.614 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    10.917    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.041 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.203    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.327 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.312    11.639    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.763 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.317    12.080    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X15Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.204 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.353    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X15Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.477 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    12.770    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.894 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.149    13.043    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.167 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.321    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.445 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.732    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.856 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    14.151    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.275 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.436    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.560 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    14.842    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.966 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.117    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.241 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.428    15.669    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.793 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.947    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.071 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    16.366    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.490 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.651    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.775 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.057    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.181 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.477    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.601 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.755    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.879 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.284    18.163    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.287 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.585    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.709 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.005    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.129 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    19.290    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.414 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.165    19.579    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.703 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    20.042    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.166 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.295    20.461    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.585 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    20.897    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.021 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    21.324    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.448 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.741    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.865 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.283    22.148    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    22.272 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.424    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    22.548 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.839    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.963 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.114    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.238 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.291    23.529    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    23.653 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.805    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    23.929 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.082    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.206 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    24.518    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    24.642 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.934    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    25.058 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    25.353    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.477 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.294    25.771    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.895 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    26.194    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.318 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.472    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.596 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.496    27.091    design_1_i/top_0/inst/tdc1/genblk2[1].del/in1
    SLICE_X17Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.215 r  design_1_i/top_0/inst/tdc1/genblk2[1].del/out_INST_0/O
                         net (fo=2, routed)           0.422    27.637    design_1_i/top_0/inst/tdc1/genblk2[2].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    27.761 r  design_1_i/top_0/inst/tdc1/genblk2[2].del/out_INST_0/O
                         net (fo=2, routed)           0.434    28.195    design_1_i/top_0/inst/tdc1/genblk2[3].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    28.319 r  design_1_i/top_0/inst/tdc1/genblk2[3].del/out_INST_0/O
                         net (fo=2, routed)           0.299    28.618    design_1_i/top_0/inst/tdc1/genblk2[4].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    28.742 r  design_1_i/top_0/inst/tdc1/genblk2[4].del/out_INST_0/O
                         net (fo=2, routed)           0.432    29.174    design_1_i/top_0/inst/tdc1/genblk2[5].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    29.298 r  design_1_i/top_0/inst/tdc1/genblk2[5].del/out_INST_0/O
                         net (fo=2, routed)           0.296    29.594    design_1_i/top_0/inst/tdc1/genblk2[6].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    29.718 r  design_1_i/top_0/inst/tdc1/genblk2[6].del/out_INST_0/O
                         net (fo=2, routed)           0.406    30.124    design_1_i/top_0/inst/tdc1/genblk2[7].del/in1
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.124    30.248 r  design_1_i/top_0/inst/tdc1/genblk2[7].del/out_INST_0/O
                         net (fo=2, routed)           0.415    30.663    design_1_i/top_0/inst/tdc1/genblk2[8].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    30.787 r  design_1_i/top_0/inst/tdc1/genblk2[8].del/out_INST_0/O
                         net (fo=2, routed)           0.275    31.062    design_1_i/top_0/inst/tdc1/genblk2[9].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.186 r  design_1_i/top_0/inst/tdc1/genblk2[9].del/out_INST_0/O
                         net (fo=2, routed)           0.167    31.352    design_1_i/top_0/inst/tdc1/genblk2[10].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.476 r  design_1_i/top_0/inst/tdc1/genblk2[10].del/out_INST_0/O
                         net (fo=2, routed)           0.274    31.751    design_1_i/top_0/inst/tdc1/genblk2[11].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.875 r  design_1_i/top_0/inst/tdc1/genblk2[11].del/out_INST_0/O
                         net (fo=2, routed)           0.448    32.322    design_1_i/top_0/inst/tdc1/genblk2[12].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.446 r  design_1_i/top_0/inst/tdc1/genblk2[12].del/out_INST_0/O
                         net (fo=2, routed)           0.309    32.755    design_1_i/top_0/inst/tdc1/genblk2[13].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.879 r  design_1_i/top_0/inst/tdc1/genblk2[13].del/out_INST_0/O
                         net (fo=2, routed)           0.310    33.189    design_1_i/top_0/inst/tdc1/genblk2[14].del/in1
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.124    33.313 r  design_1_i/top_0/inst/tdc1/genblk2[14].del/out_INST_0/O
                         net (fo=2, routed)           0.414    33.727    design_1_i/top_0/inst/tdc1/genblk2[15].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    33.851 r  design_1_i/top_0/inst/tdc1/genblk2[15].del/out_INST_0/O
                         net (fo=2, routed)           0.276    34.127    design_1_i/top_0/inst/tdc1/genblk2[16].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    34.251 r  design_1_i/top_0/inst/tdc1/genblk2[16].del/out_INST_0/O
                         net (fo=2, routed)           0.418    34.669    design_1_i/top_0/inst/tdc1/genblk2[17].del/in1
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.124    34.793 r  design_1_i/top_0/inst/tdc1/genblk2[17].del/out_INST_0/O
                         net (fo=2, routed)           0.299    35.091    design_1_i/top_0/inst/tdc1/genblk2[18].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.215 r  design_1_i/top_0/inst/tdc1/genblk2[18].del/out_INST_0/O
                         net (fo=2, routed)           0.275    35.490    design_1_i/top_0/inst/tdc1/genblk2[19].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.614 r  design_1_i/top_0/inst/tdc1/genblk2[19].del/out_INST_0/O
                         net (fo=2, routed)           0.442    36.057    design_1_i/top_0/inst/tdc1/genblk2[20].del/in1
    SLICE_X14Y41         LUT2 (Prop_lut2_I0_O)        0.124    36.181 r  design_1_i/top_0/inst/tdc1/genblk2[20].del/out_INST_0/O
                         net (fo=2, routed)           0.306    36.486    design_1_i/top_0/inst/tdc1/genblk2[21].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    36.610 r  design_1_i/top_0/inst/tdc1/genblk2[21].del/out_INST_0/O
                         net (fo=2, routed)           0.274    36.885    design_1_i/top_0/inst/tdc1/genblk2[22].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.009 r  design_1_i/top_0/inst/tdc1/genblk2[22].del/out_INST_0/O
                         net (fo=2, routed)           0.307    37.316    design_1_i/top_0/inst/tdc1/genblk2[23].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    37.440 r  design_1_i/top_0/inst/tdc1/genblk2[23].del/out_INST_0/O
                         net (fo=2, routed)           0.300    37.740    design_1_i/top_0/inst/tdc1/genblk2[24].del/in1
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124    37.864 r  design_1_i/top_0/inst/tdc1/genblk2[24].del/out_INST_0/O
                         net (fo=2, routed)           0.264    38.128    design_1_i/top_0/inst/tdc1/genblk2[25].del/in1
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124    38.252 r  design_1_i/top_0/inst/tdc1/genblk2[25].del/out_INST_0/O
                         net (fo=2, routed)           0.295    38.547    design_1_i/top_0/inst/tdc1/genblk2[26].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    38.671 r  design_1_i/top_0/inst/tdc1/genblk2[26].del/out_INST_0/O
                         net (fo=2, routed)           0.415    39.086    design_1_i/top_0/inst/tdc1/genblk2[27].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    39.210 r  design_1_i/top_0/inst/tdc1/genblk2[27].del/out_INST_0/O
                         net (fo=2, routed)           0.276    39.485    design_1_i/top_0/inst/tdc1/genblk2[28].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    39.609 r  design_1_i/top_0/inst/tdc1/genblk2[28].del/out_INST_0/O
                         net (fo=2, routed)           0.297    39.906    design_1_i/top_0/inst/tdc1/genblk2[29].del/in1
    SLICE_X15Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.030 r  design_1_i/top_0/inst/tdc1/genblk2[29].del/out_INST_0/O
                         net (fo=2, routed)           0.291    40.321    design_1_i/top_0/inst/tdc1/genblk2[30].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.445 r  design_1_i/top_0/inst/tdc1/genblk2[30].del/out_INST_0/O
                         net (fo=2, routed)           0.441    40.887    design_1_i/top_0/inst/tdc1/genblk2[31].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.011 r  design_1_i/top_0/inst/tdc1/genblk2[31].del/out_INST_0/O
                         net (fo=2, routed)           0.275    41.286    design_1_i/top_0/inst/tdc1/genblk2[32].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.410 r  design_1_i/top_0/inst/tdc1/genblk2[32].del/out_INST_0/O
                         net (fo=2, routed)           0.308    41.718    design_1_i/top_0/inst/tdc1/genblk2[33].del/in1
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124    41.842 r  design_1_i/top_0/inst/tdc1/genblk2[33].del/out_INST_0/O
                         net (fo=2, routed)           0.264    42.106    design_1_i/top_0/inst/tdc1/genblk2[34].del/in1
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124    42.230 r  design_1_i/top_0/inst/tdc1/genblk2[34].del/out_INST_0/O
                         net (fo=2, routed)           0.314    42.544    design_1_i/top_0/inst/tdc1/genblk2[35].del/in1
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124    42.668 r  design_1_i/top_0/inst/tdc1/genblk2[35].del/out_INST_0/O
                         net (fo=2, routed)           0.264    42.933    design_1_i/top_0/inst/tdc1/genblk2[36].del/in1
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.057 r  design_1_i/top_0/inst/tdc1/genblk2[36].del/out_INST_0/O
                         net (fo=2, routed)           0.422    43.479    design_1_i/top_0/inst/tdc1/genblk2[37].del/in1
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.603 r  design_1_i/top_0/inst/tdc1/genblk2[37].del/out_INST_0/O
                         net (fo=2, routed)           0.176    43.778    design_1_i/top_0/inst/tdc1/genblk2[38].del/in1
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.902 r  design_1_i/top_0/inst/tdc1/genblk2[38].del/out_INST_0/O
                         net (fo=2, routed)           0.436    44.338    design_1_i/top_0/inst/tdc1/genblk2[39].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    44.462 r  design_1_i/top_0/inst/tdc1/genblk2[39].del/out_INST_0/O
                         net (fo=2, routed)           0.276    44.738    design_1_i/top_0/inst/tdc1/genblk2[40].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    44.862 r  design_1_i/top_0/inst/tdc1/genblk2[40].del/out_INST_0/O
                         net (fo=2, routed)           0.438    45.300    design_1_i/top_0/inst/tdc1/genblk2[41].del/in1
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.124    45.424 r  design_1_i/top_0/inst/tdc1/genblk2[41].del/out_INST_0/O
                         net (fo=2, routed)           0.416    45.840    design_1_i/top_0/inst/tdc1/genblk2[42].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.964 r  design_1_i/top_0/inst/tdc1/genblk2[42].del/out_INST_0/O
                         net (fo=2, routed)           0.275    46.239    design_1_i/top_0/inst/tdc1/genblk2[43].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.363 r  design_1_i/top_0/inst/tdc1/genblk2[43].del/out_INST_0/O
                         net (fo=2, routed)           0.167    46.529    design_1_i/top_0/inst/tdc1/genblk2[44].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.653 r  design_1_i/top_0/inst/tdc1/genblk2[44].del/out_INST_0/O
                         net (fo=2, routed)           0.264    46.918    design_1_i/top_0/inst/tdc1/genblk2[45].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    47.042 r  design_1_i/top_0/inst/tdc1/genblk2[45].del/out_INST_0/O
                         net (fo=2, routed)           0.302    47.344    design_1_i/top_0/inst/tdc1/genblk2[46].del/in1
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.124    47.468 r  design_1_i/top_0/inst/tdc1/genblk2[46].del/out_INST_0/O
                         net (fo=2, routed)           0.276    47.744    design_1_i/top_0/inst/tdc1/genblk2[47].del/in1
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.124    47.868 r  design_1_i/top_0/inst/tdc1/genblk2[47].del/out_INST_0/O
                         net (fo=2, routed)           0.438    48.306    design_1_i/top_0/inst/tdc1/genblk2[48].del/in1
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124    48.430 r  design_1_i/top_0/inst/tdc1/genblk2[48].del/out_INST_0/O
                         net (fo=2, routed)           0.355    48.785    design_1_i/top_0/inst/tdc1/genblk2[49].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    48.909 r  design_1_i/top_0/inst/tdc1/genblk2[49].del/out_INST_0/O
                         net (fo=2, routed)           0.264    49.173    design_1_i/top_0/inst/tdc1/genblk2[50].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    49.297 r  design_1_i/top_0/inst/tdc1/genblk2[50].del/out_INST_0/O
                         net (fo=2, routed)           0.333    49.630    design_1_i/top_0/inst/tdc1/genblk2[51].del/in1
    SLICE_X10Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.754 r  design_1_i/top_0/inst/tdc1/genblk2[51].del/out_INST_0/O
                         net (fo=2, routed)           0.440    50.195    design_1_i/top_0/inst/tdc1/genblk2[52].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    50.319 r  design_1_i/top_0/inst/tdc1/genblk2[52].del/out_INST_0/O
                         net (fo=2, routed)           0.263    50.582    design_1_i/top_0/inst/tdc1/genblk2[53].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    50.706 r  design_1_i/top_0/inst/tdc1/genblk2[53].del/out_INST_0/O
                         net (fo=2, routed)           0.311    51.017    design_1_i/top_0/inst/tdc1/genblk2[54].del/in1
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.141 r  design_1_i/top_0/inst/tdc1/genblk2[54].del/out_INST_0/O
                         net (fo=2, routed)           0.436    51.577    design_1_i/top_0/inst/tdc1/genblk2[55].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    51.701 r  design_1_i/top_0/inst/tdc1/genblk2[55].del/out_INST_0/O
                         net (fo=2, routed)           0.286    51.987    design_1_i/top_0/inst/tdc1/genblk2[56].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    52.111 r  design_1_i/top_0/inst/tdc1/genblk2[56].del/out_INST_0/O
                         net (fo=2, routed)           0.171    52.282    design_1_i/top_0/inst/tdc1/genblk2[57].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    52.406 r  design_1_i/top_0/inst/tdc1/genblk2[57].del/out_INST_0/O
                         net (fo=2, routed)           0.390    52.796    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X8Y44          LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        1.580     2.759    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X8Y44          LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.759    
                         clock uncertainty           -0.154     2.605    
                         time borrowed                4.976     7.581    
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                         -52.796    
  -------------------------------------------------------------------
                         slack                                -45.215    

Slack (VIOLATED) :        -44.421ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        52.111ns  (logic 14.857ns (28.510%)  route 37.254ns (71.490%))
  Logic Levels:           120  (BUFG=1 LUT1=63 LUT2=56)
  Clock Path Skew:        2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.085ns
    Computed max time borrow:         5.085ns
    Time borrowed from endpoint:      5.085ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.931ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        2.246     3.540    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.664 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     3.962    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.086 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.288     4.375    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.499 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     4.762    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.886 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.037    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.161 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.409     5.570    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X19Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.694 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.843    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X19Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.967 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     6.261    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.385 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.162     6.547    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.671 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     6.842    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.966 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.340     7.306    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.430 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     7.579    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.703 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.416     8.119    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.243 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.394    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.518 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.283     8.801    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.925 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     9.074    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.198 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.324     9.523    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.647 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.808    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.932 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.283    10.215    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.339 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.490    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.614 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    10.917    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.041 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.203    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.327 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.312    11.639    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.763 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.317    12.080    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X15Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.204 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.353    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X15Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.477 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    12.770    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.894 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.149    13.043    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.167 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.321    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.445 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.732    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.856 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    14.151    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.275 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.436    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.560 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    14.842    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.966 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.117    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.241 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.428    15.669    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.793 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.947    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.071 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    16.366    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.490 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.651    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.775 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.057    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.181 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.477    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.601 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.755    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.879 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.284    18.163    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.287 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.585    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.709 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.005    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.129 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    19.290    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.414 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.165    19.579    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.703 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    20.042    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.166 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.295    20.461    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.585 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    20.897    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.021 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    21.324    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.448 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.741    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.865 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.283    22.148    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    22.272 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.424    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    22.548 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.839    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.963 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.114    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.238 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.291    23.529    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    23.653 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.805    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    23.929 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.082    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.206 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    24.518    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    24.642 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.934    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    25.058 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    25.353    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.477 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.294    25.771    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.895 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    26.194    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.318 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.472    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.596 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.496    27.091    design_1_i/top_0/inst/tdc1/genblk2[1].del/in1
    SLICE_X17Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.215 r  design_1_i/top_0/inst/tdc1/genblk2[1].del/out_INST_0/O
                         net (fo=2, routed)           0.422    27.637    design_1_i/top_0/inst/tdc1/genblk2[2].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    27.761 r  design_1_i/top_0/inst/tdc1/genblk2[2].del/out_INST_0/O
                         net (fo=2, routed)           0.434    28.195    design_1_i/top_0/inst/tdc1/genblk2[3].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    28.319 r  design_1_i/top_0/inst/tdc1/genblk2[3].del/out_INST_0/O
                         net (fo=2, routed)           0.299    28.618    design_1_i/top_0/inst/tdc1/genblk2[4].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    28.742 r  design_1_i/top_0/inst/tdc1/genblk2[4].del/out_INST_0/O
                         net (fo=2, routed)           0.432    29.174    design_1_i/top_0/inst/tdc1/genblk2[5].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    29.298 r  design_1_i/top_0/inst/tdc1/genblk2[5].del/out_INST_0/O
                         net (fo=2, routed)           0.296    29.594    design_1_i/top_0/inst/tdc1/genblk2[6].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    29.718 r  design_1_i/top_0/inst/tdc1/genblk2[6].del/out_INST_0/O
                         net (fo=2, routed)           0.406    30.124    design_1_i/top_0/inst/tdc1/genblk2[7].del/in1
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.124    30.248 r  design_1_i/top_0/inst/tdc1/genblk2[7].del/out_INST_0/O
                         net (fo=2, routed)           0.415    30.663    design_1_i/top_0/inst/tdc1/genblk2[8].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    30.787 r  design_1_i/top_0/inst/tdc1/genblk2[8].del/out_INST_0/O
                         net (fo=2, routed)           0.275    31.062    design_1_i/top_0/inst/tdc1/genblk2[9].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.186 r  design_1_i/top_0/inst/tdc1/genblk2[9].del/out_INST_0/O
                         net (fo=2, routed)           0.167    31.352    design_1_i/top_0/inst/tdc1/genblk2[10].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.476 r  design_1_i/top_0/inst/tdc1/genblk2[10].del/out_INST_0/O
                         net (fo=2, routed)           0.274    31.751    design_1_i/top_0/inst/tdc1/genblk2[11].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.875 r  design_1_i/top_0/inst/tdc1/genblk2[11].del/out_INST_0/O
                         net (fo=2, routed)           0.448    32.322    design_1_i/top_0/inst/tdc1/genblk2[12].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.446 r  design_1_i/top_0/inst/tdc1/genblk2[12].del/out_INST_0/O
                         net (fo=2, routed)           0.309    32.755    design_1_i/top_0/inst/tdc1/genblk2[13].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.879 r  design_1_i/top_0/inst/tdc1/genblk2[13].del/out_INST_0/O
                         net (fo=2, routed)           0.310    33.189    design_1_i/top_0/inst/tdc1/genblk2[14].del/in1
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.124    33.313 r  design_1_i/top_0/inst/tdc1/genblk2[14].del/out_INST_0/O
                         net (fo=2, routed)           0.414    33.727    design_1_i/top_0/inst/tdc1/genblk2[15].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    33.851 r  design_1_i/top_0/inst/tdc1/genblk2[15].del/out_INST_0/O
                         net (fo=2, routed)           0.276    34.127    design_1_i/top_0/inst/tdc1/genblk2[16].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    34.251 r  design_1_i/top_0/inst/tdc1/genblk2[16].del/out_INST_0/O
                         net (fo=2, routed)           0.418    34.669    design_1_i/top_0/inst/tdc1/genblk2[17].del/in1
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.124    34.793 r  design_1_i/top_0/inst/tdc1/genblk2[17].del/out_INST_0/O
                         net (fo=2, routed)           0.299    35.091    design_1_i/top_0/inst/tdc1/genblk2[18].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.215 r  design_1_i/top_0/inst/tdc1/genblk2[18].del/out_INST_0/O
                         net (fo=2, routed)           0.275    35.490    design_1_i/top_0/inst/tdc1/genblk2[19].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.614 r  design_1_i/top_0/inst/tdc1/genblk2[19].del/out_INST_0/O
                         net (fo=2, routed)           0.442    36.057    design_1_i/top_0/inst/tdc1/genblk2[20].del/in1
    SLICE_X14Y41         LUT2 (Prop_lut2_I0_O)        0.124    36.181 r  design_1_i/top_0/inst/tdc1/genblk2[20].del/out_INST_0/O
                         net (fo=2, routed)           0.306    36.486    design_1_i/top_0/inst/tdc1/genblk2[21].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    36.610 r  design_1_i/top_0/inst/tdc1/genblk2[21].del/out_INST_0/O
                         net (fo=2, routed)           0.274    36.885    design_1_i/top_0/inst/tdc1/genblk2[22].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.009 r  design_1_i/top_0/inst/tdc1/genblk2[22].del/out_INST_0/O
                         net (fo=2, routed)           0.307    37.316    design_1_i/top_0/inst/tdc1/genblk2[23].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    37.440 r  design_1_i/top_0/inst/tdc1/genblk2[23].del/out_INST_0/O
                         net (fo=2, routed)           0.300    37.740    design_1_i/top_0/inst/tdc1/genblk2[24].del/in1
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124    37.864 r  design_1_i/top_0/inst/tdc1/genblk2[24].del/out_INST_0/O
                         net (fo=2, routed)           0.264    38.128    design_1_i/top_0/inst/tdc1/genblk2[25].del/in1
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124    38.252 r  design_1_i/top_0/inst/tdc1/genblk2[25].del/out_INST_0/O
                         net (fo=2, routed)           0.295    38.547    design_1_i/top_0/inst/tdc1/genblk2[26].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    38.671 r  design_1_i/top_0/inst/tdc1/genblk2[26].del/out_INST_0/O
                         net (fo=2, routed)           0.415    39.086    design_1_i/top_0/inst/tdc1/genblk2[27].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    39.210 r  design_1_i/top_0/inst/tdc1/genblk2[27].del/out_INST_0/O
                         net (fo=2, routed)           0.276    39.485    design_1_i/top_0/inst/tdc1/genblk2[28].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    39.609 r  design_1_i/top_0/inst/tdc1/genblk2[28].del/out_INST_0/O
                         net (fo=2, routed)           0.297    39.906    design_1_i/top_0/inst/tdc1/genblk2[29].del/in1
    SLICE_X15Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.030 r  design_1_i/top_0/inst/tdc1/genblk2[29].del/out_INST_0/O
                         net (fo=2, routed)           0.291    40.321    design_1_i/top_0/inst/tdc1/genblk2[30].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.445 r  design_1_i/top_0/inst/tdc1/genblk2[30].del/out_INST_0/O
                         net (fo=2, routed)           0.441    40.887    design_1_i/top_0/inst/tdc1/genblk2[31].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.011 r  design_1_i/top_0/inst/tdc1/genblk2[31].del/out_INST_0/O
                         net (fo=2, routed)           0.275    41.286    design_1_i/top_0/inst/tdc1/genblk2[32].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.410 r  design_1_i/top_0/inst/tdc1/genblk2[32].del/out_INST_0/O
                         net (fo=2, routed)           0.308    41.718    design_1_i/top_0/inst/tdc1/genblk2[33].del/in1
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124    41.842 r  design_1_i/top_0/inst/tdc1/genblk2[33].del/out_INST_0/O
                         net (fo=2, routed)           0.264    42.106    design_1_i/top_0/inst/tdc1/genblk2[34].del/in1
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124    42.230 r  design_1_i/top_0/inst/tdc1/genblk2[34].del/out_INST_0/O
                         net (fo=2, routed)           0.314    42.544    design_1_i/top_0/inst/tdc1/genblk2[35].del/in1
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124    42.668 r  design_1_i/top_0/inst/tdc1/genblk2[35].del/out_INST_0/O
                         net (fo=2, routed)           0.264    42.933    design_1_i/top_0/inst/tdc1/genblk2[36].del/in1
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.057 r  design_1_i/top_0/inst/tdc1/genblk2[36].del/out_INST_0/O
                         net (fo=2, routed)           0.422    43.479    design_1_i/top_0/inst/tdc1/genblk2[37].del/in1
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.603 r  design_1_i/top_0/inst/tdc1/genblk2[37].del/out_INST_0/O
                         net (fo=2, routed)           0.176    43.778    design_1_i/top_0/inst/tdc1/genblk2[38].del/in1
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.902 r  design_1_i/top_0/inst/tdc1/genblk2[38].del/out_INST_0/O
                         net (fo=2, routed)           0.436    44.338    design_1_i/top_0/inst/tdc1/genblk2[39].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    44.462 r  design_1_i/top_0/inst/tdc1/genblk2[39].del/out_INST_0/O
                         net (fo=2, routed)           0.276    44.738    design_1_i/top_0/inst/tdc1/genblk2[40].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    44.862 r  design_1_i/top_0/inst/tdc1/genblk2[40].del/out_INST_0/O
                         net (fo=2, routed)           0.438    45.300    design_1_i/top_0/inst/tdc1/genblk2[41].del/in1
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.124    45.424 r  design_1_i/top_0/inst/tdc1/genblk2[41].del/out_INST_0/O
                         net (fo=2, routed)           0.416    45.840    design_1_i/top_0/inst/tdc1/genblk2[42].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.964 r  design_1_i/top_0/inst/tdc1/genblk2[42].del/out_INST_0/O
                         net (fo=2, routed)           0.275    46.239    design_1_i/top_0/inst/tdc1/genblk2[43].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.363 r  design_1_i/top_0/inst/tdc1/genblk2[43].del/out_INST_0/O
                         net (fo=2, routed)           0.167    46.529    design_1_i/top_0/inst/tdc1/genblk2[44].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.653 r  design_1_i/top_0/inst/tdc1/genblk2[44].del/out_INST_0/O
                         net (fo=2, routed)           0.264    46.918    design_1_i/top_0/inst/tdc1/genblk2[45].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    47.042 r  design_1_i/top_0/inst/tdc1/genblk2[45].del/out_INST_0/O
                         net (fo=2, routed)           0.302    47.344    design_1_i/top_0/inst/tdc1/genblk2[46].del/in1
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.124    47.468 r  design_1_i/top_0/inst/tdc1/genblk2[46].del/out_INST_0/O
                         net (fo=2, routed)           0.276    47.744    design_1_i/top_0/inst/tdc1/genblk2[47].del/in1
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.124    47.868 r  design_1_i/top_0/inst/tdc1/genblk2[47].del/out_INST_0/O
                         net (fo=2, routed)           0.438    48.306    design_1_i/top_0/inst/tdc1/genblk2[48].del/in1
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124    48.430 r  design_1_i/top_0/inst/tdc1/genblk2[48].del/out_INST_0/O
                         net (fo=2, routed)           0.355    48.785    design_1_i/top_0/inst/tdc1/genblk2[49].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    48.909 r  design_1_i/top_0/inst/tdc1/genblk2[49].del/out_INST_0/O
                         net (fo=2, routed)           0.264    49.173    design_1_i/top_0/inst/tdc1/genblk2[50].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    49.297 r  design_1_i/top_0/inst/tdc1/genblk2[50].del/out_INST_0/O
                         net (fo=2, routed)           0.333    49.630    design_1_i/top_0/inst/tdc1/genblk2[51].del/in1
    SLICE_X10Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.754 r  design_1_i/top_0/inst/tdc1/genblk2[51].del/out_INST_0/O
                         net (fo=2, routed)           0.440    50.195    design_1_i/top_0/inst/tdc1/genblk2[52].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    50.319 r  design_1_i/top_0/inst/tdc1/genblk2[52].del/out_INST_0/O
                         net (fo=2, routed)           0.263    50.582    design_1_i/top_0/inst/tdc1/genblk2[53].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    50.706 r  design_1_i/top_0/inst/tdc1/genblk2[53].del/out_INST_0/O
                         net (fo=2, routed)           0.311    51.017    design_1_i/top_0/inst/tdc1/genblk2[54].del/in1
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.141 r  design_1_i/top_0/inst/tdc1/genblk2[54].del/out_INST_0/O
                         net (fo=2, routed)           0.436    51.577    design_1_i/top_0/inst/tdc1/genblk2[55].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    51.701 r  design_1_i/top_0/inst/tdc1/genblk2[55].del/out_INST_0/O
                         net (fo=2, routed)           0.286    51.987    design_1_i/top_0/inst/tdc1/genblk2[56].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    52.111 r  design_1_i/top_0/inst/tdc1/genblk2[56].del/out_INST_0/O
                         net (fo=2, routed)           0.000    52.111    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X8Y44          LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        1.580     2.759    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X8Y44          LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.759    
                         clock uncertainty           -0.154     2.605    
                         time borrowed                5.085     7.690    
  -------------------------------------------------------------------
                         required time                          7.690    
                         arrival time                         -52.111    
  -------------------------------------------------------------------
                         slack                                -44.421    

Slack (VIOLATED) :        -44.068ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        51.632ns  (logic 14.609ns (28.294%)  route 37.023ns (71.706%))
  Logic Levels:           118  (BUFG=1 LUT1=63 LUT2=54)
  Clock Path Skew:        2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         4.959ns
    Time borrowed from endpoint:      4.959ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        2.246     3.540    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.664 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     3.962    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.086 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.288     4.375    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.499 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     4.762    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.886 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.037    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.161 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.409     5.570    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X19Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.694 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.843    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X19Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.967 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     6.261    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.385 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.162     6.547    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.671 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     6.842    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.966 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.340     7.306    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.430 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     7.579    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.703 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.416     8.119    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.243 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.394    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.518 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.283     8.801    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.925 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     9.074    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.198 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.324     9.523    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.647 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.808    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.932 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.283    10.215    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.339 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.490    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.614 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    10.917    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.041 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.203    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.327 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.312    11.639    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.763 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.317    12.080    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X15Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.204 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.353    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X15Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.477 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    12.770    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.894 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.149    13.043    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.167 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.321    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.445 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.732    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.856 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    14.151    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.275 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.436    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.560 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    14.842    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.966 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.117    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.241 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.428    15.669    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.793 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.947    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.071 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    16.366    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.490 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.651    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.775 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.057    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.181 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.477    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.601 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.755    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.879 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.284    18.163    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.287 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.585    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.709 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.005    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.129 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    19.290    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.414 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.165    19.579    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.703 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    20.042    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.166 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.295    20.461    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.585 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    20.897    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.021 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    21.324    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.448 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.741    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.865 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.283    22.148    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    22.272 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.424    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    22.548 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.839    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.963 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.114    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.238 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.291    23.529    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    23.653 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.805    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    23.929 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.082    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.206 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    24.518    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    24.642 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.934    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    25.058 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    25.353    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.477 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.294    25.771    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.895 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    26.194    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.318 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.472    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.596 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.496    27.091    design_1_i/top_0/inst/tdc1/genblk2[1].del/in1
    SLICE_X17Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.215 r  design_1_i/top_0/inst/tdc1/genblk2[1].del/out_INST_0/O
                         net (fo=2, routed)           0.422    27.637    design_1_i/top_0/inst/tdc1/genblk2[2].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    27.761 r  design_1_i/top_0/inst/tdc1/genblk2[2].del/out_INST_0/O
                         net (fo=2, routed)           0.434    28.195    design_1_i/top_0/inst/tdc1/genblk2[3].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    28.319 r  design_1_i/top_0/inst/tdc1/genblk2[3].del/out_INST_0/O
                         net (fo=2, routed)           0.299    28.618    design_1_i/top_0/inst/tdc1/genblk2[4].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    28.742 r  design_1_i/top_0/inst/tdc1/genblk2[4].del/out_INST_0/O
                         net (fo=2, routed)           0.432    29.174    design_1_i/top_0/inst/tdc1/genblk2[5].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    29.298 r  design_1_i/top_0/inst/tdc1/genblk2[5].del/out_INST_0/O
                         net (fo=2, routed)           0.296    29.594    design_1_i/top_0/inst/tdc1/genblk2[6].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    29.718 r  design_1_i/top_0/inst/tdc1/genblk2[6].del/out_INST_0/O
                         net (fo=2, routed)           0.406    30.124    design_1_i/top_0/inst/tdc1/genblk2[7].del/in1
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.124    30.248 r  design_1_i/top_0/inst/tdc1/genblk2[7].del/out_INST_0/O
                         net (fo=2, routed)           0.415    30.663    design_1_i/top_0/inst/tdc1/genblk2[8].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    30.787 r  design_1_i/top_0/inst/tdc1/genblk2[8].del/out_INST_0/O
                         net (fo=2, routed)           0.275    31.062    design_1_i/top_0/inst/tdc1/genblk2[9].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.186 r  design_1_i/top_0/inst/tdc1/genblk2[9].del/out_INST_0/O
                         net (fo=2, routed)           0.167    31.352    design_1_i/top_0/inst/tdc1/genblk2[10].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.476 r  design_1_i/top_0/inst/tdc1/genblk2[10].del/out_INST_0/O
                         net (fo=2, routed)           0.274    31.751    design_1_i/top_0/inst/tdc1/genblk2[11].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.875 r  design_1_i/top_0/inst/tdc1/genblk2[11].del/out_INST_0/O
                         net (fo=2, routed)           0.448    32.322    design_1_i/top_0/inst/tdc1/genblk2[12].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.446 r  design_1_i/top_0/inst/tdc1/genblk2[12].del/out_INST_0/O
                         net (fo=2, routed)           0.309    32.755    design_1_i/top_0/inst/tdc1/genblk2[13].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.879 r  design_1_i/top_0/inst/tdc1/genblk2[13].del/out_INST_0/O
                         net (fo=2, routed)           0.310    33.189    design_1_i/top_0/inst/tdc1/genblk2[14].del/in1
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.124    33.313 r  design_1_i/top_0/inst/tdc1/genblk2[14].del/out_INST_0/O
                         net (fo=2, routed)           0.414    33.727    design_1_i/top_0/inst/tdc1/genblk2[15].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    33.851 r  design_1_i/top_0/inst/tdc1/genblk2[15].del/out_INST_0/O
                         net (fo=2, routed)           0.276    34.127    design_1_i/top_0/inst/tdc1/genblk2[16].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    34.251 r  design_1_i/top_0/inst/tdc1/genblk2[16].del/out_INST_0/O
                         net (fo=2, routed)           0.418    34.669    design_1_i/top_0/inst/tdc1/genblk2[17].del/in1
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.124    34.793 r  design_1_i/top_0/inst/tdc1/genblk2[17].del/out_INST_0/O
                         net (fo=2, routed)           0.299    35.091    design_1_i/top_0/inst/tdc1/genblk2[18].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.215 r  design_1_i/top_0/inst/tdc1/genblk2[18].del/out_INST_0/O
                         net (fo=2, routed)           0.275    35.490    design_1_i/top_0/inst/tdc1/genblk2[19].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.614 r  design_1_i/top_0/inst/tdc1/genblk2[19].del/out_INST_0/O
                         net (fo=2, routed)           0.442    36.057    design_1_i/top_0/inst/tdc1/genblk2[20].del/in1
    SLICE_X14Y41         LUT2 (Prop_lut2_I0_O)        0.124    36.181 r  design_1_i/top_0/inst/tdc1/genblk2[20].del/out_INST_0/O
                         net (fo=2, routed)           0.306    36.486    design_1_i/top_0/inst/tdc1/genblk2[21].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    36.610 r  design_1_i/top_0/inst/tdc1/genblk2[21].del/out_INST_0/O
                         net (fo=2, routed)           0.274    36.885    design_1_i/top_0/inst/tdc1/genblk2[22].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.009 r  design_1_i/top_0/inst/tdc1/genblk2[22].del/out_INST_0/O
                         net (fo=2, routed)           0.307    37.316    design_1_i/top_0/inst/tdc1/genblk2[23].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    37.440 r  design_1_i/top_0/inst/tdc1/genblk2[23].del/out_INST_0/O
                         net (fo=2, routed)           0.300    37.740    design_1_i/top_0/inst/tdc1/genblk2[24].del/in1
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124    37.864 r  design_1_i/top_0/inst/tdc1/genblk2[24].del/out_INST_0/O
                         net (fo=2, routed)           0.264    38.128    design_1_i/top_0/inst/tdc1/genblk2[25].del/in1
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124    38.252 r  design_1_i/top_0/inst/tdc1/genblk2[25].del/out_INST_0/O
                         net (fo=2, routed)           0.295    38.547    design_1_i/top_0/inst/tdc1/genblk2[26].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    38.671 r  design_1_i/top_0/inst/tdc1/genblk2[26].del/out_INST_0/O
                         net (fo=2, routed)           0.415    39.086    design_1_i/top_0/inst/tdc1/genblk2[27].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    39.210 r  design_1_i/top_0/inst/tdc1/genblk2[27].del/out_INST_0/O
                         net (fo=2, routed)           0.276    39.485    design_1_i/top_0/inst/tdc1/genblk2[28].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    39.609 r  design_1_i/top_0/inst/tdc1/genblk2[28].del/out_INST_0/O
                         net (fo=2, routed)           0.297    39.906    design_1_i/top_0/inst/tdc1/genblk2[29].del/in1
    SLICE_X15Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.030 r  design_1_i/top_0/inst/tdc1/genblk2[29].del/out_INST_0/O
                         net (fo=2, routed)           0.291    40.321    design_1_i/top_0/inst/tdc1/genblk2[30].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.445 r  design_1_i/top_0/inst/tdc1/genblk2[30].del/out_INST_0/O
                         net (fo=2, routed)           0.441    40.887    design_1_i/top_0/inst/tdc1/genblk2[31].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.011 r  design_1_i/top_0/inst/tdc1/genblk2[31].del/out_INST_0/O
                         net (fo=2, routed)           0.275    41.286    design_1_i/top_0/inst/tdc1/genblk2[32].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.410 r  design_1_i/top_0/inst/tdc1/genblk2[32].del/out_INST_0/O
                         net (fo=2, routed)           0.308    41.718    design_1_i/top_0/inst/tdc1/genblk2[33].del/in1
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124    41.842 r  design_1_i/top_0/inst/tdc1/genblk2[33].del/out_INST_0/O
                         net (fo=2, routed)           0.264    42.106    design_1_i/top_0/inst/tdc1/genblk2[34].del/in1
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124    42.230 r  design_1_i/top_0/inst/tdc1/genblk2[34].del/out_INST_0/O
                         net (fo=2, routed)           0.314    42.544    design_1_i/top_0/inst/tdc1/genblk2[35].del/in1
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124    42.668 r  design_1_i/top_0/inst/tdc1/genblk2[35].del/out_INST_0/O
                         net (fo=2, routed)           0.264    42.933    design_1_i/top_0/inst/tdc1/genblk2[36].del/in1
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.057 r  design_1_i/top_0/inst/tdc1/genblk2[36].del/out_INST_0/O
                         net (fo=2, routed)           0.422    43.479    design_1_i/top_0/inst/tdc1/genblk2[37].del/in1
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.603 r  design_1_i/top_0/inst/tdc1/genblk2[37].del/out_INST_0/O
                         net (fo=2, routed)           0.176    43.778    design_1_i/top_0/inst/tdc1/genblk2[38].del/in1
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.902 r  design_1_i/top_0/inst/tdc1/genblk2[38].del/out_INST_0/O
                         net (fo=2, routed)           0.436    44.338    design_1_i/top_0/inst/tdc1/genblk2[39].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    44.462 r  design_1_i/top_0/inst/tdc1/genblk2[39].del/out_INST_0/O
                         net (fo=2, routed)           0.276    44.738    design_1_i/top_0/inst/tdc1/genblk2[40].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    44.862 r  design_1_i/top_0/inst/tdc1/genblk2[40].del/out_INST_0/O
                         net (fo=2, routed)           0.438    45.300    design_1_i/top_0/inst/tdc1/genblk2[41].del/in1
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.124    45.424 r  design_1_i/top_0/inst/tdc1/genblk2[41].del/out_INST_0/O
                         net (fo=2, routed)           0.416    45.840    design_1_i/top_0/inst/tdc1/genblk2[42].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.964 r  design_1_i/top_0/inst/tdc1/genblk2[42].del/out_INST_0/O
                         net (fo=2, routed)           0.275    46.239    design_1_i/top_0/inst/tdc1/genblk2[43].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.363 r  design_1_i/top_0/inst/tdc1/genblk2[43].del/out_INST_0/O
                         net (fo=2, routed)           0.167    46.529    design_1_i/top_0/inst/tdc1/genblk2[44].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.653 r  design_1_i/top_0/inst/tdc1/genblk2[44].del/out_INST_0/O
                         net (fo=2, routed)           0.264    46.918    design_1_i/top_0/inst/tdc1/genblk2[45].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    47.042 r  design_1_i/top_0/inst/tdc1/genblk2[45].del/out_INST_0/O
                         net (fo=2, routed)           0.302    47.344    design_1_i/top_0/inst/tdc1/genblk2[46].del/in1
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.124    47.468 r  design_1_i/top_0/inst/tdc1/genblk2[46].del/out_INST_0/O
                         net (fo=2, routed)           0.276    47.744    design_1_i/top_0/inst/tdc1/genblk2[47].del/in1
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.124    47.868 r  design_1_i/top_0/inst/tdc1/genblk2[47].del/out_INST_0/O
                         net (fo=2, routed)           0.438    48.306    design_1_i/top_0/inst/tdc1/genblk2[48].del/in1
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124    48.430 r  design_1_i/top_0/inst/tdc1/genblk2[48].del/out_INST_0/O
                         net (fo=2, routed)           0.355    48.785    design_1_i/top_0/inst/tdc1/genblk2[49].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    48.909 r  design_1_i/top_0/inst/tdc1/genblk2[49].del/out_INST_0/O
                         net (fo=2, routed)           0.264    49.173    design_1_i/top_0/inst/tdc1/genblk2[50].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    49.297 r  design_1_i/top_0/inst/tdc1/genblk2[50].del/out_INST_0/O
                         net (fo=2, routed)           0.333    49.630    design_1_i/top_0/inst/tdc1/genblk2[51].del/in1
    SLICE_X10Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.754 r  design_1_i/top_0/inst/tdc1/genblk2[51].del/out_INST_0/O
                         net (fo=2, routed)           0.440    50.195    design_1_i/top_0/inst/tdc1/genblk2[52].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    50.319 r  design_1_i/top_0/inst/tdc1/genblk2[52].del/out_INST_0/O
                         net (fo=2, routed)           0.263    50.582    design_1_i/top_0/inst/tdc1/genblk2[53].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    50.706 r  design_1_i/top_0/inst/tdc1/genblk2[53].del/out_INST_0/O
                         net (fo=2, routed)           0.311    51.017    design_1_i/top_0/inst/tdc1/genblk2[54].del/in1
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.141 r  design_1_i/top_0/inst/tdc1/genblk2[54].del/out_INST_0/O
                         net (fo=2, routed)           0.491    51.632    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X8Y43          LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        1.580     2.759    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X8Y43          LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.759    
                         clock uncertainty           -0.154     2.605    
                         time borrowed                4.959     7.564    
  -------------------------------------------------------------------
                         required time                          7.564    
                         arrival time                         -51.632    
  -------------------------------------------------------------------
                         slack                                -44.068    

Slack (VIOLATED) :        -44.014ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        51.701ns  (logic 14.733ns (28.497%)  route 36.967ns (71.503%))
  Logic Levels:           119  (BUFG=1 LUT1=63 LUT2=55)
  Clock Path Skew:        2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         5.081ns
    Time borrowed from endpoint:      5.081ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.927ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        2.246     3.540    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.664 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298     3.962    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.086 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.288     4.375    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.499 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     4.762    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.886 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.151     5.037    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X17Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.161 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.409     5.570    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X19Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.694 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.843    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X19Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.967 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294     6.261    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.385 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.162     6.547    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.671 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171     6.842    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X16Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.966 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.340     7.306    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.430 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     7.579    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.703 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.416     8.119    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.243 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     8.394    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X13Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.518 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.283     8.801    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     8.925 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149     9.074    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X15Y47         LUT1 (Prop_lut1_I0_O)        0.124     9.198 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.324     9.523    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.647 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.808    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     9.932 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.283    10.215    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.339 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    10.490    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.614 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.303    10.917    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.041 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    11.203    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.327 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.312    11.639    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    11.763 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.317    12.080    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X15Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.204 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.149    12.353    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X15Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.477 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    12.770    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    12.894 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.149    13.043    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.167 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    13.321    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X15Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.445 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.732    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.856 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    14.151    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.275 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.161    14.436    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X14Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.560 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    14.842    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    14.966 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.151    15.117    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X13Y44         LUT1 (Prop_lut1_I0_O)        0.124    15.241 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.428    15.669    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    15.793 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    15.947    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.071 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    16.366    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.490 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.161    16.651    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.124    16.775 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    17.057    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X13Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.181 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.296    17.477    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.601 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.755    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    17.879 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.284    18.163    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.287 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    18.585    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    18.709 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.296    19.005    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.129 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    19.290    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.414 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.165    19.579    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X18Y45         LUT1 (Prop_lut1_I0_O)        0.124    19.703 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.339    20.042    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X19Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.166 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.295    20.461    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.585 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    20.897    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    21.021 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    21.324    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X18Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.448 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    21.741    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.865 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.283    22.148    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    22.272 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.424    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X19Y44         LUT1 (Prop_lut1_I0_O)        0.124    22.548 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.839    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    22.963 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.114    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    23.238 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.291    23.529    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    23.653 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.805    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    23.929 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    24.082    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X17Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.206 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312    24.518    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X16Y45         LUT1 (Prop_lut1_I0_O)        0.124    24.642 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.291    24.934    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.124    25.058 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    25.353    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X17Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.477 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.294    25.771    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X18Y43         LUT1 (Prop_lut1_I0_O)        0.124    25.895 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    26.194    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.318 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.472    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X17Y42         LUT1 (Prop_lut1_I0_O)        0.124    26.596 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.496    27.091    design_1_i/top_0/inst/tdc1/genblk2[1].del/in1
    SLICE_X17Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.215 r  design_1_i/top_0/inst/tdc1/genblk2[1].del/out_INST_0/O
                         net (fo=2, routed)           0.422    27.637    design_1_i/top_0/inst/tdc1/genblk2[2].del/in1
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124    27.761 r  design_1_i/top_0/inst/tdc1/genblk2[2].del/out_INST_0/O
                         net (fo=2, routed)           0.434    28.195    design_1_i/top_0/inst/tdc1/genblk2[3].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    28.319 r  design_1_i/top_0/inst/tdc1/genblk2[3].del/out_INST_0/O
                         net (fo=2, routed)           0.299    28.618    design_1_i/top_0/inst/tdc1/genblk2[4].del/in1
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.124    28.742 r  design_1_i/top_0/inst/tdc1/genblk2[4].del/out_INST_0/O
                         net (fo=2, routed)           0.432    29.174    design_1_i/top_0/inst/tdc1/genblk2[5].del/in1
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.124    29.298 r  design_1_i/top_0/inst/tdc1/genblk2[5].del/out_INST_0/O
                         net (fo=2, routed)           0.296    29.594    design_1_i/top_0/inst/tdc1/genblk2[6].del/in1
    SLICE_X17Y44         LUT2 (Prop_lut2_I0_O)        0.124    29.718 r  design_1_i/top_0/inst/tdc1/genblk2[6].del/out_INST_0/O
                         net (fo=2, routed)           0.406    30.124    design_1_i/top_0/inst/tdc1/genblk2[7].del/in1
    SLICE_X19Y43         LUT2 (Prop_lut2_I0_O)        0.124    30.248 r  design_1_i/top_0/inst/tdc1/genblk2[7].del/out_INST_0/O
                         net (fo=2, routed)           0.415    30.663    design_1_i/top_0/inst/tdc1/genblk2[8].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    30.787 r  design_1_i/top_0/inst/tdc1/genblk2[8].del/out_INST_0/O
                         net (fo=2, routed)           0.275    31.062    design_1_i/top_0/inst/tdc1/genblk2[9].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.186 r  design_1_i/top_0/inst/tdc1/genblk2[9].del/out_INST_0/O
                         net (fo=2, routed)           0.167    31.352    design_1_i/top_0/inst/tdc1/genblk2[10].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.476 r  design_1_i/top_0/inst/tdc1/genblk2[10].del/out_INST_0/O
                         net (fo=2, routed)           0.274    31.751    design_1_i/top_0/inst/tdc1/genblk2[11].del/in1
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.875 r  design_1_i/top_0/inst/tdc1/genblk2[11].del/out_INST_0/O
                         net (fo=2, routed)           0.448    32.322    design_1_i/top_0/inst/tdc1/genblk2[12].del/in1
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.446 r  design_1_i/top_0/inst/tdc1/genblk2[12].del/out_INST_0/O
                         net (fo=2, routed)           0.309    32.755    design_1_i/top_0/inst/tdc1/genblk2[13].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.879 r  design_1_i/top_0/inst/tdc1/genblk2[13].del/out_INST_0/O
                         net (fo=2, routed)           0.310    33.189    design_1_i/top_0/inst/tdc1/genblk2[14].del/in1
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.124    33.313 r  design_1_i/top_0/inst/tdc1/genblk2[14].del/out_INST_0/O
                         net (fo=2, routed)           0.414    33.727    design_1_i/top_0/inst/tdc1/genblk2[15].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    33.851 r  design_1_i/top_0/inst/tdc1/genblk2[15].del/out_INST_0/O
                         net (fo=2, routed)           0.276    34.127    design_1_i/top_0/inst/tdc1/genblk2[16].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    34.251 r  design_1_i/top_0/inst/tdc1/genblk2[16].del/out_INST_0/O
                         net (fo=2, routed)           0.418    34.669    design_1_i/top_0/inst/tdc1/genblk2[17].del/in1
    SLICE_X13Y42         LUT2 (Prop_lut2_I0_O)        0.124    34.793 r  design_1_i/top_0/inst/tdc1/genblk2[17].del/out_INST_0/O
                         net (fo=2, routed)           0.299    35.091    design_1_i/top_0/inst/tdc1/genblk2[18].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.215 r  design_1_i/top_0/inst/tdc1/genblk2[18].del/out_INST_0/O
                         net (fo=2, routed)           0.275    35.490    design_1_i/top_0/inst/tdc1/genblk2[19].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.614 r  design_1_i/top_0/inst/tdc1/genblk2[19].del/out_INST_0/O
                         net (fo=2, routed)           0.442    36.057    design_1_i/top_0/inst/tdc1/genblk2[20].del/in1
    SLICE_X14Y41         LUT2 (Prop_lut2_I0_O)        0.124    36.181 r  design_1_i/top_0/inst/tdc1/genblk2[20].del/out_INST_0/O
                         net (fo=2, routed)           0.306    36.486    design_1_i/top_0/inst/tdc1/genblk2[21].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    36.610 r  design_1_i/top_0/inst/tdc1/genblk2[21].del/out_INST_0/O
                         net (fo=2, routed)           0.274    36.885    design_1_i/top_0/inst/tdc1/genblk2[22].del/in1
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.009 r  design_1_i/top_0/inst/tdc1/genblk2[22].del/out_INST_0/O
                         net (fo=2, routed)           0.307    37.316    design_1_i/top_0/inst/tdc1/genblk2[23].del/in1
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124    37.440 r  design_1_i/top_0/inst/tdc1/genblk2[23].del/out_INST_0/O
                         net (fo=2, routed)           0.300    37.740    design_1_i/top_0/inst/tdc1/genblk2[24].del/in1
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124    37.864 r  design_1_i/top_0/inst/tdc1/genblk2[24].del/out_INST_0/O
                         net (fo=2, routed)           0.264    38.128    design_1_i/top_0/inst/tdc1/genblk2[25].del/in1
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124    38.252 r  design_1_i/top_0/inst/tdc1/genblk2[25].del/out_INST_0/O
                         net (fo=2, routed)           0.295    38.547    design_1_i/top_0/inst/tdc1/genblk2[26].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    38.671 r  design_1_i/top_0/inst/tdc1/genblk2[26].del/out_INST_0/O
                         net (fo=2, routed)           0.415    39.086    design_1_i/top_0/inst/tdc1/genblk2[27].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    39.210 r  design_1_i/top_0/inst/tdc1/genblk2[27].del/out_INST_0/O
                         net (fo=2, routed)           0.276    39.485    design_1_i/top_0/inst/tdc1/genblk2[28].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    39.609 r  design_1_i/top_0/inst/tdc1/genblk2[28].del/out_INST_0/O
                         net (fo=2, routed)           0.297    39.906    design_1_i/top_0/inst/tdc1/genblk2[29].del/in1
    SLICE_X15Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.030 r  design_1_i/top_0/inst/tdc1/genblk2[29].del/out_INST_0/O
                         net (fo=2, routed)           0.291    40.321    design_1_i/top_0/inst/tdc1/genblk2[30].del/in1
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.124    40.445 r  design_1_i/top_0/inst/tdc1/genblk2[30].del/out_INST_0/O
                         net (fo=2, routed)           0.441    40.887    design_1_i/top_0/inst/tdc1/genblk2[31].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.011 r  design_1_i/top_0/inst/tdc1/genblk2[31].del/out_INST_0/O
                         net (fo=2, routed)           0.275    41.286    design_1_i/top_0/inst/tdc1/genblk2[32].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    41.410 r  design_1_i/top_0/inst/tdc1/genblk2[32].del/out_INST_0/O
                         net (fo=2, routed)           0.308    41.718    design_1_i/top_0/inst/tdc1/genblk2[33].del/in1
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124    41.842 r  design_1_i/top_0/inst/tdc1/genblk2[33].del/out_INST_0/O
                         net (fo=2, routed)           0.264    42.106    design_1_i/top_0/inst/tdc1/genblk2[34].del/in1
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124    42.230 r  design_1_i/top_0/inst/tdc1/genblk2[34].del/out_INST_0/O
                         net (fo=2, routed)           0.314    42.544    design_1_i/top_0/inst/tdc1/genblk2[35].del/in1
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124    42.668 r  design_1_i/top_0/inst/tdc1/genblk2[35].del/out_INST_0/O
                         net (fo=2, routed)           0.264    42.933    design_1_i/top_0/inst/tdc1/genblk2[36].del/in1
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.057 r  design_1_i/top_0/inst/tdc1/genblk2[36].del/out_INST_0/O
                         net (fo=2, routed)           0.422    43.479    design_1_i/top_0/inst/tdc1/genblk2[37].del/in1
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.603 r  design_1_i/top_0/inst/tdc1/genblk2[37].del/out_INST_0/O
                         net (fo=2, routed)           0.176    43.778    design_1_i/top_0/inst/tdc1/genblk2[38].del/in1
    SLICE_X8Y41          LUT2 (Prop_lut2_I0_O)        0.124    43.902 r  design_1_i/top_0/inst/tdc1/genblk2[38].del/out_INST_0/O
                         net (fo=2, routed)           0.436    44.338    design_1_i/top_0/inst/tdc1/genblk2[39].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    44.462 r  design_1_i/top_0/inst/tdc1/genblk2[39].del/out_INST_0/O
                         net (fo=2, routed)           0.276    44.738    design_1_i/top_0/inst/tdc1/genblk2[40].del/in1
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    44.862 r  design_1_i/top_0/inst/tdc1/genblk2[40].del/out_INST_0/O
                         net (fo=2, routed)           0.438    45.300    design_1_i/top_0/inst/tdc1/genblk2[41].del/in1
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.124    45.424 r  design_1_i/top_0/inst/tdc1/genblk2[41].del/out_INST_0/O
                         net (fo=2, routed)           0.416    45.840    design_1_i/top_0/inst/tdc1/genblk2[42].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.964 r  design_1_i/top_0/inst/tdc1/genblk2[42].del/out_INST_0/O
                         net (fo=2, routed)           0.275    46.239    design_1_i/top_0/inst/tdc1/genblk2[43].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.363 r  design_1_i/top_0/inst/tdc1/genblk2[43].del/out_INST_0/O
                         net (fo=2, routed)           0.167    46.529    design_1_i/top_0/inst/tdc1/genblk2[44].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    46.653 r  design_1_i/top_0/inst/tdc1/genblk2[44].del/out_INST_0/O
                         net (fo=2, routed)           0.264    46.918    design_1_i/top_0/inst/tdc1/genblk2[45].del/in1
    SLICE_X11Y42         LUT2 (Prop_lut2_I0_O)        0.124    47.042 r  design_1_i/top_0/inst/tdc1/genblk2[45].del/out_INST_0/O
                         net (fo=2, routed)           0.302    47.344    design_1_i/top_0/inst/tdc1/genblk2[46].del/in1
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.124    47.468 r  design_1_i/top_0/inst/tdc1/genblk2[46].del/out_INST_0/O
                         net (fo=2, routed)           0.276    47.744    design_1_i/top_0/inst/tdc1/genblk2[47].del/in1
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.124    47.868 r  design_1_i/top_0/inst/tdc1/genblk2[47].del/out_INST_0/O
                         net (fo=2, routed)           0.438    48.306    design_1_i/top_0/inst/tdc1/genblk2[48].del/in1
    SLICE_X8Y43          LUT2 (Prop_lut2_I0_O)        0.124    48.430 r  design_1_i/top_0/inst/tdc1/genblk2[48].del/out_INST_0/O
                         net (fo=2, routed)           0.355    48.785    design_1_i/top_0/inst/tdc1/genblk2[49].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    48.909 r  design_1_i/top_0/inst/tdc1/genblk2[49].del/out_INST_0/O
                         net (fo=2, routed)           0.264    49.173    design_1_i/top_0/inst/tdc1/genblk2[50].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    49.297 r  design_1_i/top_0/inst/tdc1/genblk2[50].del/out_INST_0/O
                         net (fo=2, routed)           0.333    49.630    design_1_i/top_0/inst/tdc1/genblk2[51].del/in1
    SLICE_X10Y42         LUT2 (Prop_lut2_I0_O)        0.124    49.754 r  design_1_i/top_0/inst/tdc1/genblk2[51].del/out_INST_0/O
                         net (fo=2, routed)           0.440    50.195    design_1_i/top_0/inst/tdc1/genblk2[52].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    50.319 r  design_1_i/top_0/inst/tdc1/genblk2[52].del/out_INST_0/O
                         net (fo=2, routed)           0.263    50.582    design_1_i/top_0/inst/tdc1/genblk2[53].del/in1
    SLICE_X9Y43          LUT2 (Prop_lut2_I0_O)        0.124    50.706 r  design_1_i/top_0/inst/tdc1/genblk2[53].del/out_INST_0/O
                         net (fo=2, routed)           0.311    51.017    design_1_i/top_0/inst/tdc1/genblk2[54].del/in1
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.141 r  design_1_i/top_0/inst/tdc1/genblk2[54].del/out_INST_0/O
                         net (fo=2, routed)           0.436    51.577    design_1_i/top_0/inst/tdc1/genblk2[55].del/in1
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124    51.701 r  design_1_i/top_0/inst/tdc1/genblk2[55].del/out_INST_0/O
                         net (fo=2, routed)           0.000    51.701    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X8Y44          LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        1.580     2.759    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X8Y44          LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.759    
                         clock uncertainty           -0.154     2.605    
                         time borrowed                5.081     7.686    
  -------------------------------------------------------------------
                         required time                          7.686    
                         arrival time                         -51.701    
  -------------------------------------------------------------------
                         slack                                -44.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.246ns (45.899%)  route 0.290ns (54.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/Q
                         net (fo=1, routed)           0.290     1.348    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[58]
    SLICE_X26Y100        LUT3 (Prop_lut3_I2_O)        0.098     1.446 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[58]_i_1/O
                         net (fo=1, routed)           0.000     1.446    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[58]
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.121     1.382    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.106%)  route 0.118ns (41.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.195    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.129    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.169%)  route 0.104ns (44.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.104     1.143    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X30Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.058    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.151%)  route 0.132ns (50.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.252    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.162    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.156%)  route 0.178ns (55.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.178     1.311    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.285%)  route 0.357ns (65.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y95         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          0.357     1.406    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/si_rs_awvalid
    SLICE_X29Y102        LUT6 (Prop_lut6_I4_O)        0.045     1.451 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.451    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[0]_i_1__0_n_0
    SLICE_X29Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y102        FDRE (Hold_fdre_C_D)         0.092     1.354    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.497%)  route 0.182ns (49.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.182     1.318    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/shandshake_r
    SLICE_X27Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.363 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bvalid_i_i_1/O
                         net (fo=1, routed)           0.000     1.363    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0_n_5
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.091     1.266    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.714%)  route 0.189ns (57.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.189     1.322    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.709%)  route 0.401ns (68.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        0.555     0.891    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X39Y92         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=130, routed)         0.401     1.432    design_1_i/top_0/inst/virusFlagQ
    SLICE_X36Y101        LUT5 (Prop_lut5_I1_O)        0.045     1.477 r  design_1_i/top_0/inst/virusEnQ[2]_i_1/O
                         net (fo=1, routed)           0.000     1.477    design_1_i/top_0/inst/virusEnQ[2]_i_1_n_0
    SLICE_X36Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        0.911     1.277    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X36Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.121     1.363    design_1_i/top_0/inst/virusEnQ_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        0.574     0.910    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X27Y51         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.106    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X27Y51         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2666, routed)        0.844     1.210    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X27Y51         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.300     0.910    
    SLICE_X27Y51         FDRE (Hold_fdre_C_D)         0.075     0.985    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y44    design_1_i/top_0/inst/tmpValQ_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y45    design_1_i/top_0/inst/tmpValQ_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y44    design_1_i/top_0/inst/tmpValQ_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y44    design_1_i/top_0/inst/tmpValQ_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y47    design_1_i/top_0/inst/tmpValQ_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y47    design_1_i/top_0/inst/tmpValQ_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y47    design_1_i/top_0/inst/tmpValQ_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y47    design_1_i/top_0/inst/tmpValQ_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y48    design_1_i/top_0/inst/tmpValQ_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81    design_1_i/top_0/inst/ram1/ram_reg_5632_5887_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81    design_1_i/top_0/inst/ram1/ram_reg_5632_5887_1_1/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81    design_1_i/top_0/inst/ram1/ram_reg_5632_5887_1_1/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y81    design_1_i/top_0/inst/ram1/ram_reg_5632_5887_1_1/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_i/top_0/inst/ram1/ram_reg_5888_6143_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_i/top_0/inst/ram1/ram_reg_5888_6143_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_i/top_0/inst/ram1/ram_reg_5888_6143_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_i/top_0/inst/ram1/ram_reg_5888_6143_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y78    design_1_i/top_0/inst/ram1/ram_reg_6144_6399_2_2/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y78    design_1_i/top_0/inst/ram1/ram_reg_6144_6399_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y76    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_15_15/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y76    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_15_15/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y76    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_15_15/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y76    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_15_15/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y84    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y84    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y84    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y84    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y77    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y77    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_3_3/RAMS64E_B/CLK



