\subsection{PMOS threshold}
Now we take a look at the worst case of 4 stacked PMOS transistors, which is the highest stacking amount which will be possible in technologies relying on this process.
\input{process_design_graphics/schematic_OR4.tex}