Protel Design System Design Rule Check
PCB File : D:\work_of_STI\Signal02\DigitalTransportAnalyser\PCB2.PcbDoc
Date     : 2019/4/7
Time     : 16:15:48

Processing Rule : Clearance Constraint (Gap=0.4mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.3mm) (Max=0.6mm) (Preferred=0.4mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad C1_U_DataAcq1-1(75.477mm,103.467mm) on Top Layer And Text "R?_U_DataAcq2" (73.011mm,101.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad C101_U_DataAcq1-1(88.812mm,109.677mm) on Top Layer And Text "C2_U_DataAcq1" (69.685mm,108.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C101_U_DataAcq1-1(88.812mm,109.677mm) on Top Layer And Text "C3_U_DataAcq1" (78.448mm,108.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C101_U_DataAcq1-1(88.812mm,109.677mm) on Top Layer And Text "R4_U_DataAcq1" (71.552mm,108.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C101_U_DataAcq1-1(88.812mm,109.677mm) on Top Layer And Text "R5_U_DataAcq1" (74.981mm,108.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad C101_U_DataAcq1-2(88.812mm,108.077mm) on Top Layer And Text "R5_U_DataAcq1" (74.981mm,108.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C101_U_DataAcq2-1(89.154mm,97.32mm) on Top Layer And Text "C2_U_DataAcq2" (70.027mm,96.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C101_U_DataAcq2-1(89.154mm,97.32mm) on Top Layer And Text "C3_U_DataAcq2" (78.79mm,96.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C101_U_DataAcq2-1(89.154mm,97.32mm) on Top Layer And Text "R4_U_DataAcq2" (71.894mm,96.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C101_U_DataAcq2-1(89.154mm,97.32mm) on Top Layer And Text "R5_U_DataAcq2" (75.323mm,96.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C101_U_DataAcq2-2(89.154mm,95.72mm) on Top Layer And Text "C1_U_DataAcq2" (75.286mm,94.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad C101_U_DataAcq2-2(89.154mm,95.72mm) on Top Layer And Text "C2_U_DataAcq2" (70.027mm,96.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad C101_U_DataAcq2-2(89.154mm,95.72mm) on Top Layer And Text "C3_U_DataAcq2" (78.79mm,96.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C101_U_DataAcq2-2(89.154mm,95.72mm) on Top Layer And Text "R4_U_DataAcq2" (71.894mm,96.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad C101_U_DataAcq2-2(89.154mm,95.72mm) on Top Layer And Text "R5_U_DataAcq2" (75.323mm,96.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad C101_U_DataAcq2-2(89.154mm,95.72mm) on Top Layer And Text "R6_U_DataAcq2" (83.298mm,93.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C101_U_DataAcq3-1(88.812mm,84.404mm) on Top Layer And Text "C2_U_DataAcq3" (69.685mm,83.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C101_U_DataAcq3-1(88.812mm,84.404mm) on Top Layer And Text "C3_U_DataAcq3" (78.448mm,83.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C101_U_DataAcq3-1(88.812mm,84.404mm) on Top Layer And Text "R4_U_DataAcq3" (71.552mm,83.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C101_U_DataAcq3-1(88.812mm,84.404mm) on Top Layer And Text "R5_U_DataAcq3" (74.981mm,83.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C101_U_DataAcq3-2(88.812mm,82.804mm) on Top Layer And Text "C1_U_DataAcq3" (74.944mm,81.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad C101_U_DataAcq3-2(88.812mm,82.804mm) on Top Layer And Text "C2_U_DataAcq3" (69.685mm,83.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad C101_U_DataAcq3-2(88.812mm,82.804mm) on Top Layer And Text "C3_U_DataAcq3" (78.448mm,83.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C101_U_DataAcq3-2(88.812mm,82.804mm) on Top Layer And Text "R4_U_DataAcq3" (71.552mm,83.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad C101_U_DataAcq3-2(88.812mm,82.804mm) on Top Layer And Text "R5_U_DataAcq3" (74.981mm,83.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad C101_U_DataAcq3-2(88.812mm,82.804mm) on Top Layer And Text "R6_U_DataAcq3" (82.956mm,80.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C200-1(116.04mm,88.392mm) on Top Layer And Text "R200" (110.287mm,87.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C3_U_DataAcq1-1(78.994mm,105.245mm) on Top Layer And Text "C100_U_DataAcq1" (79.58mm,105.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C3_U_DataAcq1-2(78.994mm,106.845mm) on Top Layer And Text "C1_U_DataAcq1" (74.944mm,107.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C3_U_DataAcq1-2(78.994mm,106.845mm) on Top Layer And Text "C100_U_DataAcq1" (79.58mm,105.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad P204-2(95.457mm,79.295mm) on Multi-Layer And Text "C100_U_DataAcq3" (79.58mm,80.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P204-2(95.457mm,79.295mm) on Multi-Layer And Text "R6_U_DataAcq3" (82.956mm,80.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P205-2(96.941mm,107.355mm) on Multi-Layer And Text "C100_U_DataAcq1" (79.58mm,105.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad P205-2(96.941mm,107.355mm) on Multi-Layer And Text "C3_U_DataAcq1" (78.448mm,108.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad P205-2(96.941mm,107.355mm) on Multi-Layer And Text "R6_U_DataAcq1" (82.956mm,105.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R?_U_DataAcq2-1(74.129mm,98.514mm) on Multi-Layer And Text "C2_U_DataAcq2" (70.027mm,96.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R?_U_DataAcq2-1(74.129mm,98.514mm) on Multi-Layer And Text "R3_U_DataAcq2" (66.687mm,96.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R?_U_DataAcq2-1(74.129mm,98.514mm) on Multi-Layer And Text "R4_U_DataAcq2" (71.894mm,96.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad R?_U_DataAcq2-2(76.669mm,98.514mm) on Multi-Layer And Text "C2_U_DataAcq2" (70.027mm,96.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.061mm < 0.254mm) Between Pad R?_U_DataAcq2-2(76.669mm,98.514mm) on Multi-Layer And Text "R1_U_DataAcq2" (76.759mm,98.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.061mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad R?_U_DataAcq2-2(76.669mm,98.514mm) on Multi-Layer And Text "R3_U_DataAcq2" (66.687mm,96.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad R?_U_DataAcq2-2(76.669mm,98.514mm) on Multi-Layer And Text "R4_U_DataAcq2" (71.894mm,96.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R?_U_DataAcq2-2(76.669mm,98.514mm) on Multi-Layer And Text "R5_U_DataAcq2" (75.323mm,96.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.01mm < 0.254mm) Between Pad R?_U_DataAcq3-3(78.867mm,85.598mm) on Multi-Layer And Text "C2_U_DataAcq3" (69.685mm,83.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.01mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R?_U_DataAcq3-3(78.867mm,85.598mm) on Multi-Layer And Text "C3_U_DataAcq3" (78.448mm,83.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R?_U_DataAcq3-3(78.867mm,85.598mm) on Multi-Layer And Text "R1_U_DataAcq3" (76.417mm,85.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad R?_U_DataAcq3-3(78.867mm,85.598mm) on Multi-Layer And Text "R3_U_DataAcq3" (66.345mm,83.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad R?_U_DataAcq3-3(78.867mm,85.598mm) on Multi-Layer And Text "R4_U_DataAcq3" (71.552mm,83.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad R?_U_DataAcq3-3(78.867mm,85.598mm) on Multi-Layer And Text "R5_U_DataAcq3" (74.981mm,83.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1_U_DataAcq1-1(76.913mm,108.623mm) on Top Layer And Text "C1_U_DataAcq1" (74.944mm,107.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1_U_DataAcq1-1(76.913mm,108.623mm) on Top Layer And Text "C2_U_DataAcq1" (69.685mm,108.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1_U_DataAcq1-1(76.913mm,108.623mm) on Top Layer And Text "R3_U_DataAcq1" (66.345mm,108.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1_U_DataAcq1-1(76.913mm,108.623mm) on Top Layer And Text "R4_U_DataAcq1" (71.552mm,108.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1_U_DataAcq1-1(76.913mm,108.623mm) on Top Layer And Text "R5_U_DataAcq1" (74.981mm,108.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1_U_DataAcq1-1(76.913mm,108.623mm) on Top Layer And Track (77.563mm,108.223mm)(77.963mm,108.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1_U_DataAcq1-1(76.913mm,108.623mm) on Top Layer And Track (77.563mm,109.023mm)(77.963mm,109.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad R1_U_DataAcq1-2(78.613mm,108.623mm) on Top Layer And Text "C1_U_DataAcq1" (74.944mm,107.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1_U_DataAcq1-2(78.613mm,108.623mm) on Top Layer And Text "C2_U_DataAcq1" (69.685mm,108.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1_U_DataAcq1-2(78.613mm,108.623mm) on Top Layer And Text "C3_U_DataAcq1" (78.448mm,108.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1_U_DataAcq1-2(78.613mm,108.623mm) on Top Layer And Text "R3_U_DataAcq1" (66.345mm,108.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1_U_DataAcq1-2(78.613mm,108.623mm) on Top Layer And Text "R4_U_DataAcq1" (71.552mm,108.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1_U_DataAcq1-2(78.613mm,108.623mm) on Top Layer And Text "R5_U_DataAcq1" (74.981mm,108.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1_U_DataAcq1-2(78.613mm,108.623mm) on Top Layer And Track (77.563mm,108.223mm)(77.963mm,108.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R1_U_DataAcq1-2(78.613mm,108.623mm) on Top Layer And Track (77.563mm,109.023mm)(77.963mm,109.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1_U_DataAcq2-1(77.255mm,96.266mm) on Top Layer And Text "C1_U_DataAcq2" (75.286mm,94.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1_U_DataAcq2-1(77.255mm,96.266mm) on Top Layer And Text "C2_U_DataAcq2" (70.027mm,96.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1_U_DataAcq2-1(77.255mm,96.266mm) on Top Layer And Text "R3_U_DataAcq2" (66.687mm,96.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1_U_DataAcq2-1(77.255mm,96.266mm) on Top Layer And Text "R4_U_DataAcq2" (71.894mm,96.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1_U_DataAcq2-1(77.255mm,96.266mm) on Top Layer And Text "R5_U_DataAcq2" (75.323mm,96.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1_U_DataAcq2-1(77.255mm,96.266mm) on Top Layer And Track (77.905mm,95.866mm)(78.305mm,95.866mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1_U_DataAcq2-1(77.255mm,96.266mm) on Top Layer And Track (77.905mm,96.666mm)(78.305mm,96.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad R1_U_DataAcq2-2(78.955mm,96.266mm) on Top Layer And Text "C1_U_DataAcq2" (75.286mm,94.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1_U_DataAcq2-2(78.955mm,96.266mm) on Top Layer And Text "C2_U_DataAcq2" (70.027mm,96.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1_U_DataAcq2-2(78.955mm,96.266mm) on Top Layer And Text "C3_U_DataAcq2" (78.79mm,96.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1_U_DataAcq2-2(78.955mm,96.266mm) on Top Layer And Text "R3_U_DataAcq2" (66.687mm,96.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1_U_DataAcq2-2(78.955mm,96.266mm) on Top Layer And Text "R4_U_DataAcq2" (71.894mm,96.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1_U_DataAcq2-2(78.955mm,96.266mm) on Top Layer And Text "R5_U_DataAcq2" (75.323mm,96.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1_U_DataAcq2-2(78.955mm,96.266mm) on Top Layer And Track (77.905mm,95.866mm)(78.305mm,95.866mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R1_U_DataAcq2-2(78.955mm,96.266mm) on Top Layer And Track (77.905mm,96.666mm)(78.305mm,96.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1_U_DataAcq3-2(78.613mm,83.35mm) on Top Layer And Text "R5_U_DataAcq3" (74.981mm,83.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1_U_DataAcq3-2(78.613mm,83.35mm) on Top Layer And Track (77.563mm,82.95mm)(77.963mm,82.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R1_U_DataAcq3-2(78.613mm,83.35mm) on Top Layer And Track (77.563mm,83.75mm)(77.963mm,83.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R201-1(110.783mm,88.773mm) on Top Layer And Text "R200" (110.287mm,87.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R201-1(110.783mm,88.773mm) on Top Layer And Track (111.433mm,88.373mm)(111.833mm,88.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R201-1(110.783mm,88.773mm) on Top Layer And Track (111.433mm,89.173mm)(111.833mm,89.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R201-2(112.483mm,88.773mm) on Top Layer And Text "R200" (110.287mm,87.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R201-2(112.483mm,88.773mm) on Top Layer And Track (111.433mm,88.373mm)(111.833mm,88.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R201-2(112.483mm,88.773mm) on Top Layer And Track (111.433mm,89.173mm)(111.833mm,89.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R202-1(110.783mm,91.313mm) on Top Layer And Text "R201" (110.287mm,90.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R202-1(110.783mm,91.313mm) on Top Layer And Track (111.433mm,90.913mm)(111.833mm,90.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R202-1(110.783mm,91.313mm) on Top Layer And Track (111.433mm,91.713mm)(111.833mm,91.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R202-2(112.483mm,91.313mm) on Top Layer And Text "R201" (110.287mm,90.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R202-2(112.483mm,91.313mm) on Top Layer And Track (111.433mm,90.913mm)(111.833mm,90.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R202-2(112.483mm,91.313mm) on Top Layer And Track (111.433mm,91.713mm)(111.833mm,91.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Pad R205-1(110.783mm,98.933mm) on Top Layer And Text "C101_U_DataAcq2" (88.621mm,99.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R205-1(110.783mm,98.933mm) on Top Layer And Text "R204" (110.287mm,97.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R205-1(110.783mm,98.933mm) on Top Layer And Track (111.433mm,98.533mm)(111.833mm,98.533mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R205-1(110.783mm,98.933mm) on Top Layer And Track (111.433mm,99.333mm)(111.833mm,99.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R205-2(112.483mm,98.933mm) on Top Layer And Text "R204" (110.287mm,97.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R205-2(112.483mm,98.933mm) on Top Layer And Track (111.433mm,98.533mm)(111.833mm,98.533mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R205-2(112.483mm,98.933mm) on Top Layer And Track (111.433mm,99.333mm)(111.833mm,99.333mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R206-1(110.783mm,101.473mm) on Top Layer And Text "C101_U_DataAcq2" (88.621mm,99.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R206-1(110.783mm,101.473mm) on Top Layer And Text "R205" (110.288mm,100.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R206-1(110.783mm,101.473mm) on Top Layer And Track (111.433mm,101.073mm)(111.833mm,101.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R206-1(110.783mm,101.473mm) on Top Layer And Track (111.433mm,101.873mm)(111.833mm,101.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R206-2(112.483mm,101.473mm) on Top Layer And Text "R205" (110.288mm,100.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R206-2(112.483mm,101.473mm) on Top Layer And Track (111.433mm,101.073mm)(111.833mm,101.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R206-2(112.483mm,101.473mm) on Top Layer And Track (111.433mm,101.873mm)(111.833mm,101.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3_U_DataAcq1-1(66.841mm,106.845mm) on Top Layer And Track (67.491mm,106.445mm)(67.891mm,106.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3_U_DataAcq1-1(66.841mm,106.845mm) on Top Layer And Track (67.491mm,107.245mm)(67.891mm,107.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3_U_DataAcq1-2(68.541mm,106.845mm) on Top Layer And Track (67.491mm,106.445mm)(67.891mm,106.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R3_U_DataAcq1-2(68.541mm,106.845mm) on Top Layer And Track (67.491mm,107.245mm)(67.891mm,107.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3_U_DataAcq2-1(67.183mm,94.488mm) on Top Layer And Track (67.833mm,94.088mm)(68.233mm,94.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3_U_DataAcq2-1(67.183mm,94.488mm) on Top Layer And Track (67.833mm,94.888mm)(68.233mm,94.888mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3_U_DataAcq2-2(68.883mm,94.488mm) on Top Layer And Track (67.833mm,94.088mm)(68.233mm,94.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R3_U_DataAcq2-2(68.883mm,94.488mm) on Top Layer And Track (67.833mm,94.888mm)(68.233mm,94.888mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4_U_DataAcq2-1(72.39mm,94.488mm) on Top Layer And Track (73.04mm,94.088mm)(73.44mm,94.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4_U_DataAcq2-1(72.39mm,94.488mm) on Top Layer And Track (73.04mm,94.888mm)(73.44mm,94.888mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4_U_DataAcq2-2(74.09mm,94.488mm) on Top Layer And Track (73.04mm,94.088mm)(73.44mm,94.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R4_U_DataAcq2-2(74.09mm,94.488mm) on Top Layer And Track (73.04mm,94.888mm)(73.44mm,94.888mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4_U_DataAcq3-1(72.048mm,81.572mm) on Top Layer And Track (72.698mm,81.172mm)(73.098mm,81.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4_U_DataAcq3-1(72.048mm,81.572mm) on Top Layer And Track (72.698mm,81.972mm)(73.098mm,81.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4_U_DataAcq3-2(73.748mm,81.572mm) on Top Layer And Track (72.698mm,81.172mm)(73.098mm,81.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R4_U_DataAcq3-2(73.748mm,81.572mm) on Top Layer And Track (72.698mm,81.972mm)(73.098mm,81.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5_U_DataAcq3-1(75.477mm,81.572mm) on Top Layer And Text "C1_U_DataAcq3" (74.944mm,81.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5_U_DataAcq3-1(75.477mm,81.572mm) on Top Layer And Track (76.127mm,81.172mm)(76.527mm,81.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5_U_DataAcq3-1(75.477mm,81.572mm) on Top Layer And Track (76.127mm,81.972mm)(76.527mm,81.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5_U_DataAcq3-2(77.177mm,81.572mm) on Top Layer And Text "C1_U_DataAcq3" (74.944mm,81.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5_U_DataAcq3-2(77.177mm,81.572mm) on Top Layer And Track (76.127mm,81.172mm)(76.527mm,81.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R5_U_DataAcq3-2(77.177mm,81.572mm) on Top Layer And Track (76.127mm,81.972mm)(76.527mm,81.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R6_U_DataAcq1-1(89.154mm,103.124mm) on Multi-Layer And Text "R?_U_DataAcq2" (73.011mm,101.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.018mm < 0.254mm) Between Pad R6_U_DataAcq1-2(86.614mm,103.124mm) on Multi-Layer And Text "R?_U_DataAcq2" (73.011mm,101.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.018mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad R6_U_DataAcq1-3(84.074mm,103.124mm) on Multi-Layer And Text "R?_U_DataAcq2" (73.011mm,101.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.046mm < 0.254mm) Between Pad S200-1(99.441mm,104.013mm) on Multi-Layer And Text "C100_U_DataAcq1" (79.58mm,105.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.046mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad S200-15(107.061mm,101.473mm) on Multi-Layer And Text "C101_U_DataAcq2" (88.621mm,99.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S200-2(99.441mm,101.473mm) on Multi-Layer And Text "C101_U_DataAcq2" (88.621mm,99.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S200-2(99.441mm,101.473mm) on Multi-Layer And Text "U1_U_DataAcq2" (80.885mm,99.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S200-8(99.441mm,86.233mm) on Multi-Layer And Text "C101_U_DataAcq3" (88.279mm,86.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad S200-8(99.441mm,86.233mm) on Multi-Layer And Text "U1_U_DataAcq3" (80.543mm,86.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad S200-9(107.061mm,86.233mm) on Multi-Layer And Text "C101_U_DataAcq3" (88.279mm,86.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq1-1(81.674mm,109.385mm) on Top Layer And Text "C2_U_DataAcq1" (69.685mm,108.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq1-1(81.674mm,109.385mm) on Top Layer And Text "C3_U_DataAcq1" (78.448mm,108.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq1-1(81.674mm,109.385mm) on Top Layer And Text "R3_U_DataAcq1" (66.345mm,108.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq1-1(81.674mm,109.385mm) on Top Layer And Text "R4_U_DataAcq1" (71.552mm,108.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq1-1(81.674mm,109.385mm) on Top Layer And Text "R5_U_DataAcq1" (74.981mm,108.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq1-2(81.674mm,108.115mm) on Top Layer And Text "C1_U_DataAcq1" (74.944mm,107.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad U1_U_DataAcq1-2(81.674mm,108.115mm) on Top Layer And Text "C3_U_DataAcq1" (78.448mm,108.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad U1_U_DataAcq1-2(81.674mm,108.115mm) on Top Layer And Text "R5_U_DataAcq1" (74.981mm,108.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq1-3(81.674mm,106.845mm) on Top Layer And Text "C1_U_DataAcq1" (74.944mm,107.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq1-3(81.674mm,106.845mm) on Top Layer And Text "C100_U_DataAcq1" (79.58mm,105.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad U1_U_DataAcq1-3(81.674mm,106.845mm) on Top Layer And Text "R6_U_DataAcq1" (82.956mm,105.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq1-4(81.674mm,105.575mm) on Top Layer And Text "C100_U_DataAcq1" (79.58mm,105.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad U1_U_DataAcq1-4(81.674mm,105.575mm) on Top Layer And Text "R6_U_DataAcq1" (82.956mm,105.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq2-3(82.016mm,94.488mm) on Top Layer And Text "C1_U_DataAcq2" (75.286mm,94.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq2-3(82.016mm,94.488mm) on Top Layer And Text "C100_U_DataAcq2" (79.922mm,92.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad U1_U_DataAcq2-3(82.016mm,94.488mm) on Top Layer And Text "R6_U_DataAcq2" (83.298mm,93.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq2-4(82.016mm,93.218mm) on Top Layer And Text "C100_U_DataAcq2" (79.922mm,92.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad U1_U_DataAcq2-4(82.016mm,93.218mm) on Top Layer And Text "R6_U_DataAcq2" (83.298mm,93.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq2-7(86.816mm,95.758mm) on Top Layer And Text "C1_U_DataAcq2" (75.286mm,94.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad U1_U_DataAcq2-7(86.816mm,95.758mm) on Top Layer And Text "C2_U_DataAcq2" (70.027mm,96.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad U1_U_DataAcq2-7(86.816mm,95.758mm) on Top Layer And Text "C3_U_DataAcq2" (78.79mm,96.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq2-8(86.816mm,97.028mm) on Top Layer And Text "C2_U_DataAcq2" (70.027mm,96.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq2-8(86.816mm,97.028mm) on Top Layer And Text "C3_U_DataAcq2" (78.79mm,96.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad U1_U_DataAcq2-8(86.816mm,97.028mm) on Top Layer And Text "R3_U_DataAcq2" (66.687mm,96.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq2-8(86.816mm,97.028mm) on Top Layer And Text "R4_U_DataAcq2" (71.894mm,96.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq2-8(86.816mm,97.028mm) on Top Layer And Text "R5_U_DataAcq2" (75.323mm,96.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq3-5(86.474mm,80.302mm) on Top Layer And Text "C100_U_DataAcq3" (79.58mm,80.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad U1_U_DataAcq3-5(86.474mm,80.302mm) on Top Layer And Text "R6_U_DataAcq3" (82.956mm,80.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq3-6(86.474mm,81.572mm) on Top Layer And Text "C1_U_DataAcq3" (74.944mm,81.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq3-6(86.474mm,81.572mm) on Top Layer And Text "C100_U_DataAcq3" (79.58mm,80.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.254mm) Between Pad U1_U_DataAcq3-6(86.474mm,81.572mm) on Top Layer And Text "R6_U_DataAcq3" (82.956mm,80.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq3-7(86.474mm,82.842mm) on Top Layer And Text "C1_U_DataAcq3" (74.944mm,81.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad U1_U_DataAcq3-7(86.474mm,82.842mm) on Top Layer And Text "C2_U_DataAcq3" (69.685mm,83.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad U1_U_DataAcq3-7(86.474mm,82.842mm) on Top Layer And Text "C3_U_DataAcq3" (78.448mm,83.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq3-8(86.474mm,84.112mm) on Top Layer And Text "C2_U_DataAcq3" (69.685mm,83.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq3-8(86.474mm,84.112mm) on Top Layer And Text "C3_U_DataAcq3" (78.448mm,83.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq3-8(86.474mm,84.112mm) on Top Layer And Text "R3_U_DataAcq3" (66.345mm,83.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq3-8(86.474mm,84.112mm) on Top Layer And Text "R4_U_DataAcq3" (71.552mm,83.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1_U_DataAcq3-8(86.474mm,84.112mm) on Top Layer And Text "R5_U_DataAcq3" (74.981mm,83.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Pad U200-3(117.655mm,91.959mm) on Top Layer And Text "C200" (115.494mm,89.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U200-4(117.655mm,90.689mm) on Top Layer And Text "C200" (115.494mm,89.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :181

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (81.674mm,110.235mm) on Top Overlay And Text "C2_U_DataAcq1" (69.685mm,108.903mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.103mm < 0.254mm) Between Arc (81.674mm,110.235mm) on Top Overlay And Text "R1_U_DataAcq1" (76.417mm,110.68mm) on Top Overlay Silk Text to Silk Clearance [0.103mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (81.674mm,110.235mm) on Top Overlay And Text "R3_U_DataAcq1" (66.345mm,108.915mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (81.674mm,110.235mm) on Top Overlay And Text "R4_U_DataAcq1" (71.552mm,108.922mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (81.674mm,84.962mm) on Top Overlay And Text "C2_U_DataAcq3" (69.685mm,83.629mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.103mm < 0.254mm) Between Arc (81.674mm,84.962mm) on Top Overlay And Text "R1_U_DataAcq3" (76.417mm,85.407mm) on Top Overlay Silk Text to Silk Clearance [0.103mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (81.674mm,84.962mm) on Top Overlay And Text "R3_U_DataAcq3" (66.345mm,83.642mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (81.674mm,84.962mm) on Top Overlay And Text "R4_U_DataAcq3" (71.552mm,83.649mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (82.016mm,97.878mm) on Top Overlay And Text "C2_U_DataAcq2" (70.027mm,96.545mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.103mm < 0.254mm) Between Arc (82.016mm,97.878mm) on Top Overlay And Text "R1_U_DataAcq2" (76.759mm,98.323mm) on Top Overlay Silk Text to Silk Clearance [0.103mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (82.016mm,97.878mm) on Top Overlay And Text "R3_U_DataAcq2" (66.687mm,96.558mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (82.016mm,97.878mm) on Top Overlay And Text "R4_U_DataAcq2" (71.894mm,96.565mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (83.974mm,109.18mm) on Top Overlay And Text "C2_U_DataAcq1" (69.685mm,108.903mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (83.974mm,109.18mm) on Top Overlay And Text "C3_U_DataAcq1" (78.448mm,108.903mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (83.974mm,109.18mm) on Top Overlay And Text "R3_U_DataAcq1" (66.345mm,108.915mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (83.974mm,109.18mm) on Top Overlay And Text "R4_U_DataAcq1" (71.552mm,108.922mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (83.974mm,109.18mm) on Top Overlay And Text "R5_U_DataAcq1" (74.981mm,108.902mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (83.974mm,83.907mm) on Top Overlay And Text "C2_U_DataAcq3" (69.685mm,83.629mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (83.974mm,83.907mm) on Top Overlay And Text "C3_U_DataAcq3" (78.448mm,83.629mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (83.974mm,83.907mm) on Top Overlay And Text "R3_U_DataAcq3" (66.345mm,83.642mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (83.974mm,83.907mm) on Top Overlay And Text "R4_U_DataAcq3" (71.552mm,83.649mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (83.974mm,83.907mm) on Top Overlay And Text "R5_U_DataAcq3" (74.981mm,83.629mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (84.316mm,96.823mm) on Top Overlay And Text "C2_U_DataAcq2" (70.027mm,96.545mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (84.316mm,96.823mm) on Top Overlay And Text "C3_U_DataAcq2" (78.79mm,96.545mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (84.316mm,96.823mm) on Top Overlay And Text "R3_U_DataAcq2" (66.687mm,96.558mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (84.316mm,96.823mm) on Top Overlay And Text "R4_U_DataAcq2" (71.894mm,96.565mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (84.316mm,96.823mm) on Top Overlay And Text "R5_U_DataAcq2" (75.323mm,96.545mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (99.441mm,105.313mm) on Top Overlay And Text "C100_U_DataAcq1" (79.58mm,105.346mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Arc (99.441mm,105.313mm) on Top Overlay And Text "R6_U_DataAcq1" (82.956mm,105.766mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (99.441mm,109.855mm) on Top Overlay And Text "C101_U_DataAcq1" (88.279mm,111.747mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (99.441mm,109.855mm) on Top Overlay And Text "S200" (98.831mm,106.324mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (99.441mm,109.855mm) on Top Overlay And Text "U1_U_DataAcq1" (80.543mm,111.747mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq1" (74.944mm,107.137mm) on Top Overlay And Text "C100_U_DataAcq1" (79.58mm,105.346mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq1" (74.944mm,107.137mm) on Top Overlay And Text "C2_U_DataAcq1" (69.685mm,108.903mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq1" (74.944mm,107.137mm) on Top Overlay And Text "C3_U_DataAcq1" (78.448mm,108.903mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0mm < 0.254mm) Between Text "C1_U_DataAcq1" (74.944mm,107.137mm) on Top Overlay And Text "R3_U_DataAcq1" (66.345mm,108.915mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq1" (74.944mm,107.137mm) on Top Overlay And Text "R4_U_DataAcq1" (71.552mm,108.922mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq1" (74.944mm,107.137mm) on Top Overlay And Text "R5_U_DataAcq1" (74.981mm,108.902mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq1" (74.944mm,107.137mm) on Top Overlay And Text "R6_U_DataAcq1" (82.956mm,105.766mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq1" (74.944mm,107.137mm) on Top Overlay And Track (76.127mm,107.245mm)(76.527mm,107.245mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq1" (74.944mm,107.137mm) on Top Overlay And Track (83.174mm,104.98mm)(83.174mm,109.98mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq1" (74.944mm,107.137mm) on Top Overlay And Track (84.974mm,104.98mm)(84.974mm,109.98mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq2" (75.286mm,94.78mm) on Top Overlay And Text "C100_U_DataAcq2" (79.922mm,92.989mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq2" (75.286mm,94.78mm) on Top Overlay And Text "C2_U_DataAcq2" (70.027mm,96.545mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq2" (75.286mm,94.78mm) on Top Overlay And Text "C3_U_DataAcq2" (78.79mm,96.545mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0mm < 0.254mm) Between Text "C1_U_DataAcq2" (75.286mm,94.78mm) on Top Overlay And Text "R3_U_DataAcq2" (66.687mm,96.558mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq2" (75.286mm,94.78mm) on Top Overlay And Text "R4_U_DataAcq2" (71.894mm,96.565mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq2" (75.286mm,94.78mm) on Top Overlay And Text "R5_U_DataAcq2" (75.323mm,96.545mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq2" (75.286mm,94.78mm) on Top Overlay And Text "R6_U_DataAcq2" (83.298mm,93.409mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq2" (75.286mm,94.78mm) on Top Overlay And Track (76.469mm,94.888mm)(76.869mm,94.888mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq2" (75.286mm,94.78mm) on Top Overlay And Track (83.516mm,92.623mm)(83.516mm,97.623mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq2" (75.286mm,94.78mm) on Top Overlay And Track (85.316mm,92.623mm)(85.316mm,97.623mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq3" (74.944mm,81.864mm) on Top Overlay And Text "C100_U_DataAcq3" (79.58mm,80.073mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq3" (74.944mm,81.864mm) on Top Overlay And Text "C2_U_DataAcq3" (69.685mm,83.629mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq3" (74.944mm,81.864mm) on Top Overlay And Text "C3_U_DataAcq3" (78.448mm,83.629mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0mm < 0.254mm) Between Text "C1_U_DataAcq3" (74.944mm,81.864mm) on Top Overlay And Text "R3_U_DataAcq3" (66.345mm,83.642mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq3" (74.944mm,81.864mm) on Top Overlay And Text "R4_U_DataAcq3" (71.552mm,83.649mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq3" (74.944mm,81.864mm) on Top Overlay And Text "R5_U_DataAcq3" (74.981mm,83.629mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq3" (74.944mm,81.864mm) on Top Overlay And Text "R6_U_DataAcq3" (82.956mm,80.493mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq3" (74.944mm,81.864mm) on Top Overlay And Track (76.127mm,81.972mm)(76.527mm,81.972mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq3" (74.944mm,81.864mm) on Top Overlay And Track (83.174mm,79.707mm)(83.174mm,84.707mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C1_U_DataAcq3" (74.944mm,81.864mm) on Top Overlay And Track (84.974mm,79.707mm)(84.974mm,84.707mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C100_U_DataAcq1" (79.58mm,105.346mm) on Top Overlay And Text "R6_U_DataAcq1" (82.956mm,105.766mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C100_U_DataAcq1" (79.58mm,105.346mm) on Top Overlay And Text "S200" (98.831mm,106.324mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C100_U_DataAcq1" (79.58mm,105.346mm) on Top Overlay And Track (100.601mm,105.423mm)(102.616mm,105.423mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C100_U_DataAcq1" (79.58mm,105.346mm) on Top Overlay And Track (100.601mm,84.823mm)(100.601mm,105.423mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C100_U_DataAcq1" (79.58mm,105.346mm) on Top Overlay And Track (83.174mm,104.98mm)(83.174mm,109.98mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.139mm < 0.254mm) Between Text "C100_U_DataAcq1" (79.58mm,105.346mm) on Top Overlay And Track (83.174mm,104.98mm)(84.974mm,104.98mm) on Top Overlay Silk Text to Silk Clearance [0.139mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C100_U_DataAcq1" (79.58mm,105.346mm) on Top Overlay And Track (84.974mm,104.98mm)(84.974mm,109.98mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C100_U_DataAcq1" (79.58mm,105.346mm) on Top Overlay And Track (98.441mm,106.705mm)(100.441mm,106.705mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C100_U_DataAcq2" (79.922mm,92.989mm) on Top Overlay And Text "R6_U_DataAcq2" (83.298mm,93.409mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C100_U_DataAcq2" (79.922mm,92.989mm) on Top Overlay And Track (100.601mm,84.823mm)(100.601mm,105.423mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C100_U_DataAcq2" (79.922mm,92.989mm) on Top Overlay And Track (83.516mm,92.623mm)(83.516mm,97.623mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.139mm < 0.254mm) Between Text "C100_U_DataAcq2" (79.922mm,92.989mm) on Top Overlay And Track (83.516mm,92.623mm)(85.316mm,92.623mm) on Top Overlay Silk Text to Silk Clearance [0.139mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C100_U_DataAcq2" (79.922mm,92.989mm) on Top Overlay And Track (85.316mm,92.623mm)(85.316mm,97.623mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C100_U_DataAcq3" (79.58mm,80.073mm) on Top Overlay And Text "P204" (94.363mm,81.405mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C100_U_DataAcq3" (79.58mm,80.073mm) on Top Overlay And Text "R6_U_DataAcq3" (82.956mm,80.493mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C100_U_DataAcq3" (79.58mm,80.073mm) on Top Overlay And Track (83.174mm,79.707mm)(83.174mm,84.707mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.139mm < 0.254mm) Between Text "C100_U_DataAcq3" (79.58mm,80.073mm) on Top Overlay And Track (83.174mm,79.707mm)(84.974mm,79.707mm) on Top Overlay Silk Text to Silk Clearance [0.139mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C100_U_DataAcq3" (79.58mm,80.073mm) on Top Overlay And Track (84.974mm,79.707mm)(84.974mm,84.707mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C100_U_DataAcq3" (79.58mm,80.073mm) on Top Overlay And Track (96.957mm,79.945mm)(98.957mm,79.945mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C101_U_DataAcq1" (88.279mm,111.747mm) on Top Overlay And Text "R?_U_DataAcq1" (72.669mm,113.513mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C101_U_DataAcq1" (88.279mm,111.747mm) on Top Overlay And Text "R1_U_DataAcq1" (76.417mm,110.68mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C101_U_DataAcq1" (88.279mm,111.747mm) on Top Overlay And Text "U1_U_DataAcq1" (80.543mm,111.747mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C101_U_DataAcq1" (88.279mm,111.747mm) on Top Overlay And Track (98.441mm,113.005mm)(100.441mm,113.005mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C101_U_DataAcq2" (88.621mm,99.39mm) on Top Overlay And Text "R?_U_DataAcq2" (73.011mm,101.156mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C101_U_DataAcq2" (88.621mm,99.39mm) on Top Overlay And Text "R1_U_DataAcq2" (76.759mm,98.323mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C101_U_DataAcq2" (88.621mm,99.39mm) on Top Overlay And Text "R204" (110.287mm,97.942mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C101_U_DataAcq2" (88.621mm,99.39mm) on Top Overlay And Text "R205" (110.288mm,100.482mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C101_U_DataAcq2" (88.621mm,99.39mm) on Top Overlay And Text "U1_U_DataAcq2" (80.885mm,99.39mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C101_U_DataAcq2" (88.621mm,99.39mm) on Top Overlay And Track (100.601mm,84.823mm)(100.601mm,105.423mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.013mm < 0.254mm) Between Text "C101_U_DataAcq2" (88.621mm,99.39mm) on Top Overlay And Track (105.901mm,84.823mm)(105.901mm,105.423mm) on Top Overlay Silk Text to Silk Clearance [0.013mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C101_U_DataAcq3" (88.279mm,86.474mm) on Top Overlay And Text "R?_U_DataAcq3" (72.669mm,88.24mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C101_U_DataAcq3" (88.279mm,86.474mm) on Top Overlay And Text "R1_U_DataAcq3" (76.417mm,85.407mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.173mm < 0.254mm) Between Text "C101_U_DataAcq3" (88.279mm,86.474mm) on Top Overlay And Text "R200" (110.287mm,87.782mm) on Top Overlay Silk Text to Silk Clearance [0.173mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C101_U_DataAcq3" (88.279mm,86.474mm) on Top Overlay And Text "U1_U_DataAcq3" (80.543mm,86.474mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C101_U_DataAcq3" (88.279mm,86.474mm) on Top Overlay And Track (100.601mm,84.823mm)(100.601mm,105.423mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C101_U_DataAcq3" (88.279mm,86.474mm) on Top Overlay And Track (105.901mm,84.823mm)(105.901mm,105.423mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq1" (69.685mm,108.903mm) on Top Overlay And Text "C3_U_DataAcq1" (78.448mm,108.903mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0mm < 0.254mm) Between Text "C2_U_DataAcq1" (69.685mm,108.903mm) on Top Overlay And Text "R1_U_DataAcq1" (76.417mm,110.68mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq1" (69.685mm,108.903mm) on Top Overlay And Text "R3_U_DataAcq1" (66.345mm,108.915mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq1" (69.685mm,108.903mm) on Top Overlay And Text "R4_U_DataAcq1" (71.552mm,108.922mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq1" (69.685mm,108.903mm) on Top Overlay And Text "R5_U_DataAcq1" (74.981mm,108.902mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.254mm) Between Text "C2_U_DataAcq1" (69.685mm,108.903mm) on Top Overlay And Track (72.517mm,109.601mm)(72.517mm,112.141mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq1" (69.685mm,108.903mm) on Top Overlay And Track (72.517mm,109.601mm)(80.137mm,109.601mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq1" (69.685mm,108.903mm) on Top Overlay And Track (77.563mm,109.023mm)(77.963mm,109.023mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq1" (69.685mm,108.903mm) on Top Overlay And Track (80.137mm,109.601mm)(80.137mm,112.141mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq1" (69.685mm,108.903mm) on Top Overlay And Track (83.174mm,104.98mm)(83.174mm,109.98mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq1" (69.685mm,108.903mm) on Top Overlay And Track (83.174mm,109.98mm)(84.974mm,109.98mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq1" (69.685mm,108.903mm) on Top Overlay And Track (84.974mm,104.98mm)(84.974mm,109.98mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq2" (70.027mm,96.545mm) on Top Overlay And Text "C3_U_DataAcq2" (78.79mm,96.545mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0mm < 0.254mm) Between Text "C2_U_DataAcq2" (70.027mm,96.545mm) on Top Overlay And Text "R1_U_DataAcq2" (76.759mm,98.323mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq2" (70.027mm,96.545mm) on Top Overlay And Text "R3_U_DataAcq2" (66.687mm,96.558mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq2" (70.027mm,96.545mm) on Top Overlay And Text "R4_U_DataAcq2" (71.894mm,96.565mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq2" (70.027mm,96.545mm) on Top Overlay And Text "R5_U_DataAcq2" (75.323mm,96.545mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.254mm) Between Text "C2_U_DataAcq2" (70.027mm,96.545mm) on Top Overlay And Track (72.859mm,97.244mm)(72.859mm,99.784mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq2" (70.027mm,96.545mm) on Top Overlay And Track (72.859mm,97.244mm)(80.479mm,97.244mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq2" (70.027mm,96.545mm) on Top Overlay And Track (77.905mm,96.666mm)(78.305mm,96.666mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq2" (70.027mm,96.545mm) on Top Overlay And Track (80.479mm,97.244mm)(80.479mm,99.784mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq2" (70.027mm,96.545mm) on Top Overlay And Track (83.516mm,92.623mm)(83.516mm,97.623mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq2" (70.027mm,96.545mm) on Top Overlay And Track (83.516mm,97.623mm)(85.316mm,97.623mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq2" (70.027mm,96.545mm) on Top Overlay And Track (85.316mm,92.623mm)(85.316mm,97.623mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq3" (69.685mm,83.629mm) on Top Overlay And Text "C3_U_DataAcq3" (78.448mm,83.629mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0mm < 0.254mm) Between Text "C2_U_DataAcq3" (69.685mm,83.629mm) on Top Overlay And Text "R1_U_DataAcq3" (76.417mm,85.407mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq3" (69.685mm,83.629mm) on Top Overlay And Text "R3_U_DataAcq3" (66.345mm,83.642mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq3" (69.685mm,83.629mm) on Top Overlay And Text "R4_U_DataAcq3" (71.552mm,83.649mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq3" (69.685mm,83.629mm) on Top Overlay And Text "R5_U_DataAcq3" (74.981mm,83.629mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.254mm) Between Text "C2_U_DataAcq3" (69.685mm,83.629mm) on Top Overlay And Track (72.517mm,84.328mm)(72.517mm,86.868mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq3" (69.685mm,83.629mm) on Top Overlay And Track (72.517mm,84.328mm)(80.137mm,84.328mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq3" (69.685mm,83.629mm) on Top Overlay And Track (77.563mm,83.75mm)(77.963mm,83.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq3" (69.685mm,83.629mm) on Top Overlay And Track (80.137mm,84.328mm)(80.137mm,86.868mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq3" (69.685mm,83.629mm) on Top Overlay And Track (83.174mm,79.707mm)(83.174mm,84.707mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq3" (69.685mm,83.629mm) on Top Overlay And Track (83.174mm,84.707mm)(84.974mm,84.707mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2_U_DataAcq3" (69.685mm,83.629mm) on Top Overlay And Track (84.974mm,79.707mm)(84.974mm,84.707mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C200" (115.494mm,89.941mm) on Top Overlay And Text "R201" (110.287mm,90.322mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C200" (115.494mm,89.941mm) on Top Overlay And Track (119.155mm,90.094mm)(119.155mm,95.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C200" (115.494mm,89.941mm) on Top Overlay And Track (119.155mm,90.094mm)(120.955mm,90.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C200" (115.494mm,89.941mm) on Top Overlay And Track (120.955mm,90.094mm)(120.955mm,95.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C201" (124.435mm,96.469mm) on Top Overlay And Text "P208" (127.724mm,96.569mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq1" (78.448mm,108.903mm) on Top Overlay And Text "R1_U_DataAcq1" (76.417mm,110.68mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq1" (78.448mm,108.903mm) on Top Overlay And Text "R3_U_DataAcq1" (66.345mm,108.915mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq1" (78.448mm,108.903mm) on Top Overlay And Text "R4_U_DataAcq1" (71.552mm,108.922mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq1" (78.448mm,108.903mm) on Top Overlay And Text "R5_U_DataAcq1" (74.981mm,108.902mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq1" (78.448mm,108.903mm) on Top Overlay And Track (72.517mm,109.601mm)(80.137mm,109.601mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq1" (78.448mm,108.903mm) on Top Overlay And Track (80.137mm,109.601mm)(80.137mm,112.141mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq1" (78.448mm,108.903mm) on Top Overlay And Track (83.174mm,104.98mm)(83.174mm,109.98mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq1" (78.448mm,108.903mm) on Top Overlay And Track (83.174mm,109.98mm)(84.974mm,109.98mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq1" (78.448mm,108.903mm) on Top Overlay And Track (84.974mm,104.98mm)(84.974mm,109.98mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq1" (78.448mm,108.903mm) on Top Overlay And Track (96.291mm,108.855mm)(96.291mm,110.855mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq2" (78.79mm,96.545mm) on Top Overlay And Text "R1_U_DataAcq2" (76.759mm,98.323mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq2" (78.79mm,96.545mm) on Top Overlay And Text "R3_U_DataAcq2" (66.687mm,96.558mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq2" (78.79mm,96.545mm) on Top Overlay And Text "R4_U_DataAcq2" (71.894mm,96.565mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq2" (78.79mm,96.545mm) on Top Overlay And Text "R5_U_DataAcq2" (75.323mm,96.545mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq2" (78.79mm,96.545mm) on Top Overlay And Track (72.859mm,97.244mm)(80.479mm,97.244mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq2" (78.79mm,96.545mm) on Top Overlay And Track (80.479mm,97.244mm)(80.479mm,99.784mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq2" (78.79mm,96.545mm) on Top Overlay And Track (83.516mm,92.623mm)(83.516mm,97.623mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq2" (78.79mm,96.545mm) on Top Overlay And Track (83.516mm,97.623mm)(85.316mm,97.623mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq2" (78.79mm,96.545mm) on Top Overlay And Track (85.316mm,92.623mm)(85.316mm,97.623mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.005mm < 0.254mm) Between Text "C3_U_DataAcq3" (78.448mm,83.629mm) on Top Overlay And Text "P204" (94.363mm,81.405mm) on Top Overlay Silk Text to Silk Clearance [0.005mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq3" (78.448mm,83.629mm) on Top Overlay And Text "R1_U_DataAcq3" (76.417mm,85.407mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq3" (78.448mm,83.629mm) on Top Overlay And Text "R3_U_DataAcq3" (66.345mm,83.642mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq3" (78.448mm,83.629mm) on Top Overlay And Text "R4_U_DataAcq3" (71.552mm,83.649mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq3" (78.448mm,83.629mm) on Top Overlay And Text "R5_U_DataAcq3" (74.981mm,83.629mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq3" (78.448mm,83.629mm) on Top Overlay And Track (72.517mm,84.328mm)(80.137mm,84.328mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq3" (78.448mm,83.629mm) on Top Overlay And Track (80.137mm,84.328mm)(80.137mm,86.868mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq3" (78.448mm,83.629mm) on Top Overlay And Track (83.174mm,79.707mm)(83.174mm,84.707mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq3" (78.448mm,83.629mm) on Top Overlay And Track (83.174mm,84.707mm)(84.974mm,84.707mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C3_U_DataAcq3" (78.448mm,83.629mm) on Top Overlay And Track (84.974mm,79.707mm)(84.974mm,84.707mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "P204" (94.363mm,81.405mm) on Top Overlay And Text "R6_U_DataAcq3" (82.956mm,80.493mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R?_U_DataAcq1" (72.669mm,113.513mm) on Top Overlay And Text "U1_U_DataAcq1" (80.543mm,111.747mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R?_U_DataAcq2" (73.011mm,101.156mm) on Top Overlay And Text "U1_U_DataAcq2" (80.885mm,99.39mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R?_U_DataAcq2" (73.011mm,101.156mm) on Top Overlay And Track (82.804mm,101.854mm)(82.804mm,104.394mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R?_U_DataAcq2" (73.011mm,101.156mm) on Top Overlay And Track (82.804mm,101.854mm)(90.424mm,101.854mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R?_U_DataAcq2" (73.011mm,101.156mm) on Top Overlay And Track (90.424mm,101.854mm)(90.424mm,104.394mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R?_U_DataAcq3" (72.669mm,88.24mm) on Top Overlay And Text "U1_U_DataAcq3" (80.543mm,86.474mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.079mm < 0.254mm) Between Text "R?_U_DataAcq3" (72.669mm,88.24mm) on Top Overlay And Track (83.146mm,89.497mm)(83.146mm,92.037mm) on Top Overlay Silk Text to Silk Clearance [0.079mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R?_U_DataAcq3" (72.669mm,88.24mm) on Top Overlay And Track (83.146mm,89.497mm)(90.766mm,89.497mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R?_U_DataAcq3" (72.669mm,88.24mm) on Top Overlay And Track (90.766mm,89.497mm)(90.766mm,92.037mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1_U_DataAcq1" (76.417mm,110.68mm) on Top Overlay And Text "R3_U_DataAcq1" (66.345mm,108.915mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1_U_DataAcq1" (76.417mm,110.68mm) on Top Overlay And Text "R4_U_DataAcq1" (71.552mm,108.922mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1_U_DataAcq1" (76.417mm,110.68mm) on Top Overlay And Text "R5_U_DataAcq1" (74.981mm,108.902mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1_U_DataAcq1" (76.417mm,110.68mm) on Top Overlay And Text "U1_U_DataAcq1" (80.543mm,111.747mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1_U_DataAcq1" (76.417mm,110.68mm) on Top Overlay And Track (72.517mm,112.141mm)(80.137mm,112.141mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1_U_DataAcq1" (76.417mm,110.68mm) on Top Overlay And Track (80.137mm,109.601mm)(80.137mm,112.141mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "R1_U_DataAcq1" (76.417mm,110.68mm) on Top Overlay And Track (83.174mm,104.98mm)(83.174mm,109.98mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "R1_U_DataAcq1" (76.417mm,110.68mm) on Top Overlay And Track (83.174mm,109.98mm)(84.974mm,109.98mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1_U_DataAcq2" (76.759mm,98.323mm) on Top Overlay And Text "R3_U_DataAcq2" (66.687mm,96.558mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1_U_DataAcq2" (76.759mm,98.323mm) on Top Overlay And Text "R4_U_DataAcq2" (71.894mm,96.565mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1_U_DataAcq2" (76.759mm,98.323mm) on Top Overlay And Text "R5_U_DataAcq2" (75.323mm,96.545mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1_U_DataAcq2" (76.759mm,98.323mm) on Top Overlay And Text "U1_U_DataAcq2" (80.885mm,99.39mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1_U_DataAcq2" (76.759mm,98.323mm) on Top Overlay And Track (72.859mm,99.784mm)(80.479mm,99.784mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1_U_DataAcq2" (76.759mm,98.323mm) on Top Overlay And Track (80.479mm,97.244mm)(80.479mm,99.784mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "R1_U_DataAcq2" (76.759mm,98.323mm) on Top Overlay And Track (83.516mm,92.623mm)(83.516mm,97.623mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "R1_U_DataAcq2" (76.759mm,98.323mm) on Top Overlay And Track (83.516mm,97.623mm)(85.316mm,97.623mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1_U_DataAcq3" (76.417mm,85.407mm) on Top Overlay And Text "R3_U_DataAcq3" (66.345mm,83.642mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1_U_DataAcq3" (76.417mm,85.407mm) on Top Overlay And Text "R4_U_DataAcq3" (71.552mm,83.649mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1_U_DataAcq3" (76.417mm,85.407mm) on Top Overlay And Text "R5_U_DataAcq3" (74.981mm,83.629mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1_U_DataAcq3" (76.417mm,85.407mm) on Top Overlay And Text "U1_U_DataAcq3" (80.543mm,86.474mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1_U_DataAcq3" (76.417mm,85.407mm) on Top Overlay And Track (72.517mm,86.868mm)(80.137mm,86.868mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1_U_DataAcq3" (76.417mm,85.407mm) on Top Overlay And Track (80.137mm,84.328mm)(80.137mm,86.868mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "R1_U_DataAcq3" (76.417mm,85.407mm) on Top Overlay And Track (83.174mm,79.707mm)(83.174mm,84.707mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "R1_U_DataAcq3" (76.417mm,85.407mm) on Top Overlay And Track (83.174mm,84.707mm)(84.974mm,84.707mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R200" (110.287mm,87.782mm) on Top Overlay And Track (111.433mm,88.373mm)(111.833mm,88.373mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R200" (110.287mm,87.782mm) on Top Overlay And Track (111.433mm,89.173mm)(111.833mm,89.173mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R201" (110.287mm,90.322mm) on Top Overlay And Track (111.433mm,90.913mm)(111.833mm,90.913mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R201" (110.287mm,90.322mm) on Top Overlay And Track (111.433mm,91.713mm)(111.833mm,91.713mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R202" (110.287mm,92.862mm) on Top Overlay And Track (111.433mm,93.453mm)(111.833mm,93.453mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R202" (110.287mm,92.862mm) on Top Overlay And Track (111.433mm,94.253mm)(111.833mm,94.253mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R203" (110.275mm,95.402mm) on Top Overlay And Track (111.433mm,95.993mm)(111.833mm,95.993mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R203" (110.275mm,95.402mm) on Top Overlay And Track (111.433mm,96.793mm)(111.833mm,96.793mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R203" (110.275mm,95.402mm) on Top Overlay And Track (114.681mm,95.631mm)(114.681mm,98.171mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R203" (110.275mm,95.402mm) on Top Overlay And Track (114.681mm,95.631mm)(122.301mm,95.631mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R204" (110.287mm,97.942mm) on Top Overlay And Text "R208" (114.833mm,99.035mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R204" (110.287mm,97.942mm) on Top Overlay And Track (111.433mm,98.533mm)(111.833mm,98.533mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R204" (110.287mm,97.942mm) on Top Overlay And Track (111.433mm,99.333mm)(111.833mm,99.333mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.254mm) Between Text "R204" (110.287mm,97.942mm) on Top Overlay And Track (114.681mm,95.631mm)(114.681mm,98.171mm) on Top Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R204" (110.287mm,97.942mm) on Top Overlay And Track (114.681mm,98.171mm)(122.301mm,98.171mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R205" (110.288mm,100.482mm) on Top Overlay And Text "R208" (114.833mm,99.035mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R205" (110.288mm,100.482mm) on Top Overlay And Track (111.433mm,101.073mm)(111.833mm,101.073mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R205" (110.288mm,100.482mm) on Top Overlay And Track (111.433mm,101.873mm)(111.833mm,101.873mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R206" (110.287mm,103.022mm) on Top Overlay And Track (111.433mm,103.613mm)(111.833mm,103.613mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R206" (110.287mm,103.022mm) on Top Overlay And Track (111.433mm,104.413mm)(111.833mm,104.413mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3_U_DataAcq1" (66.345mm,108.915mm) on Top Overlay And Text "R4_U_DataAcq1" (71.552mm,108.922mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3_U_DataAcq1" (66.345mm,108.915mm) on Top Overlay And Text "R5_U_DataAcq1" (74.981mm,108.902mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3_U_DataAcq1" (66.345mm,108.915mm) on Top Overlay And Track (72.517mm,109.601mm)(80.137mm,109.601mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3_U_DataAcq1" (66.345mm,108.915mm) on Top Overlay And Track (77.563mm,109.023mm)(77.963mm,109.023mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3_U_DataAcq1" (66.345mm,108.915mm) on Top Overlay And Track (80.137mm,109.601mm)(80.137mm,112.141mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3_U_DataAcq1" (66.345mm,108.915mm) on Top Overlay And Track (83.174mm,104.98mm)(83.174mm,109.98mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3_U_DataAcq1" (66.345mm,108.915mm) on Top Overlay And Track (83.174mm,109.98mm)(84.974mm,109.98mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3_U_DataAcq1" (66.345mm,108.915mm) on Top Overlay And Track (84.974mm,104.98mm)(84.974mm,109.98mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3_U_DataAcq2" (66.687mm,96.558mm) on Top Overlay And Text "R4_U_DataAcq2" (71.894mm,96.565mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3_U_DataAcq2" (66.687mm,96.558mm) on Top Overlay And Text "R5_U_DataAcq2" (75.323mm,96.545mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3_U_DataAcq2" (66.687mm,96.558mm) on Top Overlay And Track (72.859mm,97.244mm)(80.479mm,97.244mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3_U_DataAcq2" (66.687mm,96.558mm) on Top Overlay And Track (77.905mm,96.666mm)(78.305mm,96.666mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3_U_DataAcq2" (66.687mm,96.558mm) on Top Overlay And Track (80.479mm,97.244mm)(80.479mm,99.784mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3_U_DataAcq2" (66.687mm,96.558mm) on Top Overlay And Track (83.516mm,92.623mm)(83.516mm,97.623mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3_U_DataAcq2" (66.687mm,96.558mm) on Top Overlay And Track (83.516mm,97.623mm)(85.316mm,97.623mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3_U_DataAcq2" (66.687mm,96.558mm) on Top Overlay And Track (85.316mm,92.623mm)(85.316mm,97.623mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3_U_DataAcq3" (66.345mm,83.642mm) on Top Overlay And Text "R4_U_DataAcq3" (71.552mm,83.649mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3_U_DataAcq3" (66.345mm,83.642mm) on Top Overlay And Text "R5_U_DataAcq3" (74.981mm,83.629mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3_U_DataAcq3" (66.345mm,83.642mm) on Top Overlay And Track (72.517mm,84.328mm)(80.137mm,84.328mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3_U_DataAcq3" (66.345mm,83.642mm) on Top Overlay And Track (77.563mm,83.75mm)(77.963mm,83.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3_U_DataAcq3" (66.345mm,83.642mm) on Top Overlay And Track (80.137mm,84.328mm)(80.137mm,86.868mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3_U_DataAcq3" (66.345mm,83.642mm) on Top Overlay And Track (83.174mm,79.707mm)(83.174mm,84.707mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3_U_DataAcq3" (66.345mm,83.642mm) on Top Overlay And Track (83.174mm,84.707mm)(84.974mm,84.707mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3_U_DataAcq3" (66.345mm,83.642mm) on Top Overlay And Track (84.974mm,79.707mm)(84.974mm,84.707mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4_U_DataAcq1" (71.552mm,108.922mm) on Top Overlay And Text "R5_U_DataAcq1" (74.981mm,108.902mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4_U_DataAcq1" (71.552mm,108.922mm) on Top Overlay And Track (72.517mm,109.601mm)(72.517mm,112.141mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4_U_DataAcq1" (71.552mm,108.922mm) on Top Overlay And Track (72.517mm,109.601mm)(80.137mm,109.601mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "R4_U_DataAcq1" (71.552mm,108.922mm) on Top Overlay And Track (77.563mm,108.223mm)(77.963mm,108.223mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "R4_U_DataAcq1" (71.552mm,108.922mm) on Top Overlay And Track (77.563mm,109.023mm)(77.963mm,109.023mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4_U_DataAcq1" (71.552mm,108.922mm) on Top Overlay And Track (80.137mm,109.601mm)(80.137mm,112.141mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.085mm < 0.254mm) Between Text "R4_U_DataAcq1" (71.552mm,108.922mm) on Top Overlay And Track (83.174mm,104.98mm)(83.174mm,109.98mm) on Top Overlay Silk Text to Silk Clearance [0.085mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4_U_DataAcq1" (71.552mm,108.922mm) on Top Overlay And Track (83.174mm,109.98mm)(84.974mm,109.98mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4_U_DataAcq1" (71.552mm,108.922mm) on Top Overlay And Track (84.974mm,104.98mm)(84.974mm,109.98mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4_U_DataAcq2" (71.894mm,96.565mm) on Top Overlay And Text "R5_U_DataAcq2" (75.323mm,96.545mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4_U_DataAcq2" (71.894mm,96.565mm) on Top Overlay And Track (72.859mm,97.244mm)(72.859mm,99.784mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4_U_DataAcq2" (71.894mm,96.565mm) on Top Overlay And Track (72.859mm,97.244mm)(80.479mm,97.244mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "R4_U_DataAcq2" (71.894mm,96.565mm) on Top Overlay And Track (77.905mm,95.866mm)(78.305mm,95.866mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "R4_U_DataAcq2" (71.894mm,96.565mm) on Top Overlay And Track (77.905mm,96.666mm)(78.305mm,96.666mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4_U_DataAcq2" (71.894mm,96.565mm) on Top Overlay And Track (80.479mm,97.244mm)(80.479mm,99.784mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.085mm < 0.254mm) Between Text "R4_U_DataAcq2" (71.894mm,96.565mm) on Top Overlay And Track (83.516mm,92.623mm)(83.516mm,97.623mm) on Top Overlay Silk Text to Silk Clearance [0.085mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4_U_DataAcq2" (71.894mm,96.565mm) on Top Overlay And Track (83.516mm,97.623mm)(85.316mm,97.623mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4_U_DataAcq2" (71.894mm,96.565mm) on Top Overlay And Track (85.316mm,92.623mm)(85.316mm,97.623mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4_U_DataAcq3" (71.552mm,83.649mm) on Top Overlay And Text "R5_U_DataAcq3" (74.981mm,83.629mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4_U_DataAcq3" (71.552mm,83.649mm) on Top Overlay And Track (72.517mm,84.328mm)(72.517mm,86.868mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4_U_DataAcq3" (71.552mm,83.649mm) on Top Overlay And Track (72.517mm,84.328mm)(80.137mm,84.328mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "R4_U_DataAcq3" (71.552mm,83.649mm) on Top Overlay And Track (77.563mm,82.95mm)(77.963mm,82.95mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "R4_U_DataAcq3" (71.552mm,83.649mm) on Top Overlay And Track (77.563mm,83.75mm)(77.963mm,83.75mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4_U_DataAcq3" (71.552mm,83.649mm) on Top Overlay And Track (80.137mm,84.328mm)(80.137mm,86.868mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.085mm < 0.254mm) Between Text "R4_U_DataAcq3" (71.552mm,83.649mm) on Top Overlay And Track (83.174mm,79.707mm)(83.174mm,84.707mm) on Top Overlay Silk Text to Silk Clearance [0.085mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4_U_DataAcq3" (71.552mm,83.649mm) on Top Overlay And Track (83.174mm,84.707mm)(84.974mm,84.707mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R4_U_DataAcq3" (71.552mm,83.649mm) on Top Overlay And Track (84.974mm,79.707mm)(84.974mm,84.707mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_U_DataAcq1" (74.981mm,108.902mm) on Top Overlay And Track (72.517mm,109.601mm)(80.137mm,109.601mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "R5_U_DataAcq1" (74.981mm,108.902mm) on Top Overlay And Track (77.563mm,108.223mm)(77.963mm,108.223mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_U_DataAcq1" (74.981mm,108.902mm) on Top Overlay And Track (77.563mm,109.023mm)(77.963mm,109.023mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "R5_U_DataAcq1" (74.981mm,108.902mm) on Top Overlay And Track (80.137mm,109.601mm)(80.137mm,112.141mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_U_DataAcq1" (74.981mm,108.902mm) on Top Overlay And Track (83.174mm,104.98mm)(83.174mm,109.98mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_U_DataAcq1" (74.981mm,108.902mm) on Top Overlay And Track (83.174mm,109.98mm)(84.974mm,109.98mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_U_DataAcq1" (74.981mm,108.902mm) on Top Overlay And Track (84.974mm,104.98mm)(84.974mm,109.98mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_U_DataAcq2" (75.323mm,96.545mm) on Top Overlay And Track (72.859mm,97.244mm)(80.479mm,97.244mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "R5_U_DataAcq2" (75.323mm,96.545mm) on Top Overlay And Track (77.905mm,95.866mm)(78.305mm,95.866mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_U_DataAcq2" (75.323mm,96.545mm) on Top Overlay And Track (77.905mm,96.666mm)(78.305mm,96.666mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "R5_U_DataAcq2" (75.323mm,96.545mm) on Top Overlay And Track (80.479mm,97.244mm)(80.479mm,99.784mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_U_DataAcq2" (75.323mm,96.545mm) on Top Overlay And Track (83.516mm,92.623mm)(83.516mm,97.623mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_U_DataAcq2" (75.323mm,96.545mm) on Top Overlay And Track (83.516mm,97.623mm)(85.316mm,97.623mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_U_DataAcq2" (75.323mm,96.545mm) on Top Overlay And Track (85.316mm,92.623mm)(85.316mm,97.623mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_U_DataAcq3" (74.981mm,83.629mm) on Top Overlay And Track (72.517mm,84.328mm)(80.137mm,84.328mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "R5_U_DataAcq3" (74.981mm,83.629mm) on Top Overlay And Track (77.563mm,82.95mm)(77.963mm,82.95mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_U_DataAcq3" (74.981mm,83.629mm) on Top Overlay And Track (77.563mm,83.75mm)(77.963mm,83.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "R5_U_DataAcq3" (74.981mm,83.629mm) on Top Overlay And Track (80.137mm,84.328mm)(80.137mm,86.868mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_U_DataAcq3" (74.981mm,83.629mm) on Top Overlay And Track (83.174mm,79.707mm)(83.174mm,84.707mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_U_DataAcq3" (74.981mm,83.629mm) on Top Overlay And Track (83.174mm,84.707mm)(84.974mm,84.707mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R5_U_DataAcq3" (74.981mm,83.629mm) on Top Overlay And Track (84.974mm,79.707mm)(84.974mm,84.707mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6_U_DataAcq1" (82.956mm,105.766mm) on Top Overlay And Text "S200" (98.831mm,106.324mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6_U_DataAcq1" (82.956mm,105.766mm) on Top Overlay And Track (100.601mm,105.423mm)(102.616mm,105.423mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6_U_DataAcq1" (82.956mm,105.766mm) on Top Overlay And Track (100.601mm,84.823mm)(100.601mm,105.423mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6_U_DataAcq1" (82.956mm,105.766mm) on Top Overlay And Track (83.174mm,104.98mm)(83.174mm,109.98mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6_U_DataAcq1" (82.956mm,105.766mm) on Top Overlay And Track (84.974mm,104.98mm)(84.974mm,109.98mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6_U_DataAcq1" (82.956mm,105.766mm) on Top Overlay And Track (98.441mm,106.705mm)(100.441mm,106.705mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6_U_DataAcq2" (83.298mm,93.409mm) on Top Overlay And Track (100.601mm,84.823mm)(100.601mm,105.423mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6_U_DataAcq2" (83.298mm,93.409mm) on Top Overlay And Track (83.516mm,92.623mm)(83.516mm,97.623mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6_U_DataAcq2" (83.298mm,93.409mm) on Top Overlay And Track (85.316mm,92.623mm)(85.316mm,97.623mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6_U_DataAcq3" (82.956mm,80.493mm) on Top Overlay And Track (83.174mm,79.707mm)(83.174mm,84.707mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R6_U_DataAcq3" (82.956mm,80.493mm) on Top Overlay And Track (84.974mm,79.707mm)(84.974mm,84.707mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "S200" (98.831mm,106.324mm) on Top Overlay And Track (98.441mm,106.705mm)(100.441mm,106.705mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "U1_U_DataAcq1" (80.543mm,111.747mm) on Top Overlay And Track (72.517mm,112.141mm)(80.137mm,112.141mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "U1_U_DataAcq1" (80.543mm,111.747mm) on Top Overlay And Track (80.137mm,109.601mm)(80.137mm,112.141mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U1_U_DataAcq1" (80.543mm,111.747mm) on Top Overlay And Track (98.441mm,113.005mm)(100.441mm,113.005mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "U1_U_DataAcq2" (80.885mm,99.39mm) on Top Overlay And Track (72.859mm,99.784mm)(80.479mm,99.784mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "U1_U_DataAcq2" (80.885mm,99.39mm) on Top Overlay And Track (80.479mm,97.244mm)(80.479mm,99.784mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "U1_U_DataAcq3" (80.543mm,86.474mm) on Top Overlay And Track (72.517mm,86.868mm)(80.137mm,86.868mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "U1_U_DataAcq3" (80.543mm,86.474mm) on Top Overlay And Track (80.137mm,84.328mm)(80.137mm,86.868mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.055mm < 0.254mm) Between Text "U200" (116.537mm,96.366mm) on Top Overlay And Track (114.681mm,98.171mm)(122.301mm,98.171mm) on Top Overlay Silk Text to Silk Clearance [0.055mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U200" (116.537mm,96.366mm) on Top Overlay And Track (122.301mm,95.631mm)(122.301mm,98.171mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :315

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Track (56.769mm,88.265mm)(84.454mm,88.265mm) on Bottom Layer 
   Violation between Net Antennae: Track (85.051mm,88.862mm)(86.956mm,90.767mm) on Bottom Layer 
   Violation between Net Antennae: Track (88.011mm,114.681mm)(91.313mm,111.379mm) on Top Layer 
   Violation between Net Antennae: Track (88.735mm,106.845mm)(90.551mm,106.845mm) on Top Layer 
Rule Violations :4

Processing Rule : Room U_DataAcq3 (Bounding Region = (65.278mm, 74.803mm, 92.075mm, 87.63mm) (InComponentClass('U_DataAcq3'))
Rule Violations :0

Processing Rule : Room U_DataAcq1 (Bounding Region = (65.278mm, 100.076mm, 92.075mm, 112.903mm) (InComponentClass('U_DataAcq1'))
Rule Violations :0

Processing Rule : Room U_DataAcq2 (Bounding Region = (65.62mm, 87.719mm, 92.417mm, 100.546mm) (InComponentClass('U_DataAcq2'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01