Warning (10268): Verilog HDL information at FIR_filter.v(52): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA/17.1/Lab3Tut/Lab3/lab3_restored/FIR_filter.v Line: 52
