Preprocessing verilog.
-------------------------
Odin has decided you may fail ... WARNINGS:

WARNING (1): padding an input port with 0 for node top^ADD~4
WARNING (2): padding an input port with 0 for node top^ADD~4
WARNING (3): padding an input port with 0 for node top^ADD~4
WARNING (4): (File: REGRESSION_TESTS/BENCHMARKS/ARCH_BENCHMARKS/dpram.v) (Line number: 57) Alias: More driver pins than nets to drive: sometimes using decimal numbers causes this problem
WARNING (5): padding an input port with 0 for node top^MINUS~5
WARNING (6): padding an input port with 0 for node top^MINUS~5
WARNING (7): padding an input port with 0 for node top^MINUS~5
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree.  Note this tree can be viewed using Grap Viz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
Performing Optimizations of the Netlist

Hard Logical Memory Distribution
============================
DPRAM: 8 width 4 depth

Total Logical Memory Blocks = 1 
Total Logical Memory bits = 128 
Max Memory Width = 8 
Max Memory Depth = 4 

Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin in 11.5ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
