/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [6:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [20:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~(celloutsig_1_8z ^ celloutsig_1_5z);
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 14'h0000;
    else _00_ <= { celloutsig_0_2z[1], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_10z = { celloutsig_1_7z[1], celloutsig_1_9z } === celloutsig_1_6z[1:0];
  assign celloutsig_1_19z = in_data[153:145] === { in_data[128:122], celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_23z = { celloutsig_0_5z[4:2], celloutsig_0_9z, celloutsig_0_10z } === celloutsig_0_15z;
  assign celloutsig_0_10z = { in_data[16:10], _00_ } >= { in_data[54:39], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_11z = { in_data[73:63], celloutsig_0_1z } >= in_data[62:51];
  assign celloutsig_1_1z = { in_data[150:149], celloutsig_1_0z, celloutsig_1_0z } > { in_data[185:183], celloutsig_1_0z };
  assign celloutsig_1_9z = { in_data[133:121], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z } < { in_data[153:138], celloutsig_1_5z };
  assign celloutsig_1_0z = in_data[159:139] < in_data[173:153];
  assign celloutsig_1_2z = in_data[171:162] < { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_13z[0], celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_5z } % { 1'h1, celloutsig_1_13z[1:0], celloutsig_1_10z };
  assign celloutsig_0_2z = in_data[61:59] % { 1'h1, in_data[24:23] };
  assign celloutsig_1_3z = { in_data[170:163], celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, in_data[127:123], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[17:12] * in_data[24:19];
  assign celloutsig_1_7z = in_data[128:126] * { in_data[109], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_11z = in_data[177:161] !== { in_data[157:145], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_15z = { celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_14z } !== { celloutsig_1_3z[8:0], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_9z };
  assign celloutsig_1_18z = ~ { celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_5z };
  assign celloutsig_0_5z = { celloutsig_0_3z[7:4], celloutsig_0_0z } | { in_data[85:77], celloutsig_0_1z };
  assign celloutsig_0_1z = ~^ celloutsig_0_0z[4:0];
  assign celloutsig_1_8z = ~^ { celloutsig_1_6z[9:4], celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_4z = ^ { celloutsig_0_2z[2:1], celloutsig_0_3z };
  assign celloutsig_0_6z = ^ celloutsig_0_2z;
  assign celloutsig_0_17z = ^ celloutsig_0_14z[5:1];
  assign celloutsig_1_4z = ^ { in_data[187], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z } >>> { celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_0_15z = celloutsig_0_14z[4:0] >>> { celloutsig_0_2z[1], celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_22z = { in_data[85:67], celloutsig_0_17z, celloutsig_0_18z } >>> { in_data[50:31], celloutsig_0_10z };
  assign celloutsig_0_3z = { celloutsig_0_0z[5:1], celloutsig_0_2z } >>> { celloutsig_0_0z[5:1], celloutsig_0_2z };
  assign celloutsig_1_6z = { in_data[181:168], celloutsig_1_4z } >>> { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_7z = ~((celloutsig_0_5z[2] & celloutsig_0_0z[5]) | celloutsig_0_6z);
  assign celloutsig_0_9z = ~((celloutsig_0_2z[2] & celloutsig_0_1z) | celloutsig_0_2z[1]);
  assign celloutsig_0_18z = ~((celloutsig_0_7z & celloutsig_0_2z[1]) | celloutsig_0_4z);
  assign celloutsig_1_5z = ~((celloutsig_1_3z[4] & celloutsig_1_4z) | celloutsig_1_4z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_14z = 7'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_14z = { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z };
  assign { out_data[132:128], out_data[96], out_data[52:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
