// Seed: 798472807
module module_0 (
    input id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output id_6
);
  type_9(
      {id_4 > id_5, 1}, id_2#((1 && id_2 && 1'h0)), id_7
  );
endmodule
