Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Aug  2 12:08:30 2020
| Host         : DESKTOP-K1HP0BF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file anti_pinch_top_timing_summary_routed.rpt -pb anti_pinch_top_timing_summary_routed.pb -rpx anti_pinch_top_timing_summary_routed.rpx -warn_on_violation
| Design       : anti_pinch_top
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (42)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (91)
5. checking no_input_delay (4)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (42)
-------------------------
 There are 42 register/latch pins with no clock driven by root clock pin: u_Clk_Division_0/inst/Clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (91)
-------------------------------------------------
 There are 91 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.174        0.000                      0                   65        0.320        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.174        0.000                      0                   65        0.320        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 u_Clk_Division_0/inst/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Clk_Division_0/inst/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.178ns (29.069%)  route 2.874ns (70.931%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.517 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.619     5.136    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y44         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  u_Clk_Division_0/inst/Count_reg[26]/Q
                         net (fo=2, routed)           1.758     7.412    u_Clk_Division_0/inst/Count_reg[26]
    SLICE_X19Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.536 r  u_Clk_Division_0/inst/Count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.536    u_Clk_Division_0/inst/Count0_carry__1_i_3_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.072 r  u_Clk_Division_0/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.117     9.188    u_Clk_Division_0/inst/Count[0]_i_1_n_0
    SLICE_X18Y45         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.338 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    14.837    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y45         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[28]/C
                         clock pessimism              0.274    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X18Y45         FDRE (Setup_fdre_C_R)       -0.713    14.363    u_Clk_Division_0/inst/Count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 u_Clk_Division_0/inst/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Clk_Division_0/inst/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.178ns (29.069%)  route 2.874ns (70.931%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.517 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.619     5.136    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y44         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  u_Clk_Division_0/inst/Count_reg[26]/Q
                         net (fo=2, routed)           1.758     7.412    u_Clk_Division_0/inst/Count_reg[26]
    SLICE_X19Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.536 r  u_Clk_Division_0/inst/Count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.536    u_Clk_Division_0/inst/Count0_carry__1_i_3_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.072 r  u_Clk_Division_0/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.117     9.188    u_Clk_Division_0/inst/Count[0]_i_1_n_0
    SLICE_X18Y45         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.338 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    14.837    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y45         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[29]/C
                         clock pessimism              0.274    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X18Y45         FDRE (Setup_fdre_C_R)       -0.713    14.363    u_Clk_Division_0/inst/Count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 u_Clk_Division_0/inst/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Clk_Division_0/inst/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.178ns (29.069%)  route 2.874ns (70.931%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.517 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.619     5.136    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y44         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  u_Clk_Division_0/inst/Count_reg[26]/Q
                         net (fo=2, routed)           1.758     7.412    u_Clk_Division_0/inst/Count_reg[26]
    SLICE_X19Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.536 r  u_Clk_Division_0/inst/Count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.536    u_Clk_Division_0/inst/Count0_carry__1_i_3_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.072 r  u_Clk_Division_0/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.117     9.188    u_Clk_Division_0/inst/Count[0]_i_1_n_0
    SLICE_X18Y45         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.338 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    14.837    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y45         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[30]/C
                         clock pessimism              0.274    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X18Y45         FDRE (Setup_fdre_C_R)       -0.713    14.363    u_Clk_Division_0/inst/Count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 u_Clk_Division_0/inst/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Clk_Division_0/inst/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.178ns (29.069%)  route 2.874ns (70.931%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.517 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.619     5.136    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y44         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  u_Clk_Division_0/inst/Count_reg[26]/Q
                         net (fo=2, routed)           1.758     7.412    u_Clk_Division_0/inst/Count_reg[26]
    SLICE_X19Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.536 r  u_Clk_Division_0/inst/Count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.536    u_Clk_Division_0/inst/Count0_carry__1_i_3_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.072 r  u_Clk_Division_0/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.117     9.188    u_Clk_Division_0/inst/Count[0]_i_1_n_0
    SLICE_X18Y45         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.338 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    14.837    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y45         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[31]/C
                         clock pessimism              0.274    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X18Y45         FDRE (Setup_fdre_C_R)       -0.713    14.363    u_Clk_Division_0/inst/Count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 u_Clk_Division_0/inst/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Clk_Division_0/inst/Count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 1.178ns (30.097%)  route 2.736ns (69.903%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.517 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.619     5.136    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y44         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  u_Clk_Division_0/inst/Count_reg[26]/Q
                         net (fo=2, routed)           1.758     7.412    u_Clk_Division_0/inst/Count_reg[26]
    SLICE_X19Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.536 r  u_Clk_Division_0/inst/Count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.536    u_Clk_Division_0/inst/Count0_carry__1_i_3_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.072 r  u_Clk_Division_0/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.979     9.050    u_Clk_Division_0/inst/Count[0]_i_1_n_0
    SLICE_X18Y44         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.338 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    14.837    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y44         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[24]/C
                         clock pessimism              0.299    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X18Y44         FDRE (Setup_fdre_C_R)       -0.713    14.388    u_Clk_Division_0/inst/Count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 u_Clk_Division_0/inst/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Clk_Division_0/inst/Count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 1.178ns (30.097%)  route 2.736ns (69.903%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.517 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.619     5.136    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y44         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  u_Clk_Division_0/inst/Count_reg[26]/Q
                         net (fo=2, routed)           1.758     7.412    u_Clk_Division_0/inst/Count_reg[26]
    SLICE_X19Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.536 r  u_Clk_Division_0/inst/Count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.536    u_Clk_Division_0/inst/Count0_carry__1_i_3_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.072 r  u_Clk_Division_0/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.979     9.050    u_Clk_Division_0/inst/Count[0]_i_1_n_0
    SLICE_X18Y44         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.338 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    14.837    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y44         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[25]/C
                         clock pessimism              0.299    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X18Y44         FDRE (Setup_fdre_C_R)       -0.713    14.388    u_Clk_Division_0/inst/Count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 u_Clk_Division_0/inst/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Clk_Division_0/inst/Count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 1.178ns (30.097%)  route 2.736ns (69.903%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.517 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.619     5.136    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y44         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  u_Clk_Division_0/inst/Count_reg[26]/Q
                         net (fo=2, routed)           1.758     7.412    u_Clk_Division_0/inst/Count_reg[26]
    SLICE_X19Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.536 r  u_Clk_Division_0/inst/Count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.536    u_Clk_Division_0/inst/Count0_carry__1_i_3_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.072 r  u_Clk_Division_0/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.979     9.050    u_Clk_Division_0/inst/Count[0]_i_1_n_0
    SLICE_X18Y44         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.338 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    14.837    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y44         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[26]/C
                         clock pessimism              0.299    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X18Y44         FDRE (Setup_fdre_C_R)       -0.713    14.388    u_Clk_Division_0/inst/Count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 u_Clk_Division_0/inst/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Clk_Division_0/inst/Count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 1.178ns (30.097%)  route 2.736ns (69.903%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.517 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.619     5.136    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y44         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  u_Clk_Division_0/inst/Count_reg[26]/Q
                         net (fo=2, routed)           1.758     7.412    u_Clk_Division_0/inst/Count_reg[26]
    SLICE_X19Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.536 r  u_Clk_Division_0/inst/Count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.536    u_Clk_Division_0/inst/Count0_carry__1_i_3_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.072 r  u_Clk_Division_0/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.979     9.050    u_Clk_Division_0/inst/Count[0]_i_1_n_0
    SLICE_X18Y44         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.338 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    14.837    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y44         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[27]/C
                         clock pessimism              0.299    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X18Y44         FDRE (Setup_fdre_C_R)       -0.713    14.388    u_Clk_Division_0/inst/Count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 u_Clk_Division_0/inst/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Clk_Division_0/inst/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.491ns (32.419%)  route 3.108ns (67.581%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.517 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.619     5.136    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y44         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  u_Clk_Division_0/inst/Count_reg[26]/Q
                         net (fo=2, routed)           1.758     7.412    u_Clk_Division_0/inst/Count_reg[26]
    SLICE_X19Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.536 r  u_Clk_Division_0/inst/Count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.536    u_Clk_Division_0/inst/Count0_carry__1_i_3_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.072 r  u_Clk_Division_0/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.351     9.422    u_Clk_Division_0/inst/Count[0]_i_1_n_0
    SLICE_X19Y45         LUT2 (Prop_lut2_I0_O)        0.313     9.735 r  u_Clk_Division_0/inst/Clk_i_1/O
                         net (fo=1, routed)           0.000     9.735    u_Clk_Division_0/inst/Clk_i_1_n_0
    SLICE_X19Y45         FDRE                                         r  u_Clk_Division_0/inst/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.338 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.499    14.837    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X19Y45         FDRE                                         r  u_Clk_Division_0/inst/Clk_reg/C
                         clock pessimism              0.274    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X19Y45         FDRE (Setup_fdre_C_D)        0.029    15.105    u_Clk_Division_0/inst/Clk_reg
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 u_Clk_Division_0/inst/Count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Clk_Division_0/inst/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 1.178ns (31.326%)  route 2.582ns (68.674%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.517 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.619     5.136    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y44         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.518     5.654 f  u_Clk_Division_0/inst/Count_reg[26]/Q
                         net (fo=2, routed)           1.758     7.412    u_Clk_Division_0/inst/Count_reg[26]
    SLICE_X19Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.536 r  u_Clk_Division_0/inst/Count0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.536    u_Clk_Division_0/inst/Count0_carry__1_i_3_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.072 r  u_Clk_Division_0/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          0.825     8.896    u_Clk_Division_0/inst/Count[0]_i_1_n_0
    SLICE_X18Y38         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.338 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.496    14.834    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y38         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[0]/C
                         clock pessimism              0.274    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X18Y38         FDRE (Setup_fdre_C_R)       -0.713    14.360    u_Clk_Division_0/inst/Count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.360    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  5.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 u_Clk_Division_0/inst/Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Clk_Division_0/inst/Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.856 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.415    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y38         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDRE (Prop_fdre_C_Q)         0.164     1.579 f  u_Clk_Division_0/inst/Count_reg[0]/Q
                         net (fo=2, routed)           0.175     1.754    u_Clk_Division_0/inst/Count_reg[0]
    SLICE_X18Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.799 r  u_Clk_Division_0/inst/Count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.799    u_Clk_Division_0/inst/Count[0]_i_3_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.869 r  u_Clk_Division_0/inst/Count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.869    u_Clk_Division_0/inst/Count_reg[0]_i_2_n_7
    SLICE_X18Y38         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.099 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.928    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y38         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[0]/C
                         clock pessimism             -0.513     1.415    
    SLICE_X18Y38         FDRE (Hold_fdre_C_D)         0.134     1.549    u_Clk_Division_0/inst/Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 u_Clk_Division_0/inst/Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Clk_Division_0/inst/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.856 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.416    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y40         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDRE (Prop_fdre_C_Q)         0.164     1.580 r  u_Clk_Division_0/inst/Count_reg[11]/Q
                         net (fo=2, routed)           0.184     1.764    u_Clk_Division_0/inst/Count_reg[11]
    SLICE_X18Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.873 r  u_Clk_Division_0/inst/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    u_Clk_Division_0/inst/Count_reg[8]_i_1_n_4
    SLICE_X18Y40         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.099 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.929    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y40         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[11]/C
                         clock pessimism             -0.513     1.416    
    SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.134     1.550    u_Clk_Division_0/inst/Count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 u_Clk_Division_0/inst/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Clk_Division_0/inst/Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.627%)  route 0.185ns (40.373%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.856 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.415    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y38         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDRE (Prop_fdre_C_Q)         0.164     1.579 r  u_Clk_Division_0/inst/Count_reg[3]/Q
                         net (fo=2, routed)           0.185     1.764    u_Clk_Division_0/inst/Count_reg[3]
    SLICE_X18Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.873 r  u_Clk_Division_0/inst/Count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.873    u_Clk_Division_0/inst/Count_reg[0]_i_2_n_4
    SLICE_X18Y38         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.099 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.928    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y38         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[3]/C
                         clock pessimism             -0.513     1.415    
    SLICE_X18Y38         FDRE (Hold_fdre_C_D)         0.134     1.549    u_Clk_Division_0/inst/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 u_Clk_Division_0/inst/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Clk_Division_0/inst/Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.856 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.415    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y39         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.164     1.579 r  u_Clk_Division_0/inst/Count_reg[4]/Q
                         net (fo=2, routed)           0.183     1.762    u_Clk_Division_0/inst/Count_reg[4]
    SLICE_X18Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.877 r  u_Clk_Division_0/inst/Count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.877    u_Clk_Division_0/inst/Count_reg[4]_i_1_n_7
    SLICE_X18Y39         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.099 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.928    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y39         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[4]/C
                         clock pessimism             -0.513     1.415    
    SLICE_X18Y39         FDRE (Hold_fdre_C_D)         0.134     1.549    u_Clk_Division_0/inst/Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 u_Clk_Division_0/inst/Count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Clk_Division_0/inst/Count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.431%)  route 0.183ns (39.569%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.856 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.417    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y44         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.164     1.581 r  u_Clk_Division_0/inst/Count_reg[24]/Q
                         net (fo=2, routed)           0.183     1.764    u_Clk_Division_0/inst/Count_reg[24]
    SLICE_X18Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  u_Clk_Division_0/inst/Count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    u_Clk_Division_0/inst/Count_reg[24]_i_1_n_7
    SLICE_X18Y44         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.099 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.930    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y44         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[24]/C
                         clock pessimism             -0.513     1.417    
    SLICE_X18Y44         FDRE (Hold_fdre_C_D)         0.134     1.551    u_Clk_Division_0/inst/Count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 u_Clk_Division_0/inst/Count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Clk_Division_0/inst/Count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.431%)  route 0.183ns (39.569%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.856 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.417    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y45         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.164     1.581 r  u_Clk_Division_0/inst/Count_reg[28]/Q
                         net (fo=2, routed)           0.183     1.764    u_Clk_Division_0/inst/Count_reg[28]
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  u_Clk_Division_0/inst/Count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    u_Clk_Division_0/inst/Count_reg[28]_i_1_n_7
    SLICE_X18Y45         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.099 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.930    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y45         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[28]/C
                         clock pessimism             -0.513     1.417    
    SLICE_X18Y45         FDRE (Hold_fdre_C_D)         0.134     1.551    u_Clk_Division_0/inst/Count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 u_Clk_Division_0/inst/Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Clk_Division_0/inst/Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.314ns (64.173%)  route 0.175ns (35.827%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.856 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.415    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y38         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDRE (Prop_fdre_C_Q)         0.164     1.579 f  u_Clk_Division_0/inst/Count_reg[0]/Q
                         net (fo=2, routed)           0.175     1.754    u_Clk_Division_0/inst/Count_reg[0]
    SLICE_X18Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.799 r  u_Clk_Division_0/inst/Count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.799    u_Clk_Division_0/inst/Count[0]_i_3_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.904 r  u_Clk_Division_0/inst/Count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.904    u_Clk_Division_0/inst/Count_reg[0]_i_2_n_6
    SLICE_X18Y38         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.099 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.928    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y38         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[1]/C
                         clock pessimism             -0.513     1.415    
    SLICE_X18Y38         FDRE (Hold_fdre_C_D)         0.134     1.549    u_Clk_Division_0/inst/Count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 u_Clk_Division_0/inst/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Clk_Division_0/inst/Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.314ns (63.227%)  route 0.183ns (36.773%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.856 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.415    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y39         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.164     1.579 r  u_Clk_Division_0/inst/Count_reg[4]/Q
                         net (fo=2, routed)           0.183     1.762    u_Clk_Division_0/inst/Count_reg[4]
    SLICE_X18Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.912 r  u_Clk_Division_0/inst/Count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.912    u_Clk_Division_0/inst/Count_reg[4]_i_1_n_6
    SLICE_X18Y39         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.099 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.928    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y39         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[5]/C
                         clock pessimism             -0.513     1.415    
    SLICE_X18Y39         FDRE (Hold_fdre_C_D)         0.134     1.549    u_Clk_Division_0/inst/Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 u_Clk_Division_0/inst/Count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Clk_Division_0/inst/Count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.314ns (63.219%)  route 0.183ns (36.781%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.856 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.417    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y44         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.164     1.581 r  u_Clk_Division_0/inst/Count_reg[24]/Q
                         net (fo=2, routed)           0.183     1.764    u_Clk_Division_0/inst/Count_reg[24]
    SLICE_X18Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.914 r  u_Clk_Division_0/inst/Count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.914    u_Clk_Division_0/inst/Count_reg[24]_i_1_n_6
    SLICE_X18Y44         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.099 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.930    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y44         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[25]/C
                         clock pessimism             -0.513     1.417    
    SLICE_X18Y44         FDRE (Hold_fdre_C_D)         0.134     1.551    u_Clk_Division_0/inst/Count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 u_Clk_Division_0/inst/Count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Clk_Division_0/inst/Count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.314ns (63.219%)  route 0.183ns (36.781%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.856 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.417    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y45         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.164     1.581 r  u_Clk_Division_0/inst/Count_reg[28]/Q
                         net (fo=2, routed)           0.183     1.764    u_Clk_Division_0/inst/Count_reg[28]
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.914 r  u_Clk_Division_0/inst/Count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.914    u_Clk_Division_0/inst/Count_reg[28]_i_1_n_6
    SLICE_X18Y45         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    SYSCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.099 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.930    u_Clk_Division_0/inst/clk_100MHz
    SLICE_X18Y45         FDRE                                         r  u_Clk_Division_0/inst/Count_reg[29]/C
                         clock pessimism             -0.513     1.417    
    SLICE_X18Y45         FDRE (Hold_fdre_C_D)         0.134     1.551    u_Clk_Division_0/inst/Count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYSCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  SYSCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X19Y45   u_Clk_Division_0/inst/Clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X18Y38   u_Clk_Division_0/inst/Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X18Y40   u_Clk_Division_0/inst/Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X18Y40   u_Clk_Division_0/inst/Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X18Y41   u_Clk_Division_0/inst/Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X18Y41   u_Clk_Division_0/inst/Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X18Y41   u_Clk_Division_0/inst/Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X18Y41   u_Clk_Division_0/inst/Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X18Y42   u_Clk_Division_0/inst/Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y38   u_Clk_Division_0/inst/Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y38   u_Clk_Division_0/inst/Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y38   u_Clk_Division_0/inst/Count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y38   u_Clk_Division_0/inst/Count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y39   u_Clk_Division_0/inst/Count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y39   u_Clk_Division_0/inst/Count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y39   u_Clk_Division_0/inst/Count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y39   u_Clk_Division_0/inst/Count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y45   u_Clk_Division_0/inst/Clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y40   u_Clk_Division_0/inst/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y45   u_Clk_Division_0/inst/Clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y38   u_Clk_Division_0/inst/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y40   u_Clk_Division_0/inst/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y40   u_Clk_Division_0/inst/Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y41   u_Clk_Division_0/inst/Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y41   u_Clk_Division_0/inst/Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y41   u_Clk_Division_0/inst/Count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y41   u_Clk_Division_0/inst/Count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y42   u_Clk_Division_0/inst/Count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X18Y42   u_Clk_Division_0/inst/Count_reg[17]/C



