$date
	Sun Oct 13 15:15:55 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Test_Mux_2x1_8bit $end
$var wire 8 ! Y [7:0] $end
$var reg 8 " I0 [7:0] $end
$var reg 8 # I1 [7:0] $end
$var reg 1 $ S $end
$scope module mux $end
$var wire 8 % I0 [7:0] $end
$var wire 8 & I1 [7:0] $end
$var wire 1 $ S $end
$var reg 8 ' Y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
bx &
bx %
x$
bx #
bx "
bx !
$end
#1
b10100 #
b10100 &
b1010 "
b1010 %
#2
b1010 !
b1010 '
0$
#3
b100 !
b100 '
b100 "
b100 %
#4
b10100 !
b10100 '
1$
#9
